<?xml version="1.0"?>
<block name="alu4.net.post_routing" instance="FPGA_packed_netlist[0]" architecture_id="SHA256:01d513d8084e3a099f7941ee2b99eb23ac55b6df6f717dad9585de8a8736b179" atom_netlist_id="SHA256:2185293592657ff0b965c5c3582bebf10d1c60dcc0e86bdf9664491febbef3c3">
	<inputs>i_9_ i_10_ i_7_ i_8_ i_5_ i_6_ i_3_ i_13_ i_4_ i_12_ i_1_ i_11_ i_2_ i_0_</inputs>
	<outputs>out:o_1_ out:o_2_ out:o_0_ out:o_7_ out:o_5_ out:o_6_ out:o_3_ out:o_4_</outputs>
	<clocks></clocks>
	<block name="n_n2368" instance="clb[0]" mode="default">
		<inputs>
			<port name="I">open i_3_ open n_n1259 [1449] open open [359] [6773] open i_4_ open i_12_ [1448] [6760] i_6_ i_9_ i_2_ n_n1264 open [273] open i_1_ i_5_ open open i_11_ open open [340] n_n849 open open i_7_ open i_0_ i_13_ i_10_ open [1451]</port>
		</inputs>
		<outputs>
			<port name="O">open open open open fle[4].out[0]-&gt;clbouts1 open open fle[7].out[0]-&gt;clbouts1 open fle[9].out[0]-&gt;clbouts1 open fle[1].out[1]-&gt;clbouts2 open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[6778]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar open clb.I[20]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[29]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6778]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6778]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6778]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6778]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 open 0 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6778]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="n_n816" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[12]-&gt;crossbar open clb.I[37]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[36]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n816" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n816" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n816" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n816" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open open 0 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n816</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="n_n822" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n822" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n822" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">1 open 0 2 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n822</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[613]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[35]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[10]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[613]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[613]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[613]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[613]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 0 1 2 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[613]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[6774]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[36]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[16]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6774]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6774]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6774]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6774]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 4 1 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6774]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[6793]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[8]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[39]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6793]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6793]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6793]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 5 3 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6793]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1438]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar clb.I[33]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[1].out[1]-&gt;crossbar clb.I[15]-&gt;crossbar fle[3].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1438]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1438]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1438]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 4 3 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1438]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6782]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar clb.I[30]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6782]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6782]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6782]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 5 4 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6782]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6776]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[35]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[22]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6776]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[292]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[292]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[292]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 0 2 open 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[292]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[6776]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6776]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6776]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">open 1 2 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6776]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6779]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar fle[3].out[0]-&gt;crossbar fle[1].out[1]-&gt;crossbar clb.I[33]-&gt;crossbar fle[7].out[1]-&gt;crossbar fle[9].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6779]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6779]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6779]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 3 0 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6779]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n_n2368" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[16]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[37]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n2368" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n2368" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n_n2368" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 5 3 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n_n2368</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="[266]" instance="clb[1]" mode="default">
		<inputs>
			<port name="I">open open [6685] i_13_ [6704] [1555] [404] [108] i_0_ [401] i_2_ i_1_ open [6695] i_9_ n_n1261 open i_10_ [274] [6702] n_n1248 i_11_ [398] [6791] [117] [6793] open [17] open i_4_ n_n665 open open i_3_ [6684] [403] i_12_ open i_7_ open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 open open fle[7].out[0]-&gt;clbouts1 open open open fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[266]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[29]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[14]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[266]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[266]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[266]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 4 5 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[266]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6679]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[11]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6679]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[6679]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6679]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6679]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 0 1 2 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6679]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6681]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[1]-&gt;crossbar fle[1].out[1]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[6]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6681]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[6681]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6681]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6681]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">1 3 0 2 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6681]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[313]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[17]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[3]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[313]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n853" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n853" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n853" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">open 1 2 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n853</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[313]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[313]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[313]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">0 2 3 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[313]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6829]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[15]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6829]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6829]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6829]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6829]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 2 4 3 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6829]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[6705]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[19]-&gt;crossbar fle[8].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6705]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6705]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6705]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 1 4 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6705]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6692]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar clb.I[27]-&gt;crossbar open clb.I[18]-&gt;crossbar fle[7].out[1]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6692]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6692]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6692]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6692]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 1 open 0 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6692]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[6686]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[29]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6686]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n678" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n678" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n678" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 open open 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n678</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[6686]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6686]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6686]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">3 2 1 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6686]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6694]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[9].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[3].out[1]-&gt;crossbar clb.I[34]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6694]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6694]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6694]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 0 3 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6694]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1564]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[9]-&gt;crossbar fle[3].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1564]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1564]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1564]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 5 4 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1564]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="[519]" instance="clb[2]" mode="default">
		<inputs>
			<port name="I">[6645] i_5_ i_6_ i_9_ [518] i_13_ i_7_ open [6662] [6643] [6650] i_2_ [6658] i_1_ n_n725 open i_3_ open [6665] [303] i_0_ [1625] n_n844 i_8_ open open open [1626] open [1604] i_11_ open [1610] open [1596] i_4_ [1609] n_n1250 [305] open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open fle[8].out[0]-&gt;clbouts1 open open open open fle[3].out[1]-&gt;clbouts2 open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[519]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar fle[3].out[1]-&gt;crossbar fle[1].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[19]-&gt;crossbar fle[3].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[519]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[519]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[519]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 5 3 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[519]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6648]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[13]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6648]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6648]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6648]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 5 3 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6648]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1624]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[23]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1624]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1624]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1624]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1624]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 1 4 3 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1624]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6647]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar clb.I[2]-&gt;crossbar open clb.I[23]-&gt;crossbar clb.I[6]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6647]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6647]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6647]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6647]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 open open 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6647]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="n_n837" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n837" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n837" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 2 open 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n837</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6651]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[27]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6651]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6651]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6651]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6651]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 4 3 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6651]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[6663]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[35]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6663]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[6663]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6663]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6663]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 1 4 3 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6663]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[520]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[20]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[520]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[520]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[520]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 0 3 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[520]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n_n1256" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[35]-&gt;crossbar clb.I[1]-&gt;crossbar fle[2].out[1]-&gt;crossbar clb.I[16]-&gt;crossbar fle[4].out[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n1256" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n1256" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n_n1256" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 4 1 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n_n1256</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6704]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[36]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[12]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[32]-&gt;crossbar fle[9].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6704]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6704]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6704]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 4 1 3 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6704]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6667]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[29]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[34]-&gt;crossbar fle[5].out[1]-&gt;crossbar clb.I[22]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6667]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6667]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6667]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6667]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 4 1 3 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6667]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
	</block>
	<block name="n_n1264" instance="clb[3]" mode="default">
		<inputs>
			<port name="I">open i_13_ i_8_ [273] open i_2_ open i_7_ open open open i_6_ i_9_ [1471] open i_4_ open [266] i_1_ i_5_ [1470] n_n2368 open open open i_3_ open open open open i_12_ i_0_ open i_10_ open open open [1469] open open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open open fle[4].out[0]-&gt;clbouts1 open open open fle[8].out[0]-&gt;clbouts1 open open open open open fle[4].out[1]-&gt;clbouts2 open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n_n1264" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[13]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[20]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n1264" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n1264" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n_n1264" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 0 1 3 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n_n1264</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6766]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[1]-&gt;crossbar fle[7].out[1]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar fle[6].out[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6766]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[6766]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6766]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6766]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 2 4 1 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6766]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6765]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[17]-&gt;crossbar clb.I[21]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[11]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6765]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6765]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6765]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 5 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6765]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1468]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[18]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[19]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1468]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1468]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1468]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1468]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 0 3 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1468]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="n_n849" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar clb.I[33]-&gt;crossbar open clb.I[1]-&gt;crossbar clb.I[30]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n849" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n849" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n849" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n849" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 0 open 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n849</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[37]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[37]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[37]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 0 open 1 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[37]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[572]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[572]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[572]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[572]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 2 3 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[572]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1467]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[11]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1467]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1467]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1467]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1467]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 1 0 4 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1467]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[605]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[31]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[605]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6763]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6763]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6763]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">1 2 3 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6763]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[605]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[605]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[605]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 2 3 0 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[605]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1570]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[5].out[0]-&gt;crossbar clb.I[19]-&gt;crossbar fle[4].out[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[15]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1570]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1570]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1570]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 0 3 4 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1570]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[573]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[573]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[573]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[573]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 3 4 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[573]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="[398]" instance="clb[4]" mode="default">
		<inputs>
			<port name="I">open [1570] open [6681] open open [480] open i_2_ n_n752 [6669] open i_3_ [6672] i_13_ i_7_ open i_11_ i_0_ open open i_4_ i_10_ [399] open i_6_ [266] i_5_ open i_12_ open open open i_9_ open [1584] open open open i_1_</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 open open fle[5].out[0]-&gt;clbouts1 open open open open open open open fle[3].out[1]-&gt;clbouts2 open open open open open fle[9].out[1]-&gt;clbouts2</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[398]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[33]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[25]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[398]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[398]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[398]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 4 3 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[398]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[7166]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[14]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[2].out[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7166]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7166]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[7166]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 2 0 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[7166]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6680]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[18]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6680]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n761" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n761" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n761" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">open open 0 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n761</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[6680]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6680]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6680]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 2 0 1 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6680]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="n_n712" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[27]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n712" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n712" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n712" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n712" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 open open 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n712</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="n_n665" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n665" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n665" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
								<port_rotation_map name="in">open 0 1 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n665</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6676]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[9].out[1]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[13]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6676]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6676]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6676]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6676]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 0 1 2 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6676]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[6695]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[35]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[4].out[0]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6695]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6695]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6695]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 2 3 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6695]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6682]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar fle[3].out[0]-&gt;crossbar fle[2].out[1]-&gt;crossbar fle[7].out[1]-&gt;crossbar clb.I[9]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6682]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6682]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6682]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6682]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 1 4 3 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6682]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[570]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[18]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[15]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[570]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[570]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[570]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[570]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 3 1 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[570]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6677]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[0]-&gt;crossbar clb.I[6]-&gt;crossbar open fle[9].out[1]-&gt;crossbar clb.I[23]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6677]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6677]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6677]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6677]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 2 open 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6677]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[6670]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[17]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[29]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6670]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6670]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6670]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6670]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 open 0 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6670]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[17]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[17]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[17]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 1 open 0 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[17]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="[401]" instance="clb[5]" mode="default">
		<inputs>
			<port name="I">open open open open open i_8_ i_4_ i_5_ open [282] i_6_ [76] i_10_ open open open open [7113] [912] i_11_ open i_9_ [336] open i_3_ i_13_ open open [913] i_7_ i_1_ open open n_n761 open open open open open i_2_</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 open open fle[6].out[0]-&gt;clbouts1 open open open open open fle[2].out[1]-&gt;clbouts2 open open open open open fle[8].out[1]-&gt;clbouts2 open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[401]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[29]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[401]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[401]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[401]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 4 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[401]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[909]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar clb.I[33]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[11]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[909]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[909]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[909]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 3 5 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[909]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[273]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[19]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[25]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[273]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n787" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n787" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n787" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 open open open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n787</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[273]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[273]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[273]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 0 1 3 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[273]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[403]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[29]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[403]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[403]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[403]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 4 3 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[403]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[7115]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[12]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7115]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7115]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[7115]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 5 4 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[7115]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[673]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar open clb.I[29]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[39]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[673]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[673]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[673]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[673]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 open 0 2 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[673]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7118]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[17]-&gt;crossbar fle[4].out[0]-&gt;crossbar fle[7].out[1]-&gt;crossbar open fle[1].out[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7118]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7118]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7118]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7118]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 3 0 open 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7118]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[895]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I[9]-&gt;crossbar clb.I[7]-&gt;crossbar fle[5].out[1]-&gt;crossbar fle[2].out[1]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[895]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[895]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[895]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[895]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 1 0 3 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[895]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7114]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[21]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7114]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7114]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7114]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7114]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">0 2 3 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7114]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="n_n719" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n719" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n719" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open open 2 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n719</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[671]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[30]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[39]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[671]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[671]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[671]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 2 0 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[671]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="[406]" instance="clb[6]" mode="default">
		<inputs>
			<port name="I">n_n756 [6757] i_12_ i_8_ open open open open open i_7_ i_11_ i_9_ n_n755 open [6745] open open i_3_ open [1510] open i_1_ i_4_ [1478] i_6_ i_13_ open [409] open [479] [392] i_2_ open i_0_ open i_5_ open open open [1509]</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open fle[3].out[0]-&gt;clbouts1 open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[406]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[35]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[406]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[406]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[406]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 4 0 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[406]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1504]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[39]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1504]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1504]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1504]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 5 0 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1504]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n_n851" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar open clb.I[35]-&gt;crossbar open clb.I[17]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n851" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n_n851" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n851" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n851" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 open 0 open 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n851</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6760]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[7].out[1]-&gt;crossbar clb.I[14]-&gt;crossbar fle[1].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6760]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6760]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6760]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 0 1 2 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6760]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1479]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[33]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1479]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1479]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1479]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1479]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 0 3 1 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1479]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[1475]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[12]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1475]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1475]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1475]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 4 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1475]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1474]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I[23]-&gt;crossbar open fle[4].out[0]-&gt;crossbar clb.I[30]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1474]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1474]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1474]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1474]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 1 open 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1474]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[1503]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[29]-&gt;crossbar fle[2].out[1]-&gt;crossbar clb.I[12]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1503]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1503]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1503]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1503]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 0 4 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1503]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[524]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[35]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[22]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[524]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[524]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[524]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 5 3 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[524]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[525]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[35]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[17]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[525]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[525]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[525]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 4 2 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[525]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="[117]" instance="clb[7]" mode="default">
		<inputs>
			<port name="I">i_6_ open i_2_ n_n853 open open open i_0_ open [1085] open i_5_ [71] open i_10_ [715] open open i_7_ i_1_ [406] open i_8_ i_9_ open open i_3_ open n_n761 open i_4_ open open open open open open [1084] open open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 open open fle[4].out[0]-&gt;clbouts1 open fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 open open open open open open open open open open fle[9].out[1]-&gt;clbouts2</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[117]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[18]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[14]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[117]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[117]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[117]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 3 2 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[117]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[7031]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[23]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[14]-&gt;crossbar fle[0].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7031]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7031]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[7031]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 2 0 3 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[7031]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1589]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1589]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1589]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1589]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 3 1 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1589]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[111]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[30]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[11]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[111]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[111]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[111]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 2 3 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[111]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[394]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[394]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[394]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[394]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 3 4 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[394]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[109]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[19]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[30]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[109]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[109]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[109]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 1 5 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[109]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1584]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[3].out[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1584]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1584]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1584]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1584]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 0 1 4 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1584]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[110]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[30]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[110]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[110]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[110]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 5 4 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[110]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[884]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[12]-&gt;crossbar clb.I[15]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[20]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[884]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[884]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[884]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 3 0 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[884]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[12]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[37]-&gt;crossbar fle[5].out[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[12]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[12]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[12]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[12]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
								<port_rotation_map name="in">0 open 1 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[12]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[7008]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7008]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7008]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 2 open 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7008]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="[108]" instance="clb[8]" mode="default">
		<inputs>
			<port name="I">i_12_ [17] [822] i_5_ i_0_ i_7_ [724] i_9_ [394] n_n956 [7338] open open open n_n972 open open n_n955 [7336] i_3_ [823] n_n984 [7163] [813] i_4_ [732] [6718] i_8_ [6732] open i_1_ [7160] [6734] [6684] [7166] i_13_ i_11_ open [7177] open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open open open open open open open open open open open open open open open fle[7].out[1]-&gt;clbouts2 open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[108]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[19]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[108]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[108]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[108]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 1 5 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[108]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[824]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[36]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[8]-&gt;crossbar fle[3].out[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[35]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[824]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[824]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[824]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 3 5 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[824]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n_n983" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[9].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[28]-&gt;crossbar fle[1].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n983" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n983" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n_n983" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 2 5 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n_n983</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[831]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[30]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[831]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[831]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[831]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 5 3 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[831]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[7337]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar clb.I[14]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[21]-&gt;crossbar fle[5].out[1]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7337]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7337]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7337]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7337]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 0 3 2 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7337]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[7169]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[34]-&gt;crossbar clb.I[6]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[22]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7169]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[7169]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7169]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7169]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 0 1 2 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7169]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="n_n977" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[25]-&gt;crossbar open clb.I[38]-&gt;crossbar clb.I[4]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n977" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n977" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n977" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n977" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 2 open 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n977</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="o_4_" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[17]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[18]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="o_4_" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="o_4_" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="o_4_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="o_4_" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 1 0 3 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">o_4_</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[812]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[35]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[812]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[812]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[812]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 3 5 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[812]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[7159]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[19]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7159]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7159]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[7159]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 2 1 5 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[7159]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="[1509]" instance="clb[9]" mode="default">
		<inputs>
			<port name="I">open i_13_ open open i_7_ open open open open i_0_ open i_11_ open [110] open open [489] open open i_8_ [488] [17] i_6_ open i_12_ i_9_ open [840] open i_3_ open i_4_ open open [839] i_2_ open i_1_ [6875] i_5_</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open fle[3].out[0]-&gt;clbouts1 open fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 open fle[8].out[0]-&gt;clbouts1 open open open fle[2].out[1]-&gt;clbouts2 open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[1509]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[31]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1509]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1509]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1509]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 1 0 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1509]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[836]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[13]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[24]-&gt;crossbar fle[0].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[836]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[836]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[836]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 5 2 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[836]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n_n984" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar fle[1].out[0]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[34]-&gt;crossbar fle[5].out[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n984" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n_n984" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n984" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n984" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 1 4 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n984</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1510]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[19]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1510]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1510]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1510]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 4 5 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1510]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[7155]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[1]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[7].out[1]-&gt;crossbar clb.I[21]-&gt;crossbar fle[9].out[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7155]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7155]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7155]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7155]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 2 1 0 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7155]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[7153]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[22]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7153]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n843" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n843" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n843" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 open open 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n843</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[7153]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7153]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7153]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 0 4 2 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7153]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6669]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[37]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6669]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6669]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6669]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6669]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 0 open 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6669]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="n_n346" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n346" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n346" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open open 0 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n346</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[297]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[31]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[11]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[297]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6876]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6876]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6876]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 0 2 1 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6876]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[297]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[297]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[297]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 open open 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[297]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6882]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[16]-&gt;crossbar clb.I[38]-&gt;crossbar fle[6].out[1]-&gt;crossbar clb.I[20]-&gt;crossbar fle[7].out[0]-&gt;crossbar fle[7].out[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6882]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6882]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6882]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 0 3 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6882]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[7152]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[22]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7152]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7152]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7152]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7152]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 3 2 1 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7152]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
	</block>
	<block name="[6741]" instance="clb[10]" mode="default">
		<inputs>
			<port name="I">open i_12_ i_1_ i_7_ open open [6728] i_8_ i_9_ i_13_ n_n2368 open open i_4_ [37] open [1425] i_5_ [6786] i_10_ [6787] open [574] i_0_ i_11_ open [6785] i_2_ open open [6726] i_3_ open open [6727] open open open open i_6_</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 open open open open open fle[8].out[0]-&gt;clbouts1 open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[6741]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[39]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[17]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6741]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6741]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6741]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 4 5 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6741]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6745]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[14]-&gt;crossbar fle[2].out[1]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6745]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6745]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6745]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 0 4 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6745]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6742]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[13]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6742]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[381]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[381]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[381]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
								<port_rotation_map name="in">0 1 2 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[381]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[6742]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6742]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6742]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 2 3 4 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6742]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6743]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[8]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6743]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6743]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6743]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6743]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 2 4 3 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6743]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[6740]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[2]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6740]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6740]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6740]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6740]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 1 3 0 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6740]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[6723]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[19]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[9]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6723]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[6723]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6723]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6723]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 2 4 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6723]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[322]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[39]-&gt;crossbar open clb.I[8]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[17]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[322]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[322]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[322]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[322]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 open 0 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[322]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[6729]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[5].out[1]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[7]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[10]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6729]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6729]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6729]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 2 0 4 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6729]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6791]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[34]-&gt;crossbar fle[9].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6791]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6791]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6791]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 1 2 5 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6791]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6789]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[18]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[22]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6789]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6789]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6789]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6789]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">2 1 3 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6789]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
	</block>
	<block name="[6753]" instance="clb[11]" mode="default">
		<inputs>
			<port name="I">open i_5_ i_6_ i_9_ n_n498 i_7_ open [6548] open [424] [6542] [6544] [341] i_1_ open i_3_ open i_11_ open n_n833 i_4_ [6547] open i_8_ i_10_ i_0_ open i_12_ open [1771] open [6540] open i_2_ [6546] i_13_ open [390] open open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 open open fle[4].out[0]-&gt;clbouts1 open open open open open open open open open fle[4].out[1]-&gt;clbouts2 open open fle[7].out[1]-&gt;clbouts2 open fle[9].out[1]-&gt;clbouts2</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[6753]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[23]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6753]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6753]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6753]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 4 2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6753]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6757]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar fle[3].out[1]-&gt;crossbar fle[4].out[1]-&gt;crossbar fle[4].out[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[2].out[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6757]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6757]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6757]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 0 2 5 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6757]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[522]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[25]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[522]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[522]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[522]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[522]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 0 3 1 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[522]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[14]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[20]-&gt;crossbar open clb.I[33]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[14]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[14]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[14]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[14]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open open 0 open 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[14]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="n_n735" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n735" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n735" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
								<port_rotation_map name="in">0 1 2 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n735</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[303]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[35]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[17]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[303]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[303]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[303]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[303]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 3 0 1 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[303]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="n_n725" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n725" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n725" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 2 open 0 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n725</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6551]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar clb.I[7]-&gt;crossbar open clb.I[21]-&gt;crossbar clb.I[12]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6551]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[6551]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6551]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6551]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 3 open 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6551]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6552]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[4]-&gt;crossbar fle[4].out[1]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[12]-&gt;crossbar fle[9].out[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6552]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6552]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6552]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 0 2 4 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6552]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n_n1238" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[19]-&gt;crossbar fle[5].out[1]-&gt;crossbar clb.I[29]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[8].out[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n1238" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n_n1238" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n1238" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n1238" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 3 2 4 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n1238</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1765]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[4].out[1]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[34]-&gt;crossbar fle[9].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1765]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1765]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1765]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 4 3 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1765]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n_n830" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I[25]-&gt;crossbar clb.I[33]-&gt;crossbar open clb.I[13]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n830" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n830" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n830" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n830" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 2 1 open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n830</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="n_n835" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n835" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n835" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 2 1 open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n835</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="[409]" instance="clb[12]" mode="default">
		<inputs>
			<port name="I">open open open i_8_ open i_5_ i_13_ [455] i_4_ i_1_ open open open [456] [453] [1729] open open open i_6_ i_9_ i_3_ open [1727] i_11_ i_0_ open i_7_ [6631] open open open open open open [1722] [6574] open open i_2_</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open open fle[4].out[0]-&gt;clbouts1 open fle[6].out[0]-&gt;clbouts1 open open fle[9].out[0]-&gt;clbouts1 open open open fle[3].out[1]-&gt;clbouts2 open open open open fle[8].out[1]-&gt;clbouts2 open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[409]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[9]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[409]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[409]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[409]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 1 4 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[409]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6576]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[3].out[0]-&gt;crossbar fle[3].out[1]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6576]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[6576]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6576]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6576]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">1 3 2 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6576]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6569]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[27]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6569]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6569]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6569]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 2 3 4 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6569]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6568]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[24]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6568]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6568]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6568]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6568]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 1 3 2 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6568]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[307]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[307]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[307]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">0 1 3 2 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[307]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="n_n638" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[20]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n638" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n638" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n638" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n638" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 1 2 open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n638</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[353]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[353]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[353]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 1 2 3 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[353]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="n_n633" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[19]-&gt;crossbar clb.I[21]-&gt;crossbar open open clb.I[5]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n633" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n_n633" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open open lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n633" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n633" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 2 open open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n633</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="n_n1239" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[35]-&gt;crossbar clb.I[23]-&gt;crossbar fle[1].out[1]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[15]-&gt;crossbar fle[4].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n1239" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n1239" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n_n1239" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 5 4 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n_n1239</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1649]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[5].out[1]-&gt;crossbar clb.I[24]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[13]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1649]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1649]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1649]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 5 4 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1649]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6632]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[9]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6632]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6632]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6632]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6632]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 3 open 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6632]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[371]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[371]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[371]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 open 1 open 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[371]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="n_n1248" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[1]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[28]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[14]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n1248" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n1248" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n1248" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n1248" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 1 4 3 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n1248</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
	</block>
	<block name="[495]" instance="clb[13]" mode="default">
		<inputs>
			<port name="I">open i_12_ open open open [37] i_6_ open i_11_ [496] i_5_ open i_13_ open i_4_ open open open i_10_ [6747] i_9_ i_1_ i_0_ open open open open i_8_ open open i_2_ open open open open open open open i_7_ open</port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]-&gt;clbouts1 open open open open open open open open fle[1].out[1]-&gt;clbouts2 open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[495]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[9]-&gt;crossbar fle[9].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[495]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[495]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[495]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 0 1 3 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[495]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n_n1259" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[38]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n1259" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n_n1259" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n1259" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n1259" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 4 2 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n1259</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[318]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[14]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[318]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[340]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[340]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[340]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 2 1 open 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[340]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[318]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[318]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[318]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 open open 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[318]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6752]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[1]-&gt;crossbar clb.I[19]-&gt;crossbar fle[7].out[1]-&gt;crossbar clb.I[5]-&gt;crossbar fle[4].out[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6752]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6752]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6752]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6752]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 4 2 0 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6752]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[1492]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[30]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1492]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1492]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1492]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1492]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 1 0 3 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1492]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[1497]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1497]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1497]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1497]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 4 3 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1497]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1494]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[14]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1494]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1494]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1494]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1494]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 2 1 4 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1494]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[1491]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[6]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1491]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1491]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1491]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1491]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 0 4 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1491]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1496]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1496]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1496]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1496]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 5 2 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1496]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1495]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[12]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1495]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1495]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1495]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 2 5 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1495]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="[518]" instance="clb[14]" mode="default">
		<inputs>
			<port name="I">open i_9_ i_7_ open open n_n835 open open open i_2_ open open n_n837 open open i_12_ i_0_ i_11_ open open open i_8_ i_6_ [6655] i_1_ open n_n725 i_13_ open open open i_3_ i_5_ i_4_ open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 open open fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 open open fle[1].out[1]-&gt;clbouts2 open open open fle[5].out[1]-&gt;clbouts2 open fle[7].out[1]-&gt;clbouts2 open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[518]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[22]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[518]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[518]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[518]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 4 0 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[518]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6658]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[12]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6658]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[6658]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6658]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6658]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 2 0 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6658]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[542]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[24]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[542]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[542]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[542]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 1 4 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[542]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6650]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[33]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[32]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6650]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6650]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6650]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 5 4 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6650]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1609]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[12]-&gt;crossbar fle[7].out[1]-&gt;crossbar clb.I[26]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[23]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1609]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1609]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1609]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1609]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 2 0 4 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1609]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[1596]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[22]-&gt;crossbar fle[7].out[1]-&gt;crossbar clb.I[21]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1596]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1596]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1596]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1596]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 4 2 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1596]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6654]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[17]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[33]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6654]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6654]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6654]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 0 2 3 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6654]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n_n710" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[33]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[31]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n710" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[370]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[370]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[370]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">1 open 0 2 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[370]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="n_n710" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open open lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n710" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n710" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 0 open open 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n710</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6664]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[9]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6664]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6664]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6664]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6664]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 2 4 1 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6664]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[6656]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[9]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6656]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6656]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6656]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 3 5 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6656]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="[456]" instance="clb[15]" mode="default">
		<inputs>
			<port name="I">open open open i_0_ open [307] open i_2_ [6803] open open i_10_ open open open i_9_ i_3_ open i_4_ i_11_ open i_6_ open i_7_ open [6573] i_12_ open open i_5_ open open open [214] open [272] open i_1_ open [7230]</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open open open fle[5].out[0]-&gt;clbouts1 open open open open open open fle[2].out[1]-&gt;clbouts2 open open open open open fle[8].out[1]-&gt;clbouts2 open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[456]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[29]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[37]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[456]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[456]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[456]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 4 2 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[456]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[7213]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[5]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7213]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7213]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[7213]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 4 3 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[7213]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[7232]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar clb.I[33]-&gt;crossbar fle[9].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[39]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7232]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[7232]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7232]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7232]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 0 1 2 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7232]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[590]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[11]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[590]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[590]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[590]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[590]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 2 4 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[590]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[7208]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[19]-&gt;crossbar open clb.I[26]-&gt;crossbar clb.I[11]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7208]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7208]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7208]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7208]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 2 open 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7208]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[7210]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[16]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7210]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[21]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[21]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[21]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 1 open open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[21]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[7210]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7210]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7210]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 2 4 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7210]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7212]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[5].out[1]-&gt;crossbar fle[7].out[1]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[4].out[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7212]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7212]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7212]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7212]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 3 0 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7212]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[591]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar open clb.I[23]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[21]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[591]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[591]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[591]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[591]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 open 1 2 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[591]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7209]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[16]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[23]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7209]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7209]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7209]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7209]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 4 2 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7209]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[35]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[35]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[35]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">open 1 open 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[35]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7211]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[8]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7211]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7211]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7211]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7211]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 0 3 2 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7211]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
	</block>
	<block name="[479]" instance="clb[16]" mode="default">
		<inputs>
			<port name="I">open i_9_ [721] open open i_6_ i_4_ i_1_ open [868] open i_0_ open i_5_ [7128] i_12_ i_7_ i_11_ open open open i_8_ i_2_ n_n838 open open open i_3_ open open open open open i_13_ open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open fle[3].out[0]-&gt;clbouts1 open open open fle[7].out[0]-&gt;clbouts1 open open open fle[1].out[1]-&gt;clbouts2 open fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[479]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[479]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[479]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[479]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 5 0 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[479]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[7151]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar fle[2].out[1]-&gt;crossbar clb.I[2]-&gt;crossbar fle[3].out[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7151]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[7151]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7151]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7151]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 2 3 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7151]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[869]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar fle[4].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[13]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[869]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[869]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[869]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[869]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 1 3 4 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[869]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="n_n755" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[17]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n755" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n755" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n755" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n755" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">open 0 1 2 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n755</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="n_n550" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n550" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n550" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
								<port_rotation_map name="in">2 0 1 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n550</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[874]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[17]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[7]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[874]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[874]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[874]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[874]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 1 4 0 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[874]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="n_n545" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n545" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n545" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">2 1 open 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n545</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[870]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[23]-&gt;crossbar fle[7].out[1]-&gt;crossbar clb.I[13]-&gt;crossbar fle[8].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[870]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[870]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[870]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 2 1 4 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[870]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[7127]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[16]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[6]-&gt;crossbar open clb.I[11]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7127]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7127]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7127]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7127]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 1 2 open 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7127]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[879]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[15]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[879]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[308]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[308]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[308]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 1 open 0 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[308]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[879]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[879]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[879]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 3 1 0 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[879]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[877]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[33]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[877]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[877]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[877]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[877]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 0 4 2 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[877]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[876]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[16]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[15]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[876]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[876]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[876]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[876]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 2 0 3 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[876]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
	</block>
	<block name="[496]" instance="clb[17]" mode="default">
		<inputs>
			<port name="I">open open open open i_2_ i_0_ open open open i_3_ i_13_ i_4_ open open [7090] i_8_ i_1_ [340] i_12_ open open open i_9_ open open open [303] open open i_10_ open i_7_ open open open open open open i_11_ open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 open open open fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open open open open open open open fle[7].out[1]-&gt;clbouts2 open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[496]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[38]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[496]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[496]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[496]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 2 4 0 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[496]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[7093]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[17]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar open fle[4].out[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7093]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[7093]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7093]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7093]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 2 1 open 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7093]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[939]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[1]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[939]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[939]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[939]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[939]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">2 3 1 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[939]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="n_n972" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[14]-&gt;crossbar fle[2].out[1]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n972" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n972" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n972" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n972" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 0 1 3 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n972</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[1166]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[10]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1166]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1166]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1166]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 5 1 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1166]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[940]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[18]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[22]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[940]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[940]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[940]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 5 4 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[940]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[943]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[31]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[943]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[943]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[943]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[943]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 0 3 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[943]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[105]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[9]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[105]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[105]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[105]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[105]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 1 4 0 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[105]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1165]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[38]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[9]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1165]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1165]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1165]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 2 1 0 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1165]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[407]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[31]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[18]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[407]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[407]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[407]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[407]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 1 4 0 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[407]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
	</block>
	<block name="[1478]" instance="clb[18]" mode="default">
		<inputs>
			<port name="I">[697] [1018] i_5_ i_12_ [1017] i_9_ open open open [1007] open i_6_ [7050] i_10_ open i_13_ [1005] i_4_ i_2_ i_7_ open i_11_ i_1_ [694] open open open i_0_ open i_8_ open [698] open open open i_3_ open open open open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 open open fle[7].out[0]-&gt;clbouts1 open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[1478]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[18]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1478]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1478]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1478]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 2 3 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1478]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[7048]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar fle[2].out[1]-&gt;crossbar fle[6].out[0]-&gt;crossbar open fle[5].out[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7048]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[7048]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7048]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7048]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 1 3 open 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7048]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1013]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[18]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1013]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1013]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1013]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1013]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 1 0 2 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1013]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[392]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[21]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[392]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[392]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[392]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[392]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 3 2 0 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[392]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[7055]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[1].out[1]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[23]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7055]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7055]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[7055]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 3 5 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[7055]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1014]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[18]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1014]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1014]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1014]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 0 3 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1014]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1015]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1015]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1015]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1015]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 5 4 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1015]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n_n240" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[29]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[15]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n240" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n729" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n729" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n729" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 2 0 open 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n729</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="n_n240" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n240" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n240" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">2 open 0 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n240</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7052]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[12]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7052]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7052]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7052]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7052]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open open 1 open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7052]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[1011]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1011]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1011]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">1 2 open 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1011]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7053]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[27]-&gt;crossbar fle[7].out[1]-&gt;crossbar clb.I[31]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7053]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7053]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[7053]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 4 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[7053]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="[1625]" instance="clb[19]" mode="default">
		<inputs>
			<port name="I">open i_10_ open i_8_ open i_6_ i_9_ open open open open [737] i_0_ open [6807] open n_n844 open open open i_12_ [7220] open i_4_ i_3_ open i_1_ [221] [231] open open i_2_ open open open i_5_ i_7_ open open i_11_</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open fle[2].out[0]-&gt;clbouts1 open fle[4].out[0]-&gt;clbouts1 open open open open open open open open open open open fle[6].out[1]-&gt;clbouts2 open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[1625]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[36]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1625]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1625]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1625]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 4 3 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1625]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[7222]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar fle[2].out[1]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[14]-&gt;crossbar fle[3].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7222]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7222]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[7222]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 0 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[7222]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[7218]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[35]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[31]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7218]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n541" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n541" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n541" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
								<port_rotation_map name="in">0 2 1 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n541</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[7218]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7218]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7218]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 1 0 3 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7218]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7215]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[23]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7215]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7215]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7215]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7215]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">0 1 open 2 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7215]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[22]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[22]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[22]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open open 1 open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[22]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7233]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[28]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[21]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7233]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7233]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7233]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7233]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 0 2 4 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7233]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[215]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[9].out[0]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[8].out[1]-&gt;crossbar fle[3].out[1]-&gt;crossbar clb.I[27]-&gt;crossbar fle[7].out[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[215]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[215]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[215]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 5 1 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[215]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[7216]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[5]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7216]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7216]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7216]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7216]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 3 4 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7216]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="n_n672" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n672" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n672" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
								<port_rotation_map name="in">0 1 2 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n672</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[740]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[12]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[1]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[740]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[740]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[740]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[740]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 1 3 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[740]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="n_n316" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[12]-&gt;crossbar open clb.I[39]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[1]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n316" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n316" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n316" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n316" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">open open 1 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n316</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[7227]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7227]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7227]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 open open 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7227]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[741]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar open clb.I[36]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[6]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[741]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[741]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[741]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[741]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 open 1 3 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[741]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
	</block>
	<block name="[1626]" instance="clb[20]" mode="default">
		<inputs>
			<port name="I">open i_8_ i_2_ i_0_ open open i_6_ open i_13_ [947] open open [952] open open i_3_ open [949] i_7_ [961] [953] open i_10_ [529] i_12_ i_9_ open i_11_ open open open open i_1_ open open open i_4_ i_5_ open open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open fle[3].out[0]-&gt;clbouts1 open open open fle[7].out[0]-&gt;clbouts1 open open open open open fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 open open open fle[9].out[1]-&gt;clbouts2</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[1626]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1626]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1626]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1626]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 2 4 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1626]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[7082]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar fle[2].out[1]-&gt;crossbar clb.I[23]-&gt;crossbar fle[4].out[0]-&gt;crossbar fle[3].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7082]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7082]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[7082]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 3 5 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[7082]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[7077]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[32]-&gt;crossbar open open clb.I[3]-&gt;crossbar clb.I[8]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7077]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[300]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open lut5inter.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[300]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[300]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">0 open open 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[300]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[7077]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7077]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7077]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 open open open 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7077]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[305]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[25]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[305]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[305]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[305]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[305]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 3 4 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[305]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="n_n716" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n716" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n716" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">open 1 2 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n716</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7078]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[22]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7078]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7078]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7078]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7078]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 3 1 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7078]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[294]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[294]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[294]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 open 1 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[294]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7332]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[19]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[9]-&gt;crossbar fle[1].out[0]-&gt;crossbar fle[8].out[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7332]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[7332]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7332]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7332]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 1 0 3 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7332]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[350]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[18]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[350]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[350]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[350]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[350]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">3 1 2 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[350]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[7086]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[24]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7086]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n498" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n498" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n498" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 open 1 0 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n498</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[7086]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7086]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7086]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">3 1 2 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7086]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7088]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[1]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[12]-&gt;crossbar fle[7].out[1]-&gt;crossbar clb.I[20]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7088]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7088]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7088]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7088]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 3 1 4 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7088]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[7083]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[2]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7083]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7083]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7083]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7083]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">0 1 open 2 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7083]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[413]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[413]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[413]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 2 1 4 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[413]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="[6643]" instance="clb[21]" mode="default">
		<inputs>
			<port name="I">open [6946] i_11_ i_3_ i_1_ [1186] [45] n_n716 open i_10_ [6858] [305] open [527] [412] n_n773 n_n764 i_0_ open n_n792 open i_6_ [1345] n_n2368 open [43] [49] open open [371] [471] [407] open i_2_ i_13_ [473] open open open [474]</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open open open open open open fle[8].out[0]-&gt;clbouts1 open open open fle[2].out[1]-&gt;clbouts2 open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[6643]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[9]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6643]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6643]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6643]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 5 4 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6643]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6857]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[34]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[11]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[22]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6857]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6857]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6857]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 2 5 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6857]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6870]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I[10]-&gt;crossbar fle[1].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[4].out[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6870]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[6870]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6870]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6870]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 2 1 3 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6870]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6852]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[33]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[3]-&gt;crossbar open open open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6852]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6852]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6852]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6852]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
								<port_rotation_map name="in">2 1 0 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6852]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="n_n273" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n273" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n273" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
								<port_rotation_map name="in">2 1 0 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n273</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1327]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[16]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[7]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1327]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1327]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1327]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1327]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 3 4 0 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1327]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[1195]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar fle[3].out[1]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[26]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1195]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1195]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1195]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1195]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 1 2 0 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1195]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6860]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[29]-&gt;crossbar fle[3].out[1]-&gt;crossbar clb.I[30]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6860]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6860]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6860]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 4 3 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6860]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6939]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[33]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[4]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6939]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[6939]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6939]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6939]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 0 1 3 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6939]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="n_n1108" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[5]-&gt;crossbar fle[9].out[0]-&gt;crossbar fle[5].out[1]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n1108" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n1108" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n1108" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n1108" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">3 0 2 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n1108</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[6941]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[29]-&gt;crossbar fle[7].out[1]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6941]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6941]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6941]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6941]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 1 3 2 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6941]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
	</block>
	<block name="[6645]" instance="clb[22]" mode="default">
		<inputs>
			<port name="I">open i_0_ open [1799] open open open i_8_ open open i_1_ i_13_ open i_6_ i_12_ i_7_ [1796] i_5_ open i_10_ i_11_ open i_3_ i_9_ open open open i_2_ open [665] open open open open open open i_4_ open open open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open open fle[4].out[0]-&gt;clbouts1 open open open fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open fle[1].out[1]-&gt;clbouts2 open open open open open open open fle[9].out[1]-&gt;clbouts2</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[6645]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[20]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6645]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6645]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6645]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 1 5 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6645]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6665]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar open fle[3].out[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6665]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[6665]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6665]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6665]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 1 0 open 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6665]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6660]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[15]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6660]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6660]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6660]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 4 3 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6660]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6661]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[23]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6661]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6661]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6661]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 3 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6661]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6662]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[11]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6662]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6662]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6662]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 0 3 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6662]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[544]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[544]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[544]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[544]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 4 0 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[544]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[543]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[17]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[543]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[543]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[543]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 3 5 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[543]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6517]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[13]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6517]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6517]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6517]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 3 4 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6517]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6520]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[29]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[16]-&gt;crossbar fle[9].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6520]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6520]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6520]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6520]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 3 2 0 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6520]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="n_n844" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[19]-&gt;crossbar open clb.I[10]-&gt;crossbar clb.I[27]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n844" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n844" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n844" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n844" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 open open 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n844</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[231]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[231]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[231]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 0 open 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[231]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="[455]" instance="clb[23]" mode="default">
		<inputs>
			<port name="I">[310] open i_5_ open i_11_ [885] [7101] [7124] open [579] [7118] [335] i_12_ i_2_ open open i_7_ i_3_ i_6_ [884] i_13_ open i_1_ i_10_ [920] n_n545 [7099] [7107] [7106] i_8_ open open i_0_ open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open open open open fle[6].out[0]-&gt;clbouts1 open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[455]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar fle[1].out[1]-&gt;crossbar clb.I[32]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[22]-&gt;crossbar fle[3].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[455]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[455]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[455]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 2 4 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[455]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6629]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I[18]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[17]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6629]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6628]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6628]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6628]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 2 0 1 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6628]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[6629]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6629]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6629]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 2 0 1 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6629]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[896]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[25]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[13]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[896]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[896]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[896]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[896]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 0 2 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[896]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[317]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I[17]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[2]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[317]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[317]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[317]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[317]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 3 2 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[317]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[675]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[18]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[16]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[675]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[675]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[675]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[675]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 3 1 4 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[675]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[7333]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[7]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[19]-&gt;crossbar fle[7].out[1]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7333]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[7333]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7333]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7333]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 4 3 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7333]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7336]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[5].out[1]-&gt;crossbar clb.I[24]-&gt;crossbar fle[2].out[1]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[27]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7336]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7336]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[7336]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 0 2 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[7336]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[883]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[5]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[883]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[883]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[883]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[883]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 3 1 0 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[883]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7102]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[1]-&gt;crossbar clb.I[11]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[9]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7102]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7102]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7102]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7102]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 1 4 3 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7102]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[7100]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[17]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[18]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7100]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7100]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7100]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7100]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 3 2 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7100]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[7097]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7097]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7097]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 4 3 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7097]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="[1606]" instance="clb[24]" mode="default">
		<inputs>
			<port name="I">i_0_ open open open open open open open [6797] i_4_ i_10_ [302] i_5_ i_11_ n_n710 open [6805] n_n725 open i_1_ open i_12_ i_13_ [6796] i_7_ open n_n835 i_2_ i_3_ open open open open n_n550 open open i_8_ i_6_ i_9_ open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open fle[7].out[0]-&gt;clbouts1 open open open fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[1606]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[28]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[37]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1606]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1606]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1606]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 5 2 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1606]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1604]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[13]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[21]-&gt;crossbar fle[3].out[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1604]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1604]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1604]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1604]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 2 3 1 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1604]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1610]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[14]-&gt;crossbar fle[4].out[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1610]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1610]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1610]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1610]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 3 0 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1610]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1607]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[9]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1607]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1607]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1607]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 2 0 3 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1607]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n_n832" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[36]-&gt;crossbar open open open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n832" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n832" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n832" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n832" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
								<port_rotation_map name="in">0 2 1 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n832</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[541]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[28]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[9]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[541]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[541]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[541]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 4 3 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[541]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6657]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[19]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[13]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6657]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6657]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6657]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 0 1 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6657]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6806]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[16]-&gt;crossbar fle[8].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6806]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6806]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6806]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 4 1 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6806]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1415]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar fle[9].out[0]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[26]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1415]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1415]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1415]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1415]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 4 1 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1415]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[6798]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[12]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6798]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6798]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6798]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 2 3 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6798]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="[1638]" instance="clb[25]" mode="default">
		<inputs>
			<port name="I">open i_2_ open open i_10_ i_5_ i_7_ open i_0_ i_9_ open open open i_6_ i_12_ open open open i_11_ open open open open open open open open [308] open open i_13_ open open open i_3_ open open open i_1_ open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 open open open open open open open open open open open open fle[8].out[1]-&gt;clbouts2 open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[1638]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar fle[2].out[1]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[30]-&gt;crossbar fle[1].out[0]-&gt;crossbar fle[1].out[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1638]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1638]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1638]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 4 0 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1638]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[25]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[6]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[25]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1642]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1642]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1642]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 2 0 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1642]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[25]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[25]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[25]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open open 0 open 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[25]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[500]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[34]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[38]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[500]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[500]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[500]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[500]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 1 4 0 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[500]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1641]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[34]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[38]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1641]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1641]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1641]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1641]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 4 0 1 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1641]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="n_n1250" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar clb.I[27]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[7].out[1]-&gt;crossbar clb.I[18]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n1250" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n1250" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n1250" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n1250" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 1 4 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n1250</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[360]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[30]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[360]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[329]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[329]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[329]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 open 2 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[329]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[360]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[360]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[360]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">0 1 open 2 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[360]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6641]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[18]-&gt;crossbar fle[9].out[0]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[5].out[1]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[14]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6641]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6641]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6641]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 5 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6641]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[498]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[5]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[498]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[498]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[498]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[498]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 4 1 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[498]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6636]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[34]-&gt;crossbar clb.I[8]-&gt;crossbar open clb.I[38]-&gt;crossbar clb.I[1]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6636]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6636]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6636]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6636]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 3 open 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6636]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="n_n838" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n838" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n838" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 2 open 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n838</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6635]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[34]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[38]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6635]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6635]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6635]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6635]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 1 4 2 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6635]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
	</block>
	<block name="[6747]" instance="clb[26]" mode="default">
		<inputs>
			<port name="I">i_8_ [1143] [1150] i_0_ i_12_ i_2_ n_n1184 [105] [1166] open [1154] [6962] i_7_ [618] open open open i_10_ [1145] n_n1189 i_1_ i_4_ [1140] [273] [1165] [340] i_9_ i_13_ [1149] [601] open open open n_n1187 n_n2368 open open [1144] [625] i_3_</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open open fle[4].out[0]-&gt;clbouts1 open open open open open open open open open open open open open open fle[9].out[1]-&gt;clbouts2</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[6747]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6747]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6747]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6747]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 5 3 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6747]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n_n1185" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[8]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n1185" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n1185" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n_n1185" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 0 2 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n_n1185</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1160]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[12]-&gt;crossbar open clb.I[21]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[17]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1160]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1160]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1160]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1160]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 open 3 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1160]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6966]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[38]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[7]-&gt;crossbar fle[2].out[1]-&gt;crossbar clb.I[39]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6966]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6966]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6966]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6966]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 1 2 4 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6966]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="o_6_" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[33]-&gt;crossbar fle[5].out[1]-&gt;crossbar fle[6].out[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="o_6_" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="o_6_" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="o_6_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="o_6_" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 2 1 3 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">o_6_</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[6975]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[1]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6975]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[6975]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6975]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6975]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 4 3 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6975]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6999]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[29]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[39]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6999]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6999]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6999]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6999]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 4 2 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6999]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[6972]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar clb.I[28]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[12]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6972]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6972]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6972]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 5 4 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6972]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6973]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[34]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[23]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6973]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6973]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6973]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6973]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 3 4 0 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6973]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[1148]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[4]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1148]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1148]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1148]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1148]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 1 0 3 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1148]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[24]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[24]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[24]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">1 open 0 2 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[24]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="o_5_" instance="clb[27]" mode="default">
		<inputs>
			<port name="I">i_10_ i_1_ n_n1119 open [1274] [6937] open [1221] [1262] [6896] i_4_ [6867] open i_3_ [6900] open open [1317] open open [6926] [6948] n_n1108 [1224] i_8_ [1259] i_0_ i_2_ open [379] [6870] [509] i_6_ [1225] i_11_ [1318] i_9_ i_12_ [6903] [6919]</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open fle[2].out[0]-&gt;clbouts1 open open open open fle[7].out[0]-&gt;clbouts1 open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="o_5_" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[17]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[30]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="o_5_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="o_5_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="o_5_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 1 2 0 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">o_5_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6951]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[39]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6951]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6951]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6951]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 3 2 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6951]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1220]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[10]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1220]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n771" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n771" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n771" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 open open 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n771</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[1220]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1220]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1220]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 2 1 open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1220]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6936]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar fle[2].out[1]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[9]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6936]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6936]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6936]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6936]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 0 4 1 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6936]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[1268]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[1]-&gt;crossbar clb.I[32]-&gt;crossbar fle[9].out[0]-&gt;crossbar open clb.I[4]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1268]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1268]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1268]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1268]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 0 2 open 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1268]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[1258]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[31]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1258]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1258]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1258]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1258]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 4 3 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1258]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="n_n1123" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[38]-&gt;crossbar fle[5].out[1]-&gt;crossbar clb.I[29]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n1123" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n1123" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n1123" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n1123" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 2 4 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n1123</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[1276]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[27]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1276]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[277]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[277]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[277]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">open 1 open 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[277]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[1276]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1276]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1276]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 1 3 0 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1276]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1264]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1264]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1264]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1264]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1264]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 4 1 3 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1264]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[1275]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[34]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[36]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1275]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1275]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1275]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1275]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 3 1 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1275]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
	</block>
	<block name="n_n1119" instance="clb[28]" mode="default">
		<inputs>
			<port name="I">open open open [929] i_2_ [7095] i_12_ open i_8_ [1361] i_5_ [1360] i_6_ open open open i_3_ open i_1_ [381] open open i_11_ [6843] open [1359] open i_13_ i_0_ open i_7_ open open open open open open open open i_9_</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open open open open open open fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n_n1119" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[9]-&gt;crossbar fle[1].out[1]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[25]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n1119" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n1119" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n_n1119" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 4 3 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n_n1119</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1353]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[12]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1353]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1353]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1353]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1353]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 1 2 3 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1353]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6850]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[3].out[1]-&gt;crossbar clb.I[18]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[19]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6850]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6850]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6850]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 4 1 0 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6850]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6846]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[18]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6846]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6846]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6846]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6846]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 0 open 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6846]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[55]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[55]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[55]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
								<port_rotation_map name="in">open 0 1 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[55]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6845]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[12]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6845]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6845]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6845]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6845]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 0 4 3 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6845]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[447]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[18]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[447]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[447]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[447]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 3 0 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[447]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6844]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[18]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[16]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6844]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6844]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6844]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6844]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 0 2 1 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6844]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[387]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[12]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[387]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[387]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[387]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 0 1 5 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[387]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n_n275" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[39]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n275" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n275" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n275" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n275" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 2 1 open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n275</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[7094]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7094]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7094]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 open open 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7094]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7101]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[28]-&gt;crossbar fle[8].out[1]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7101]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7101]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[7101]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 2 0 3 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[7101]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="[604]" instance="clb[29]" mode="default">
		<inputs>
			<port name="I">i_4_ open i_6_ i_1_ open i_3_ [6872] [1288] [490] i_7_ [6873] open i_2_ i_9_ open [6890] open open i_5_ [21] open n_n1574 open [6882] open i_13_ i_10_ open open [1290] i_12_ [1289] open open open open open i_11_ open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open fle[4].out[0]-&gt;clbouts1 open open fle[7].out[0]-&gt;clbouts1 open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[604]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[37]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[604]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[604]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[604]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 2 4 3 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[604]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6935]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar fle[2].out[1]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[19]-&gt;crossbar fle[6].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6935]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6935]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6935]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 3 2 0 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6935]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1213]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[26]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1213]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1213]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1213]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1213]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 2 4 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1213]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="n_n369" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[5]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n369" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n369" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n369" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n369" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open open 1 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n369</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[1294]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1294]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1294]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">3 2 0 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1294]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6937]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar fle[3].out[1]-&gt;crossbar clb.I[15]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6937]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6937]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6937]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 4 0 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6937]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1204]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1204]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1204]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1204]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 4 3 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1204]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6931]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[13]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6931]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6931]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6931]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 3 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6931]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1307]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[25]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1307]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[452]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[452]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[452]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 1 3 0 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[452]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[1307]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1307]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1307]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 0 3 open 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1307]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="n_n1126" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[6]-&gt;crossbar open fle[7].out[1]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n1126" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n1126" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n1126" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n1126" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 0 2 open 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n1126</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[1283]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[29]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[5]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1283]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1283]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1283]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1283]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 3 1 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1283]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
	</block>
	<block name="[1234]" instance="clb[30]" mode="default">
		<inputs>
			<port name="I">i_11_ open open open open open i_1_ i_10_ open [516] [364] open i_7_ open i_3_ open open i_9_ open open open i_6_ i_12_ i_8_ open n_n638 [1233] open open i_2_ open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[1234]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[29]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1234]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1234]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1234]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 3 4 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1234]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6917]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar clb.I[23]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[2].out[1]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6917]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6917]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6917]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 3 4 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6917]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1235]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[29]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1235]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6914]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6914]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6914]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 0 1 open 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6914]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[1235]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1235]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1235]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 0 open 1 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1235]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6913]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[12]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[22]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6913]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6913]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6913]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6913]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 open 2 1 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6913]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[510]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[510]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[510]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 4 2 1 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[510]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6906]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar open clb.I[21]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[23]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6906]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6906]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6906]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6906]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open open 2 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6906]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="n_n623" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n623" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n623" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 open open 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n623</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6911]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[7].out[1]-&gt;crossbar fle[4].out[0]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[25]-&gt;crossbar fle[4].out[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6911]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6911]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6911]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 2 5 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6911]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6919]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[9]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6919]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6919]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6919]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 0 3 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6919]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[511]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[22]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[511]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[379]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[379]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[379]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">open 2 0 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[379]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[511]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[511]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[511]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 4 1 3 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[511]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[512]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[29]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[512]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[512]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[512]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[512]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 open 2 0 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[512]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[6907]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6907]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6907]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 0 3 1 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6907]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6910]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar fle[3].out[1]-&gt;crossbar clb.I[17]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[10]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6910]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6910]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6910]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 0 3 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6910]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="[1286]" instance="clb[31]" mode="default">
		<inputs>
			<port name="I">i_3_ open i_10_ i_13_ open [452] open open [1517] open open open n_n822 i_11_ i_7_ i_9_ i_6_ open [1519] open open open open open i_8_ open i_12_ i_2_ open i_4_ open open open i_1_ open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 open open fle[6].out[0]-&gt;clbouts1 open open fle[9].out[0]-&gt;clbouts1 open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n_n795" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[29]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[15]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n795" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[319]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[319]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[319]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 2 open 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[319]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="n_n795" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n795" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n795" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open open 1 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n795</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1511]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[29]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1511]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1511]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1511]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 5 3 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1511]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6872]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[26]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6872]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6872]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6872]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 2 0 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6872]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6883]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[27]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6883]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[301]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[301]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[301]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 0 1 open 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[301]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[6883]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6883]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6883]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open open 0 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6883]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6888]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[16]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6888]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6888]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6888]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 3 0 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6888]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1287]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[16]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[15]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1287]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1287]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1287]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 5 2 4 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1287]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6873]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[16]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[15]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6873]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6873]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6873]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 4 5 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6873]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1286]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[14]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1286]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1286]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1286]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 5 4 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1286]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[493]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[16]-&gt;crossbar open clb.I[13]-&gt;crossbar clb.I[14]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[493]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[493]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[493]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[493]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 2 open 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[493]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6890]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar fle[3].out[1]-&gt;crossbar fle[5].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6890]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6890]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6890]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 0 2 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6890]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="n_n955" instance="clb[32]" mode="default">
		<inputs>
			<port name="I">open i_3_ [7187] [7192] open open i_11_ [7233] open n_n840 i_4_ [7196] i_7_ open open [210] open open [201] open [211] n_n638 i_5_ [7237] i_12_ [689] i_10_ [7243] [688] i_0_ [7240] i_8_ [256] [7232] open i_9_ open open i_6_ [778]</port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]-&gt;clbouts1 open open open open fle[7].out[0]-&gt;clbouts1 open open open open fle[2].out[1]-&gt;clbouts2 open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[7183]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[22]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7183]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[7183]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7183]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7183]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">2 3 1 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7183]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[373]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[1]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[9]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[373]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[373]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[373]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[373]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 0 1 4 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[373]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="n_n752" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[12]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[38]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n752" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n752" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n752" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n752" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">0 open 1 2 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n752</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="n_n651" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n651" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n651" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
								<port_rotation_map name="in">1 0 2 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n651</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7198]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[11]-&gt;crossbar fle[1].out[1]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7198]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[7198]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7198]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7198]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">2 0 3 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7198]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="n_n991" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I[39]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[10]-&gt;crossbar fle[8].out[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n991" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n_n991" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n991" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n991" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 1 3 0 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n991</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[656]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[35]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[656]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[656]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[656]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[656]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 1 2 4 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[656]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[7182]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[38]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[24]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7182]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[7182]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7182]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7182]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">1 0 3 2 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7182]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="n_n955" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[9].out[1]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[7]-&gt;crossbar fle[4].out[1]-&gt;crossbar clb.I[27]-&gt;crossbar fle[3].out[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n955" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n955" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n_n955" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 2 3 0 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n_n955</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[7186]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar fle[2].out[1]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[0].out[1]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[6].out[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7186]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7186]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[7186]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 1 5 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[7186]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[7242]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[15]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7242]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[7242]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7242]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7242]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 4 0 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7242]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="n_n956" instance="clb[33]" mode="default">
		<inputs>
			<port name="I">open i_5_ i_0_ i_2_ open open [7310] open open open [7263] open [101] i_8_ i_13_ open [7307] i_11_ n_n1574 [7279] [90] [7278] [7262] [7317] open i_12_ [7270] i_9_ [292] [102] i_6_ i_7_ open [7298] [7272] i_3_ [752] open i_10_ open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open fle[4].out[0]-&gt;clbouts1 open open fle[7].out[0]-&gt;clbouts1 open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[7271]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[5].out[0]-&gt;crossbar fle[6].out[1]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[28]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7271]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[7271]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7271]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7271]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 1 2 3 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7271]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7311]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[12]-&gt;crossbar clb.I[16]-&gt;crossbar fle[2].out[0]-&gt;crossbar open clb.I[20]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7311]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[7311]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7311]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7311]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 3 2 open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7311]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7300]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[33]-&gt;crossbar clb.I[18]-&gt;crossbar open clb.I[29]-&gt;crossbar fle[4].out[1]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7300]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7300]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7300]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7300]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 0 open 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7300]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[7318]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar open clb.I[31]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[36]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7318]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[7318]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7318]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7318]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 open 1 3 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7318]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[112]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[1]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[112]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[335]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[335]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[335]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">1 3 2 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[335]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[112]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[112]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[112]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 open 3 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[112]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[397]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]-&gt;crossbar clb.I[17]-&gt;crossbar open clb.I[27]-&gt;crossbar clb.I[1]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[397]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[397]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[397]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[397]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 3 open 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[397]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[7267]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[3]-&gt;crossbar open clb.I[35]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7267]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[7267]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7267]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7267]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 0 2 open 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7267]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="n_n956" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[3].out[1]-&gt;crossbar fle[9].out[1]-&gt;crossbar clb.I[10]-&gt;crossbar fle[1].out[1]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n956" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n956" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n_n956" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 1 3 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n_n956</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[7268]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I[13]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[1]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7268]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[7268]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7268]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7268]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 2 0 1 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7268]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7319]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar clb.I[19]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[34]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7319]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[7319]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7319]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7319]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 4 1 3 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7319]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="n_n957" instance="clb[34]" mode="default">
		<inputs>
			<port name="I">n_n2368 n_n687 open open open i_5_ open open open open i_4_ i_3_ open i_8_ i_13_ i_1_ open i_7_ n_n729 open i_0_ open i_10_ open open i_12_ open open [56] [49] i_6_ open i_2_ open open open i_11_ open [58] open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open fle[7].out[0]-&gt;clbouts1 open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[7324]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[17]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[20]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7324]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[30]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[30]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[30]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
								<port_rotation_map name="in">0 open 1 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[30]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[7324]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7324]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7324]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 1 0 2 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7324]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7322]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[13]-&gt;crossbar open clb.I[20]-&gt;crossbar clb.I[5]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7322]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[16]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[16]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[16]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open open open 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[16]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[7322]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open open lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7322]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7322]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 0 open open 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7322]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7323]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[32]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[20]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7323]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7323]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7323]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7323]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 2 1 0 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7323]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[7330]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[0]-&gt;crossbar fle[0].out[1]-&gt;crossbar fle[1].out[1]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7330]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[7330]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7330]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7330]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 1 0 4 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7330]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[52]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[38]-&gt;crossbar fle[9].out[1]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar fle[6].out[1]-&gt;crossbar fle[8].out[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[52]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[52]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[52]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 2 1 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[52]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[759]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[25]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[759]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[759]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[759]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[759]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 4 3 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[759]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[60]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[36]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[15]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[60]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[60]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[60]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[60]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 2 1 0 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[60]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="n_n957" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[3].out[1]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[28]-&gt;crossbar fle[4].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n957" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n957" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n_n957" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 2 0 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n_n957</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[61]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[22]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[61]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[61]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[61]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[61]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 4 1 3 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[61]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="n_n699" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[30]-&gt;crossbar open open clb.I[17]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n699" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n_n699" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open open lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n699" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n699" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 2 open open 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n699</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="[434]" instance="clb[35]" mode="default">
		<inputs>
			<port name="I">i_3_ [337] i_5_ open i_2_ open i_0_ open open open i_6_ [1739] open [1760] i_10_ i_8_ i_7_ i_12_ open [6806] i_9_ [1412] open open i_13_ open [1759] open open open open open open [6558] i_1_ open open [1745] i_11_ open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open fle[5].out[0]-&gt;clbouts1 open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[1757]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar clb.I[16]-&gt;crossbar open open clb.I[13]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1757]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1757]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open open lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1757]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1757]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 0 open open 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1757]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6567]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar clb.I[17]-&gt;crossbar fle[9].out[0]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[24]-&gt;crossbar fle[0].out[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6567]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6567]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6567]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 5 3 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6567]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[435]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[15]-&gt;crossbar fle[4].out[1]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[435]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[435]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[435]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[435]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 4 2 1 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[435]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[1732]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[24]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[16]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1732]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1732]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1732]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 3 5 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1732]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[436]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[2]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[436]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[426]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[426]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[426]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 1 2 open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[426]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[436]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[436]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[436]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 2 3 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[436]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6825]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[21]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6825]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6825]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6825]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 2 0 5 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6825]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1755]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[15]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1755]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1755]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1755]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 3 5 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1755]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[434]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[34]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[434]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[434]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[434]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 1 4 0 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[434]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1758]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[16]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1758]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1758]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1758]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1758]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 3 2 4 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1758]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6556]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[20]-&gt;crossbar fle[4].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6556]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6556]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6556]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 2 1 0 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6556]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="[552]" instance="clb[36]" mode="default">
		<inputs>
			<port name="I">open [7301] open i_8_ i_1_ open i_11_ i_4_ [751] open [132] [749] i_12_ open [7290] [338] open open i_9_ open open open open i_3_ open i_0_ [7289] open open i_7_ i_10_ open open i_5_ open open open [7291] i_6_ i_2_</port>
		</inputs>
		<outputs>
			<port name="O">open open open fle[3].out[0]-&gt;clbouts1 open open open open open open fle[0].out[1]-&gt;clbouts2 open open open open open open open open fle[9].out[1]-&gt;clbouts2</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[7272]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar fle[4].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7272]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[7272]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7272]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7272]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 2 3 4 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7272]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[270]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[18]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[270]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n185" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n185" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n185" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">1 open 2 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n185</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[270]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open open lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[270]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[270]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 2 open open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[270]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[159]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[30]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[18]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[159]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[159]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[159]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 4 2 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[159]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6926]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[7].out[0]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[4]-&gt;crossbar fle[1].out[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6926]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6926]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6926]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 0 1 3 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6926]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[699]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[33]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[25]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[699]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[699]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[699]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 4 3 0 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[699]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[126]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[29]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[30]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[126]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[126]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[126]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[126]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 1 open 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[126]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[7302]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7302]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7302]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">0 1 2 3 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7302]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[158]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[18]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[23]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[158]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[158]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[158]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 5 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[158]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[552]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[18]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[12]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[552]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[552]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[552]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 3 1 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[552]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[7308]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar fle[5].out[1]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[11]-&gt;crossbar fle[5].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7308]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7308]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[7308]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 4 1 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[7308]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[7310]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[10]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7310]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[7310]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7310]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7310]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 4 2 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7310]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="[712]" instance="clb[37]" mode="default">
		<inputs>
			<port name="I">open i_9_ i_11_ [730] i_4_ [250] open [708] [296] open open open open i_5_ open [251] i_3_ open open [252] i_10_ i_8_ i_6_ i_0_ i_1_ open i_12_ [710] open open i_7_ [7204] open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open open open open fle[6].out[0]-&gt;clbouts1 open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[395]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[13]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[395]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[10]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[10]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[10]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 open 0 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[10]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[395]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[395]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[395]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 2 0 open 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[395]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="n_n153" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I[23]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[4]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n153" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n826" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n826" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n826" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">open 2 1 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n826</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="n_n153" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n153" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n153" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 2 open 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n153</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[783]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[22]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[783]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[783]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[783]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[783]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">0 1 2 3 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[783]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[7199]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7199]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7199]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 2 3 open 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7199]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[785]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[26]-&gt;crossbar fle[7].out[0]-&gt;crossbar fle[1].out[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[785]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[785]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[785]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 2 1 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[785]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[7205]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[1]-&gt;crossbar open clb.I[8]-&gt;crossbar fle[2].out[1]-&gt;crossbar clb.I[3]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7205]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[7205]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7205]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7205]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 open 0 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7205]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[249]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[19]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[249]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[249]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[249]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[249]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 0 3 1 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[249]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[7243]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[31]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[3].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[8].out[1]-&gt;crossbar fle[4].out[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7243]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7243]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[7243]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 3 1 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[7243]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[712]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[16]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[712]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[712]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[712]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 3 5 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[712]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[784]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[27]-&gt;crossbar fle[0].out[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[784]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[784]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[784]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[784]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 2 1 4 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[784]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7202]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[13]-&gt;crossbar open clb.I[20]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7202]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[7202]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7202]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7202]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 3 2 open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7202]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="[58]" instance="clb[38]" mode="default">
		<inputs>
			<port name="I">n_n957 i_8_ i_6_ i_13_ open [7131] open [846] open [6664] open i_3_ i_1_ [37] i_0_ i_11_ i_7_ open [7151] [859] i_10_ [7137] [7148] [7332] open i_12_ open open open open i_4_ open i_2_ i_5_ open open n_n678 open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open fle[3].out[0]-&gt;clbouts1 open open open fle[7].out[0]-&gt;clbouts1 open fle[9].out[0]-&gt;clbouts1 open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[866]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[16]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[14]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[866]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[866]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[866]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[866]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 0 3 2 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[866]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[865]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[3]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[865]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[865]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[865]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[865]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 4 1 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[865]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[857]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar fle[9].out[1]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[36]-&gt;crossbar fle[4].out[1]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[857]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[857]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[857]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[857]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 3 0 2 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[857]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[7338]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[7]-&gt;crossbar fle[6].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7338]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7338]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[7338]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 5 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[7338]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[7132]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[16]-&gt;crossbar clb.I[20]-&gt;crossbar open clb.I[3]-&gt;crossbar clb.I[25]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7132]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[7132]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7132]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7132]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 0 open 2 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7132]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[867]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[12]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[867]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[867]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[867]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 5 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[867]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n_n981" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[33]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[1].out[1]-&gt;crossbar clb.I[19]-&gt;crossbar fle[8].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n981" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n981" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n_n981" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 1 3 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n_n981</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[58]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[12]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[58]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[58]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[58]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 1 4 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[58]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[7139]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[30]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[33]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7139]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7139]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[7139]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 1 3 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[7139]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[862]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[3]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[862]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[143]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[143]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[143]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 1 2 open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[143]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[862]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[862]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[862]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 1 3 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[862]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="[168]" instance="clb[39]" mode="default">
		<inputs>
			<port name="I">open [7312] open open open open i_5_ [754] i_10_ open i_1_ open i_0_ i_7_ i_2_ [753] open open i_12_ open open i_9_ i_11_ open i_6_ open i_4_ open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open open fle[4].out[0]-&gt;clbouts1 open open open fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[7262]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[4].out[1]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[22]-&gt;crossbar fle[3].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7262]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7262]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[7262]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 0 2 5 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[7262]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[169]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[21]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[169]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[169]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[169]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[169]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 3 2 4 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[169]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[163]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[10]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[163]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[163]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[163]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[163]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 1 0 3 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[163]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[314]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[314]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[314]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
								<port_rotation_map name="in">2 1 0 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[314]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7261]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar fle[1].out[1]-&gt;crossbar fle[6].out[1]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[10]-&gt;crossbar fle[7].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7261]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7261]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[7261]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 3 0 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[7261]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[563]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[14]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[563]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n598" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n598" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n598" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 open 2 open 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n598</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[563]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[563]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[563]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 0 4 2 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[563]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7313]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[24]-&gt;crossbar open clb.I[14]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7313]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7313]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7313]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7313]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 1 2 open 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7313]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[565]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[18]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[565]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[565]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[565]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[565]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 4 1 0 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[565]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[168]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[21]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[168]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[168]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[168]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 2 5 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[168]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[7314]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[12]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[26]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7314]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n791" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n791" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n791" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 open 1 open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n791</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[7314]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7314]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7314]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">3 2 1 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7314]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7317]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[2].out[1]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7317]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7317]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[7317]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 5 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[7317]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="[1186]" instance="clb[40]" mode="default">
		<inputs>
			<port name="I">i_11_ open i_12_ i_13_ open open open open open i_2_ open i_6_ i_10_ open n_n716 open open i_5_ open i_8_ i_1_ open open open open i_3_ i_9_ open open i_7_ open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open fle[2].out[0]-&gt;clbouts1 open fle[4].out[0]-&gt;clbouts1 open open fle[7].out[0]-&gt;clbouts1 open open open open open open open open open open fle[8].out[1]-&gt;clbouts2 open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[7113]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[5].out[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar fle[4].out[1]-&gt;crossbar clb.I[14]-&gt;crossbar fle[8].out[1]-&gt;crossbar fle[2].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7113]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7113]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[7113]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 5 1 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[7113]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[635]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[19]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[12]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[635]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[636]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[636]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[636]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 1 3 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[636]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[635]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[635]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[635]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 1 3 open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[635]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[274]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[25]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[274]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[274]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[274]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[274]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 4 0 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[274]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[6943]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[25]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6943]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6942]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6942]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6942]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 3 2 open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6942]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[6943]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6943]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6943]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">0 1 open 2 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6943]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7109]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[19]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7109]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[284]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[284]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[284]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 2 0 1 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[284]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[7109]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7109]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7109]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 2 open 1 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7109]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[910]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[29]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[910]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[910]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[910]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 0 2 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[910]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1193]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[12]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[9]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1193]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1193]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1193]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 1 3 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1193]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1186]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar clb.I[11]-&gt;crossbar fle[1].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[3].out[1]-&gt;crossbar fle[1].out[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1186]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1186]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1186]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 1 3 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1186]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1074]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[17]-&gt;crossbar clb.I[26]-&gt;crossbar open clb.I[20]-&gt;crossbar clb.I[11]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1074]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1074]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1074]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1074]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 0 open 3 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1074]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1073]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[25]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1073]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1073]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1073]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 0 1 3 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1073]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="[1221]" instance="clb[41]" mode="default">
		<inputs>
			<port name="I">open i_8_ [1365] i_6_ i_12_ open open i_13_ open i_10_ [445] n_n853 open open [1379] open i_4_ open [1364] i_2_ i_11_ n_n764 open [1382] open open i_1_ open open open [1381] [6833] open i_7_ open open open open i_3_ open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open open open open open fle[7].out[0]-&gt;clbouts1 open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[6948]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[9].out[0]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[18]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6948]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6948]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6948]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 1 2 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6948]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1226]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[16]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1226]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1226]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1226]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 0 5 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1226]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1366]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[21]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[4].out[1]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1366]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1366]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1366]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1366]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 3 1 2 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1366]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[555]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[4]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[555]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[555]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[555]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[555]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 1 3 0 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[555]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6838]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[3]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6838]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6836]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6836]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6836]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 4 2 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6836]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[6838]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6838]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6838]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">0 3 1 2 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6838]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="n_n675" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[33]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[38]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n675" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n675" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n675" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n675" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open open 2 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n675</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[6835]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6835]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6835]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">0 1 3 2 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6835]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1227]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[16]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[19]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1227]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1227]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1227]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 3 1 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1227]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1221]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[3].out[1]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[19]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[16]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1221]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1221]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1221]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 2 5 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1221]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6839]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar fle[4].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar fle[5].out[1]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6839]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6839]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6839]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 3 0 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6839]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6834]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[16]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[30]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[11]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6834]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6834]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6834]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 4 2 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6834]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="[1269]" instance="clb[42]" mode="default">
		<inputs>
			<port name="I">i_12_ open open open open i_11_ i_2_ open open open open open i_8_ open open i_3_ open open i_9_ open i_6_ open open i_7_ open i_4_ i_10_ open open open open i_1_ open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 open open open open open open open open open open open open open fle[8].out[1]-&gt;clbouts2 open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[1270]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[31]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[20]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1270]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1270]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1270]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 3 2 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1270]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[504]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[26]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[504]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[504]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[504]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[504]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 3 0 4 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[504]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6903]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar clb.I[31]-&gt;crossbar fle[4].out[1]-&gt;crossbar clb.I[15]-&gt;crossbar fle[9].out[1]-&gt;crossbar fle[5].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6903]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6903]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6903]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 5 1 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6903]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6896]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[25]-&gt;crossbar fle[1].out[1]-&gt;crossbar clb.I[31]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6896]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6896]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6896]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 5 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6896]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6899]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[25]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6899]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[298]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[298]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[298]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 0 2 open 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[298]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[6899]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6899]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6899]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">3 0 2 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6899]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6898]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6898]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6898]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6898]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6898]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 1 2 4 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6898]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[1271]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[15]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1271]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1271]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1271]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 2 3 5 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1271]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1269]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[15]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1269]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1269]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1269]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 5 4 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1269]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6900]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[18]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6900]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[6900]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6900]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6900]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">3 1 2 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6900]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[507]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[12]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[26]-&gt;crossbar open clb.I[20]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[507]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[507]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[507]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[507]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 3 0 open 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[507]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="[1288]" instance="clb[43]" mode="default">
		<inputs>
			<port name="I">i_5_ open open i_2_ [1385] open i_3_ open open n_n1238 i_0_ open i_1_ i_12_ i_8_ [6829] i_7_ [6813] n_n1239 i_10_ [6827] open i_6_ open open i_11_ [6825] open i_9_ i_13_ open open open open open open i_4_ open open [6814]</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open fle[7].out[0]-&gt;clbouts1 open open fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 open fle[3].out[1]-&gt;clbouts2 open open open open fle[8].out[1]-&gt;clbouts2 open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[490]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[19]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[22]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[490]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[490]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[490]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[490]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 0 2 3 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[490]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1289]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[14]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1289]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1289]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1289]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1289]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 0 1 4 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1289]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[599]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[22]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[599]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[599]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[599]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[599]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 3 0 4 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[599]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[1290]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[16]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[19]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1290]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[8]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[8]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[8]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">open open 0 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[8]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[1290]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1290]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1290]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">2 3 0 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1290]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1407]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[36]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1407]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1407]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1407]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 5 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1407]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1405]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[13]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1405]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1405]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1405]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 2 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1405]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1402]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[29]-&gt;crossbar fle[3].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[4].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1402]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1402]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1402]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 2 4 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1402]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1288]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[16]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[13]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1288]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1288]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1288]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 0 4 3 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1288]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="o_7_" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[26]-&gt;crossbar open clb.I[15]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="o_7_" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="o_7_" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="o_7_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="o_7_" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 1 0 open 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">o_7_</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6826]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[18]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6826]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6826]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6826]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 0 5 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6826]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="[1722]" instance="clb[44]" mode="default">
		<inputs>
			<port name="I">n_n1240 [298] open i_2_ open i_0_ i_4_ i_10_ [465] [6593] [1537] [6626] i_9_ i_3_ open i_11_ [1662] i_6_ i_1_ i_7_ [6606] i_8_ [337] i_13_ i_12_ i_5_ open n_n843 n_n498 [6619] [6604] [6706] open open [1535] n_n835 open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 open fle[0].out[1]-&gt;clbouts2 open open fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 open open open fle[8].out[1]-&gt;clbouts2 open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[302]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[25]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[302]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n538" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n538" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n538" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 2 open 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n538</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[302]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[302]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[302]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 3 2 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[302]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6570]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[18]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[19]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6570]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6570]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6570]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 5 4 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6570]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n_n1236" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[28]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[10]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[34]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n1236" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n1236" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n_n1236" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 4 3 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n_n1236</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n_n756" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[7]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n756" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6710]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6710]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6710]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 4 1 3 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6710]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="n_n756" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n756" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n756" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">1 open 0 2 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n756</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6827]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[0]-&gt;crossbar clb.I[20]-&gt;crossbar fle[9].out[1]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6827]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[6827]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6827]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6827]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 4 3 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6827]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="n_n1241" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[29]-&gt;crossbar open clb.I[16]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n1241" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n1241" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n1241" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n1241" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 0 2 open 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n1241</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[1536]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar fle[8].out[1]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[27]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[28]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1536]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1536]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1536]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 5 3 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1536]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1722]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar clb.I[35]-&gt;crossbar fle[3].out[1]-&gt;crossbar clb.I[15]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[12]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1722]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1722]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1722]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 2 3 1 5 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1722]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n_n847" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[18]-&gt;crossbar open clb.I[3]-&gt;crossbar clb.I[6]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n847" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[296]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[296]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[296]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 1 open 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[296]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="n_n847" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n847" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n847" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">2 0 open 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n847</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6605]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[30]-&gt;crossbar open clb.I[9]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6605]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[6605]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6605]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6605]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 1 3 open 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6605]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="[1727]" instance="clb[45]" mode="default">
		<inputs>
			<port name="I">open [1396] open open open i_1_ [390] i_2_ i_13_ n_n541 [287] i_10_ open n_n545 i_9_ open open i_0_ i_3_ i_11_ open i_6_ i_4_ i_7_ open i_8_ i_12_ [329] open open i_5_ open open [6818] n_n847 n_n729 open [1393] open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open fle[5].out[0]-&gt;clbouts1 open fle[7].out[0]-&gt;clbouts1 open open fle[0].out[1]-&gt;clbouts2 open open open fle[4].out[1]-&gt;clbouts2 open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[1771]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[35]-&gt;crossbar fle[6].out[1]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1771]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1771]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1771]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1771]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 2 0 1 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1771]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1731]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[8]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1731]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1731]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1731]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 5 4 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1731]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6820]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[13]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6820]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6820]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6820]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 5 2 0 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6820]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n_n852" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[17]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n852" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1390]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1390]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1390]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 1 0 3 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1390]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="n_n852" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n852" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n852" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 open open 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n852</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1385]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar fle[9].out[1]-&gt;crossbar clb.I[11]-&gt;crossbar fle[8].out[1]-&gt;crossbar fle[2].out[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1385]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1385]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1385]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1385]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 3 1 2 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1385]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[359]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]-&gt;crossbar open clb.I[5]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[18]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[359]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[359]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[359]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[359]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 open 2 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[359]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[1394]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1394]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1394]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 open 2 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1394]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6549]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I[25]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[21]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6549]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6550]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6550]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6550]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 2 0 1 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6550]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[6549]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6549]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6549]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 1 0 open 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6549]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1727]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar clb.I[30]-&gt;crossbar fle[3].out[1]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[27]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1727]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1727]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1727]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 0 3 2 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1727]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1388]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[37]-&gt;crossbar fle[5].out[1]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1388]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1388]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1388]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1388]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 2 0 3 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1388]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1389]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[0]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[19]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1389]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1389]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1389]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1389]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 0 3 4 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1389]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="[6572]" instance="clb[46]" mode="default">
		<inputs>
			<port name="I">i_9_ [6609] i_4_ open open [284] i_1_ i_5_ open [483] i_10_ open [307] open open [1677] i_8_ i_11_ open open [6610] i_0_ i_13_ open open open open [6612] i_3_ i_6_ open open [6607] i_12_ open [391] open [1678] i_7_ i_2_</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 open open open open open open fle[0].out[1]-&gt;clbouts2 open open open open open open open open fle[9].out[1]-&gt;clbouts2</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[6807]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6807]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[341]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[341]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[341]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 1 open 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[341]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[6807]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6807]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6807]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 open 1 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6807]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[375]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[33]-&gt;crossbar open open clb.I[7]-&gt;crossbar clb.I[29]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[375]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[375]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[375]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[375]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 open open 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[375]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6813]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[12]-&gt;crossbar fle[6].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6813]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6813]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6813]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 1 2 3 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6813]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6574]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[28]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[2]-&gt;crossbar fle[1].out[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6574]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6574]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6574]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 2 3 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6574]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1672]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[38]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[32]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1672]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1672]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1672]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1672]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 2 3 1 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1672]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6615]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I[27]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[20]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6615]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6615]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6615]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6615]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 3 1 0 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6615]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[6808]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[17]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[33]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6808]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6808]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6808]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 2 3 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6808]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6572]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[29]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6572]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6572]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6572]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 1 5 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6572]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1674]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[39]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1674]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1674]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1674]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 5 4 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1674]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n_n1240" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[0]-&gt;crossbar fle[4].out[1]-&gt;crossbar clb.I[5]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[9]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n1240" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n_n1240" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n1240" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n1240" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 2 0 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n1240</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="[43]" instance="clb[47]" mode="default">
		<inputs>
			<port name="I">open i_3_ open i_0_ i_9_ i_7_ open [1710] i_13_ open open open open [6587] i_10_ i_6_ i_2_ [765] open open open i_5_ open i_8_ open [7058] i_11_ [7057] open open open i_1_ open open open open open n_n658 open [467]</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 open fle[3].out[0]-&gt;clbouts1 open open open fle[7].out[0]-&gt;clbouts1 open fle[9].out[0]-&gt;clbouts1 open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[6600]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[5]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6600]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6598]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6598]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6598]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
								<port_rotation_map name="in">0 2 1 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6598]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[6600]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6600]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6600]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 open open 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6600]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="n_n653" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[23]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n653" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n773" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n773" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n773" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 open open 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n773</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="n_n653" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n653" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n653" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
								<port_rotation_map name="in">1 2 0 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n653</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6601]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[3]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6601]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6601]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6601]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6601]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 3 2 0 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6601]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[7061]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[25]-&gt;crossbar fle[1].out[1]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[17]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7061]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7061]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[7061]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 5 2 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[7061]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6599]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6599]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6599]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6599]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 4 2 3 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6599]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[469]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[15]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[469]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[469]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[469]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 3 4 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[469]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6603]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[4].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[1].out[1]-&gt;crossbar fle[0].out[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6603]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6603]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6603]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 3 5 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6603]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[43]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[16]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[43]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[43]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[43]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 0 4 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[43]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1692]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar open clb.I[5]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[23]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1692]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1692]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1692]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1692]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 open 1 3 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1692]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6606]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[13]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6606]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6606]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6606]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 3 0 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6606]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="[529]" instance="clb[48]" mode="default">
		<inputs>
			<port name="I">open open n_n787 [973] i_9_ i_8_ i_0_ [413] open [117] i_13_ open i_1_ open i_10_ [975] open open open i_3_ open open open [294] open i_5_ open open open i_7_ open open i_12_ i_6_ open i_11_ [974] i_2_ i_4_ open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 open open open open fle[7].out[0]-&gt;clbouts1 open open open open open fle[3].out[1]-&gt;clbouts2 open open open open fle[8].out[1]-&gt;clbouts2 open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[955]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[25]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[955]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[955]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[955]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[955]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 3 0 4 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[955]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7085]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[38]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[5]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7085]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[49]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[49]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[49]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 0 4 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[49]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[7085]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7085]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7085]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">2 0 open 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7085]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7107]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[4].out[1]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[2]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[9].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7107]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7107]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[7107]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 2 3 1 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[7107]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[947]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[6]-&gt;crossbar fle[1].out[1]-&gt;crossbar clb.I[7]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[947]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[947]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[947]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[947]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 3 0 4 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[947]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7104]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I[33]-&gt;crossbar clb.I[25]-&gt;crossbar open clb.I[12]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7104]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[7104]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7104]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7104]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 1 0 open 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7104]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[921]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[32]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[921]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[921]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[921]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 1 4 0 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[921]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[535]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[25]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[535]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[535]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[535]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 5 3 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[535]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[529]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[32]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[35]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[529]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[529]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[529]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 2 5 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[529]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[7073]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[36]-&gt;crossbar fle[9].out[0]-&gt;crossbar open clb.I[15]-&gt;crossbar clb.I[3]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7073]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[7073]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7073]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7073]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 0 open 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7073]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[378]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[14]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[378]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[378]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[378]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 5 1 4 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[378]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="[355]" instance="clb[49]" mode="default">
		<inputs>
			<port name="I">open open i_10_ open [6987] open [6989] open i_13_ [1121] i_0_ [1132] [6990] open open i_5_ open open i_8_ i_11_ i_4_ i_6_ open i_9_ open open open i_2_ open open i_7_ open open open open open i_12_ open open i_3_</port>
		</inputs>
		<outputs>
			<port name="O">open open open fle[3].out[0]-&gt;clbouts1 open open open open fle[8].out[0]-&gt;clbouts1 open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[7193]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[23]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7193]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[7193]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7193]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7193]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 2 4 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7193]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[36]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[15]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[36]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[366]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[366]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[366]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">open 2 1 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[366]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[36]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[36]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[36]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open open</port>
								<port_rotation_map name="in">0 1 open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[36]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6981]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[1]-&gt;crossbar fle[4].out[0]-&gt;crossbar fle[4].out[1]-&gt;crossbar fle[7].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6981]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6981]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6981]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6981]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 2 4 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6981]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[7196]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar fle[1].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[1].out[1]-&gt;crossbar fle[0].out[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7196]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7196]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[7196]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 1 4 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[7196]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1135]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[30]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1135]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1133]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1133]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1133]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 open 2 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1133]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[1135]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1135]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1135]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 2 1 open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1135]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1131]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[19]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1131]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1131]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1131]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1131]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 3 1 2 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1131]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[717]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[36]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[717]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[717]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[717]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 4 0 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[717]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[355]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[23]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[355]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[355]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[355]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 2 4 5 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[355]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n_n1184" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[12]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[9]-&gt;crossbar fle[2].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n1184" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n1184" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n_n1184" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 4 3 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n_n1184</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1134]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[18]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[2]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1134]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1134]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1134]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1134]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 4 3 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1134]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="[71]" instance="clb[50]" mode="default">
		<inputs>
			<port name="I">open open open open i_11_ [7073] open n_n275 open [1074] [7055] [7072] [7054] open i_12_ open i_6_ i_7_ i_9_ [1083] i_3_ n_n907 [7063] [382] open open [7008] i_8_ open [1063] open i_5_ i_0_ [979] open i_1_ open open i_10_ i_2_</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 open open fle[4].out[0]-&gt;clbouts1 open open fle[7].out[0]-&gt;clbouts1 open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[7013]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[38]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[16]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7013]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1067]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1067]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1067]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 3 open 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1067]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[7013]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7013]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7013]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">open 2 1 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7013]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[310]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[31]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[27]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[310]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[310]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[310]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 0 3 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[310]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[646]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[16]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[32]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[646]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[646]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[646]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[646]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 2 open 1 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[646]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[324]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[324]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[324]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">open 2 0 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[324]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="n_n910" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[2].out[1]-&gt;crossbar clb.I[4]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[23]-&gt;crossbar fle[6].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n910" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n910" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n_n910" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 2 5 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n_n910</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="o_3_" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[12]-&gt;crossbar fle[9].out[1]-&gt;crossbar clb.I[10]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="o_3_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="o_3_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="o_3_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 4 2 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">o_3_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[972]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[33]-&gt;crossbar open fle[8].out[1]-&gt;crossbar clb.I[18]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[972]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[972]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[972]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[972]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">1 open 2 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[972]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[645]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[9]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[645]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[645]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[645]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 5 4 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[645]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[71]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[18]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[39]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[71]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[71]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[71]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 3 4 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[71]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[980]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[31]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[4]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[980]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[980]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[980]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[980]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 1 4 2 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[980]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7076]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[0]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[11]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7076]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[7076]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7076]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7076]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 1 2 4 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7076]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="[76]" instance="clb[51]" mode="default">
		<inputs>
			<port name="I">i_8_ open i_5_ open i_7_ i_6_ i_0_ [6679] i_9_ i_11_ open [108] open open open i_1_ [406] i_12_ i_3_ [110] [398] i_4_ open open open i_10_ [1052] open [1046] [1057] i_2_ [1054] [401] [1033] open [1056] [1048] [7031] i_13_ [403]</port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]-&gt;clbouts1 open fle[4].out[0]-&gt;clbouts1 open fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 open open open open fle[2].out[1]-&gt;clbouts2 open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[7032]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[21]-&gt;crossbar fle[2].out[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7032]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[7032]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7032]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7032]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 3 2 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7032]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7026]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[35]-&gt;crossbar clb.I[32]-&gt;crossbar open clb.I[29]-&gt;crossbar clb.I[16]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7026]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[7026]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7026]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7026]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 0 open 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7026]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[399]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[18]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[30]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[399]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[399]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[399]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[399]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 4 0 1 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[399]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[6672]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6672]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6672]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 3 open 0 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6672]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7038]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar open fle[7].out[0]-&gt;crossbar clb.I[39]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7038]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[7038]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7038]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7038]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">1 open 0 2 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7038]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7160]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[9]-&gt;crossbar fle[2].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7160]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7160]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[7160]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 0 5 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[7160]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1055]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1055]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1055]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1055]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 5 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1055]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n_n907" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar fle[3].out[1]-&gt;crossbar fle[9].out[1]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[33]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n907" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n907" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n_n907" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 2 4 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n_n907</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[76]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[76]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[76]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[76]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 4 5 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[76]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1058]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1058]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1058]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1058]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 3 1 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1058]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[7027]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[19]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[20]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[31]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7027]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[7027]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7027]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7027]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 3 1 4 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7027]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="[686]" instance="clb[52]" mode="default">
		<inputs>
			<port name="I">open open open i_9_ i_11_ open open open i_6_ open [7305] i_2_ open i_1_ i_12_ open open open open open i_0_ open i_4_ open i_5_ i_3_ open open i_10_ i_8_ open open n_n752 open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open fle[3].out[0]-&gt;clbouts1 open open open open open open open open open open fle[4].out[1]-&gt;clbouts2 open open open fle[8].out[1]-&gt;clbouts2 open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[685]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[13]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[685]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[685]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[685]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 0 4 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[685]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[18]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[29]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[3]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[18]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7188]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7188]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7188]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 2 1 3 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7188]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[18]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[18]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[18]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 open open open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[18]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="n_n818" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[28]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[20]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n818" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n818" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n818" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n818" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open open 0 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n818</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[7304]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open open lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7304]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7304]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 1 open open 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7304]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7192]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar fle[6].out[1]-&gt;crossbar fle[1].out[1]-&gt;crossbar fle[1].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7192]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7192]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[7192]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 5 0 4 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[7192]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[214]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[32]-&gt;crossbar fle[9].out[1]-&gt;crossbar clb.I[22]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[214]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[214]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[214]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[214]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 3 2 4 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[214]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[304]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[4]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[304]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[304]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[304]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[304]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">2 0 1 3 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[304]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[7189]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[20]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7189]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[7189]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7189]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7189]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 3 0 2 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7189]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[686]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[14]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[686]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[686]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[686]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 3 2 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[686]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[90]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[29]-&gt;crossbar fle[2].out[1]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[90]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[90]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[90]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[90]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 2 4 0 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[90]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7226]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar open clb.I[14]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[24]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7226]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[7226]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7226]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7226]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 open 1 3 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7226]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="[708]" instance="clb[53]" mode="default">
		<inputs>
			<port name="I">open open i_11_ open open open i_4_ open i_7_ open [10] open open i_2_ open open open open i_3_ open open open i_10_ open open i_6_ i_1_ i_0_ open i_8_ open open open i_5_ open open i_12_ i_9_ [296] open</port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 open fle[7].out[0]-&gt;clbouts1 open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[7201]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[33]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7201]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[7201]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7201]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7201]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 3 0 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7201]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7200]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[6]-&gt;crossbar open clb.I[27]-&gt;crossbar clb.I[18]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7200]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[7200]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7200]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7200]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 2 open 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7200]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7187]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[38]-&gt;crossbar fle[4].out[1]-&gt;crossbar clb.I[36]-&gt;crossbar fle[9].out[1]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7187]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7187]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[7187]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 5 1 4 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[7187]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[7204]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[1]-&gt;crossbar fle[1].out[1]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7204]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7204]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[7204]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 5 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[7204]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[7181]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[29]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[2]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7181]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[688]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[688]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[688]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 3 2 0 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[688]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[7181]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7181]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7181]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">1 3 2 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7181]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[778]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[13]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[29]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[778]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[778]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[778]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 1 2 5 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[778]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[731]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[2]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[731]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[731]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[731]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[731]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 1 3 2 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[731]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[708]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[18]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[37]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[708]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[708]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[708]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 3 4 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[708]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[781]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[781]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[781]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[781]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 2 0 1 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[781]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[7180]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[33]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7180]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[7180]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7180]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7180]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 3 0 4 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7180]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="[721]" instance="clb[54]" mode="default">
		<inputs>
			<port name="I">open i_0_ i_4_ open open open open open i_2_ open i_1_ i_6_ open [35] i_12_ i_7_ open i_8_ open i_10_ i_11_ open i_3_ open open open open [272] open open open open open open open open i_5_ open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open fle[3].out[0]-&gt;clbouts1 open open open fle[7].out[0]-&gt;clbouts1 open open open open open open fle[4].out[1]-&gt;clbouts2 open open open fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[851]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[36]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[8]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[851]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[851]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[851]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 2 3 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[851]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[852]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[17]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[852]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[852]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[852]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 2 5 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[852]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[849]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[36]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[849]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[849]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[849]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 5 2 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[849]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[855]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[22]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[855]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n840" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n840" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n840" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
								<port_rotation_map name="in">0 1 2 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n840</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[855]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[855]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[855]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 open 3 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[855]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6805]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[5].out[0]-&gt;crossbar clb.I[27]-&gt;crossbar fle[8].out[1]-&gt;crossbar fle[3].out[0]-&gt;crossbar fle[9].out[1]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6805]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[6805]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6805]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6805]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 0 3 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6805]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6795]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[36]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[19]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6795]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6795]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6795]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 2 4 5 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6795]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[7145]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[15]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7145]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7145]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[7145]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 4 1 5 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[7145]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[721]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar fle[3].out[1]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[721]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[721]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[721]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 5 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[721]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6573]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar clb.I[20]-&gt;crossbar open clb.I[2]-&gt;crossbar clb.I[22]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6573]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[6573]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6573]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6573]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 3 open 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6573]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[364]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[19]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[364]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[364]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[364]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[364]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">3 1 2 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[364]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="[737]" instance="clb[55]" mode="default">
		<inputs>
			<port name="I">i_7_ n_n791 i_1_ i_5_ open open i_12_ i_9_ i_10_ open open open open [17] n_n672 i_2_ [1511] i_13_ i_0_ i_11_ i_3_ open open [370] open open [303] i_8_ [1522] i_6_ open open [6732] open [1523] open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 open fle[3].out[0]-&gt;clbouts1 open fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 open open open open open open open open open open fle[9].out[1]-&gt;clbouts2</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[6854]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[17]-&gt;crossbar open clb.I[29]-&gt;crossbar clb.I[19]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6854]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[6854]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6854]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6854]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 2 open 1 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6854]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6853]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[8]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6853]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n792" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n792" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n792" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 open open 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n792</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[6853]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6853]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6853]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">open 2 1 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6853]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[470]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[470]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[470]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[470]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 0 4 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[470]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[7220]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[29]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7220]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7220]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[7220]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 3 5 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[7220]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6737]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar clb.I[1]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[13]-&gt;crossbar fle[9].out[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6737]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6737]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6737]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 5 3 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6737]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n_n1261" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[28]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[34]-&gt;crossbar fle[1].out[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n1261" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n1261" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n1261" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n1261" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 4 1 3 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n1261</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[6858]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[23]-&gt;crossbar fle[1].out[1]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[14]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6858]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6858]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6858]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 3 2 4 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6858]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[737]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[19]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[737]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[737]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[737]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 3 1 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[737]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6734]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[19]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[17]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6734]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6734]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6734]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 4 0 2 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6734]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6733]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[29]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[8]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6733]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[6733]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6733]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6733]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 2 1 3 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6733]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="[749]" instance="clb[56]" mode="default">
		<inputs>
			<port name="I">open open i_10_ open i_11_ open i_5_ open open open open open open i_1_ open i_9_ i_12_ open i_8_ open open i_6_ i_2_ i_7_ open open open open open open i_3_ open open open open open open open i_0_ open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open fle[4].out[0]-&gt;clbouts1 open fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 open open open open open fle[3].out[1]-&gt;clbouts2 open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[7284]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[21]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7284]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[7284]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7284]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7284]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 0 3 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7284]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7285]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[2]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7285]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[7285]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7285]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7285]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 0 4 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7285]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[597]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[23]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[597]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[597]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[597]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[597]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 4 0 3 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[597]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[7301]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[2]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7301]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[7301]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7301]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7301]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 2 3 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7301]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7290]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[5].out[0]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[2]-&gt;crossbar fle[9].out[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7290]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7290]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[7290]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 2 1 0 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[7290]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[7282]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">open open clb.I[6]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[18]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7282]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7282]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7282]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7282]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open open 2 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7282]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[7291]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[1].out[1]-&gt;crossbar clb.I[16]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7291]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7291]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[7291]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 5 1 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[7291]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[749]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[38]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[749]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[749]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[749]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 3 4 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[749]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[7281]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[16]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[38]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7281]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[7281]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7281]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7281]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 0 2 3 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7281]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7283]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[38]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[13]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7283]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[7283]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7283]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7283]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 1 0 3 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7283]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="[390]" instance="clb[57]" mode="default">
		<inputs>
			<port name="I">open open i_0_ i_2_ open open n_n840 i_10_ open i_1_ open open i_3_ open i_5_ n_n651 open i_11_ open open i_9_ i_4_ i_7_ [551] open i_12_ n_n843 i_13_ open open i_6_ open open open i_8_ open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]-&gt;clbouts1 open open fle[5].out[0]-&gt;clbouts1 open fle[7].out[0]-&gt;clbouts1 open open open open open open fle[4].out[1]-&gt;clbouts2 open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[6801]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6801]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6801]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6801]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 5 3 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6801]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6800]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[30]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6800]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[6800]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6800]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6800]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 4 1 2 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6800]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1412]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[6]-&gt;crossbar fle[4].out[1]-&gt;crossbar fle[9].out[0]-&gt;crossbar fle[3].out[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1412]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1412]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1412]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 2 4 3 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1412]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6804]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar fle[1].out[1]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6804]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[6804]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6804]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6804]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">2 1 3 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6804]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6803]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar open clb.I[14]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[12]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6803]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[6803]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6803]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6803]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 open 0 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6803]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1555]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[15]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1555]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1555]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1555]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1555]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 4 1 0 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1555]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[6802]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[30]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[25]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6802]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6802]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6802]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 0 4 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6802]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[390]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[27]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[390]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[390]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[390]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 5 3 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[390]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6700]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[34]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[7]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6700]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[6700]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6700]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6700]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 4 3 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6700]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1421]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[14]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1421]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1421]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1421]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 2 1 5 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1421]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="[462]" instance="clb[58]" mode="default">
		<inputs>
			<port name="I">i_4_ n_n756 open [284] [391] open open open open i_1_ n_n665 i_2_ [294] i_8_ open i_10_ open open open open i_3_ open open open open i_0_ open i_7_ open open open i_13_ open i_5_ i_12_ open open i_6_ open i_11_</port>
		</inputs>
		<outputs>
			<port name="O">open open open fle[3].out[0]-&gt;clbouts1 open open fle[6].out[0]-&gt;clbouts1 open open open open open open open open open open open open fle[9].out[1]-&gt;clbouts2</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n_n597" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[15]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n597" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6588]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6588]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6588]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">2 3 1 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6588]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="n_n597" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n597" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n597" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">2 open 1 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n597</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[461]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[11]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[461]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[461]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[461]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 2 0 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[461]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6590]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[11]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6590]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6590]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6590]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 3 2 1 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6590]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1710]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[15]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[13]-&gt;crossbar fle[1].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1710]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1710]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1710]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 4 1 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1710]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1702]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[39]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1702]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1702]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1702]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 0 4 3 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1702]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[464]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[34]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[464]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[464]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[464]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 2 0 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[464]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6593]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[4].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[10]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6593]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6593]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6593]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 3 1 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6593]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[462]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[33]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[462]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[462]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[462]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 1 5 2 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[462]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[501]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[33]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[501]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[501]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[501]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 2 3 1 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[501]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6626]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[1]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[12]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6626]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[6626]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6626]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6626]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 1 4 0 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6626]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="[509]" instance="clb[59]" mode="default">
		<inputs>
			<port name="I">open open [484] i_13_ open i_4_ i_0_ [277] i_3_ open i_2_ [301] i_7_ open open [284] open i_12_ i_6_ open open i_10_ open open i_5_ open i_8_ [409] i_1_ open open i_9_ open open open [6613] open open open i_11_</port>
		</inputs>
		<outputs>
			<port name="O">open open open fle[3].out[0]-&gt;clbouts1 open open open fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 open open open open open fle[4].out[1]-&gt;clbouts2 open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[6864]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[26]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6864]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n748" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n748" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n748" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open open 2 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n748</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[6864]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6864]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6864]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 3 2 open 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6864]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6863]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[18]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6863]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n746" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open open lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n746" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n746" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 0 open open 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n746</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[6863]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6863]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6863]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open open 1 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6863]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6862]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[21]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6862]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6862]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6862]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6862]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 3 2 4 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6862]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[6867]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar fle[6].out[1]-&gt;crossbar fle[1].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[11]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6867]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6867]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6867]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 2 0 3 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6867]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[7148]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[11]-&gt;crossbar fle[9].out[0]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7148]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[7148]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7148]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7148]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">1 2 0 3 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7148]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7142]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[12]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7142]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7142]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7142]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7142]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 4 0 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7142]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[346]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[31]-&gt;crossbar clb.I[5]-&gt;crossbar open clb.I[8]-&gt;crossbar clb.I[10]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[346]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[346]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[346]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[346]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 2 open 1 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[346]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[509]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[28]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[8]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[509]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[509]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[509]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 0 5 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[509]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[483]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[24]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[483]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[483]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[483]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 0 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[483]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[7143]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7143]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7143]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[7143]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 1 2 3 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[7143]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="[569]" instance="clb[60]" mode="default">
		<inputs>
			<port name="I">i_9_ open open open i_1_ open open open i_2_ i_8_ n_n550 open i_6_ open i_4_ open open open open open i_5_ i_11_ n_n838 open i_12_ open open open i_7_ open i_13_ open open open i_10_ open i_0_ open i_3_ open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[961]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[4].out[1]-&gt;crossbar fle[9].out[1]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[20]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[961]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[961]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[961]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 5 2 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[961]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6708]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar open clb.I[28]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[34]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6708]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[6708]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6708]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6708]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 open 1 3 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6708]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7128]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[38]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[30]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7128]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7128]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[7128]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 5 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[7128]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1535]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[34]-&gt;crossbar clb.I[10]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[21]-&gt;crossbar fle[1].out[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1535]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1535]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1535]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 5 3 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1535]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[967]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[9]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[967]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[967]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[967]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[967]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 2 3 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[967]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[965]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[34]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[30]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[965]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[965]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[965]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[965]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 1 2 4 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[965]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[6709]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[38]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6709]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6709]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6709]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 4 2 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6709]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[569]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[12]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[9]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[569]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[569]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[569]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 4 5 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[569]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[966]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[38]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[24]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[966]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[966]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[966]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 0 2 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[966]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[963]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[20]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[963]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[963]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[963]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[963]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 1 0 4 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[963]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="[610]" instance="clb[61]" mode="default">
		<inputs>
			<port name="I">n_n822 open i_0_ open n_n849 i_3_ i_5_ open i_12_ i_1_ open [359] open open i_2_ open open open i_9_ i_6_ open i_11_ open i_7_ open open open i_8_ open open i_4_ open i_10_ open open open open n_n853 i_13_ open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 open open open open open open open open open open fle[4].out[1]-&gt;clbouts2 open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[7303]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar open clb.I[8]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[32]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7303]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[7303]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7303]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7303]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 open 3 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7303]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7307]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[11]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[27]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7307]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7307]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[7307]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 2 3 4 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[7307]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[287]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[23]-&gt;crossbar open clb.I[9]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[287]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[287]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[287]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[287]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 1 0 open 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[287]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[1451]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1451]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1451]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1451]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 4 0 2 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1451]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6962]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]-&gt;crossbar fle[8].out[1]-&gt;crossbar fle[9].out[1]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6962]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[6962]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6962]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6962]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 2 3 4 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6962]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6958]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[38]-&gt;crossbar open clb.I[14]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[27]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6958]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6958]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6958]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6958]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 open 3 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6958]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[609]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[609]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[609]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[609]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 1 3 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[609]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[610]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[9]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[610]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[610]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[610]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 4 5 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[610]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[600]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[18]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[600]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[600]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[600]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[600]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 3 4 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[600]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1170]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[5]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1170]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1170]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1170]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1170]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 1 3 0 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1170]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="[710]" instance="clb[62]" mode="default">
		<inputs>
			<port name="I">open open open i_3_ open i_2_ i_7_ open open i_5_ [6696] open open i_9_ [6697] open open open [549] i_0_ open open open i_10_ i_12_ i_4_ open n_n651 i_11_ n_n835 open i_1_ open [302] open open open open i_6_ open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 open open fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 open fle[0].out[1]-&gt;clbouts2 open fle[2].out[1]-&gt;clbouts2 open fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[730]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[9]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[730]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[730]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[730]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[730]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 4 3 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[730]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[250]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[250]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[250]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[250]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 2 0 3 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[250]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[272]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[25]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[272]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[272]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[272]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[272]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 open 0 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[272]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[1084]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1084]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1084]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 4 0 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1084]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[252]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[28]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[19]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[252]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[252]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[252]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 1 4 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[252]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6814]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar clb.I[33]-&gt;crossbar fle[9].out[1]-&gt;crossbar clb.I[29]-&gt;crossbar fle[5].out[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6814]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[6814]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6814]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6814]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 3 2 0 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6814]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6810]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[38]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6810]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6810]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6810]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6810]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 4 1 2 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6810]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="n_n656" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n656" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n656" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">open 2 0 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n656</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[251]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[251]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[251]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[251]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 1 5 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[251]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[710]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[13]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[710]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[710]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[710]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 1 2 5 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[710]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6702]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[27]-&gt;crossbar fle[5].out[1]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[29]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6702]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6702]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6702]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 3 2 1 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6702]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[46]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[28]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[24]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[46]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[46]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[46]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[46]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 1 0 2 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[46]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="[715]" instance="clb[63]" mode="default">
		<inputs>
			<port name="I">[735] open open i_13_ open open open i_7_ i_4_ i_0_ open i_1_ i_10_ i_12_ i_6_ i_9_ open [394] [7172] open [24] i_11_ open [17] n_n719 i_3_ open open open open open i_5_ open i_8_ open i_2_ open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 open open fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 open fle[9].out[0]-&gt;clbouts1 open open open open fle[4].out[1]-&gt;clbouts2 open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[6720]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6720]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6720]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6720]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 0 1 5 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6720]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6724]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[35]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6724]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[6724]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6724]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6724]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 1 2 0 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6724]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6726]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[4].out[1]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[8]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[31]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6726]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6726]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6726]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 2 1 5 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6726]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6727]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6727]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6727]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6727]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 0 4 2 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6727]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6718]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[35]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[12]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6718]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[6718]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6718]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6718]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 2 1 4 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6718]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7175]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[31]-&gt;crossbar open clb.I[11]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7175]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7175]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7175]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7175]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 3 0 open 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7175]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[1085]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[11]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1085]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1085]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1085]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 0 3 2 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1085]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[715]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[33]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[715]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[715]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[715]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 4 5 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[715]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[7174]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[25]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7174]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[7174]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7174]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7174]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 0 4 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7174]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7177]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7177]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7177]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[7177]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 1 3 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[7177]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="[743]" instance="clb[64]" mode="default">
		<inputs>
			<port name="I">open open open open open i_8_ i_0_ open open open open i_11_ open open i_10_ open open i_12_ open open i_2_ i_4_ i_5_ i_1_ i_9_ i_7_ open open open open open open open i_6_ open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 open fle[3].out[0]-&gt;clbouts1 open fle[5].out[0]-&gt;clbouts1 open open open open open open fle[2].out[1]-&gt;clbouts2 open open open open open open fle[9].out[1]-&gt;clbouts2</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[7235]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[17]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[22]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7235]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n176" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n176" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n176" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 2 open 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n176</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[7235]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7235]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7235]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 1 3 open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7235]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7240]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar fle[4].out[1]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[24]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7240]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7240]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[7240]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 5 3 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[7240]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[7238]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[5]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7238]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7238]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7238]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7238]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 4 2 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7238]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[211]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[211]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[211]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 4 2 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[211]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[201]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[25]-&gt;crossbar fle[6].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[201]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[201]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[201]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 2 3 0 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[201]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[7236]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[5]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7236]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[7236]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7236]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7236]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 3 0 4 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7236]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[256]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar fle[9].out[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[21]-&gt;crossbar fle[8].out[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[256]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[256]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[256]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[256]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 3 2 0 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[256]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[206]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[11]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[206]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[206]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[206]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 0 3 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[206]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[743]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[22]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[743]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[743]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[743]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 1 0 5 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[743]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[261]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[17]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[22]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[261]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[261]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[261]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 3 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[261]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[7237]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[6]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7237]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[719]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[719]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[719]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 2 1 open 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[719]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[7237]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7237]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7237]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">0 2 open 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7237]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="[132]" instance="clb[65]" mode="default">
		<inputs>
			<port name="I">open open open open [175] i_2_ i_9_ [193] open i_5_ i_6_ open [192] i_11_ [177] open open open open n_n656 i_1_ open open i_7_ i_12_ i_3_ open open open open open open open open i_10_ i_8_ [7252] open i_0_ open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 open fle[3].out[0]-&gt;clbouts1 open fle[5].out[0]-&gt;clbouts1 open fle[7].out[0]-&gt;clbouts1 open fle[9].out[0]-&gt;clbouts1 open open fle[2].out[1]-&gt;clbouts2 open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n_n358" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[38]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[23]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n358" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[123]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[123]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[123]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 1 2 open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[123]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="n_n358" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n358" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n358" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 2 open 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n358</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7289]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar clb.I[6]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[13]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[34]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7289]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7289]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[7289]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 4 2 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[7289]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[7286]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[38]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7286]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7286]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7286]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7286]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 1 open 0 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7286]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[271]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[271]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[271]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open open 0 open 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[271]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7287]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[10]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7287]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[338]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[338]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[338]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">1 3 0 2 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[338]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[7287]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7287]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7287]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 open 0 3 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7287]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7256]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[4]-&gt;crossbar fle[9].out[1]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7256]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[7256]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7256]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7256]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 1 0 3 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7256]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7263]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[7]-&gt;crossbar fle[4].out[1]-&gt;crossbar clb.I[12]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7263]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7263]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7263]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7263]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 3 2 4 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7263]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[135]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[34]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[38]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[135]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[135]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[135]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 1 3 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[135]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[132]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar fle[3].out[1]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[38]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[132]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[132]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[132]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 1 2 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[132]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[559]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[5]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[559]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[559]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[559]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[559]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 2 0 3 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[559]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7254]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[5]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7254]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n671" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n671" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n671" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open open 0 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n671</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[7254]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open open lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7254]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7254]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 1 open open 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7254]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="[146]" instance="clb[66]" mode="default">
		<inputs>
			<port name="I">i_0_ open [701] open open open [143] open open open i_5_ open [7265] open i_1_ i_7_ open open i_2_ open open open i_12_ i_13_ i_10_ i_9_ i_8_ i_3_ i_6_ open i_11_ open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 open open open open fle[8].out[0]-&gt;clbouts1 open open open open open fle[4].out[1]-&gt;clbouts2 open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[704]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[28]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[704]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[704]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[704]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[704]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">3 0 2 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[704]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="n_n197" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[22]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n197" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7274]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7274]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7274]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 4 1 2 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7274]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="n_n197" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n197" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n197" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open open</port>
								<port_rotation_map name="in">0 1 open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n197</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7298]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[23]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7298]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7298]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7298]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7298]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 2 4 0 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7298]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[7279]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[6].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar fle[7].out[0]-&gt;crossbar clb.I[6]-&gt;crossbar fle[0].out[1]-&gt;crossbar fle[1].out[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7279]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7279]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[7279]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 3 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[7279]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[7278]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar fle[9].out[1]-&gt;crossbar clb.I[25]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[30]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7278]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[7278]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7278]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7278]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 4 0 3 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7278]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[702]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[28]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[22]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[702]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[702]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[702]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[702]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 3 0 4 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[702]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[7266]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7266]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7266]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 2 0 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7266]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[147]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[27]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[147]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[147]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[147]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 1 3 5 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[147]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[146]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[10]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[146]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[146]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[146]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 4 1 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[146]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[7270]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[18]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[12]-&gt;crossbar fle[5].out[1]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[25]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7270]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7270]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[7270]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 4 5 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[7270]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[7276]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7276]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[7276]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7276]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7276]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 3 1 2 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7276]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="[177]" instance="clb[67]" mode="default">
		<inputs>
			<port name="I">i_0_ open i_8_ open n_n671 open open open i_1_ open i_5_ open i_9_ open i_3_ open n_n598 open open open i_2_ open i_7_ i_12_ i_10_ open open open i_6_ open i_11_ open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 open open open open open fle[7].out[0]-&gt;clbouts1 open open open open open open fle[4].out[1]-&gt;clbouts2 open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[7247]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[14]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7247]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7246]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7246]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7246]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">1 3 0 2 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7246]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[7247]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7247]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7247]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 2 open 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7247]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7252]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar clb.I[16]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[12]-&gt;crossbar fle[0].out[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7252]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7252]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[7252]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 2 3 1 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[7252]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[7248]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[22]-&gt;crossbar open clb.I[30]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7248]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7248]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7248]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7248]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 0 1 open 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7248]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[562]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[24]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[562]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n415" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n415" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n415" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 2 open 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n415</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[562]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[562]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[562]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 3 2 open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[562]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1076]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[30]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[9].out[1]-&gt;crossbar fle[8].out[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1076]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1076]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1076]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1076]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 0 2 4 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1076]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[644]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[12]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[28]-&gt;crossbar open clb.I[24]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[644]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[644]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[644]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[644]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 2 3 open 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[644]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[183]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[28]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[183]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[183]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[183]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 4 0 3 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[183]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[177]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[3].out[1]-&gt;crossbar clb.I[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[20]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[177]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[177]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[177]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 5 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[177]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1080]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[20]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1080]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1080]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1080]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 3 1 2 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1080]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1082]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[28]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[8]-&gt;crossbar open open open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1082]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1082]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1082]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1082]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
								<port_rotation_map name="in">0 2 1 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1082]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="[221]" instance="clb[68]" mode="default">
		<inputs>
			<port name="I">open open open open open i_10_ open open [271] open i_7_ i_5_ i_12_ open i_0_ i_9_ open open open i_8_ open open i_6_ open i_4_ i_3_ open open open open open open open open open i_2_ open i_1_ open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[679]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[35]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[679]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[679]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[679]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[679]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 1 2 0 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[679]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[680]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[15]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[680]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[680]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[680]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[680]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">2 3 1 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[680]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7035]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[35]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7035]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7035]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[7035]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 1 3 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[7035]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n_n683" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[37]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n683" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1088]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1088]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1088]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 2 1 4 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1088]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="n_n683" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n683" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n683" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open open 0 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n683</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1057]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[35]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[22]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1057]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1057]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1057]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 1 5 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1057]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1054]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[11]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1054]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1054]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1054]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 5 2 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1054]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1033]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar clb.I[12]-&gt;crossbar fle[3].out[1]-&gt;crossbar fle[0].out[1]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[8]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1033]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1033]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1033]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 1 4 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1033]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[221]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[19]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[11]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[221]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[221]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[221]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 4 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[221]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1052]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[22]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1052]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1052]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1052]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 2 1 0 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1052]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1056]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[14]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1056]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1056]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1056]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 2 4 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1056]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="[859]" instance="clb[69]" mode="default">
		<inputs>
			<port name="I">i_6_ i_5_ open open n_n771 open i_12_ i_3_ open i_8_ open open open open i_13_ open open open i_7_ n_n671 open i_2_ open open i_10_ open i_11_ open open open i_0_ open i_4_ open open i_1_ open [37] open open</port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]-&gt;clbouts1 open open fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 open open fle[1].out[1]-&gt;clbouts2 open open fle[4].out[1]-&gt;clbouts2 open open open open fle[9].out[1]-&gt;clbouts2</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[7135]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[9]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7135]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7165]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7165]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7165]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 open 2 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7165]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[7135]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7135]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7135]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 1 3 4 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7135]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[846]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[18]-&gt;crossbar fle[3].out[1]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[14]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[846]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[846]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[846]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[846]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 0 4 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[846]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[813]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[1]-&gt;crossbar fle[0].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[813]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[813]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[813]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 1 3 0 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[813]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[7138]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[1]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7138]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7134]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7134]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7134]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">2 1 3 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7134]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[7138]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7138]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7138]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 1 3 open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7138]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7131]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[35]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7131]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[7131]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7131]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7131]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 1 2 0 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7131]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6732]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6732]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6732]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6732]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6732]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 4 0 1 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6732]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[7137]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[37]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[35]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7137]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7137]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[7137]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 2 0 3 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[7137]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[859]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[7]-&gt;crossbar fle[3].out[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[859]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[859]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[859]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 0 4 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[859]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6684]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[14]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6684]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6684]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6684]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 2 0 1 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6684]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[7163]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7163]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[7163]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7163]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7163]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 0 4 1 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7163]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="[868]" instance="clb[70]" mode="default">
		<inputs>
			<port name="I">i_12_ [1666] open i_5_ i_4_ open i_10_ open open i_3_ open i_1_ [1667] open i_8_ i_2_ open open [503] open open i_7_ open i_0_ i_11_ open open open open open open open open i_13_ open open i_9_ open open i_6_</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open fle[5].out[0]-&gt;clbouts1 open fle[7].out[0]-&gt;clbouts1 open fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 open open open open open fle[6].out[1]-&gt;clbouts2 open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[282]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[33]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[282]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[282]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[282]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[282]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 1 4 0 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[282]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[871]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[39]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[871]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[871]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[871]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 0 5 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[871]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6597]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[33]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6597]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6597]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6597]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 3 5 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6597]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[872]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[14]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[872]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[872]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[872]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 3 0 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[872]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6596]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[9]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6596]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6596]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6596]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 3 4 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6596]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[391]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[21]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[391]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[391]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[391]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 5 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[391]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6604]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[4].out[0]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6604]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[6604]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6604]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6604]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">0 1 3 2 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6604]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[868]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar fle[3].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[868]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[868]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[868]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 0 2 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[868]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1669]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[39]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1669]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1669]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1669]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 3 1 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1669]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1662]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[18]-&gt;crossbar clb.I[21]-&gt;crossbar fle[8].out[0]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[12]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1662]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1662]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1662]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 5 1 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1662]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="[912]" instance="clb[71]" mode="default">
		<inputs>
			<port name="I">open open open i_2_ open open open i_10_ open i_7_ [282] i_6_ open open open i_4_ [273] [266] i_1_ open i_13_ i_8_ i_11_ open i_12_ i_5_ open i_9_ open open open open open i_0_ open i_3_ open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]-&gt;clbouts1 open open fle[5].out[0]-&gt;clbouts1 open fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 open open open open fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[6722]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[22]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6722]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[6722]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6722]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6722]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 1 2 0 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6722]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[420]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[18]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[33]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[420]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[576]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[576]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[576]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">2 3 0 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[576]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[420]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[420]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[420]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 2 open 0 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[420]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[336]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[21]-&gt;crossbar open clb.I[3]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[336]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[336]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[336]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[336]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 0 1 open 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[336]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[6728]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[17]-&gt;crossbar fle[1].out[1]-&gt;crossbar fle[2].out[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6728]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[6728]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6728]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6728]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 0 1 3 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6728]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1425]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[16]-&gt;crossbar fle[1].out[0]-&gt;crossbar fle[6].out[1]-&gt;crossbar clb.I[17]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1425]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1425]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1425]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1425]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 2 4 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1425]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1318]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[16]-&gt;crossbar fle[9].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1318]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1318]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1318]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 2 0 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1318]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[577]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[33]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[18]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[577]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[577]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[577]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[577]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 0 1 3 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[577]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[912]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[25]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[912]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[912]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[912]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 0 3 4 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[912]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[913]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[22]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[913]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[913]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[913]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 5 2 1 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[913]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1323]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[22]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1323]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1323]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1323]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 0 3 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1323]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="[929]" instance="clb[72]" mode="default">
		<inputs>
			<port name="I">open open i_3_ open open open i_7_ i_8_ [6581] i_10_ [6583] i_13_ open open i_0_ open i_4_ open i_6_ i_2_ i_11_ open open i_5_ open open open open open open open open open open i_1_ i_9_ i_12_ open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]-&gt;clbouts1 open open open open fle[7].out[0]-&gt;clbouts1 open open fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 open fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 open fle[6].out[1]-&gt;clbouts2 open open fle[9].out[1]-&gt;clbouts2</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[1361]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[19]-&gt;crossbar open clb.I[16]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1361]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1361]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1361]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1361]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 2 3 open 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1361]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6843]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[18]-&gt;crossbar open open clb.I[20]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6843]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[6843]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open open lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6843]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6843]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 0 open open 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6843]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1360]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[34]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[16]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1360]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1360]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1360]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1360]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 2 1 0 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1360]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[7095]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[34]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7095]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[7095]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7095]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7095]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 0 3 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7095]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1359]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[19]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[34]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1359]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1359]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1359]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1359]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 2 1 0 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1359]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6582]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[34]-&gt;crossbar open clb.I[11]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[19]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6582]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6582]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6582]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6582]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 open 0 3 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6582]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="n_n1574" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[36]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[35]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n1574" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n_n1574" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n1574" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n1574" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 4 2 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n1574</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[929]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[35]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[929]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[929]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[929]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 2 3 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[929]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6580]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[18]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[7]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6580]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[6580]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6580]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6580]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 3 1 0 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6580]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6587]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[6].out[1]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[10]-&gt;crossbar fle[5].out[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6587]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[6587]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6587]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6587]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 1 2 4 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6587]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="[1224]" instance="clb[73]" mode="default">
		<inputs>
			<port name="I">open [1030] i_10_ [1028] [1032] i_4_ open open i_3_ open open open [1026] open open i_2_ open open i_6_ i_7_ open [1029] [407] i_9_ open open i_8_ [105] [1027] open [1031] i_13_ i_11_ n_n764 open open i_12_ i_1_ open open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open fle[2].out[0]-&gt;clbouts1 open fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 open fle[7].out[0]-&gt;clbouts1 open fle[9].out[0]-&gt;clbouts1 open open open fle[3].out[1]-&gt;clbouts2 open open fle[6].out[1]-&gt;clbouts2 open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[1274]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[8]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1274]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1274]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1274]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 2 0 3 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1274]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[475]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[18]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[475]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[475]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[475]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 1 5 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[475]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1262]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[26]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1262]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1262]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1262]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 5 0 4 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1262]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1317]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[31]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[5]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1317]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1317]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1317]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1317]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">0 3 2 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1317]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1259]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[32]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[36]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1259]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1259]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1259]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 2 1 0 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1259]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[7054]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[22]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7054]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7054]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[7054]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 0 5 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[7054]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[473]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[31]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[473]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[473]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[473]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[473]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 4 3 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[473]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1224]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[36]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[18]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1224]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1224]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1224]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 5 0 1 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1224]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1024]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1024]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1024]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1024]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 4 0 2 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1024]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1225]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[36]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1225]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1225]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1225]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 5 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1225]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="[1448]" instance="clb[74]" mode="default">
		<inputs>
			<port name="I">open open [1851] open [1867] i_2_ open open i_11_ open [1861] i_5_ [6484] i_6_ i_1_ n_n2368 open n_n1574 i_10_ open open i_4_ [415] i_7_ [6474] i_0_ open open i_9_ open open i_13_ i_8_ open open open i_12_ [1859] open i_3_</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open fle[5].out[0]-&gt;clbouts1 open fle[7].out[0]-&gt;clbouts1 open open open open open fle[3].out[1]-&gt;clbouts2 open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[6769]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[39]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6769]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6769]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6769]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 0 2 1 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6769]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6768]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[25]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6768]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[6768]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6768]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6768]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 0 1 2 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6768]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="n_n860" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[9].out[1]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[4]-&gt;crossbar fle[4].out[1]-&gt;crossbar clb.I[24]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n860" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n860" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n860" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n860" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 0 1 3 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n860</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[6773]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar fle[0].out[0]-&gt;crossbar open fle[1].out[1]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6773]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[6773]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6773]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6773]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">0 2 open 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6773]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1870]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[28]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[36]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1870]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1870]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1870]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1870]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 3 1 2 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1870]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="o_1_" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[12]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[21]-&gt;crossbar fle[6].out[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="o_1_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="o_1_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="o_1_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 5 1 4 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">o_1_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n_n861" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I[17]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[37]-&gt;crossbar fle[8].out[1]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n861" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n_n861" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n861" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n861" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 0 3 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n861</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1448]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[28]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1448]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1448]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1448]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 5 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1448]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1860]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[31]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1860]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1860]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1860]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1860]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 4 0 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1860]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1869]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[31]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1869]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1869]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1869]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1869]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 0 1 4 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1869]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="[1449]" instance="clb[75]" mode="default">
		<inputs>
			<port name="I">open i_3_ open open [7061] open [764] open [7010] i_13_ i_4_ open i_12_ i_2_ i_9_ i_6_ [1088] [988] open [1076] open i_5_ i_1_ i_8_ open open i_11_ open open open open n_n701 open i_7_ open i_0_ i_10_ open open [274]</port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]-&gt;clbouts1 open open open fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 open open fle[1].out[1]-&gt;clbouts2 open fle[3].out[1]-&gt;clbouts2 open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[923]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[10]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[923]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[923]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[923]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[923]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 0 1 4 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[923]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[920]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[36]-&gt;crossbar fle[3].out[1]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[26]-&gt;crossbar fle[0].out[1]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[920]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[920]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[920]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[920]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 3 1 2 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[920]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1083]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[5].out[0]-&gt;crossbar fle[4].out[1]-&gt;crossbar clb.I[16]-&gt;crossbar fle[3].out[1]-&gt;crossbar fle[9].out[1]-&gt;crossbar clb.I[36]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1083]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1083]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1083]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 2 3 1 5 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1083]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[404]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[1]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[404]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[404]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[404]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[404]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 4 1 0 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[404]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1087]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[21]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1087]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7068]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7068]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7068]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 open 3 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7068]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[1087]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1087]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1087]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 3 2 open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1087]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1089]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[22]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1089]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1089]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1089]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 5 4 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1089]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[7072]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[33]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7072]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7072]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[7072]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 5 2 0 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[7072]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1449]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1449]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1449]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1449]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 3 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1449]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[7063]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[8]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7063]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7063]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[7063]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 3 2 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[7063]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1090]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[21]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1090]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1090]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1090]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1090]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 3 4 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1090]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="[1469]" instance="clb[76]" mode="default">
		<inputs>
			<port name="I">open i_2_ i_8_ [105] open open open i_3_ open open i_5_ i_1_ open i_11_ open i_13_ i_10_ i_4_ open open open i_0_ i_9_ open open i_6_ open open open open open open open open open open open open i_7_ open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 open fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 open fle[9].out[0]-&gt;clbouts1 open open open open fle[4].out[1]-&gt;clbouts2 open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[484]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[17]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[484]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[484]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[484]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 1 3 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[484]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1470]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[10]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1470]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1470]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1470]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 1 0 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1470]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6613]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[38]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6613]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6613]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6613]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 1 2 5 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6613]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1471]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[10]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1471]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1471]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1471]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 3 4 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1471]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[527]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[13]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[527]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[527]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[527]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[527]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 1 2 3 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[527]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6946]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar fle[6].out[1]-&gt;crossbar fle[9].out[1]-&gt;crossbar clb.I[11]-&gt;crossbar fle[8].out[1]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6946]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6946]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6946]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 2 1 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6946]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[633]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[38]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[633]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[474]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[474]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[474]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 2 4 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[474]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[633]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[633]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[633]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 1 3 open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[633]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1469]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[22]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1469]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1469]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1469]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 1 3 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1469]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1187]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[17]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1187]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1187]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1187]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1187]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 0 1 2 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1187]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="n_n741" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[15]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n741" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[337]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[337]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[337]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 4 2 1 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[337]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="n_n741" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n741" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n741" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">0 2 open 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n741</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="[1739]" instance="clb[77]" mode="default">
		<inputs>
			<port name="I">i_5_ open open i_13_ [7296] open open i_2_ i_0_ open i_7_ open i_6_ i_12_ open open [7295] open open open open i_11_ i_9_ open open open open i_8_ open open open open i_1_ open open open open open open i_10_</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 open open open fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 open open open open open fle[3].out[1]-&gt;clbouts2 open open open open open fle[9].out[1]-&gt;clbouts2</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[1759]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[39]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[8]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1759]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1759]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1759]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 0 2 3 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1759]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1760]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[32]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1760]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1760]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1760]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 5 4 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1760]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1745]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[4].out[1]-&gt;crossbar fle[4].out[0]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[13]-&gt;crossbar fle[3].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1745]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1745]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1745]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 3 1 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1745]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6558]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[12]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6558]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[432]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[432]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[432]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 0 open 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[432]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[6558]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6558]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6558]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">0 1 2 3 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6558]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="n_n609" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[39]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n609" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6559]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6559]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6559]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 open 2 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6559]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="n_n609" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n609" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n609" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 2 1 open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n609</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[433]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[32]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[12]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[433]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[433]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[433]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 5 4 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[433]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[101]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[39]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[4]-&gt;crossbar fle[8].out[1]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[21]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[101]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[101]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[101]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 5 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[101]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1739]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[39]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[10]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1739]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1739]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1739]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 3 4 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1739]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[7294]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[27]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7294]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[707]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[707]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[707]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">open 1 2 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[707]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[7294]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7294]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7294]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 open 2 open 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7294]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[102]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[3]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[102]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[102]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[102]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[102]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 4 3 0 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[102]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="[6540]" instance="clb[78]" mode="default">
		<inputs>
			<port name="I">open i_7_ [806] open open i_3_ open i_2_ [335] i_0_ i_10_ i_5_ i_4_ i_11_ open open open open open i_8_ open open i_6_ i_12_ open i_9_ [807] open open i_13_ open open open open open open open i_1_ open open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 open fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 open open fle[1].out[1]-&gt;clbouts2 open open open open open open open fle[9].out[1]-&gt;clbouts2</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[6546]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6546]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6546]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6546]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 5 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6546]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6547]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[11]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6547]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[6547]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6547]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6547]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 0 3 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6547]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6544]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[19]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[11]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6544]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6544]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6544]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 0 4 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6544]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6548]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[29]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[10]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6548]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6548]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6548]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 2 1 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6548]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6542]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[19]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[22]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6542]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6542]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6542]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 5 2 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6542]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[424]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[22]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[424]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[424]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[424]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 5 1 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[424]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[804]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[12]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[1]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[804]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[804]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[804]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[804]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 0 3 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[804]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6540]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[37]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6540]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6540]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6540]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 5 4 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6540]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[732]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[5]-&gt;crossbar fle[6].out[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[732]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[732]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[732]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 1 5 2 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[732]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n_n833" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar open open clb.I[37]-&gt;crossbar clb.I[9]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n833" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n_n833" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n833" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n833" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 open open 0 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n833</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="[6697]" instance="clb[79]" mode="default">
		<inputs>
			<port name="I">open i_8_ open open open open open open i_13_ i_5_ open open i_10_ i_12_ open i_3_ open i_4_ open i_1_ open i_7_ i_0_ open open open open open open i_6_ open open open open i_2_ open open open i_11_ open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 open open open fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 open fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 open fle[3].out[1]-&gt;clbouts2 open open open open fle[8].out[1]-&gt;clbouts2 open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[949]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[12]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[4].out[0]-&gt;crossbar clb.I[13]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[949]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[949]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[949]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[949]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 0 3 4 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[949]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[549]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[19]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[22]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[549]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n687" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open open lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n687" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n687" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 0 open open 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n687</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[549]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[549]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[549]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 2 0 1 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[549]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[950]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[34]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[29]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[950]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[950]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[950]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[950]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 4 0 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[950]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[6696]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[1]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6696]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[6696]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6696]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6696]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 2 3 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6696]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[951]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[22]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[951]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[951]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[951]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 3 4 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[951]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[953]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[953]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[953]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[953]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 4 0 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[953]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[56]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[12]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[56]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[56]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[56]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 4 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[56]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6697]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[22]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6697]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6697]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6697]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 1 3 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6697]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1098]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[13]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1098]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1098]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1098]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1098]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 3 0 1 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1098]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[952]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[8]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[952]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[952]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[952]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 2 3 1 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[952]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="[7120]" instance="clb[80]" mode="default">
		<inputs>
			<port name="I">open i_2_ i_8_ open i_10_ i_5_ i_3_ open i_6_ i_9_ open open open open i_12_ i_1_ open open i_4_ open open open i_13_ open open open i_7_ open open open i_0_ open open [6733] open open open i_11_ open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 open fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[668]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[15]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[668]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[668]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[668]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[668]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">0 1 2 3 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[668]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7119]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[6]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7119]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7121]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7121]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7121]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">2 3 0 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7121]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[7119]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7119]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7119]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 2 0 open 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7119]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7103]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[37]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7103]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7103]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[7103]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 0 2 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[7103]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[7124]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[22]-&gt;crossbar fle[7].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar fle[1].out[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7124]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7124]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[7124]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 1 4 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[7124]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[7099]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[9]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7099]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7099]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[7099]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 4 5 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[7099]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[885]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[885]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[885]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[885]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 5 3 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[885]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[7106]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar clb.I[37]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[18]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7106]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7106]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[7106]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 2 5 0 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[7106]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[7120]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[26]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7120]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7120]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[7120]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 2 0 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[7120]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1523]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[22]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1523]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1523]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1523]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 5 3 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1523]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[579]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[9]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[579]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[579]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[579]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 4 3 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[579]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="[453]" instance="clb[81]" mode="default">
		<inputs>
			<port name="I">i_8_ [1098] i_9_ i_3_ open [6573] open open i_5_ open open open i_13_ i_4_ open open [1100] i_0_ [1101] [1102] n_n764 i_6_ open open open i_1_ open open open i_12_ i_2_ open open open i_11_ i_7_ i_10_ [1097] open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 open open fle[1].out[1]-&gt;clbouts2 open fle[3].out[1]-&gt;clbouts2 open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[7225]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[3]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7225]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[7225]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7225]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7225]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 1 3 4 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7225]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1729]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[17]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[5]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1729]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1729]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1729]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1729]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 0 1 2 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1729]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7224]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[17]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7224]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7224]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7224]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7224]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 1 0 2 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7224]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[6631]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[12]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[29]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6631]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[6631]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6631]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6631]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">2 0 1 3 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6631]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1099]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[12]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[29]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1099]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1099]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1099]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1099]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 1 4 0 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1099]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6997]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar fle[9].out[1]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[1]-&gt;crossbar fle[4].out[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6997]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6997]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6997]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 1 0 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6997]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[7230]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[34]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7230]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7230]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[7230]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 4 0 3 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[7230]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[453]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[21]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[453]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[453]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[453]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 5 4 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[453]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n_n1187" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]-&gt;crossbar fle[5].out[0]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[35]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n1187" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n1187" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n_n1187" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 3 2 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n_n1187</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6994]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I[12]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[30]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6994]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[6994]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6994]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6994]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 1 2 0 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6994]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="[574]" instance="clb[82]" mode="default">
		<inputs>
			<port name="I">i_9_ [319] open open open open open open open i_2_ open open open i_0_ open open open i_10_ open open open i_1_ i_5_ i_3_ open i_12_ i_8_ i_7_ open i_4_ open i_13_ i_11_ open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 open fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 open open fle[0].out[1]-&gt;clbouts2 open open fle[3].out[1]-&gt;clbouts2 open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[6785]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar clb.I[31]-&gt;crossbar open clb.I[29]-&gt;crossbar clb.I[21]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6785]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[6785]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6785]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6785]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 0 open 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6785]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6786]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[17]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6786]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6786]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6786]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 5 3 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6786]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1102]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[31]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1102]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1102]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1102]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1102]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 0 2 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1102]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[6787]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[32]-&gt;crossbar clb.I[27]-&gt;crossbar open clb.I[17]-&gt;crossbar clb.I[31]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6787]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[6787]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6787]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6787]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 1 open 0 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6787]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1101]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[32]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1101]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1101]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1101]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 5 0 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1101]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1097]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[9]-&gt;crossbar fle[9].out[1]-&gt;crossbar fle[8].out[1]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1097]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1097]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1097]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1097]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 2 1 4 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1097]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[1100]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[29]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1100]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1100]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1100]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 2 4 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1100]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[574]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[23]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[574]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[574]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[574]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 3 1 4 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[574]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1104]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[31]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1104]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1104]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1104]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1104]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 0 2 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1104]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1105]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[31]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1105]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1105]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1105]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1105]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 1 4 3 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1105]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="[735]" instance="clb[83]" mode="default">
		<inputs>
			<port name="I">i_0_ open open open open open i_4_ [619] open [1110] i_13_ open open open i_2_ open open open i_8_ i_7_ open i_5_ i_9_ n_n1574 open i_10_ i_11_ open open i_3_ open open open open open open open i_6_ i_12_ open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open fle[5].out[0]-&gt;clbouts1 open fle[7].out[0]-&gt;clbouts1 open open fle[0].out[1]-&gt;clbouts2 open open fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[6987]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar fle[1].out[1]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[6].out[1]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6987]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[6987]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6987]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6987]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 2 4 1 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6987]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1122]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar open clb.I[22]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[25]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1122]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1122]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1122]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1122]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 open 0 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1122]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1124]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[18]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[19]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1124]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1124]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1124]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1124]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 0 4 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1124]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[7172]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[29]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7172]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[7172]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7172]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7172]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 1 0 4 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7172]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6990]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar fle[9].out[0]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[29]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6990]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[6990]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6990]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6990]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 4 3 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6990]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6989]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I[6]-&gt;crossbar clb.I[9]-&gt;crossbar open clb.I[7]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6989]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6989]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6989]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6989]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 0 2 open 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6989]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[1123]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[19]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[25]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1123]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1120]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1120]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1120]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 4 3 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1120]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[1123]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1123]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1123]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">0 3 2 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1123]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[735]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[26]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[735]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[735]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[735]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 4 2 3 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[735]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[621]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[22]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[621]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[621]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[621]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 1 2 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[621]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[620]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[26]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[18]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[620]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[620]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[620]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 4 2 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[620]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="[467]" instance="clb[84]" mode="default">
		<inputs>
			<port name="I">i_11_ open i_12_ open open open i_9_ open open open open i_6_ i_2_ open open i_1_ open i_5_ open i_8_ open i_10_ open open open i_3_ open i_0_ open i_7_ open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 open fle[5].out[0]-&gt;clbouts1 open fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 open fle[3].out[1]-&gt;clbouts2 open fle[5].out[1]-&gt;clbouts2 open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[765]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[765]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[382]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[382]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[382]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 open 1 2 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[382]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[765]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[765]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[765]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 3 1 2 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[765]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7057]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[12]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7057]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n658" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n658" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n658" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">open 2 0 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n658</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[7057]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7057]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7057]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 1 0 open 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7057]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7010]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar clb.I[12]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[6].out[1]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7010]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7010]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7010]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7010]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">3 0 2 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7010]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[7058]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[29]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7058]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n701" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n701" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n701" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 0 open 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n701</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[7058]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7058]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7058]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 open 0 2 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7058]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[641]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[11]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[641]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[641]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[641]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 2 1 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[641]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[988]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[21]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[988]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[988]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[988]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[988]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">3 0 2 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[988]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[754]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[754]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[754]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 1 3 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[754]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[41]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I[25]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[27]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[41]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[41]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[41]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[41]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 1 2 0 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[41]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[467]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[17]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[467]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[467]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[467]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 1 4 5 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[467]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[979]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[17]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[979]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[979]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[979]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 4 2 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[979]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1063]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[12]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1063]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1063]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1063]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 2 3 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1063]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="[503]" instance="clb[85]" mode="default">
		<inputs>
			<port name="I">open open open i_6_ open open open open i_1_ open i_12_ open i_10_ i_5_ i_0_ open open open open i_2_ open i_8_ open i_7_ open open open i_9_ open open open i_4_ open open open open open open i_3_ open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 open fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 open open open open open fle[6].out[1]-&gt;clbouts2 open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[1026]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[13]-&gt;crossbar open clb.I[14]-&gt;crossbar clb.I[31]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1026]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1026]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1026]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1026]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 0 open 3 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1026]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1666]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[38]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1666]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1666]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1666]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 4 5 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1666]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1032]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[19]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[27]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1032]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1032]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1032]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 4 2 1 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1032]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1667]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[38]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1667]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1667]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1667]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 3 4 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1667]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1030]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[38]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[12]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1030]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1030]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1030]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 2 5 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1030]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1027]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I[38]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[13]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1027]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1027]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1027]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1027]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 1 3 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1027]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[1031]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[23]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1031]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1031]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1031]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1031]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 0 4 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1031]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[503]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[31]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[38]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[503]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[503]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[503]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 5 4 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[503]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1028]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[19]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1028]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1028]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1028]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 3 4 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1028]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1029]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1029]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1029]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1029]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 1 4 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1029]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="[689]" instance="clb[86]" mode="default">
		<inputs>
			<port name="I">i_7_ open open open open i_2_ i_10_ open open i_5_ i_11_ i_12_ open i_9_ open open open i_8_ open open i_1_ open open open i_6_ i_4_ open open open open open open open open open open open open i_0_ open</port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]-&gt;clbouts1 open fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 open open open open fle[3].out[1]-&gt;clbouts2 open open open open fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[7250]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar clb.I[5]-&gt;crossbar open clb.I[9]-&gt;crossbar clb.I[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7250]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[7250]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7250]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7250]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 3 open 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7250]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[197]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[38]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[197]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[197]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[197]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[197]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 0 3 2 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[197]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[193]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[38]-&gt;crossbar clb.I[6]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[10]-&gt;crossbar fle[1].out[1]-&gt;crossbar clb.I[11]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[193]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[193]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[193]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 5 2 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[193]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[210]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[24]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[210]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[210]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[210]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[210]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 1 4 2 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[210]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[175]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[20]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[175]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[175]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[175]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 1 2 0 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[175]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[840]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[25]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[840]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[840]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[840]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 1 4 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[840]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[192]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[192]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[192]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[192]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 4 3 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[192]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[689]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[38]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[689]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[689]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[689]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 2 3 0 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[689]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6875]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[5]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6875]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1367]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1367]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1367]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 1 3 0 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1367]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[6875]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6875]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6875]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 1 open 0 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6875]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[839]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[38]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[25]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[839]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[839]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[839]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[839]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 1 3 0 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[839]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="[806]" instance="clb[87]" mode="default">
		<inputs>
			<port name="I">open open open i_9_ open open i_12_ i_11_ open open open open open open i_8_ i_2_ open i_7_ i_4_ i_6_ open i_10_ open open open open open open open open open i_13_ open open i_3_ open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open fle[3].out[0]-&gt;clbouts1 open fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[1121]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[34]-&gt;crossbar open open fle[4].out[0]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1121]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1121]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open lut5inter.in[3]-&gt;direct2 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1121]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1121]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">0 open open 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1121]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1132]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[7]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1132]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1132]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1132]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1132]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 4 0 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1132]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1137]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[34]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1137]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1137]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1137]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 1 2 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1137]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[807]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[17]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[807]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[807]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[807]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 4 3 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[807]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[627]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[627]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[627]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[627]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 3 2 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[627]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1145]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[31]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1145]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1145]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1145]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 1 4 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1145]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1154]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[34]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[18]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1154]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1154]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1154]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 1 0 5 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1154]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[806]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[31]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[17]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[806]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[806]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[806]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 0 2 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[806]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1149]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[17]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1149]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1149]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1149]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 3 0 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1149]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1150]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1150]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1150]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1150]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 1 2 5 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1150]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="[822]" instance="clb[88]" mode="default">
		<inputs>
			<port name="I">open open open open i_10_ open i_1_ open i_4_ open i_6_ [1367] i_13_ i_8_ open open i_3_ open open open open open i_12_ open i_11_ open i_7_ open i_0_ open i_9_ open open open open open open open i_2_ open</port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 open open fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 open open open fle[1].out[1]-&gt;clbouts2 open open open open open open fle[8].out[1]-&gt;clbouts2 open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[1368]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[8]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1368]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1368]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1368]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1368]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 4 0 2 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1368]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1364]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[12]-&gt;crossbar fle[0].out[1]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[22]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1364]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1364]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1364]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1364]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 4 0 3 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1364]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6833]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[4].out[1]-&gt;crossbar fle[9].out[1]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[4]-&gt;crossbar fle[5].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6833]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6833]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6833]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 1 2 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6833]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[823]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[38]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[16]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[823]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[823]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[823]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 1 0 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[823]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6831]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[12]-&gt;crossbar open clb.I[24]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[22]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6831]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[6831]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6831]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6831]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 open 3 0 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6831]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[441]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[38]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[26]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[441]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[441]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[441]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 2 4 0 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[441]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[724]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[16]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[724]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[724]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[724]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 0 5 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[724]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[822]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[28]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[822]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[822]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[822]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 4 2 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[822]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1382]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[38]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1382]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1382]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1382]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1382]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 1 3 2 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1382]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6832]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[38]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[24]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6832]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[6832]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6832]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6832]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 1 2 0 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6832]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="[1396]" instance="clb[89]" mode="default">
		<inputs>
			<port name="I">i_6_ [6514] [1788] open open open open open open open i_12_ open i_0_ [1787] [6520] i_1_ i_5_ open [1789] [1786] i_7_ open [1790] i_3_ i_8_ open i_2_ [6530] open n_n879 i_11_ open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 open fle[3].out[0]-&gt;clbouts1 open open open fle[7].out[0]-&gt;clbouts1 open open open fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 open open open fle[6].out[1]-&gt;clbouts2 open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[74]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[24]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[74]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[74]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[74]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[74]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 3 0 4 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[74]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1393]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[16]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[12]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1393]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[480]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[480]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[480]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 3 1 2 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[480]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[1393]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1393]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1393]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">0 3 1 2 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1393]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6513]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[1]-&gt;crossbar fle[0].out[1]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[9].out[1]-&gt;crossbar clb.I[27]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6513]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6513]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6513]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6513]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">2 0 open 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6513]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="o_2_" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="o_2_" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="o_2_" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open open 1 open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">o_2_</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6818]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[12]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[20]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6818]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6818]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6818]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 4 2 1 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6818]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1808]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[20]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1808]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1808]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1808]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1808]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 4 1 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1808]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6531]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[29]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[18]-&gt;crossbar fle[8].out[1]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[14]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6531]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6531]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6531]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 1 5 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6531]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[551]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[26]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[551]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[551]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[551]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[551]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 1 0 4 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[551]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1396]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[23]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1396]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1396]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1396]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 1 0 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1396]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6528]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[13]-&gt;crossbar open clb.I[19]-&gt;crossbar clb.I[2]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6528]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[6528]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6528]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6528]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 1 open 0 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6528]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1807]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[24]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1807]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1807]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1807]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1807]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 4 2 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1807]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="[1517]" instance="clb[90]" mode="default">
		<inputs>
			<port name="I">open open open open i_11_ i_10_ i_12_ open open i_9_ open open open i_0_ open i_5_ open i_6_ open open [1540] i_1_ open i_3_ open i_4_ open i_7_ [1541] open open open i_2_ open i_8_ open i_13_ open open open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 open open fle[5].out[0]-&gt;clbouts1 open fle[7].out[0]-&gt;clbouts1 open fle[9].out[0]-&gt;clbouts1 open open open fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[6837]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[36]-&gt;crossbar open clb.I[25]-&gt;crossbar clb.I[6]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6837]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[6837]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6837]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6837]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 0 open 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6837]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1365]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[34]-&gt;crossbar fle[6].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1365]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1365]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1365]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 3 1 2 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1365]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1381]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[9]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1381]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1381]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1381]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 2 1 3 5 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1381]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1519]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[4]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1519]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1519]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1519]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1519]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 2 1 0 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1519]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1379]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[27]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1379]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1379]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1379]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1379]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 3 1 0 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1379]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1537]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar fle[8].out[0]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[36]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1537]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1537]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1537]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1537]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 4 3 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1537]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[1370]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[25]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1370]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1370]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1370]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 1 5 0 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1370]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1517]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[36]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1517]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1517]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1517]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 0 3 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1517]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1542]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1542]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1542]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1542]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 2 0 5 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1542]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[445]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[36]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[25]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[445]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[445]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[445]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 0 1 3 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[445]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="[1540]" instance="clb[91]" mode="default">
		<inputs>
			<port name="I">i_2_ [6492] i_3_ open [6498] i_10_ i_12_ open [6490] [1835] open open [1847] i_0_ open i_5_ [1837] i_6_ open open [1834] i_1_ open open [1836] open open i_7_ open i_8_ open [6503] i_11_ open open open open i_9_ open open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 open fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[1823]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar open clb.I[13]-&gt;crossbar open clb.I[17]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1823]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1823]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1823]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1823]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 open 1 open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1823]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1796]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[32]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1796]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1796]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1796]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 0 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1796]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[665]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[29]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[665]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[665]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[665]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 1 2 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[665]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1541]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[37]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1541]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1541]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1541]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 1 4 5 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1541]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[652]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[652]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[652]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[652]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 1 2 5 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[652]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6530]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar clb.I[31]-&gt;crossbar fle[9].out[1]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[4]-&gt;crossbar fle[8].out[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6530]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6530]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6530]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 1 2 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6530]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1799]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[13]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1799]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1799]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1799]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 0 1 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1799]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1540]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[27]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1540]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1540]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1540]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 0 4 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1540]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6497]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar open clb.I[16]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[9]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6497]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[6497]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6497]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6497]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 open 3 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6497]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1842]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">open open clb.I[15]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[8]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1842]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1842]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1842]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1842]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open open 0 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1842]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="[1677]" instance="clb[92]" mode="default">
		<inputs>
			<port name="I">i_1_ i_10_ open i_13_ i_12_ open open open i_4_ i_11_ open i_5_ open i_6_ i_2_ open open open i_8_ open open i_9_ open i_7_ open i_0_ open open open open open open open open open open open open open i_3_</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[1859]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[4]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1859]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1859]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1859]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1859]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 2 0 1 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1859]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6609]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6609]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6609]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6609]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 0 2 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6609]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6607]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[9]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6607]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6607]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6607]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 5 4 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6607]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6612]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6612]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6612]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6612]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 1 3 5 4 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6612]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1678]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[18]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1678]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1678]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1678]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 5 3 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1678]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6484]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[18]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6484]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6484]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6484]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 0 1 4 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6484]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6610]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6610]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6610]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6610]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 0 5 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6610]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1677]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1677]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1677]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1677]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 3 5 4 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1677]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1867]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[21]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1867]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1867]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1867]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 5 4 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1867]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6474]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[39]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6474]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6474]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6474]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 5 3 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6474]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="[6581]" instance="clb[93]" mode="default">
		<inputs>
			<port name="I">i_12_ open i_10_ i_5_ open open open i_13_ open i_3_ i_2_ open i_1_ open open i_8_ open open open open open open open i_0_ i_4_ open open open i_9_ open open i_7_ open open open open open i_11_ open i_6_</port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[6706]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[31]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[28]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6706]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[6706]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6706]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6706]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 3 2 4 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6706]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1851]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[28]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1851]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1851]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1851]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1851]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 4 3 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1851]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[415]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[15]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[37]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[415]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[415]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[415]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 0 4 1 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[415]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6583]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[31]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6583]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6583]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6583]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 2 0 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6583]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6619]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[28]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6619]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6619]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6619]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 3 4 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6619]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[465]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[31]-&gt;crossbar clb.I[39]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[465]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[465]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[465]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 5 4 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[465]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1861]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[28]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1861]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1861]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1861]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 2 3 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1861]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6581]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[12]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6581]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6581]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6581]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 5 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6581]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6796]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6796]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6796]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6796]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 1 5 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6796]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6797]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[39]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[28]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[15]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6797]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6797]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6797]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 4 0 5 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6797]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="[6655]" instance="clb[94]" mode="default">
		<inputs>
			<port name="I">open open open open open open i_2_ open open open i_3_ open open i_12_ i_5_ open i_13_ open i_4_ open open open i_10_ open i_9_ open i_8_ open open open i_0_ open open i_1_ open open open i_11_ i_7_ open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open open open fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[625]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[38]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[13]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[625]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[625]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[625]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 0 5 3 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[625]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[594]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar open clb.I[24]-&gt;crossbar open clb.I[38]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[594]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[594]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[594]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[594]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 open 0 open 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[594]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6952]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]-&gt;crossbar open clb.I[13]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[18]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6952]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6952]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6952]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6952]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 open 2 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6952]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[1178]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[18]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1178]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1178]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1178]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 5 2 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1178]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[595]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[38]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[595]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[595]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[595]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 1 4 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[595]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1144]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[38]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[16]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1144]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1144]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1144]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 5 1 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1144]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n_n1189" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[18]-&gt;crossbar fle[1].out[1]-&gt;crossbar clb.I[6]-&gt;crossbar fle[3].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n1189" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n1189" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n_n1189" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 0 3 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n_n1189</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6655]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[10]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6655]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6655]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6655]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 5 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6655]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1140]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[38]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1140]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1140]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1140]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 4 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1140]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1143]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[38]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1143]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1143]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1143]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 2 3 4 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1143]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="[694]" instance="clb[95]" mode="default">
		<inputs>
			<port name="I">open i_2_ open i_0_ open i_8_ open open i_6_ i_11_ open open open open open i_1_ i_3_ open open open open open i_9_ open open open open i_10_ open open open open i_7_ open open open open i_5_ open open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 open fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 open fle[0].out[1]-&gt;clbouts2 open open open open open open open fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[697]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[32]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[5]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[697]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[697]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[697]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[697]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 0 3 4 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[697]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1018]" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[16]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[32]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1018]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1018]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1018]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 4 3 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1018]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1017]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[16]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1017]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1017]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1017]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 0 5 1 3 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1017]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1019]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[8]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1019]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1019]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1019]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 4 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1019]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1007]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1007]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1007]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1007]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 0 1 2 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1007]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1005]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[8]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1005]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1005]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1005]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 3 5 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1005]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[7050]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[16]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7050]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7050]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[7050]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 1 0 5 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[7050]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[694]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[32]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[15]-&gt;crossbar fle[3].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[694]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[694]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[694]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 1 2 3 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[694]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6504]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[22]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6504]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7312]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7312]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7312]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 3 open 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7312]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[6504]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6504]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6504]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 3 2 open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6504]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[698]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[16]-&gt;crossbar open clb.I[15]-&gt;crossbar clb.I[37]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[698]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[698]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[698]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[698]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 2 open 3 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[698]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="[1233]" instance="clb[96]" mode="default">
		<inputs>
			<port name="I">i_11_ open open open open i_0_ open i_10_ i_12_ open open i_1_ open open i_3_ open [6504] i_5_ i_7_ open open i_6_ open open i_2_ open open open open open i_9_ i_8_ open open open open [663] open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open fle[3].out[0]-&gt;clbouts1 open open fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 open open fle[1].out[1]-&gt;clbouts2 open fle[3].out[1]-&gt;clbouts2 open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[660]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[18]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[660]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[662]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[662]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[662]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 3 1 0 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[662]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[660]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[660]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[660]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 open 1 0 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[660]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[7265]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[21]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7265]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[7265]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7265]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7265]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 0 2 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7265]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[385]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">open open clb.I[17]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[24]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[385]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[385]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[385]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[385]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open open 0 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[385]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[516]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[30]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[21]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[516]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[701]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[701]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[701]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 3 1 open 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[701]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[516]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[516]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[516]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 2 open 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[516]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6505]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[21]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6505]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[6505]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6505]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6505]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 0 3 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6505]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1815]" instance="fle[5]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[17]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1815]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1815]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1815]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 3 1 5 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1815]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n_n879" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[4].out[1]-&gt;crossbar fle[9].out[0]-&gt;crossbar clb.I[16]-&gt;crossbar fle[5].out[0]-&gt;crossbar fle[0].out[1]-&gt;crossbar fle[2].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n879" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n_n879" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="n_n879" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 2 4 3 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n_n879</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1233]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[21]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1233]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1233]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1233]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 5 4 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1233]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6514]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[36]-&gt;crossbar clb.I[24]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6514]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6514]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6514]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 2 5 0 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6514]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1814]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[21]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1814]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1814]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1814]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 2 0 5 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1814]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="[45]" instance="clb[97]" mode="default">
		<inputs>
			<port name="I">open open open open open i_8_ i_12_ open open open open i_13_ i_9_ i_1_ open open i_7_ open i_4_ i_6_ i_10_ open i_11_ i_2_ open i_3_ open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 open fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 open open open fle[1].out[1]-&gt;clbouts2 open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[1522]" instance="fle[0]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[12]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[13]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1522]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1522]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1522]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 2 5 1 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1522]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[412]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[12]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[412]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[412]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[412]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[412]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 4 1 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[412]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[618]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[12]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[618]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[618]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[618]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 5 3 4 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[618]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1345]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[20]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[11]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1345]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1345]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1345]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 0 4 5 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1345]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[601]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[12]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[601]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[601]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[601]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 2 3 5 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[601]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="open" instance="fle[5]" />
		<block name="[471]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[19]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[471]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[471]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[471]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 0 1 4 5 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[471]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[45]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[12]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[16]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[23]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[45]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[45]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[45]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 1 3 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[45]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="open" instance="fle[8]" />
		<block name="open" instance="fle[9]" />
	</block>
	<block name="[663]" instance="clb[98]" mode="default">
		<inputs>
			<port name="I">open open open i_9_ open open open open open open i_1_ i_10_ i_12_ open open open open i_5_ open i_6_ open open i_11_ i_2_ open i_3_ open i_7_ open i_8_ open i_0_ open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open fle[5].out[0]-&gt;clbouts1 open fle[7].out[0]-&gt;clbouts1 open open open open open open open open fle[6].out[1]-&gt;clbouts2 open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[1825]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[19]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[17]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1825]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1825]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1825]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1825]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 3 2 4 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1825]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1826]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[22]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1826]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1826]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1826]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1826]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 0 2 1 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1826]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1824]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[17]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[29]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1824]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1824]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1824]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1824]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 3 2 4 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1824]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[1827]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[23]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[19]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1827]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1827]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1827]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1827]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 4 2 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1827]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1822]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[12]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1822]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1822]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1822]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 1 2 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1822]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6498]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[0]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[19]-&gt;crossbar fle[9].out[1]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6498]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6498]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6498]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6498]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 2 0 1 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6498]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[6503]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar fle[4].out[0]-&gt;crossbar fle[0].out[1]-&gt;crossbar fle[1].out[1]-&gt;crossbar fle[3].out[1]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6503]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[6503]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6503]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6503]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 0 2 3 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6503]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[663]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[31]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[23]-&gt;crossbar clb.I[19]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[663]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[663]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[663]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 3 0 2 4 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[663]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1833]" instance="fle[8]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[17]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1833]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1833]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1833]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 0 1 5 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1833]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[651]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[3]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[651]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[651]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[651]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[651]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 3 1 4 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[651]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="[1046]" instance="clb[99]" mode="default">
		<inputs>
			<port name="I">open open open open open open open i_8_ open i_0_ open i_10_ open open open i_1_ i_9_ open open open i_7_ i_5_ i_4_ open open open i_2_ i_3_ open open open open open open open open open i_6_ open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open fle[3].out[0]-&gt;clbouts1 open open open fle[7].out[0]-&gt;clbouts1 open open open fle[1].out[1]-&gt;clbouts2 open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="open" instance="fle[0]" />
		<block name="[6685]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[15]-&gt;crossbar clb.I[16]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6685]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[6685]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6685]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6685]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 2 1 4 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6685]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="open" instance="fle[2]" />
		<block name="[1048]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[11]-&gt;crossbar clb.I[20]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[37]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1048]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1048]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1048]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 1 5 3 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1048]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="open" instance="fle[4]" />
		<block name="open" instance="fle[5]" />
		<block name="open" instance="fle[6]" />
		<block name="[1046]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[37]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[11]-&gt;crossbar clb.I[22]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1046]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1046]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1046]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 5 2 1 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1046]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="open" instance="fle[8]" />
		<block name="open" instance="fle[9]" />
	</block>
	<block name="[619]" instance="clb[100]" mode="default">
		<inputs>
			<port name="I">i_11_ i_10_ i_8_ open open open open open i_12_ open open open i_5_ i_6_ open open open open i_1_ i_3_ open i_9_ i_7_ open i_2_ open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 open open fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 open fle[7].out[0]-&gt;clbouts1 open fle[9].out[0]-&gt;clbouts1 open open open fle[3].out[1]-&gt;clbouts2 open open fle[6].out[1]-&gt;clbouts2 open fle[8].out[1]-&gt;clbouts2 open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[1793]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[13]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1793]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1793]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1793]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1793]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 4 0 1 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1793]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1792]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[8]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1792]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1776]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1776]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1776]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">0 2 1 3 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1776]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="[1792]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1792]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1792]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 open 1 3 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1792]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[6525]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[13]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6525]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6525]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6525]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 0 3 4 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6525]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1110]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[21]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1110]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1110]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1110]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1110]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 4 1 3 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1110]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1790]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[12]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1790]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1790]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1790]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">3 5 1 4 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1790]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1787]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[12]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1787]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1787]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1787]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1787]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 4 2 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1787]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[1789]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[12]-&gt;crossbar fle[1].out[1]-&gt;crossbar fle[2].out[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1789]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1789]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1789]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1789]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 1 0 2 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1789]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[619]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[22]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[619]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[619]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[619]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 0 4 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[619]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1786]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[19]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[18]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1786]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1786]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1786]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1786]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 0 3 1 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1786]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1788]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[12]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1788]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1788]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1788]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 4 3 5 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1788]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="[647]" instance="clb[101]" mode="default">
		<inputs>
			<port name="I">open open i_2_ open open open open open i_9_ i_10_ open open open i_12_ open open open open open i_5_ open i_6_ open open open i_1_ open open open open open i_3_ open i_8_ i_11_ i_7_ open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]-&gt;clbouts1 open open fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 open open fle[9].out[0]-&gt;clbouts1 open open open fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 open open open fle[8].out[1]-&gt;clbouts2 open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[1840]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[21]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1840]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1840]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1840]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1840]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 4 0 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1840]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1843]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[25]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[2]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1843]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1843]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1843]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1843]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 2 1 0 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1843]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1847]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[33]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1847]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1847]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1847]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 3 5 4 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1847]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6492]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[7].out[0]-&gt;crossbar fle[0].out[1]-&gt;crossbar fle[1].out[1]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[35]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6492]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[6492]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6492]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6492]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 3 4 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6492]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1837]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[31]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[19]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1837]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1837]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1837]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1837]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 3 2 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1837]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1835]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[13]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[25]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1835]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1835]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1835]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1835]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 0 1 2 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1835]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="[6490]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[31]-&gt;crossbar clb.I[34]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[8]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6490]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6490]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6490]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 4 1 5 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6490]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[647]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[31]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[33]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[34]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[647]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[647]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[647]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 3 1 5 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[647]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1834]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[21]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1834]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[1834]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[1834]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[1834]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 4 3 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[1834]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[1836]" instance="fle[9]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[35]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1836]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1836]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1836]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 2 1 3 4 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1836]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="[752]" instance="clb[102]" mode="default">
		<inputs>
			<port name="I">open i_5_ i_0_ open open open [1776] i_7_ i_3_ open i_11_ open i_1_ open i_9_ open open open i_12_ open open i_8_ i_2_ open open open i_10_ open open open i_6_ open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 open open open open open fle[7].out[0]-&gt;clbouts1 open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[6535]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[21]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6535]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[6535]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[6535]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[6535]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 1 3 4 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[6535]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="o_0_" instance="fle[1]" mode="n1_lut6">
			<inputs>
				<port name="in">fle[4].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[6]-&gt;crossbar fle[6].out[0]-&gt;crossbar fle[3].out[0]-&gt;crossbar fle[0].out[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="o_0_" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="o_0_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="o_0_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 2 0 4 3 5</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">o_0_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6532]" instance="fle[2]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[14]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[8]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6532]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6532]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6532]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">0 5 3 1 2 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6532]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[6533]" instance="fle[3]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6533]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6533]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6533]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">4 5 0 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6533]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[1777]" instance="fle[4]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[30]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[26]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[1777]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[1777]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[1777]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">1 4 2 5 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[1777]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="open" instance="fle[5]" />
		<block name="[6534]" instance="fle[6]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[22]-&gt;crossbar clb.I[26]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[14]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[30]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[6534]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[6534]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[6534]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">5 1 2 0 4 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[6534]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="[752]" instance="fle[7]" mode="n1_lut6">
			<inputs>
				<port name="in">clb.I[12]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[18]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[22]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble6[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[752]" instance="ble6[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[752]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
					</outputs>
					<clocks />
					<block name="[752]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
							<port_rotation_map name="in">2 5 1 3 0 4</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">[752]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="open" instance="fle[8]" />
		<block name="open" instance="fle[9]" />
	</block>
	<block name="[489]" instance="clb[103]" mode="default">
		<inputs>
			<port name="I">open i_5_ i_9_ open open open open open open i_8_ open open open i_7_ open open open open open open open i_12_ open open i_10_ open open i_1_ open open open open open open open open open i_6_ i_11_ open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open fle[7].out[0]-&gt;clbouts1 open open fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 open fle[3].out[1]-&gt;clbouts2 open open fle[6].out[1]-&gt;clbouts2 open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[974]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[21]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[27]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[974]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[974]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[974]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[974]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 1 3 0 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[974]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[488]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[37]-&gt;crossbar clb.I[27]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[2]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[488]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[488]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[488]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[488]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 4 1 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[488]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="open" instance="fle[2]" />
		<block name="[489]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[24]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[489]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[489]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[489]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[489]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 0 4 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[489]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="open" instance="fle[4]" />
		<block name="open" instance="fle[5]" />
		<block name="[973]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[24]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[37]-&gt;crossbar clb.I[27]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[973]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[973]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[973]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[973]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 4 0 2 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[973]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[975]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[21]-&gt;crossbar clb.I[38]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[27]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[975]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[975]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[975]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[975]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 4 1 0 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[975]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="open" instance="fle[8]" />
		<block name="open" instance="fle[9]" />
	</block>
	<block name="[753]" instance="clb[104]" mode="default">
		<inputs>
			<port name="I">open i_1_ open i_2_ open open i_3_ open open open i_5_ open open open open open open i_6_ open i_7_ open i_8_ open open i_12_ open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open fle[7].out[0]-&gt;clbouts1 open open fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 open fle[3].out[1]-&gt;clbouts2 open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[7296]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar open clb.I[21]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[19]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7296]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[7296]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7296]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7296]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 open 1 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7296]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="[753]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[21]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[753]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[753]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[753]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[753]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 0 4 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[753]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="open" instance="fle[2]" />
		<block name="[7295]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[10]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[1]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7295]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[7295]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7295]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7295]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">1 0 2 3 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7295]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="open" instance="fle[4]" />
		<block name="open" instance="fle[5]" />
		<block name="open" instance="fle[6]" />
		<block name="[7305]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[17]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[24]-&gt;crossbar clb.I[6]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7305]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="[7305]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7305]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7305]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 1 4 3 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7305]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
		</block>
		<block name="open" instance="fle[8]" />
		<block name="open" instance="fle[9]" />
	</block>
	<block name="[7090]" instance="clb[105]" mode="default">
		<inputs>
			<port name="I">open open open open open open open open open open open open i_3_ i_9_ open open open open open i_8_ open open i_6_ open open i_2_ open i_5_ open i_7_ open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open fle[0].out[1]-&gt;clbouts2 fle[1].out[1]-&gt;clbouts2 open fle[3].out[1]-&gt;clbouts2 open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[7090]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[25]-&gt;crossbar clb.I[19]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[7090]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[7090]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[7090]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[7090]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 3 0 4 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[7090]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="n_n764" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I[19]-&gt;crossbar clb.I[29]-&gt;crossbar clb.I[13]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n_n764" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="n_n764" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="n_n764" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="n_n764" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">open 2 1 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n_n764</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="open" instance="fle[2]" />
		<block name="[764]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[27]-&gt;crossbar clb.I[22]-&gt;crossbar clb.I[12]-&gt;crossbar clb.I[13]-&gt;crossbar clb.I[25]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[764]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[764]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[764]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[764]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 2 3 0 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[764]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="open" instance="fle[4]" />
		<block name="open" instance="fle[5]" />
		<block name="open" instance="fle[6]" />
		<block name="open" instance="fle[7]" />
		<block name="open" instance="fle[8]" />
		<block name="open" instance="fle[9]" />
	</block>
	<block name="[751]" instance="clb[106]" mode="default">
		<inputs>
			<port name="I">open open open open open open i_3_ open open open i_5_ open open open open open open open open i_1_ open open open open open open open open open open open open open open open open open open i_6_ open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open fle[0].out[1]-&gt;clbouts2 open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="[751]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I[10]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[19]-&gt;crossbar clb.I[38]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">open lut5inter[0].out[1]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="[751]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="[751]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="[751]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="[751]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">0 2 3 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">[751]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="open" instance="fle[1]" />
		<block name="open" instance="fle[2]" />
		<block name="open" instance="fle[3]" />
		<block name="open" instance="fle[4]" />
		<block name="open" instance="fle[5]" />
		<block name="open" instance="fle[6]" />
		<block name="open" instance="fle[7]" />
		<block name="open" instance="fle[8]" />
		<block name="open" instance="fle[9]" />
	</block>
	<block name="out:o_7_" instance="io[107]" mode="outpad">
		<inputs>
			<port name="outpad">o_7_</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:o_7_" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:o_5_" instance="io[108]" mode="outpad">
		<inputs>
			<port name="outpad">o_5_</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:o_5_" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:o_4_" instance="io[109]" mode="outpad">
		<inputs>
			<port name="outpad">o_4_</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:o_4_" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:o_3_" instance="io[110]" mode="outpad">
		<inputs>
			<port name="outpad">o_3_</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:o_3_" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:o_2_" instance="io[111]" mode="outpad">
		<inputs>
			<port name="outpad">o_2_</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:o_2_" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:o_6_" instance="io[112]" mode="outpad">
		<inputs>
			<port name="outpad">o_6_</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:o_6_" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:o_1_" instance="io[113]" mode="outpad">
		<inputs>
			<port name="outpad">o_1_</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:o_1_" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:o_0_" instance="io[114]" mode="outpad">
		<inputs>
			<port name="outpad">o_0_</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:o_0_" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="i_9_" instance="io[115]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="i_9_" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">i_9_</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="i_10_" instance="io[116]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="i_10_" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">i_10_</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="i_7_" instance="io[117]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="i_7_" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">i_7_</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="i_8_" instance="io[118]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="i_8_" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">i_8_</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="i_5_" instance="io[119]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="i_5_" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">i_5_</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="i_6_" instance="io[120]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="i_6_" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">i_6_</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="i_3_" instance="io[121]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="i_3_" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">i_3_</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="i_13_" instance="io[122]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="i_13_" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">i_13_</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="i_4_" instance="io[123]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="i_4_" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">i_4_</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="i_12_" instance="io[124]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="i_12_" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">i_12_</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="i_1_" instance="io[125]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="i_1_" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">i_1_</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="i_11_" instance="io[126]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="i_11_" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">i_11_</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="i_2_" instance="io[127]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="i_2_" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">i_2_</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="i_0_" instance="io[128]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="i_0_" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">i_0_</port>
			</outputs>
			<clocks />
		</block>
	</block>
</block>
