$date
	Thu Jan 07 10:33:50 2021
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module debouncer_test $end
$var wire 1 ! curr_level $end
$var reg 1 " clk $end
$var reg 1 # level $end
$var reg 1 $ m_tick $end
$var reg 1 % reset $end
$scope module DB $end
$var wire 1 " clk $end
$var wire 1 # level $end
$var wire 1 $ m_tick $end
$var wire 1 % reset $end
$var wire 1 ! curr_level $end
$var reg 3 & r_next [2:0] $end
$var reg 3 ' r_state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
1%
0$
0#
0"
0!
$end
#100
0%
#450
1$
#500
1"
#550
0$
#1000
0"
#1450
1$
#1500
1"
#1550
0$
#2000
0"
#2450
1$
#2500
1"
#2550
0$
#3000
0"
#3450
1$
#3500
1"
#3550
0$
#4000
0"
#4450
1$
#4500
1"
#4550
0$
#5000
0"
#5450
1$
#5500
1"
#5550
0$
#6000
b1 &
0"
1#
#6450
b1 &
1$
#6500
b10 &
b1 '
1"
#6550
b1 &
0$
#7000
0"
#7200
0#
#7450
1$
#7500
1"
#7550
0$
#8000
0"
#8450
1$
#8500
1"
#8550
0$
#8700
1#
#9000
0"
#9450
b10 &
1$
#9500
b11 &
b10 '
1"
#9550
b10 &
0$
#9700
0#
#10000
0"
#10450
1$
#10500
1"
#10550
0$
#11000
0"
#11450
1$
#11500
1"
#11550
0$
#11600
1#
#12000
0"
#12450
b11 &
1$
#12500
b100 &
b11 '
1"
#12550
b11 &
0$
#13000
0"
#13450
b100 &
1$
#13500
1!
b100 '
1"
#13550
0$
#14000
0"
#14450
1$
#14500
1"
#14550
0$
#15000
0"
#15450
1$
#15500
1"
#15550
0$
#16000
0"
#16450
1$
#16500
1"
#16550
0$
#17000
0"
#17450
1$
#17500
1"
#17550
0$
#18000
0"
#18450
1$
#18500
1"
#18550
0$
#19000
0"
#19450
1$
#19500
1"
#19550
0$
#20000
0"
#20450
1$
#20500
1"
#20550
0$
#21000
0"
#21450
1$
#21500
1"
#21550
0$
#21600
b101 &
0#
#22000
0"
#22450
b101 &
1$
#22500
b110 &
b101 '
1"
#22550
b101 &
0$
#23000
0"
#23450
b110 &
1$
#23500
b111 &
b110 '
1"
#23550
b110 &
0$
#24000
0"
#24450
b111 &
1$
#24500
b0 &
b111 '
1"
#24550
b111 &
0$
#25000
0"
#25450
b0 &
1$
#25500
0!
b0 '
1"
#25550
0$
#26000
0"
#26450
1$
#26500
1"
#26550
0$
#27000
0"
#27450
1$
#27500
1"
#27550
0$
#28000
0"
#28450
1$
#28500
1"
#28550
0$
#29000
0"
#29450
1$
#29500
1"
#29550
0$
#30000
0"
#30450
1$
#30500
1"
#30550
0$
#31000
0"
#31450
1$
#31500
1"
#31550
0$
#31600
