#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Jun 25 11:33:45 2025
# Process ID: 14492
# Current directory: C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6652 C:\Users\NESLS023\Desktop\UART_Tests\UART_Test_Course_V3\Poject_1.xpr
# Log file: C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/vivado.log
# Journal file: C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3\vivado.jou
# Running On: DESKTOP-SUFRKL5, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 20, Host memory: 16851 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2579.402 ; gain = 533.082
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'UART_Tx_Rx_Tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-12490] The selected simulation model for 'design_1_Diff_Clk_0_0' IP changed to 'rtl' from '', the simulation run directory will be deleted.
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_Tx_Rx_Tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj UART_Tx_Rx_Tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.srcs/sources_1/new/UART_Tx_Rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Tx_Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.srcs/sim_1/new/UART_Tx_Rx_Tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Tx_Rx_Tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot UART_Tx_Rx_Tb_behav xil_defaultlib.UART_Tx_Rx_Tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot UART_Tx_Rx_Tb_behav xil_defaultlib.UART_Tx_Rx_Tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.UART_Tx_Rx_default
Compiling module xil_defaultlib.UART_Tx_Rx_Tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot UART_Tx_Rx_Tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "UART_Tx_Rx_Tb_behav -key {Behavioral:sim_1:Functional:UART_Tx_Rx_Tb} -tclbatch {UART_Tx_Rx_Tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source UART_Tx_Rx_Tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'UART_Tx_Rx_Tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2679.984 ; gain = 60.535
run 10 ms
run 10 ms
run 10 ms
$stop called at time : 20834765 ns : File "C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.srcs/sim_1/new/UART_Tx_Rx_Tb.v" Line 23
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'UART_Tx_Rx_Tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_Tx_Rx_Tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj UART_Tx_Rx_Tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.srcs/sources_1/new/UART_Tx_Rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Tx_Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.srcs/sim_1/new/UART_Tx_Rx_Tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Tx_Rx_Tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot UART_Tx_Rx_Tb_behav xil_defaultlib.UART_Tx_Rx_Tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot UART_Tx_Rx_Tb_behav xil_defaultlib.UART_Tx_Rx_Tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.UART_Tx_Rx_default
Compiling module xil_defaultlib.UART_Tx_Rx_Tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot UART_Tx_Rx_Tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "UART_Tx_Rx_Tb_behav -key {Behavioral:sim_1:Functional:UART_Tx_Rx_Tb} -tclbatch {UART_Tx_Rx_Tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source UART_Tx_Rx_Tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'UART_Tx_Rx_Tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2696.203 ; gain = 4.312
run 10 ms
run 10 ms
run 10 ms
$stop called at time : 20834765 ns : File "C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.srcs/sim_1/new/UART_Tx_Rx_Tb.v" Line 23
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_module_reference design_1_UART_Tx_Rx_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.clk_value')) / spirit:decode(id('MODELPARAM_VALUE.baud')))" into user parameter "wait_count".
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.clk_value')) / spirit:decode(id('MODELPARAM_VALUE.baud')))" into user parameter "wait_count".
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Reading block design file <C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:module_ref:UART_Tx_Rx:1.0 - UART_Tx_Rx_0
Adding component instance block -- xilinx.com:module_ref:Diff_Clk:1.0 - Diff_Clk_0
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- xilinx.com:ip:vio:3.0 - vio_0
Successfully read diagram <design_1> from block design file <C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_UART_Tx_Rx_0_0 to use current project options
Wrote  : <C:\Users\NESLS023\Desktop\UART_Tests\UART_Test_Course_V3\Poject_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 28
Wrote  : <C:\Users\NESLS023\Desktop\UART_Tests\UART_Test_Course_V3\Poject_1.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : c:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : c:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block UART_Tx_Rx_0 .
Exporting to file c:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_UART_Tx_Rx_0_0
[Wed Jun 25 11:52:54 2025] Launched design_1_UART_Tx_Rx_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_UART_Tx_Rx_0_0_synth_1: C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.runs/design_1_UART_Tx_Rx_0_0_synth_1/runme.log
synth_1: C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.runs/synth_1/runme.log
[Wed Jun 25 11:52:54 2025] Launched impl_1...
Run output will be captured here: C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2899.871 ; gain = 202.156
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'UART_Tx_Rx_Tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_Tx_Rx_Tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj UART_Tx_Rx_Tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.srcs/sources_1/new/UART_Tx_Rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Tx_Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.srcs/sim_1/new/UART_Tx_Rx_Tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Tx_Rx_Tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot UART_Tx_Rx_Tb_behav xil_defaultlib.UART_Tx_Rx_Tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot UART_Tx_Rx_Tb_behav xil_defaultlib.UART_Tx_Rx_Tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.UART_Tx_Rx_default
Compiling module xil_defaultlib.UART_Tx_Rx_Tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot UART_Tx_Rx_Tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "UART_Tx_Rx_Tb_behav -key {Behavioral:sim_1:Functional:UART_Tx_Rx_Tb} -tclbatch {UART_Tx_Rx_Tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source UART_Tx_Rx_Tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'UART_Tx_Rx_Tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 10 ms
run 10 ms
run 10 ms
$stop called at time : 20834765 ns : File "C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.srcs/sim_1/new/UART_Tx_Rx_Tb.v" Line 23
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-20:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xczu2_0]
set_property PROBES.FILE {C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu2_0]
set_property FULL_PROBES.FILE {C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu2_0]
current_hw_device [get_hw_devices xczu2_0]
refresh_hw_device [lindex [get_hw_devices xczu2_0] 0]
INFO: [Labtools 27-2302] Device xczu2 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xczu2 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu2_0]
set_property PROBES.FILE {C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu2_0]
set_property FULL_PROBES.FILE {C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu2_0]
set_property PROGRAM.FILE {C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xczu2_0]
program_hw_devices [get_hw_devices xczu2_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xczu2_0] 0]
INFO: [Labtools 27-2302] Device xczu2 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xczu2 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jun-25 12:00:40
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jun-25 12:00:40
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property OUTPUT_VALUE 12 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jun-25 12:00:52
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jun-25 12:00:52
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jun-25 12:01:01
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jun-25 12:01:01
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jun-25 12:01:10
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jun-25 12:01:16
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jun-25 12:01:19
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jun-25 12:01:19
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
update_module_reference design_1_UART_Tx_Rx_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.clk_value')) / spirit:decode(id('MODELPARAM_VALUE.baud')))" into user parameter "wait_count".
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.clk_value')) / spirit:decode(id('MODELPARAM_VALUE.baud')))" into user parameter "wait_count".
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.runs/design_1_UART_Tx_Rx_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated design_1_UART_Tx_Rx_0_0 to use current project options
Wrote  : <C:\Users\NESLS023\Desktop\UART_Tests\UART_Test_Course_V3\Poject_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.runs/synth_1/design_1_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 28
Wrote  : <C:\Users\NESLS023\Desktop\UART_Tests\UART_Test_Course_V3\Poject_1.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : c:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : c:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block UART_Tx_Rx_0 .
Exporting to file c:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_UART_Tx_Rx_0_0
[Wed Jun 25 12:04:31 2025] Launched design_1_UART_Tx_Rx_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_UART_Tx_Rx_0_0_synth_1: C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.runs/design_1_UART_Tx_Rx_0_0_synth_1/runme.log
synth_1: C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.runs/synth_1/runme.log
[Wed Jun 25 12:04:31 2025] Launched impl_1...
Run output will be captured here: C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.runs/synth_1

reset_run design_1_UART_Tx_Rx_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.runs/design_1_UART_Tx_Rx_0_0_synth_1

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'UART_Tx_Rx_Tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'UART_Tx_Rx_Tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'UART_Tx_Rx_Tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'UART_Tx_Rx_Tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'UART_Tx_Rx_Tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.sim/sim_1/behav/xsim/simulate.log"
launch_runs impl_1 -to_step write_bitstream -jobs 28
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_UART_Tx_Rx_0_0
[Wed Jun 25 12:06:11 2025] Launched design_1_UART_Tx_Rx_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_UART_Tx_Rx_0_0_synth_1: C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.runs/design_1_UART_Tx_Rx_0_0_synth_1/runme.log
synth_1: C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.runs/synth_1/runme.log
[Wed Jun 25 12:06:11 2025] Launched impl_1...
Run output will be captured here: C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu2_0]
set_property FULL_PROBES.FILE {C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu2_0]
set_property PROGRAM.FILE {C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xczu2_0]
program_hw_devices [get_hw_devices xczu2_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xczu2_0] 0]
INFO: [Labtools 27-2302] Device xczu2 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xczu2 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jun-25 12:10:12
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jun-25 12:10:12
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property OUTPUT_VALUE 32 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jun-25 12:10:50
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jun-25 12:10:50
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jun-25 12:11:07
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jun-25 12:11:13
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jun-25 12:11:20
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jun-25 12:11:20
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property OUTPUT_VALUE 55 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jun-25 12:12:48
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jun-25 12:12:48
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'UART_Tx_Rx_Tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.sim/sim_1/behav/xsim/simulate.log"
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.sim/sim_1/behav/xsim/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.sim/sim_1/behav/xsim/UART_Tx_Rx_Tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.sim/sim_1/behav/xsim/xelab.pb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.sim/sim_1/behav/xsim/xsim.dir/UART_Tx_Rx_Tb_behav/xsim.xdbg
WARNING: [Vivado 12-4421] Failed to remove directory:C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.sim/sim_1/behav/xsim/xsim.dir/UART_Tx_Rx_Tb_behav
WARNING: [Vivado 12-4421] Failed to remove directory:C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.sim/sim_1/behav/xsim/xsim.dir
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'UART_Tx_Rx_Tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'UART_Tx_Rx_Tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.sim/sim_1/behav/xsim/simulate.log"
save_wave_config {C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V3/Poject_1.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 25 12:27:35 2025...
