0.6
2018.2
Jun 14 2018
20:41:02
D:/fpga/24_ddr3_vivado/prj/ddr3.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/fpga/24_ddr3_vivado/src/ddrctl.v,1533960010,verilog,,,,ddrctl,,,,,,,,
