{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542846034000 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542846034007 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 21 16:20:33 2018 " "Processing started: Wed Nov 21 16:20:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542846034007 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542846034007 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TPfinalelectro3 -c TPfinalelectro3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off TPfinalelectro3 -c TPfinalelectro3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542846034007 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542846034892 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542846034892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cronometro_all.v 3 3 " "Found 3 design units, including 3 entities, in source file cronometro_all.v" { { "Info" "ISGN_ENTITY_NAME" "1 cronometro " "Found entity 1: cronometro" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542846051770 ""} { "Info" "ISGN_ENTITY_NAME" "2 upcountto9 " "Found entity 2: upcountto9" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542846051770 ""} { "Info" "ISGN_ENTITY_NAME" "3 upcountto6 " "Found entity 3: upcountto6" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542846051770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542846051770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_segments.v 1 1 " "Found 1 design units, including 1 entities, in source file bin_to_segments.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_segments " "Found entity 1: bin_to_segments" {  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542846051778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542846051778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_enable.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_enable.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_enable " "Found entity 1: fsm_enable" {  } { { "fsm_enable.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/fsm_enable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542846051785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542846051785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga640x480.v 1 1 " "Found 1 design units, including 1 entities, in source file vga640x480.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_display " "Found entity 1: vga_display" {  } { { "vga640x480.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/vga640x480.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542846051793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542846051793 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "tpf.v(174) " "Verilog HDL Module Instantiation warning at tpf.v(174): ignored dangling comma in List of Port Connections" {  } { { "tpf.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 174 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1542846051800 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "tpf.v(187) " "Verilog HDL Module Instantiation warning at tpf.v(187): ignored dangling comma in List of Port Connections" {  } { { "tpf.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 187 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1542846051800 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "tpf.v(200) " "Verilog HDL Module Instantiation warning at tpf.v(200): ignored dangling comma in List of Port Connections" {  } { { "tpf.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 200 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1542846051800 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "tpf.v(213) " "Verilog HDL Module Instantiation warning at tpf.v(213): ignored dangling comma in List of Port Connections" {  } { { "tpf.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 213 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1542846051800 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "tpf.v(226) " "Verilog HDL Module Instantiation warning at tpf.v(226): ignored dangling comma in List of Port Connections" {  } { { "tpf.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 226 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1542846051801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tpf.v 1 1 " "Found 1 design units, including 1 entities, in source file tpf.v" { { "Info" "ISGN_ENTITY_NAME" "1 tpf " "Found entity 1: tpf" {  } { { "tpf.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542846051802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542846051802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_boton.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_boton.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_boton " "Found entity 1: fsm_boton" {  } { { "fsm_boton.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/fsm_boton.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542846051808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542846051808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentassignment.v 1 1 " "Found 1 design units, including 1 entities, in source file segmentassignment.v" { { "Info" "ISGN_ENTITY_NAME" "1 segmentAssignment " "Found entity 1: segmentAssignment" {  } { { "segmentAssignment.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/segmentAssignment.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542846051815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542846051815 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clockdivider.v(16) " "Verilog HDL information at clockdivider.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "clockdivider.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/clockdivider.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1542846051821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockdivider " "Found entity 1: clockdivider" {  } { { "clockdivider.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/clockdivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542846051823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542846051823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cm0 cronometro_all.v(10) " "Verilog HDL Implicit Net warning at cronometro_all.v(10): created implicit net for \"cm0\"" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542846051823 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tpf " "Elaborating entity \"tpf\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542846051883 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 tpf.v(230) " "Verilog HDL assignment warning at tpf.v(230): truncated value with size 32 to match size of target (16)" {  } { { "tpf.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542846051887 "|tpf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 tpf.v(232) " "Verilog HDL assignment warning at tpf.v(232): truncated value with size 32 to match size of target (1)" {  } { { "tpf.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542846051887 "|tpf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 tpf.v(233) " "Verilog HDL assignment warning at tpf.v(233): truncated value with size 32 to match size of target (1)" {  } { { "tpf.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542846051887 "|tpf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 tpf.v(234) " "Verilog HDL assignment warning at tpf.v(234): truncated value with size 32 to match size of target (1)" {  } { { "tpf.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542846051887 "|tpf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 tpf.v(235) " "Verilog HDL assignment warning at tpf.v(235): truncated value with size 32 to match size of target (1)" {  } { { "tpf.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542846051887 "|tpf"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_Ro\[3\] tpf.v(7) " "Output port \"VGA_Ro\[3\]\" at tpf.v(7) has no driver" {  } { { "tpf.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542846051887 "|tpf"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_Ro\[1..0\] tpf.v(7) " "Output port \"VGA_Ro\[1..0\]\" at tpf.v(7) has no driver" {  } { { "tpf.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542846051887 "|tpf"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_Go\[2..0\] tpf.v(8) " "Output port \"VGA_Go\[2..0\]\" at tpf.v(8) has no driver" {  } { { "tpf.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542846051887 "|tpf"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_Bo\[3..0\] tpf.v(10) " "Output port \"VGA_Bo\[3..0\]\" at tpf.v(10) has no driver" {  } { { "tpf.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542846051887 "|tpf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockdivider clockdivider:vga_clockinst " "Elaborating entity \"clockdivider\" for hierarchy \"clockdivider:vga_clockinst\"" {  } { { "tpf.v" "vga_clockinst" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542846051890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_display vga_display:displayinst " "Elaborating entity \"vga_display\" for hierarchy \"vga_display:displayinst\"" {  } { { "tpf.v" "displayinst" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542846051895 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga640x480.v(32) " "Verilog HDL assignment warning at vga640x480.v(32): truncated value with size 32 to match size of target (10)" {  } { { "vga640x480.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/vga640x480.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542846051897 "|tpf|vga_display:displayinst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga640x480.v(33) " "Verilog HDL assignment warning at vga640x480.v(33): truncated value with size 32 to match size of target (9)" {  } { { "vga640x480.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/vga640x480.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542846051897 "|tpf|vga_display:displayinst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga640x480.v(50) " "Verilog HDL assignment warning at vga640x480.v(50): truncated value with size 32 to match size of target (10)" {  } { { "vga640x480.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/vga640x480.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542846051897 "|tpf|vga_display:displayinst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga640x480.v(53) " "Verilog HDL assignment warning at vga640x480.v(53): truncated value with size 32 to match size of target (10)" {  } { { "vga640x480.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/vga640x480.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542846051898 "|tpf|vga_display:displayinst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_boton fsm_boton:inst8 " "Elaborating entity \"fsm_boton\" for hierarchy \"fsm_boton:inst8\"" {  } { { "tpf.v" "inst8" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542846051900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_enable fsm_enable:inst6 " "Elaborating entity \"fsm_enable\" for hierarchy \"fsm_enable:inst6\"" {  } { { "tpf.v" "inst6" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542846051905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cronometro cronometro:inst0 " "Elaborating entity \"cronometro\" for hierarchy \"cronometro:inst0\"" {  } { { "tpf.v" "inst0" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542846051910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upcountto9 cronometro:inst0\|upcountto9:upcountto9_s0 " "Elaborating entity \"upcountto9\" for hierarchy \"cronometro:inst0\|upcountto9:upcountto9_s0\"" {  } { { "cronometro_all.v" "upcountto9_s0" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542846051915 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cronometro_all.v(33) " "Verilog HDL assignment warning at cronometro_all.v(33): truncated value with size 32 to match size of target (4)" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542846051917 "|tpf|cronometro:inst0|upcountto9:upcountto9_s0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upcountto6 cronometro:inst0\|upcountto6:upcountto6_s1 " "Elaborating entity \"upcountto6\" for hierarchy \"cronometro:inst0\|upcountto6:upcountto6_s1\"" {  } { { "cronometro_all.v" "upcountto6_s1" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542846051919 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cronometro_all.v(60) " "Verilog HDL assignment warning at cronometro_all.v(60): truncated value with size 32 to match size of target (4)" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542846051920 "|tpf|cronometro:inst0|upcountto6:upcountto6_s1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_segments bin_to_segments:inst1 " "Elaborating entity \"bin_to_segments\" for hierarchy \"bin_to_segments:inst1\"" {  } { { "tpf.v" "inst1" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542846051925 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bin_to_segments.v(13) " "Verilog HDL Case Statement warning at bin_to_segments.v(13): incomplete case statement has no default case item" {  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1542846051927 "|tpf|bin_to_segments:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "segments bin_to_segments.v(13) " "Verilog HDL Always Construct warning at bin_to_segments.v(13): inferring latch(es) for variable \"segments\", which holds its previous value in one or more paths through the always construct" {  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542846051927 "|tpf|bin_to_segments:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[0\] bin_to_segments.v(13) " "Inferred latch for \"segments\[0\]\" at bin_to_segments.v(13)" {  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542846051927 "|tpf|bin_to_segments:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[1\] bin_to_segments.v(13) " "Inferred latch for \"segments\[1\]\" at bin_to_segments.v(13)" {  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542846051927 "|tpf|bin_to_segments:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[2\] bin_to_segments.v(13) " "Inferred latch for \"segments\[2\]\" at bin_to_segments.v(13)" {  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542846051927 "|tpf|bin_to_segments:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[3\] bin_to_segments.v(13) " "Inferred latch for \"segments\[3\]\" at bin_to_segments.v(13)" {  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542846051927 "|tpf|bin_to_segments:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[4\] bin_to_segments.v(13) " "Inferred latch for \"segments\[4\]\" at bin_to_segments.v(13)" {  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542846051928 "|tpf|bin_to_segments:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[5\] bin_to_segments.v(13) " "Inferred latch for \"segments\[5\]\" at bin_to_segments.v(13)" {  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542846051928 "|tpf|bin_to_segments:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[6\] bin_to_segments.v(13) " "Inferred latch for \"segments\[6\]\" at bin_to_segments.v(13)" {  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542846051928 "|tpf|bin_to_segments:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmentAssignment segmentAssignment:hoursinst " "Elaborating entity \"segmentAssignment\" for hierarchy \"segmentAssignment:hoursinst\"" {  } { { "tpf.v" "hoursinst" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542846051934 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 segmentAssignment.v(21) " "Verilog HDL assignment warning at segmentAssignment.v(21): truncated value with size 32 to match size of target (1)" {  } { { "segmentAssignment.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/segmentAssignment.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542846051936 "|tpf|segmentAssignment:hoursinst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 segmentAssignment.v(22) " "Verilog HDL assignment warning at segmentAssignment.v(22): truncated value with size 32 to match size of target (1)" {  } { { "segmentAssignment.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/segmentAssignment.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542846051936 "|tpf|segmentAssignment:hoursinst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 segmentAssignment.v(23) " "Verilog HDL assignment warning at segmentAssignment.v(23): truncated value with size 32 to match size of target (1)" {  } { { "segmentAssignment.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/segmentAssignment.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542846051936 "|tpf|segmentAssignment:hoursinst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 segmentAssignment.v(24) " "Verilog HDL assignment warning at segmentAssignment.v(24): truncated value with size 32 to match size of target (1)" {  } { { "segmentAssignment.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/segmentAssignment.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542846051937 "|tpf|segmentAssignment:hoursinst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 segmentAssignment.v(25) " "Verilog HDL assignment warning at segmentAssignment.v(25): truncated value with size 32 to match size of target (1)" {  } { { "segmentAssignment.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/segmentAssignment.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542846051937 "|tpf|segmentAssignment:hoursinst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 segmentAssignment.v(26) " "Verilog HDL assignment warning at segmentAssignment.v(26): truncated value with size 32 to match size of target (1)" {  } { { "segmentAssignment.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/segmentAssignment.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542846051937 "|tpf|segmentAssignment:hoursinst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 segmentAssignment.v(27) " "Verilog HDL assignment warning at segmentAssignment.v(27): truncated value with size 32 to match size of target (1)" {  } { { "segmentAssignment.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/segmentAssignment.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542846051937 "|tpf|segmentAssignment:hoursinst"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hoursd\[6\] " "Net \"hoursd\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "hoursd\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052014 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hoursd\[5\] " "Net \"hoursd\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "hoursd\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052014 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hoursd\[4\] " "Net \"hoursd\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "hoursd\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052014 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mindecd\[6\] " "Net \"mindecd\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mindecd\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052014 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mindecd\[5\] " "Net \"mindecd\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mindecd\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052014 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mindecd\[4\] " "Net \"mindecd\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mindecd\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052014 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mind\[6\] " "Net \"mind\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mind\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052014 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mind\[5\] " "Net \"mind\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mind\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052014 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mind\[4\] " "Net \"mind\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mind\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052014 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secdecd\[6\] " "Net \"secdecd\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secdecd\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052014 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secdecd\[5\] " "Net \"secdecd\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secdecd\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052014 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secdecd\[4\] " "Net \"secdecd\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secdecd\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052014 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secd\[6\] " "Net \"secd\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secd\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052014 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secd\[5\] " "Net \"secd\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secd\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052014 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secd\[4\] " "Net \"secd\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secd\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052014 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1542846052014 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hoursd\[6\] " "Net \"hoursd\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "hoursd\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hoursd\[5\] " "Net \"hoursd\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "hoursd\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hoursd\[4\] " "Net \"hoursd\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "hoursd\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mindecd\[6\] " "Net \"mindecd\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mindecd\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mindecd\[5\] " "Net \"mindecd\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mindecd\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mindecd\[4\] " "Net \"mindecd\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mindecd\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mind\[6\] " "Net \"mind\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mind\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mind\[5\] " "Net \"mind\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mind\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mind\[4\] " "Net \"mind\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mind\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secdecd\[6\] " "Net \"secdecd\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secdecd\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secdecd\[5\] " "Net \"secdecd\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secdecd\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secdecd\[4\] " "Net \"secdecd\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secdecd\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secd\[6\] " "Net \"secd\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secd\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secd\[5\] " "Net \"secd\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secd\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secd\[4\] " "Net \"secd\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secd\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052016 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1542846052016 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hoursd\[6\] " "Net \"hoursd\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "hoursd\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052017 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hoursd\[5\] " "Net \"hoursd\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "hoursd\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052017 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hoursd\[4\] " "Net \"hoursd\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "hoursd\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052017 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mindecd\[6\] " "Net \"mindecd\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mindecd\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052017 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mindecd\[5\] " "Net \"mindecd\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mindecd\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052017 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mindecd\[4\] " "Net \"mindecd\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mindecd\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052017 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mind\[6\] " "Net \"mind\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mind\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052017 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mind\[5\] " "Net \"mind\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mind\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052017 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mind\[4\] " "Net \"mind\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mind\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052017 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secdecd\[6\] " "Net \"secdecd\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secdecd\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052017 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secdecd\[5\] " "Net \"secdecd\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secdecd\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052017 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secdecd\[4\] " "Net \"secdecd\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secdecd\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052017 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secd\[6\] " "Net \"secd\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secd\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052017 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secd\[5\] " "Net \"secd\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secd\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052017 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secd\[4\] " "Net \"secd\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secd\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052017 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1542846052017 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hoursd\[6\] " "Net \"hoursd\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "hoursd\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052018 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hoursd\[5\] " "Net \"hoursd\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "hoursd\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052018 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hoursd\[4\] " "Net \"hoursd\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "hoursd\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052018 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mindecd\[6\] " "Net \"mindecd\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mindecd\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052018 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mindecd\[5\] " "Net \"mindecd\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mindecd\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052018 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mindecd\[4\] " "Net \"mindecd\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mindecd\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052018 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mind\[6\] " "Net \"mind\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mind\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052018 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mind\[5\] " "Net \"mind\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mind\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052018 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mind\[4\] " "Net \"mind\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mind\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052018 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secdecd\[6\] " "Net \"secdecd\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secdecd\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052018 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secdecd\[5\] " "Net \"secdecd\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secdecd\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052018 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secdecd\[4\] " "Net \"secdecd\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secdecd\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052018 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secd\[6\] " "Net \"secd\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secd\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052018 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secd\[5\] " "Net \"secd\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secd\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052018 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secd\[4\] " "Net \"secd\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secd\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052018 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1542846052018 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hoursd\[6\] " "Net \"hoursd\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "hoursd\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052019 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hoursd\[5\] " "Net \"hoursd\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "hoursd\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052019 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hoursd\[4\] " "Net \"hoursd\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "hoursd\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052019 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mindecd\[6\] " "Net \"mindecd\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mindecd\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052019 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mindecd\[5\] " "Net \"mindecd\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mindecd\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052019 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mindecd\[4\] " "Net \"mindecd\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mindecd\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052019 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mind\[6\] " "Net \"mind\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mind\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052019 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mind\[5\] " "Net \"mind\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mind\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052019 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mind\[4\] " "Net \"mind\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mind\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052019 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secdecd\[6\] " "Net \"secdecd\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secdecd\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052019 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secdecd\[5\] " "Net \"secdecd\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secdecd\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052019 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secdecd\[4\] " "Net \"secdecd\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secdecd\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052019 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secd\[6\] " "Net \"secd\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secd\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052019 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secd\[5\] " "Net \"secd\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secd\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052019 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secd\[4\] " "Net \"secd\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secd\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052019 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1542846052019 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hoursd\[6\] " "Net \"hoursd\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "hoursd\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hoursd\[5\] " "Net \"hoursd\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "hoursd\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hoursd\[4\] " "Net \"hoursd\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "hoursd\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mindecd\[6\] " "Net \"mindecd\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mindecd\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mindecd\[5\] " "Net \"mindecd\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mindecd\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mindecd\[4\] " "Net \"mindecd\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mindecd\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mind\[6\] " "Net \"mind\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mind\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mind\[5\] " "Net \"mind\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mind\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mind\[4\] " "Net \"mind\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mind\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secdecd\[6\] " "Net \"secdecd\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secdecd\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secdecd\[5\] " "Net \"secdecd\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secdecd\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secdecd\[4\] " "Net \"secdecd\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secdecd\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secd\[6\] " "Net \"secd\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secd\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secd\[5\] " "Net \"secd\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secd\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secd\[4\] " "Net \"secd\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secd\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052020 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1542846052020 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hoursd\[6\] " "Net \"hoursd\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "hoursd\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hoursd\[5\] " "Net \"hoursd\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "hoursd\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hoursd\[4\] " "Net \"hoursd\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "hoursd\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mindecd\[6\] " "Net \"mindecd\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mindecd\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mindecd\[5\] " "Net \"mindecd\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mindecd\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mindecd\[4\] " "Net \"mindecd\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mindecd\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mind\[6\] " "Net \"mind\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mind\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mind\[5\] " "Net \"mind\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mind\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mind\[4\] " "Net \"mind\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mind\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secdecd\[6\] " "Net \"secdecd\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secdecd\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secdecd\[5\] " "Net \"secdecd\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secdecd\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secdecd\[4\] " "Net \"secdecd\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secdecd\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secd\[6\] " "Net \"secd\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secd\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secd\[5\] " "Net \"secd\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secd\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052022 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secd\[4\] " "Net \"secd\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secd\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542846052022 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1542846052022 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1542846053034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst5\|segments\[6\] " "Latch bin_to_segments:inst5\|segments\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto9:upcountto6_h\|Salida\[1\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto9:upcountto6_h\|Salida\[1\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542846053116 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542846053116 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst5\|segments\[5\] " "Latch bin_to_segments:inst5\|segments\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto9:upcountto6_h\|Salida\[2\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto9:upcountto6_h\|Salida\[2\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542846053116 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542846053116 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst5\|segments\[4\] " "Latch bin_to_segments:inst5\|segments\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto9:upcountto6_h\|Salida\[2\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto9:upcountto6_h\|Salida\[2\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542846053116 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542846053116 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst5\|segments\[3\] " "Latch bin_to_segments:inst5\|segments\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto9:upcountto6_h\|Salida\[1\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto9:upcountto6_h\|Salida\[1\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542846053117 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542846053117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst5\|segments\[2\] " "Latch bin_to_segments:inst5\|segments\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto9:upcountto6_h\|Salida\[2\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto9:upcountto6_h\|Salida\[2\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542846053117 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542846053117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst5\|segments\[1\] " "Latch bin_to_segments:inst5\|segments\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto9:upcountto6_h\|Salida\[1\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto9:upcountto6_h\|Salida\[1\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542846053117 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542846053117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst5\|segments\[0\] " "Latch bin_to_segments:inst5\|segments\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto9:upcountto6_h\|Salida\[1\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto9:upcountto6_h\|Salida\[1\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542846053120 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542846053120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst4\|segments\[6\] " "Latch bin_to_segments:inst4\|segments\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto6:upcountto6_m1\|Salida\[1\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto6:upcountto6_m1\|Salida\[1\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542846053120 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542846053120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst4\|segments\[5\] " "Latch bin_to_segments:inst4\|segments\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto6:upcountto6_m1\|Salida\[2\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto6:upcountto6_m1\|Salida\[2\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542846053121 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542846053121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst4\|segments\[4\] " "Latch bin_to_segments:inst4\|segments\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto6:upcountto6_m1\|Salida\[2\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto6:upcountto6_m1\|Salida\[2\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542846053121 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542846053121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst4\|segments\[3\] " "Latch bin_to_segments:inst4\|segments\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto6:upcountto6_m1\|Salida\[1\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto6:upcountto6_m1\|Salida\[1\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542846053121 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542846053121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst4\|segments\[2\] " "Latch bin_to_segments:inst4\|segments\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto6:upcountto6_m1\|Salida\[2\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto6:upcountto6_m1\|Salida\[2\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542846053122 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542846053122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst4\|segments\[1\] " "Latch bin_to_segments:inst4\|segments\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto6:upcountto6_m1\|Salida\[1\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto6:upcountto6_m1\|Salida\[1\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542846053122 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542846053122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst4\|segments\[0\] " "Latch bin_to_segments:inst4\|segments\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto6:upcountto6_m1\|Salida\[1\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto6:upcountto6_m1\|Salida\[1\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542846053122 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542846053122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst3\|segments\[6\] " "Latch bin_to_segments:inst3\|segments\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto9:upcountto9_m0\|Salida\[1\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto9:upcountto9_m0\|Salida\[1\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542846053122 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542846053122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst3\|segments\[5\] " "Latch bin_to_segments:inst3\|segments\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto9:upcountto9_m0\|Salida\[2\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto9:upcountto9_m0\|Salida\[2\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542846053123 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542846053123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst3\|segments\[4\] " "Latch bin_to_segments:inst3\|segments\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto9:upcountto9_m0\|Salida\[2\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto9:upcountto9_m0\|Salida\[2\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542846053123 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542846053123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst3\|segments\[3\] " "Latch bin_to_segments:inst3\|segments\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto9:upcountto9_m0\|Salida\[1\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto9:upcountto9_m0\|Salida\[1\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542846053123 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542846053123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst3\|segments\[2\] " "Latch bin_to_segments:inst3\|segments\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto9:upcountto9_m0\|Salida\[2\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto9:upcountto9_m0\|Salida\[2\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542846053123 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542846053123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst3\|segments\[1\] " "Latch bin_to_segments:inst3\|segments\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto9:upcountto9_m0\|Salida\[1\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto9:upcountto9_m0\|Salida\[1\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542846053124 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542846053124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst3\|segments\[0\] " "Latch bin_to_segments:inst3\|segments\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto9:upcountto9_m0\|Salida\[1\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto9:upcountto9_m0\|Salida\[1\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542846053124 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542846053124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst2\|segments\[6\] " "Latch bin_to_segments:inst2\|segments\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto6:upcountto6_s1\|Salida\[1\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto6:upcountto6_s1\|Salida\[1\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542846053124 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542846053124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst2\|segments\[5\] " "Latch bin_to_segments:inst2\|segments\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto6:upcountto6_s1\|Salida\[2\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto6:upcountto6_s1\|Salida\[2\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542846053125 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542846053125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst2\|segments\[4\] " "Latch bin_to_segments:inst2\|segments\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto6:upcountto6_s1\|Salida\[2\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto6:upcountto6_s1\|Salida\[2\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542846053125 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542846053125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst2\|segments\[3\] " "Latch bin_to_segments:inst2\|segments\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto6:upcountto6_s1\|Salida\[1\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto6:upcountto6_s1\|Salida\[1\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542846053125 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542846053125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst2\|segments\[2\] " "Latch bin_to_segments:inst2\|segments\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto6:upcountto6_s1\|Salida\[2\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto6:upcountto6_s1\|Salida\[2\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542846053125 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542846053125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst2\|segments\[1\] " "Latch bin_to_segments:inst2\|segments\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto6:upcountto6_s1\|Salida\[1\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto6:upcountto6_s1\|Salida\[1\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542846053126 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542846053126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst2\|segments\[0\] " "Latch bin_to_segments:inst2\|segments\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto6:upcountto6_s1\|Salida\[1\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto6:upcountto6_s1\|Salida\[1\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542846053126 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542846053126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst1\|segments\[6\] " "Latch bin_to_segments:inst1\|segments\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto9:upcountto9_s0\|Salida\[1\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto9:upcountto9_s0\|Salida\[1\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542846053126 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542846053126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst1\|segments\[5\] " "Latch bin_to_segments:inst1\|segments\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto9:upcountto9_s0\|Salida\[2\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto9:upcountto9_s0\|Salida\[2\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542846053127 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542846053127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst1\|segments\[4\] " "Latch bin_to_segments:inst1\|segments\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto9:upcountto9_s0\|Salida\[2\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto9:upcountto9_s0\|Salida\[2\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542846053127 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542846053127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst1\|segments\[3\] " "Latch bin_to_segments:inst1\|segments\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto9:upcountto9_s0\|Salida\[1\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto9:upcountto9_s0\|Salida\[1\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542846053127 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542846053127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst1\|segments\[2\] " "Latch bin_to_segments:inst1\|segments\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto9:upcountto9_s0\|Salida\[2\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto9:upcountto9_s0\|Salida\[2\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542846053127 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542846053127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst1\|segments\[1\] " "Latch bin_to_segments:inst1\|segments\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto9:upcountto9_s0\|Salida\[1\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto9:upcountto9_s0\|Salida\[1\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542846053128 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542846053128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst1\|segments\[0\] " "Latch bin_to_segments:inst1\|segments\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto9:upcountto9_s0\|Salida\[1\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto9:upcountto9_s0\|Salida\[1\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542846053128 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542846053128 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bin_to_segments:inst4\|segments\[6\] " "LATCH primitive \"bin_to_segments:inst4\|segments\[6\]\" is permanently enabled" {  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542846053376 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bin_to_segments:inst4\|segments\[5\] " "LATCH primitive \"bin_to_segments:inst4\|segments\[5\]\" is permanently enabled" {  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542846053376 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bin_to_segments:inst4\|segments\[4\] " "LATCH primitive \"bin_to_segments:inst4\|segments\[4\]\" is permanently enabled" {  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542846053376 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bin_to_segments:inst4\|segments\[3\] " "LATCH primitive \"bin_to_segments:inst4\|segments\[3\]\" is permanently enabled" {  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542846053376 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bin_to_segments:inst4\|segments\[2\] " "LATCH primitive \"bin_to_segments:inst4\|segments\[2\]\" is permanently enabled" {  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542846053376 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bin_to_segments:inst4\|segments\[1\] " "LATCH primitive \"bin_to_segments:inst4\|segments\[1\]\" is permanently enabled" {  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542846053377 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bin_to_segments:inst4\|segments\[0\] " "LATCH primitive \"bin_to_segments:inst4\|segments\[0\]\" is permanently enabled" {  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542846053377 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bin_to_segments:inst2\|segments\[6\] " "LATCH primitive \"bin_to_segments:inst2\|segments\[6\]\" is permanently enabled" {  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542846053377 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bin_to_segments:inst2\|segments\[5\] " "LATCH primitive \"bin_to_segments:inst2\|segments\[5\]\" is permanently enabled" {  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542846053377 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bin_to_segments:inst2\|segments\[4\] " "LATCH primitive \"bin_to_segments:inst2\|segments\[4\]\" is permanently enabled" {  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542846053377 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bin_to_segments:inst2\|segments\[3\] " "LATCH primitive \"bin_to_segments:inst2\|segments\[3\]\" is permanently enabled" {  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542846053377 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bin_to_segments:inst2\|segments\[2\] " "LATCH primitive \"bin_to_segments:inst2\|segments\[2\]\" is permanently enabled" {  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542846053377 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bin_to_segments:inst2\|segments\[1\] " "LATCH primitive \"bin_to_segments:inst2\|segments\[1\]\" is permanently enabled" {  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542846053377 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bin_to_segments:inst2\|segments\[0\] " "LATCH primitive \"bin_to_segments:inst2\|segments\[0\]\" is permanently enabled" {  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542846053377 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_Ro\[0\] GND " "Pin \"VGA_Ro\[0\]\" is stuck at GND" {  } { { "tpf.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542846053451 "|tpf|VGA_Ro[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_Ro\[1\] GND " "Pin \"VGA_Ro\[1\]\" is stuck at GND" {  } { { "tpf.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542846053451 "|tpf|VGA_Ro[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_Ro\[3\] GND " "Pin \"VGA_Ro\[3\]\" is stuck at GND" {  } { { "tpf.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542846053451 "|tpf|VGA_Ro[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_Go\[0\] GND " "Pin \"VGA_Go\[0\]\" is stuck at GND" {  } { { "tpf.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542846053451 "|tpf|VGA_Go[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_Go\[1\] GND " "Pin \"VGA_Go\[1\]\" is stuck at GND" {  } { { "tpf.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542846053451 "|tpf|VGA_Go[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_Go\[2\] GND " "Pin \"VGA_Go\[2\]\" is stuck at GND" {  } { { "tpf.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542846053451 "|tpf|VGA_Go[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_Bo\[0\] GND " "Pin \"VGA_Bo\[0\]\" is stuck at GND" {  } { { "tpf.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542846053451 "|tpf|VGA_Bo[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_Bo\[1\] GND " "Pin \"VGA_Bo\[1\]\" is stuck at GND" {  } { { "tpf.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542846053451 "|tpf|VGA_Bo[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_Bo\[2\] GND " "Pin \"VGA_Bo\[2\]\" is stuck at GND" {  } { { "tpf.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542846053451 "|tpf|VGA_Bo[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_Bo\[3\] GND " "Pin \"VGA_Bo\[3\]\" is stuck at GND" {  } { { "tpf.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542846053451 "|tpf|VGA_Bo[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1542846053451 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1542846053581 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/output_files/TPfinalelectro3.map.smsg " "Generated suppressed messages file C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/output_files/TPfinalelectro3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542846054523 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1542846054740 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542846054740 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "391 " "Implemented 391 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1542846054853 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1542846054853 ""} { "Info" "ICUT_CUT_TM_LCELLS" "371 " "Implemented 371 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1542846054853 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1542846054853 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 239 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 239 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542846054913 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 21 16:20:54 2018 " "Processing ended: Wed Nov 21 16:20:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542846054913 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542846054913 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542846054913 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542846054913 ""}
