loadCdf -file "E:/FYP/FPGA_XILINX 2/tflipflop/jk_flipflop_withoutdflipflop/jk_flipflop_withoutdflipflop.ipf"
setMode -pff
generate
exit
