Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sat Sep 27 11:44:33 2025
| Host         : super-test running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_design_analysis -file ./report/activation_accelerator_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xck26
| Design State : Routed
---------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Router Initial Congestion
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                                               Path #1                                                                                               |
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               | 10.000                                                                                                                                                                                              |
| Path Delay                | 6.809                                                                                                                                                                                               |
| Logic Delay               | 3.519(52%)                                                                                                                                                                                          |
| Net Delay                 | 3.290(48%)                                                                                                                                                                                          |
| Clock Skew                | -0.014                                                                                                                                                                                              |
| Slack                     | 3.186                                                                                                                                                                                               |
| Clock Uncertainty         | 0.035                                                                                                                                                                                               |
| Clock Relationship        | Safely Timed                                                                                                                                                                                        |
| Clock Delay Group         | Same Clock                                                                                                                                                                                          |
| Logic Levels              | 24                                                                                                                                                                                                  |
| Routes                    | 5                                                                                                                                                                                                   |
| Logical Path              | FDRE/C-(7)-LUT2-(1)-CARRY8-CARRY8-CARRY8-CARRY8-LUT2-(1)-CARRY8-CARRY8-CARRY8-CARRY8-LUT2-(1)-CARRY8-CARRY8-CARRY8-CARRY8-LUT2-(1)-CARRY8-CARRY8-CARRY8-CARRY8-LUT3-(1)-CARRY8-CARRY8-CARRY8-FDRE/D |
| Start Point Clock         | ap_clk                                                                                                                                                                                              |
| End Point Clock           | ap_clk                                                                                                                                                                                              |
| DSP Block                 | None                                                                                                                                                                                                |
| RAM Registers             | None-None                                                                                                                                                                                           |
| IO Crossings              | 0                                                                                                                                                                                                   |
| SLR Crossings             | 0                                                                                                                                                                                                   |
| PBlocks                   | 0                                                                                                                                                                                                   |
| High Fanout               | 7                                                                                                                                                                                                   |
| Dont Touch                | 0                                                                                                                                                                                                   |
| Mark Debug                | 0                                                                                                                                                                                                   |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                              |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                              |
| Start Point Pin           | din1_buf1_reg[0]/C                                                                                                                                                                                  |
| End Point Pin             | opt_has_pipe.first_q_reg[23]/D                                                                                                                                                                      |
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (2818, 498)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+---+----+-----+-----+----+----+----+----+----+----+----+----+----+----+----+-----+-----+-----+----+
| End Point Clock | Requirement |  1 | 3 |  5 |  6  |  7  |  8 |  9 | 10 | 11 | 12 | 15 | 16 | 18 | 19 | 20 | 21 |  22 |  23 |  24 | 25 |
+-----------------+-------------+----+---+----+-----+-----+----+----+----+----+----+----+----+----+----+----+----+-----+-----+-----+----+
| ap_clk          | 10.000ns    | 10 | 1 | 54 | 122 | 116 | 27 | 27 | 41 | 43 |  9 |  6 |  5 |  4 | 13 | 26 | 46 | 157 | 153 | 125 | 15 |
+-----------------+-------------+----+---+----+-----+-----+----+----+----+----+----+----+----+----+----+----+----+-----+-----+-----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Router Initial Congestion
----------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+-------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names | Sub Windows |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+-------------+
* No effective congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


