Info: Generated by version: 23.4.1 build 205
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed.qsys --synthesis=VERILOG --output-directory=/tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/pcie_ed --family="Agilex 5" --part=A5ED065BB32AE4SR0
Progress: Loading 0002_intel_pcie_gts_0_gen/pcie_ed.qsys
Progress: Reading input file
Progress: Parameterizing module MEM0
Progress: Parameterizing module dut
Progress: Parameterizing module iopll0
Progress: Parameterizing module pio0
Progress: Parameterizing module resetIP
Progress: Parameterizing module srcssIP
Progress: Parameterizing module syspll_inst
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: pcie_ed.dut.i_flux_clk: Interface has no signals
Component Instantiation Warning: pcie_ed.iopll0: Warnings found in IP parameterization.
Component Instantiation Warning: pcie_ed.pio0: Warnings found in IP parameterization.
Warning: pcie_ed.pio0.ninit_done: No synchronous edges, but has associated clock
Warning: pcie_ed.dut: dut.p0_lite_csr must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: pcie_ed.dut: dut.p0_app_ss_st_rx_tuser_halt must be exported, or connected to a matching conduit as it has unconnected inputs.
Info: pcie_ed: "Transforming system: pcie_ed"
Info: Interconnect is inserted between master pio0.pio_master and slave MEM0.s1 because the master has address signal 64 bit wide, but the slave is 8 bit wide.
Info: Interconnect is inserted between master pio0.pio_master and slave MEM0.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master pio0.pio_master and slave MEM0.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master pio0.pio_master and slave MEM0.s1 because the master has response signal 2 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master pio0.pio_master and slave MEM0.s1 because the master has burstcount signal 4 bit wide, but the slave is 0 bit wide.
Info: pcie_ed: "Naming system components in system: pcie_ed"
Info: pcie_ed: "Processing generation queue"
Info: pcie_ed: "Generating: pcie_ed"
Info: pcie_ed: "Generating: pcie_ed_MEM0"
Info: pcie_ed: "Generating: pcie_ed_dut"
Info: pcie_ed: "Generating: pcie_ed_iopll0"
Info: pcie_ed: "Generating: pcie_ed_pio0"
Info: pcie_ed: "Generating: pcie_ed_resetIP"
Info: pcie_ed: "Generating: pcie_ed_srcssIP"
Info: pcie_ed: "Generating: pcie_ed_syspll"
Info: pcie_ed: "Generating: pcie_ed_altera_mm_interconnect_1920_574ptny"
Info: pcie_ed: "Generating: altera_reset_controller"
Info: pcie_ed: "Generating: pcie_ed_altera_merlin_master_translator_192_lykd4la"
Info: pcie_ed: "Generating: pcie_ed_altera_merlin_slave_translator_191_x56fcki"
Info: pcie_ed: "Generating: pcie_ed_altera_merlin_master_agent_1921_2inlndi"
Info: pcie_ed: "Generating: pcie_ed_altera_merlin_slave_agent_1921_b6r3djy"
Info: pcie_ed: "Generating: pcie_ed_altera_avalon_sc_fifo_1931_fzgstwy"
Info: pcie_ed: "Generating: pcie_ed_altera_merlin_router_1921_3x2ld6i"
Info: pcie_ed: "Generating: pcie_ed_altera_merlin_router_1921_xl25uli"
Info: pcie_ed: "Generating: pcie_ed_altera_merlin_burst_adapter_1931_isablti"
Info: my_altera_avalon_st_pipeline_stage: "Generating: my_altera_avalon_st_pipeline_stage"
Info: pcie_ed: "Generating: pcie_ed_altera_merlin_demultiplexer_1921_4qvfzsi"
Info: pcie_ed: "Generating: pcie_ed_altera_merlin_multiplexer_1922_567o7mq"
Info: pcie_ed: "Generating: pcie_ed_altera_merlin_multiplexer_1922_4yjgsfq"
Info: pcie_ed: "Generating: pcie_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1931_3dloaiq"
Info: pcie_ed: "Generating: pcie_ed_altera_avalon_st_pipeline_stage_1930_bv2ucky"
Info: pcie_ed: Done "pcie_ed" with 23 modules, 29 files
Info: Finished: Create HDL design files for synthesis
