
Qflow static timing analysis logfile appended on Thu Apr 10 02:05:23 IST 2025
Converting qrouter output to vesta delay format
Running rc2dly -r sincos.rc -l /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib -d sincos.dly
Converting qrouter output to SPEF delay format
Running rc2dly -D : -r sincos.rc -l /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib -d sincos.spef
Converting qrouter output to SDF delay format
Running rc2dly -r sincos.rc -l /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib -d sincos.sdf
Running vesta static timing analysis with back-annotated extracted wire delays
vesta -c -d sincos.dly --long sincos.rtlnopwr.v /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib
----------------------------------------------
Vesta static timing analysis tool
for qflow 1.3.17
(c) 2013-2018 Tim Edwards, Open Circuit Design
----------------------------------------------

Parsing library "osu035_stdcells"
End of library at line 6636
Parsing module "sincos"
Lib read /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib:  Processed 6637 lines.
Verilog netlist read:  Processed 1764 lines.
Number of paths analyzed:  197

Top 20 maximum delay paths:
Path DFFPOSX1_90/CLK to DFFPOSX1_152/D delay 2412.61 ps
      2.4 ps      clk_bF_buf8:   CLKBUF1_5/Y ->  DFFPOSX1_90/CLK
    344.6 ps          x_6__7_: DFFPOSX1_90/Q ->     BUFX4_15/A
    590.0 ps  x_6__7_bF_buf0_:    BUFX4_15/Y ->      INVX4_5/A
    791.9 ps            _869_:     INVX4_5/Y ->    NOR2X1_46/A
    979.8 ps            _881_:   NOR2X1_46/Y ->    NOR2X1_47/B
   1247.2 ps            _882_:   NOR2X1_47/Y ->  OAI21X1_103/C
   1456.2 ps            _918_: OAI21X1_103/Y ->     INVX1_72/A
   1578.6 ps            _922_:    INVX1_72/Y ->   AOI22X1_10/D
   1693.7 ps            _923_:  AOI22X1_10/Y ->  OAI21X1_106/B
   1814.4 ps            _926_: OAI21X1_106/Y ->    NAND3X1_7/B
   1947.6 ps            _933_:   NAND3X1_7/Y ->   NAND2X1_84/A
   2045.8 ps          _13__7_:  NAND2X1_84/Y -> DFFPOSX1_152/D

   clock skew at destination = 36.6291
   setup at destination = 330.216

Path DFFPOSX1_82/CLK to DFFPOSX1_144/D delay 2412.2 ps
      4.2 ps  clk_bF_buf12:   CLKBUF1_1/Y ->  DFFPOSX1_82/CLK
    516.8 ps       x_5__7_: DFFPOSX1_82/Q ->      INVX4_6/A
    789.5 ps         _960_:     INVX4_6/Y ->    NOR2X1_60/A
    987.9 ps         _972_:   NOR2X1_60/Y ->    NOR2X1_61/B
   1256.5 ps         _973_:   NOR2X1_61/Y ->  OAI21X1_128/C
   1466.2 ps        _1009_: OAI21X1_128/Y ->     INVX1_88/A
   1588.8 ps        _1013_:    INVX1_88/Y ->   AOI22X1_14/D
   1703.2 ps        _1014_:  AOI22X1_14/Y ->  OAI21X1_131/B
   1824.4 ps        _1017_: OAI21X1_131/Y ->    NAND3X1_8/B
   1957.3 ps        _1024_:   NAND3X1_8/Y ->  NAND2X1_101/A
   2057.0 ps       _12__7_: NAND2X1_101/Y -> DFFPOSX1_144/D

   clock skew at destination = 19.0228
   setup at destination = 336.208

Path DFFPOSX1_74/CLK to DFFPOSX1_136/D delay 2403.19 ps
      4.3 ps  clk_bF_buf7:   CLKBUF1_6/Y ->  DFFPOSX1_74/CLK
    441.7 ps      x_4__7_: DFFPOSX1_74/Q ->      INVX2_5/A
    690.5 ps        _784_:     INVX2_5/Y ->   NAND2X1_58/A
    843.0 ps        _786_:  NAND2X1_58/Y ->   NAND2X1_60/B
   1165.4 ps        _788_:  NAND2X1_60/Y ->    NOR2X1_40/B
   1373.9 ps        _822_:   NOR2X1_40/Y ->    NAND3X1_5/B
   1538.2 ps        _823_:   NAND3X1_5/Y ->   NAND2X1_66/B
   1706.0 ps        _825_:  NAND2X1_66/Y ->   AOI21X1_13/A
   1843.9 ps        _844_:  AOI21X1_13/Y ->   OAI21X1_86/A
   1961.8 ps        _847_:  OAI21X1_86/Y ->   NAND2X1_67/B
   2045.5 ps      _11__7_:  NAND2X1_67/Y -> DFFPOSX1_136/D

   clock skew at destination = 19.0736
   setup at destination = 338.67

Path DFFPOSX1_136/CLK to DFFPOSX1_90/D delay 2396.39 ps
      9.7 ps     clk_bF_buf12:    CLKBUF1_1/Y -> DFFPOSX1_136/CLK
    343.1 ps          y_5__7_: DFFPOSX1_136/Q ->     BUFX4_26/A
    550.7 ps  y_5__7_bF_buf1_:     BUFX4_26/Y ->     INVX2_26/A
    760.3 ps            _349_:     INVX2_26/Y ->  NAND2X1_183/A
    911.2 ps            _356_:  NAND2X1_183/Y ->  NAND2X1_184/B
   1104.6 ps            _357_:  NAND2X1_184/Y ->  NAND2X1_186/B
   1243.6 ps            _373_:  NAND2X1_186/Y ->  OAI21X1_242/B
   1457.6 ps            _374_:  OAI21X1_242/Y ->   AOI22X1_28/C
   1660.9 ps            _397_:   AOI22X1_28/Y ->  OAI21X1_254/B
   1804.0 ps            _410_:  OAI21X1_254/Y ->   NAND3X1_18/B
   1941.7 ps            _414_:   NAND3X1_18/Y ->  NAND2X1_192/A
   2041.1 ps           _4__7_:  NAND2X1_192/Y ->  DFFPOSX1_90/D

   clock skew at destination = 19.0228
   setup at destination = 336.294

Path DFFPOSX1_144/CLK to DFFPOSX1_98/D delay 2380.75 ps
      5.3 ps      clk_bF_buf8:    CLKBUF1_5/Y -> DFFPOSX1_144/CLK
    344.8 ps          y_6__7_: DFFPOSX1_144/Q ->     BUFX4_19/A
    569.0 ps  y_6__7_bF_buf0_:     BUFX4_19/Y ->      INVX4_8/A
    761.0 ps            _126_:      INVX4_8/Y ->  NAND2X1_142/A
    897.1 ps            _141_:  NAND2X1_142/Y ->  NAND2X1_143/B
   1088.2 ps            _142_:  NAND2X1_143/Y ->  NAND2X1_145/B
   1226.8 ps            _158_:  NAND2X1_145/Y ->  OAI21X1_183/B
   1441.3 ps            _159_:  OAI21X1_183/Y ->   AOI22X1_18/C
   1645.1 ps            _177_:   AOI22X1_18/Y ->  OAI21X1_197/B
   1788.5 ps            _197_:  OAI21X1_197/Y ->   NAND3X1_13/B
   1926.1 ps            _201_:   NAND3X1_13/Y ->  NAND2X1_148/A
   2025.3 ps           _5__7_:  NAND2X1_148/Y ->  DFFPOSX1_98/D

   clock skew at destination = 19.0488
   setup at destination = 336.358

Path DFFPOSX1_74/CLK to DFFPOSX1_135/D delay 2380.24 ps
      4.3 ps  clk_bF_buf7:   CLKBUF1_6/Y ->  DFFPOSX1_74/CLK
    441.7 ps      x_4__7_: DFFPOSX1_74/Q ->      INVX2_5/A
    690.5 ps        _784_:     INVX2_5/Y ->   NAND2X1_58/A
    843.0 ps        _786_:  NAND2X1_58/Y ->   NAND2X1_60/B
   1165.4 ps        _788_:  NAND2X1_60/Y ->    NOR2X1_40/B
   1373.9 ps        _822_:   NOR2X1_40/Y ->    NAND3X1_5/B
   1538.2 ps        _823_:   NAND3X1_5/Y ->   NAND2X1_66/B
   1706.2 ps        _825_:  NAND2X1_66/Y ->     MUX2X1_1/B
   1877.5 ps        _826_:    MUX2X1_1/Y ->   XNOR2X1_31/A
   2022.9 ps      _11__6_:  XNOR2X1_31/Y -> DFFPOSX1_135/D

   clock skew at destination = 19.0736
   setup at destination = 338.254

Path DFFPOSX1_111/CLK to DFFPOSX1_66/D delay 2354.96 ps
      6.0 ps  clk_bF_buf1:   CLKBUF1_12/Y -> DFFPOSX1_111/CLK
    467.9 ps      y_2__7_: DFFPOSX1_111/Q ->      INVX4_7/A
    665.5 ps        _105_:      INVX4_7/Y ->  NAND2X1_220/B
    818.8 ps        _533_:  NAND2X1_220/Y ->  NAND2X1_222/A
   1186.0 ps        _535_:  NAND2X1_222/Y ->  NAND2X1_225/B
   1382.2 ps        _548_:  NAND2X1_225/Y ->  OAI21X1_295/A
   1562.1 ps        _549_:  OAI21X1_295/Y ->   AOI21X1_70/C
   1685.4 ps        _556_:   AOI21X1_70/Y ->   OAI22X1_12/B
   1864.2 ps        _558_:   OAI22X1_12/Y ->    XOR2X1_34/A
   2017.4 ps       _1__7_:    XOR2X1_34/Y ->  DFFPOSX1_66/D

   clock skew at destination = -0.731433
   setup at destination = 338.276

Path DFFPOSX1_144/CLK to DFFPOSX1_96/D delay 2352.06 ps
      5.3 ps      clk_bF_buf8:    CLKBUF1_5/Y -> DFFPOSX1_144/CLK
    344.8 ps          y_6__7_: DFFPOSX1_144/Q ->     BUFX4_19/A
    569.0 ps  y_6__7_bF_buf0_:     BUFX4_19/Y ->      INVX4_8/A
    761.0 ps            _126_:      INVX4_8/Y ->  NAND2X1_142/A
    897.1 ps            _141_:  NAND2X1_142/Y ->  NAND2X1_143/B
   1088.2 ps            _142_:  NAND2X1_143/Y ->  NAND2X1_145/B
   1226.8 ps            _158_:  NAND2X1_145/Y ->  OAI21X1_183/B
   1441.4 ps            _159_:  OAI21X1_183/Y ->   AOI21X1_39/A
   1617.8 ps            _163_:   AOI21X1_39/Y ->     AND2X2_9/A
   1807.7 ps            _164_:     AND2X2_9/Y ->  OAI21X1_185/B
   1907.2 ps            _166_:  OAI21X1_185/Y ->  OAI21X1_186/C
   1994.8 ps           _5__5_:  OAI21X1_186/Y ->  DFFPOSX1_96/D

   clock skew at destination = 19.0488
   setup at destination = 338.177

Path DFFPOSX1_90/CLK to DFFPOSX1_151/D delay 2343.06 ps
      2.4 ps      clk_bF_buf8:   CLKBUF1_5/Y ->  DFFPOSX1_90/CLK
    344.6 ps          x_6__7_: DFFPOSX1_90/Q ->     BUFX4_15/A
    590.0 ps  x_6__7_bF_buf0_:    BUFX4_15/Y ->      INVX4_5/A
    791.9 ps            _869_:     INVX4_5/Y ->    NOR2X1_46/A
    979.8 ps            _881_:   NOR2X1_46/Y ->    NOR2X1_47/B
   1247.2 ps            _882_:   NOR2X1_47/Y ->  OAI21X1_103/C
   1456.2 ps            _918_: OAI21X1_103/Y ->  OAI21X1_104/A
   1648.4 ps            _919_: OAI21X1_104/Y ->     MUX2X1_4/B
   1826.3 ps            _920_:    MUX2X1_4/Y ->   XNOR2X1_37/A
   1972.5 ps          _13__6_:  XNOR2X1_37/Y -> DFFPOSX1_151/D

   clock skew at destination = 36.6291
   setup at destination = 333.914

Path DFFPOSX1_136/CLK to DFFPOSX1_89/D delay 2341.57 ps
      9.7 ps     clk_bF_buf12:    CLKBUF1_1/Y -> DFFPOSX1_136/CLK
    343.1 ps          y_5__7_: DFFPOSX1_136/Q ->     BUFX4_26/A
    550.7 ps  y_5__7_bF_buf1_:     BUFX4_26/Y ->     INVX2_26/A
    760.3 ps            _349_:     INVX2_26/Y ->  NAND2X1_183/A
    911.2 ps            _356_:  NAND2X1_183/Y ->  NAND2X1_184/B
   1104.6 ps            _357_:  NAND2X1_184/Y ->  NAND2X1_186/B
   1243.6 ps            _373_:  NAND2X1_186/Y ->  OAI21X1_242/B
   1457.6 ps            _374_:  OAI21X1_242/Y ->   AOI22X1_28/C
   1660.8 ps            _397_:   AOI22X1_28/Y ->   NOR2X1_138/B
   1779.6 ps            _398_:   NOR2X1_138/Y ->  OAI21X1_248/B
   1896.7 ps            _403_:  OAI21X1_248/Y ->  OAI21X1_252/C
   1987.6 ps           _4__6_:  OAI21X1_252/Y ->  DFFPOSX1_89/D

   clock skew at destination = 19.0228
   setup at destination = 334.937

Path DFFPOSX1_82/CLK to DFFPOSX1_143/D delay 2340.53 ps
      4.2 ps  clk_bF_buf12:   CLKBUF1_1/Y ->  DFFPOSX1_82/CLK
    516.8 ps       x_5__7_: DFFPOSX1_82/Q ->      INVX4_6/A
    789.5 ps         _960_:     INVX4_6/Y ->    NOR2X1_60/A
    987.9 ps         _972_:   NOR2X1_60/Y ->    NOR2X1_61/B
   1256.5 ps         _973_:   NOR2X1_61/Y ->  OAI21X1_128/C
   1466.2 ps        _1009_: OAI21X1_128/Y ->  OAI21X1_129/A
   1659.1 ps        _1010_: OAI21X1_129/Y ->     MUX2X1_7/B
   1836.4 ps        _1011_:    MUX2X1_7/Y ->   XNOR2X1_43/A
   1983.2 ps       _12__6_:  XNOR2X1_43/Y -> DFFPOSX1_143/D

   clock skew at destination = 19.0228
   setup at destination = 338.291

Path DFFPOSX1_62/CLK to DFFPOSX1_74/D delay 2337.28 ps
      2.5 ps  clk_bF_buf4:   CLKBUF1_9/Y -> DFFPOSX1_62/CLK
    354.5 ps      x_3__3_: DFFPOSX1_62/Q ->    INVX1_97/A
    578.4 ps       _1034_:    INVX1_97/Y -> NAND2X1_166/B
    805.5 ps        _267_: NAND2X1_166/Y -> NAND2X1_168/A
   1102.0 ps        _269_: NAND2X1_168/Y -> NAND2X1_172/B
   1266.0 ps        _297_: NAND2X1_172/Y -> OAI21X1_220/A
   1451.2 ps        _299_: OAI21X1_220/Y ->  AOI22X1_25/D
   1633.5 ps        _309_:  AOI22X1_25/Y ->  AOI21X1_51/A
   1774.8 ps        _333_:  AOI21X1_51/Y -> OAI21X1_232/B
   1894.2 ps        _334_: OAI21X1_232/Y -> NAND2X1_175/B
   1979.0 ps       _2__7_: NAND2X1_175/Y -> DFFPOSX1_74/D

   clock skew at destination = 19.7809
   setup at destination = 338.452

Path DFFPOSX1_144/CLK to DFFPOSX1_97/D delay 2325.89 ps
      5.3 ps      clk_bF_buf8:    CLKBUF1_5/Y -> DFFPOSX1_144/CLK
    344.8 ps          y_6__7_: DFFPOSX1_144/Q ->     BUFX4_19/A
    569.0 ps  y_6__7_bF_buf0_:     BUFX4_19/Y ->      INVX4_8/A
    761.0 ps            _126_:      INVX4_8/Y ->  NAND2X1_142/A
    897.1 ps            _141_:  NAND2X1_142/Y ->  NAND2X1_143/B
   1088.2 ps            _142_:  NAND2X1_143/Y ->  NAND2X1_145/B
   1226.8 ps            _158_:  NAND2X1_145/Y ->  OAI21X1_183/B
   1441.3 ps            _159_:  OAI21X1_183/Y ->   AOI22X1_18/C
   1645.1 ps            _177_:   AOI22X1_18/Y ->   NOR2X1_108/B
   1763.4 ps            _178_:   NOR2X1_108/Y ->  OAI21X1_190/B
   1880.7 ps            _185_:  OAI21X1_190/Y ->  OAI21X1_195/C
   1971.9 ps           _5__6_:  OAI21X1_195/Y ->  DFFPOSX1_97/D

   clock skew at destination = 19.0488
   setup at destination = 334.919

Path DFFPOSX1_62/CLK to DFFPOSX1_73/D delay 2316.94 ps
      2.5 ps  clk_bF_buf4:   CLKBUF1_9/Y -> DFFPOSX1_62/CLK
    354.5 ps      x_3__3_: DFFPOSX1_62/Q ->    INVX1_97/A
    578.4 ps       _1034_:    INVX1_97/Y -> NAND2X1_166/B
    805.5 ps        _267_: NAND2X1_166/Y -> NAND2X1_168/A
   1102.0 ps        _269_: NAND2X1_168/Y -> NAND2X1_172/B
   1266.0 ps        _297_: NAND2X1_172/Y -> OAI21X1_220/A
   1451.2 ps        _299_: OAI21X1_220/Y ->  AOI22X1_25/D
   1633.4 ps        _309_:  AOI22X1_25/Y ->   MUX2X1_10/A
   1812.8 ps        _313_:   MUX2X1_10/Y ->  XNOR2X1_81/A
   1958.9 ps       _2__6_:  XNOR2X1_81/Y -> DFFPOSX1_73/D

   clock skew at destination = 19.7809
   setup at destination = 338.221

Path DFFPOSX1_66/CLK to DFFPOSX1_128/D delay 2300.45 ps
      2.9 ps  clk_bF_buf4:   CLKBUF1_9/Y ->  DFFPOSX1_66/CLK
    396.1 ps      x_3__7_: DFFPOSX1_66/Q ->     INVX2_12/A
    600.4 ps       _1069_:    INVX2_12/Y ->  NAND2X1_114/A
    740.5 ps       _1071_: NAND2X1_114/Y ->  NAND2X1_116/B
   1062.9 ps       _1073_: NAND2X1_116/Y ->    NOR2X1_84/B
   1270.5 ps         _41_:   NOR2X1_84/Y ->   NAND3X1_10/B
   1434.5 ps         _42_:  NAND3X1_10/Y ->  NAND2X1_122/B
   1602.0 ps         _44_: NAND2X1_122/Y ->   AOI21X1_28/A
   1740.0 ps         _63_:  AOI21X1_28/Y ->  OAI21X1_163/A
   1858.4 ps         _66_: OAI21X1_163/Y ->  NAND2X1_123/B
   1942.0 ps      _10__7_: NAND2X1_123/Y -> DFFPOSX1_128/D

   clock skew at destination = 19.7809
   setup at destination = 338.627

Path DFFPOSX1_136/CLK to DFFPOSX1_88/D delay 2277.29 ps
      9.7 ps     clk_bF_buf12:    CLKBUF1_1/Y -> DFFPOSX1_136/CLK
    343.1 ps          y_5__7_: DFFPOSX1_136/Q ->     BUFX4_26/A
    550.7 ps  y_5__7_bF_buf1_:     BUFX4_26/Y ->     INVX2_26/A
    760.3 ps            _349_:     INVX2_26/Y ->  NAND2X1_183/A
    911.2 ps            _356_:  NAND2X1_183/Y ->  NAND2X1_184/B
   1104.6 ps            _357_:  NAND2X1_184/Y ->  NAND2X1_186/B
   1243.6 ps            _373_:  NAND2X1_186/Y ->  OAI21X1_242/B
   1457.8 ps            _374_:  OAI21X1_242/Y ->   AOI21X1_54/A
   1606.7 ps            _378_:   AOI21X1_54/Y ->    MUX2X1_11/B
   1774.9 ps            _387_:    MUX2X1_11/Y ->   XNOR2X1_88/A
   1920.0 ps           _4__5_:   XNOR2X1_88/Y ->  DFFPOSX1_88/D

   clock skew at destination = 19.0228
   setup at destination = 338.294

Path DFFPOSX1_66/CLK to DFFPOSX1_127/D delay 2276.37 ps
      2.9 ps  clk_bF_buf4:   CLKBUF1_9/Y ->  DFFPOSX1_66/CLK
    396.1 ps      x_3__7_: DFFPOSX1_66/Q ->     INVX2_12/A
    600.4 ps       _1069_:    INVX2_12/Y ->  NAND2X1_114/A
    740.5 ps       _1071_: NAND2X1_114/Y ->  NAND2X1_116/B
   1062.9 ps       _1073_: NAND2X1_116/Y ->    NOR2X1_84/B
   1270.5 ps         _41_:   NOR2X1_84/Y ->   NAND3X1_10/B
   1434.5 ps         _42_:  NAND3X1_10/Y ->  NAND2X1_122/B
   1601.9 ps         _44_: NAND2X1_122/Y ->     MUX2X1_8/B
   1773.2 ps         _45_:    MUX2X1_8/Y ->   XNOR2X1_52/A
   1918.3 ps      _10__6_:  XNOR2X1_52/Y -> DFFPOSX1_127/D

   clock skew at destination = 19.7809
   setup at destination = 338.26

Path DFFPOSX1_62/CLK to DFFPOSX1_72/D delay 2265.33 ps
      2.5 ps  clk_bF_buf4:   CLKBUF1_9/Y -> DFFPOSX1_62/CLK
    354.5 ps      x_3__3_: DFFPOSX1_62/Q ->    INVX1_97/A
    578.4 ps       _1034_:    INVX1_97/Y -> NAND2X1_166/B
    805.5 ps        _267_: NAND2X1_166/Y -> NAND2X1_168/A
   1102.0 ps        _269_: NAND2X1_168/Y -> NAND2X1_172/B
   1266.0 ps        _297_: NAND2X1_172/Y -> OAI21X1_220/A
   1451.3 ps        _299_: OAI21X1_220/Y ->  AOI21X1_48/A
   1595.2 ps        _301_:  AOI21X1_48/Y -> OAI21X1_221/B
   1763.9 ps        _302_: OAI21X1_221/Y ->  XNOR2X1_80/A
   1907.3 ps       _2__5_:  XNOR2X1_80/Y -> DFFPOSX1_72/D

   clock skew at destination = 19.7809
   setup at destination = 338.255

Path DFFPOSX1_111/CLK to DFFPOSX1_64/D delay 2254.43 ps
      6.0 ps  clk_bF_buf1:   CLKBUF1_12/Y -> DFFPOSX1_111/CLK
    467.9 ps      y_2__7_: DFFPOSX1_111/Q ->      INVX4_7/A
    665.4 ps        _105_:      INVX4_7/Y ->  NAND2X1_211/B
    818.9 ps        _518_:  NAND2X1_211/Y ->  NAND2X1_213/A
   1090.0 ps        _520_:  NAND2X1_213/Y ->  NAND2X1_218/B
   1230.4 ps        _527_:  NAND2X1_218/Y ->  OAI21X1_288/C
   1386.7 ps        _528_:  OAI21X1_288/Y ->  NAND2X1_223/B
   1497.6 ps        _536_:  NAND2X1_223/Y ->  OAI21X1_291/C
   1610.3 ps        _537_:  OAI21X1_291/Y ->  OAI21X1_294/B
   1774.0 ps        _541_:  OAI21X1_294/Y ->  XNOR2X1_103/A
   1916.8 ps       _1__5_:  XNOR2X1_103/Y ->  DFFPOSX1_64/D

   clock skew at destination = -0.731433
   setup at destination = 338.412

Path DFFPOSX1_90/CLK to DFFPOSX1_150/D delay 2234.12 ps
      2.4 ps      clk_bF_buf8:   CLKBUF1_5/Y ->  DFFPOSX1_90/CLK
    344.6 ps          x_6__7_: DFFPOSX1_90/Q ->     BUFX4_15/A
    588.8 ps  x_6__7_bF_buf0_:    BUFX4_15/Y ->    NOR2X1_43/B
    747.1 ps            _861_:   NOR2X1_43/Y ->   OAI21X1_91/B
    962.9 ps            _865_:  OAI21X1_91/Y ->   NAND2X1_75/A
   1166.6 ps            _876_:  NAND2X1_75/Y ->   OAI21X1_99/B
   1397.6 ps            _893_:  OAI21X1_99/Y ->   AOI21X1_16/A
   1547.3 ps            _900_:  AOI21X1_16/Y ->     MUX2X1_3/B
   1716.0 ps            _906_:    MUX2X1_3/Y ->     XOR2X1_9/A
   1863.5 ps          _13__5_:    XOR2X1_9/Y -> DFFPOSX1_150/D

   clock skew at destination = 36.6291
   setup at destination = 333.944

Computed maximum clock frequency (zero margin) = 414.488 MHz
-----------------------------------------

Number of paths analyzed:  197

Top 20 minimum delay paths:
Path DFFPOSX1_158/CLK to DFFPOSX1_49/D delay 58.9094 ps
     14.5 ps  clk_bF_buf5:    CLKBUF1_8/Y -> DFFPOSX1_158/CLK
    147.1 ps      y_8__5_: DFFPOSX1_158/Q ->  DFFPOSX1_49/D

   clock skew at destination = -11.0614
   hold at destination = -77.1195

Path DFFPOSX1_154/CLK to DFFPOSX1_45/D delay 58.9295 ps
     14.3 ps  clk_bF_buf5:    CLKBUF1_8/Y -> DFFPOSX1_154/CLK
    147.1 ps      y_8__1_: DFFPOSX1_154/Q ->  DFFPOSX1_45/D

   clock skew at destination = -11.0614
   hold at destination = -77.1523

Path DFFPOSX1_157/CLK to DFFPOSX1_48/D delay 60.3018 ps
      1.7 ps  clk_bF_buf11:    CLKBUF1_2/Y -> DFFPOSX1_157/CLK
    147.1 ps       y_8__4_: DFFPOSX1_157/Q ->  DFFPOSX1_48/D

   clock skew at destination = 0
   hold at destination = -86.8095

Path DFFPOSX1_100/CLK to DFFPOSX1_37/D delay 64.4436 ps
      2.4 ps  clk_bF_buf9:    CLKBUF1_4/Y -> DFFPOSX1_100/CLK
    147.1 ps      x_8__1_: DFFPOSX1_100/Q ->  DFFPOSX1_37/D

   clock skew at destination = -6.06903
   hold at destination = -76.6306

Path DFFPOSX1_156/CLK to DFFPOSX1_47/D delay 64.4436 ps
      1.6 ps  clk_bF_buf9:    CLKBUF1_4/Y -> DFFPOSX1_156/CLK
    147.1 ps      y_8__3_: DFFPOSX1_156/Q ->  DFFPOSX1_47/D

   clock skew at destination = -6.06903
   hold at destination = -76.6306

Path DFFPOSX1_106/CLK to DFFPOSX1_43/D delay 69.9909 ps
      2.6 ps  clk_bF_buf9:    CLKBUF1_4/Y -> DFFPOSX1_106/CLK
    147.1 ps      x_8__7_: DFFPOSX1_106/Q ->  DFFPOSX1_43/D

   clock skew at destination = 0
   hold at destination = -77.1523

Path DFFPOSX1_155/CLK to DFFPOSX1_46/D delay 69.9909 ps
      1.3 ps  clk_bF_buf9:    CLKBUF1_4/Y -> DFFPOSX1_155/CLK
    147.1 ps      y_8__2_: DFFPOSX1_155/Q ->  DFFPOSX1_46/D

   clock skew at destination = 0
   hold at destination = -77.1523

Path DFFPOSX1_160/CLK to DFFPOSX1_51/D delay 69.9909 ps
      2.1 ps  clk_bF_buf9:    CLKBUF1_4/Y -> DFFPOSX1_160/CLK
    147.1 ps      y_8__7_: DFFPOSX1_160/Q ->  DFFPOSX1_51/D

   clock skew at destination = 0
   hold at destination = -77.1523

Path DFFPOSX1_99/CLK to DFFPOSX1_36/D delay 69.9952 ps
      2.3 ps  clk_bF_buf9:   CLKBUF1_4/Y -> DFFPOSX1_99/CLK
    147.1 ps      x_8__0_: DFFPOSX1_99/Q -> DFFPOSX1_36/D

   clock skew at destination = 0
   hold at destination = -77.1523

Path DFFPOSX1_103/CLK to DFFPOSX1_40/D delay 70.4296 ps
      4.4 ps  clk_bF_buf3:   CLKBUF1_10/Y -> DFFPOSX1_103/CLK
    147.0 ps      x_8__4_: DFFPOSX1_103/Q ->  DFFPOSX1_40/D

   clock skew at destination = 0
   hold at destination = -76.5573

Path DFFPOSX1_159/CLK to DFFPOSX1_50/D delay 70.5202 ps
      3.7 ps  clk_bF_buf3:   CLKBUF1_10/Y -> DFFPOSX1_159/CLK
    147.2 ps      y_8__6_: DFFPOSX1_159/Q ->  DFFPOSX1_50/D

   clock skew at destination = 0
   hold at destination = -76.6357

Path DFFPOSX1_101/CLK to DFFPOSX1_38/D delay 72.0238 ps
      4.7 ps  clk_bF_buf6:    CLKBUF1_7/Y -> DFFPOSX1_101/CLK
    147.1 ps      x_8__2_: DFFPOSX1_101/Q ->  DFFPOSX1_38/D

   clock skew at destination = 0
   hold at destination = -75.1194

Path DFFPOSX1_104/CLK to DFFPOSX1_41/D delay 72.0238 ps
      5.6 ps  clk_bF_buf6:    CLKBUF1_7/Y -> DFFPOSX1_104/CLK
    147.1 ps      x_8__5_: DFFPOSX1_104/Q ->  DFFPOSX1_41/D

   clock skew at destination = 0
   hold at destination = -75.1194

Path DFFPOSX1_102/CLK to DFFPOSX1_39/D delay 72.0297 ps
      3.8 ps  clk_bF_buf6:    CLKBUF1_7/Y -> DFFPOSX1_102/CLK
    147.2 ps      x_8__3_: DFFPOSX1_102/Q ->  DFFPOSX1_39/D

   clock skew at destination = 0
   hold at destination = -75.1225

Path DFFPOSX1_105/CLK to DFFPOSX1_42/D delay 87.6226 ps
      5.2 ps  clk_bF_buf6:    CLKBUF1_7/Y -> DFFPOSX1_105/CLK
    146.3 ps      x_8__6_: DFFPOSX1_105/Q ->  DFFPOSX1_42/D

   clock skew at destination = 17.5803
   hold at destination = -76.2682

Path DFFPOSX1_33/CLK to DFFPOSX1_35/D delay 160.582 ps
      3.4 ps  clk_bF_buf3:  CLKBUF1_10/Y -> DFFPOSX1_33/CLK
    133.4 ps      z_6__6_: DFFPOSX1_33/Q ->   OAI21X1_3/A
    231.2 ps      _21__7_:   OAI21X1_3/Y -> DFFPOSX1_35/D

   clock skew at destination = 0
   hold at destination = -70.6113

Path DFFPOSX1_3/CLK to DFFPOSX1_11/D delay 167.83 ps
     15.7 ps  clk_bF_buf5:  CLKBUF1_8/Y ->  DFFPOSX1_3/CLK
    146.8 ps      z_3__0_: DFFPOSX1_3/Q ->    BUFX2_13/A
    265.4 ps      _18__0_:   BUFX2_13/Y -> DFFPOSX1_11/D

   clock skew at destination = -17.1304
   hold at destination = -80.4019

Path DFFPOSX1_11/CLK to DFFPOSX1_19/D delay 168.591 ps
      4.4 ps  clk_bF_buf3:  CLKBUF1_10/Y -> DFFPOSX1_11/CLK
    146.7 ps      z_4__0_: DFFPOSX1_11/Q ->    BUFX2_11/A
    265.3 ps      _19__0_:    BUFX2_11/Y -> DFFPOSX1_19/D

   clock skew at destination = -17.29
   hold at destination = -79.3743

Path DFFPOSX1_17/CLK to DFFPOSX1_25/D delay 175.536 ps
      7.1 ps  clk_bF_buf0:  CLKBUF1_13/Y -> DFFPOSX1_17/CLK
    133.1 ps      z_4__6_: DFFPOSX1_17/Q ->  OAI21X1_28/C
    218.1 ps        _641_:  OAI21X1_28/Y ->  NAND2X1_22/B
    269.5 ps      _19__6_:  NAND2X1_22/Y -> DFFPOSX1_25/D

   clock skew at destination = -17.1558
   hold at destination = -76.7676

Path DFFPOSX1_153/CLK to DFFPOSX1_44/D delay 177.469 ps
      1.1 ps  clk_bF_buf9:    CLKBUF1_4/Y -> DFFPOSX1_153/CLK
    147.1 ps      y_8__0_: DFFPOSX1_153/Q ->  DFFPOSX1_44/D

   clock skew at destination = 117.195
   hold at destination = -86.8069

Design meets minimum hold timing.
-----------------------------------------

Number of paths analyzed:  224

Top 20 maximum delay paths:
Path input pin clk to DFFSR_1/CLK delay 841.134 ps
     21.6 ps          clk:             -> CLKBUF1_4/A
    438.2 ps  clk_bF_buf9: CLKBUF1_4/Y ->   DFFSR_1/CLK

   setup at destination = 402.966

Path input pin clk to DFFSR_2/CLK delay 839.606 ps
     21.6 ps          clk:             -> CLKBUF1_4/A
    436.6 ps  clk_bF_buf9: CLKBUF1_4/Y ->   DFFSR_2/CLK

   setup at destination = 402.966

Path input pin clk to DFFSR_3/CLK delay 833.748 ps
     14.0 ps          clk:             -> CLKBUF1_8/A
    432.6 ps  clk_bF_buf5: CLKBUF1_8/Y ->   DFFSR_3/CLK

   setup at destination = 401.112

Path input pin clk to DFFSR_7/CLK delay 833.685 ps
     14.0 ps          clk:             -> CLKBUF1_8/A
    432.6 ps  clk_bF_buf5: CLKBUF1_8/Y ->   DFFSR_7/CLK

   setup at destination = 401.112

Path input pin clk to DFFSR_8/CLK delay 829.258 ps
     14.0 ps          clk:             -> CLKBUF1_8/A
    428.1 ps  clk_bF_buf5: CLKBUF1_8/Y ->   DFFSR_8/CLK

   setup at destination = 401.112

Path input pin clk to DFFPOSX1_134/CLK delay 747.119 ps
     12.2 ps           clk:             ->    CLKBUF1_1/A
    471.4 ps  clk_bF_buf12: CLKBUF1_1/Y -> DFFPOSX1_134/CLK

   setup at destination = 275.755

Path input pin clk to DFFPOSX1_136/CLK delay 747.047 ps
     12.2 ps           clk:             ->    CLKBUF1_1/A
    471.3 ps  clk_bF_buf12: CLKBUF1_1/Y -> DFFPOSX1_136/CLK

   setup at destination = 275.755

Path input pin clk to DFFPOSX1_75/CLK delay 746.951 ps
     12.2 ps           clk:             ->   CLKBUF1_1/A
    471.2 ps  clk_bF_buf12: CLKBUF1_1/Y -> DFFPOSX1_75/CLK

   setup at destination = 275.755

Path input pin clk to DFFPOSX1_133/CLK delay 746.85 ps
     12.2 ps           clk:             ->    CLKBUF1_1/A
    471.1 ps  clk_bF_buf12: CLKBUF1_1/Y -> DFFPOSX1_133/CLK

   setup at destination = 275.755

Path input pin clk to DFFPOSX1_135/CLK delay 746.562 ps
     12.2 ps           clk:             ->    CLKBUF1_1/A
    470.8 ps  clk_bF_buf12: CLKBUF1_1/Y -> DFFPOSX1_135/CLK

   setup at destination = 275.755

Path input pin clk to DFFPOSX1_78/CLK delay 746.22 ps
     12.2 ps           clk:             ->   CLKBUF1_1/A
    470.5 ps  clk_bF_buf12: CLKBUF1_1/Y -> DFFPOSX1_78/CLK

   setup at destination = 275.755

Path input pin clk to DFFPOSX1_76/CLK delay 746.135 ps
     12.2 ps           clk:             ->   CLKBUF1_1/A
    470.4 ps  clk_bF_buf12: CLKBUF1_1/Y -> DFFPOSX1_76/CLK

   setup at destination = 275.755

Path input pin clk to DFFPOSX1_55/CLK delay 745.884 ps
      1.3 ps          clk:             ->   CLKBUF1_9/A
    470.1 ps  clk_bF_buf4: CLKBUF1_9/Y -> DFFPOSX1_55/CLK

   setup at destination = 275.824

Path input pin clk to DFFPOSX1_147/CLK delay 745.522 ps
     13.8 ps          clk:             ->    CLKBUF1_5/A
    469.7 ps  clk_bF_buf8: CLKBUF1_5/Y -> DFFPOSX1_147/CLK

   setup at destination = 275.776

Path input pin clk to DFFPOSX1_146/CLK delay 745.456 ps
     13.8 ps          clk:             ->    CLKBUF1_5/A
    469.7 ps  clk_bF_buf8: CLKBUF1_5/Y -> DFFPOSX1_146/CLK

   setup at destination = 275.776

Path input pin clk to DFFPOSX1_56/CLK delay 745.348 ps
      1.3 ps          clk:             ->   CLKBUF1_9/A
    469.5 ps  clk_bF_buf4: CLKBUF1_9/Y -> DFFPOSX1_56/CLK

   setup at destination = 275.824

Path input pin clk to DFFPOSX1_54/CLK delay 745.149 ps
      1.3 ps          clk:             ->   CLKBUF1_9/A
    469.3 ps  clk_bF_buf4: CLKBUF1_9/Y -> DFFPOSX1_54/CLK

   setup at destination = 275.824

Path input pin clk to DFFPOSX1_148/CLK delay 745.081 ps
     13.8 ps          clk:             ->    CLKBUF1_5/A
    469.3 ps  clk_bF_buf8: CLKBUF1_5/Y -> DFFPOSX1_148/CLK

   setup at destination = 275.776

Path input pin clk to DFFPOSX1_145/CLK delay 744.824 ps
     13.8 ps          clk:             ->    CLKBUF1_5/A
    469.0 ps  clk_bF_buf8: CLKBUF1_5/Y -> DFFPOSX1_145/CLK

   setup at destination = 275.776

Path input pin clk to DFFPOSX1_117/CLK delay 743.912 ps
      1.3 ps          clk:             ->    CLKBUF1_9/A
    468.1 ps  clk_bF_buf4: CLKBUF1_9/Y -> DFFPOSX1_117/CLK

   setup at destination = 275.824

-----------------------------------------

Number of paths analyzed:  224

Top 20 minimum delay paths:
Path input pin theta[7] to DFFSR_8/D delay 56.9007 ps
      0.1 ps  theta[7]:   -> DFFSR_8/D

   hold at destination = 56.7708

Path input pin theta[5] to DFFSR_6/D delay 56.9007 ps
      0.1 ps  theta[5]:   -> DFFSR_6/D

   hold at destination = 56.7708

Path input pin theta[3] to DFFSR_4/D delay 56.9007 ps
      0.1 ps  theta[3]:   -> DFFSR_4/D

   hold at destination = 56.7708

Path input pin theta[0] to DFFSR_1/D delay 56.9557 ps
      0.2 ps  theta[0]:   -> DFFSR_1/D

   hold at destination = 56.7708

Path input pin theta[2] to DFFSR_3/D delay 56.97 ps
      0.2 ps  theta[2]:   -> DFFSR_3/D

   hold at destination = 56.7708

Path input pin theta[6] to DFFSR_7/D delay 57.1382 ps
      0.4 ps  theta[6]:   -> DFFSR_7/D

   hold at destination = 56.7708

Path input pin theta[4] to DFFSR_5/D delay 57.1581 ps
      0.4 ps  theta[4]:   -> DFFSR_5/D

   hold at destination = 56.7708

Path input pin theta[1] to DFFSR_2/D delay 57.2145 ps
      0.4 ps  theta[1]:   -> DFFSR_2/D

   hold at destination = 56.7708

Path input pin theta[1] to DFFSR_2/S delay 84.2993 ps
      0.4 ps  theta[1]:               -> NAND2X1_227/B
     64.0 ps      _25_: NAND2X1_227/Y ->     DFFSR_2/S

   hold at destination = 20.3441

Path input pin theta[0] to DFFSR_1/S delay 84.4031 ps
      0.2 ps  theta[0]:               -> NAND2X1_226/B
     64.1 ps      _23_: NAND2X1_226/Y ->     DFFSR_1/S

   hold at destination = 20.3445

Path input pin theta[6] to DFFSR_7/S delay 84.6018 ps
      0.3 ps  theta[6]:               -> NAND2X1_232/B
     64.3 ps      _35_: NAND2X1_232/Y ->     DFFSR_7/S

   hold at destination = 20.3452

Path input pin theta[7] to DFFSR_8/S delay 84.6529 ps
      0.2 ps  theta[7]:               -> NAND2X1_233/B
     64.3 ps      _37_: NAND2X1_233/Y ->     DFFSR_8/S

   hold at destination = 20.3455

Path input pin theta[5] to DFFSR_6/S delay 84.6529 ps
      0.2 ps  theta[5]:               -> NAND2X1_231/B
     64.3 ps      _33_: NAND2X1_231/Y ->     DFFSR_6/S

   hold at destination = 20.3455

Path input pin theta[3] to DFFSR_4/S delay 84.6529 ps
      0.2 ps  theta[3]:               -> NAND2X1_229/B
     64.3 ps      _29_: NAND2X1_229/Y ->     DFFSR_4/S

   hold at destination = 20.3455

Path input pin theta[2] to DFFSR_3/S delay 84.6529 ps
      0.2 ps  theta[2]:               -> NAND2X1_228/B
     64.3 ps      _27_: NAND2X1_228/Y ->     DFFSR_3/S

   hold at destination = 20.3455

Path input pin theta[4] to DFFSR_5/S delay 84.7822 ps
      0.3 ps  theta[4]:               -> NAND2X1_230/B
     64.4 ps      _31_: NAND2X1_230/Y ->     DFFSR_5/S

   hold at destination = 20.3459

Path input pin theta[4] to DFFSR_5/R delay 178.777 ps
      0.4 ps  theta[4]:            -> OR2X2_19/B
    157.0 ps      _30_: OR2X2_19/Y ->  DFFSR_5/R

   hold at destination = 21.8201

Path input pin theta[0] to DFFSR_1/R delay 178.819 ps
      0.1 ps  theta[0]:            -> OR2X2_15/B
    157.0 ps      _22_: OR2X2_15/Y ->  DFFSR_1/R

   hold at destination = 21.8202

Path input pin theta[5] to DFFSR_6/R delay 178.819 ps
      0.3 ps  theta[5]:            -> OR2X2_20/B
    157.0 ps      _32_: OR2X2_20/Y ->  DFFSR_6/R

   hold at destination = 21.8202

Path input pin theta[1] to DFFSR_2/R delay 178.881 ps
      0.4 ps  theta[1]:            -> OR2X2_16/B
    157.1 ps      _24_: OR2X2_16/Y ->  DFFSR_2/R

   hold at destination = 21.8204

-----------------------------------------

