

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Wed Oct  4 15:38:24 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        pool
* Solution:       Col_pipeline
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    23.438|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  10818|  10818|  10818|  10818|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop_Col_Loop  |  10816|  10816|         3|          2|          1|  5408|    yes   |
        +---------------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      0|       0|    701|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     132|    478|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    186|    -|
|Register         |        -|      -|     131|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     263|   1365|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |max_pool_1_fcmp_3bkb_U1  |max_pool_1_fcmp_3bkb  |        0|      0|  66|  239|    0|
    |max_pool_1_fcmp_3bkb_U2  |max_pool_1_fcmp_3bkb  |        0|      0|  66|  239|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                    |                      |        0|      0| 132|  478|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |max_pool_1_mac_mucud_U3  |max_pool_1_mac_mucud  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln28_1_fu_493_p2     |     *    |      0|  0|  17|           5|           5|
    |mul_ln28_fu_358_p2       |     *    |      0|  0|  17|           5|           5|
    |add_ln10_fu_238_p2       |     +    |      0|  0|  17|          13|           1|
    |add_ln13_fu_476_p2       |     +    |      0|  0|  15|           1|           8|
    |add_ln28_1_fu_499_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln28_2_fu_447_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln28_3_fu_465_p2     |     +    |      0|  0|  23|          16|          16|
    |add_ln28_4_fu_595_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln28_5_fu_612_p2     |     +    |      0|  0|  23|          16|          16|
    |add_ln28_fu_390_p2       |     +    |      0|  0|  14|          10|          10|
    |add_ln35_1_fu_923_p2     |     +    |      0|  0|  19|          14|          14|
    |c_fu_714_p2              |     +    |      0|  0|  13|           1|           4|
    |f_fu_244_p2              |     +    |      0|  0|  15|           1|           6|
    |r_fu_310_p2              |     +    |      0|  0|  13|           1|           4|
    |and_ln28_1_fu_694_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_2_fu_700_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_3_fu_796_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_4_fu_802_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_5_fu_888_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_6_fu_894_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_7_fu_304_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_fu_580_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_232_p2      |   icmp   |      0|  0|  13|          13|          13|
    |icmp_ln13_fu_250_p2      |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln16_fu_298_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln28_10_fu_852_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_11_fu_858_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_12_fu_870_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_13_fu_876_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_1_fu_568_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_2_fu_658_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_3_fu_664_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_4_fu_676_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_5_fu_682_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_6_fu_760_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_7_fu_766_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_8_fu_778_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_9_fu_784_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_fu_562_p2      |   icmp   |      0|  0|  11|           8|           2|
    |or_ln13_fu_316_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln25_1_fu_364_p2      |    or    |      0|  0|   5|           5|           1|
    |or_ln25_fu_226_p2        |    or    |      0|  0|   5|           5|           1|
    |or_ln26_fu_437_p2        |    or    |      0|  0|   5|           5|           1|
    |or_ln28_1_fu_670_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_2_fu_688_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_3_fu_772_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_4_fu_790_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_5_fu_864_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_6_fu_882_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_7_fu_408_p2      |    or    |      0|  0|   6|           1|           6|
    |or_ln28_8_fu_516_p2      |    or    |      0|  0|   6|           1|           6|
    |or_ln28_fu_574_p2        |    or    |      0|  0|   2|           1|           1|
    |max_pool_1_out_d0        |  select  |      0|  0|  32|           1|          32|
    |select_ln13_1_fu_338_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln13_2_fu_346_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln13_3_fu_370_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln13_4_fu_482_p3  |  select  |      0|  0|   8|           1|           1|
    |select_ln13_fu_322_p3    |  select  |      0|  0|   4|           1|           1|
    |select_ln28_1_fu_706_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_2_fu_808_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_4_fu_256_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln28_5_fu_264_p3  |  select  |      0|  0|   6|           1|           6|
    |select_ln28_6_fu_276_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln28_7_fu_284_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln28_fu_586_p3    |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln28_fu_292_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 701|         403|         352|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_200_p4               |   9|          2|    4|          8|
    |ap_phi_mux_f_0_phi_fu_167_p4               |   9|          2|    6|         12|
    |ap_phi_mux_indvar_flatten23_phi_fu_156_p4  |   9|          2|   13|         26|
    |ap_phi_mux_indvar_flatten_phi_fu_178_p4    |   9|          2|    8|         16|
    |ap_phi_mux_r_0_phi_fu_189_p4               |   9|          2|    4|          8|
    |c_0_reg_196                                |   9|          2|    4|          8|
    |conv_1_out_address0                        |  15|          3|   15|         45|
    |conv_1_out_address1                        |  15|          3|   15|         45|
    |f_0_reg_163                                |   9|          2|    6|         12|
    |grp_fu_207_p1                              |  15|          3|   32|         96|
    |grp_fu_213_p1                              |  15|          3|   32|         96|
    |indvar_flatten23_reg_152                   |   9|          2|   13|         26|
    |indvar_flatten_reg_174                     |   9|          2|    8|         16|
    |r_0_reg_185                                |   9|          2|    4|          8|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 186|         39|  166|        429|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln10_reg_947          |  13|   0|   13|          0|
    |ap_CS_fsm                 |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |c_0_reg_196               |   4|   0|    4|          0|
    |c_reg_1023                |   4|   0|    4|          0|
    |f_0_reg_163               |   6|   0|    6|          0|
    |icmp_ln10_reg_943         |   1|   0|    1|          0|
    |indvar_flatten23_reg_152  |  13|   0|   13|          0|
    |indvar_flatten_reg_174    |   8|   0|    8|          0|
    |r_0_reg_185               |   4|   0|    4|          0|
    |select_ln13_1_reg_970     |   4|   0|    4|          0|
    |select_ln13_3_reg_976     |   4|   0|    5|          1|
    |select_ln13_4_reg_1001    |   8|   0|    8|          0|
    |select_ln13_reg_964       |   4|   0|    4|          0|
    |select_ln28_1_reg_1016    |  32|   0|   32|          0|
    |select_ln28_5_reg_952     |   6|   0|    6|          0|
    |zext_ln28_1_reg_959       |   6|   0|   16|         10|
    |zext_ln28_4_reg_981       |   4|   0|   10|          6|
    |zext_ln28_7_reg_991       |   4|   0|   10|          6|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 131|   0|  154|         23|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|conv_1_out_address0      | out |   15|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_ce0           | out |    1|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_q0            |  in |   32|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_address1      | out |   15|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_ce1           | out |    1|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_q1            |  in |   32|  ap_memory |   conv_1_out   |     array    |
|max_pool_1_out_address0  | out |   13|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_ce0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_we0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_d0        | out |   32|  ap_memory | max_pool_1_out |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([21632 x float]* %conv_1_out) nounwind, !map !7"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5408 x float]* %max_pool_1_out) nounwind, !map !14"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @max_pool_1_str) nounwind"   --->   Operation 8 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %1" [pool/pooling.cpp:10]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 16.2>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten23 = phi i13 [ 0, %0 ], [ %add_ln10, %Col_Loop ]" [pool/pooling.cpp:10]   --->   Operation 10 'phi' 'indvar_flatten23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%f_0 = phi i6 [ 0, %0 ], [ %select_ln28_5, %Col_Loop ]" [pool/pooling.cpp:28]   --->   Operation 11 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ 0, %0 ], [ %select_ln13_4, %Col_Loop ]" [pool/pooling.cpp:13]   --->   Operation 12 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %select_ln13_1, %Col_Loop ]" [pool/pooling.cpp:13]   --->   Operation 13 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %0 ], [ %c, %Col_Loop ]"   --->   Operation 14 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0, i1 false)" [pool/pooling.cpp:25]   --->   Operation 15 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%or_ln25 = or i5 %shl_ln, 1" [pool/pooling.cpp:25]   --->   Operation 16 'or' 'or_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (2.09ns)   --->   "%icmp_ln10 = icmp eq i13 %indvar_flatten23, -2784" [pool/pooling.cpp:10]   --->   Operation 17 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.67ns)   --->   "%add_ln10 = add i13 %indvar_flatten23, 1" [pool/pooling.cpp:10]   --->   Operation 18 'add' 'add_ln10' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %2, label %Col_Loop" [pool/pooling.cpp:10]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.82ns)   --->   "%f = add i6 1, %f_0" [pool/pooling.cpp:10]   --->   Operation 20 'add' 'f' <Predicate = (!icmp_ln10)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.55ns)   --->   "%icmp_ln13 = icmp eq i8 %indvar_flatten, -87" [pool/pooling.cpp:13]   --->   Operation 21 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.02ns)   --->   "%select_ln28_4 = select i1 %icmp_ln13, i4 0, i4 %r_0" [pool/pooling.cpp:28]   --->   Operation 22 'select' 'select_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.18ns)   --->   "%select_ln28_5 = select i1 %icmp_ln13, i6 %f, i6 %f_0" [pool/pooling.cpp:28]   --->   Operation 23 'select' 'select_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i6 %select_ln28_5 to i16" [pool/pooling.cpp:28]   --->   Operation 24 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node select_ln13_2)   --->   "%select_ln28_6 = select i1 %icmp_ln13, i5 0, i5 %shl_ln" [pool/pooling.cpp:28]   --->   Operation 25 'select' 'select_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node select_ln13_3)   --->   "%select_ln28_7 = select i1 %icmp_ln13, i5 1, i5 %or_ln25" [pool/pooling.cpp:28]   --->   Operation 26 'select' 'select_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_7)   --->   "%xor_ln28 = xor i1 %icmp_ln13, true" [pool/pooling.cpp:28]   --->   Operation 27 'xor' 'xor_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.30ns)   --->   "%icmp_ln16 = icmp eq i4 %c_0, -3" [pool/pooling.cpp:16]   --->   Operation 28 'icmp' 'icmp_ln16' <Predicate = (!icmp_ln10)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_7 = and i1 %icmp_ln16, %xor_ln28" [pool/pooling.cpp:28]   --->   Operation 29 'and' 'and_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.73ns)   --->   "%r = add i4 1, %select_ln28_4" [pool/pooling.cpp:13]   --->   Operation 30 'add' 'r' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node select_ln13)   --->   "%or_ln13 = or i1 %and_ln28_7, %icmp_ln13" [pool/pooling.cpp:13]   --->   Operation 31 'or' 'or_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln13 = select i1 %or_ln13, i4 0, i4 %c_0" [pool/pooling.cpp:13]   --->   Operation 32 'select' 'select_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%shl_ln25_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r, i1 false)" [pool/pooling.cpp:25]   --->   Operation 33 'bitconcatenate' 'shl_ln25_mid1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.02ns)   --->   "%select_ln13_1 = select i1 %and_ln28_7, i4 %r, i4 %select_ln28_4" [pool/pooling.cpp:13]   --->   Operation 34 'select' 'select_ln13_1' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln13_2 = select i1 %and_ln28_7, i5 %shl_ln25_mid1, i5 %select_ln28_6" [pool/pooling.cpp:13]   --->   Operation 35 'select' 'select_ln13_2' <Predicate = (!icmp_ln10)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i5 %select_ln13_2 to i10" [pool/pooling.cpp:28]   --->   Operation 36 'zext' 'zext_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (3.78ns)   --->   "%mul_ln28 = mul i10 26, %zext_ln28_2" [pool/pooling.cpp:28]   --->   Operation 37 'mul' 'mul_ln28' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln13_3)   --->   "%or_ln25_1 = or i5 %shl_ln25_mid1, 1" [pool/pooling.cpp:25]   --->   Operation 38 'or' 'or_ln25_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln13_3 = select i1 %and_ln28_7, i5 %or_ln25_1, i5 %select_ln28_7" [pool/pooling.cpp:13]   --->   Operation 39 'select' 'select_ln13_3' <Predicate = (!icmp_ln10)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%shl_ln1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln13, i1 false)" [pool/pooling.cpp:26]   --->   Operation 40 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln28_4 = zext i5 %shl_ln1 to i10" [pool/pooling.cpp:28]   --->   Operation 41 'zext' 'zext_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.73ns)   --->   "%add_ln28 = add i10 %zext_ln28_4, %mul_ln28" [pool/pooling.cpp:28]   --->   Operation 42 'add' 'add_ln28' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i10 %add_ln28 to i1" [pool/pooling.cpp:28]   --->   Operation 43 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_1 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %trunc_ln28, i5 0)" [pool/pooling.cpp:28]   --->   Operation 44 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.97ns)   --->   "%or_ln28_7 = or i6 %tmp_1, %select_ln28_5" [pool/pooling.cpp:28]   --->   Operation 45 'or' 'or_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %add_ln28, i32 1, i32 9)" [pool/pooling.cpp:28]   --->   Operation 46 'partselect' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_13 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp, i6 %or_ln28_7)" [pool/pooling.cpp:28]   --->   Operation 47 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln28_5 = zext i15 %tmp_13 to i64" [pool/pooling.cpp:28]   --->   Operation 48 'zext' 'zext_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%conv_1_out_addr = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_5" [pool/pooling.cpp:28]   --->   Operation 49 'getelementptr' 'conv_1_out_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (3.25ns)   --->   "%conv_1_out_load = load float* %conv_1_out_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 50 'load' 'conv_1_out_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%or_ln26 = or i5 %shl_ln1, 1" [pool/pooling.cpp:26]   --->   Operation 51 'or' 'or_ln26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln28_7 = zext i5 %or_ln26 to i10" [pool/pooling.cpp:28]   --->   Operation 52 'zext' 'zext_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.73ns)   --->   "%add_ln28_2 = add i10 %zext_ln28_7, %mul_ln28" [pool/pooling.cpp:28]   --->   Operation 53 'add' 'add_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_17 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln28_2, i5 0)" [pool/pooling.cpp:28]   --->   Operation 54 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln28_8 = zext i15 %tmp_17 to i16" [pool/pooling.cpp:28]   --->   Operation 55 'zext' 'zext_ln28_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.94ns)   --->   "%add_ln28_3 = add i16 %zext_ln28_1, %zext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 56 'add' 'add_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln28_9 = zext i16 %add_ln28_3 to i64" [pool/pooling.cpp:28]   --->   Operation 57 'zext' 'zext_ln28_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%conv_1_out_addr_1 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 58 'getelementptr' 'conv_1_out_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 59 [2/2] (3.25ns)   --->   "%conv_1_out_load_1 = load float* %conv_1_out_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 59 'load' 'conv_1_out_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 60 [1/1] (1.91ns)   --->   "%add_ln13 = add i8 1, %indvar_flatten" [pool/pooling.cpp:13]   --->   Operation 60 'add' 'add_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (1.24ns)   --->   "%select_ln13_4 = select i1 %icmp_ln13, i8 1, i8 %add_ln13" [pool/pooling.cpp:13]   --->   Operation 61 'select' 'select_ln13_4' <Predicate = (!icmp_ln10)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 19.4>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i5 %select_ln13_3 to i10" [pool/pooling.cpp:28]   --->   Operation 62 'zext' 'zext_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (3.78ns)   --->   "%mul_ln28_1 = mul i10 26, %zext_ln28_3" [pool/pooling.cpp:28]   --->   Operation 63 'mul' 'mul_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (1.73ns)   --->   "%add_ln28_1 = add i10 %zext_ln28_4, %mul_ln28_1" [pool/pooling.cpp:28]   --->   Operation 64 'add' 'add_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = trunc i10 %add_ln28_1 to i1" [pool/pooling.cpp:28]   --->   Operation 65 'trunc' 'trunc_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_14 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %trunc_ln28_1, i5 0)" [pool/pooling.cpp:28]   --->   Operation 66 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.97ns)   --->   "%or_ln28_8 = or i6 %tmp_14, %select_ln28_5" [pool/pooling.cpp:28]   --->   Operation 67 'or' 'or_ln28_8' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_15 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %add_ln28_1, i32 1, i32 9)" [pool/pooling.cpp:28]   --->   Operation 68 'partselect' 'tmp_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_16 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_15, i6 %or_ln28_8)" [pool/pooling.cpp:28]   --->   Operation 69 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln28_6 = zext i15 %tmp_16 to i64" [pool/pooling.cpp:28]   --->   Operation 70 'zext' 'zext_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%conv_1_out_addr_2 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 71 'getelementptr' 'conv_1_out_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 72 [1/2] (3.25ns)   --->   "%conv_1_out_load = load float* %conv_1_out_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 72 'load' 'conv_1_out_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast float %conv_1_out_load to i32" [pool/pooling.cpp:28]   --->   Operation 73 'bitcast' 'bitcast_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 74 'partselect' 'tmp_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln28_2 = trunc i32 %bitcast_ln28 to i23" [pool/pooling.cpp:28]   --->   Operation 75 'trunc' 'trunc_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (1.55ns)   --->   "%icmp_ln28 = icmp ne i8 %tmp_3, -1" [pool/pooling.cpp:28]   --->   Operation 76 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (2.44ns)   --->   "%icmp_ln28_1 = icmp eq i23 %trunc_ln28_2, 0" [pool/pooling.cpp:28]   --->   Operation 77 'icmp' 'icmp_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%or_ln28 = or i1 %icmp_ln28_1, %icmp_ln28" [pool/pooling.cpp:28]   --->   Operation 78 'or' 'or_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (6.78ns)   --->   "%tmp_4 = fcmp ogt float %conv_1_out_load, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 79 'fcmp' 'tmp_4' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%and_ln28 = and i1 %or_ln28, %tmp_4" [pool/pooling.cpp:28]   --->   Operation 80 'and' 'and_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28 = select i1 %and_ln28, float %conv_1_out_load, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 81 'select' 'select_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (1.73ns)   --->   "%add_ln28_4 = add i10 %zext_ln28_7, %mul_ln28_1" [pool/pooling.cpp:28]   --->   Operation 82 'add' 'add_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_18 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln28_4, i5 0)" [pool/pooling.cpp:28]   --->   Operation 83 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln28_10 = zext i15 %tmp_18 to i16" [pool/pooling.cpp:28]   --->   Operation 84 'zext' 'zext_ln28_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (1.94ns)   --->   "%add_ln28_5 = add i16 %zext_ln28_1, %zext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 85 'add' 'add_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln28_11 = zext i16 %add_ln28_5 to i64" [pool/pooling.cpp:28]   --->   Operation 86 'zext' 'zext_ln28_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%conv_1_out_addr_3 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 87 'getelementptr' 'conv_1_out_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 88 [1/2] (3.25ns)   --->   "%conv_1_out_load_1 = load float* %conv_1_out_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 88 'load' 'conv_1_out_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%bitcast_ln28_1 = bitcast float %conv_1_out_load_1 to i32" [pool/pooling.cpp:28]   --->   Operation 89 'bitcast' 'bitcast_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_1, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 90 'partselect' 'tmp_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln28_3 = trunc i32 %bitcast_ln28_1 to i23" [pool/pooling.cpp:28]   --->   Operation 91 'trunc' 'trunc_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%bitcast_ln28_2 = bitcast float %select_ln28 to i32" [pool/pooling.cpp:28]   --->   Operation 92 'bitcast' 'bitcast_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_2, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 93 'partselect' 'tmp_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln28_4 = trunc i32 %bitcast_ln28_2 to i23" [pool/pooling.cpp:28]   --->   Operation 94 'trunc' 'trunc_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (1.55ns)   --->   "%icmp_ln28_2 = icmp ne i8 %tmp_5, -1" [pool/pooling.cpp:28]   --->   Operation 95 'icmp' 'icmp_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (2.44ns)   --->   "%icmp_ln28_3 = icmp eq i23 %trunc_ln28_3, 0" [pool/pooling.cpp:28]   --->   Operation 96 'icmp' 'icmp_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_2)   --->   "%or_ln28_1 = or i1 %icmp_ln28_3, %icmp_ln28_2" [pool/pooling.cpp:28]   --->   Operation 97 'or' 'or_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (1.55ns)   --->   "%icmp_ln28_4 = icmp ne i8 %tmp_6, -1" [pool/pooling.cpp:28]   --->   Operation 98 'icmp' 'icmp_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (2.44ns)   --->   "%icmp_ln28_5 = icmp eq i23 %trunc_ln28_4, 0" [pool/pooling.cpp:28]   --->   Operation 99 'icmp' 'icmp_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_2)   --->   "%or_ln28_2 = or i1 %icmp_ln28_5, %icmp_ln28_4" [pool/pooling.cpp:28]   --->   Operation 100 'or' 'or_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_2)   --->   "%and_ln28_1 = and i1 %or_ln28_1, %or_ln28_2" [pool/pooling.cpp:28]   --->   Operation 101 'and' 'and_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (6.78ns)   --->   "%tmp_7 = fcmp ogt float %conv_1_out_load_1, %select_ln28" [pool/pooling.cpp:28]   --->   Operation 102 'fcmp' 'tmp_7' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_2 = and i1 %and_ln28_1, %tmp_7" [pool/pooling.cpp:28]   --->   Operation 103 'and' 'and_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_1 = select i1 %and_ln28_2, float %conv_1_out_load_1, float %select_ln28" [pool/pooling.cpp:28]   --->   Operation 104 'select' 'select_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 105 [2/2] (3.25ns)   --->   "%conv_1_out_load_2 = load float* %conv_1_out_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 105 'load' 'conv_1_out_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 106 [2/2] (3.25ns)   --->   "%conv_1_out_load_3 = load float* %conv_1_out_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 106 'load' 'conv_1_out_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 107 [1/1] (1.73ns)   --->   "%c = add i4 1, %select_ln13" [pool/pooling.cpp:16]   --->   Operation 107 'add' 'c' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 23.4>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @Filter_Loop_Row_Loop)"   --->   Operation 108 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5408, i64 5408, i64 5408) nounwind"   --->   Operation 109 'speclooptripcount' 'empty' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i6 %select_ln28_5 to i14" [pool/pooling.cpp:28]   --->   Operation 110 'zext' 'zext_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @Row_Loop_Col_Loop_st)"   --->   Operation 111 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i4 %select_ln13_1 to i8" [pool/pooling.cpp:35]   --->   Operation 112 'zext' 'zext_ln35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (3.36ns) (grouped into DSP with root node add_ln35)   --->   "%mul_ln35 = mul i8 13, %zext_ln35" [pool/pooling.cpp:35]   --->   Operation 113 'mul' 'mul_ln35' <Predicate = (!icmp_ln10)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:17]   --->   Operation 114 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:17]   --->   Operation 115 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [pool/pooling.cpp:18]   --->   Operation 116 'specpipeline' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 117 [1/2] (3.25ns)   --->   "%conv_1_out_load_2 = load float* %conv_1_out_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 117 'load' 'conv_1_out_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%bitcast_ln28_3 = bitcast float %conv_1_out_load_2 to i32" [pool/pooling.cpp:28]   --->   Operation 118 'bitcast' 'bitcast_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_3, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 119 'partselect' 'tmp_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln28_5 = trunc i32 %bitcast_ln28_3 to i23" [pool/pooling.cpp:28]   --->   Operation 120 'trunc' 'trunc_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%bitcast_ln28_4 = bitcast float %select_ln28_1 to i32" [pool/pooling.cpp:28]   --->   Operation 121 'bitcast' 'bitcast_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_4, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 122 'partselect' 'tmp_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln28_6 = trunc i32 %bitcast_ln28_4 to i23" [pool/pooling.cpp:28]   --->   Operation 123 'trunc' 'trunc_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (1.55ns)   --->   "%icmp_ln28_6 = icmp ne i8 %tmp_8, -1" [pool/pooling.cpp:28]   --->   Operation 124 'icmp' 'icmp_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (2.44ns)   --->   "%icmp_ln28_7 = icmp eq i23 %trunc_ln28_5, 0" [pool/pooling.cpp:28]   --->   Operation 125 'icmp' 'icmp_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_4)   --->   "%or_ln28_3 = or i1 %icmp_ln28_7, %icmp_ln28_6" [pool/pooling.cpp:28]   --->   Operation 126 'or' 'or_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (1.55ns)   --->   "%icmp_ln28_8 = icmp ne i8 %tmp_9, -1" [pool/pooling.cpp:28]   --->   Operation 127 'icmp' 'icmp_ln28_8' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (2.44ns)   --->   "%icmp_ln28_9 = icmp eq i23 %trunc_ln28_6, 0" [pool/pooling.cpp:28]   --->   Operation 128 'icmp' 'icmp_ln28_9' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_4)   --->   "%or_ln28_4 = or i1 %icmp_ln28_9, %icmp_ln28_8" [pool/pooling.cpp:28]   --->   Operation 129 'or' 'or_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_4)   --->   "%and_ln28_3 = and i1 %or_ln28_3, %or_ln28_4" [pool/pooling.cpp:28]   --->   Operation 130 'and' 'and_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (6.78ns)   --->   "%tmp_s = fcmp ogt float %conv_1_out_load_2, %select_ln28_1" [pool/pooling.cpp:28]   --->   Operation 131 'fcmp' 'tmp_s' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_4 = and i1 %and_ln28_3, %tmp_s" [pool/pooling.cpp:28]   --->   Operation 132 'and' 'and_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_2 = select i1 %and_ln28_4, float %conv_1_out_load_2, float %select_ln28_1" [pool/pooling.cpp:28]   --->   Operation 133 'select' 'select_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 134 [1/2] (3.25ns)   --->   "%conv_1_out_load_3 = load float* %conv_1_out_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 134 'load' 'conv_1_out_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%bitcast_ln28_5 = bitcast float %conv_1_out_load_3 to i32" [pool/pooling.cpp:28]   --->   Operation 135 'bitcast' 'bitcast_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_5, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 136 'partselect' 'tmp_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln28_7 = trunc i32 %bitcast_ln28_5 to i23" [pool/pooling.cpp:28]   --->   Operation 137 'trunc' 'trunc_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%bitcast_ln28_6 = bitcast float %select_ln28_2 to i32" [pool/pooling.cpp:28]   --->   Operation 138 'bitcast' 'bitcast_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_6, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 139 'partselect' 'tmp_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln28_8 = trunc i32 %bitcast_ln28_6 to i23" [pool/pooling.cpp:28]   --->   Operation 140 'trunc' 'trunc_ln28_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (1.55ns)   --->   "%icmp_ln28_10 = icmp ne i8 %tmp_10, -1" [pool/pooling.cpp:28]   --->   Operation 141 'icmp' 'icmp_ln28_10' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (2.44ns)   --->   "%icmp_ln28_11 = icmp eq i23 %trunc_ln28_7, 0" [pool/pooling.cpp:28]   --->   Operation 142 'icmp' 'icmp_ln28_11' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_6)   --->   "%or_ln28_5 = or i1 %icmp_ln28_11, %icmp_ln28_10" [pool/pooling.cpp:28]   --->   Operation 143 'or' 'or_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (1.55ns)   --->   "%icmp_ln28_12 = icmp ne i8 %tmp_11, -1" [pool/pooling.cpp:28]   --->   Operation 144 'icmp' 'icmp_ln28_12' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (2.44ns)   --->   "%icmp_ln28_13 = icmp eq i23 %trunc_ln28_8, 0" [pool/pooling.cpp:28]   --->   Operation 145 'icmp' 'icmp_ln28_13' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_6)   --->   "%or_ln28_6 = or i1 %icmp_ln28_13, %icmp_ln28_12" [pool/pooling.cpp:28]   --->   Operation 146 'or' 'or_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_6)   --->   "%and_ln28_5 = and i1 %or_ln28_5, %or_ln28_6" [pool/pooling.cpp:28]   --->   Operation 147 'and' 'and_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (6.78ns)   --->   "%tmp_12 = fcmp ogt float %conv_1_out_load_3, %select_ln28_2" [pool/pooling.cpp:28]   --->   Operation 148 'fcmp' 'tmp_12' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_6 = and i1 %and_ln28_5, %tmp_12" [pool/pooling.cpp:28]   --->   Operation 149 'and' 'and_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_3 = select i1 %and_ln28_6, float %conv_1_out_load_3, float %select_ln28_2" [pool/pooling.cpp:28]   --->   Operation 150 'select' 'select_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i4 %select_ln13 to i8" [pool/pooling.cpp:35]   --->   Operation 151 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln35 = add i8 %zext_ln35_1, %mul_ln35" [pool/pooling.cpp:35]   --->   Operation 152 'add' 'add_ln35' <Predicate = (!icmp_ln10)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_19 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %add_ln35, i5 0)" [pool/pooling.cpp:35]   --->   Operation 153 'bitconcatenate' 'tmp_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i13 %tmp_19 to i14" [pool/pooling.cpp:35]   --->   Operation 154 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (1.67ns)   --->   "%add_ln35_1 = add i14 %zext_ln28, %zext_ln35_2" [pool/pooling.cpp:35]   --->   Operation 155 'add' 'add_ln35_1' <Predicate = (!icmp_ln10)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i14 %add_ln35_1 to i64" [pool/pooling.cpp:35]   --->   Operation 156 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_3" [pool/pooling.cpp:35]   --->   Operation 157 'getelementptr' 'max_pool_1_out_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (3.25ns)   --->   "store float %select_ln28_3, float* %max_pool_1_out_addr, align 4" [pool/pooling.cpp:35]   --->   Operation 158 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_2) nounwind" [pool/pooling.cpp:36]   --->   Operation 159 'specregionend' 'empty_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 160 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "ret void" [pool/pooling.cpp:39]   --->   Operation 161 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0     (specbitsmap      ) [ 000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000]
spectopmodule_ln0   (spectopmodule    ) [ 000000]
br_ln10             (br               ) [ 011110]
indvar_flatten23    (phi              ) [ 001000]
f_0                 (phi              ) [ 001000]
indvar_flatten      (phi              ) [ 001000]
r_0                 (phi              ) [ 001000]
c_0                 (phi              ) [ 001000]
shl_ln              (bitconcatenate   ) [ 000000]
or_ln25             (or               ) [ 000000]
icmp_ln10           (icmp             ) [ 001110]
add_ln10            (add              ) [ 011110]
br_ln10             (br               ) [ 000000]
f                   (add              ) [ 000000]
icmp_ln13           (icmp             ) [ 000000]
select_ln28_4       (select           ) [ 000000]
select_ln28_5       (select           ) [ 011110]
zext_ln28_1         (zext             ) [ 000100]
select_ln28_6       (select           ) [ 000000]
select_ln28_7       (select           ) [ 000000]
xor_ln28            (xor              ) [ 000000]
icmp_ln16           (icmp             ) [ 000000]
and_ln28_7          (and              ) [ 000000]
r                   (add              ) [ 000000]
or_ln13             (or               ) [ 000000]
select_ln13         (select           ) [ 001110]
shl_ln25_mid1       (bitconcatenate   ) [ 000000]
select_ln13_1       (select           ) [ 011110]
select_ln13_2       (select           ) [ 000000]
zext_ln28_2         (zext             ) [ 000000]
mul_ln28            (mul              ) [ 000000]
or_ln25_1           (or               ) [ 000000]
select_ln13_3       (select           ) [ 000100]
shl_ln1             (bitconcatenate   ) [ 000000]
zext_ln28_4         (zext             ) [ 000100]
add_ln28            (add              ) [ 000000]
trunc_ln28          (trunc            ) [ 000000]
tmp_1               (bitconcatenate   ) [ 000000]
or_ln28_7           (or               ) [ 000000]
tmp                 (partselect       ) [ 000000]
tmp_13              (bitconcatenate   ) [ 000000]
zext_ln28_5         (zext             ) [ 000000]
conv_1_out_addr     (getelementptr    ) [ 000100]
or_ln26             (or               ) [ 000000]
zext_ln28_7         (zext             ) [ 000100]
add_ln28_2          (add              ) [ 000000]
tmp_17              (bitconcatenate   ) [ 000000]
zext_ln28_8         (zext             ) [ 000000]
add_ln28_3          (add              ) [ 000000]
zext_ln28_9         (zext             ) [ 000000]
conv_1_out_addr_1   (getelementptr    ) [ 000100]
add_ln13            (add              ) [ 000000]
select_ln13_4       (select           ) [ 011110]
zext_ln28_3         (zext             ) [ 000000]
mul_ln28_1          (mul              ) [ 000000]
add_ln28_1          (add              ) [ 000000]
trunc_ln28_1        (trunc            ) [ 000000]
tmp_14              (bitconcatenate   ) [ 000000]
or_ln28_8           (or               ) [ 000000]
tmp_15              (partselect       ) [ 000000]
tmp_16              (bitconcatenate   ) [ 000000]
zext_ln28_6         (zext             ) [ 000000]
conv_1_out_addr_2   (getelementptr    ) [ 001010]
conv_1_out_load     (load             ) [ 000000]
bitcast_ln28        (bitcast          ) [ 000000]
tmp_3               (partselect       ) [ 000000]
trunc_ln28_2        (trunc            ) [ 000000]
icmp_ln28           (icmp             ) [ 000000]
icmp_ln28_1         (icmp             ) [ 000000]
or_ln28             (or               ) [ 000000]
tmp_4               (fcmp             ) [ 000000]
and_ln28            (and              ) [ 000000]
select_ln28         (select           ) [ 000000]
add_ln28_4          (add              ) [ 000000]
tmp_18              (bitconcatenate   ) [ 000000]
zext_ln28_10        (zext             ) [ 000000]
add_ln28_5          (add              ) [ 000000]
zext_ln28_11        (zext             ) [ 000000]
conv_1_out_addr_3   (getelementptr    ) [ 001010]
conv_1_out_load_1   (load             ) [ 000000]
bitcast_ln28_1      (bitcast          ) [ 000000]
tmp_5               (partselect       ) [ 000000]
trunc_ln28_3        (trunc            ) [ 000000]
bitcast_ln28_2      (bitcast          ) [ 000000]
tmp_6               (partselect       ) [ 000000]
trunc_ln28_4        (trunc            ) [ 000000]
icmp_ln28_2         (icmp             ) [ 000000]
icmp_ln28_3         (icmp             ) [ 000000]
or_ln28_1           (or               ) [ 000000]
icmp_ln28_4         (icmp             ) [ 000000]
icmp_ln28_5         (icmp             ) [ 000000]
or_ln28_2           (or               ) [ 000000]
and_ln28_1          (and              ) [ 000000]
tmp_7               (fcmp             ) [ 000000]
and_ln28_2          (and              ) [ 000000]
select_ln28_1       (select           ) [ 001010]
c                   (add              ) [ 011010]
specloopname_ln0    (specloopname     ) [ 000000]
empty               (speclooptripcount) [ 000000]
zext_ln28           (zext             ) [ 000000]
specloopname_ln0    (specloopname     ) [ 000000]
zext_ln35           (zext             ) [ 000000]
mul_ln35            (mul              ) [ 000000]
specloopname_ln17   (specloopname     ) [ 000000]
tmp_2               (specregionbegin  ) [ 000000]
specpipeline_ln18   (specpipeline     ) [ 000000]
conv_1_out_load_2   (load             ) [ 000000]
bitcast_ln28_3      (bitcast          ) [ 000000]
tmp_8               (partselect       ) [ 000000]
trunc_ln28_5        (trunc            ) [ 000000]
bitcast_ln28_4      (bitcast          ) [ 000000]
tmp_9               (partselect       ) [ 000000]
trunc_ln28_6        (trunc            ) [ 000000]
icmp_ln28_6         (icmp             ) [ 000000]
icmp_ln28_7         (icmp             ) [ 000000]
or_ln28_3           (or               ) [ 000000]
icmp_ln28_8         (icmp             ) [ 000000]
icmp_ln28_9         (icmp             ) [ 000000]
or_ln28_4           (or               ) [ 000000]
and_ln28_3          (and              ) [ 000000]
tmp_s               (fcmp             ) [ 000000]
and_ln28_4          (and              ) [ 000000]
select_ln28_2       (select           ) [ 000000]
conv_1_out_load_3   (load             ) [ 000000]
bitcast_ln28_5      (bitcast          ) [ 000000]
tmp_10              (partselect       ) [ 000000]
trunc_ln28_7        (trunc            ) [ 000000]
bitcast_ln28_6      (bitcast          ) [ 000000]
tmp_11              (partselect       ) [ 000000]
trunc_ln28_8        (trunc            ) [ 000000]
icmp_ln28_10        (icmp             ) [ 000000]
icmp_ln28_11        (icmp             ) [ 000000]
or_ln28_5           (or               ) [ 000000]
icmp_ln28_12        (icmp             ) [ 000000]
icmp_ln28_13        (icmp             ) [ 000000]
or_ln28_6           (or               ) [ 000000]
and_ln28_5          (and              ) [ 000000]
tmp_12              (fcmp             ) [ 000000]
and_ln28_6          (and              ) [ 000000]
select_ln28_3       (select           ) [ 000000]
zext_ln35_1         (zext             ) [ 000000]
add_ln35            (add              ) [ 000000]
tmp_19              (bitconcatenate   ) [ 000000]
zext_ln35_2         (zext             ) [ 000000]
add_ln35_1          (add              ) [ 000000]
zext_ln35_3         (zext             ) [ 000000]
max_pool_1_out_addr (getelementptr    ) [ 000000]
store_ln35          (store            ) [ 000000]
empty_6             (specregionend    ) [ 000000]
br_ln0              (br               ) [ 011110]
ret_ln39            (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_1_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max_pool_1_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i1.i5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i9.i6"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i10.i5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Filter_Loop_Row_Loop"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Col_Loop_st"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="conv_1_out_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="15" slack="0"/>
<pin id="102" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_addr/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="15" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="0"/>
<pin id="118" dir="0" index="4" bw="15" slack="2147483647"/>
<pin id="119" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="120" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="32" slack="0"/>
<pin id="121" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_out_load/2 conv_1_out_load_1/2 conv_1_out_load_2/3 conv_1_out_load_3/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="conv_1_out_addr_1_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="16" slack="0"/>
<pin id="115" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_addr_1/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="conv_1_out_addr_2_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="15" slack="0"/>
<pin id="127" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_addr_2/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="conv_1_out_addr_3_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="16" slack="0"/>
<pin id="134" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_addr_3/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="max_pool_1_out_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="14" slack="0"/>
<pin id="143" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_1_out_addr/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln35_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="13" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/4 "/>
</bind>
</comp>

<comp id="152" class="1005" name="indvar_flatten23_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="13" slack="1"/>
<pin id="154" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten23 (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="indvar_flatten23_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="13" slack="0"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten23/2 "/>
</bind>
</comp>

<comp id="163" class="1005" name="f_0_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="6" slack="1"/>
<pin id="165" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="f_0_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="1"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="6" slack="0"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="174" class="1005" name="indvar_flatten_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="1"/>
<pin id="176" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="indvar_flatten_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="1"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="8" slack="0"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="185" class="1005" name="r_0_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="1"/>
<pin id="187" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="r_0_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="1"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="4" slack="0"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="196" class="1005" name="c_0_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="4" slack="1"/>
<pin id="198" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="c_0_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="4" slack="1"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_4/3 tmp_s/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_7/3 tmp_12/4 "/>
</bind>
</comp>

<comp id="218" class="1004" name="shl_ln_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="5" slack="0"/>
<pin id="220" dir="0" index="1" bw="4" slack="0"/>
<pin id="221" dir="0" index="2" bw="1" slack="0"/>
<pin id="222" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="or_ln25_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="5" slack="0"/>
<pin id="228" dir="0" index="1" bw="5" slack="0"/>
<pin id="229" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln25/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="icmp_ln10_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="13" slack="0"/>
<pin id="234" dir="0" index="1" bw="13" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="add_ln10_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="13" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="f_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="6" slack="0"/>
<pin id="247" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="icmp_ln13_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="0"/>
<pin id="252" dir="0" index="1" bw="8" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="select_ln28_4_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="4" slack="0"/>
<pin id="259" dir="0" index="2" bw="4" slack="0"/>
<pin id="260" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_4/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="select_ln28_5_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="6" slack="0"/>
<pin id="267" dir="0" index="2" bw="6" slack="0"/>
<pin id="268" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_5/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="zext_ln28_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="6" slack="0"/>
<pin id="274" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="select_ln28_6_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="5" slack="0"/>
<pin id="279" dir="0" index="2" bw="5" slack="0"/>
<pin id="280" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_6/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="select_ln28_7_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="5" slack="0"/>
<pin id="287" dir="0" index="2" bw="5" slack="0"/>
<pin id="288" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_7/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="xor_ln28_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln28/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="icmp_ln16_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="4" slack="0"/>
<pin id="300" dir="0" index="1" bw="4" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="and_ln28_7_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_7/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="r_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="4" slack="0"/>
<pin id="313" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="or_ln13_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln13/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="select_ln13_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="4" slack="0"/>
<pin id="325" dir="0" index="2" bw="4" slack="0"/>
<pin id="326" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="shl_ln25_mid1_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="5" slack="0"/>
<pin id="332" dir="0" index="1" bw="4" slack="0"/>
<pin id="333" dir="0" index="2" bw="1" slack="0"/>
<pin id="334" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln25_mid1/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="select_ln13_1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="4" slack="0"/>
<pin id="341" dir="0" index="2" bw="4" slack="0"/>
<pin id="342" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_1/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="select_ln13_2_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="5" slack="0"/>
<pin id="349" dir="0" index="2" bw="5" slack="0"/>
<pin id="350" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_2/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="zext_ln28_2_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="5" slack="0"/>
<pin id="356" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_2/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="mul_ln28_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="6" slack="0"/>
<pin id="360" dir="0" index="1" bw="5" slack="0"/>
<pin id="361" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="or_ln25_1_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="5" slack="0"/>
<pin id="366" dir="0" index="1" bw="5" slack="0"/>
<pin id="367" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln25_1/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="select_ln13_3_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="5" slack="0"/>
<pin id="373" dir="0" index="2" bw="5" slack="0"/>
<pin id="374" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_3/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="shl_ln1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="5" slack="0"/>
<pin id="380" dir="0" index="1" bw="4" slack="0"/>
<pin id="381" dir="0" index="2" bw="1" slack="0"/>
<pin id="382" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln28_4_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="5" slack="0"/>
<pin id="388" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_4/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="add_ln28_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="5" slack="0"/>
<pin id="392" dir="0" index="1" bw="10" slack="0"/>
<pin id="393" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="trunc_ln28_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="10" slack="0"/>
<pin id="398" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="6" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="0" index="2" bw="1" slack="0"/>
<pin id="404" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="or_ln28_7_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="6" slack="0"/>
<pin id="410" dir="0" index="1" bw="6" slack="0"/>
<pin id="411" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_7/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="9" slack="0"/>
<pin id="416" dir="0" index="1" bw="10" slack="0"/>
<pin id="417" dir="0" index="2" bw="1" slack="0"/>
<pin id="418" dir="0" index="3" bw="5" slack="0"/>
<pin id="419" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_13_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="15" slack="0"/>
<pin id="426" dir="0" index="1" bw="9" slack="0"/>
<pin id="427" dir="0" index="2" bw="6" slack="0"/>
<pin id="428" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="zext_ln28_5_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="15" slack="0"/>
<pin id="434" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_5/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="or_ln26_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="5" slack="0"/>
<pin id="439" dir="0" index="1" bw="5" slack="0"/>
<pin id="440" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="zext_ln28_7_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="5" slack="0"/>
<pin id="445" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_7/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="add_ln28_2_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="5" slack="0"/>
<pin id="449" dir="0" index="1" bw="10" slack="0"/>
<pin id="450" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_2/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_17_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="15" slack="0"/>
<pin id="455" dir="0" index="1" bw="10" slack="0"/>
<pin id="456" dir="0" index="2" bw="1" slack="0"/>
<pin id="457" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="zext_ln28_8_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="15" slack="0"/>
<pin id="463" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_8/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="add_ln28_3_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="6" slack="0"/>
<pin id="467" dir="0" index="1" bw="15" slack="0"/>
<pin id="468" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_3/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="zext_ln28_9_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="16" slack="0"/>
<pin id="473" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_9/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="add_ln13_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="8" slack="0"/>
<pin id="479" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="select_ln13_4_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="8" slack="0"/>
<pin id="485" dir="0" index="2" bw="8" slack="0"/>
<pin id="486" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_4/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="zext_ln28_3_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="5" slack="1"/>
<pin id="492" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_3/3 "/>
</bind>
</comp>

<comp id="493" class="1004" name="mul_ln28_1_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="6" slack="0"/>
<pin id="495" dir="0" index="1" bw="5" slack="0"/>
<pin id="496" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_1/3 "/>
</bind>
</comp>

<comp id="499" class="1004" name="add_ln28_1_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="5" slack="1"/>
<pin id="501" dir="0" index="1" bw="10" slack="0"/>
<pin id="502" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_1/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="trunc_ln28_1_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="10" slack="0"/>
<pin id="506" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_1/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp_14_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="6" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="0" index="2" bw="1" slack="0"/>
<pin id="512" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/3 "/>
</bind>
</comp>

<comp id="516" class="1004" name="or_ln28_8_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="6" slack="0"/>
<pin id="518" dir="0" index="1" bw="6" slack="1"/>
<pin id="519" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_8/3 "/>
</bind>
</comp>

<comp id="521" class="1004" name="tmp_15_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="9" slack="0"/>
<pin id="523" dir="0" index="1" bw="10" slack="0"/>
<pin id="524" dir="0" index="2" bw="1" slack="0"/>
<pin id="525" dir="0" index="3" bw="5" slack="0"/>
<pin id="526" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/3 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_16_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="15" slack="0"/>
<pin id="533" dir="0" index="1" bw="9" slack="0"/>
<pin id="534" dir="0" index="2" bw="6" slack="0"/>
<pin id="535" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/3 "/>
</bind>
</comp>

<comp id="539" class="1004" name="zext_ln28_6_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="15" slack="0"/>
<pin id="541" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_6/3 "/>
</bind>
</comp>

<comp id="544" class="1004" name="bitcast_ln28_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="0"/>
<pin id="546" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28/3 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_3_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="8" slack="0"/>
<pin id="550" dir="0" index="1" bw="32" slack="0"/>
<pin id="551" dir="0" index="2" bw="6" slack="0"/>
<pin id="552" dir="0" index="3" bw="6" slack="0"/>
<pin id="553" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="558" class="1004" name="trunc_ln28_2_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="0"/>
<pin id="560" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_2/3 "/>
</bind>
</comp>

<comp id="562" class="1004" name="icmp_ln28_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="8" slack="0"/>
<pin id="564" dir="0" index="1" bw="8" slack="0"/>
<pin id="565" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/3 "/>
</bind>
</comp>

<comp id="568" class="1004" name="icmp_ln28_1_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="23" slack="0"/>
<pin id="570" dir="0" index="1" bw="23" slack="0"/>
<pin id="571" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_1/3 "/>
</bind>
</comp>

<comp id="574" class="1004" name="or_ln28_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="0" index="1" bw="1" slack="0"/>
<pin id="577" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28/3 "/>
</bind>
</comp>

<comp id="580" class="1004" name="and_ln28_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="0" index="1" bw="1" slack="0"/>
<pin id="583" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28/3 "/>
</bind>
</comp>

<comp id="586" class="1004" name="select_ln28_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="32" slack="0"/>
<pin id="589" dir="0" index="2" bw="32" slack="0"/>
<pin id="590" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/3 "/>
</bind>
</comp>

<comp id="595" class="1004" name="add_ln28_4_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="5" slack="1"/>
<pin id="597" dir="0" index="1" bw="10" slack="0"/>
<pin id="598" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_4/3 "/>
</bind>
</comp>

<comp id="600" class="1004" name="tmp_18_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="15" slack="0"/>
<pin id="602" dir="0" index="1" bw="10" slack="0"/>
<pin id="603" dir="0" index="2" bw="1" slack="0"/>
<pin id="604" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18/3 "/>
</bind>
</comp>

<comp id="608" class="1004" name="zext_ln28_10_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="15" slack="0"/>
<pin id="610" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_10/3 "/>
</bind>
</comp>

<comp id="612" class="1004" name="add_ln28_5_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="6" slack="1"/>
<pin id="614" dir="0" index="1" bw="15" slack="0"/>
<pin id="615" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_5/3 "/>
</bind>
</comp>

<comp id="617" class="1004" name="zext_ln28_11_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="16" slack="0"/>
<pin id="619" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_11/3 "/>
</bind>
</comp>

<comp id="622" class="1004" name="bitcast_ln28_1_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="0"/>
<pin id="624" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_1/3 "/>
</bind>
</comp>

<comp id="626" class="1004" name="tmp_5_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="8" slack="0"/>
<pin id="628" dir="0" index="1" bw="32" slack="0"/>
<pin id="629" dir="0" index="2" bw="6" slack="0"/>
<pin id="630" dir="0" index="3" bw="6" slack="0"/>
<pin id="631" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="636" class="1004" name="trunc_ln28_3_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="0"/>
<pin id="638" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_3/3 "/>
</bind>
</comp>

<comp id="640" class="1004" name="bitcast_ln28_2_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="0"/>
<pin id="642" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_2/3 "/>
</bind>
</comp>

<comp id="644" class="1004" name="tmp_6_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="8" slack="0"/>
<pin id="646" dir="0" index="1" bw="32" slack="0"/>
<pin id="647" dir="0" index="2" bw="6" slack="0"/>
<pin id="648" dir="0" index="3" bw="6" slack="0"/>
<pin id="649" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="654" class="1004" name="trunc_ln28_4_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="0"/>
<pin id="656" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_4/3 "/>
</bind>
</comp>

<comp id="658" class="1004" name="icmp_ln28_2_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="8" slack="0"/>
<pin id="660" dir="0" index="1" bw="8" slack="0"/>
<pin id="661" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_2/3 "/>
</bind>
</comp>

<comp id="664" class="1004" name="icmp_ln28_3_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="23" slack="0"/>
<pin id="666" dir="0" index="1" bw="23" slack="0"/>
<pin id="667" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_3/3 "/>
</bind>
</comp>

<comp id="670" class="1004" name="or_ln28_1_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="0"/>
<pin id="672" dir="0" index="1" bw="1" slack="0"/>
<pin id="673" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_1/3 "/>
</bind>
</comp>

<comp id="676" class="1004" name="icmp_ln28_4_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="8" slack="0"/>
<pin id="678" dir="0" index="1" bw="8" slack="0"/>
<pin id="679" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_4/3 "/>
</bind>
</comp>

<comp id="682" class="1004" name="icmp_ln28_5_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="23" slack="0"/>
<pin id="684" dir="0" index="1" bw="23" slack="0"/>
<pin id="685" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_5/3 "/>
</bind>
</comp>

<comp id="688" class="1004" name="or_ln28_2_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="0"/>
<pin id="690" dir="0" index="1" bw="1" slack="0"/>
<pin id="691" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_2/3 "/>
</bind>
</comp>

<comp id="694" class="1004" name="and_ln28_1_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="0"/>
<pin id="696" dir="0" index="1" bw="1" slack="0"/>
<pin id="697" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_1/3 "/>
</bind>
</comp>

<comp id="700" class="1004" name="and_ln28_2_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="0"/>
<pin id="702" dir="0" index="1" bw="1" slack="0"/>
<pin id="703" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_2/3 "/>
</bind>
</comp>

<comp id="706" class="1004" name="select_ln28_1_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="0"/>
<pin id="708" dir="0" index="1" bw="32" slack="0"/>
<pin id="709" dir="0" index="2" bw="32" slack="0"/>
<pin id="710" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_1/3 "/>
</bind>
</comp>

<comp id="714" class="1004" name="c_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="0"/>
<pin id="716" dir="0" index="1" bw="4" slack="1"/>
<pin id="717" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="719" class="1004" name="zext_ln28_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="6" slack="2"/>
<pin id="721" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/4 "/>
</bind>
</comp>

<comp id="722" class="1004" name="zext_ln35_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="4" slack="2"/>
<pin id="724" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/4 "/>
</bind>
</comp>

<comp id="725" class="1004" name="bitcast_ln28_3_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="0"/>
<pin id="727" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_3/4 "/>
</bind>
</comp>

<comp id="729" class="1004" name="tmp_8_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="8" slack="0"/>
<pin id="731" dir="0" index="1" bw="32" slack="0"/>
<pin id="732" dir="0" index="2" bw="6" slack="0"/>
<pin id="733" dir="0" index="3" bw="6" slack="0"/>
<pin id="734" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="739" class="1004" name="trunc_ln28_5_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="0"/>
<pin id="741" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_5/4 "/>
</bind>
</comp>

<comp id="743" class="1004" name="bitcast_ln28_4_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="32" slack="1"/>
<pin id="745" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_4/4 "/>
</bind>
</comp>

<comp id="746" class="1004" name="tmp_9_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="8" slack="0"/>
<pin id="748" dir="0" index="1" bw="32" slack="0"/>
<pin id="749" dir="0" index="2" bw="6" slack="0"/>
<pin id="750" dir="0" index="3" bw="6" slack="0"/>
<pin id="751" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="756" class="1004" name="trunc_ln28_6_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="32" slack="0"/>
<pin id="758" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_6/4 "/>
</bind>
</comp>

<comp id="760" class="1004" name="icmp_ln28_6_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="8" slack="0"/>
<pin id="762" dir="0" index="1" bw="8" slack="0"/>
<pin id="763" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_6/4 "/>
</bind>
</comp>

<comp id="766" class="1004" name="icmp_ln28_7_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="23" slack="0"/>
<pin id="768" dir="0" index="1" bw="23" slack="0"/>
<pin id="769" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_7/4 "/>
</bind>
</comp>

<comp id="772" class="1004" name="or_ln28_3_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="0"/>
<pin id="774" dir="0" index="1" bw="1" slack="0"/>
<pin id="775" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_3/4 "/>
</bind>
</comp>

<comp id="778" class="1004" name="icmp_ln28_8_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="8" slack="0"/>
<pin id="780" dir="0" index="1" bw="8" slack="0"/>
<pin id="781" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_8/4 "/>
</bind>
</comp>

<comp id="784" class="1004" name="icmp_ln28_9_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="23" slack="0"/>
<pin id="786" dir="0" index="1" bw="23" slack="0"/>
<pin id="787" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_9/4 "/>
</bind>
</comp>

<comp id="790" class="1004" name="or_ln28_4_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="0"/>
<pin id="792" dir="0" index="1" bw="1" slack="0"/>
<pin id="793" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_4/4 "/>
</bind>
</comp>

<comp id="796" class="1004" name="and_ln28_3_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="1" slack="0"/>
<pin id="798" dir="0" index="1" bw="1" slack="0"/>
<pin id="799" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_3/4 "/>
</bind>
</comp>

<comp id="802" class="1004" name="and_ln28_4_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="0"/>
<pin id="804" dir="0" index="1" bw="1" slack="0"/>
<pin id="805" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_4/4 "/>
</bind>
</comp>

<comp id="808" class="1004" name="select_ln28_2_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="0"/>
<pin id="810" dir="0" index="1" bw="32" slack="0"/>
<pin id="811" dir="0" index="2" bw="32" slack="1"/>
<pin id="812" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_2/4 "/>
</bind>
</comp>

<comp id="816" class="1004" name="bitcast_ln28_5_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="32" slack="0"/>
<pin id="818" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_5/4 "/>
</bind>
</comp>

<comp id="820" class="1004" name="tmp_10_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="8" slack="0"/>
<pin id="822" dir="0" index="1" bw="32" slack="0"/>
<pin id="823" dir="0" index="2" bw="6" slack="0"/>
<pin id="824" dir="0" index="3" bw="6" slack="0"/>
<pin id="825" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="830" class="1004" name="trunc_ln28_7_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="32" slack="0"/>
<pin id="832" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_7/4 "/>
</bind>
</comp>

<comp id="834" class="1004" name="bitcast_ln28_6_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="32" slack="0"/>
<pin id="836" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_6/4 "/>
</bind>
</comp>

<comp id="838" class="1004" name="tmp_11_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="8" slack="0"/>
<pin id="840" dir="0" index="1" bw="32" slack="0"/>
<pin id="841" dir="0" index="2" bw="6" slack="0"/>
<pin id="842" dir="0" index="3" bw="6" slack="0"/>
<pin id="843" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="848" class="1004" name="trunc_ln28_8_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="32" slack="0"/>
<pin id="850" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_8/4 "/>
</bind>
</comp>

<comp id="852" class="1004" name="icmp_ln28_10_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="8" slack="0"/>
<pin id="854" dir="0" index="1" bw="8" slack="0"/>
<pin id="855" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_10/4 "/>
</bind>
</comp>

<comp id="858" class="1004" name="icmp_ln28_11_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="23" slack="0"/>
<pin id="860" dir="0" index="1" bw="23" slack="0"/>
<pin id="861" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_11/4 "/>
</bind>
</comp>

<comp id="864" class="1004" name="or_ln28_5_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="1" slack="0"/>
<pin id="866" dir="0" index="1" bw="1" slack="0"/>
<pin id="867" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_5/4 "/>
</bind>
</comp>

<comp id="870" class="1004" name="icmp_ln28_12_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="8" slack="0"/>
<pin id="872" dir="0" index="1" bw="8" slack="0"/>
<pin id="873" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_12/4 "/>
</bind>
</comp>

<comp id="876" class="1004" name="icmp_ln28_13_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="23" slack="0"/>
<pin id="878" dir="0" index="1" bw="23" slack="0"/>
<pin id="879" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_13/4 "/>
</bind>
</comp>

<comp id="882" class="1004" name="or_ln28_6_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="1" slack="0"/>
<pin id="884" dir="0" index="1" bw="1" slack="0"/>
<pin id="885" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_6/4 "/>
</bind>
</comp>

<comp id="888" class="1004" name="and_ln28_5_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="1" slack="0"/>
<pin id="890" dir="0" index="1" bw="1" slack="0"/>
<pin id="891" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_5/4 "/>
</bind>
</comp>

<comp id="894" class="1004" name="and_ln28_6_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="0"/>
<pin id="896" dir="0" index="1" bw="1" slack="0"/>
<pin id="897" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_6/4 "/>
</bind>
</comp>

<comp id="900" class="1004" name="select_ln28_3_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="1" slack="0"/>
<pin id="902" dir="0" index="1" bw="32" slack="0"/>
<pin id="903" dir="0" index="2" bw="32" slack="0"/>
<pin id="904" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_3/4 "/>
</bind>
</comp>

<comp id="909" class="1004" name="zext_ln35_1_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="4" slack="2"/>
<pin id="911" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/4 "/>
</bind>
</comp>

<comp id="912" class="1004" name="tmp_19_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="13" slack="0"/>
<pin id="914" dir="0" index="1" bw="8" slack="0"/>
<pin id="915" dir="0" index="2" bw="1" slack="0"/>
<pin id="916" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/4 "/>
</bind>
</comp>

<comp id="919" class="1004" name="zext_ln35_2_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="13" slack="0"/>
<pin id="921" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_2/4 "/>
</bind>
</comp>

<comp id="923" class="1004" name="add_ln35_1_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="6" slack="0"/>
<pin id="925" dir="0" index="1" bw="13" slack="0"/>
<pin id="926" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/4 "/>
</bind>
</comp>

<comp id="929" class="1004" name="zext_ln35_3_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="14" slack="0"/>
<pin id="931" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_3/4 "/>
</bind>
</comp>

<comp id="934" class="1007" name="grp_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="8" slack="0"/>
<pin id="936" dir="0" index="1" bw="4" slack="0"/>
<pin id="937" dir="0" index="2" bw="4" slack="0"/>
<pin id="938" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln35/4 add_ln35/4 "/>
</bind>
</comp>

<comp id="943" class="1005" name="icmp_ln10_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="1" slack="1"/>
<pin id="945" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="947" class="1005" name="add_ln10_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="13" slack="0"/>
<pin id="949" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln10 "/>
</bind>
</comp>

<comp id="952" class="1005" name="select_ln28_5_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="6" slack="0"/>
<pin id="954" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln28_5 "/>
</bind>
</comp>

<comp id="959" class="1005" name="zext_ln28_1_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="16" slack="1"/>
<pin id="961" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln28_1 "/>
</bind>
</comp>

<comp id="964" class="1005" name="select_ln13_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="4" slack="1"/>
<pin id="966" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln13 "/>
</bind>
</comp>

<comp id="970" class="1005" name="select_ln13_1_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="4" slack="0"/>
<pin id="972" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln13_1 "/>
</bind>
</comp>

<comp id="976" class="1005" name="select_ln13_3_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="5" slack="1"/>
<pin id="978" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln13_3 "/>
</bind>
</comp>

<comp id="981" class="1005" name="zext_ln28_4_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="10" slack="1"/>
<pin id="983" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln28_4 "/>
</bind>
</comp>

<comp id="986" class="1005" name="conv_1_out_addr_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="15" slack="1"/>
<pin id="988" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_addr "/>
</bind>
</comp>

<comp id="991" class="1005" name="zext_ln28_7_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="10" slack="1"/>
<pin id="993" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln28_7 "/>
</bind>
</comp>

<comp id="996" class="1005" name="conv_1_out_addr_1_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="15" slack="1"/>
<pin id="998" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_addr_1 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="select_ln13_4_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="8" slack="0"/>
<pin id="1003" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln13_4 "/>
</bind>
</comp>

<comp id="1006" class="1005" name="conv_1_out_addr_2_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="15" slack="1"/>
<pin id="1008" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_addr_2 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="conv_1_out_addr_3_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="15" slack="1"/>
<pin id="1013" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_addr_3 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="select_ln28_1_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="32" slack="1"/>
<pin id="1018" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28_1 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="c_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="4" slack="1"/>
<pin id="1025" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="52" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="0" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="52" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="122"><net_src comp="111" pin="3"/><net_sink comp="105" pin=2"/></net>

<net id="128"><net_src comp="0" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="52" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="52" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="123" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="138"><net_src comp="130" pin="3"/><net_sink comp="105" pin=2"/></net>

<net id="144"><net_src comp="2" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="52" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="139" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="155"><net_src comp="10" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="12" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="14" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="16" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="16" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="211"><net_src comp="105" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="68" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="105" pin="7"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="18" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="189" pin="4"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="20" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="230"><net_src comp="218" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="22" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="156" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="24" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="156" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="26" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="28" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="167" pin="4"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="178" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="30" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="261"><net_src comp="250" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="16" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="189" pin="4"/><net_sink comp="256" pin=2"/></net>

<net id="269"><net_src comp="250" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="244" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="167" pin="4"/><net_sink comp="264" pin=2"/></net>

<net id="275"><net_src comp="264" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="281"><net_src comp="250" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="32" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="218" pin="3"/><net_sink comp="276" pin=2"/></net>

<net id="289"><net_src comp="250" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="22" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="226" pin="2"/><net_sink comp="284" pin=2"/></net>

<net id="296"><net_src comp="250" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="34" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="200" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="36" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="298" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="292" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="38" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="256" pin="3"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="304" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="250" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="327"><net_src comp="316" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="16" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="200" pin="4"/><net_sink comp="322" pin=2"/></net>

<net id="335"><net_src comp="18" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="310" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="20" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="343"><net_src comp="304" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="310" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="256" pin="3"/><net_sink comp="338" pin=2"/></net>

<net id="351"><net_src comp="304" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="330" pin="3"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="276" pin="3"/><net_sink comp="346" pin=2"/></net>

<net id="357"><net_src comp="346" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="40" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="354" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="330" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="22" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="375"><net_src comp="304" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="364" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="284" pin="3"/><net_sink comp="370" pin=2"/></net>

<net id="383"><net_src comp="18" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="322" pin="3"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="20" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="389"><net_src comp="378" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="386" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="358" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="399"><net_src comp="390" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="405"><net_src comp="42" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="396" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="32" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="412"><net_src comp="400" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="264" pin="3"/><net_sink comp="408" pin=1"/></net>

<net id="420"><net_src comp="44" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="390" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="422"><net_src comp="46" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="423"><net_src comp="48" pin="0"/><net_sink comp="414" pin=3"/></net>

<net id="429"><net_src comp="50" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="414" pin="4"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="408" pin="2"/><net_sink comp="424" pin=2"/></net>

<net id="435"><net_src comp="424" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="441"><net_src comp="378" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="22" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="446"><net_src comp="437" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="443" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="358" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="458"><net_src comp="54" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="447" pin="2"/><net_sink comp="453" pin=1"/></net>

<net id="460"><net_src comp="32" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="464"><net_src comp="453" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="469"><net_src comp="272" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="461" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="474"><net_src comp="465" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="480"><net_src comp="56" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="178" pin="4"/><net_sink comp="476" pin=1"/></net>

<net id="487"><net_src comp="250" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="56" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="476" pin="2"/><net_sink comp="482" pin=2"/></net>

<net id="497"><net_src comp="40" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="490" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="503"><net_src comp="493" pin="2"/><net_sink comp="499" pin=1"/></net>

<net id="507"><net_src comp="499" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="513"><net_src comp="42" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="504" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="515"><net_src comp="32" pin="0"/><net_sink comp="508" pin=2"/></net>

<net id="520"><net_src comp="508" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="527"><net_src comp="44" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="528"><net_src comp="499" pin="2"/><net_sink comp="521" pin=1"/></net>

<net id="529"><net_src comp="46" pin="0"/><net_sink comp="521" pin=2"/></net>

<net id="530"><net_src comp="48" pin="0"/><net_sink comp="521" pin=3"/></net>

<net id="536"><net_src comp="50" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="521" pin="4"/><net_sink comp="531" pin=1"/></net>

<net id="538"><net_src comp="516" pin="2"/><net_sink comp="531" pin=2"/></net>

<net id="542"><net_src comp="531" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="547"><net_src comp="105" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="554"><net_src comp="58" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="555"><net_src comp="544" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="556"><net_src comp="60" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="557"><net_src comp="62" pin="0"/><net_sink comp="548" pin=3"/></net>

<net id="561"><net_src comp="544" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="566"><net_src comp="548" pin="4"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="64" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="558" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="66" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="578"><net_src comp="568" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="562" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="574" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="207" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="591"><net_src comp="580" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="105" pin="3"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="68" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="594"><net_src comp="586" pin="3"/><net_sink comp="213" pin=1"/></net>

<net id="599"><net_src comp="493" pin="2"/><net_sink comp="595" pin=1"/></net>

<net id="605"><net_src comp="54" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="606"><net_src comp="595" pin="2"/><net_sink comp="600" pin=1"/></net>

<net id="607"><net_src comp="32" pin="0"/><net_sink comp="600" pin=2"/></net>

<net id="611"><net_src comp="600" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="616"><net_src comp="608" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="620"><net_src comp="612" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="625"><net_src comp="105" pin="7"/><net_sink comp="622" pin=0"/></net>

<net id="632"><net_src comp="58" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="633"><net_src comp="622" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="634"><net_src comp="60" pin="0"/><net_sink comp="626" pin=2"/></net>

<net id="635"><net_src comp="62" pin="0"/><net_sink comp="626" pin=3"/></net>

<net id="639"><net_src comp="622" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="643"><net_src comp="586" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="650"><net_src comp="58" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="651"><net_src comp="640" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="652"><net_src comp="60" pin="0"/><net_sink comp="644" pin=2"/></net>

<net id="653"><net_src comp="62" pin="0"/><net_sink comp="644" pin=3"/></net>

<net id="657"><net_src comp="640" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="662"><net_src comp="626" pin="4"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="64" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="668"><net_src comp="636" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="66" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="674"><net_src comp="664" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="658" pin="2"/><net_sink comp="670" pin=1"/></net>

<net id="680"><net_src comp="644" pin="4"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="64" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="686"><net_src comp="654" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="66" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="692"><net_src comp="682" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="676" pin="2"/><net_sink comp="688" pin=1"/></net>

<net id="698"><net_src comp="670" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="688" pin="2"/><net_sink comp="694" pin=1"/></net>

<net id="704"><net_src comp="694" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="213" pin="2"/><net_sink comp="700" pin=1"/></net>

<net id="711"><net_src comp="700" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="712"><net_src comp="105" pin="7"/><net_sink comp="706" pin=1"/></net>

<net id="713"><net_src comp="586" pin="3"/><net_sink comp="706" pin=2"/></net>

<net id="718"><net_src comp="38" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="728"><net_src comp="105" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="735"><net_src comp="58" pin="0"/><net_sink comp="729" pin=0"/></net>

<net id="736"><net_src comp="725" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="737"><net_src comp="60" pin="0"/><net_sink comp="729" pin=2"/></net>

<net id="738"><net_src comp="62" pin="0"/><net_sink comp="729" pin=3"/></net>

<net id="742"><net_src comp="725" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="752"><net_src comp="58" pin="0"/><net_sink comp="746" pin=0"/></net>

<net id="753"><net_src comp="743" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="754"><net_src comp="60" pin="0"/><net_sink comp="746" pin=2"/></net>

<net id="755"><net_src comp="62" pin="0"/><net_sink comp="746" pin=3"/></net>

<net id="759"><net_src comp="743" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="764"><net_src comp="729" pin="4"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="64" pin="0"/><net_sink comp="760" pin=1"/></net>

<net id="770"><net_src comp="739" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="66" pin="0"/><net_sink comp="766" pin=1"/></net>

<net id="776"><net_src comp="766" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="760" pin="2"/><net_sink comp="772" pin=1"/></net>

<net id="782"><net_src comp="746" pin="4"/><net_sink comp="778" pin=0"/></net>

<net id="783"><net_src comp="64" pin="0"/><net_sink comp="778" pin=1"/></net>

<net id="788"><net_src comp="756" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="66" pin="0"/><net_sink comp="784" pin=1"/></net>

<net id="794"><net_src comp="784" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="778" pin="2"/><net_sink comp="790" pin=1"/></net>

<net id="800"><net_src comp="772" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="801"><net_src comp="790" pin="2"/><net_sink comp="796" pin=1"/></net>

<net id="806"><net_src comp="796" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="207" pin="2"/><net_sink comp="802" pin=1"/></net>

<net id="813"><net_src comp="802" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="814"><net_src comp="105" pin="3"/><net_sink comp="808" pin=1"/></net>

<net id="815"><net_src comp="808" pin="3"/><net_sink comp="213" pin=1"/></net>

<net id="819"><net_src comp="105" pin="7"/><net_sink comp="816" pin=0"/></net>

<net id="826"><net_src comp="58" pin="0"/><net_sink comp="820" pin=0"/></net>

<net id="827"><net_src comp="816" pin="1"/><net_sink comp="820" pin=1"/></net>

<net id="828"><net_src comp="60" pin="0"/><net_sink comp="820" pin=2"/></net>

<net id="829"><net_src comp="62" pin="0"/><net_sink comp="820" pin=3"/></net>

<net id="833"><net_src comp="816" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="837"><net_src comp="808" pin="3"/><net_sink comp="834" pin=0"/></net>

<net id="844"><net_src comp="58" pin="0"/><net_sink comp="838" pin=0"/></net>

<net id="845"><net_src comp="834" pin="1"/><net_sink comp="838" pin=1"/></net>

<net id="846"><net_src comp="60" pin="0"/><net_sink comp="838" pin=2"/></net>

<net id="847"><net_src comp="62" pin="0"/><net_sink comp="838" pin=3"/></net>

<net id="851"><net_src comp="834" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="856"><net_src comp="820" pin="4"/><net_sink comp="852" pin=0"/></net>

<net id="857"><net_src comp="64" pin="0"/><net_sink comp="852" pin=1"/></net>

<net id="862"><net_src comp="830" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="863"><net_src comp="66" pin="0"/><net_sink comp="858" pin=1"/></net>

<net id="868"><net_src comp="858" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="869"><net_src comp="852" pin="2"/><net_sink comp="864" pin=1"/></net>

<net id="874"><net_src comp="838" pin="4"/><net_sink comp="870" pin=0"/></net>

<net id="875"><net_src comp="64" pin="0"/><net_sink comp="870" pin=1"/></net>

<net id="880"><net_src comp="848" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="881"><net_src comp="66" pin="0"/><net_sink comp="876" pin=1"/></net>

<net id="886"><net_src comp="876" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="887"><net_src comp="870" pin="2"/><net_sink comp="882" pin=1"/></net>

<net id="892"><net_src comp="864" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="893"><net_src comp="882" pin="2"/><net_sink comp="888" pin=1"/></net>

<net id="898"><net_src comp="888" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="899"><net_src comp="213" pin="2"/><net_sink comp="894" pin=1"/></net>

<net id="905"><net_src comp="894" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="906"><net_src comp="105" pin="7"/><net_sink comp="900" pin=1"/></net>

<net id="907"><net_src comp="808" pin="3"/><net_sink comp="900" pin=2"/></net>

<net id="908"><net_src comp="900" pin="3"/><net_sink comp="146" pin=1"/></net>

<net id="917"><net_src comp="94" pin="0"/><net_sink comp="912" pin=0"/></net>

<net id="918"><net_src comp="32" pin="0"/><net_sink comp="912" pin=2"/></net>

<net id="922"><net_src comp="912" pin="3"/><net_sink comp="919" pin=0"/></net>

<net id="927"><net_src comp="719" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="928"><net_src comp="919" pin="1"/><net_sink comp="923" pin=1"/></net>

<net id="932"><net_src comp="923" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="939"><net_src comp="80" pin="0"/><net_sink comp="934" pin=0"/></net>

<net id="940"><net_src comp="722" pin="1"/><net_sink comp="934" pin=1"/></net>

<net id="941"><net_src comp="909" pin="1"/><net_sink comp="934" pin=2"/></net>

<net id="942"><net_src comp="934" pin="3"/><net_sink comp="912" pin=1"/></net>

<net id="946"><net_src comp="232" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="950"><net_src comp="238" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="955"><net_src comp="264" pin="3"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="957"><net_src comp="952" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="958"><net_src comp="952" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="962"><net_src comp="272" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="967"><net_src comp="322" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="969"><net_src comp="964" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="973"><net_src comp="338" pin="3"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="975"><net_src comp="970" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="979"><net_src comp="370" pin="3"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="984"><net_src comp="386" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="989"><net_src comp="98" pin="3"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="994"><net_src comp="443" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="999"><net_src comp="111" pin="3"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="1004"><net_src comp="482" pin="3"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="1009"><net_src comp="123" pin="3"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="1014"><net_src comp="130" pin="3"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="1019"><net_src comp="706" pin="3"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="1021"><net_src comp="1016" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="1022"><net_src comp="1016" pin="1"/><net_sink comp="808" pin=2"/></net>

<net id="1026"><net_src comp="714" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="200" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_pool_1_out | {4 }
 - Input state : 
	Port: max_pool_1 : conv_1_out | {2 3 4 }
  - Chain level:
	State 1
	State 2
		shl_ln : 1
		or_ln25 : 2
		icmp_ln10 : 1
		add_ln10 : 1
		br_ln10 : 2
		f : 1
		icmp_ln13 : 1
		select_ln28_4 : 2
		select_ln28_5 : 2
		zext_ln28_1 : 3
		select_ln28_6 : 2
		select_ln28_7 : 2
		xor_ln28 : 2
		icmp_ln16 : 1
		and_ln28_7 : 2
		r : 3
		or_ln13 : 2
		select_ln13 : 2
		shl_ln25_mid1 : 4
		select_ln13_1 : 2
		select_ln13_2 : 5
		zext_ln28_2 : 6
		mul_ln28 : 7
		or_ln25_1 : 5
		select_ln13_3 : 5
		shl_ln1 : 3
		zext_ln28_4 : 4
		add_ln28 : 5
		trunc_ln28 : 6
		tmp_1 : 7
		or_ln28_7 : 8
		tmp : 6
		tmp_13 : 8
		zext_ln28_5 : 9
		conv_1_out_addr : 10
		conv_1_out_load : 11
		or_ln26 : 4
		zext_ln28_7 : 4
		add_ln28_2 : 5
		tmp_17 : 6
		zext_ln28_8 : 7
		add_ln28_3 : 8
		zext_ln28_9 : 9
		conv_1_out_addr_1 : 10
		conv_1_out_load_1 : 11
		add_ln13 : 1
		select_ln13_4 : 2
	State 3
		mul_ln28_1 : 1
		add_ln28_1 : 2
		trunc_ln28_1 : 3
		tmp_14 : 4
		or_ln28_8 : 5
		tmp_15 : 3
		tmp_16 : 5
		zext_ln28_6 : 6
		conv_1_out_addr_2 : 7
		bitcast_ln28 : 1
		tmp_3 : 2
		trunc_ln28_2 : 2
		icmp_ln28 : 3
		icmp_ln28_1 : 3
		or_ln28 : 4
		tmp_4 : 1
		and_ln28 : 4
		select_ln28 : 4
		add_ln28_4 : 2
		tmp_18 : 3
		zext_ln28_10 : 4
		add_ln28_5 : 5
		zext_ln28_11 : 6
		conv_1_out_addr_3 : 7
		bitcast_ln28_1 : 1
		tmp_5 : 2
		trunc_ln28_3 : 2
		bitcast_ln28_2 : 5
		tmp_6 : 6
		trunc_ln28_4 : 6
		icmp_ln28_2 : 3
		icmp_ln28_3 : 3
		or_ln28_1 : 4
		icmp_ln28_4 : 7
		icmp_ln28_5 : 7
		or_ln28_2 : 8
		and_ln28_1 : 8
		tmp_7 : 5
		and_ln28_2 : 8
		select_ln28_1 : 8
		conv_1_out_load_2 : 8
		conv_1_out_load_3 : 8
	State 4
		mul_ln35 : 1
		bitcast_ln28_3 : 1
		tmp_8 : 2
		trunc_ln28_5 : 2
		tmp_9 : 1
		trunc_ln28_6 : 1
		icmp_ln28_6 : 3
		icmp_ln28_7 : 3
		or_ln28_3 : 4
		icmp_ln28_8 : 2
		icmp_ln28_9 : 2
		or_ln28_4 : 3
		and_ln28_3 : 4
		tmp_s : 1
		and_ln28_4 : 4
		select_ln28_2 : 4
		bitcast_ln28_5 : 1
		tmp_10 : 2
		trunc_ln28_7 : 2
		bitcast_ln28_6 : 5
		tmp_11 : 6
		trunc_ln28_8 : 6
		icmp_ln28_10 : 3
		icmp_ln28_11 : 3
		or_ln28_5 : 4
		icmp_ln28_12 : 7
		icmp_ln28_13 : 7
		or_ln28_6 : 8
		and_ln28_5 : 8
		tmp_12 : 5
		and_ln28_6 : 8
		select_ln28_3 : 8
		add_ln35 : 2
		tmp_19 : 3
		zext_ln35_2 : 4
		add_ln35_1 : 5
		zext_ln35_3 : 6
		max_pool_1_out_addr : 7
		store_ln35 : 9
		empty_6 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |      grp_fu_207      |    0    |    66   |   239   |
|          |      grp_fu_213      |    0    |    66   |   239   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln10_fu_232   |    0    |    0    |    13   |
|          |   icmp_ln13_fu_250   |    0    |    0    |    11   |
|          |   icmp_ln16_fu_298   |    0    |    0    |    9    |
|          |   icmp_ln28_fu_562   |    0    |    0    |    11   |
|          |  icmp_ln28_1_fu_568  |    0    |    0    |    18   |
|          |  icmp_ln28_2_fu_658  |    0    |    0    |    11   |
|          |  icmp_ln28_3_fu_664  |    0    |    0    |    18   |
|          |  icmp_ln28_4_fu_676  |    0    |    0    |    11   |
|   icmp   |  icmp_ln28_5_fu_682  |    0    |    0    |    18   |
|          |  icmp_ln28_6_fu_760  |    0    |    0    |    11   |
|          |  icmp_ln28_7_fu_766  |    0    |    0    |    18   |
|          |  icmp_ln28_8_fu_778  |    0    |    0    |    11   |
|          |  icmp_ln28_9_fu_784  |    0    |    0    |    18   |
|          |  icmp_ln28_10_fu_852 |    0    |    0    |    11   |
|          |  icmp_ln28_11_fu_858 |    0    |    0    |    18   |
|          |  icmp_ln28_12_fu_870 |    0    |    0    |    11   |
|          |  icmp_ln28_13_fu_876 |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln10_fu_238   |    0    |    0    |    17   |
|          |       f_fu_244       |    0    |    0    |    15   |
|          |       r_fu_310       |    0    |    0    |    13   |
|          |    add_ln28_fu_390   |    0    |    0    |    14   |
|          |   add_ln28_2_fu_447  |    0    |    0    |    14   |
|    add   |   add_ln28_3_fu_465  |    0    |    0    |    21   |
|          |    add_ln13_fu_476   |    0    |    0    |    15   |
|          |   add_ln28_1_fu_499  |    0    |    0    |    14   |
|          |   add_ln28_4_fu_595  |    0    |    0    |    14   |
|          |   add_ln28_5_fu_612  |    0    |    0    |    21   |
|          |       c_fu_714       |    0    |    0    |    13   |
|          |   add_ln35_1_fu_923  |    0    |    0    |    17   |
|----------|----------------------|---------|---------|---------|
|          | select_ln28_4_fu_256 |    0    |    0    |    4    |
|          | select_ln28_5_fu_264 |    0    |    0    |    6    |
|          | select_ln28_6_fu_276 |    0    |    0    |    5    |
|          | select_ln28_7_fu_284 |    0    |    0    |    5    |
|          |  select_ln13_fu_322  |    0    |    0    |    4    |
|          | select_ln13_1_fu_338 |    0    |    0    |    4    |
|  select  | select_ln13_2_fu_346 |    0    |    0    |    5    |
|          | select_ln13_3_fu_370 |    0    |    0    |    5    |
|          | select_ln13_4_fu_482 |    0    |    0    |    8    |
|          |  select_ln28_fu_586  |    0    |    0    |    32   |
|          | select_ln28_1_fu_706 |    0    |    0    |    32   |
|          | select_ln28_2_fu_808 |    0    |    0    |    32   |
|          | select_ln28_3_fu_900 |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|    mul   |    mul_ln28_fu_358   |    0    |    0    |    26   |
|          |   mul_ln28_1_fu_493  |    0    |    0    |    26   |
|----------|----------------------|---------|---------|---------|
|          |    or_ln25_fu_226    |    0    |    0    |    0    |
|          |    or_ln13_fu_316    |    0    |    0    |    2    |
|          |   or_ln25_1_fu_364   |    0    |    0    |    0    |
|          |   or_ln28_7_fu_408   |    0    |    0    |    6    |
|          |    or_ln26_fu_437    |    0    |    0    |    0    |
|          |   or_ln28_8_fu_516   |    0    |    0    |    6    |
|    or    |    or_ln28_fu_574    |    0    |    0    |    2    |
|          |   or_ln28_1_fu_670   |    0    |    0    |    2    |
|          |   or_ln28_2_fu_688   |    0    |    0    |    2    |
|          |   or_ln28_3_fu_772   |    0    |    0    |    2    |
|          |   or_ln28_4_fu_790   |    0    |    0    |    2    |
|          |   or_ln28_5_fu_864   |    0    |    0    |    2    |
|          |   or_ln28_6_fu_882   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |   and_ln28_7_fu_304  |    0    |    0    |    2    |
|          |    and_ln28_fu_580   |    0    |    0    |    2    |
|          |   and_ln28_1_fu_694  |    0    |    0    |    2    |
|    and   |   and_ln28_2_fu_700  |    0    |    0    |    2    |
|          |   and_ln28_3_fu_796  |    0    |    0    |    2    |
|          |   and_ln28_4_fu_802  |    0    |    0    |    2    |
|          |   and_ln28_5_fu_888  |    0    |    0    |    2    |
|          |   and_ln28_6_fu_894  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln28_fu_292   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_934      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     shl_ln_fu_218    |    0    |    0    |    0    |
|          | shl_ln25_mid1_fu_330 |    0    |    0    |    0    |
|          |    shl_ln1_fu_378    |    0    |    0    |    0    |
|          |     tmp_1_fu_400     |    0    |    0    |    0    |
|bitconcatenate|     tmp_13_fu_424    |    0    |    0    |    0    |
|          |     tmp_17_fu_453    |    0    |    0    |    0    |
|          |     tmp_14_fu_508    |    0    |    0    |    0    |
|          |     tmp_16_fu_531    |    0    |    0    |    0    |
|          |     tmp_18_fu_600    |    0    |    0    |    0    |
|          |     tmp_19_fu_912    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  zext_ln28_1_fu_272  |    0    |    0    |    0    |
|          |  zext_ln28_2_fu_354  |    0    |    0    |    0    |
|          |  zext_ln28_4_fu_386  |    0    |    0    |    0    |
|          |  zext_ln28_5_fu_432  |    0    |    0    |    0    |
|          |  zext_ln28_7_fu_443  |    0    |    0    |    0    |
|          |  zext_ln28_8_fu_461  |    0    |    0    |    0    |
|          |  zext_ln28_9_fu_471  |    0    |    0    |    0    |
|   zext   |  zext_ln28_3_fu_490  |    0    |    0    |    0    |
|          |  zext_ln28_6_fu_539  |    0    |    0    |    0    |
|          |  zext_ln28_10_fu_608 |    0    |    0    |    0    |
|          |  zext_ln28_11_fu_617 |    0    |    0    |    0    |
|          |   zext_ln28_fu_719   |    0    |    0    |    0    |
|          |   zext_ln35_fu_722   |    0    |    0    |    0    |
|          |  zext_ln35_1_fu_909  |    0    |    0    |    0    |
|          |  zext_ln35_2_fu_919  |    0    |    0    |    0    |
|          |  zext_ln35_3_fu_929  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   trunc_ln28_fu_396  |    0    |    0    |    0    |
|          |  trunc_ln28_1_fu_504 |    0    |    0    |    0    |
|          |  trunc_ln28_2_fu_558 |    0    |    0    |    0    |
|          |  trunc_ln28_3_fu_636 |    0    |    0    |    0    |
|   trunc  |  trunc_ln28_4_fu_654 |    0    |    0    |    0    |
|          |  trunc_ln28_5_fu_739 |    0    |    0    |    0    |
|          |  trunc_ln28_6_fu_756 |    0    |    0    |    0    |
|          |  trunc_ln28_7_fu_830 |    0    |    0    |    0    |
|          |  trunc_ln28_8_fu_848 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |      tmp_fu_414      |    0    |    0    |    0    |
|          |     tmp_15_fu_521    |    0    |    0    |    0    |
|          |     tmp_3_fu_548     |    0    |    0    |    0    |
|          |     tmp_5_fu_626     |    0    |    0    |    0    |
|partselect|     tmp_6_fu_644     |    0    |    0    |    0    |
|          |     tmp_8_fu_729     |    0    |    0    |    0    |
|          |     tmp_9_fu_746     |    0    |    0    |    0    |
|          |     tmp_10_fu_820    |    0    |    0    |    0    |
|          |     tmp_11_fu_838    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    1    |   132   |   1174  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     add_ln10_reg_947     |   13   |
|        c_0_reg_196       |    4   |
|        c_reg_1023        |    4   |
| conv_1_out_addr_1_reg_996|   15   |
|conv_1_out_addr_2_reg_1006|   15   |
|conv_1_out_addr_3_reg_1011|   15   |
|  conv_1_out_addr_reg_986 |   15   |
|        f_0_reg_163       |    6   |
|     icmp_ln10_reg_943    |    1   |
| indvar_flatten23_reg_152 |   13   |
|  indvar_flatten_reg_174  |    8   |
|        r_0_reg_185       |    4   |
|   select_ln13_1_reg_970  |    4   |
|   select_ln13_3_reg_976  |    5   |
|  select_ln13_4_reg_1001  |    8   |
|    select_ln13_reg_964   |    4   |
|  select_ln28_1_reg_1016  |   32   |
|   select_ln28_5_reg_952  |    6   |
|    zext_ln28_1_reg_959   |   16   |
|    zext_ln28_4_reg_981   |   10   |
|    zext_ln28_7_reg_991   |   10   |
+--------------------------+--------+
|           Total          |   208  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_105 |  p0  |   4  |  15  |   60   ||    21   |
| grp_access_fu_105 |  p2  |   4  |   0  |    0   ||    21   |
|     grp_fu_207    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_213    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   188  ||  7.259  ||    60   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   132  |  1174  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   60   |
|  Register |    -   |    -   |   208  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    7   |   340  |  1234  |
+-----------+--------+--------+--------+--------+
