============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = E:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     10373
   Run Date =   Fri Jun 28 15:07:06 2024

   Run on =     LAPTOP-6R8AHER8
============================================================
RUN-1002 : start command "open_project LED_light.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/PLL_150M.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL_150M.v(71)
HDL-1007 : analyze verilog file ../../../src/rtl/FPGA/fpga_ed4g.sv
HDL-1007 : undeclared symbol 'lock', assumed default net type 'wire' in ../../../src/rtl/FPGA/fpga_ed4g.sv(34)
HDL-1007 : analyze verilog file ../../../src/rtl/led_phy/LED_send.sv
HDL-5007 WARNING: identifier 'cac_done' is used before its declaration in ../../../src/rtl/led_phy/LED_send.sv(72)
HDL-5007 WARNING: identifier 'cac_result' is used before its declaration in ../../../src/rtl/led_phy/LED_send.sv(80)
HDL-5007 WARNING: identifier 'cac_result' is used before its declaration in ../../../src/rtl/led_phy/LED_send.sv(213)
HDL-1007 : analyze verilog file ../../../src/rtl/led_phy/test_pattern.sv
HDL-1007 : analyze verilog file ../../../src/rtl/led_phy/multi_cycle_calculator.sv
RUN-1001 : Project manager successfully analyzed 5 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4D20EG176"
ARC-1001 : Device Initialization.
ARC-1001 : ----------------------------------------------------------------------
ARC-1001 :            OPTION            |            IO            |   SETTING   
ARC-1001 : ----------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P140/P168/P166/P165/S5  |    gpio    
ARC-1001 :             done             |           P10            |    gpio    
ARC-1001 :           program_b          |           P134           |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |     P46/P44/P47/P43      |  dedicate  
ARC-1001 : ----------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/LED_light_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc ../../LED_light.sdc"
RUN-1002 : start command "get_ports sysclk_i"
RUN-1002 : start command "create_clock -name SYSCLK -period 40 -waveform 0 20  -add"
RUN-1102 : create_clock: clock name: SYSCLK, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_PLL_150M/pll_inst.clkc[0]} -source [get_ports {sysclk_i}] -master_clock {SYSCLK} -multiply_by 6.0000 [get_pins {u_PLL_150M/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports sysclk_i"
RUN-1002 : start command "get_pins u_PLL_150M/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_PLL_150M/pll_inst.clkc[0] -source  -master_clock SYSCLK -multiply_by 6.0000 "
RUN-1002 : start command "get_ports sysclk_i"
RUN-1002 : start command "get_pins u_PLL_150M/pll_inst.clkc[0]"
RUN-1002 : start command "rename_clock -name clk_150m -source  -master_clock SYSCLK "
RUN-1105 : Rename Clock: clock u_PLL_150M/pll_inst.clkc[0] was renamed, new name is clk_150m.
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_ed4g
SYN-5055 WARNING: The kept net u_PLL_150M/clk0_out will be merged to another kept net clk_150m
SYN-5055 WARNING: The kept net u_LED_send/clk will be merged to another kept net clk_150m
SYN-5055 WARNING: The kept net u_LED_send/u_multi_cycle_calculator/temp_result_b2[3] will be merged to another kept net data_in[127]
SYN-5055 WARNING: The kept net u_LED_send/data_in[127] will be merged to another kept net data_in[127]
SYN-5055 WARNING: The kept net _al_n1 will be merged to another kept net data_in[126]
SYN-5055 WARNING: The kept net u_LED_send/data_in[126] will be merged to another kept net data_in[126]
SYN-5055 WARNING: The kept net data_in[127] will be merged to another kept net data_in[125]
SYN-5055 WARNING: The kept net u_LED_send/data_in[125] will be merged to another kept net data_in[125]
SYN-5055 WARNING: The kept net data_in[126] will be merged to another kept net data_in[124]
SYN-5055 WARNING: The kept net u_LED_send/data_in[124] will be merged to another kept net data_in[124]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net clk_150m driven by BUFG (190 clock/control pins, 1 other pins).
SYN-4019 : Net sysclk_i_dup_1 is refclk of pll u_PLL_150M/pll_inst.
SYN-4020 : Net sysclk_i_dup_1 is fbclk of pll u_PLL_150M/pll_inst.
SYN-4025 : Tag rtl::Net clk_150m as clock net
SYN-4025 : Tag rtl::Net sysclk_i_dup_1 as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model fpga_ed4g.
RUN-1001 : There are total 416 instances
RUN-0007 : 159 luts, 214 seqs, 22 mslices, 13 lslices, 3 pads, 0 brams, 0 dsps
RUN-1001 : There are total 485 nets
RUN-1001 : 397 nets have 2 pins
RUN-1001 : 61 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      0      
RUN-1001 :   No   |  No   |  Yes  |     56      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     29      
RUN-1001 :   Yes  |  No   |  Yes  |     129     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    2    |   3   |     2      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 3
PHY-3001 : Initial placement ...
PHY-3001 : design contains 414 instances, 159 luts, 214 seqs, 35 slices, 6 macros(35 instances: 22 mslices 13 lslices)
PHY-0007 : Cell area utilization is 1%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 1856, tnet num: 483, tinst num: 414, tnode num: 2512, tedge num: 2962.
TMR-2508 : Levelizing timing graph completed, there are 21 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 483 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.056279s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 108312
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 414.
PHY-3001 : End clustering;  0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 95300.8, overlap = 0
PHY-3002 : Step(2): len = 83266.5, overlap = 0
PHY-3002 : Step(3): len = 72604.5, overlap = 0
PHY-3002 : Step(4): len = 63575.6, overlap = 0
PHY-3002 : Step(5): len = 56076.3, overlap = 0
PHY-3002 : Step(6): len = 51142.4, overlap = 0
PHY-3002 : Step(7): len = 45421.4, overlap = 0
PHY-3002 : Step(8): len = 39242.5, overlap = 0
PHY-3002 : Step(9): len = 35634.6, overlap = 0
PHY-3002 : Step(10): len = 31920.7, overlap = 0
PHY-3002 : Step(11): len = 28228.1, overlap = 0
PHY-3002 : Step(12): len = 26120.6, overlap = 0
PHY-3002 : Step(13): len = 24294.2, overlap = 0
PHY-3002 : Step(14): len = 21905.9, overlap = 0
PHY-3002 : Step(15): len = 20888.6, overlap = 0
PHY-3002 : Step(16): len = 18652, overlap = 0
PHY-3002 : Step(17): len = 15902.6, overlap = 0
PHY-3002 : Step(18): len = 15040.8, overlap = 0
PHY-3002 : Step(19): len = 13408.3, overlap = 0
PHY-3002 : Step(20): len = 12094.7, overlap = 0
PHY-3002 : Step(21): len = 11011.1, overlap = 0
PHY-3002 : Step(22): len = 10297.2, overlap = 0
PHY-3002 : Step(23): len = 9347.8, overlap = 0
PHY-3002 : Step(24): len = 9040, overlap = 0
PHY-3002 : Step(25): len = 8354.3, overlap = 0
PHY-3002 : Step(26): len = 7698, overlap = 0
PHY-3002 : Step(27): len = 7288.3, overlap = 0
PHY-3002 : Step(28): len = 7230.5, overlap = 0
PHY-3002 : Step(29): len = 6946.2, overlap = 0
PHY-3002 : Step(30): len = 6946.2, overlap = 0
PHY-3002 : Step(31): len = 6826.5, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004648s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 483 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.012190s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(32): len = 6796.1, overlap = 0.1875
PHY-3002 : Step(33): len = 6846.8, overlap = 0.25
PHY-3002 : Step(34): len = 6845.7, overlap = 0.1875
PHY-3002 : Step(35): len = 6850.2, overlap = 0
PHY-3002 : Step(36): len = 6887.5, overlap = 0
PHY-3002 : Step(37): len = 6764.2, overlap = 0
PHY-3002 : Step(38): len = 6706.1, overlap = 0
PHY-3002 : Step(39): len = 6523.2, overlap = 0
PHY-3002 : Step(40): len = 6309, overlap = 0.0625
PHY-3002 : Step(41): len = 6210.5, overlap = 0.5625
PHY-3002 : Step(42): len = 6110.3, overlap = 0.875
PHY-3002 : Step(43): len = 6019.1, overlap = 0.9375
PHY-3002 : Step(44): len = 5934.9, overlap = 1.96875
PHY-3002 : Step(45): len = 5712.2, overlap = 2.84375
PHY-3002 : Step(46): len = 5537.5, overlap = 4.46875
PHY-3002 : Step(47): len = 5481.5, overlap = 5.21875
PHY-3002 : Step(48): len = 5311.9, overlap = 7.6875
PHY-3002 : Step(49): len = 5214.1, overlap = 8.71875
PHY-3002 : Step(50): len = 5179.4, overlap = 9.46875
PHY-3002 : Step(51): len = 5086.7, overlap = 9.59375
PHY-3002 : Step(52): len = 5109.7, overlap = 9.34375
PHY-3002 : Step(53): len = 5132, overlap = 9.21875
PHY-3002 : Step(54): len = 5116.4, overlap = 9.21875
PHY-3002 : Step(55): len = 5116.8, overlap = 9.09375
PHY-3002 : Step(56): len = 5057.1, overlap = 9.03125
PHY-3002 : Step(57): len = 5043.4, overlap = 9.03125
PHY-3002 : Step(58): len = 4958, overlap = 8.78125
PHY-3002 : Step(59): len = 4929.1, overlap = 8.78125
PHY-3002 : Step(60): len = 4861.2, overlap = 8.78125
PHY-3002 : Step(61): len = 4684.9, overlap = 8.90625
PHY-3002 : Step(62): len = 4582.7, overlap = 9.46875
PHY-3002 : Step(63): len = 4467.1, overlap = 9.84375
PHY-3002 : Step(64): len = 4389.6, overlap = 10.0938
PHY-3002 : Step(65): len = 4336.4, overlap = 10.375
PHY-3002 : Step(66): len = 4332.6, overlap = 10.5
PHY-3002 : Step(67): len = 4248.6, overlap = 11.3438
PHY-3002 : Step(68): len = 4124.5, overlap = 12.0312
PHY-3002 : Step(69): len = 4067.9, overlap = 12.3438
PHY-3002 : Step(70): len = 3990, overlap = 12.1875
PHY-3002 : Step(71): len = 3968.4, overlap = 12.0938
PHY-3002 : Step(72): len = 3961.1, overlap = 12.2812
PHY-3002 : Step(73): len = 3965.7, overlap = 12.2812
PHY-3002 : Step(74): len = 3890.8, overlap = 12.1562
PHY-3002 : Step(75): len = 3863.2, overlap = 12.125
PHY-3002 : Step(76): len = 3860, overlap = 12.1875
PHY-3002 : Step(77): len = 3773.3, overlap = 12.1875
PHY-3002 : Step(78): len = 3757.7, overlap = 12.3125
PHY-3002 : Step(79): len = 3733.1, overlap = 12.375
PHY-3002 : Step(80): len = 3635.9, overlap = 12.5312
PHY-3002 : Step(81): len = 3580.7, overlap = 12.6875
PHY-3002 : Step(82): len = 3560.4, overlap = 12.7812
PHY-3002 : Step(83): len = 3519.6, overlap = 12.5938
PHY-3002 : Step(84): len = 3519.6, overlap = 12.5938
PHY-3002 : Step(85): len = 3506.6, overlap = 12.5938
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 483 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.013960s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.02418e-05
PHY-3002 : Step(86): len = 3553, overlap = 19.0625
PHY-3002 : Step(87): len = 3553, overlap = 19.0625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.04836e-05
PHY-3002 : Step(88): len = 3555.9, overlap = 18.9062
PHY-3002 : Step(89): len = 3588.3, overlap = 18.7812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.94821e-05
PHY-3002 : Step(90): len = 3670.1, overlap = 17.8125
PHY-3002 : Step(91): len = 3719.1, overlap = 17.0938
PHY-3002 : Step(92): len = 3778.1, overlap = 15.125
PHY-3002 : Step(93): len = 3920.2, overlap = 14.6875
PHY-3002 : Step(94): len = 4077.2, overlap = 13.75
PHY-3002 : Step(95): len = 4111.8, overlap = 13.4688
PHY-3002 : Step(96): len = 4172, overlap = 12.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000158964
PHY-3002 : Step(97): len = 4426.1, overlap = 12.0938
PHY-3002 : Step(98): len = 4630.8, overlap = 11.6562
PHY-3002 : Step(99): len = 5047.3, overlap = 10.2812
PHY-3002 : Step(100): len = 5665.5, overlap = 8.125
PHY-3002 : Step(101): len = 5927.6, overlap = 7.75
PHY-3002 : Step(102): len = 6028.3, overlap = 7.15625
PHY-3002 : Step(103): len = 6156.6, overlap = 6.78125
PHY-3002 : Step(104): len = 6169.1, overlap = 6.71875
PHY-3002 : Step(105): len = 6149.2, overlap = 6.5625
PHY-3002 : Step(106): len = 6072.8, overlap = 6.625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000317928
PHY-3002 : Step(107): len = 5982.2, overlap = 5.875
PHY-3002 : Step(108): len = 5980.7, overlap = 5.28125
PHY-3002 : Step(109): len = 5934.2, overlap = 3.96875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000635857
PHY-3002 : Step(110): len = 5987.9, overlap = 3.65625
PHY-3002 : Step(111): len = 6020.3, overlap = 3.65625
PHY-3002 : Step(112): len = 6034, overlap = 3.625
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 1856, tnet num: 483, tinst num: 414, tnode num: 2512, tedge num: 2962.
TMR-2508 : Levelizing timing graph completed, there are 21 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 15.69 peak overflow 1.94
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/485.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 6776, over cnt = 38(0%), over = 131, worst = 13
PHY-1001 : End global iterations;  0.020266s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 19.38, top5 = 5.19, top10 = 2.58, top15 = 1.72.
PHY-1001 : End incremental global routing;  0.077399s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (40.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 483 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.014365s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (108.8%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model fpga_ed4g.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 3 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 407 has valid locations, 4 needs to be replaced
PHY-3001 : design contains 417 instances, 162 luts, 214 seqs, 35 slices, 6 macros(35 instances: 22 mslices 13 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 6202.4
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 1865, tnet num: 486, tinst num: 417, tnode num: 2521, tedge num: 2974.
TMR-2508 : Levelizing timing graph completed, there are 21 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 486 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.048194s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(113): len = 6185.5, overlap = 0
PHY-3002 : Step(114): len = 6205.7, overlap = 0
PHY-3002 : Step(115): len = 6207.5, overlap = 0
PHY-3002 : Step(116): len = 6207.5, overlap = 0
PHY-3002 : Step(117): len = 6210.7, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 486 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.013577s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000475971
PHY-3002 : Step(118): len = 6205.1, overlap = 3.6875
PHY-3002 : Step(119): len = 6205.1, overlap = 3.6875
PHY-3001 : Final: Len = 6205.1, Over = 3.6875
PHY-3001 : End incremental placement;  0.151505s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (10.3%)

OPT-1001 : Total overflow 15.78 peak overflow 1.94
OPT-1001 : End high-fanout net optimization;  0.255577s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (24.5%)

OPT-1001 : Current memory(MB): used = 149, reserve = 119, peak = 149.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 258/488.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 6888, over cnt = 38(0%), over = 128, worst = 13
PHY-1002 : len = 8048, over cnt = 14(0%), over = 17, worst = 2
PHY-1002 : len = 8248, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 8312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.033268s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 19.96, top5 = 5.90, top10 = 2.94, top15 = 1.96.
OPT-1001 : End congestion update;  0.079622s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 486 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.014244s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-0007 : Start: WNS -70 TNS -70 NUM_FEPS 1
OPT-0007 : Iter 1: improved WNS -70 TNS -70 NUM_FEPS 1 with 4 cells processed and 0 slack improved
OPT-0007 : Iter 2: improved WNS -70 TNS -70 NUM_FEPS 1 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  0.096339s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Current memory(MB): used = 148, reserve = 118, peak = 149.
OPT-1001 : End physical optimization;  0.397027s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (23.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 162 LUT to BLE ...
SYN-4008 : Packed 162 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 174 remaining SEQ's ...
SYN-4005 : Packed 114 SEQ with LUT/SLICE
SYN-4006 : 18 single LUT's are left
SYN-4006 : 60 single SEQ's are left
SYN-4011 : Packing model "fpga_ed4g" (AL_USER_NORMAL) with 222/353 primitive instances ...
PHY-3001 : End packing;  0.014219s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Populate physical database on model fpga_ed4g.
RUN-1001 : There are total 164 instances
RUN-1001 : 78 mslices, 78 lslices, 3 pads, 0 brams, 0 dsps
RUN-1001 : There are total 451 nets
RUN-1001 : 358 nets have 2 pins
RUN-1001 : 59 nets have [3 - 5] pins
RUN-1001 : 17 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 162 instances, 156 slices, 6 macros(35 instances: 22 mslices 13 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : After packing: Len = 6402, Over = 7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 1556, tnet num: 449, tinst num: 162, tnode num: 1956, tedge num: 2542.
TMR-2508 : Levelizing timing graph completed, there are 21 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 449 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.048051s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (65.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000111636
PHY-3002 : Step(120): len = 6091.5, overlap = 8.5
PHY-3002 : Step(121): len = 5974, overlap = 8.5
PHY-3002 : Step(122): len = 5911.8, overlap = 9
PHY-3002 : Step(123): len = 5920, overlap = 10.25
PHY-3002 : Step(124): len = 5869.6, overlap = 10
PHY-3002 : Step(125): len = 5905.7, overlap = 10
PHY-3002 : Step(126): len = 5922, overlap = 9
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000223273
PHY-3002 : Step(127): len = 6070.8, overlap = 8
PHY-3002 : Step(128): len = 6105.3, overlap = 7.5
PHY-3002 : Step(129): len = 6057.2, overlap = 7.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000446545
PHY-3002 : Step(130): len = 6091.3, overlap = 7.75
PHY-3002 : Step(131): len = 6109.4, overlap = 7.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.031658s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (49.4%)

PHY-3001 : Trial Legalized: Len = 10425
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 449 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.013296s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.11811
PHY-3002 : Step(132): len = 9455.4, overlap = 1.25
PHY-3002 : Step(133): len = 9323.3, overlap = 1.5
PHY-3002 : Step(134): len = 9021.5, overlap = 1.5
PHY-3002 : Step(135): len = 8575, overlap = 2
PHY-3002 : Step(136): len = 8491.7, overlap = 2.5
PHY-3002 : Step(137): len = 8470.5, overlap = 2.5
PHY-3002 : Step(138): len = 8362.5, overlap = 2.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.236221
PHY-3002 : Step(139): len = 8352.5, overlap = 2.75
PHY-3002 : Step(140): len = 8340.4, overlap = 3
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006067s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 9627, Over = 0
PHY-3001 : End spreading;  0.002971s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 9627, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 1556, tnet num: 449, tinst num: 162, tnode num: 1956, tedge num: 2542.
TMR-2508 : Levelizing timing graph completed, there are 21 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 14/451.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 10984, over cnt = 34(0%), over = 47, worst = 3
PHY-1002 : len = 11336, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 11344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.036878s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (42.4%)

PHY-1001 : Congestion index: top1 = 20.75, top5 = 8.12, top10 = 4.08, top15 = 2.73.
PHY-1001 : End incremental global routing;  0.082915s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (18.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 449 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.010641s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (146.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.099113s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (31.5%)

OPT-1001 : Current memory(MB): used = 149, reserve = 119, peak = 150.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 357/451.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 11344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.001384s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 20.75, top5 = 8.12, top10 = 4.08, top15 = 2.73.
OPT-1001 : End congestion update;  0.043506s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (71.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 449 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.013165s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-0007 : Start: WNS -208 TNS -208 NUM_FEPS 1
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model fpga_ed4g.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 3 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 156 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 162 instances, 156 slices, 6 macros(35 instances: 22 mslices 13 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Initial: Len = 9689, Over = 0
PHY-3001 : End spreading;  0.002298s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 9689, Over = 0
PHY-3001 : End incremental legalization;  0.015771s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-0007 : Iter 1: improved WNS -208 TNS -208 NUM_FEPS 1 with 1 cells processed and 0 slack improved
OPT-0007 : Iter 2: improved WNS -208 TNS -208 NUM_FEPS 1 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.079660s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (39.2%)

OPT-1001 : Current memory(MB): used = 151, reserve = 121, peak = 151.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 449 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.008794s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 353/451.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 11424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.003588s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 20.75, top5 = 8.14, top10 = 4.10, top15 = 2.74.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 449 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.008507s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -208 TNS -208 NUM_FEPS 1
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 20.275862
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -208ps with too many logic level 9 
RUN-1001 :       #2 path slack -119ps with logic level 8 
OPT-1002 :   please consider adjusting synthesis strategy to reduce the large logic level of these critical paths
RUN-1001 :   extra opt step will be enabled to improve QoR
RUN-1001 :   0 HFN exist on timing critical paths out of 451 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 451 nets
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model fpga_ed4g.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 3 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 156 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 162 instances, 156 slices, 6 macros(35 instances: 22 mslices 13 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Initial: Len = 9689, Over = 0
PHY-3001 : End spreading;  0.002141s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 9689, Over = 0
PHY-3001 : End incremental legalization;  0.015896s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (98.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 449 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.009073s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 357/451.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 11424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.001768s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 20.75, top5 = 8.14, top10 = 4.10, top15 = 2.74.
OPT-1001 : End congestion update;  0.042576s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (73.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 449 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.012660s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-0007 : Start: WNS -208 TNS -208 NUM_FEPS 1
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model fpga_ed4g.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 3 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 156 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 162 instances, 156 slices, 6 macros(35 instances: 22 mslices 13 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Initial: Len = 9617, Over = 0
PHY-3001 : End spreading;  0.002848s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 9617, Over = 0
PHY-3001 : End incremental legalization;  0.018988s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-0007 : Iter 1: improved WNS -158 TNS -158 NUM_FEPS 1 with 1 cells processed and 50 slack improved
OPT-0007 : Iter 2: improved WNS -158 TNS -158 NUM_FEPS 1 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.080524s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (38.8%)

OPT-1001 : Current memory(MB): used = 152, reserve = 122, peak = 152.
OPT-1001 : Start bottleneck based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 353/451.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 11312, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 11312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.012122s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 20.69, top5 = 8.10, top10 = 4.08, top15 = 2.72.
OPT-1001 : End congestion update;  0.091219s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (34.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 449 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.017261s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-0007 : Start: WNS -158 TNS -158 NUM_FEPS 1
OPT-0007 : Iter 1: improved WNS -158 TNS -158 NUM_FEPS 1 with 0 cells processed and 0 slack improved
OPT-0007 : Iter 2: improved WNS -158 TNS -158 NUM_FEPS 1 with 0 cells processed and 0 slack improved
OPT-1001 : End bottleneck based optimization;  0.110734s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (28.2%)

OPT-1001 : Current memory(MB): used = 151, reserve = 121, peak = 152.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 449 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.010079s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (155.0%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Current memory(MB): used = 151, reserve = 121, peak = 152.
OPT-1001 : Start congestion recovery ...
RUN-1002 : start command "set_param place ofv 80"
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 449 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.010280s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 357/451.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 11312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.003652s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (427.9%)

PHY-1001 : Congestion index: top1 = 20.69, top5 = 8.10, top10 = 4.08, top15 = 2.72.
RUN-1001 : End congestion update;  0.052127s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (89.9%)
 
RUN-1001 : design has 41 columns and 72 rows with 0 high-util (over 100 percentage) tiles versus total tile num 2952
OPT-1001 : End congestion recovery;  0.063709s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (73.6%)

OPT-1001 : Current memory(MB): used = 150, reserve = 121, peak = 152.
OPT-1001 : End physical optimization;  0.585663s wall, 0.187500s user + 0.046875s system = 0.234375s CPU (40.0%)

RUN-1003 : finish command "place" in  3.495449s wall, 0.718750s user + 0.484375s system = 1.203125s CPU (34.4%)

RUN-1004 : used memory is 137 MB, reserved memory is 107 MB, peak memory is 152 MB
RUN-1002 : start command "export_db LED_light_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 164 instances
RUN-1001 : 78 mslices, 78 lslices, 3 pads, 0 brams, 0 dsps
RUN-1001 : There are total 451 nets
RUN-1001 : 358 nets have 2 pins
RUN-1001 : 59 nets have [3 - 5] pins
RUN-1001 : 17 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 1556, tnet num: 449, tinst num: 162, tnode num: 1956, tedge num: 2542.
TMR-2508 : Levelizing timing graph completed, there are 21 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 78 mslices, 78 lslices, 3 pads, 0 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 449 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 10848, over cnt = 37(0%), over = 50, worst = 3
PHY-1002 : len = 11168, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 11232, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 11264, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.037235s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 20.67, top5 = 8.05, top10 = 4.04, top15 = 2.69.
PHY-1001 : End global routing;  0.076185s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (41.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 171, reserve = 142, peak = 178.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_150m will be merged with clock u_PLL_150M/clk0_buf
PHY-1001 : net sysclk_i_dup_1 will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 436, reserve = 410, peak = 436.
PHY-1001 : End build detailed router design. 3.277268s wall, 2.000000s user + 0.078125s system = 2.078125s CPU (63.4%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 10296, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.344878s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (58.9%)

PHY-1001 : Current memory(MB): used = 468, reserve = 443, peak = 468.
PHY-1001 : End phase 1; 0.350929s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (57.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 92% nets.
PHY-1022 : len = 57728, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 468, reserve = 443, peak = 468.
PHY-1001 : End initial routed; 0.362086s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (25.9%)

PHY-1001 : Update timing.....
PHY-1001 : 174/417(41%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.926   |  -1.990   |   2   
RUN-1001 :   Hold   |   0.445   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.076021s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (61.7%)

PHY-1001 : Current memory(MB): used = 468, reserve = 444, peak = 468.
PHY-1001 : End phase 2; 0.438213s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (32.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 57616, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.018245s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (85.6%)

PHY-1001 : Update timing.....
PHY-1001 : 174/417(41%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.926   |  -1.990   |   2   
RUN-1001 :   Hold   |   0.445   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.094600s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (99.1%)

PHY-1001 : Commit to database.....
PHY-1001 : 1 feed throughs used by 1 nets
PHY-1001 : End commit to database; 0.059533s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (52.5%)

PHY-1001 : Current memory(MB): used = 478, reserve = 454, peak = 478.
PHY-1001 : End phase 3; 0.296674s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (73.7%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 9 pins with SWNS -1.882ns STNS -1.905ns FEP 2.
PHY-1001 : End OPT Iter 1; 0.035630s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (87.7%)

PHY-1022 : len = 57648, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.045725s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (68.3%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-1.882ns, -1.905ns, 2}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 57616, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.018551s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (84.2%)

PHY-1001 : Update timing.....
PHY-1001 : 174/417(41%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -2.017   |  -2.175   |   2   
RUN-1001 :   Hold   |   0.445   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.086508s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (36.1%)

PHY-1001 : Current memory(MB): used = 478, reserve = 454, peak = 478.
PHY-1001 : End phase 4; 0.182858s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (51.3%)

PHY-1003 : Routed, final wirelength = 57616
PHY-1001 : Current memory(MB): used = 478, reserve = 454, peak = 478.
PHY-1001 : End export database. 0.015695s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  4.803873s wall, 2.734375s user + 0.093750s system = 2.828125s CPU (58.9%)

RUN-1003 : finish command "route" in  4.994932s wall, 2.843750s user + 0.093750s system = 2.937500s CPU (58.8%)

RUN-1004 : used memory is 430 MB, reserved memory is 404 MB, peak memory is 478 MB
RUN-1002 : start command "report_area -io_info -file LED_light_phy.area"
RUN-1001 : standard
***Report Model: fpga_ed4g Device: EG4D20EG176***

IO Statistics
#IO                         3
  #input                    1
  #output                   2
  #inout                    0

Utilization Statistics
#lut                      238   out of  19600    1.21%
#reg                      217   out of  19600    1.11%
#le                       298
  #lut only                81   out of    298   27.18%
  #reg only                60   out of    298   20.13%
  #lut&reg                157   out of    298   52.68%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                        3   out of    130    2.31%
  #ireg                     0
  #oreg                     2
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet               Type               DriverType         Driver                       Fanout
#1        u_PLL_150M/clk0_buf    GCLK               pll                u_PLL_150M/pll_inst.clkc0    107
#2        sysclk_i_dup_1         GCLK               io                 sysclk_i_syn_2.di            16


Detailed IO Report

    Name      Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  sysclk_i      INPUT        P63        LVCMOS25          N/A          PULLUP      NONE    
    cko        OUTPUT        P83        LVCMOS25           8            NONE       OREG    
    sdo        OUTPUT        P82        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------+
|Instance                     |Module                 |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------+
|top                          |fpga_ed4g              |298    |203     |35      |219     |0       |0       |
|  u_LED_send                 |LED_send               |216    |171     |17      |166     |0       |0       |
|    u_multi_cycle_calculator |multi_cycle_calculator |12     |12      |0       |9       |0       |0       |
|  u_PLL_150M                 |PLL_150M               |1      |1       |0       |0       |0       |0       |
|  u_test_pattern             |test_pattern           |28     |18      |5       |20      |0       |0       |
+----------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       355   
    #2          2        33   
    #3          3        13   
    #4          4        13   
    #5        5-10       18   
    #6        11-50      10   
    #7       51-100      1    
    #8       101-500     1    
  Average     2.21            

RUN-1002 : start command "export_db LED_light_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fpga_ed4g.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 1556, tnet num: 449, tinst num: 162, tnode num: 1956, tedge num: 2542.
TMR-2508 : Levelizing timing graph completed, there are 21 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file LED_light_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 449 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 2. Number of clock nets = 2 (0 unconstrainted).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in LED_light_phy.timing, timing summary in LED_light_phy.tsm.
RUN-1002 : start command "export_bid LED_light_inst.bid"
RUN-1002 : start command "bitgen -bit LED_light.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 162
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 451, pip num: 3786
BIT-1002 : Init feedthrough completely, num: 1
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 639 valid insts, and 10006 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LED_light.bit.
RUN-1003 : finish command "bitgen -bit LED_light.bit" in  1.454569s wall, 5.046875s user + 0.093750s system = 5.140625s CPU (353.4%)

RUN-1004 : used memory is 443 MB, reserved memory is 422 MB, peak memory is 609 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240628_150706.log"
