===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 35.4349 seconds

  ----Wall Time----  ----Name----
    4.1487 ( 11.7%)  FIR Parser
   16.6956 ( 47.1%)  'firrtl.circuit' Pipeline
    1.4174 (  4.0%)    'firrtl.module' Pipeline
    1.2690 (  3.6%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1484 (  0.4%)      LowerCHIRRTLPass
    0.1042 (  0.3%)    InferWidths
    0.7314 (  2.1%)    InferResets
    0.0213 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0918 (  0.3%)    WireDFT
    0.0212 (  0.1%)    PrefixModules
    0.7482 (  2.1%)    LowerFIRRTLTypes
    6.8822 ( 19.4%)    'firrtl.module' Pipeline
    0.8639 (  2.4%)      ExpandWhens
    0.0237 (  0.1%)      RemoveResets
    5.5785 ( 15.7%)      Canonicalizer
    0.4161 (  1.2%)      InferReadWrite
    0.4889 (  1.4%)    Inliner
    1.2434 (  3.5%)    IMConstProp
    0.0344 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    4.1880 ( 11.8%)    'firrtl.module' Pipeline
    4.1880 ( 11.8%)      Canonicalizer
    0.3934 (  1.1%)    RemoveUnusedPorts
    0.0336 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.3854 (  1.1%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    3.8318 ( 10.8%)  LowerFIRRTLToHW
    0.0337 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    7.1752 ( 20.2%)  'hw.module' Pipeline
    0.9136 (  2.6%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    4.7797 ( 13.5%)    Canonicalizer
    0.6613 (  1.9%)    HWCleanup
    0.0788 (  0.2%)    HWLegalizeModules
    0.7418 (  2.1%)    PrettifyVerilog
    3.5793 ( 10.1%)  ExportVerilog
    0.0023 (  0.0%)  Rest
   35.4349 (100.0%)  Total

{
  totalTime: 35.469,
  maxMemory: 682459136
}
