
9_adc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000002a4  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800043c  08000444  00010444  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  0800043c  0800043c  00010444  2**0
                  CONTENTS
  4 .ARM          00000000  0800043c  0800043c  00010444  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800043c  08000444  00010444  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800043c  0800043c  0001043c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000440  08000440  00010440  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010444  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000444  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000444  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010444  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000a1c  00000000  00000000  00010474  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000002ce  00000000  00000000  00010e90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000000c8  00000000  00000000  00011160  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000090  00000000  00000000  00011228  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000eb72  00000000  00000000  000112b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000111d  00000000  00000000  0001fe2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000537f3  00000000  00000000  00020f47  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0007473a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000001c8  00000000  00000000  0007478c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000000 	.word	0x20000000
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08000424 	.word	0x08000424

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000004 	.word	0x20000004
 80001d4:	08000424 	.word	0x08000424

080001d8 <adc1_pa1_init>:
#define SR_EOC			(1U << 1)



void adc1_pa1_init(void)
{
 80001d8:	b480      	push	{r7}
 80001da:	af00      	add	r7, sp, #0
	/************    Configure the ADC GPIOA pin    ***************/
	// Enable clock access to GPIOA
	RCC->AHB1ENR |= GPIOAEN;
 80001dc:	4b21      	ldr	r3, [pc, #132]	; (8000264 <adc1_pa1_init+0x8c>)
 80001de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80001e0:	4a20      	ldr	r2, [pc, #128]	; (8000264 <adc1_pa1_init+0x8c>)
 80001e2:	f043 0301 	orr.w	r3, r3, #1
 80001e6:	6313      	str	r3, [r2, #48]	; 0x30

	// Set the mode of PA1 to analog mode - bits 3:2 -> 0b11
	GPIOA->MODER |= (1U << 3);
 80001e8:	4b1f      	ldr	r3, [pc, #124]	; (8000268 <adc1_pa1_init+0x90>)
 80001ea:	681b      	ldr	r3, [r3, #0]
 80001ec:	4a1e      	ldr	r2, [pc, #120]	; (8000268 <adc1_pa1_init+0x90>)
 80001ee:	f043 0308 	orr.w	r3, r3, #8
 80001f2:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (1U << 2);
 80001f4:	4b1c      	ldr	r3, [pc, #112]	; (8000268 <adc1_pa1_init+0x90>)
 80001f6:	681b      	ldr	r3, [r3, #0]
 80001f8:	4a1b      	ldr	r2, [pc, #108]	; (8000268 <adc1_pa1_init+0x90>)
 80001fa:	f043 0304 	orr.w	r3, r3, #4
 80001fe:	6013      	str	r3, [r2, #0]


	/************    Configure the ADC peripheral    ***************/
	// Enable clock access to ADC
	RCC->APB1ENR |= ADC1EN;
 8000200:	4b18      	ldr	r3, [pc, #96]	; (8000264 <adc1_pa1_init+0x8c>)
 8000202:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000204:	4a17      	ldr	r2, [pc, #92]	; (8000264 <adc1_pa1_init+0x8c>)
 8000206:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800020a:	6413      	str	r3, [r2, #64]	; 0x40

	/************    Configure the ADC parameters    **************/
	// Configure conversion sequence start. Bits 4:0 of ADC_SQR3 -> 0b00001 (ADC channel 1)
	ADC1->SQR3 &= ~(1U << 4);
 800020c:	4b17      	ldr	r3, [pc, #92]	; (800026c <adc1_pa1_init+0x94>)
 800020e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000210:	4a16      	ldr	r2, [pc, #88]	; (800026c <adc1_pa1_init+0x94>)
 8000212:	f023 0310 	bic.w	r3, r3, #16
 8000216:	6353      	str	r3, [r2, #52]	; 0x34
	ADC1->SQR3 &= ~(1U << 3);
 8000218:	4b14      	ldr	r3, [pc, #80]	; (800026c <adc1_pa1_init+0x94>)
 800021a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800021c:	4a13      	ldr	r2, [pc, #76]	; (800026c <adc1_pa1_init+0x94>)
 800021e:	f023 0308 	bic.w	r3, r3, #8
 8000222:	6353      	str	r3, [r2, #52]	; 0x34
	ADC1->SQR3 &= ~(1U << 2);
 8000224:	4b11      	ldr	r3, [pc, #68]	; (800026c <adc1_pa1_init+0x94>)
 8000226:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000228:	4a10      	ldr	r2, [pc, #64]	; (800026c <adc1_pa1_init+0x94>)
 800022a:	f023 0304 	bic.w	r3, r3, #4
 800022e:	6353      	str	r3, [r2, #52]	; 0x34
	ADC1->SQR3 &= ~(1U << 1);
 8000230:	4b0e      	ldr	r3, [pc, #56]	; (800026c <adc1_pa1_init+0x94>)
 8000232:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000234:	4a0d      	ldr	r2, [pc, #52]	; (800026c <adc1_pa1_init+0x94>)
 8000236:	f023 0302 	bic.w	r3, r3, #2
 800023a:	6353      	str	r3, [r2, #52]	; 0x34
	ADC1->SQR3 |= ADC_CH1;
 800023c:	4b0b      	ldr	r3, [pc, #44]	; (800026c <adc1_pa1_init+0x94>)
 800023e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000240:	4a0a      	ldr	r2, [pc, #40]	; (800026c <adc1_pa1_init+0x94>)
 8000242:	f043 0301 	orr.w	r3, r3, #1
 8000246:	6353      	str	r3, [r2, #52]	; 0x34

	// Conversion sequence length - Bits 23:20 of ADC_SQR1 -> 0b0000
	// For 1 conversion, setting all bits of this register to 0 is OK
	ADC1->SQR1 = ADC_SEQ_LEN;
 8000248:	4b08      	ldr	r3, [pc, #32]	; (800026c <adc1_pa1_init+0x94>)
 800024a:	2200      	movs	r2, #0
 800024c:	62da      	str	r2, [r3, #44]	; 0x2c

	// Enable ADC module
	ADC1->CR2 |= CR2_ADON;
 800024e:	4b07      	ldr	r3, [pc, #28]	; (800026c <adc1_pa1_init+0x94>)
 8000250:	689b      	ldr	r3, [r3, #8]
 8000252:	4a06      	ldr	r2, [pc, #24]	; (800026c <adc1_pa1_init+0x94>)
 8000254:	f043 0301 	orr.w	r3, r3, #1
 8000258:	6093      	str	r3, [r2, #8]
}
 800025a:	bf00      	nop
 800025c:	46bd      	mov	sp, r7
 800025e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000262:	4770      	bx	lr
 8000264:	40023800 	.word	0x40023800
 8000268:	40020000 	.word	0x40020000
 800026c:	40012000 	.word	0x40012000

08000270 <start_conversion>:

void start_conversion(void)
{
 8000270:	b480      	push	{r7}
 8000272:	af00      	add	r7, sp, #0
	// Start ADC conversion
	ADC1->CR2 |= CR2_SWSTART;
 8000274:	4b05      	ldr	r3, [pc, #20]	; (800028c <start_conversion+0x1c>)
 8000276:	689b      	ldr	r3, [r3, #8]
 8000278:	4a04      	ldr	r2, [pc, #16]	; (800028c <start_conversion+0x1c>)
 800027a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800027e:	6093      	str	r3, [r2, #8]
}
 8000280:	bf00      	nop
 8000282:	46bd      	mov	sp, r7
 8000284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000288:	4770      	bx	lr
 800028a:	bf00      	nop
 800028c:	40012000 	.word	0x40012000

08000290 <main>:
#include "adc.h"



int main(void)
{
 8000290:	b580      	push	{r7, lr}
 8000292:	af00      	add	r7, sp, #0

	uart2_tx_init();
 8000294:	f000 f806 	bl	80002a4 <uart2_tx_init>

	adc1_pa1_init();
 8000298:	f7ff ff9e 	bl	80001d8 <adc1_pa1_init>

	start_conversion();
 800029c:	f7ff ffe8 	bl	8000270 <start_conversion>

	while(1)
 80002a0:	e7fe      	b.n	80002a0 <main+0x10>
	...

080002a4 <uart2_tx_init>:
}


// UART2 Tx is pin PA2 set to AF07 mode
void uart2_tx_init(void)
{
 80002a4:	b580      	push	{r7, lr}
 80002a6:	af00      	add	r7, sp, #0
	/******************* Configure UART GPIO pin ***********************/
	// Enable clock access to GPIOA on AHB1
	RCC->AHB1ENR |= GPIOAEN;
 80002a8:	4b20      	ldr	r3, [pc, #128]	; (800032c <uart2_tx_init+0x88>)
 80002aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002ac:	4a1f      	ldr	r2, [pc, #124]	; (800032c <uart2_tx_init+0x88>)
 80002ae:	f043 0301 	orr.w	r3, r3, #1
 80002b2:	6313      	str	r3, [r2, #48]	; 0x30

	// Set PA2 to alternate function mode. MODER bits 5:4 = 0b10
	GPIOA->MODER &= ~(1U << 4);
 80002b4:	4b1e      	ldr	r3, [pc, #120]	; (8000330 <uart2_tx_init+0x8c>)
 80002b6:	681b      	ldr	r3, [r3, #0]
 80002b8:	4a1d      	ldr	r2, [pc, #116]	; (8000330 <uart2_tx_init+0x8c>)
 80002ba:	f023 0310 	bic.w	r3, r3, #16
 80002be:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (1U << 5);
 80002c0:	4b1b      	ldr	r3, [pc, #108]	; (8000330 <uart2_tx_init+0x8c>)
 80002c2:	681b      	ldr	r3, [r3, #0]
 80002c4:	4a1a      	ldr	r2, [pc, #104]	; (8000330 <uart2_tx_init+0x8c>)
 80002c6:	f043 0320 	orr.w	r3, r3, #32
 80002ca:	6013      	str	r3, [r2, #0]

	// Set PA2 AF mode type to UART_TX (AF07). Bits 11:8 of AFRL2 = 0b0111
	GPIOA->AFR[0] &= ~(1U << 11);
 80002cc:	4b18      	ldr	r3, [pc, #96]	; (8000330 <uart2_tx_init+0x8c>)
 80002ce:	6a1b      	ldr	r3, [r3, #32]
 80002d0:	4a17      	ldr	r2, [pc, #92]	; (8000330 <uart2_tx_init+0x8c>)
 80002d2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80002d6:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1U << 10);
 80002d8:	4b15      	ldr	r3, [pc, #84]	; (8000330 <uart2_tx_init+0x8c>)
 80002da:	6a1b      	ldr	r3, [r3, #32]
 80002dc:	4a14      	ldr	r2, [pc, #80]	; (8000330 <uart2_tx_init+0x8c>)
 80002de:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80002e2:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1U << 9);
 80002e4:	4b12      	ldr	r3, [pc, #72]	; (8000330 <uart2_tx_init+0x8c>)
 80002e6:	6a1b      	ldr	r3, [r3, #32]
 80002e8:	4a11      	ldr	r2, [pc, #68]	; (8000330 <uart2_tx_init+0x8c>)
 80002ea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80002ee:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1U << 8);
 80002f0:	4b0f      	ldr	r3, [pc, #60]	; (8000330 <uart2_tx_init+0x8c>)
 80002f2:	6a1b      	ldr	r3, [r3, #32]
 80002f4:	4a0e      	ldr	r2, [pc, #56]	; (8000330 <uart2_tx_init+0x8c>)
 80002f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80002fa:	6213      	str	r3, [r2, #32]

	/******************* Configure UART module ***********************/
	// Configure clock access to UART2
	RCC->APB1ENR |= UART2EN;
 80002fc:	4b0b      	ldr	r3, [pc, #44]	; (800032c <uart2_tx_init+0x88>)
 80002fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000300:	4a0a      	ldr	r2, [pc, #40]	; (800032c <uart2_tx_init+0x88>)
 8000302:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000306:	6413      	str	r3, [r2, #64]	; 0x40

	// Configure baudrate
	uart_set_baudrate(USART2, APB1_CLK, BAUD_RATE);
 8000308:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800030c:	4909      	ldr	r1, [pc, #36]	; (8000334 <uart2_tx_init+0x90>)
 800030e:	480a      	ldr	r0, [pc, #40]	; (8000338 <uart2_tx_init+0x94>)
 8000310:	f000 f814 	bl	800033c <uart_set_baudrate>

	// Configure transfer direction and register defaults as well (8 data bits, 1 stop bit, parity 0...)
	USART2->CR1 = CR1_TE;
 8000314:	4b08      	ldr	r3, [pc, #32]	; (8000338 <uart2_tx_init+0x94>)
 8000316:	2208      	movs	r2, #8
 8000318:	60da      	str	r2, [r3, #12]

	// Enable UART module
	USART2->CR1 |= CR1_UE;
 800031a:	4b07      	ldr	r3, [pc, #28]	; (8000338 <uart2_tx_init+0x94>)
 800031c:	68db      	ldr	r3, [r3, #12]
 800031e:	4a06      	ldr	r2, [pc, #24]	; (8000338 <uart2_tx_init+0x94>)
 8000320:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000324:	60d3      	str	r3, [r2, #12]
}
 8000326:	bf00      	nop
 8000328:	bd80      	pop	{r7, pc}
 800032a:	bf00      	nop
 800032c:	40023800 	.word	0x40023800
 8000330:	40020000 	.word	0x40020000
 8000334:	00f42400 	.word	0x00f42400
 8000338:	40004400 	.word	0x40004400

0800033c <uart_set_baudrate>:
	return USART2->DR;

}

static void uart_set_baudrate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t BaudRate)
{
 800033c:	b580      	push	{r7, lr}
 800033e:	b084      	sub	sp, #16
 8000340:	af00      	add	r7, sp, #0
 8000342:	60f8      	str	r0, [r7, #12]
 8000344:	60b9      	str	r1, [r7, #8]
 8000346:	607a      	str	r2, [r7, #4]
	USARTx->BRR = compute_uart_bd(PeriphClk, BaudRate);
 8000348:	6879      	ldr	r1, [r7, #4]
 800034a:	68b8      	ldr	r0, [r7, #8]
 800034c:	f000 f808 	bl	8000360 <compute_uart_bd>
 8000350:	4603      	mov	r3, r0
 8000352:	461a      	mov	r2, r3
 8000354:	68fb      	ldr	r3, [r7, #12]
 8000356:	609a      	str	r2, [r3, #8]

}
 8000358:	bf00      	nop
 800035a:	3710      	adds	r7, #16
 800035c:	46bd      	mov	sp, r7
 800035e:	bd80      	pop	{r7, pc}

08000360 <compute_uart_bd>:

static uint16_t compute_uart_bd(uint32_t PeriphClk, uint32_t BaudRate)
{
 8000360:	b480      	push	{r7}
 8000362:	b083      	sub	sp, #12
 8000364:	af00      	add	r7, sp, #0
 8000366:	6078      	str	r0, [r7, #4]
 8000368:	6039      	str	r1, [r7, #0]
	return ((PeriphClk + (BaudRate/2U))/BaudRate);
 800036a:	683b      	ldr	r3, [r7, #0]
 800036c:	085a      	lsrs	r2, r3, #1
 800036e:	687b      	ldr	r3, [r7, #4]
 8000370:	441a      	add	r2, r3
 8000372:	683b      	ldr	r3, [r7, #0]
 8000374:	fbb2 f3f3 	udiv	r3, r2, r3
 8000378:	b29b      	uxth	r3, r3
}
 800037a:	4618      	mov	r0, r3
 800037c:	370c      	adds	r7, #12
 800037e:	46bd      	mov	sp, r7
 8000380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000384:	4770      	bx	lr
	...

08000388 <Reset_Handler>:
 8000388:	480d      	ldr	r0, [pc, #52]	; (80003c0 <LoopForever+0x2>)
 800038a:	4685      	mov	sp, r0
 800038c:	f3af 8000 	nop.w
 8000390:	480c      	ldr	r0, [pc, #48]	; (80003c4 <LoopForever+0x6>)
 8000392:	490d      	ldr	r1, [pc, #52]	; (80003c8 <LoopForever+0xa>)
 8000394:	4a0d      	ldr	r2, [pc, #52]	; (80003cc <LoopForever+0xe>)
 8000396:	2300      	movs	r3, #0
 8000398:	e002      	b.n	80003a0 <LoopCopyDataInit>

0800039a <CopyDataInit>:
 800039a:	58d4      	ldr	r4, [r2, r3]
 800039c:	50c4      	str	r4, [r0, r3]
 800039e:	3304      	adds	r3, #4

080003a0 <LoopCopyDataInit>:
 80003a0:	18c4      	adds	r4, r0, r3
 80003a2:	428c      	cmp	r4, r1
 80003a4:	d3f9      	bcc.n	800039a <CopyDataInit>
 80003a6:	4a0a      	ldr	r2, [pc, #40]	; (80003d0 <LoopForever+0x12>)
 80003a8:	4c0a      	ldr	r4, [pc, #40]	; (80003d4 <LoopForever+0x16>)
 80003aa:	2300      	movs	r3, #0
 80003ac:	e001      	b.n	80003b2 <LoopFillZerobss>

080003ae <FillZerobss>:
 80003ae:	6013      	str	r3, [r2, #0]
 80003b0:	3204      	adds	r2, #4

080003b2 <LoopFillZerobss>:
 80003b2:	42a2      	cmp	r2, r4
 80003b4:	d3fb      	bcc.n	80003ae <FillZerobss>
 80003b6:	f000 f811 	bl	80003dc <__libc_init_array>
 80003ba:	f7ff ff69 	bl	8000290 <main>

080003be <LoopForever>:
 80003be:	e7fe      	b.n	80003be <LoopForever>
 80003c0:	20020000 	.word	0x20020000
 80003c4:	20000000 	.word	0x20000000
 80003c8:	20000000 	.word	0x20000000
 80003cc:	08000444 	.word	0x08000444
 80003d0:	20000000 	.word	0x20000000
 80003d4:	2000001c 	.word	0x2000001c

080003d8 <ADC_IRQHandler>:
 80003d8:	e7fe      	b.n	80003d8 <ADC_IRQHandler>
	...

080003dc <__libc_init_array>:
 80003dc:	b570      	push	{r4, r5, r6, lr}
 80003de:	4d0d      	ldr	r5, [pc, #52]	; (8000414 <__libc_init_array+0x38>)
 80003e0:	4c0d      	ldr	r4, [pc, #52]	; (8000418 <__libc_init_array+0x3c>)
 80003e2:	1b64      	subs	r4, r4, r5
 80003e4:	10a4      	asrs	r4, r4, #2
 80003e6:	2600      	movs	r6, #0
 80003e8:	42a6      	cmp	r6, r4
 80003ea:	d109      	bne.n	8000400 <__libc_init_array+0x24>
 80003ec:	4d0b      	ldr	r5, [pc, #44]	; (800041c <__libc_init_array+0x40>)
 80003ee:	4c0c      	ldr	r4, [pc, #48]	; (8000420 <__libc_init_array+0x44>)
 80003f0:	f000 f818 	bl	8000424 <_init>
 80003f4:	1b64      	subs	r4, r4, r5
 80003f6:	10a4      	asrs	r4, r4, #2
 80003f8:	2600      	movs	r6, #0
 80003fa:	42a6      	cmp	r6, r4
 80003fc:	d105      	bne.n	800040a <__libc_init_array+0x2e>
 80003fe:	bd70      	pop	{r4, r5, r6, pc}
 8000400:	f855 3b04 	ldr.w	r3, [r5], #4
 8000404:	4798      	blx	r3
 8000406:	3601      	adds	r6, #1
 8000408:	e7ee      	b.n	80003e8 <__libc_init_array+0xc>
 800040a:	f855 3b04 	ldr.w	r3, [r5], #4
 800040e:	4798      	blx	r3
 8000410:	3601      	adds	r6, #1
 8000412:	e7f2      	b.n	80003fa <__libc_init_array+0x1e>
 8000414:	0800043c 	.word	0x0800043c
 8000418:	0800043c 	.word	0x0800043c
 800041c:	0800043c 	.word	0x0800043c
 8000420:	08000440 	.word	0x08000440

08000424 <_init>:
 8000424:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000426:	bf00      	nop
 8000428:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800042a:	bc08      	pop	{r3}
 800042c:	469e      	mov	lr, r3
 800042e:	4770      	bx	lr

08000430 <_fini>:
 8000430:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000432:	bf00      	nop
 8000434:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000436:	bc08      	pop	{r3}
 8000438:	469e      	mov	lr, r3
 800043a:	4770      	bx	lr
