-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ban_interface_mul_body is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_read13 : IN STD_LOGIC_VECTOR (127 downto 0);
    p_read24 : IN STD_LOGIC_VECTOR (127 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of ban_interface_mul_body is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (13 downto 0) := "00000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (13 downto 0) := "00000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (13 downto 0) := "00000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (13 downto 0) := "00000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (13 downto 0) := "00000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (13 downto 0) := "00000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (13 downto 0) := "00001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (13 downto 0) := "00010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (13 downto 0) := "00100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (13 downto 0) := "01000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (13 downto 0) := "10000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal empty_fu_310_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_reg_634 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_44_fu_325_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_44_reg_639 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_45_fu_340_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_45_reg_644 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_fu_353_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_reg_649 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln77_fu_418_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_reg_673 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal empty_46_fu_427_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_46_reg_677 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal icmp_ln92_fu_432_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln92_reg_683 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln92_fu_438_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln92_reg_687 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_fu_479_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal icmp_ln104_fu_484_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln104_reg_707 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln104_fu_506_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln104_reg_711 : STD_LOGIC_VECTOR (2 downto 0);
    signal aux_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal aux_ce0 : STD_LOGIC;
    signal aux_we0 : STD_LOGIC;
    signal aux_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_ap_start : STD_LOGIC;
    signal grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_ap_done : STD_LOGIC;
    signal grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_ap_idle : STD_LOGIC;
    signal grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_ap_ready : STD_LOGIC;
    signal grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_aux_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_aux_ce0 : STD_LOGIC;
    signal grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_aux_we0 : STD_LOGIC;
    signal grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_aux_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_ap_start : STD_LOGIC;
    signal grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_ap_done : STD_LOGIC;
    signal grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_ap_idle : STD_LOGIC;
    signal grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_ap_ready : STD_LOGIC;
    signal grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_aux_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_aux_ce0 : STD_LOGIC;
    signal grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_num_res_2_03_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_num_res_2_03_out_ap_vld : STD_LOGIC;
    signal grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_num_res_1_02_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_num_res_1_02_out_ap_vld : STD_LOGIC;
    signal grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_num_res_0_01_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_num_res_0_01_out_ap_vld : STD_LOGIC;
    signal grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_ap_start : STD_LOGIC;
    signal grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_ap_done : STD_LOGIC;
    signal grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_ap_idle : STD_LOGIC;
    signal grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_ap_ready : STD_LOGIC;
    signal grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_agg_result_num_0_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_agg_result_num_0_out_ap_vld : STD_LOGIC;
    signal grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_agg_result_num12_0_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_agg_result_num12_0_out_ap_vld : STD_LOGIC;
    signal grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_agg_result_num2_0_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_agg_result_num2_0_out_ap_vld : STD_LOGIC;
    signal grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259_ap_start : STD_LOGIC;
    signal grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259_ap_done : STD_LOGIC;
    signal grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259_ap_idle : STD_LOGIC;
    signal grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259_ap_ready : STD_LOGIC;
    signal grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259_idx_tmp_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259_idx_tmp_out_ap_vld : STD_LOGIC;
    signal grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_ap_start : STD_LOGIC;
    signal grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_ap_done : STD_LOGIC;
    signal grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_ap_idle : STD_LOGIC;
    signal grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_ap_ready : STD_LOGIC;
    signal grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_agg_result_num_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_agg_result_num_2_out_ap_vld : STD_LOGIC;
    signal grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_agg_result_num12_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_agg_result_num12_2_out_ap_vld : STD_LOGIC;
    signal grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_agg_result_num2_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_agg_result_num2_2_out_ap_vld : STD_LOGIC;
    signal grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_ap_start : STD_LOGIC;
    signal grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_ap_done : STD_LOGIC;
    signal grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_ap_idle : STD_LOGIC;
    signal grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_ap_ready : STD_LOGIC;
    signal grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_agg_result_num_5_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_agg_result_num_5_out_ap_vld : STD_LOGIC;
    signal grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_agg_result_num12_5_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_agg_result_num12_5_out_ap_vld : STD_LOGIC;
    signal grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_agg_result_num2_5_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_agg_result_num2_5_out_ap_vld : STD_LOGIC;
    signal agg_result_num_4_reg_132 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_num12_4_reg_142 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_num2_4_reg_152 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_base_0_lcssa_i1114_phi_fu_166_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal base_0_lcssa_i1114_reg_162 : STD_LOGIC_VECTOR (1 downto 0);
    signal base_fu_462_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal agg_result_p_0_reg_174 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_agg_result_num_7_phi_fu_188_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_num_7_reg_185 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_phi_mux_agg_result_num12_7_phi_fu_199_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_num12_7_reg_196 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_agg_result_num2_7_phi_fu_210_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_num2_7_reg_207 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_this_p_write_assign_phi_fu_221_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal this_p_write_assign_reg_218 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal p_partselect3_fu_300_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_partselect2_fu_315_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_partselect1_fu_330_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln195_fu_345_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln195_1_fu_349_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln77_fu_383_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_386_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln77_fu_396_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln77_8_fu_406_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln77_fu_400_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_fu_412_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_295_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln92_fu_457_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln100_fu_469_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sext_ln100_fu_475_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln104_fu_490_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln104_7_fu_494_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln104_fu_500_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_return_0_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_1_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_2_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_3_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component ban_interface_mul_body_Pipeline_VITIS_LOOP_169_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read13 : IN STD_LOGIC_VECTOR (127 downto 0);
        empty_16 : IN STD_LOGIC_VECTOR (31 downto 0);
        empty_17 : IN STD_LOGIC_VECTOR (31 downto 0);
        empty : IN STD_LOGIC_VECTOR (31 downto 0);
        aux_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        aux_ce0 : OUT STD_LOGIC;
        aux_we0 : OUT STD_LOGIC;
        aux_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component ban_interface_mul_body_Pipeline_VITIS_LOOP_187_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        aux_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        aux_ce0 : OUT STD_LOGIC;
        aux_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        num_res_2_03_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        num_res_2_03_out_ap_vld : OUT STD_LOGIC;
        num_res_1_02_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        num_res_1_02_out_ap_vld : OUT STD_LOGIC;
        num_res_0_01_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        num_res_0_01_out_ap_vld : OUT STD_LOGIC );
    end component;


    component ban_interface_mul_body_Pipeline_VITIS_LOOP_21_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        num_res_0_01_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        num_res_1_02_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        num_res_2_03_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num_0_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num_0_out_ap_vld : OUT STD_LOGIC;
        agg_result_num12_0_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num12_0_out_ap_vld : OUT STD_LOGIC;
        agg_result_num2_0_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num2_0_out_ap_vld : OUT STD_LOGIC );
    end component;


    component ban_interface_mul_body_Pipeline_VITIS_LOOP_84_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        agg_result_num_0_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num12_0_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num2_0_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        idx_tmp_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        idx_tmp_out_ap_vld : OUT STD_LOGIC );
    end component;


    component ban_interface_mul_body_Pipeline_VITIS_LOOP_92_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        agg_result_num_0_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num12_0_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num2_0_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        zext_ln92 : IN STD_LOGIC_VECTOR (1 downto 0);
        xor_ln92 : IN STD_LOGIC_VECTOR (1 downto 0);
        agg_result_num_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num_2_out_ap_vld : OUT STD_LOGIC;
        agg_result_num12_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num12_2_out_ap_vld : OUT STD_LOGIC;
        agg_result_num2_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num2_2_out_ap_vld : OUT STD_LOGIC );
    end component;


    component ban_interface_mul_body_Pipeline_VITIS_LOOP_104_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        agg_result_num_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num12_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num2_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        zext_ln104 : IN STD_LOGIC_VECTOR (1 downto 0);
        zext_ln104_14 : IN STD_LOGIC_VECTOR (2 downto 0);
        agg_result_num_5_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num_5_out_ap_vld : OUT STD_LOGIC;
        agg_result_num12_5_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num12_5_out_ap_vld : OUT STD_LOGIC;
        agg_result_num2_5_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num2_5_out_ap_vld : OUT STD_LOGIC );
    end component;


    component ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component ban_interface_mul_body_aux_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    aux_U : component ban_interface_mul_body_aux_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => aux_address0,
        ce0 => aux_ce0,
        we0 => aux_we0,
        d0 => grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_aux_d0,
        q0 => aux_q0);

    grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230 : component ban_interface_mul_body_Pipeline_VITIS_LOOP_169_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_ap_start,
        ap_done => grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_ap_done,
        ap_idle => grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_ap_idle,
        ap_ready => grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_ap_ready,
        p_read13 => p_read13,
        empty_16 => empty_reg_634,
        empty_17 => empty_44_reg_639,
        empty => empty_45_reg_644,
        aux_address0 => grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_aux_address0,
        aux_ce0 => grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_aux_ce0,
        aux_we0 => grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_aux_we0,
        aux_d0 => grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_aux_d0);

    grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241 : component ban_interface_mul_body_Pipeline_VITIS_LOOP_187_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_ap_start,
        ap_done => grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_ap_done,
        ap_idle => grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_ap_idle,
        ap_ready => grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_ap_ready,
        aux_address0 => grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_aux_address0,
        aux_ce0 => grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_aux_ce0,
        aux_q0 => aux_q0,
        num_res_2_03_out => grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_num_res_2_03_out,
        num_res_2_03_out_ap_vld => grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_num_res_2_03_out_ap_vld,
        num_res_1_02_out => grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_num_res_1_02_out,
        num_res_1_02_out_ap_vld => grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_num_res_1_02_out_ap_vld,
        num_res_0_01_out => grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_num_res_0_01_out,
        num_res_0_01_out_ap_vld => grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_num_res_0_01_out_ap_vld);

    grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249 : component ban_interface_mul_body_Pipeline_VITIS_LOOP_21_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_ap_start,
        ap_done => grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_ap_done,
        ap_idle => grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_ap_idle,
        ap_ready => grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_ap_ready,
        num_res_0_01_reload => grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_num_res_0_01_out,
        num_res_1_02_reload => grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_num_res_1_02_out,
        num_res_2_03_reload => grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_num_res_2_03_out,
        agg_result_num_0_out => grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_agg_result_num_0_out,
        agg_result_num_0_out_ap_vld => grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_agg_result_num_0_out_ap_vld,
        agg_result_num12_0_out => grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_agg_result_num12_0_out,
        agg_result_num12_0_out_ap_vld => grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_agg_result_num12_0_out_ap_vld,
        agg_result_num2_0_out => grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_agg_result_num2_0_out,
        agg_result_num2_0_out_ap_vld => grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_agg_result_num2_0_out_ap_vld);

    grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259 : component ban_interface_mul_body_Pipeline_VITIS_LOOP_84_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259_ap_start,
        ap_done => grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259_ap_done,
        ap_idle => grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259_ap_idle,
        ap_ready => grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259_ap_ready,
        agg_result_num_0_reload => grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_agg_result_num_0_out,
        agg_result_num12_0_reload => grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_agg_result_num12_0_out,
        agg_result_num2_0_reload => grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_agg_result_num2_0_out,
        idx_tmp_out => grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259_idx_tmp_out,
        idx_tmp_out_ap_vld => grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259_idx_tmp_out_ap_vld);

    grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267 : component ban_interface_mul_body_Pipeline_VITIS_LOOP_92_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_ap_start,
        ap_done => grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_ap_done,
        ap_idle => grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_ap_idle,
        ap_ready => grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_ap_ready,
        agg_result_num_0_reload => grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_agg_result_num_0_out,
        agg_result_num12_0_reload => grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_agg_result_num12_0_out,
        agg_result_num2_0_reload => grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_agg_result_num2_0_out,
        zext_ln92 => empty_46_reg_677,
        xor_ln92 => xor_ln92_reg_687,
        agg_result_num_2_out => grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_agg_result_num_2_out,
        agg_result_num_2_out_ap_vld => grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_agg_result_num_2_out_ap_vld,
        agg_result_num12_2_out => grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_agg_result_num12_2_out,
        agg_result_num12_2_out_ap_vld => grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_agg_result_num12_2_out_ap_vld,
        agg_result_num2_2_out => grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_agg_result_num2_2_out,
        agg_result_num2_2_out_ap_vld => grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_agg_result_num2_2_out_ap_vld);

    grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279 : component ban_interface_mul_body_Pipeline_VITIS_LOOP_104_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_ap_start,
        ap_done => grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_ap_done,
        ap_idle => grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_ap_idle,
        ap_ready => grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_ap_ready,
        agg_result_num_4 => agg_result_num_4_reg_132,
        agg_result_num12_4 => agg_result_num12_4_reg_142,
        agg_result_num2_4 => agg_result_num2_4_reg_152,
        zext_ln104 => base_0_lcssa_i1114_reg_162,
        zext_ln104_14 => select_ln104_reg_711,
        agg_result_num_5_out => grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_agg_result_num_5_out,
        agg_result_num_5_out_ap_vld => grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_agg_result_num_5_out_ap_vld,
        agg_result_num12_5_out => grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_agg_result_num12_5_out,
        agg_result_num12_5_out_ap_vld => grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_agg_result_num12_5_out_ap_vld,
        agg_result_num2_5_out => grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_agg_result_num2_5_out,
        agg_result_num2_5_out_ap_vld => grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_agg_result_num2_5_out_ap_vld);

    fcmp_32ns_32ns_1_2_no_dsp_1_U493 : component ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_agg_result_num_0_out,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_1,
        dout => grp_fu_295_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_return_0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_0_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                    ap_return_0_preg <= ap_phi_mux_this_p_write_assign_phi_fu_221_p6;
                end if; 
            end if;
        end if;
    end process;


    ap_return_1_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_1_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                    ap_return_1_preg <= ap_phi_mux_agg_result_num_7_phi_fu_188_p6;
                end if; 
            end if;
        end if;
    end process;


    ap_return_2_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_2_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                    ap_return_2_preg <= ap_phi_mux_agg_result_num12_7_phi_fu_199_p6;
                end if; 
            end if;
        end if;
    end process;


    ap_return_3_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_3_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                    ap_return_3_preg <= ap_phi_mux_agg_result_num2_7_phi_fu_210_p6;
                end if; 
            end if;
        end if;
    end process;


    grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state12) and ((icmp_ln104_fu_484_p2 = ap_const_lv1_0) or (icmp_ln92_reg_683 = ap_const_lv1_0)))) then 
                    grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_ap_ready = ap_const_logic_1)) then 
                    grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_ap_ready = ap_const_logic_1)) then 
                    grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_ap_ready = ap_const_logic_1)) then 
                    grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_ap_ready = ap_const_logic_1)) then 
                    grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = and_ln77_fu_418_p2) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                    grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259_ap_ready = ap_const_logic_1)) then 
                    grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln92_fu_432_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                    grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_ap_ready = ap_const_logic_1)) then 
                    grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    agg_result_num12_4_reg_142_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln104_fu_484_p2 = ap_const_lv1_0) and (icmp_ln92_reg_683 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                agg_result_num12_4_reg_142 <= grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_agg_result_num12_2_out;
            elsif (((icmp_ln92_fu_432_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                agg_result_num12_4_reg_142 <= grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_agg_result_num12_0_out;
            end if; 
        end if;
    end process;

    agg_result_num12_7_reg_196_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln104_fu_484_p2 = ap_const_lv1_1) and (icmp_ln92_reg_683 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                agg_result_num12_7_reg_196 <= grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_agg_result_num12_2_out;
            elsif (((ap_const_lv1_0 = and_ln77_fu_418_p2) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                agg_result_num12_7_reg_196 <= grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_agg_result_num12_0_out;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state14) and (((icmp_ln104_reg_707 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_673)) or ((ap_const_lv1_1 = and_ln77_reg_673) and (icmp_ln92_reg_683 = ap_const_lv1_0))))) then 
                agg_result_num12_7_reg_196 <= grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_agg_result_num12_5_out;
            end if; 
        end if;
    end process;

    agg_result_num2_4_reg_152_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln104_fu_484_p2 = ap_const_lv1_0) and (icmp_ln92_reg_683 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                agg_result_num2_4_reg_152 <= grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_agg_result_num2_2_out;
            elsif (((icmp_ln92_fu_432_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                agg_result_num2_4_reg_152 <= grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_agg_result_num2_0_out;
            end if; 
        end if;
    end process;

    agg_result_num2_7_reg_207_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln104_fu_484_p2 = ap_const_lv1_1) and (icmp_ln92_reg_683 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                agg_result_num2_7_reg_207 <= grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_agg_result_num2_2_out;
            elsif (((ap_const_lv1_0 = and_ln77_fu_418_p2) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                agg_result_num2_7_reg_207 <= grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_agg_result_num2_0_out;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state14) and (((icmp_ln104_reg_707 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_673)) or ((ap_const_lv1_1 = and_ln77_reg_673) and (icmp_ln92_reg_683 = ap_const_lv1_0))))) then 
                agg_result_num2_7_reg_207 <= grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_agg_result_num2_5_out;
            end if; 
        end if;
    end process;

    agg_result_num_4_reg_132_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln104_fu_484_p2 = ap_const_lv1_0) and (icmp_ln92_reg_683 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                agg_result_num_4_reg_132 <= grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_agg_result_num_2_out;
            elsif (((icmp_ln92_fu_432_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                agg_result_num_4_reg_132 <= grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_agg_result_num_0_out;
            end if; 
        end if;
    end process;

    agg_result_num_7_reg_185_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln104_fu_484_p2 = ap_const_lv1_1) and (icmp_ln92_reg_683 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                agg_result_num_7_reg_185 <= grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_agg_result_num_2_out;
            elsif (((ap_const_lv1_0 = and_ln77_fu_418_p2) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                agg_result_num_7_reg_185 <= grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_agg_result_num_0_out;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state14) and (((icmp_ln104_reg_707 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_673)) or ((ap_const_lv1_1 = and_ln77_reg_673) and (icmp_ln92_reg_683 = ap_const_lv1_0))))) then 
                agg_result_num_7_reg_185 <= grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_agg_result_num_5_out;
            end if; 
        end if;
    end process;

    agg_result_p_0_reg_174_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln104_fu_484_p2 = ap_const_lv1_0) and (icmp_ln92_reg_683 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                agg_result_p_0_reg_174 <= tmp_fu_479_p2;
            elsif (((icmp_ln92_fu_432_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                agg_result_p_0_reg_174 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    base_0_lcssa_i1114_reg_162_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln104_fu_484_p2 = ap_const_lv1_0) and (icmp_ln92_reg_683 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                base_0_lcssa_i1114_reg_162 <= base_fu_462_p2;
            elsif (((icmp_ln92_fu_432_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                base_0_lcssa_i1114_reg_162 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    this_p_write_assign_reg_218_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln104_fu_484_p2 = ap_const_lv1_1) and (icmp_ln92_reg_683 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                this_p_write_assign_reg_218 <= tmp_fu_479_p2;
            elsif (((ap_const_lv1_0 = and_ln77_fu_418_p2) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                this_p_write_assign_reg_218 <= p_reg_649;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state14) and (((icmp_ln104_reg_707 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_673)) or ((ap_const_lv1_1 = and_ln77_reg_673) and (icmp_ln92_reg_683 = ap_const_lv1_0))))) then 
                this_p_write_assign_reg_218 <= agg_result_p_0_reg_174;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                and_ln77_reg_673 <= and_ln77_fu_418_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                empty_44_reg_639 <= empty_44_fu_325_p1;
                empty_45_reg_644 <= empty_45_fu_340_p1;
                empty_reg_634 <= empty_fu_310_p1;
                p_reg_649 <= p_fu_353_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                empty_46_reg_677 <= empty_46_fu_427_p1;
                icmp_ln92_reg_683 <= icmp_ln92_fu_432_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln92_reg_683 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                icmp_ln104_reg_707 <= icmp_ln104_fu_484_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state12) and ((icmp_ln104_fu_484_p2 = ap_const_lv1_0) or (icmp_ln92_reg_683 = ap_const_lv1_0)))) then
                select_ln104_reg_711 <= select_ln104_fu_506_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln92_fu_432_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                xor_ln92_reg_687 <= xor_ln92_fu_438_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, and_ln77_fu_418_p2, ap_CS_fsm_state8, ap_CS_fsm_state10, icmp_ln92_fu_432_p2, icmp_ln92_reg_683, ap_CS_fsm_state12, icmp_ln104_fu_484_p2, grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_ap_done, grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_ap_done, grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_ap_done, grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259_ap_done, grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_ap_done, grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_lv1_0 = and_ln77_fu_418_p2) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                if (((icmp_ln92_fu_432_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                if (((icmp_ln104_fu_484_p2 = ap_const_lv1_1) and (icmp_ln92_reg_683 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state13 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state13) and (grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln104_fu_500_p2 <= std_logic_vector(unsigned(zext_ln104_fu_490_p1) + unsigned(ap_const_lv3_1));
    and_ln77_fu_418_p2 <= (or_ln77_fu_412_p2 and grp_fu_295_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_ap_done)
    begin
        if ((grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state13_blk_assign_proc : process(grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_ap_done)
    begin
        if ((grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state14_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_ap_done)
    begin
        if ((grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_ap_done)
    begin
        if ((grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_ap_done)
    begin
        if ((grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259_ap_done)
    begin
        if ((grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_agg_result_num12_7_phi_fu_199_p6_assign_proc : process(and_ln77_reg_673, icmp_ln92_reg_683, icmp_ln104_reg_707, grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_agg_result_num12_5_out, ap_CS_fsm_state14, agg_result_num12_7_reg_196)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) and (((icmp_ln104_reg_707 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_673)) or ((ap_const_lv1_1 = and_ln77_reg_673) and (icmp_ln92_reg_683 = ap_const_lv1_0))))) then 
            ap_phi_mux_agg_result_num12_7_phi_fu_199_p6 <= grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_agg_result_num12_5_out;
        else 
            ap_phi_mux_agg_result_num12_7_phi_fu_199_p6 <= agg_result_num12_7_reg_196;
        end if; 
    end process;


    ap_phi_mux_agg_result_num2_7_phi_fu_210_p6_assign_proc : process(and_ln77_reg_673, icmp_ln92_reg_683, icmp_ln104_reg_707, grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_agg_result_num2_5_out, ap_CS_fsm_state14, agg_result_num2_7_reg_207)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) and (((icmp_ln104_reg_707 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_673)) or ((ap_const_lv1_1 = and_ln77_reg_673) and (icmp_ln92_reg_683 = ap_const_lv1_0))))) then 
            ap_phi_mux_agg_result_num2_7_phi_fu_210_p6 <= grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_agg_result_num2_5_out;
        else 
            ap_phi_mux_agg_result_num2_7_phi_fu_210_p6 <= agg_result_num2_7_reg_207;
        end if; 
    end process;


    ap_phi_mux_agg_result_num_7_phi_fu_188_p6_assign_proc : process(and_ln77_reg_673, icmp_ln92_reg_683, icmp_ln104_reg_707, grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_agg_result_num_5_out, agg_result_num_7_reg_185, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) and (((icmp_ln104_reg_707 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_673)) or ((ap_const_lv1_1 = and_ln77_reg_673) and (icmp_ln92_reg_683 = ap_const_lv1_0))))) then 
            ap_phi_mux_agg_result_num_7_phi_fu_188_p6 <= grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_agg_result_num_5_out;
        else 
            ap_phi_mux_agg_result_num_7_phi_fu_188_p6 <= agg_result_num_7_reg_185;
        end if; 
    end process;


    ap_phi_mux_base_0_lcssa_i1114_phi_fu_166_p4_assign_proc : process(icmp_ln92_reg_683, ap_CS_fsm_state12, icmp_ln104_fu_484_p2, base_0_lcssa_i1114_reg_162, base_fu_462_p2)
    begin
        if (((icmp_ln104_fu_484_p2 = ap_const_lv1_0) and (icmp_ln92_reg_683 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            ap_phi_mux_base_0_lcssa_i1114_phi_fu_166_p4 <= base_fu_462_p2;
        else 
            ap_phi_mux_base_0_lcssa_i1114_phi_fu_166_p4 <= base_0_lcssa_i1114_reg_162;
        end if; 
    end process;


    ap_phi_mux_this_p_write_assign_phi_fu_221_p6_assign_proc : process(and_ln77_reg_673, icmp_ln92_reg_683, icmp_ln104_reg_707, agg_result_p_0_reg_174, ap_CS_fsm_state14, this_p_write_assign_reg_218)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) and (((icmp_ln104_reg_707 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_reg_673)) or ((ap_const_lv1_1 = and_ln77_reg_673) and (icmp_ln92_reg_683 = ap_const_lv1_0))))) then 
            ap_phi_mux_this_p_write_assign_phi_fu_221_p6 <= agg_result_p_0_reg_174;
        else 
            ap_phi_mux_this_p_write_assign_phi_fu_221_p6 <= this_p_write_assign_reg_218;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_0_assign_proc : process(ap_CS_fsm_state14, ap_phi_mux_this_p_write_assign_phi_fu_221_p6, ap_return_0_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ap_return_0 <= ap_phi_mux_this_p_write_assign_phi_fu_221_p6;
        else 
            ap_return_0 <= ap_return_0_preg;
        end if; 
    end process;


    ap_return_1_assign_proc : process(ap_phi_mux_agg_result_num_7_phi_fu_188_p6, ap_CS_fsm_state14, ap_return_1_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ap_return_1 <= ap_phi_mux_agg_result_num_7_phi_fu_188_p6;
        else 
            ap_return_1 <= ap_return_1_preg;
        end if; 
    end process;


    ap_return_2_assign_proc : process(ap_CS_fsm_state14, ap_phi_mux_agg_result_num12_7_phi_fu_199_p6, ap_return_2_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ap_return_2 <= ap_phi_mux_agg_result_num12_7_phi_fu_199_p6;
        else 
            ap_return_2 <= ap_return_2_preg;
        end if; 
    end process;


    ap_return_3_assign_proc : process(ap_CS_fsm_state14, ap_phi_mux_agg_result_num2_7_phi_fu_210_p6, ap_return_3_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ap_return_3 <= ap_phi_mux_agg_result_num2_7_phi_fu_210_p6;
        else 
            ap_return_3 <= ap_return_3_preg;
        end if; 
    end process;


    aux_address0_assign_proc : process(grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_aux_address0, grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_aux_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            aux_address0 <= grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_aux_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            aux_address0 <= grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_aux_address0;
        else 
            aux_address0 <= "XXX";
        end if; 
    end process;


    aux_ce0_assign_proc : process(grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_aux_ce0, grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_aux_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            aux_ce0 <= grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_aux_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            aux_ce0 <= grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_aux_ce0;
        else 
            aux_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    aux_we0_assign_proc : process(grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_aux_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            aux_we0 <= grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_aux_we0;
        else 
            aux_we0 <= ap_const_logic_0;
        end if; 
    end process;

    base_fu_462_p2 <= std_logic_vector(unsigned(sub_ln92_fu_457_p2) + unsigned(ap_const_lv2_1));
    bitcast_ln77_fu_383_p1 <= grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_agg_result_num_0_out;
    empty_44_fu_325_p1 <= p_partselect2_fu_315_p4;
    empty_45_fu_340_p1 <= p_partselect1_fu_330_p4;
    empty_46_fu_427_p1 <= grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259_idx_tmp_out(2 - 1 downto 0);
    empty_fu_310_p1 <= p_partselect3_fu_300_p4;
    grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_ap_start <= grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279_ap_start_reg;
    grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_ap_start <= grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230_ap_start_reg;
    grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_ap_start <= grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241_ap_start_reg;
    grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_ap_start <= grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249_ap_start_reg;
    grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259_ap_start <= grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259_ap_start_reg;
    grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_ap_start <= grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267_ap_start_reg;
    icmp_ln104_7_fu_494_p2 <= "0" when (ap_phi_mux_base_0_lcssa_i1114_phi_fu_166_p4 = ap_const_lv2_3) else "1";
    icmp_ln104_fu_484_p2 <= "1" when (base_fu_462_p2 = ap_const_lv2_3) else "0";
    icmp_ln77_8_fu_406_p2 <= "1" when (trunc_ln77_fu_396_p1 = ap_const_lv23_0) else "0";
    icmp_ln77_fu_400_p2 <= "0" when (tmp_s_fu_386_p4 = ap_const_lv8_FF) else "1";
    icmp_ln92_fu_432_p2 <= "1" when (unsigned(grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259_idx_tmp_out) < unsigned(ap_const_lv32_3)) else "0";
    or_ln77_fu_412_p2 <= (icmp_ln77_fu_400_p2 or icmp_ln77_8_fu_406_p2);
    p_fu_353_p2 <= std_logic_vector(unsigned(trunc_ln195_fu_345_p1) + unsigned(trunc_ln195_1_fu_349_p1));
    p_partselect1_fu_330_p4 <= p_read24(127 downto 96);
    p_partselect2_fu_315_p4 <= p_read24(95 downto 64);
    p_partselect3_fu_300_p4 <= p_read24(63 downto 32);
    select_ln104_fu_506_p3 <= 
        ap_const_lv3_3 when (icmp_ln104_7_fu_494_p2(0) = '1') else 
        add_ln104_fu_500_p2;
        sext_ln100_fu_475_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(xor_ln100_fu_469_p2),32));

    sub_ln92_fu_457_p2 <= std_logic_vector(signed(ap_const_lv2_2) - signed(empty_46_reg_677));
    tmp_fu_479_p2 <= std_logic_vector(signed(sext_ln100_fu_475_p1) + signed(p_reg_649));
    tmp_s_fu_386_p4 <= bitcast_ln77_fu_383_p1(30 downto 23);
    trunc_ln195_1_fu_349_p1 <= p_read24(32 - 1 downto 0);
    trunc_ln195_fu_345_p1 <= p_read13(32 - 1 downto 0);
    trunc_ln77_fu_396_p1 <= bitcast_ln77_fu_383_p1(23 - 1 downto 0);
    xor_ln100_fu_469_p2 <= (sub_ln92_fu_457_p2 xor ap_const_lv2_2);
    xor_ln92_fu_438_p2 <= (empty_46_fu_427_p1 xor ap_const_lv2_3);
    zext_ln104_fu_490_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_base_0_lcssa_i1114_phi_fu_166_p4),3));
end behav;
