Flow report for lab2
Wed Oct 23 13:43:18 2024
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------+
; Flow Summary                                                       ;
+-------------------------+------------------------------------------+
; Flow Status             ; Successful - Wed Oct 23 13:43:17 2024    ;
; Quartus II Version      ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name           ; lab2                                     ;
; Top-level Entity Name   ; lab2                                     ;
; Family                  ; ACEX1K                                   ;
; Device                  ; EP1K30TC144-3                            ;
; Timing Models           ; Final                                    ;
; Met timing requirements ; Yes                                      ;
; Total logic elements    ; 74 / 1,728 ( 4 % )                       ;
; Total pins              ; 10 / 102 ( 10 % )                        ;
; Total memory bits       ; 0 / 24,576 ( 0 % )                       ;
; Total PLLs              ; 0                                        ;
+-------------------------+------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 10/23/2024 13:43:06 ;
; Main task         ; Compilation         ;
; Revision Name     ; lab2                ;
+-------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                     ;
+--------------------------------------+--------------------------------+---------------+-------------+----------------+
; Assignment Name                      ; Value                          ; Default Value ; Entity Name ; Section Id     ;
+--------------------------------------+--------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID                ; 35296155803698.172968018606752 ; --            ; --          ; --             ;
; EDA_DESIGN_INSTANCE_NAME             ; lab2_inst                      ; --            ; --          ; testbench      ;
; EDA_NATIVELINK_SIMULATION_TEST_BENCH ; testbench                      ; --            ; --          ; eda_simulation ;
; EDA_OUTPUT_DATA_FORMAT               ; Vhdl                           ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                  ; ModelSim-Altera (VHDL)         ; <None>        ; --          ; --             ;
; EDA_TEST_BENCH_ENABLE_STATUS         ; TEST_BENCH_MODE                ; --            ; --          ; eda_simulation ;
; EDA_TEST_BENCH_FILE                  ; testbench.v                    ; --            ; --          ; testbench      ;
; EDA_TEST_BENCH_MODULE_NAME           ; testbench                      ; --            ; --          ; testbench      ;
; EDA_TEST_BENCH_NAME                  ; testbench                      ; --            ; --          ; eda_simulation ;
; MAX_CORE_JUNCTION_TEMP               ; 85                             ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP               ; 0                              ; --            ; --          ; --             ;
; USE_GENERATED_PHYSICAL_CONSTRAINTS   ; Off                            ; --            ; --          ; eda_blast_fpga ;
+--------------------------------------+--------------------------------+---------------+-------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name             ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis    ; 00:00:02     ; 1.0                     ; 221 MB              ; 00:00:01                           ;
; Fitter                  ; 00:00:02     ; 1.0                     ; 214 MB              ; 00:00:02                           ;
; Assembler               ; 00:00:00     ; 1.0                     ; 183 MB              ; 00:00:00                           ;
; Classic Timing Analyzer ; 00:00:01     ; 1.0                     ; 171 MB              ; 00:00:00                           ;
; EDA Netlist Writer      ; 00:00:00     ; 1.0                     ; 156 MB              ; 00:00:00                           ;
; Total                   ; 00:00:05     ; --                      ; --                  ; 00:00:03                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                          ;
+-------------------------+------------------+---------------+------------+----------------+
; Module Name             ; Machine Hostname ; OS Name       ; OS Version ; Processor type ;
+-------------------------+------------------+---------------+------------+----------------+
; Analysis & Synthesis    ; XtremeLite-PC    ; Windows Vista ; 6.2        ; x86_64         ;
; Fitter                  ; XtremeLite-PC    ; Windows Vista ; 6.2        ; x86_64         ;
; Assembler               ; XtremeLite-PC    ; Windows Vista ; 6.2        ; x86_64         ;
; Classic Timing Analyzer ; XtremeLite-PC    ; Windows Vista ; 6.2        ; x86_64         ;
; EDA Netlist Writer      ; XtremeLite-PC    ; Windows Vista ; 6.2        ; x86_64         ;
+-------------------------+------------------+---------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2
quartus_fit --read_settings_files=off --write_settings_files=off lab2 -c lab2
quartus_asm --read_settings_files=off --write_settings_files=off lab2 -c lab2
quartus_tan --read_settings_files=off --write_settings_files=off lab2 -c lab2
quartus_eda --read_settings_files=off --write_settings_files=off lab2 -c lab2



