# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../examen.srcs/sources_1/new/CNT.vhd" \
"../../../../examen.srcs/sources_1/imports/sources/clock_divider.vhd" \
"../../../../examen.srcs/sources_1/new/decoder.vhd" \
"../../../../examen.srcs/sources_1/new/top.vhd" \

# Do not sort compile order
nosort
