Vesta static timing analysis, register-to-register maximum timing

Top 4 maximum delay paths:
Path DFFSR_1/CLK to DFFSR_2/D delay 886.334 ps
      0.1 ps     clk:            ->  DFFSR_1/CLK
    453.0 ps  _4__0_:  DFFSR_1/Q -> AND2X2_1/A
    645.2 ps     _3_: AND2X2_1/Y -> NOR2X1_2/B
    706.9 ps  _0__1_: NOR2X1_2/Y ->  DFFSR_2/D

   clock skew at destination = 0
   setup at destination = 179.452

Path DFFSR_1/CLK to DFFSR_1/D delay 728.185 ps
      0.1 ps     clk:           -> DFFSR_1/CLK
    453.1 ps  _4__0_: DFFSR_1/Q -> INVX1_1/A
    545.7 ps  _0__0_: INVX1_1/Y -> DFFSR_1/D

   clock skew at destination = 0
   setup at destination = 182.488

Path DFFSR_1/CLK to output pin val[0] delay 608.489 ps
      0.1 ps     clk:           -> DFFSR_1/CLK
    453.2 ps  _4__0_: DFFSR_1/Q -> BUFX2_1/A
    608.5 ps  val[0]: BUFX2_1/Y -> val[0]

Path DFFSR_2/CLK to output pin val[1] delay 577.077 ps
      0.1 ps     clk:           -> DFFSR_2/CLK
    429.6 ps  _4__1_: DFFSR_2/Q -> BUFX2_2/A
    577.1 ps  val[1]: BUFX2_2/Y -> val[1]

Computed maximum clock frequency (zero margin) = 1128.24 MHz
-----------------------------------------

