Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Sep  7 00:56:02 2018
| Host         : DESKTOP-IPMNJQE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file State_machine_control_sets_placed.rpt
| Design       : State_machine
| Device       : xc7z010
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              44 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               8 |            1 |
| Yes          | Yes                   | No                     |             164 |           21 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------+------------------------------+------------------+----------------+
|  Clock Signal  |          Enable Signal         |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------+--------------------------------+------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | warning_state/counter_reg[0]_0 | reset_state/counter_reg[2]_0 |                1 |              8 |
|  clk_IBUF_BUFG |                                |                              |               10 |             44 |
|  clk_IBUF_BUFG | reset_state/counter[0]_i_2_n_0 | reset_state/reset            |                7 |             50 |
|  clk_IBUF_BUFG | warning_state/sel              | trigger_state/reset          |                7 |             50 |
|  clk_IBUF_BUFG | warning_state/counter10        | trigger_state/reset          |                7 |             64 |
+----------------+--------------------------------+------------------------------+------------------+----------------+


