TimeQuest Timing Analyzer report for embeded_system
Wed Dec 02 14:00:30 2015
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'inst4|altpll_component|pll|clk[0]'
 12. Slow Model Hold: 'inst4|altpll_component|pll|clk[0]'
 13. Slow Model Minimum Pulse Width: 'clk_in_50MHz'
 14. Slow Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[0]'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Fast Model Setup Summary
 20. Fast Model Hold Summary
 21. Fast Model Recovery Summary
 22. Fast Model Removal Summary
 23. Fast Model Minimum Pulse Width Summary
 24. Fast Model Setup: 'inst4|altpll_component|pll|clk[0]'
 25. Fast Model Hold: 'inst4|altpll_component|pll|clk[0]'
 26. Fast Model Minimum Pulse Width: 'clk_in_50MHz'
 27. Fast Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[0]'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Multicorner Timing Analysis Summary
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Setup Transfers
 38. Hold Transfers
 39. Report TCCS
 40. Report RSKM
 41. Unconstrained Paths
 42. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; embeded_system                                                    ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                       ;
+-----------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------+-------------------------------------+---------------------------------------+
; Clock Name                        ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master       ; Source                              ; Targets                               ;
+-----------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------+-------------------------------------+---------------------------------------+
; clk_in_50MHz                      ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;              ;                                     ; { clk_in_50MHz }                      ;
; inst4|altpll_component|pll|clk[0] ; Generated ; 83.333 ; 12.0 MHz  ; 0.000 ; 41.666 ; 50.00      ; 25        ; 6           ;       ;        ;           ;            ; false    ; clk_in_50MHz ; inst4|altpll_component|pll|inclk[0] ; { inst4|altpll_component|pll|clk[0] } ;
+-----------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------+-------------------------------------+---------------------------------------+


+------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                ;
+-----------+-----------------+-----------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                        ; Note ;
+-----------+-----------------+-----------------------------------+------+
; 19.35 MHz ; 19.35 MHz       ; inst4|altpll_component|pll|clk[0] ;      ;
+-----------+-----------------+-----------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------+
; Slow Model Setup Summary                                   ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; inst4|altpll_component|pll|clk[0] ; 31.665 ; 0.000         ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Slow Model Hold Summary                                   ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; inst4|altpll_component|pll|clk[0] ; 0.391 ; 0.000         ;
+-----------------------------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clk_in_50MHz                      ; 10.000 ; 0.000         ;
; inst4|altpll_component|pll|clk[0] ; 39.539 ; 0.000         ;
+-----------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst4|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 31.665 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg0  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.014     ; 51.619     ;
; 31.665 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg1  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.014     ; 51.619     ;
; 31.665 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg2  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.014     ; 51.619     ;
; 31.665 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg3  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.014     ; 51.619     ;
; 31.665 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg4  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.014     ; 51.619     ;
; 31.665 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg5  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.014     ; 51.619     ;
; 31.665 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg6  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.014     ; 51.619     ;
; 31.665 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg7  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.014     ; 51.619     ;
; 31.665 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg8  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.014     ; 51.619     ;
; 31.665 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg9  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.014     ; 51.619     ;
; 31.665 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg10 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.014     ; 51.619     ;
; 31.665 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg11 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.014     ; 51.619     ;
; 31.689 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg0  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.021     ; 51.588     ;
; 31.689 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg1  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.021     ; 51.588     ;
; 31.689 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg2  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.021     ; 51.588     ;
; 31.689 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg3  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.021     ; 51.588     ;
; 31.689 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg4  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.021     ; 51.588     ;
; 31.689 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg5  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.021     ; 51.588     ;
; 31.689 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg6  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.021     ; 51.588     ;
; 31.689 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg7  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.021     ; 51.588     ;
; 31.689 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg8  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.021     ; 51.588     ;
; 31.689 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg9  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.021     ; 51.588     ;
; 31.689 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg10 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.021     ; 51.588     ;
; 31.689 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg11 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.021     ; 51.588     ;
; 31.812 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg0  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.014     ; 51.472     ;
; 31.812 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg1  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.014     ; 51.472     ;
; 31.812 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg2  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.014     ; 51.472     ;
; 31.812 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg3  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.014     ; 51.472     ;
; 31.812 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg4  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.014     ; 51.472     ;
; 31.812 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg5  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.014     ; 51.472     ;
; 31.812 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg6  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.014     ; 51.472     ;
; 31.812 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg7  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.014     ; 51.472     ;
; 31.812 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg8  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.014     ; 51.472     ;
; 31.812 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg9  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.014     ; 51.472     ;
; 31.812 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg10 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.014     ; 51.472     ;
; 31.812 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg11 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.014     ; 51.472     ;
; 31.836 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg0  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.021     ; 51.441     ;
; 31.836 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg1  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.021     ; 51.441     ;
; 31.836 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg2  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.021     ; 51.441     ;
; 31.836 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg3  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.021     ; 51.441     ;
; 31.836 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg4  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.021     ; 51.441     ;
; 31.836 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg5  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.021     ; 51.441     ;
; 31.836 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg6  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.021     ; 51.441     ;
; 31.836 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg7  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.021     ; 51.441     ;
; 31.836 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg8  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.021     ; 51.441     ;
; 31.836 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg9  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.021     ; 51.441     ;
; 31.836 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg10 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.021     ; 51.441     ;
; 31.836 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg11 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.021     ; 51.441     ;
; 31.853 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg0  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg9  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.014     ; 51.431     ;
; 31.853 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg1  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg9  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.014     ; 51.431     ;
; 31.853 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg2  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg9  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.014     ; 51.431     ;
; 31.853 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg3  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg9  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.014     ; 51.431     ;
; 31.853 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg4  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg9  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.014     ; 51.431     ;
; 31.853 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg5  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg9  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.014     ; 51.431     ;
; 31.853 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg6  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg9  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.014     ; 51.431     ;
; 31.853 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg7  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg9  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.014     ; 51.431     ;
; 31.853 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg8  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg9  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.014     ; 51.431     ;
; 31.853 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg9  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg9  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.014     ; 51.431     ;
; 31.853 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg10 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg9  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.014     ; 51.431     ;
; 31.853 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg11 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg9  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.014     ; 51.431     ;
; 31.877 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg0  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg9  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.021     ; 51.400     ;
; 31.877 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg1  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg9  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.021     ; 51.400     ;
; 31.877 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg2  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg9  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.021     ; 51.400     ;
; 31.877 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg3  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg9  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.021     ; 51.400     ;
; 31.877 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg4  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg9  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.021     ; 51.400     ;
; 31.877 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg5  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg9  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.021     ; 51.400     ;
; 31.877 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg6  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg9  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.021     ; 51.400     ;
; 31.877 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg7  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg9  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.021     ; 51.400     ;
; 31.877 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg8  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg9  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.021     ; 51.400     ;
; 31.877 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg9  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg9  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.021     ; 51.400     ;
; 31.877 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg10 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg9  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.021     ; 51.400     ;
; 31.877 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg11 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg9  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.021     ; 51.400     ;
; 32.052 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a0~porta_address_reg0  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.005     ; 51.241     ;
; 32.052 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a0~porta_address_reg1  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.005     ; 51.241     ;
; 32.052 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a0~porta_address_reg2  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.005     ; 51.241     ;
; 32.052 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a0~porta_address_reg3  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.005     ; 51.241     ;
; 32.052 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a0~porta_address_reg4  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.005     ; 51.241     ;
; 32.052 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a0~porta_address_reg5  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.005     ; 51.241     ;
; 32.052 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a0~porta_address_reg6  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.005     ; 51.241     ;
; 32.052 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a0~porta_address_reg7  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.005     ; 51.241     ;
; 32.052 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a0~porta_address_reg8  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.005     ; 51.241     ;
; 32.052 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a0~porta_address_reg9  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.005     ; 51.241     ;
; 32.052 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a0~porta_address_reg10 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.005     ; 51.241     ;
; 32.052 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a0~porta_address_reg11 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.005     ; 51.241     ;
; 32.187 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a2~porta_address_reg0  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.018     ; 51.093     ;
; 32.187 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a2~porta_address_reg1  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.018     ; 51.093     ;
; 32.187 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a2~porta_address_reg2  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.018     ; 51.093     ;
; 32.187 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a2~porta_address_reg3  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.018     ; 51.093     ;
; 32.187 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a2~porta_address_reg4  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.018     ; 51.093     ;
; 32.187 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a2~porta_address_reg5  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.018     ; 51.093     ;
; 32.187 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a2~porta_address_reg6  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.018     ; 51.093     ;
; 32.187 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a2~porta_address_reg7  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.018     ; 51.093     ;
; 32.187 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a2~porta_address_reg8  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.018     ; 51.093     ;
; 32.187 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a2~porta_address_reg9  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.018     ; 51.093     ;
; 32.187 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a2~porta_address_reg10 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.018     ; 51.093     ;
; 32.187 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a2~porta_address_reg11 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.018     ; 51.093     ;
; 32.199 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a0~porta_address_reg0  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.005     ; 51.094     ;
; 32.199 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a0~porta_address_reg1  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.005     ; 51.094     ;
; 32.199 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a0~porta_address_reg2  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.005     ; 51.094     ;
; 32.199 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a0~porta_address_reg3  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.005     ; 51.094     ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst4|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                                         ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.391 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[0]        ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[0]                              ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[5]        ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[5]                              ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[1]        ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[1]                              ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[6]        ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[6]                              ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_intpre2      ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_intpre2                            ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[3]        ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[3]                              ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[6]          ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[6]                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[5]          ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[5]                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp[0]          ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp[0]                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[6]           ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[6]                                 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt[0][0]     ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt[0][0]                           ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt[0][1]     ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt[0][1]                           ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mc8051_core:inst|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[0]        ; mc8051_core:inst|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[0]                              ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mc8051_core:inst|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[1]        ; mc8051_core:inst|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[1]                              ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mc8051_core:inst|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[2]        ; mc8051_core:inst|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[2]                              ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mc8051_core:inst|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[3]        ; mc8051_core:inst|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[3]                              ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[0]                ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[0]                                      ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[2]                ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[2]                                      ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[3]                ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[3]                                      ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_smodreg[0]   ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_smodreg[0]                         ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[1]                ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[1]                                      ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[4]          ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[4]                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[3]          ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[3]                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[7]          ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[7]                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[4]           ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[4]                                 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[7]           ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[7]                                 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[2]          ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[2]                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[0]          ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[0]                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[1]           ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[1]                                 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[0]                ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[0]                                      ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[1]                ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[1]                                      ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[2]                ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[2]                                      ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[0]           ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[0]                                 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[5]           ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[5]                                 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[2]           ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[2]                                 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw[2]         ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw[2]                               ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rb8                          ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rb8                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_helpb        ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_helpb                              ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_inthigh      ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_inthigh                            ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ext0isr_d    ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ext0isr_d                          ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ext0isrh_d   ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ext0isrh_d                         ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[3]           ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[3]                                 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ext1isr_d    ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ext1isr_d                          ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ext1isrh_d   ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ext1isrh_d                         ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_intblock_o   ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_intblock_o                         ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.531 ; mc8051_core:inst|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[1]        ; mc8051_core:inst|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[3]                              ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.538 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[5]               ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[5]                                     ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.804      ;
; 0.539 ; mc8051_core:inst|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[3]        ; mc8051_core:inst|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[2]                              ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.547 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[2]                ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[3]                                      ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.813      ;
; 0.548 ; mc8051_core:inst|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[0]        ; mc8051_core:inst|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[1]                              ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.814      ;
; 0.557 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[5]               ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[5]                                     ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.823      ;
; 0.562 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[4]               ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txm13_ff0                                          ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.828      ;
; 0.578 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[0]                ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[1]                                      ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.844      ;
; 0.588 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[1]                ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[2]                                      ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.854      ;
; 0.664 ; mc8051_core:inst|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_tf0                 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_tf0_h1[0]                          ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.930      ;
; 0.667 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ti_h1[0]     ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ti_h2[0]                           ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.933      ;
; 0.667 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ri_h1[0]     ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ri_h2[0]                           ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.933      ;
; 0.667 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_intblock_o   ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|state.EXEC1                          ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.933      ;
; 0.668 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_tf0_h1[0]    ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_tf0_h2[0]                          ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.934      ;
; 0.670 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_ff0                          ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_ff1                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.936      ;
; 0.673 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[4]               ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxm13_ff0                                          ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.939      ;
; 0.717 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][4]     ; mc8051_core:inst|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_tf1                                       ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.983      ;
; 0.796 ; mc8051_core:inst|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[2]        ; mc8051_core:inst|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[3]                              ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.062      ;
; 0.797 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload[0][0] ; mc8051_core:inst|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth0[0]                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.063      ;
; 0.804 ; mc8051_core:inst|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[1]        ; mc8051_core:inst|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[2]                              ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.070      ;
; 0.806 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[2]                   ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[1]                                         ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.809 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload[0][3] ; mc8051_core:inst|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth0[3]                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.075      ;
; 0.814 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[0]               ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[0]                                     ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.080      ;
; 0.815 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[1]               ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[1]                                     ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.081      ;
; 0.815 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|state.FETCH    ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[6]                              ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.081      ;
; 0.816 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[3]               ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[3]                                     ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.082      ;
; 0.819 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[6]                   ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[5]                                         ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.085      ;
; 0.821 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[4]                   ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[3]                                         ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.087      ;
; 0.822 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[3]                   ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[2]                                         ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.088      ;
; 0.823 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[5]                   ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[4]                                         ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.089      ;
; 0.826 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[0]               ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[0]                                     ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.092      ;
; 0.827 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[3]               ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[3]                                     ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.093      ;
; 0.839 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[1]                   ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[0]                                         ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.105      ;
; 0.845 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[4]               ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[4]                                     ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.111      ;
; 0.847 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_int0_h2[0]   ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_int0_h3[0]                         ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.113      ;
; 0.847 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[0]                ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[2]                                      ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.113      ;
; 0.855 ; mc8051_core:inst|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[0]        ; mc8051_core:inst|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[3]                              ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.121      ;
; 0.856 ; mc8051_core:inst|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[0]        ; mc8051_core:inst|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[2]                              ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.122      ;
; 0.857 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[1]                ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[2]                                      ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.123      ;
; 0.859 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[1]               ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[1]                                     ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.125      ;
; 0.859 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[2]               ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[2]                                     ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.125      ;
; 0.860 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[2]               ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[2]                                     ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.126      ;
; 0.863 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[4]               ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[4]                                     ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.129      ;
; 0.892 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[0]                ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[1]                                      ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.158      ;
; 0.894 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[0]                ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[2]                                      ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.160      ;
; 0.913 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc[2]         ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a2~porta_datain_reg0 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.059      ; 1.206      ;
; 0.914 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxm13_ff0                    ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxm13_ff1                                          ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.180      ;
; 0.929 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[9]          ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[9]                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.195      ;
; 0.931 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[5][0]   ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[5][0]                         ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.197      ;
; 0.931 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][2]     ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][2]                           ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.197      ;
; 0.932 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3[0]          ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3[0]                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.198      ;
; 0.933 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[0][6]   ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[0][6]                         ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.199      ;
; 0.934 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[8][1]   ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[8][1]                         ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.200      ;
; 0.934 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[11][3]  ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[11][3]                        ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.200      ;
; 0.934 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[3][5]   ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[3][5]                         ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.200      ;
+-------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_in_50MHz'                                                                              ;
+--------+--------------+----------------+------------------+--------------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock        ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+--------------+------------+-------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_in_50MHz ; Rise       ; clk_in_50MHz|combout                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_in_50MHz ; Rise       ; clk_in_50MHz|combout                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_in_50MHz ; Rise       ; inst4|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_in_50MHz ; Rise       ; inst4|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_in_50MHz ; Rise       ; inst4|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_in_50MHz ; Rise       ; inst4|altpll_component|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; clk_in_50MHz ; Rise       ; clk_in_50MHz                        ;
+--------+--------------+----------------+------------------+--------------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[0]'                                                                                                                                                            ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                                                                                            ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ram:inst1|altsyncram:altsyncram_component|altsyncram_jkb1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ram:inst1|altsyncram:altsyncram_component|altsyncram_jkb1:auto_generated|ram_block1a0~porta_address_reg1   ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ram:inst1|altsyncram:altsyncram_component|altsyncram_jkb1:auto_generated|ram_block1a0~porta_address_reg2   ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ram:inst1|altsyncram:altsyncram_component|altsyncram_jkb1:auto_generated|ram_block1a0~porta_address_reg3   ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ram:inst1|altsyncram:altsyncram_component|altsyncram_jkb1:auto_generated|ram_block1a0~porta_address_reg4   ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ram:inst1|altsyncram:altsyncram_component|altsyncram_jkb1:auto_generated|ram_block1a0~porta_address_reg5   ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ram:inst1|altsyncram:altsyncram_component|altsyncram_jkb1:auto_generated|ram_block1a0~porta_address_reg6   ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ram:inst1|altsyncram:altsyncram_component|altsyncram_jkb1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ram:inst1|altsyncram:altsyncram_component|altsyncram_jkb1:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ram:inst1|altsyncram:altsyncram_component|altsyncram_jkb1:auto_generated|ram_block1a0~porta_datain_reg2    ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ram:inst1|altsyncram:altsyncram_component|altsyncram_jkb1:auto_generated|ram_block1a0~porta_datain_reg3    ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ram:inst1|altsyncram:altsyncram_component|altsyncram_jkb1:auto_generated|ram_block1a0~porta_datain_reg4    ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ram:inst1|altsyncram:altsyncram_component|altsyncram_jkb1:auto_generated|ram_block1a0~porta_datain_reg5    ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ram:inst1|altsyncram:altsyncram_component|altsyncram_jkb1:auto_generated|ram_block1a0~porta_datain_reg6    ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ram:inst1|altsyncram:altsyncram_component|altsyncram_jkb1:auto_generated|ram_block1a0~porta_datain_reg7    ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ram:inst1|altsyncram:altsyncram_component|altsyncram_jkb1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ram:inst1|altsyncram:altsyncram_component|altsyncram_jkb1:auto_generated|ram_block1a0~porta_we_reg         ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ram:inst1|altsyncram:altsyncram_component|altsyncram_jkb1:auto_generated|ram_block1a1~porta_memory_reg0    ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ram:inst1|altsyncram:altsyncram_component|altsyncram_jkb1:auto_generated|ram_block1a2~porta_memory_reg0    ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ram:inst1|altsyncram:altsyncram_component|altsyncram_jkb1:auto_generated|ram_block1a3~porta_memory_reg0    ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ram:inst1|altsyncram:altsyncram_component|altsyncram_jkb1:auto_generated|ram_block1a4~porta_memory_reg0    ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ram:inst1|altsyncram:altsyncram_component|altsyncram_jkb1:auto_generated|ram_block1a5~porta_memory_reg0    ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ram:inst1|altsyncram:altsyncram_component|altsyncram_jkb1:auto_generated|ram_block1a6~porta_memory_reg0    ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ram:inst1|altsyncram:altsyncram_component|altsyncram_jkb1:auto_generated|ram_block1a7~porta_memory_reg0    ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a0~porta_address_reg1  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a0~porta_address_reg10 ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a0~porta_address_reg11 ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a0~porta_address_reg2  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a0~porta_address_reg3  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a0~porta_address_reg4  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a0~porta_address_reg5  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a0~porta_address_reg6  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a0~porta_address_reg7  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a0~porta_address_reg8  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a0~porta_address_reg9  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a0~porta_we_reg        ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a1~porta_address_reg1  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a1~porta_address_reg10 ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a1~porta_address_reg11 ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a1~porta_address_reg2  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a1~porta_address_reg3  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a1~porta_address_reg4  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a1~porta_address_reg5  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a1~porta_address_reg6  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a1~porta_address_reg7  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a1~porta_address_reg8  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a1~porta_address_reg9  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a1~porta_we_reg        ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a2~porta_address_reg1  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a2~porta_address_reg10 ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a2~porta_address_reg11 ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a2~porta_address_reg2  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a2~porta_address_reg3  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a2~porta_address_reg4  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a2~porta_address_reg5  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a2~porta_address_reg6  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a2~porta_address_reg7  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a2~porta_address_reg8  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a2~porta_address_reg9  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a2~porta_memory_reg0   ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a2~porta_we_reg        ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a3~porta_address_reg1  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a3~porta_address_reg10 ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a3~porta_address_reg11 ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a3~porta_address_reg2  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a3~porta_address_reg3  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a3~porta_address_reg4  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a3~porta_address_reg5  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a3~porta_address_reg6  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a3~porta_address_reg7  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a3~porta_address_reg8  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a3~porta_address_reg9  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a3~porta_datain_reg0   ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a3~porta_memory_reg0   ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a3~porta_we_reg        ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a4~porta_address_reg1  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a4~porta_address_reg10 ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a4~porta_address_reg11 ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a4~porta_address_reg2  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a4~porta_address_reg3  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a4~porta_address_reg4  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a4~porta_address_reg5  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a4~porta_address_reg6  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a4~porta_address_reg7  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a4~porta_address_reg8  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a4~porta_address_reg9  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a4~porta_memory_reg0   ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a4~porta_we_reg        ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a5~porta_address_reg0  ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Setup Times                                                                               ;
+-----------+--------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+--------------+-------+-------+------------+-----------------------------------+
; p1_i[*]   ; clk_in_50MHz ; 7.384 ; 7.384 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_i[0]  ; clk_in_50MHz ; 5.974 ; 5.974 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_i[1]  ; clk_in_50MHz ; 7.384 ; 7.384 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_i[2]  ; clk_in_50MHz ; 6.864 ; 6.864 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_i[3]  ; clk_in_50MHz ; 7.149 ; 7.149 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_i[4]  ; clk_in_50MHz ; 5.835 ; 5.835 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_i[5]  ; clk_in_50MHz ; 6.019 ; 6.019 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_i[6]  ; clk_in_50MHz ; 6.117 ; 6.117 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_i[7]  ; clk_in_50MHz ; 7.229 ; 7.229 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
; reset_i   ; clk_in_50MHz ; 3.290 ; 3.290 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
+-----------+--------------+-------+-------+------------+-----------------------------------+


+---------------------------------------------------------------------------------------------+
; Hold Times                                                                                  ;
+-----------+--------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+--------------+--------+--------+------------+-----------------------------------+
; p1_i[*]   ; clk_in_50MHz ; -5.605 ; -5.605 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_i[0]  ; clk_in_50MHz ; -5.744 ; -5.744 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_i[1]  ; clk_in_50MHz ; -7.154 ; -7.154 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_i[2]  ; clk_in_50MHz ; -6.634 ; -6.634 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_i[3]  ; clk_in_50MHz ; -6.919 ; -6.919 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_i[4]  ; clk_in_50MHz ; -5.605 ; -5.605 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_i[5]  ; clk_in_50MHz ; -5.789 ; -5.789 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_i[6]  ; clk_in_50MHz ; -5.887 ; -5.887 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_i[7]  ; clk_in_50MHz ; -6.999 ; -6.999 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
; reset_i   ; clk_in_50MHz ; -3.021 ; -3.021 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
+-----------+--------------+--------+--------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                     ;
+-----------+--------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+--------------+-------+-------+------------+-----------------------------------+
; p0_o[*]   ; clk_in_50MHz ; 5.182 ; 5.182 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p0_o[0]  ; clk_in_50MHz ; 4.852 ; 4.852 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p0_o[1]  ; clk_in_50MHz ; 4.563 ; 4.563 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p0_o[2]  ; clk_in_50MHz ; 5.056 ; 5.056 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p0_o[3]  ; clk_in_50MHz ; 5.182 ; 5.182 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p0_o[4]  ; clk_in_50MHz ; 4.945 ; 4.945 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p0_o[5]  ; clk_in_50MHz ; 5.041 ; 5.041 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p0_o[6]  ; clk_in_50MHz ; 5.122 ; 5.122 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p0_o[7]  ; clk_in_50MHz ; 5.065 ; 5.065 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
; p1_o[*]   ; clk_in_50MHz ; 4.574 ; 4.574 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_o[0]  ; clk_in_50MHz ; 4.511 ; 4.511 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_o[1]  ; clk_in_50MHz ; 4.533 ; 4.533 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_o[2]  ; clk_in_50MHz ; 4.339 ; 4.339 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_o[3]  ; clk_in_50MHz ; 4.574 ; 4.574 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_o[4]  ; clk_in_50MHz ; 4.564 ; 4.564 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_o[5]  ; clk_in_50MHz ; 4.360 ; 4.360 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_o[6]  ; clk_in_50MHz ; 4.535 ; 4.535 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_o[7]  ; clk_in_50MHz ; 4.313 ; 4.313 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
; p2_o[*]   ; clk_in_50MHz ; 5.478 ; 5.478 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p2_o[0]  ; clk_in_50MHz ; 4.341 ; 4.341 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p2_o[1]  ; clk_in_50MHz ; 4.544 ; 4.544 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p2_o[2]  ; clk_in_50MHz ; 5.478 ; 5.478 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p2_o[3]  ; clk_in_50MHz ; 4.646 ; 4.646 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p2_o[4]  ; clk_in_50MHz ; 4.312 ; 4.312 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p2_o[5]  ; clk_in_50MHz ; 5.140 ; 5.140 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p2_o[6]  ; clk_in_50MHz ; 5.424 ; 5.424 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p2_o[7]  ; clk_in_50MHz ; 5.267 ; 5.267 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
; p3_o[*]   ; clk_in_50MHz ; 6.550 ; 6.550 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p3_o[0]  ; clk_in_50MHz ; 4.336 ; 4.336 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p3_o[1]  ; clk_in_50MHz ; 4.814 ; 4.814 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p3_o[2]  ; clk_in_50MHz ; 5.727 ; 5.727 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p3_o[3]  ; clk_in_50MHz ; 6.550 ; 6.550 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p3_o[4]  ; clk_in_50MHz ; 4.760 ; 4.760 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p3_o[5]  ; clk_in_50MHz ; 4.556 ; 4.556 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p3_o[6]  ; clk_in_50MHz ; 4.557 ; 4.557 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p3_o[7]  ; clk_in_50MHz ; 4.286 ; 4.286 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
+-----------+--------------+-------+-------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                             ;
+-----------+--------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+--------------+-------+-------+------------+-----------------------------------+
; p0_o[*]   ; clk_in_50MHz ; 4.563 ; 4.563 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p0_o[0]  ; clk_in_50MHz ; 4.852 ; 4.852 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p0_o[1]  ; clk_in_50MHz ; 4.563 ; 4.563 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p0_o[2]  ; clk_in_50MHz ; 5.056 ; 5.056 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p0_o[3]  ; clk_in_50MHz ; 5.182 ; 5.182 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p0_o[4]  ; clk_in_50MHz ; 4.945 ; 4.945 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p0_o[5]  ; clk_in_50MHz ; 5.041 ; 5.041 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p0_o[6]  ; clk_in_50MHz ; 5.122 ; 5.122 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p0_o[7]  ; clk_in_50MHz ; 5.065 ; 5.065 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
; p1_o[*]   ; clk_in_50MHz ; 4.313 ; 4.313 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_o[0]  ; clk_in_50MHz ; 4.511 ; 4.511 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_o[1]  ; clk_in_50MHz ; 4.533 ; 4.533 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_o[2]  ; clk_in_50MHz ; 4.339 ; 4.339 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_o[3]  ; clk_in_50MHz ; 4.574 ; 4.574 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_o[4]  ; clk_in_50MHz ; 4.564 ; 4.564 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_o[5]  ; clk_in_50MHz ; 4.360 ; 4.360 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_o[6]  ; clk_in_50MHz ; 4.535 ; 4.535 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_o[7]  ; clk_in_50MHz ; 4.313 ; 4.313 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
; p2_o[*]   ; clk_in_50MHz ; 4.312 ; 4.312 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p2_o[0]  ; clk_in_50MHz ; 4.341 ; 4.341 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p2_o[1]  ; clk_in_50MHz ; 4.544 ; 4.544 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p2_o[2]  ; clk_in_50MHz ; 5.478 ; 5.478 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p2_o[3]  ; clk_in_50MHz ; 4.646 ; 4.646 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p2_o[4]  ; clk_in_50MHz ; 4.312 ; 4.312 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p2_o[5]  ; clk_in_50MHz ; 5.140 ; 5.140 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p2_o[6]  ; clk_in_50MHz ; 5.424 ; 5.424 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p2_o[7]  ; clk_in_50MHz ; 5.267 ; 5.267 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
; p3_o[*]   ; clk_in_50MHz ; 4.286 ; 4.286 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p3_o[0]  ; clk_in_50MHz ; 4.336 ; 4.336 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p3_o[1]  ; clk_in_50MHz ; 4.814 ; 4.814 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p3_o[2]  ; clk_in_50MHz ; 5.727 ; 5.727 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p3_o[3]  ; clk_in_50MHz ; 6.550 ; 6.550 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p3_o[4]  ; clk_in_50MHz ; 4.760 ; 4.760 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p3_o[5]  ; clk_in_50MHz ; 4.556 ; 4.556 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p3_o[6]  ; clk_in_50MHz ; 4.557 ; 4.557 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p3_o[7]  ; clk_in_50MHz ; 4.286 ; 4.286 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
+-----------+--------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------+
; Fast Model Setup Summary                                   ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; inst4|altpll_component|pll|clk[0] ; 59.849 ; 0.000         ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Fast Model Hold Summary                                   ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; inst4|altpll_component|pll|clk[0] ; 0.215 ; 0.000         ;
+-----------------------------------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clk_in_50MHz                      ; 10.000 ; 0.000         ;
; inst4|altpll_component|pll|clk[0] ; 39.539 ; 0.000         ;
+-----------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst4|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 59.849 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg0  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.018     ; 23.465     ;
; 59.849 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg1  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.018     ; 23.465     ;
; 59.849 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg2  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.018     ; 23.465     ;
; 59.849 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg3  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.018     ; 23.465     ;
; 59.849 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg4  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.018     ; 23.465     ;
; 59.849 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg5  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.018     ; 23.465     ;
; 59.849 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg6  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.018     ; 23.465     ;
; 59.849 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg7  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.018     ; 23.465     ;
; 59.849 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg8  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.018     ; 23.465     ;
; 59.849 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg9  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.018     ; 23.465     ;
; 59.849 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg10 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.018     ; 23.465     ;
; 59.849 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg11 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.018     ; 23.465     ;
; 59.859 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg0  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.012     ; 23.461     ;
; 59.859 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg1  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.012     ; 23.461     ;
; 59.859 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg2  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.012     ; 23.461     ;
; 59.859 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg3  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.012     ; 23.461     ;
; 59.859 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg4  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.012     ; 23.461     ;
; 59.859 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg5  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.012     ; 23.461     ;
; 59.859 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg6  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.012     ; 23.461     ;
; 59.859 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg7  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.012     ; 23.461     ;
; 59.859 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg8  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.012     ; 23.461     ;
; 59.859 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg9  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.012     ; 23.461     ;
; 59.859 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg10 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.012     ; 23.461     ;
; 59.859 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg11 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.012     ; 23.461     ;
; 59.880 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg0  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.018     ; 23.434     ;
; 59.880 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg1  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.018     ; 23.434     ;
; 59.880 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg2  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.018     ; 23.434     ;
; 59.880 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg3  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.018     ; 23.434     ;
; 59.880 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg4  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.018     ; 23.434     ;
; 59.880 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg5  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.018     ; 23.434     ;
; 59.880 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg6  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.018     ; 23.434     ;
; 59.880 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg7  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.018     ; 23.434     ;
; 59.880 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg8  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.018     ; 23.434     ;
; 59.880 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg9  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.018     ; 23.434     ;
; 59.880 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg10 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.018     ; 23.434     ;
; 59.880 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg11 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.018     ; 23.434     ;
; 59.890 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg0  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.012     ; 23.430     ;
; 59.890 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg1  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.012     ; 23.430     ;
; 59.890 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg2  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.012     ; 23.430     ;
; 59.890 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg3  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.012     ; 23.430     ;
; 59.890 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg4  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.012     ; 23.430     ;
; 59.890 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg5  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.012     ; 23.430     ;
; 59.890 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg6  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.012     ; 23.430     ;
; 59.890 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg7  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.012     ; 23.430     ;
; 59.890 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg8  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.012     ; 23.430     ;
; 59.890 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg9  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.012     ; 23.430     ;
; 59.890 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg10 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.012     ; 23.430     ;
; 59.890 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg11 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.012     ; 23.430     ;
; 59.929 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg0  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg9  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.018     ; 23.385     ;
; 59.929 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg1  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg9  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.018     ; 23.385     ;
; 59.929 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg2  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg9  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.018     ; 23.385     ;
; 59.929 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg3  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg9  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.018     ; 23.385     ;
; 59.929 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg4  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg9  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.018     ; 23.385     ;
; 59.929 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg5  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg9  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.018     ; 23.385     ;
; 59.929 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg6  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg9  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.018     ; 23.385     ;
; 59.929 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg7  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg9  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.018     ; 23.385     ;
; 59.929 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg8  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg9  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.018     ; 23.385     ;
; 59.929 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg9  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg9  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.018     ; 23.385     ;
; 59.929 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg10 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg9  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.018     ; 23.385     ;
; 59.929 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a5~porta_address_reg11 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg9  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.018     ; 23.385     ;
; 59.939 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg0  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg9  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.012     ; 23.381     ;
; 59.939 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg1  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg9  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.012     ; 23.381     ;
; 59.939 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg2  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg9  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.012     ; 23.381     ;
; 59.939 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg3  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg9  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.012     ; 23.381     ;
; 59.939 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg4  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg9  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.012     ; 23.381     ;
; 59.939 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg5  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg9  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.012     ; 23.381     ;
; 59.939 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg6  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg9  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.012     ; 23.381     ;
; 59.939 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg7  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg9  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.012     ; 23.381     ;
; 59.939 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg8  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg9  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.012     ; 23.381     ;
; 59.939 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg9  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg9  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.012     ; 23.381     ;
; 59.939 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg10 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg9  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.012     ; 23.381     ;
; 59.939 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a6~porta_address_reg11 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg9  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.012     ; 23.381     ;
; 60.024 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a0~porta_address_reg0  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.003     ; 23.305     ;
; 60.024 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a0~porta_address_reg1  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.003     ; 23.305     ;
; 60.024 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a0~porta_address_reg2  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.003     ; 23.305     ;
; 60.024 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a0~porta_address_reg3  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.003     ; 23.305     ;
; 60.024 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a0~porta_address_reg4  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.003     ; 23.305     ;
; 60.024 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a0~porta_address_reg5  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.003     ; 23.305     ;
; 60.024 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a0~porta_address_reg6  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.003     ; 23.305     ;
; 60.024 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a0~porta_address_reg7  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.003     ; 23.305     ;
; 60.024 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a0~porta_address_reg8  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.003     ; 23.305     ;
; 60.024 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a0~porta_address_reg9  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.003     ; 23.305     ;
; 60.024 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a0~porta_address_reg10 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.003     ; 23.305     ;
; 60.024 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a0~porta_address_reg11 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.003     ; 23.305     ;
; 60.055 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a0~porta_address_reg0  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.003     ; 23.274     ;
; 60.055 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a0~porta_address_reg1  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.003     ; 23.274     ;
; 60.055 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a0~porta_address_reg2  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.003     ; 23.274     ;
; 60.055 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a0~porta_address_reg3  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.003     ; 23.274     ;
; 60.055 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a0~porta_address_reg4  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.003     ; 23.274     ;
; 60.055 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a0~porta_address_reg5  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.003     ; 23.274     ;
; 60.055 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a0~porta_address_reg6  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.003     ; 23.274     ;
; 60.055 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a0~porta_address_reg7  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.003     ; 23.274     ;
; 60.055 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a0~porta_address_reg8  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.003     ; 23.274     ;
; 60.055 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a0~porta_address_reg9  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.003     ; 23.274     ;
; 60.055 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a0~porta_address_reg10 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.003     ; 23.274     ;
; 60.055 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a0~porta_address_reg11 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.003     ; 23.274     ;
; 60.076 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a2~porta_address_reg0  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.014     ; 23.242     ;
; 60.076 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a2~porta_address_reg1  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.014     ; 23.242     ;
; 60.076 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a2~porta_address_reg2  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.014     ; 23.242     ;
; 60.076 ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a2~porta_address_reg3  ; mc8051_rom:inst3|altsyncram:altsyncram_component|altsyncram_na81:auto_generated|ram_block1a7~porta_address_reg11 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 83.333       ; -0.014     ; 23.242     ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst4|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                                         ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.215 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[0]        ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[0]                              ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[5]        ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[5]                              ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[1]        ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[1]                              ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[6]        ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[6]                              ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_intpre2      ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_intpre2                            ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[3]        ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[3]                              ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[6]          ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[6]                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[5]          ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[5]                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp[0]          ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp[0]                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[6]           ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[6]                                 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt[0][0]     ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt[0][0]                           ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt[0][1]     ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt[0][1]                           ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mc8051_core:inst|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[0]        ; mc8051_core:inst|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[0]                              ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mc8051_core:inst|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[1]        ; mc8051_core:inst|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[1]                              ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mc8051_core:inst|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[2]        ; mc8051_core:inst|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[2]                              ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mc8051_core:inst|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[3]        ; mc8051_core:inst|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[3]                              ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[0]                ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[0]                                      ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[2]                ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[2]                                      ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[3]                ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[3]                                      ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_smodreg[0]   ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_smodreg[0]                         ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[1]                ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[1]                                      ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[4]          ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[4]                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[3]          ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[3]                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[7]          ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[7]                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[4]           ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[4]                                 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[7]           ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[7]                                 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[2]          ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[2]                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[0]          ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[0]                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[1]           ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[1]                                 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[0]                ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[0]                                      ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[1]                ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[1]                                      ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[2]                ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[2]                                      ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[0]           ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[0]                                 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[5]           ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[5]                                 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[2]           ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[2]                                 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw[2]         ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw[2]                               ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rb8                          ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rb8                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_helpb        ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_helpb                              ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_inthigh      ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_inthigh                            ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ext0isr_d    ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ext0isr_d                          ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ext0isrh_d   ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ext0isrh_d                         ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[3]           ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[3]                                 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ext1isr_d    ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ext1isr_d                          ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ext1isrh_d   ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ext1isrh_d                         ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_intblock_o   ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_intblock_o                         ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.245 ; mc8051_core:inst|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[1]        ; mc8051_core:inst|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[3]                              ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.249 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[5]               ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[5]                                     ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; mc8051_core:inst|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[3]        ; mc8051_core:inst|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[2]                              ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.402      ;
; 0.251 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[2]                ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[3]                                      ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.403      ;
; 0.256 ; mc8051_core:inst|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[0]        ; mc8051_core:inst|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[1]                              ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.408      ;
; 0.258 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[5]               ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[5]                                     ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.410      ;
; 0.265 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[4]               ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txm13_ff0                                          ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.417      ;
; 0.270 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[0]                ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[1]                                      ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.422      ;
; 0.274 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[1]                ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[2]                                      ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.426      ;
; 0.306 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[4]               ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxm13_ff0                                          ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.458      ;
; 0.327 ; mc8051_core:inst|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_tf0                 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_tf0_h1[0]                          ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.479      ;
; 0.329 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_intblock_o   ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|state.EXEC1                          ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.481      ;
; 0.330 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_tf0_h1[0]    ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_tf0_h2[0]                          ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.482      ;
; 0.330 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][4]     ; mc8051_core:inst|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_tf1                                       ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.482      ;
; 0.330 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_ff0                          ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_ff1                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.482      ;
; 0.331 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ti_h1[0]     ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ti_h2[0]                           ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.483      ;
; 0.331 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ri_h1[0]     ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ri_h2[0]                           ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.483      ;
; 0.356 ; mc8051_core:inst|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[2]        ; mc8051_core:inst|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[3]                              ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.361 ; mc8051_core:inst|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[1]        ; mc8051_core:inst|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[2]                              ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload[0][0] ; mc8051_core:inst|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth0[0]                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.514      ;
; 0.367 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[1]               ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[1]                                     ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[0]               ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[0]                                     ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload[0][3] ; mc8051_core:inst|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_counth0[3]                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[2]                   ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[1]                                         ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[3]               ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[3]                                     ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.375 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[3]               ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[3]                                     ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[6]                   ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[5]                                         ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[0]               ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[0]                                     ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[4]                   ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[3]                                         ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[4]               ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[4]                                     ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[3]                   ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[2]                                         ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[5]                   ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[4]                                         ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.531      ;
; 0.381 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[1]                   ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_sh[0]                                         ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.533      ;
; 0.382 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|state.FETCH    ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[6]                              ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.534      ;
; 0.383 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc[2]         ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a2~porta_datain_reg0 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 0.586      ;
; 0.384 ; mc8051_core:inst|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[0]        ; mc8051_core:inst|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[3]                              ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.536      ;
; 0.385 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[1]               ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[1]                                     ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.537      ;
; 0.385 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[2]               ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[2]                                     ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.537      ;
; 0.385 ; mc8051_core:inst|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[0]        ; mc8051_core:inst|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_pre_count[2]                              ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.537      ;
; 0.386 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[2]               ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_rxpre_count[2]                                     ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.538      ;
; 0.387 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[4]               ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_txpre_count[4]                                     ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.539      ;
; 0.388 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[0]                ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_recv_state[2]                                      ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.540      ;
; 0.395 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[1]                ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[2]                                      ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.547      ;
; 0.409 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[9]          ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[9]                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.561      ;
; 0.409 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[0]                ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[1]                                      ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.561      ;
; 0.410 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_int0_h2[0]   ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_int0_h3[0]                         ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.562      ;
; 0.411 ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[0]                ; mc8051_core:inst|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu|s_tran_state[2]                                      ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.563      ;
; 0.413 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[8][1]   ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[8][1]                         ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.565      ;
; 0.413 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[3][5]   ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[3][5]                         ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.565      ;
; 0.413 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][2]     ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon[0][2]                           ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.565      ;
; 0.414 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[2][4]   ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[2][4]                         ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.566      ;
; 0.414 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[5][0]   ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[5][0]                         ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.566      ;
; 0.414 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3[0]          ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3[0]                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.566      ;
; 0.414 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod[0][5]     ; mc8051_core:inst|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr|s_tf1                                       ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.566      ;
; 0.415 ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[0][6]   ; mc8051_core:inst|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit[0][6]                         ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.567      ;
+-------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_in_50MHz'                                                                              ;
+--------+--------------+----------------+------------------+--------------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock        ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+--------------+------------+-------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_in_50MHz ; Rise       ; clk_in_50MHz|combout                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_in_50MHz ; Rise       ; clk_in_50MHz|combout                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_in_50MHz ; Rise       ; inst4|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_in_50MHz ; Rise       ; inst4|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_in_50MHz ; Rise       ; inst4|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_in_50MHz ; Rise       ; inst4|altpll_component|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; clk_in_50MHz ; Rise       ; clk_in_50MHz                        ;
+--------+--------------+----------------+------------------+--------------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[0]'                                                                                                                                                            ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                                                                                            ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ram:inst1|altsyncram:altsyncram_component|altsyncram_jkb1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ram:inst1|altsyncram:altsyncram_component|altsyncram_jkb1:auto_generated|ram_block1a0~porta_address_reg1   ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ram:inst1|altsyncram:altsyncram_component|altsyncram_jkb1:auto_generated|ram_block1a0~porta_address_reg2   ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ram:inst1|altsyncram:altsyncram_component|altsyncram_jkb1:auto_generated|ram_block1a0~porta_address_reg3   ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ram:inst1|altsyncram:altsyncram_component|altsyncram_jkb1:auto_generated|ram_block1a0~porta_address_reg4   ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ram:inst1|altsyncram:altsyncram_component|altsyncram_jkb1:auto_generated|ram_block1a0~porta_address_reg5   ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ram:inst1|altsyncram:altsyncram_component|altsyncram_jkb1:auto_generated|ram_block1a0~porta_address_reg6   ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ram:inst1|altsyncram:altsyncram_component|altsyncram_jkb1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ram:inst1|altsyncram:altsyncram_component|altsyncram_jkb1:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ram:inst1|altsyncram:altsyncram_component|altsyncram_jkb1:auto_generated|ram_block1a0~porta_datain_reg2    ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ram:inst1|altsyncram:altsyncram_component|altsyncram_jkb1:auto_generated|ram_block1a0~porta_datain_reg3    ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ram:inst1|altsyncram:altsyncram_component|altsyncram_jkb1:auto_generated|ram_block1a0~porta_datain_reg4    ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ram:inst1|altsyncram:altsyncram_component|altsyncram_jkb1:auto_generated|ram_block1a0~porta_datain_reg5    ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ram:inst1|altsyncram:altsyncram_component|altsyncram_jkb1:auto_generated|ram_block1a0~porta_datain_reg6    ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ram:inst1|altsyncram:altsyncram_component|altsyncram_jkb1:auto_generated|ram_block1a0~porta_datain_reg7    ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ram:inst1|altsyncram:altsyncram_component|altsyncram_jkb1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ram:inst1|altsyncram:altsyncram_component|altsyncram_jkb1:auto_generated|ram_block1a0~porta_we_reg         ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ram:inst1|altsyncram:altsyncram_component|altsyncram_jkb1:auto_generated|ram_block1a1~porta_memory_reg0    ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ram:inst1|altsyncram:altsyncram_component|altsyncram_jkb1:auto_generated|ram_block1a2~porta_memory_reg0    ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ram:inst1|altsyncram:altsyncram_component|altsyncram_jkb1:auto_generated|ram_block1a3~porta_memory_reg0    ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ram:inst1|altsyncram:altsyncram_component|altsyncram_jkb1:auto_generated|ram_block1a4~porta_memory_reg0    ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ram:inst1|altsyncram:altsyncram_component|altsyncram_jkb1:auto_generated|ram_block1a5~porta_memory_reg0    ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ram:inst1|altsyncram:altsyncram_component|altsyncram_jkb1:auto_generated|ram_block1a6~porta_memory_reg0    ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ram:inst1|altsyncram:altsyncram_component|altsyncram_jkb1:auto_generated|ram_block1a7~porta_memory_reg0    ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a0~porta_address_reg1  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a0~porta_address_reg10 ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a0~porta_address_reg11 ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a0~porta_address_reg2  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a0~porta_address_reg3  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a0~porta_address_reg4  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a0~porta_address_reg5  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a0~porta_address_reg6  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a0~porta_address_reg7  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a0~porta_address_reg8  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a0~porta_address_reg9  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a0~porta_we_reg        ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a1~porta_address_reg1  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a1~porta_address_reg10 ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a1~porta_address_reg11 ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a1~porta_address_reg2  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a1~porta_address_reg3  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a1~porta_address_reg4  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a1~porta_address_reg5  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a1~porta_address_reg6  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a1~porta_address_reg7  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a1~porta_address_reg8  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a1~porta_address_reg9  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a1~porta_we_reg        ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a2~porta_address_reg1  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a2~porta_address_reg10 ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a2~porta_address_reg11 ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a2~porta_address_reg2  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a2~porta_address_reg3  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a2~porta_address_reg4  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a2~porta_address_reg5  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a2~porta_address_reg6  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a2~porta_address_reg7  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a2~porta_address_reg8  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a2~porta_address_reg9  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a2~porta_memory_reg0   ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a2~porta_we_reg        ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a3~porta_address_reg1  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a3~porta_address_reg10 ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a3~porta_address_reg11 ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a3~porta_address_reg2  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a3~porta_address_reg3  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a3~porta_address_reg4  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a3~porta_address_reg5  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a3~porta_address_reg6  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a3~porta_address_reg7  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a3~porta_address_reg8  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a3~porta_address_reg9  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a3~porta_datain_reg0   ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a3~porta_memory_reg0   ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a3~porta_we_reg        ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a4~porta_address_reg1  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a4~porta_address_reg10 ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a4~porta_address_reg11 ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a4~porta_address_reg2  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a4~porta_address_reg3  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a4~porta_address_reg4  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a4~porta_address_reg5  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a4~porta_address_reg6  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a4~porta_address_reg7  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a4~porta_address_reg8  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a4~porta_address_reg9  ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a4~porta_memory_reg0   ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a4~porta_we_reg        ;
; 39.539 ; 41.666       ; 2.127          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; mc8051_ramx:inst2|altsyncram:altsyncram_component|altsyncram_hua1:auto_generated|ram_block1a5~porta_address_reg0  ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Setup Times                                                                               ;
+-----------+--------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+--------------+-------+-------+------------+-----------------------------------+
; p1_i[*]   ; clk_in_50MHz ; 4.188 ; 4.188 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_i[0]  ; clk_in_50MHz ; 3.591 ; 3.591 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_i[1]  ; clk_in_50MHz ; 4.188 ; 4.188 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_i[2]  ; clk_in_50MHz ; 3.980 ; 3.980 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_i[3]  ; clk_in_50MHz ; 4.110 ; 4.110 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_i[4]  ; clk_in_50MHz ; 3.468 ; 3.468 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_i[5]  ; clk_in_50MHz ; 3.601 ; 3.601 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_i[6]  ; clk_in_50MHz ; 3.608 ; 3.608 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_i[7]  ; clk_in_50MHz ; 4.088 ; 4.088 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
; reset_i   ; clk_in_50MHz ; 1.825 ; 1.825 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
+-----------+--------------+-------+-------+------------+-----------------------------------+


+---------------------------------------------------------------------------------------------+
; Hold Times                                                                                  ;
+-----------+--------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+--------------+--------+--------+------------+-----------------------------------+
; p1_i[*]   ; clk_in_50MHz ; -3.348 ; -3.348 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_i[0]  ; clk_in_50MHz ; -3.471 ; -3.471 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_i[1]  ; clk_in_50MHz ; -4.068 ; -4.068 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_i[2]  ; clk_in_50MHz ; -3.860 ; -3.860 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_i[3]  ; clk_in_50MHz ; -3.990 ; -3.990 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_i[4]  ; clk_in_50MHz ; -3.348 ; -3.348 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_i[5]  ; clk_in_50MHz ; -3.481 ; -3.481 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_i[6]  ; clk_in_50MHz ; -3.488 ; -3.488 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_i[7]  ; clk_in_50MHz ; -3.968 ; -3.968 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
; reset_i   ; clk_in_50MHz ; -1.686 ; -1.686 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
+-----------+--------------+--------+--------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                     ;
+-----------+--------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+--------------+-------+-------+------------+-----------------------------------+
; p0_o[*]   ; clk_in_50MHz ; 2.556 ; 2.556 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p0_o[0]  ; clk_in_50MHz ; 2.413 ; 2.413 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p0_o[1]  ; clk_in_50MHz ; 2.278 ; 2.278 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p0_o[2]  ; clk_in_50MHz ; 2.472 ; 2.472 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p0_o[3]  ; clk_in_50MHz ; 2.556 ; 2.556 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p0_o[4]  ; clk_in_50MHz ; 2.426 ; 2.426 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p0_o[5]  ; clk_in_50MHz ; 2.460 ; 2.460 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p0_o[6]  ; clk_in_50MHz ; 2.532 ; 2.532 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p0_o[7]  ; clk_in_50MHz ; 2.486 ; 2.486 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
; p1_o[*]   ; clk_in_50MHz ; 2.322 ; 2.322 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_o[0]  ; clk_in_50MHz ; 2.271 ; 2.271 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_o[1]  ; clk_in_50MHz ; 2.295 ; 2.295 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_o[2]  ; clk_in_50MHz ; 2.212 ; 2.212 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_o[3]  ; clk_in_50MHz ; 2.322 ; 2.322 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_o[4]  ; clk_in_50MHz ; 2.312 ; 2.312 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_o[5]  ; clk_in_50MHz ; 2.224 ; 2.224 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_o[6]  ; clk_in_50MHz ; 2.303 ; 2.303 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_o[7]  ; clk_in_50MHz ; 2.198 ; 2.198 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
; p2_o[*]   ; clk_in_50MHz ; 2.784 ; 2.784 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p2_o[0]  ; clk_in_50MHz ; 2.204 ; 2.204 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p2_o[1]  ; clk_in_50MHz ; 2.294 ; 2.294 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p2_o[2]  ; clk_in_50MHz ; 2.784 ; 2.784 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p2_o[3]  ; clk_in_50MHz ; 2.321 ; 2.321 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p2_o[4]  ; clk_in_50MHz ; 2.193 ; 2.193 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p2_o[5]  ; clk_in_50MHz ; 2.545 ; 2.545 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p2_o[6]  ; clk_in_50MHz ; 2.655 ; 2.655 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p2_o[7]  ; clk_in_50MHz ; 2.578 ; 2.578 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
; p3_o[*]   ; clk_in_50MHz ; 3.160 ; 3.160 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p3_o[0]  ; clk_in_50MHz ; 2.207 ; 2.207 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p3_o[1]  ; clk_in_50MHz ; 2.418 ; 2.418 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p3_o[2]  ; clk_in_50MHz ; 2.805 ; 2.805 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p3_o[3]  ; clk_in_50MHz ; 3.160 ; 3.160 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p3_o[4]  ; clk_in_50MHz ; 2.382 ; 2.382 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p3_o[5]  ; clk_in_50MHz ; 2.298 ; 2.298 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p3_o[6]  ; clk_in_50MHz ; 2.316 ; 2.316 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p3_o[7]  ; clk_in_50MHz ; 2.168 ; 2.168 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
+-----------+--------------+-------+-------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                             ;
+-----------+--------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+--------------+-------+-------+------------+-----------------------------------+
; p0_o[*]   ; clk_in_50MHz ; 2.278 ; 2.278 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p0_o[0]  ; clk_in_50MHz ; 2.413 ; 2.413 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p0_o[1]  ; clk_in_50MHz ; 2.278 ; 2.278 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p0_o[2]  ; clk_in_50MHz ; 2.472 ; 2.472 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p0_o[3]  ; clk_in_50MHz ; 2.556 ; 2.556 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p0_o[4]  ; clk_in_50MHz ; 2.426 ; 2.426 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p0_o[5]  ; clk_in_50MHz ; 2.460 ; 2.460 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p0_o[6]  ; clk_in_50MHz ; 2.532 ; 2.532 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p0_o[7]  ; clk_in_50MHz ; 2.486 ; 2.486 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
; p1_o[*]   ; clk_in_50MHz ; 2.198 ; 2.198 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_o[0]  ; clk_in_50MHz ; 2.271 ; 2.271 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_o[1]  ; clk_in_50MHz ; 2.295 ; 2.295 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_o[2]  ; clk_in_50MHz ; 2.212 ; 2.212 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_o[3]  ; clk_in_50MHz ; 2.322 ; 2.322 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_o[4]  ; clk_in_50MHz ; 2.312 ; 2.312 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_o[5]  ; clk_in_50MHz ; 2.224 ; 2.224 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_o[6]  ; clk_in_50MHz ; 2.303 ; 2.303 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_o[7]  ; clk_in_50MHz ; 2.198 ; 2.198 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
; p2_o[*]   ; clk_in_50MHz ; 2.193 ; 2.193 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p2_o[0]  ; clk_in_50MHz ; 2.204 ; 2.204 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p2_o[1]  ; clk_in_50MHz ; 2.294 ; 2.294 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p2_o[2]  ; clk_in_50MHz ; 2.784 ; 2.784 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p2_o[3]  ; clk_in_50MHz ; 2.321 ; 2.321 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p2_o[4]  ; clk_in_50MHz ; 2.193 ; 2.193 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p2_o[5]  ; clk_in_50MHz ; 2.545 ; 2.545 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p2_o[6]  ; clk_in_50MHz ; 2.655 ; 2.655 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p2_o[7]  ; clk_in_50MHz ; 2.578 ; 2.578 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
; p3_o[*]   ; clk_in_50MHz ; 2.168 ; 2.168 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p3_o[0]  ; clk_in_50MHz ; 2.207 ; 2.207 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p3_o[1]  ; clk_in_50MHz ; 2.418 ; 2.418 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p3_o[2]  ; clk_in_50MHz ; 2.805 ; 2.805 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p3_o[3]  ; clk_in_50MHz ; 3.160 ; 3.160 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p3_o[4]  ; clk_in_50MHz ; 2.382 ; 2.382 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p3_o[5]  ; clk_in_50MHz ; 2.298 ; 2.298 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p3_o[6]  ; clk_in_50MHz ; 2.316 ; 2.316 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p3_o[7]  ; clk_in_50MHz ; 2.168 ; 2.168 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
+-----------+--------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                            ;
+------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                              ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                   ; 31.665 ; 0.215 ; N/A      ; N/A     ; 10.000              ;
;  clk_in_50MHz                      ; N/A    ; N/A   ; N/A      ; N/A     ; 10.000              ;
;  inst4|altpll_component|pll|clk[0] ; 31.665 ; 0.215 ; N/A      ; N/A     ; 39.539              ;
; Design-wide TNS                    ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk_in_50MHz                      ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  inst4|altpll_component|pll|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------------------------+--------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------+
; Setup Times                                                                               ;
+-----------+--------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+--------------+-------+-------+------------+-----------------------------------+
; p1_i[*]   ; clk_in_50MHz ; 7.384 ; 7.384 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_i[0]  ; clk_in_50MHz ; 5.974 ; 5.974 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_i[1]  ; clk_in_50MHz ; 7.384 ; 7.384 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_i[2]  ; clk_in_50MHz ; 6.864 ; 6.864 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_i[3]  ; clk_in_50MHz ; 7.149 ; 7.149 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_i[4]  ; clk_in_50MHz ; 5.835 ; 5.835 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_i[5]  ; clk_in_50MHz ; 6.019 ; 6.019 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_i[6]  ; clk_in_50MHz ; 6.117 ; 6.117 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_i[7]  ; clk_in_50MHz ; 7.229 ; 7.229 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
; reset_i   ; clk_in_50MHz ; 3.290 ; 3.290 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
+-----------+--------------+-------+-------+------------+-----------------------------------+


+---------------------------------------------------------------------------------------------+
; Hold Times                                                                                  ;
+-----------+--------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+--------------+--------+--------+------------+-----------------------------------+
; p1_i[*]   ; clk_in_50MHz ; -3.348 ; -3.348 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_i[0]  ; clk_in_50MHz ; -3.471 ; -3.471 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_i[1]  ; clk_in_50MHz ; -4.068 ; -4.068 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_i[2]  ; clk_in_50MHz ; -3.860 ; -3.860 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_i[3]  ; clk_in_50MHz ; -3.990 ; -3.990 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_i[4]  ; clk_in_50MHz ; -3.348 ; -3.348 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_i[5]  ; clk_in_50MHz ; -3.481 ; -3.481 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_i[6]  ; clk_in_50MHz ; -3.488 ; -3.488 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_i[7]  ; clk_in_50MHz ; -3.968 ; -3.968 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
; reset_i   ; clk_in_50MHz ; -1.686 ; -1.686 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
+-----------+--------------+--------+--------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                     ;
+-----------+--------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+--------------+-------+-------+------------+-----------------------------------+
; p0_o[*]   ; clk_in_50MHz ; 5.182 ; 5.182 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p0_o[0]  ; clk_in_50MHz ; 4.852 ; 4.852 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p0_o[1]  ; clk_in_50MHz ; 4.563 ; 4.563 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p0_o[2]  ; clk_in_50MHz ; 5.056 ; 5.056 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p0_o[3]  ; clk_in_50MHz ; 5.182 ; 5.182 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p0_o[4]  ; clk_in_50MHz ; 4.945 ; 4.945 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p0_o[5]  ; clk_in_50MHz ; 5.041 ; 5.041 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p0_o[6]  ; clk_in_50MHz ; 5.122 ; 5.122 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p0_o[7]  ; clk_in_50MHz ; 5.065 ; 5.065 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
; p1_o[*]   ; clk_in_50MHz ; 4.574 ; 4.574 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_o[0]  ; clk_in_50MHz ; 4.511 ; 4.511 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_o[1]  ; clk_in_50MHz ; 4.533 ; 4.533 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_o[2]  ; clk_in_50MHz ; 4.339 ; 4.339 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_o[3]  ; clk_in_50MHz ; 4.574 ; 4.574 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_o[4]  ; clk_in_50MHz ; 4.564 ; 4.564 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_o[5]  ; clk_in_50MHz ; 4.360 ; 4.360 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_o[6]  ; clk_in_50MHz ; 4.535 ; 4.535 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_o[7]  ; clk_in_50MHz ; 4.313 ; 4.313 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
; p2_o[*]   ; clk_in_50MHz ; 5.478 ; 5.478 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p2_o[0]  ; clk_in_50MHz ; 4.341 ; 4.341 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p2_o[1]  ; clk_in_50MHz ; 4.544 ; 4.544 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p2_o[2]  ; clk_in_50MHz ; 5.478 ; 5.478 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p2_o[3]  ; clk_in_50MHz ; 4.646 ; 4.646 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p2_o[4]  ; clk_in_50MHz ; 4.312 ; 4.312 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p2_o[5]  ; clk_in_50MHz ; 5.140 ; 5.140 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p2_o[6]  ; clk_in_50MHz ; 5.424 ; 5.424 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p2_o[7]  ; clk_in_50MHz ; 5.267 ; 5.267 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
; p3_o[*]   ; clk_in_50MHz ; 6.550 ; 6.550 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p3_o[0]  ; clk_in_50MHz ; 4.336 ; 4.336 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p3_o[1]  ; clk_in_50MHz ; 4.814 ; 4.814 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p3_o[2]  ; clk_in_50MHz ; 5.727 ; 5.727 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p3_o[3]  ; clk_in_50MHz ; 6.550 ; 6.550 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p3_o[4]  ; clk_in_50MHz ; 4.760 ; 4.760 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p3_o[5]  ; clk_in_50MHz ; 4.556 ; 4.556 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p3_o[6]  ; clk_in_50MHz ; 4.557 ; 4.557 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p3_o[7]  ; clk_in_50MHz ; 4.286 ; 4.286 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
+-----------+--------------+-------+-------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                             ;
+-----------+--------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+--------------+-------+-------+------------+-----------------------------------+
; p0_o[*]   ; clk_in_50MHz ; 2.278 ; 2.278 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p0_o[0]  ; clk_in_50MHz ; 2.413 ; 2.413 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p0_o[1]  ; clk_in_50MHz ; 2.278 ; 2.278 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p0_o[2]  ; clk_in_50MHz ; 2.472 ; 2.472 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p0_o[3]  ; clk_in_50MHz ; 2.556 ; 2.556 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p0_o[4]  ; clk_in_50MHz ; 2.426 ; 2.426 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p0_o[5]  ; clk_in_50MHz ; 2.460 ; 2.460 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p0_o[6]  ; clk_in_50MHz ; 2.532 ; 2.532 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p0_o[7]  ; clk_in_50MHz ; 2.486 ; 2.486 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
; p1_o[*]   ; clk_in_50MHz ; 2.198 ; 2.198 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_o[0]  ; clk_in_50MHz ; 2.271 ; 2.271 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_o[1]  ; clk_in_50MHz ; 2.295 ; 2.295 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_o[2]  ; clk_in_50MHz ; 2.212 ; 2.212 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_o[3]  ; clk_in_50MHz ; 2.322 ; 2.322 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_o[4]  ; clk_in_50MHz ; 2.312 ; 2.312 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_o[5]  ; clk_in_50MHz ; 2.224 ; 2.224 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_o[6]  ; clk_in_50MHz ; 2.303 ; 2.303 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p1_o[7]  ; clk_in_50MHz ; 2.198 ; 2.198 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
; p2_o[*]   ; clk_in_50MHz ; 2.193 ; 2.193 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p2_o[0]  ; clk_in_50MHz ; 2.204 ; 2.204 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p2_o[1]  ; clk_in_50MHz ; 2.294 ; 2.294 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p2_o[2]  ; clk_in_50MHz ; 2.784 ; 2.784 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p2_o[3]  ; clk_in_50MHz ; 2.321 ; 2.321 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p2_o[4]  ; clk_in_50MHz ; 2.193 ; 2.193 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p2_o[5]  ; clk_in_50MHz ; 2.545 ; 2.545 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p2_o[6]  ; clk_in_50MHz ; 2.655 ; 2.655 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p2_o[7]  ; clk_in_50MHz ; 2.578 ; 2.578 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
; p3_o[*]   ; clk_in_50MHz ; 2.168 ; 2.168 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p3_o[0]  ; clk_in_50MHz ; 2.207 ; 2.207 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p3_o[1]  ; clk_in_50MHz ; 2.418 ; 2.418 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p3_o[2]  ; clk_in_50MHz ; 2.805 ; 2.805 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p3_o[3]  ; clk_in_50MHz ; 3.160 ; 3.160 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p3_o[4]  ; clk_in_50MHz ; 2.382 ; 2.382 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p3_o[5]  ; clk_in_50MHz ; 2.298 ; 2.298 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p3_o[6]  ; clk_in_50MHz ; 2.316 ; 2.316 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
;  p3_o[7]  ; clk_in_50MHz ; 2.168 ; 2.168 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
+-----------+--------------+-------+-------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                       ;
+-----------------------------------+-----------------------------------+--------------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+--------------+----------+----------+----------+
; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                        ;
+-----------------------------------+-----------------------------------+--------------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+--------------+----------+----------+----------+
; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 539   ; 539  ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 32    ; 32   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Dec 02 14:00:28 2015
Info: Command: quartus_sta embeded_system -c embeded_system
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'embeded_system.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk_in_50MHz clk_in_50MHz
    Info (332110): create_generated_clock -source {inst4|altpll_component|pll|inclk[0]} -divide_by 25 -multiply_by 6 -duty_cycle 50.00 -name {inst4|altpll_component|pll|clk[0]} {inst4|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 31.665
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    31.665         0.000 inst4|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 inst4|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 10.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    10.000         0.000 clk_in_50MHz 
    Info (332119):    39.539         0.000 inst4|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 59.849
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    59.849         0.000 inst4|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 inst4|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 10.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    10.000         0.000 clk_in_50MHz 
    Info (332119):    39.539         0.000 inst4|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 337 megabytes
    Info: Processing ended: Wed Dec 02 14:00:30 2015
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


