#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Apr 14 01:42:05 2016
# Process ID: 28452
# Current directory: /home/dries/Projects/Basys3/VGA_text/VGA_text.runs/synth_1
# Command line: vivado -log top.vds -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/dries/Projects/Basys3/VGA_text/VGA_text.runs/synth_1/top.vds
# Journal file: /home/dries/Projects/Basys3/VGA_text/VGA_text.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 960.586 ; gain = 129.918 ; free physical = 1560 ; free virtual = 7990
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/dries/Projects/Basys3/VGA_text/VGA_text.srcs/sources_1/new/top.vhd:24]
INFO: [Synth 8-3491] module 'ClockDivider' declared at '/home/dries/Projects/Basys3/VGA_text/VGA_text.runs/synth_1/.Xil/Vivado-28452-Dries007-Arch/realtime/ClockDivider_stub.vhdl:5' bound to instance 'clock0' of component 'ClockDivider' [/home/dries/Projects/Basys3/VGA_text/VGA_text.srcs/sources_1/new/top.vhd:100]
INFO: [Synth 8-638] synthesizing module 'ClockDivider' [/home/dries/Projects/Basys3/VGA_text/VGA_text.runs/synth_1/.Xil/Vivado-28452-Dries007-Arch/realtime/ClockDivider_stub.vhdl:14]
INFO: [Synth 8-3491] module 'Vga' declared at '/home/dries/Projects/Basys3/VGA_text/VGA_text.srcs/sources_1/new/Vga.vhd:8' bound to instance 'vga0' of component 'Vga' [/home/dries/Projects/Basys3/VGA_text/VGA_text.srcs/sources_1/new/top.vhd:106]
INFO: [Synth 8-638] synthesizing module 'Vga' [/home/dries/Projects/Basys3/VGA_text/VGA_text.srcs/sources_1/new/Vga.vhd:32]
	Parameter H_PIX bound to: 1280 - type: integer 
	Parameter H_FP bound to: 48 - type: integer 
	Parameter H_SY bound to: 112 - type: integer 
	Parameter H_BP bound to: 248 - type: integer 
	Parameter H_POL bound to: 1'b1 
	Parameter V_PIX bound to: 1024 - type: integer 
	Parameter V_FP bound to: 1 - type: integer 
	Parameter V_SY bound to: 3 - type: integer 
	Parameter V_BP bound to: 36 - type: integer 
	Parameter V_POL bound to: 1'b1 
INFO: [Synth 8-4471] merging register 'column_reg[10:0]' into 'h_count_reg[10:0]' [/home/dries/Projects/Basys3/VGA_text/VGA_text.srcs/sources_1/new/Vga.vhd:69]
INFO: [Synth 8-4471] merging register 'row_reg[10:0]' into 'v_count_reg[10:0]' [/home/dries/Projects/Basys3/VGA_text/VGA_text.srcs/sources_1/new/Vga.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'Vga' (1#1) [/home/dries/Projects/Basys3/VGA_text/VGA_text.srcs/sources_1/new/Vga.vhd:32]
INFO: [Synth 8-3491] module 'FrameBuffer' declared at '/home/dries/Projects/Basys3/VGA_text/VGA_text.runs/synth_1/.Xil/Vivado-28452-Dries007-Arch/realtime/FrameBuffer_stub.vhdl:5' bound to instance 'frameBuffer0' of component 'FrameBuffer' [/home/dries/Projects/Basys3/VGA_text/VGA_text.srcs/sources_1/new/top.vhd:115]
INFO: [Synth 8-638] synthesizing module 'FrameBuffer' [/home/dries/Projects/Basys3/VGA_text/VGA_text.runs/synth_1/.Xil/Vivado-28452-Dries007-Arch/realtime/FrameBuffer_stub.vhdl:18]
INFO: [Synth 8-4471] merging register 'vgaGreen_reg[3:0]' into 'vgaRed_reg[3:0]' [/home/dries/Projects/Basys3/VGA_text/VGA_text.srcs/sources_1/new/top.vhd:156]
INFO: [Synth 8-4471] merging register 'vgaBlue_reg[3:0]' into 'vgaRed_reg[3:0]' [/home/dries/Projects/Basys3/VGA_text/VGA_text.srcs/sources_1/new/top.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'top' (2#1) [/home/dries/Projects/Basys3/VGA_text/VGA_text.srcs/sources_1/new/top.vhd:24]
WARNING: [Synth 8-3331] design top has unconnected port btnU
WARNING: [Synth 8-3331] design top has unconnected port btnL
WARNING: [Synth 8-3331] design top has unconnected port btnR
WARNING: [Synth 8-3331] design top has unconnected port btnD
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1000.961 ; gain = 170.293 ; free physical = 1517 ; free virtual = 7948
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1000.961 ; gain = 170.293 ; free physical = 1517 ; free virtual = 7948
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dries/Projects/Basys3/VGA_text/VGA_text.runs/synth_1/.Xil/Vivado-28452-Dries007-Arch/dcp/ClockDivider_in_context.xdc] for cell 'clock0'
Finished Parsing XDC File [/home/dries/Projects/Basys3/VGA_text/VGA_text.runs/synth_1/.Xil/Vivado-28452-Dries007-Arch/dcp/ClockDivider_in_context.xdc] for cell 'clock0'
Parsing XDC File [/home/dries/Projects/Basys3/VGA_text/VGA_text.runs/synth_1/.Xil/Vivado-28452-Dries007-Arch/dcp_2/FrameBuffer_in_context.xdc] for cell 'frameBuffer0'
Finished Parsing XDC File [/home/dries/Projects/Basys3/VGA_text/VGA_text.runs/synth_1/.Xil/Vivado-28452-Dries007-Arch/dcp_2/FrameBuffer_in_context.xdc] for cell 'frameBuffer0'
Parsing XDC File [/home/dries/Projects/Basys3/VGA_text/VGA_text.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc]
Finished Parsing XDC File [/home/dries/Projects/Basys3/VGA_text/VGA_text.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/dries/Projects/Basys3/VGA_text/VGA_text.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1292.156 ; gain = 0.000 ; free physical = 1350 ; free virtual = 7779
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context implementation of instance 'frameBuffer0' at clock pin 'clka' is different from the actual clock period '10.000', this can result in different implementation results.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28496 
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1292.156 ; gain = 461.488 ; free physical = 1340 ; free virtual = 7770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1292.156 ; gain = 461.488 ; free physical = 1340 ; free virtual = 7770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  /home/dries/Projects/Basys3/VGA_text/VGA_text.runs/synth_1/.Xil/Vivado-28452-Dries007-Arch/dcp/ClockDivider_in_context.xdc, line 4).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1292.156 ; gain = 461.488 ; free physical = 1340 ; free virtual = 7770
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "fb_out_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fb_out_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk1Hz" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1292.156 ; gain = 461.488 ; free physical = 1387 ; free virtual = 7819
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               14 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               14 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module Vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1292.164 ; gain = 461.496 ; free physical = 1384 ; free virtual = 7817
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "clk1Hz" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design top has unconnected port btnU
WARNING: [Synth 8-3331] design top has unconnected port btnL
WARNING: [Synth 8-3331] design top has unconnected port btnR
WARNING: [Synth 8-3331] design top has unconnected port btnD
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1292.164 ; gain = 461.496 ; free physical = 1324 ; free virtual = 7762
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1292.164 ; gain = 461.496 ; free physical = 1324 ; free virtual = 7762

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|top         | rom        | 2048x8        | LUT            | 
|top         | rom__1     | 32x7          | LUT            | 
|top         | rom        | 2048x8        | LUT            | 
|top         | rom__2     | 32x7          | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1292.164 ; gain = 461.496 ; free physical = 1321 ; free virtual = 7756
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1292.164 ; gain = 461.496 ; free physical = 1321 ; free virtual = 7756

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clock0/clk25MHz' to pin 'clock0/bbstub_clk25MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clock0/pixelClock' to pin 'clock0/bbstub_pixelClock/O'
INFO: Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1292.164 ; gain = 461.496 ; free physical = 1310 ; free virtual = 7748
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1294.156 ; gain = 463.488 ; free physical = 1287 ; free virtual = 7725
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1304.172 ; gain = 473.504 ; free physical = 1292 ; free virtual = 7733
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1304.172 ; gain = 473.504 ; free physical = 1292 ; free virtual = 7733

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1304.172 ; gain = 473.504 ; free physical = 1292 ; free virtual = 7733
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1304.172 ; gain = 473.504 ; free physical = 1264 ; free virtual = 7714
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1304.172 ; gain = 473.504 ; free physical = 1263 ; free virtual = 7713
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1304.172 ; gain = 473.504 ; free physical = 1256 ; free virtual = 7705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1304.172 ; gain = 473.504 ; free physical = 1256 ; free virtual = 7705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1304.172 ; gain = 473.504 ; free physical = 1244 ; free virtual = 7692
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1304.172 ; gain = 473.504 ; free physical = 1245 ; free virtual = 7691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ClockDivider  |         1|
|2     |FrameBuffer   |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |ClockDivider_bbox |     1|
|2     |FrameBuffer_bbox  |     1|
|3     |BUFG              |     1|
|4     |CARRY4            |    23|
|5     |LUT1              |    55|
|6     |LUT2              |    52|
|7     |LUT3              |    13|
|8     |LUT4              |    40|
|9     |LUT5              |    34|
|10    |LUT6              |   304|
|11    |MUXF7             |    91|
|12    |MUXF8             |     2|
|13    |FDRE              |   123|
|14    |IBUF              |     1|
|15    |OBUF              |    14|
+------+------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   763|
|2     |  vga0   |Vga    |   494|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1304.172 ; gain = 473.504 ; free physical = 1245 ; free virtual = 7691
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1304.172 ; gain = 90.391 ; free physical = 1252 ; free virtual = 7696
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1304.172 ; gain = 473.504 ; free physical = 1252 ; free virtual = 7696
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1304.172 ; gain = 402.172 ; free physical = 1286 ; free virtual = 7730
report_utilization: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1336.188 ; gain = 0.000 ; free physical = 1286 ; free virtual = 7730
INFO: [Common 17-206] Exiting Vivado at Thu Apr 14 01:42:30 2016...
