<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3622" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3622{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3622{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3622{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_3622{left:233px;bottom:1068px;letter-spacing:0.12px;word-spacing:0.02px;}
#t5_3622{left:329px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t6_3622{left:73px;bottom:1048px;letter-spacing:-0.16px;}
#t7_3622{left:204px;bottom:1048px;letter-spacing:-0.1px;word-spacing:-0.22px;}
#t8_3622{left:257px;bottom:1048px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t9_3622{left:419px;bottom:1048px;letter-spacing:-0.12px;word-spacing:0.05px;}
#ta_3622{left:73px;bottom:1025px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tb_3622{left:170px;bottom:1032px;}
#tc_3622{left:70px;bottom:153px;letter-spacing:-0.14px;}
#td_3622{left:69px;bottom:134px;letter-spacing:-0.11px;}
#te_3622{left:204px;bottom:1025px;letter-spacing:-0.14px;}
#tf_3622{left:257px;bottom:1025px;letter-spacing:-0.17px;}
#tg_3622{left:419px;bottom:1025px;letter-spacing:-0.12px;}
#th_3622{left:419px;bottom:1004px;letter-spacing:-0.12px;}
#ti_3622{left:419px;bottom:982px;}
#tj_3622{left:435px;bottom:982px;letter-spacing:-0.13px;}
#tk_3622{left:419px;bottom:967px;}
#tl_3622{left:435px;bottom:967px;letter-spacing:-0.11px;}
#tm_3622{left:73px;bottom:944px;letter-spacing:-0.11px;word-spacing:-0.14px;}
#tn_3622{left:204px;bottom:944px;letter-spacing:-0.12px;}
#to_3622{left:257px;bottom:944px;letter-spacing:-0.17px;}
#tp_3622{left:419px;bottom:944px;letter-spacing:-0.12px;}
#tq_3622{left:419px;bottom:923px;letter-spacing:-0.1px;}
#tr_3622{left:419px;bottom:901px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ts_3622{left:419px;bottom:880px;letter-spacing:-0.12px;}
#tt_3622{left:419px;bottom:859px;letter-spacing:-0.11px;word-spacing:-0.46px;}
#tu_3622{left:419px;bottom:837px;letter-spacing:-0.12px;}
#tv_3622{left:419px;bottom:816px;letter-spacing:-0.11px;}
#tw_3622{left:419px;bottom:794px;letter-spacing:-0.12px;}
#tx_3622{left:419px;bottom:773px;letter-spacing:-0.12px;}
#ty_3622{left:419px;bottom:752px;letter-spacing:-0.12px;}
#tz_3622{left:419px;bottom:730px;letter-spacing:-0.11px;}
#t10_3622{left:419px;bottom:709px;letter-spacing:-0.11px;}
#t11_3622{left:419px;bottom:687px;letter-spacing:-0.12px;}
#t12_3622{left:419px;bottom:666px;letter-spacing:-0.11px;}
#t13_3622{left:419px;bottom:645px;letter-spacing:-0.12px;}
#t14_3622{left:419px;bottom:623px;letter-spacing:-0.12px;}
#t15_3622{left:419px;bottom:602px;letter-spacing:-0.12px;}
#t16_3622{left:419px;bottom:580px;letter-spacing:-0.12px;}
#t17_3622{left:419px;bottom:559px;letter-spacing:-0.12px;}
#t18_3622{left:419px;bottom:538px;letter-spacing:-0.11px;}
#t19_3622{left:204px;bottom:515px;letter-spacing:-0.13px;}
#t1a_3622{left:257px;bottom:515px;letter-spacing:-0.15px;}
#t1b_3622{left:419px;bottom:515px;letter-spacing:-0.11px;}
#t1c_3622{left:419px;bottom:493px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1d_3622{left:419px;bottom:472px;letter-spacing:-0.11px;}
#t1e_3622{left:419px;bottom:451px;letter-spacing:-0.11px;}
#t1f_3622{left:419px;bottom:429px;letter-spacing:-0.1px;}
#t1g_3622{left:419px;bottom:408px;letter-spacing:-0.11px;}
#t1h_3622{left:419px;bottom:386px;letter-spacing:-0.11px;}
#t1i_3622{left:419px;bottom:365px;letter-spacing:-0.12px;}
#t1j_3622{left:419px;bottom:344px;letter-spacing:-0.11px;}
#t1k_3622{left:419px;bottom:327px;letter-spacing:-0.11px;word-spacing:-0.37px;}
#t1l_3622{left:419px;bottom:310px;letter-spacing:-0.11px;}
#t1m_3622{left:419px;bottom:289px;letter-spacing:-0.1px;}
#t1n_3622{left:419px;bottom:267px;letter-spacing:-0.11px;}
#t1o_3622{left:204px;bottom:244px;letter-spacing:-0.14px;}
#t1p_3622{left:257px;bottom:244px;letter-spacing:-0.15px;}
#t1q_3622{left:419px;bottom:244px;letter-spacing:-0.11px;}
#t1r_3622{left:204px;bottom:221px;letter-spacing:-0.13px;}
#t1s_3622{left:257px;bottom:221px;letter-spacing:-0.11px;}
#t1t_3622{left:419px;bottom:221px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1u_3622{left:73px;bottom:199px;letter-spacing:-0.11px;}
#t1v_3622{left:73px;bottom:182px;letter-spacing:-0.11px;}
#t1w_3622{left:177px;bottom:188px;}
#t1x_3622{left:204px;bottom:199px;letter-spacing:-0.14px;}

.s1_3622{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3622{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3622{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3622{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s5_3622{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s6_3622{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.s7_3622{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3622" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3622Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3622" style="-webkit-user-select: none;"><object width="935" height="1210" data="3622/3622.svg" type="image/svg+xml" id="pdf3622" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3622" class="t s1_3622">17-40 </span><span id="t2_3622" class="t s1_3622">Vol. 3B </span>
<span id="t3_3622" class="t s2_3622">INTERPRETING MACHINE CHECK ERROR CODES </span>
<span id="t4_3622" class="t s3_3622">Table 17-41. </span><span id="t5_3622" class="t s3_3622">Interconnect MC Error Codes for IA32_MC5_STATUS </span>
<span id="t6_3622" class="t s4_3622">Type </span><span id="t7_3622" class="t s4_3622">Bit No. </span><span id="t8_3622" class="t s4_3622">Bit Function </span><span id="t9_3622" class="t s4_3622">Bit Description </span>
<span id="ta_3622" class="t s5_3622">MCA Error Codes </span>
<span id="tb_3622" class="t s6_3622">1 </span>
<span id="tc_3622" class="t s7_3622">NOTES: </span>
<span id="td_3622" class="t s5_3622">1. These fields are architecturally defined. Refer to Chapter 16, “Machine-Check Architecture,” for more information. </span>
<span id="te_3622" class="t s5_3622">15:0 </span><span id="tf_3622" class="t s5_3622">MCACOD </span><span id="tg_3622" class="t s5_3622">Bus error format: 1PPTRRRRIILL </span>
<span id="th_3622" class="t s5_3622">The two supported compound error codes: </span>
<span id="ti_3622" class="t s5_3622">• </span><span id="tj_3622" class="t s5_3622">0x0C0F: Unsupported/Undefined Packet. </span>
<span id="tk_3622" class="t s5_3622">• </span><span id="tl_3622" class="t s5_3622">0x0E0F: For all other corrected and uncorrected errors. </span>
<span id="tm_3622" class="t s5_3622">Model Specific Errors </span><span id="tn_3622" class="t s5_3622">21:16 </span><span id="to_3622" class="t s5_3622">MSCOD </span><span id="tp_3622" class="t s5_3622">The encoding of Uncorrectable (UC) errors are: </span>
<span id="tq_3622" class="t s5_3622">00H: UC Phy Initialization Failure. </span>
<span id="tr_3622" class="t s5_3622">01H: UC Phy Detected Drift Buffer Alarm. </span>
<span id="ts_3622" class="t s5_3622">02H: UC Phy Detected Latency Buffer Rollover. </span>
<span id="tt_3622" class="t s5_3622">10H: UC LL Rx detected CRC error: unsuccessful LLR (entered Abort state). </span>
<span id="tu_3622" class="t s5_3622">11H: UC LL Rx Unsupported/Undefined packet. </span>
<span id="tv_3622" class="t s5_3622">12H: UC LL or Phy Control Error. </span>
<span id="tw_3622" class="t s5_3622">13H: UC LL Rx Parameter Exception. </span>
<span id="tx_3622" class="t s5_3622">15H: UC LL Rx SGX MAC Error. </span>
<span id="ty_3622" class="t s5_3622">1FH: UC LL Detected Control Error. </span>
<span id="tz_3622" class="t s5_3622">The encoding of correctable (COR) errors are: </span>
<span id="t10_3622" class="t s5_3622">20H: COR Phy Initialization Abort. </span>
<span id="t11_3622" class="t s5_3622">21H: COR Phy Inband Reset. </span>
<span id="t12_3622" class="t s5_3622">22H: COR Phy Lane failure, recovery in x8 width. </span>
<span id="t13_3622" class="t s5_3622">23H: COR Phy L0c error corrected without Phy reset. </span>
<span id="t14_3622" class="t s5_3622">24H: COR Phy L0c error triggering Phy reset. </span>
<span id="t15_3622" class="t s5_3622">25H: COR Phy L0p exit error corrected with reset. </span>
<span id="t16_3622" class="t s5_3622">30H: COR LL Rx detected CRC error: successful LLR without Phy Re-init. </span>
<span id="t17_3622" class="t s5_3622">31H: COR LL Rx detected CRC error: successful LLR with Phy Re-init. </span>
<span id="t18_3622" class="t s5_3622">All other values are reserved. </span>
<span id="t19_3622" class="t s5_3622">31:22 </span><span id="t1a_3622" class="t s5_3622">MSCOD_SPARE </span><span id="t1b_3622" class="t s5_3622">The definition below applies to MSCOD 12H (UC LL or Phy Control Errors). </span>
<span id="t1c_3622" class="t s5_3622">[Bit 22]: Phy Control Error. </span>
<span id="t1d_3622" class="t s5_3622">[Bit 23]: Unexpected Retry.Ack flit. </span>
<span id="t1e_3622" class="t s5_3622">[Bit 24]: Unexpected Retry.Req flit. </span>
<span id="t1f_3622" class="t s5_3622">[Bit 25]: RF parity error. </span>
<span id="t1g_3622" class="t s5_3622">[Bit 26]: Routeback Table error. </span>
<span id="t1h_3622" class="t s5_3622">[Bit 27]: Unexpected Tx Protocol flit (EOP, Header, or Data). </span>
<span id="t1i_3622" class="t s5_3622">[Bit 28]: Rx Header-or-Credit BGF credit overflow/underflow. </span>
<span id="t1j_3622" class="t s5_3622">[Bit 29]: Link Layer Reset still in progress when Phy enters L0 (Phy </span>
<span id="t1k_3622" class="t s5_3622">training should not be enabled until after LL reset is complete as indicated </span>
<span id="t1l_3622" class="t s5_3622">by KTILCL.LinkLayerReset going back to 0). </span>
<span id="t1m_3622" class="t s5_3622">[Bit 30]: Link Layer reset initiated while protocol traffic not idle. </span>
<span id="t1n_3622" class="t s5_3622">[Bit 31]: Link Layer Tx Parity Error. </span>
<span id="t1o_3622" class="t s5_3622">37:32 </span><span id="t1p_3622" class="t s5_3622">OTHER_INFO </span><span id="t1q_3622" class="t s5_3622">Other Info. </span>
<span id="t1r_3622" class="t s5_3622">56:38 </span><span id="t1s_3622" class="t s5_3622">Corrected Error Cnt </span><span id="t1t_3622" class="t s5_3622">See Chapter 16, “Machine-Check Architecture.” </span>
<span id="t1u_3622" class="t s5_3622">Status Register </span>
<span id="t1v_3622" class="t s5_3622">Validity Indicators </span>
<span id="t1w_3622" class="t s6_3622">1 </span>
<span id="t1x_3622" class="t s5_3622">63:57 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
