# Read HDL files
${READ_HDL}

# perform the synthesis
synth -flatten -top ${TOP_MODULE}
# perform LUT mapping
abc -lut 6
# remove unused cells and wires
opt_clean

# write synthesized verilog
write_verilog ${BENCHMARK_NAME}
# print stats
stat
