// Seed: 179795475
module module_0 (
    input logic id_0,
    output logic id_1,
    input id_2#(
        .id_7 (1),
        .id_8 (id_0),
        .id_9 (1'b0),
        .id_10(1 + 1)
    ),
    input id_3,
    output logic id_4,
    input id_5,
    output id_6
);
  logic id_11;
  type_16(
      id_2, 1, 1 < id_2
  );
  assign id_6[1-:1] = id_0;
  logic id_12;
endmodule
