[{"DBLP title": "Yosys+nextpnr: An Open Source Framework from Verilog to Bitstream for Commercial FPGAs.", "DBLP authors": ["David Shah", "Eddie Hung", "Clifford Wolf", "Serge Bazanski", "Dan Gisselquist", "Miodrag Milanovic"], "year": 2019, "doi": "https://doi.org/10.1109/FCCM.2019.00010", "OA papers": [{"PaperId": "https://openalex.org/W2951749218", "PaperTitle": "Yosys+nextpnr: An Open Source Framework from Verilog to Bitstream for Commercial FPGAs", "Year": 2019, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"Imperial College London": 1.0, "University of British Columbia": 1.0, "Psychoanalytical Association": 4.0}, "Authors": ["David Shah", "Eddie Hung", "Clifford Wolf", "Serge Bazanski", "Dan Gisselquist", "Miodrag Milanovic"]}]}, {"DBLP title": "EFCAD - An Embedded FPGA CAD Tool Flow for Enabling On-chip Self-Compilation.", "DBLP authors": ["Khoa Dang Pham", "Malte Vesper", "Dirk Koch", "Eddie Hung"], "year": 2019, "doi": "https://doi.org/10.1109/FCCM.2019.00011", "OA papers": [{"PaperId": "https://openalex.org/W2948541259", "PaperTitle": "EFCAD \u2014 An Embedded FPGA CAD Tool Flow for Enabling On-chip Self-Compilation", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Manchester": 3.0, "University of British Columbia": 1.0}, "Authors": ["Khoa Dang Pham", "Malte Vesper", "Dirk Koch", "Eddie Hung"]}]}, {"DBLP title": "Maverick: A Stand-Alone CAD Flow for Partially Reconfigurable FPGA Modules.", "DBLP authors": ["Dallon Glick", "Jesse Grigg", "Brent E. Nelson", "Michael J. Wirthlin"], "year": 2019, "doi": "https://doi.org/10.1109/FCCM.2019.00012", "OA papers": [{"PaperId": "https://openalex.org/W2950840654", "PaperTitle": "Maverick: A Stand-Alone CAD Flow for Partially Reconfigurable FPGA Modules", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Brigham Young University": 4.0}, "Authors": ["Dallon Glick", "Jesse Grigg", "Brent D. Nelson", "Michael Wirthlin"]}]}, {"DBLP title": "An Efficient Hardware Accelerator for Sparse Convolutional Neural Networks on FPGAs.", "DBLP authors": ["Liqiang Lu", "Jiaming Xie", "Ruirui Huang", "Jiansong Zhang", "Wei Lin", "Yun Liang"], "year": 2019, "doi": "https://doi.org/10.1109/FCCM.2019.00013", "OA papers": [{"PaperId": "https://openalex.org/W2949619037", "PaperTitle": "An Efficient Hardware Accelerator for Sparse Convolutional Neural Networks on FPGAs", "Year": 2019, "CitationCount": 63, "EstimatedCitation": 63, "Affiliations": {" Peking University": 3.0, "Alibaba Group (United States)": 3.0}, "Authors": ["Xi Gao", "Jiaming Xie", "Ruirui Huang", "Jiansong Zhang", "Wei Lin", "Yun Liang"]}]}, {"DBLP title": "LUTNet: Rethinking Inference in FPGA Soft Logic.", "DBLP authors": ["Erwei Wang", "James J. Davis", "Peter Y. K. Cheung", "George A. Constantinides"], "year": 2019, "doi": "https://doi.org/10.1109/FCCM.2019.00014", "OA papers": [{"PaperId": "https://openalex.org/W2951537853", "PaperTitle": "LUTNet: Rethinking Inference in FPGA Soft Logic", "Year": 2019, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Imperial College London": 4.0}, "Authors": ["Erwei Wang", "James Davis", "Peter Y. K. Cheung", "George A. Constantinides"]}]}, {"DBLP title": "PIR-DSP: An FPGA DSP Block Architecture for Multi-precision Deep Neural Networks.", "DBLP authors": ["Seyedramin Rasoulinezhad", "Hao Zhou", "Lingli Wang", "Philip H. W. Leong"], "year": 2019, "doi": "https://doi.org/10.1109/FCCM.2019.00015", "OA papers": [{"PaperId": "https://openalex.org/W2949275038", "PaperTitle": "PIR-DSP: An FPGA DSP Block Architecture for Multi-precision Deep Neural Networks", "Year": 2019, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"University of Sydney": 2.0, "Fudan University": 2.0}, "Authors": ["Seyedramin Rasoulinezhad", "Hao Zhou", "Lingli Wang", "Philip H. W. Leong"]}]}, {"DBLP title": "Towards Efficient Deep Neural Network Training by FPGA-Based Batch-Level Parallelism.", "DBLP authors": ["Cheng Luo", "Man-Kit Sit", "Hongxiang Fan", "Shuanglong Liu", "Wayne Luk", "Ce Guo"], "year": 2019, "doi": "https://doi.org/10.1109/FCCM.2019.00016", "OA papers": [{"PaperId": "https://openalex.org/W2949469598", "PaperTitle": "Towards Efficient Deep Neural Network Training by FPGA-Based Batch-Level Parallelism", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Fudan University": 1.0, "Imperial College London": 5.0}, "Authors": ["Cheng Luo", "Man-Kit Sit", "Hongxiang Fan", "Shuanglong Liu", "Wayne Luk", "Ce Guo"]}]}, {"DBLP title": "CRoute: A Fast High-Quality Timing-Driven Connection-Based FPGA Router.", "DBLP authors": ["Dries Vercruyce", "Elias Vansteenkiste", "Dirk Stroobandt"], "year": 2019, "doi": "https://doi.org/10.1109/FCCM.2019.00017", "OA papers": [{"PaperId": "https://openalex.org/W2950858046", "PaperTitle": "CRoute: A Fast High-Quality Timing-Driven Connection-Based FPGA Router", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Ghent University": 3.0}, "Authors": ["Dries Vercruyce", "Elias Vansteenkiste", "Dirk Stroobandt"]}]}, {"DBLP title": "RapidRoute: Fast Assembly of Communication Structures for FPGA Overlays.", "DBLP authors": ["Leo Liu", "Jay Weng", "Nachiket Kapre"], "year": 2019, "doi": "https://doi.org/10.1109/FCCM.2019.00018", "OA papers": [{"PaperId": "https://openalex.org/W2953004880", "PaperTitle": "RapidRoute: Fast Assembly of Communication Structures for FPGA Overlays", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Waterloo": 3.0}, "Authors": ["Leo Liu", "Jay Weng", "Nachiket Kapre"]}]}, {"DBLP title": "Generic Connectivity-Based CGRA Mapping via Integer Linear Programming.", "DBLP authors": ["Matthew J. P. Walker", "Jason Helge Anderson"], "year": 2019, "doi": "https://doi.org/10.1109/FCCM.2019.00019", "OA papers": [{"PaperId": "https://openalex.org/W2950973672", "PaperTitle": "Generic Connectivity-Based CGRA Mapping via Integer Linear Programming", "Year": 2019, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"University of Toronto": 2.0}, "Authors": ["Matthew C. Walker", "Jason H. Anderson"]}]}, {"DBLP title": "LAMDA: Learning-Assisted Multi-stage Autotuning for FPGA Design Closure.", "DBLP authors": ["Ecenur Ustun", "Shaojie Xiang", "Jinny Gui", "Cunxi Yu", "Zhiru Zhang"], "year": 2019, "doi": "https://doi.org/10.1109/FCCM.2019.00020", "OA papers": [{"PaperId": "https://openalex.org/W2948284853", "PaperTitle": "LAMDA: Learning-Assisted Multi-stage Autotuning for FPGA Design Closure", "Year": 2019, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Cornell University": 5.0}, "Authors": ["Ecenur Ustun", "Shaojie Xiang", "Jinny Gui", "Cunxi Yu", "Zhiru Zhang"]}]}, {"DBLP title": "Memory Mapping for Multi-die FPGAs.", "DBLP authors": ["Nils Voss", "Pablo Quintana", "Oskar Mencer", "Wayne Luk", "Georgi Gaydadjiev"], "year": 2019, "doi": "https://doi.org/10.1109/FCCM.2019.00021", "OA papers": [{"PaperId": "https://openalex.org/W2951082499", "PaperTitle": "Memory Mapping for Multi-die FPGAs", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Maxeler Technologies (United Kingdom)": 4.0, "Imperial College London": 1.0}, "Authors": ["Nils Voss", "Pablo Quintana", "Oskar Mencer", "Wayne Luk", "Georgi Gaydadjiev"]}]}, {"DBLP title": "Impact of FPGA Architecture on Area and Performance of CGRA Overlays.", "DBLP authors": ["Ian Taras", "Jason Helge Anderson"], "year": 2019, "doi": "https://doi.org/10.1109/FCCM.2019.00022", "OA papers": [{"PaperId": "https://openalex.org/W2950765666", "PaperTitle": "Impact of FPGA Architecture on Area and Performance of CGRA Overlays", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Toronto": 2.0}, "Authors": ["Ian Taras", "Jason H. Anderson"]}]}, {"DBLP title": "An FPGA-Based BWT Accelerator for Bzip2 Data Compression.", "DBLP authors": ["Weikang Qiao", "Zhenman Fang", "Mau-Chung Frank Chang", "Jason Cong"], "year": 2019, "doi": "https://doi.org/10.1109/FCCM.2019.00023", "OA papers": [{"PaperId": "https://openalex.org/W2952676138", "PaperTitle": "An FPGA-Based BWT Accelerator for Bzip2 Data Compression", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"UCLA": 3.0, "Simon Fraser University": 1.0}, "Authors": ["Weikang Qiao", "Zhenman Fang", "Mau-Chung Frank Chang", "Jason Cong"]}]}, {"DBLP title": "\u03c0-BA: Bundle Adjustment Acceleration on Embedded FPGAs with Co-observation Optimization.", "DBLP authors": ["Shuzhen Qin", "Qiang Liu", "Bo Yu", "Shaoshan Liu"], "year": 2019, "doi": "https://doi.org/10.1109/FCCM.2019.00024", "OA papers": [{"PaperId": "https://openalex.org/W2947305093", "PaperTitle": "\u03c0-BA: Bundle Adjustment Acceleration on Embedded FPGAs with Co-observation Optimization", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Tianjin University": 2.0, "PerceptIn": 2.0}, "Authors": ["Shuzhen Qin", "Qiang Liu", "Bo Yu", "Shaoshan Liu"]}]}, {"DBLP title": "Deep Packet Inspection in FPGAs via Approximate Nondeterministic Automata.", "DBLP authors": ["Milan Ceska", "Vojtech Havlena", "Luk\u00e1s Hol\u00edk", "Jan Korenek", "Ondrej Leng\u00e1l", "Denis Matousek", "Jir\u00ed Matousek", "Jakub Semric", "Tom\u00e1s Vojnar"], "year": 2019, "doi": "https://doi.org/10.1109/FCCM.2019.00025", "OA papers": [{"PaperId": "https://openalex.org/W2949869837", "PaperTitle": "Deep Packet Inspection in FPGAs via Approximate Nondeterministic Automata", "Year": 2019, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Brno University of Technology": 9.0}, "Authors": ["Milan \u010ce\u0161ka", "Vojtech Havlena", "Luk\u00e1\u0161 Hol\u00edk", "Jan Korenek", "Ondrej Leng\u00e1l", "Denis Matousek", "Jir\u00ed Matousek", "Jakub Semric", "Tom\u00e1\u0161 Vojnar"]}]}, {"DBLP title": "Active Stereo Vision with High Resolution on an FPGA.", "DBLP authors": ["Marc Pfeifer", "Philipp M. Scholl", "Rainer Voigt", "Bernd Becker"], "year": 2019, "doi": "https://doi.org/10.1109/FCCM.2019.00026", "OA papers": [{"PaperId": "https://openalex.org/W2953178138", "PaperTitle": "Active Stereo Vision with High Resolution on an FPGA", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Freiburg": 3.0, "Ensenso GmbH": 1.0}, "Authors": ["Marc Pfeifer", "Philipp M. Scholl", "Rainer Voigt", "Bernd Becker"]}]}, {"DBLP title": "Hardware Acceleration of Long Read Pairwise Overlapping in Genome Sequencing: A Race Between FPGA and GPU.", "DBLP authors": ["Licheng Guo", "Jason Lau", "Zhenyuan Ruan", "Peng Wei", "Jason Cong"], "year": 2019, "doi": "https://doi.org/10.1109/FCCM.2019.00027", "OA papers": [{"PaperId": "https://openalex.org/W2950629094", "PaperTitle": "Hardware Acceleration of Long Read Pairwise Overlapping in Genome Sequencing: A Race Between FPGA and GPU", "Year": 2019, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"University of California, Los Angeles": 5.0}, "Authors": ["Licheng Guo", "Jason Lau", "Zhenyuan Ruan", "Peng Wei", "Jason Cong"]}]}, {"DBLP title": "Processor Assisted Worklist Scheduling for FPGA Accelerated Graph Processing on a Shared-Memory Platform.", "DBLP authors": ["Yu Wang", "James C. Hoe", "Eriko Nurvitadhi"], "year": 2019, "doi": "https://doi.org/10.1109/FCCM.2019.00028", "OA papers": [{"PaperId": "https://openalex.org/W2951591319", "PaperTitle": "Processor Assisted Worklist Scheduling for FPGA Accelerated Graph Processing on a Shared-Memory Platform", "Year": 2019, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Carnegie Mellon University": 2.0, "Intel (United States)": 1.0}, "Authors": ["Yu Wang", "James C. Hoe", "Eriko Nurvitadhi"]}]}, {"DBLP title": "MEG: A RISCV-Based System Simulation Infrastructure for Exploring Memory Optimization Using FPGAs and Hybrid Memory Cube.", "DBLP authors": ["Jialiang Zhang", "Yang Liu", "Gaurav Jain", "Yue Zha", "Jonathan Ta", "Jing Li"], "year": 2019, "doi": "https://doi.org/10.1109/FCCM.2019.00029", "OA papers": [{"PaperId": "https://openalex.org/W2952898344", "PaperTitle": "MEG: A RISCV-Based System Simulation Infrastructure for Exploring Memory Optimization Using FPGAs and Hybrid Memory Cube", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Wisconsin\u2013Madison": 6.0}, "Authors": ["Jialiang Zhang", "Yang Liu", "Gaurav Jain", "Yue Zha", "Jonathan Ta", "Jing Li"]}]}, {"DBLP title": "Enhancing Butterfly Fat Tree NoCs for FPGAs with Lightweight Flow Control.", "DBLP authors": ["Gurshaant Singh Malik", "Nachiket Kapre"], "year": 2019, "doi": "https://doi.org/10.1109/FCCM.2019.00030", "OA papers": [{"PaperId": "https://openalex.org/W2952675288", "PaperTitle": "Enhancing Butterfly Fat Tree NoCs for FPGAs with Lightweight Flow Control", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Waterloo": 2.0}, "Authors": ["Gurshaant Singh Malik", "Nachiket Kapre"]}]}, {"DBLP title": "SimAcc: A Configurable Cycle-Accurate Simulator for Customized Accelerators on CPU-FPGAs SoCs.", "DBLP authors": ["Konstantinos Iordanou", "Oscar Palomar", "John Mawer", "Cosmin Gorgovan", "Andy Nisbet", "Mikel Luj\u00e1n"], "year": 2019, "doi": "https://doi.org/10.1109/FCCM.2019.00031", "OA papers": [{"PaperId": "https://openalex.org/W2950963990", "PaperTitle": "SimAcc: A Configurable Cycle-Accurate Simulator for Customized Accelerators on CPU-FPGAs SoCs", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Manchester": 6.0}, "Authors": ["Konstantinos Iordanou", "Oscar Palomar", "John Mawer", "Cosmin Gorgovan", "Andy Nisbet", "Mikel Luj\u00e1n"]}]}, {"DBLP title": "Towards Efficient and Scalable Acceleration of Online Decision Tree Learning on FPGA.", "DBLP authors": ["Zhe Lin", "Sharad Sinha", "Wei Zhang"], "year": 2019, "doi": "https://doi.org/10.1109/FCCM.2019.00032", "OA papers": [{"PaperId": "https://openalex.org/W3101746700", "PaperTitle": "Towards Efficient and Scalable Acceleration of Online Decision Tree Learning on FPGA", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Hong Kong University of Science and Technology": 2.0, "Indian Institute of Technology Goa": 1.0}, "Authors": ["Zhe Lin", "Sharad Sinha", "Wei Zhang"]}]}, {"DBLP title": "T2S-Tensor: Productively Generating High-Performance Spatial Hardware for Dense Tensor Computations.", "DBLP authors": ["Nitish Kumar Srivastava", "Hongbo Rong", "Prithayan Barua", "Guanyu Feng", "Huanqi Cao", "Zhiru Zhang", "David H. Albonesi", "Vivek Sarkar", "Wenguang Chen", "Paul Petersen", "Geoff Lowney", "Adam Herr", "Christopher J. Hughes", "Timothy G. Mattson", "Pradeep Dubey"], "year": 2019, "doi": "https://doi.org/10.1109/FCCM.2019.00033", "OA papers": [{"PaperId": "https://openalex.org/W2950001020", "PaperTitle": "T2S-Tensor: Productively Generating High-Performance Spatial Hardware for Dense Tensor Computations", "Year": 2019, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Cornell University": 3.0, "Intel (United States)": 7.0, "Georgia Institute of Technology": 2.0, "Tsinghua University": 3.0}, "Authors": ["Nitish Srivastava", "Hongbo Rong", "Prithayan Barua", "Guanyu Feng", "Huanqi Cao", "Zhiru Zhang", "David H. Albonesi", "Vivek Sarkar", "Wenguang Chen", "Paul Michael Petersen", "Geoff Lowney", "Adam W. Herr", "Christopher C.W. Hughes", "Timothy G. Mattson", "Pradeep Dubey"]}]}, {"DBLP title": "SparseHD: Algorithm-Hardware Co-optimization for Efficient High-Dimensional Computing.", "DBLP authors": ["Mohsen Imani", "Sahand Salamat", "Behnam Khaleghi", "Mohammad Samragh", "Farinaz Koushanfar", "Tajana Rosing"], "year": 2019, "doi": "https://doi.org/10.1109/FCCM.2019.00034", "OA papers": [{"PaperId": "https://openalex.org/W2951498229", "PaperTitle": "SparseHD: Algorithm-Hardware Co-optimization for Efficient High-Dimensional Computing", "Year": 2019, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"University of California\u2014San Diego": 6.0}, "Authors": ["Mohsen Imani", "Sahand Salamat", "Behnam Khaleghi", "Mohammad Samragh", "Farinaz Koushanfar", "Tajana Rosing"]}]}, {"DBLP title": "Why Compete When You Can Work Together: FPGA-ASIC Integration for Persistent RNNs.", "DBLP authors": ["Eriko Nurvitadhi", "Dongup Kwon", "Ali Jafari", "Andrew Boutros", "Jaewoong Sim", "Phillip Tomson", "Huseyin Sumbul", "Gregory K. Chen", "Phil V. Knag", "Raghavan Kumar", "Ram Krishnamurthy", "Sergey Gribok", "Bogdan Pasca", "Martin Langhammer", "Debbie Marr", "Aravind Dasu"], "year": 2019, "doi": "https://doi.org/10.1109/FCCM.2019.00035", "OA papers": [{"PaperId": "https://openalex.org/W2950533501", "PaperTitle": "Why Compete When You Can Work Together: FPGA-ASIC Integration for Persistent RNNs", "Year": 2019, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"INTEL Corporation#TAB#": 16.0}, "Authors": ["Eriko Nurvitadhi", "Dongup Kwon", "Ali Jafari", "Andrew Boutros", "Jaewoong Sim", "Phillip Tomson", "H. Ekin Sumbul", "Gregory K. Chen", "Knag Phil", "Raghavan Kumar", "Ram Krishnamurthy", "Sergey Gribok", "Bogdan Pasca", "Martin Langhammer", "Debbie Marr", "Aravind Dasu"]}]}, {"DBLP title": "Design Patterns for Code Reuse in HLS Packet Processing Pipelines.", "DBLP authors": ["Haggai Eran", "Lior Zeno", "Zsolt Istv\u00e1n", "Mark Silberstein"], "year": 2019, "doi": "https://doi.org/10.1109/FCCM.2019.00036", "OA papers": [{"PaperId": "https://openalex.org/W2952724890", "PaperTitle": "Design Patterns for Code Reuse in HLS Packet Processing Pipelines", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Mellanox Technologies (Israel)": 1.0, "Technion \u2013 Israel Institute of Technology": 2.0, "IMDEA Software": 1.0}, "Authors": ["Haggai Eran", "Lior Zeno", "Zsolt Istv\u00e1n", "Mark Silberstein"]}]}, {"DBLP title": "Module-per-Object: A Human-Driven Methodology for C++-Based High-Level Synthesis Design.", "DBLP authors": ["Jeferson Santiago da Silva", "Fran\u00e7ois-Raymond Boyer", "J. M. Pierre Langlois"], "year": 2019, "doi": "https://doi.org/10.1109/FCCM.2019.00037", "OA papers": [{"PaperId": "https://openalex.org/W2925360983", "PaperTitle": "Module-per-Object: A Human-Driven Methodology for C++-Based High-Level Synthesis Design", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Polytechnique Montr\u00e9al": 3.0}, "Authors": ["Jeferson G. Da Silva", "Francois-Raymond Boyer", "J. M. Pierre Langlois"]}]}, {"DBLP title": "Templatised Soft Floating-Point for High-Level Synthesis.", "DBLP authors": ["David B. Thomas"], "year": 2019, "doi": "https://doi.org/10.1109/FCCM.2019.00038", "OA papers": [{"PaperId": "https://openalex.org/W2949543509", "PaperTitle": "Templatised Soft Floating-Point for High-Level Synthesis", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Imperial College London": 1.0}, "Authors": ["David Thomas"]}]}, {"DBLP title": "Exploiting Irregular Memory Parallelism in Quasi-Stencils through Nonlinear Transformation.", "DBLP authors": ["Juan Escobedo", "Mingjie Lin"], "year": 2019, "doi": "https://doi.org/10.1109/FCCM.2019.00039", "OA papers": [{"PaperId": "https://openalex.org/W2952972468", "PaperTitle": "Exploiting Irregular Memory Parallelism in Quasi-Stencils through Nonlinear Transformation", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Central Florida": 2.0}, "Authors": ["Juan P. Escobedo", "Mingjie Lin"]}]}, {"DBLP title": "FP-AMR: A Reconfigurable Fabric Framework for Adaptive Mesh Refinement Applications.", "DBLP authors": ["Tianqi Wang", "Tong Geng", "Xi Jin", "Martin C. Herbordt"], "year": 2019, "doi": "https://doi.org/10.1109/FCCM.2019.00040", "OA papers": [{"PaperId": "https://openalex.org/W2949220810", "PaperTitle": "FP-AMR: A Reconfigurable Fabric Framework for Adaptive Mesh Refinement Applications", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Univ. of Sci. and Tech. of China": 2.0, "Boston University": 2.0}, "Authors": ["Tianqi Wang", "Tong Geng", "Xi Jin", "Martin C. Herbordt"]}]}, {"DBLP title": "Compressed Sensing MRI Reconstruction on Intel HARPv2.", "DBLP authors": ["Yushan Su", "Michael Anderson", "Jonathan I. Tamir", "Michael Lustig", "Kai Li"], "year": 2019, "doi": "https://doi.org/10.1109/FCCM.2019.00041", "OA papers": [{"PaperId": "https://openalex.org/W2952501651", "PaperTitle": "Compressed Sensing MRI Reconstruction on Intel HARPv2", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Princeton University": 2.0, "Intel (United States)": 1.0, "University of California, Berkeley": 2.0}, "Authors": ["Yushan Su", "Michael W. Anderson", "Jonathan I. Tamir", "Michael Lustig", "Kai Li"]}]}, {"DBLP title": "GhostSZ: A Transparent FPGA-Accelerated Lossy Compression Framework.", "DBLP authors": ["Qingqing Xiong", "Rushi Patel", "Chen Yang", "Tong Geng", "Anthony Skjellum", "Martin C. Herbordt"], "year": 2019, "doi": "https://doi.org/10.1109/FCCM.2019.00042", "OA papers": [{"PaperId": "https://openalex.org/W2952966507", "PaperTitle": "GhostSZ: A Transparent FPGA-Accelerated Lossy Compression Framework", "Year": 2019, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Boston University": 5.0, "University of Tennessee at Chattanooga": 1.0}, "Authors": ["Qingqing Xiong", "Rushi Patel", "Chen Yang", "Tong Geng", "Anthony Skjellum", "Martin C. Herbordt"]}]}, {"DBLP title": "Efficient Hardware Acceleration for Design Diversity Calculation to Mitigate Common Mode Failures.", "DBLP authors": ["Maheshwaran Ramesh Babu", "Farah Naz Taher", "Anjana Balachandran", "Benjamin Carri\u00f3n Sch\u00e4fer"], "year": 2019, "doi": "https://doi.org/10.1109/FCCM.2019.00043", "OA papers": [{"PaperId": "https://openalex.org/W2953362289", "PaperTitle": "Efficient Hardware Acceleration for Design Diversity Calculation to Mitigate Common Mode Failures", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"The University of Texas at Dallas": 3.0, "Hong Kong Polytechnic University": 1.0}, "Authors": ["Maheshwaran Ramesh Babu", "Farah Naz Taher", "Anjana Balachandran", "Benjamin W. Schafer"]}]}, {"DBLP title": "Fast Voltage Transients on FPGAs: Impact and Mitigation Strategies.", "DBLP authors": ["Linda L. Shen", "Ibrahim Ahmed", "Vaughn Betz"], "year": 2019, "doi": "https://doi.org/10.1109/FCCM.2019.00044", "OA papers": [{"PaperId": "https://openalex.org/W2952430583", "PaperTitle": "Fast Voltage Transients on FPGAs: Impact and Mitigation Strategies", "Year": 2019, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Toronto": 3.0}, "Authors": ["Linda L. Shen", "Ibrahim Ahmed", "Vaughn Betz"]}]}, {"DBLP title": "FASE: FPGA Acceleration of Secure Function Evaluation.", "DBLP authors": ["Siam U. Hussain", "Farinaz Koushanfar"], "year": 2019, "doi": "https://doi.org/10.1109/FCCM.2019.00045", "OA papers": [{"PaperId": "https://openalex.org/W2951369070", "PaperTitle": "FASE: FPGA Acceleration of Secure Function Evaluation", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of California, San Diego": 2.0}, "Authors": ["Siam U. Hussain", "Farinaz Koushanfar"]}]}, {"DBLP title": "Rethinking Integer Divider Design for FPGA-Based Soft-Processors.", "DBLP authors": ["Eric Matthews", "Alec Lu", "Zhenman Fang", "Lesley Shannon"], "year": 2019, "doi": "https://doi.org/10.1109/FCCM.2019.00046", "OA papers": [{"PaperId": "https://openalex.org/W2952102246", "PaperTitle": "Rethinking Integer Divider Design for FPGA-Based Soft-Processors", "Year": 2019, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Simon Fraser University": 4.0}, "Authors": ["Eric Matthews", "Alec Lu", "Zhenman Fang", "Lesley Shannon"]}]}, {"DBLP title": "High Precision, High Performance FPGA Adders.", "DBLP authors": ["Martin Langhammer", "Bogdan Pasca", "Gregg Baeckler"], "year": 2019, "doi": "https://doi.org/10.1109/FCCM.2019.00047", "OA papers": [{"PaperId": "https://openalex.org/W2951989312", "PaperTitle": "High Precision, High Performance FPGA Adders", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"INTEL Corporation#TAB#": 3.0}, "Authors": ["Martin Langhammer", "Bogdan Pasca", "Gregg William Baeckler"]}]}]