Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Mar  6 23:43:34 2025
| Host         : Suriya running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ssd_timing_summary_routed.rpt -pb ssd_timing_summary_routed.pb -rpx ssd_timing_summary_routed.rpx -warn_on_violation
| Design       : ssd
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     17          
TIMING-18  Warning           Missing input or output delay   1           
TIMING-20  Warning           Non-clocked latch               7           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (101)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (49)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (101)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: c0/clk_100out_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: c1/clk_1out_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: count_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: count_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: time_data/min_ones_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: time_data/min_ones_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: time_data/min_ones_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: time_data/min_tens_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: time_data/min_tens_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: time_data/sec_ones_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: time_data/sec_ones_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: time_data/sec_ones_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: time_data/sec_tens_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: time_data/sec_tens_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (49)
-------------------------------------------------
 There are 49 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.851        0.000                      0                   47        0.289        0.000                      0                   47        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.851        0.000                      0                   47        0.289        0.000                      0                   47        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.851ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.289ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.851ns  (required time - arrival time)
  Source:                 c1/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.117ns  (logic 0.966ns (23.462%)  route 3.151ns (76.538%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.624     5.145    c1/CLK
    SLICE_X59Y20         FDCE                                         r  c1/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDCE (Prop_fdce_C_Q)         0.419     5.564 r  c1/count_reg[9]/Q
                         net (fo=2, routed)           1.296     6.860    c1/count_reg_n_0_[9]
    SLICE_X59Y20         LUT4 (Prop_lut4_I1_O)        0.299     7.159 r  c1/count[26]_i_7/O
                         net (fo=1, routed)           0.290     7.449    c1/count[26]_i_7_n_0
    SLICE_X59Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.573 r  c1/count[26]_i_3/O
                         net (fo=27, routed)          1.566     9.139    c1/count[26]_i_3_n_0
    SLICE_X59Y23         LUT4 (Prop_lut4_I1_O)        0.124     9.263 r  c1/count[25]_i_1/O
                         net (fo=1, routed)           0.000     9.263    c1/count[25]
    SLICE_X59Y23         FDCE                                         r  c1/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.503    14.844    c1/CLK
    SLICE_X59Y23         FDCE                                         r  c1/count_reg[25]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X59Y23         FDCE (Setup_fdce_C_D)        0.031    15.114    c1/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -9.263    
  -------------------------------------------------------------------
                         slack                                  5.851    

Slack (MET) :             5.865ns  (required time - arrival time)
  Source:                 c1/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.147ns  (logic 0.996ns (24.015%)  route 3.151ns (75.985%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.624     5.145    c1/CLK
    SLICE_X59Y20         FDCE                                         r  c1/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDCE (Prop_fdce_C_Q)         0.419     5.564 r  c1/count_reg[9]/Q
                         net (fo=2, routed)           1.296     6.860    c1/count_reg_n_0_[9]
    SLICE_X59Y20         LUT4 (Prop_lut4_I1_O)        0.299     7.159 r  c1/count[26]_i_7/O
                         net (fo=1, routed)           0.290     7.449    c1/count[26]_i_7_n_0
    SLICE_X59Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.573 r  c1/count[26]_i_3/O
                         net (fo=27, routed)          1.566     9.139    c1/count[26]_i_3_n_0
    SLICE_X59Y23         LUT4 (Prop_lut4_I1_O)        0.154     9.293 r  c1/count[26]_i_1/O
                         net (fo=1, routed)           0.000     9.293    c1/count[26]
    SLICE_X59Y23         FDCE                                         r  c1/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.503    14.844    c1/CLK
    SLICE_X59Y23         FDCE                                         r  c1/count_reg[26]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X59Y23         FDCE (Setup_fdce_C_D)        0.075    15.158    c1/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                          -9.293    
  -------------------------------------------------------------------
                         slack                                  5.865    

Slack (MET) :             5.871ns  (required time - arrival time)
  Source:                 c1/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 2.223ns (54.274%)  route 1.873ns (45.726%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.626     5.147    c1/CLK
    SLICE_X59Y18         FDCE                                         r  c1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  c1/count_reg[2]/Q
                         net (fo=2, routed)           0.774     6.378    c1/count_reg_n_0_[2]
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.052 r  c1/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.052    c1/count0_carry_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  c1/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.166    c1/count0_carry__0_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  c1/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.280    c1/count0_carry__1_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  c1/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.394    c1/count0_carry__2_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  c1/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.508    c1/count0_carry__3_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.842 r  c1/count0_carry__4/O[1]
                         net (fo=1, routed)           1.099     8.940    c1/count0_carry__4_n_6
    SLICE_X59Y23         LUT4 (Prop_lut4_I3_O)        0.303     9.243 r  c1/count[22]_i_1/O
                         net (fo=1, routed)           0.000     9.243    c1/count[22]
    SLICE_X59Y23         FDCE                                         r  c1/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.503    14.844    c1/CLK
    SLICE_X59Y23         FDCE                                         r  c1/count_reg[22]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X59Y23         FDCE (Setup_fdce_C_D)        0.031    15.114    c1/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -9.243    
  -------------------------------------------------------------------
                         slack                                  5.871    

Slack (MET) :             5.913ns  (required time - arrival time)
  Source:                 c1/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 0.966ns (23.536%)  route 3.138ns (76.464%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.624     5.145    c1/CLK
    SLICE_X59Y20         FDCE                                         r  c1/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDCE (Prop_fdce_C_Q)         0.419     5.564 r  c1/count_reg[9]/Q
                         net (fo=2, routed)           1.296     6.860    c1/count_reg_n_0_[9]
    SLICE_X59Y20         LUT4 (Prop_lut4_I1_O)        0.299     7.159 r  c1/count[26]_i_7/O
                         net (fo=1, routed)           0.290     7.449    c1/count[26]_i_7_n_0
    SLICE_X59Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.573 r  c1/count[26]_i_3/O
                         net (fo=27, routed)          1.553     9.126    c1/count[26]_i_3_n_0
    SLICE_X60Y21         LUT4 (Prop_lut4_I1_O)        0.124     9.250 r  c1/count[10]_i_1/O
                         net (fo=1, routed)           0.000     9.250    c1/count[10]
    SLICE_X60Y21         FDCE                                         r  c1/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.506    14.847    c1/CLK
    SLICE_X60Y21         FDCE                                         r  c1/count_reg[10]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y21         FDCE (Setup_fdce_C_D)        0.077    15.163    c1/count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -9.250    
  -------------------------------------------------------------------
                         slack                                  5.913    

Slack (MET) :             5.928ns  (required time - arrival time)
  Source:                 c1/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 0.992ns (24.018%)  route 3.138ns (75.982%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.624     5.145    c1/CLK
    SLICE_X59Y20         FDCE                                         r  c1/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDCE (Prop_fdce_C_Q)         0.419     5.564 r  c1/count_reg[9]/Q
                         net (fo=2, routed)           1.296     6.860    c1/count_reg_n_0_[9]
    SLICE_X59Y20         LUT4 (Prop_lut4_I1_O)        0.299     7.159 r  c1/count[26]_i_7/O
                         net (fo=1, routed)           0.290     7.449    c1/count[26]_i_7_n_0
    SLICE_X59Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.573 r  c1/count[26]_i_3/O
                         net (fo=27, routed)          1.553     9.126    c1/count[26]_i_3_n_0
    SLICE_X60Y21         LUT4 (Prop_lut4_I1_O)        0.150     9.276 r  c1/count[12]_i_1/O
                         net (fo=1, routed)           0.000     9.276    c1/count[12]
    SLICE_X60Y21         FDCE                                         r  c1/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.506    14.847    c1/CLK
    SLICE_X60Y21         FDCE                                         r  c1/count_reg[12]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y21         FDCE (Setup_fdce_C_D)        0.118    15.204    c1/count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -9.276    
  -------------------------------------------------------------------
                         slack                                  5.928    

Slack (MET) :             5.929ns  (required time - arrival time)
  Source:                 c1/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 1.993ns (49.367%)  route 2.044ns (50.633%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.626     5.147    c1/CLK
    SLICE_X59Y18         FDCE                                         r  c1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  c1/count_reg[2]/Q
                         net (fo=2, routed)           0.774     6.378    c1/count_reg_n_0_[2]
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.052 r  c1/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.052    c1/count0_carry_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  c1/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.166    c1/count0_carry__0_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  c1/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.280    c1/count0_carry__1_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  c1/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.394    c1/count0_carry__2_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.616 r  c1/count0_carry__3/O[0]
                         net (fo=1, routed)           1.270     8.885    c1/count0_carry__3_n_7
    SLICE_X59Y22         LUT4 (Prop_lut4_I3_O)        0.299     9.184 r  c1/count[17]_i_1/O
                         net (fo=1, routed)           0.000     9.184    c1/count[17]
    SLICE_X59Y22         FDCE                                         r  c1/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.504    14.845    c1/CLK
    SLICE_X59Y22         FDCE                                         r  c1/count_reg[17]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X59Y22         FDCE (Setup_fdce_C_D)        0.029    15.113    c1/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                  5.929    

Slack (MET) :             6.035ns  (required time - arrival time)
  Source:                 c1/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 0.994ns (24.992%)  route 2.983ns (75.008%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.624     5.145    c1/CLK
    SLICE_X59Y20         FDCE                                         r  c1/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDCE (Prop_fdce_C_Q)         0.419     5.564 r  c1/count_reg[9]/Q
                         net (fo=2, routed)           1.296     6.860    c1/count_reg_n_0_[9]
    SLICE_X59Y20         LUT4 (Prop_lut4_I1_O)        0.299     7.159 r  c1/count[26]_i_7/O
                         net (fo=1, routed)           0.290     7.449    c1/count[26]_i_7_n_0
    SLICE_X59Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.573 r  c1/count[26]_i_3/O
                         net (fo=27, routed)          1.398     8.971    c1/count[26]_i_3_n_0
    SLICE_X59Y23         LUT4 (Prop_lut4_I1_O)        0.152     9.123 r  c1/count[24]_i_1/O
                         net (fo=1, routed)           0.000     9.123    c1/count[24]
    SLICE_X59Y23         FDCE                                         r  c1/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.503    14.844    c1/CLK
    SLICE_X59Y23         FDCE                                         r  c1/count_reg[24]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X59Y23         FDCE (Setup_fdce_C_D)        0.075    15.158    c1/count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                          -9.123    
  -------------------------------------------------------------------
                         slack                                  6.035    

Slack (MET) :             6.045ns  (required time - arrival time)
  Source:                 c1/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.923ns  (logic 1.879ns (47.895%)  route 2.044ns (52.105%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.626     5.147    c1/CLK
    SLICE_X59Y18         FDCE                                         r  c1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  c1/count_reg[2]/Q
                         net (fo=2, routed)           0.774     6.378    c1/count_reg_n_0_[2]
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.052 r  c1/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.052    c1/count0_carry_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  c1/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.166    c1/count0_carry__0_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  c1/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.280    c1/count0_carry__1_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.502 r  c1/count0_carry__2/O[0]
                         net (fo=1, routed)           1.270     8.771    c1/count0_carry__2_n_7
    SLICE_X59Y21         LUT4 (Prop_lut4_I3_O)        0.299     9.070 r  c1/count[13]_i_1/O
                         net (fo=1, routed)           0.000     9.070    c1/count[13]
    SLICE_X59Y21         FDCE                                         r  c1/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.506    14.847    c1/CLK
    SLICE_X59Y21         FDCE                                         r  c1/count_reg[13]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X59Y21         FDCE (Setup_fdce_C_D)        0.029    15.115    c1/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -9.070    
  -------------------------------------------------------------------
                         slack                                  6.045    

Slack (MET) :             6.060ns  (required time - arrival time)
  Source:                 c1/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 2.041ns (51.644%)  route 1.911ns (48.356%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.626     5.147    c1/CLK
    SLICE_X59Y18         FDCE                                         r  c1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  c1/count_reg[2]/Q
                         net (fo=2, routed)           0.774     6.378    c1/count_reg_n_0_[2]
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.052 r  c1/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.052    c1/count0_carry_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  c1/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.166    c1/count0_carry__0_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  c1/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.280    c1/count0_carry__1_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  c1/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.394    c1/count0_carry__2_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.633 r  c1/count0_carry__3/O[2]
                         net (fo=1, routed)           1.137     8.769    c1/count0_carry__3_n_5
    SLICE_X59Y22         LUT4 (Prop_lut4_I3_O)        0.330     9.099 r  c1/count[19]_i_1/O
                         net (fo=1, routed)           0.000     9.099    c1/count[19]
    SLICE_X59Y22         FDCE                                         r  c1/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.504    14.845    c1/CLK
    SLICE_X59Y22         FDCE                                         r  c1/count_reg[19]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X59Y22         FDCE (Setup_fdce_C_D)        0.075    15.159    c1/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -9.099    
  -------------------------------------------------------------------
                         slack                                  6.060    

Slack (MET) :             6.102ns  (required time - arrival time)
  Source:                 c1/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.868ns  (logic 1.995ns (51.579%)  route 1.873ns (48.421%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.626     5.147    c1/CLK
    SLICE_X59Y18         FDCE                                         r  c1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  c1/count_reg[2]/Q
                         net (fo=2, routed)           0.774     6.378    c1/count_reg_n_0_[2]
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.052 r  c1/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.052    c1/count0_carry_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  c1/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.166    c1/count0_carry__0_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  c1/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.280    c1/count0_carry__1_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.614 r  c1/count0_carry__2/O[1]
                         net (fo=1, routed)           1.099     8.712    c1/count0_carry__2_n_6
    SLICE_X59Y21         LUT4 (Prop_lut4_I3_O)        0.303     9.015 r  c1/count[14]_i_1/O
                         net (fo=1, routed)           0.000     9.015    c1/count[14]
    SLICE_X59Y21         FDCE                                         r  c1/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.506    14.847    c1/CLK
    SLICE_X59Y21         FDCE                                         r  c1/count_reg[14]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X59Y21         FDCE (Setup_fdce_C_D)        0.031    15.117    c1/count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -9.015    
  -------------------------------------------------------------------
                         slack                                  6.102    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 c1/clk_1out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clk_1out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.146%)  route 0.200ns (48.854%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.585     1.468    c1/CLK
    SLICE_X60Y20         FDCE                                         r  c1/clk_1out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  c1/clk_1out_reg/Q
                         net (fo=16, routed)          0.200     1.832    c1/clk_1out_reg_0
    SLICE_X60Y20         LUT4 (Prop_lut4_I3_O)        0.045     1.877 r  c1/clk_1out_i_1/O
                         net (fo=1, routed)           0.000     1.877    c1/clk_1out_i_1_n_0
    SLICE_X60Y20         FDCE                                         r  c1/clk_1out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.853     1.980    c1/CLK
    SLICE_X60Y20         FDCE                                         r  c1/clk_1out_reg/C
                         clock pessimism             -0.512     1.468    
    SLICE_X60Y20         FDCE (Hold_fdce_C_D)         0.120     1.588    c1/clk_1out_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 c0/clk_100out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/clk_100out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.021%)  route 0.201ns (51.979%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.589     1.472    c0/clk_100out_reg_0
    SLICE_X62Y17         FDCE                                         r  c0/clk_100out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  c0/clk_100out_reg/Q
                         net (fo=3, routed)           0.201     1.814    c0/CLK
    SLICE_X62Y17         LUT5 (Prop_lut5_I4_O)        0.045     1.859 r  c0/clk_100out_i_1/O
                         net (fo=1, routed)           0.000     1.859    c0/clk_100out_i_1_n_0
    SLICE_X62Y17         FDCE                                         r  c0/clk_100out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.858     1.985    c0/clk_100out_reg_0
    SLICE_X62Y17         FDCE                                         r  c0/clk_100out_reg/C
                         clock pessimism             -0.513     1.472    
    SLICE_X62Y17         FDCE (Hold_fdce_C_D)         0.091     1.563    c0/clk_100out_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 c0/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.231ns (49.201%)  route 0.239ns (50.799%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.590     1.473    c0/clk_100out_reg_0
    SLICE_X61Y15         FDCE                                         r  c0/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  c0/count_reg[10]/Q
                         net (fo=2, routed)           0.131     1.745    c0/count[10]
    SLICE_X62Y15         LUT4 (Prop_lut4_I1_O)        0.045     1.790 r  c0/count[17]_i_4/O
                         net (fo=18, routed)          0.107     1.898    c0/count[17]_i_4_n_0
    SLICE_X62Y15         LUT5 (Prop_lut5_I2_O)        0.045     1.943 r  c0/count[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.943    c0/count_0[9]
    SLICE_X62Y15         FDCE                                         r  c0/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.860     1.987    c0/clk_100out_reg_0
    SLICE_X62Y15         FDCE                                         r  c0/count_reg[9]/C
                         clock pessimism             -0.478     1.509    
    SLICE_X62Y15         FDCE (Hold_fdce_C_D)         0.092     1.601    c0/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 c0/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.100%)  route 0.256ns (57.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.589     1.472    c0/clk_100out_reg_0
    SLICE_X62Y17         FDCE                                         r  c0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDCE (Prop_fdce_C_Q)         0.141     1.613 f  c0/count_reg[0]/Q
                         net (fo=3, routed)           0.256     1.869    c0/count[0]
    SLICE_X62Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.914 r  c0/count[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.914    c0/count_0[0]
    SLICE_X62Y17         FDCE                                         r  c0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.858     1.985    c0/clk_100out_reg_0
    SLICE_X62Y17         FDCE                                         r  c0/count_reg[0]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X62Y17         FDCE (Hold_fdce_C_D)         0.092     1.564    c0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 c0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.231ns (43.282%)  route 0.303ns (56.718%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.591     1.474    c0/clk_100out_reg_0
    SLICE_X62Y13         FDCE                                         r  c0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  c0/count_reg[4]/Q
                         net (fo=2, routed)           0.134     1.749    c0/count[4]
    SLICE_X62Y13         LUT4 (Prop_lut4_I3_O)        0.045     1.794 r  c0/count[17]_i_2/O
                         net (fo=18, routed)          0.169     1.963    c0/count[17]_i_2_n_0
    SLICE_X61Y14         LUT5 (Prop_lut5_I0_O)        0.045     2.008 r  c0/count[6]_i_1__0/O
                         net (fo=1, routed)           0.000     2.008    c0/count_0[6]
    SLICE_X61Y14         FDCE                                         r  c0/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.859     1.986    c0/clk_100out_reg_0
    SLICE_X61Y14         FDCE                                         r  c0/count_reg[6]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X61Y14         FDCE (Hold_fdce_C_D)         0.091     1.599    c0/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 c0/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.231ns (42.942%)  route 0.307ns (57.058%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.590     1.473    c0/clk_100out_reg_0
    SLICE_X61Y15         FDCE                                         r  c0/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  c0/count_reg[10]/Q
                         net (fo=2, routed)           0.131     1.745    c0/count[10]
    SLICE_X62Y15         LUT4 (Prop_lut4_I1_O)        0.045     1.790 r  c0/count[17]_i_4/O
                         net (fo=18, routed)          0.176     1.966    c0/count[17]_i_4_n_0
    SLICE_X62Y17         LUT5 (Prop_lut5_I2_O)        0.045     2.011 r  c0/count[17]_i_1__0/O
                         net (fo=1, routed)           0.000     2.011    c0/count_0[17]
    SLICE_X62Y17         FDCE                                         r  c0/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.858     1.985    c0/clk_100out_reg_0
    SLICE_X62Y17         FDCE                                         r  c0/count_reg[17]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X62Y17         FDCE (Hold_fdce_C_D)         0.092     1.599    c0/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 c0/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.231ns (41.962%)  route 0.319ns (58.038%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.590     1.473    c0/clk_100out_reg_0
    SLICE_X61Y15         FDCE                                         r  c0/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  c0/count_reg[10]/Q
                         net (fo=2, routed)           0.131     1.745    c0/count[10]
    SLICE_X62Y15         LUT4 (Prop_lut4_I1_O)        0.045     1.790 r  c0/count[17]_i_4/O
                         net (fo=18, routed)          0.188     1.979    c0/count[17]_i_4_n_0
    SLICE_X62Y14         LUT5 (Prop_lut5_I2_O)        0.045     2.024 r  c0/count[7]_i_1__0/O
                         net (fo=1, routed)           0.000     2.024    c0/count_0[7]
    SLICE_X62Y14         FDCE                                         r  c0/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.861     1.988    c0/clk_100out_reg_0
    SLICE_X62Y14         FDCE                                         r  c0/count_reg[7]/C
                         clock pessimism             -0.478     1.510    
    SLICE_X62Y14         FDCE (Hold_fdce_C_D)         0.092     1.602    c0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 c0/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.231ns (41.886%)  route 0.320ns (58.114%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.590     1.473    c0/clk_100out_reg_0
    SLICE_X61Y15         FDCE                                         r  c0/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  c0/count_reg[10]/Q
                         net (fo=2, routed)           0.131     1.745    c0/count[10]
    SLICE_X62Y15         LUT4 (Prop_lut4_I1_O)        0.045     1.790 r  c0/count[17]_i_4/O
                         net (fo=18, routed)          0.189     1.980    c0/count[17]_i_4_n_0
    SLICE_X62Y14         LUT5 (Prop_lut5_I2_O)        0.045     2.025 r  c0/count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     2.025    c0/count_0[5]
    SLICE_X62Y14         FDCE                                         r  c0/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.861     1.988    c0/clk_100out_reg_0
    SLICE_X62Y14         FDCE                                         r  c0/count_reg[5]/C
                         clock pessimism             -0.478     1.510    
    SLICE_X62Y14         FDCE (Hold_fdce_C_D)         0.091     1.601    c0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 c0/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.231ns (41.874%)  route 0.321ns (58.126%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.590     1.473    c0/clk_100out_reg_0
    SLICE_X61Y15         FDCE                                         r  c0/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  c0/count_reg[10]/Q
                         net (fo=2, routed)           0.131     1.745    c0/count[10]
    SLICE_X62Y15         LUT4 (Prop_lut4_I1_O)        0.045     1.790 r  c0/count[17]_i_4/O
                         net (fo=18, routed)          0.189     1.980    c0/count[17]_i_4_n_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I2_O)        0.045     2.025 r  c0/count[14]_i_1__0/O
                         net (fo=1, routed)           0.000     2.025    c0/count_0[14]
    SLICE_X62Y16         FDCE                                         r  c0/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.859     1.986    c0/clk_100out_reg_0
    SLICE_X62Y16         FDCE                                         r  c0/count_reg[14]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X62Y16         FDCE (Hold_fdce_C_D)         0.092     1.600    c0/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 c0/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.231ns (41.798%)  route 0.322ns (58.202%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.590     1.473    c0/clk_100out_reg_0
    SLICE_X61Y15         FDCE                                         r  c0/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  c0/count_reg[10]/Q
                         net (fo=2, routed)           0.131     1.745    c0/count[10]
    SLICE_X62Y15         LUT4 (Prop_lut4_I1_O)        0.045     1.790 r  c0/count[17]_i_4/O
                         net (fo=18, routed)          0.190     1.981    c0/count[17]_i_4_n_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I2_O)        0.045     2.026 r  c0/count[13]_i_1__0/O
                         net (fo=1, routed)           0.000     2.026    c0/count_0[13]
    SLICE_X62Y16         FDCE                                         r  c0/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.859     1.986    c0/clk_100out_reg_0
    SLICE_X62Y16         FDCE                                         r  c0/count_reg[13]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X62Y16         FDCE (Hold_fdce_C_D)         0.091     1.599    c0/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.427    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y17   c0/clk_100out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y17   c0/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y15   c0/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y15   c0/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y15   c0/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y16   c0/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y16   c0/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y16   c0/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y16   c0/count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   c0/clk_100out_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   c0/clk_100out_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   c0/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   c0/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   c0/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   c0/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   c0/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   c0/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   c0/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   c0/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   c0/clk_100out_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   c0/clk_100out_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   c0/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   c0/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   c0/count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   c0/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   c0/count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   c0/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   c0/count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   c0/count_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            60 Endpoints
Min Delay            60 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.422ns  (logic 4.369ns (58.866%)  route 3.053ns (41.134%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDCE                         0.000     0.000 r  count_reg[0]/C
    SLICE_X64Y22         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  count_reg[0]/Q
                         net (fo=24, routed)          0.992     1.510    time_data/Q[0]
    SLICE_X63Y20         LUT2 (Prop_lut2_I1_O)        0.150     1.660 r  time_data/an_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.061     3.721    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.701     7.422 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.422    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.171ns  (logic 4.373ns (60.978%)  route 2.798ns (39.022%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE                         0.000     0.000 r  count_reg[1]/C
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  count_reg[1]/Q
                         net (fo=31, routed)          0.695     1.213    sel0[5]
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.150     1.363 r  an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.104     3.466    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     7.171 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.171    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.784ns  (logic 4.152ns (61.210%)  route 2.631ns (38.790%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDCE                         0.000     0.000 r  count_reg[0]/C
    SLICE_X64Y22         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  count_reg[0]/Q
                         net (fo=24, routed)          0.735     1.253    sel0[4]
    SLICE_X65Y21         LUT2 (Prop_lut2_I1_O)        0.124     1.377 r  an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.896     3.273    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510     6.784 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.784    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.751ns  (logic 4.165ns (61.691%)  route 2.586ns (38.309%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE                         0.000     0.000 r  count_reg[1]/C
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  count_reg[1]/Q
                         net (fo=31, routed)          0.695     1.213    sel0[5]
    SLICE_X65Y22         LUT2 (Prop_lut2_I1_O)        0.124     1.337 r  an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.892     3.228    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     6.751 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.751    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            time_data/min_ones_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.350ns  (logic 1.451ns (22.854%)  route 4.898ns (77.146%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=64, routed)          4.898     6.350    time_data/AR[0]
    SLICE_X62Y18         FDCE                                         f  time_data/min_ones_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            time_data/min_tens_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.276ns  (logic 1.451ns (23.122%)  route 4.825ns (76.878%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=64, routed)          4.825     6.276    time_data/AR[0]
    SLICE_X65Y20         FDCE                                         f  time_data/min_tens_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            time_data/min_tens_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.276ns  (logic 1.451ns (23.122%)  route 4.825ns (76.878%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=64, routed)          4.825     6.276    time_data/AR[0]
    SLICE_X65Y20         FDCE                                         f  time_data/min_tens_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            time_data/min_tens_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.276ns  (logic 1.451ns (23.122%)  route 4.825ns (76.878%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=64, routed)          4.825     6.276    time_data/AR[0]
    SLICE_X65Y20         FDCE                                         f  time_data/min_tens_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            time_data/sec_ones_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.190ns  (logic 1.451ns (23.443%)  route 4.739ns (76.557%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=64, routed)          4.739     6.190    time_data/AR[0]
    SLICE_X62Y19         FDCE                                         f  time_data/sec_ones_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.171ns  (logic 4.311ns (69.852%)  route 1.860ns (30.148%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         LDCE                         0.000     0.000 r  seg_reg[0]/G
    SLICE_X64Y20         LDCE (EnToQ_ldce_G_Q)        0.800     0.800 r  seg_reg[0]/Q
                         net (fo=1, routed)           1.860     2.660    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     6.171 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.171    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 time_data/sec_tens_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_data/sec_tens_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.186ns (56.294%)  route 0.144ns (43.706%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE                         0.000     0.000 r  time_data/sec_tens_reg[0]/C
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  time_data/sec_tens_reg[0]/Q
                         net (fo=11, routed)          0.144     0.285    time_data/sec_tens[0]
    SLICE_X62Y22         LUT4 (Prop_lut4_I1_O)        0.045     0.330 r  time_data/sec_tens[1]_i_1/O
                         net (fo=1, routed)           0.000     0.330    time_data/p_0_in__0[1]
    SLICE_X62Y22         FDCE                                         r  time_data/sec_tens_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_data/sec_tens_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_data/sec_tens_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.189ns (56.858%)  route 0.143ns (43.142%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE                         0.000     0.000 r  time_data/sec_tens_reg[0]/C
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  time_data/sec_tens_reg[0]/Q
                         net (fo=11, routed)          0.143     0.284    time_data/sec_tens[0]
    SLICE_X62Y22         LUT4 (Prop_lut4_I1_O)        0.048     0.332 r  time_data/sec_tens[3]_i_2/O
                         net (fo=1, routed)           0.000     0.332    time_data/p_0_in__0[3]
    SLICE_X62Y22         FDCE                                         r  time_data/sec_tens_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_data/sec_tens_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_data/sec_tens_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.190ns (56.817%)  route 0.144ns (43.183%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE                         0.000     0.000 r  time_data/sec_tens_reg[0]/C
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  time_data/sec_tens_reg[0]/Q
                         net (fo=11, routed)          0.144     0.285    time_data/sec_tens[0]
    SLICE_X62Y22         LUT4 (Prop_lut4_I1_O)        0.049     0.334 r  time_data/sec_tens[2]_i_1/O
                         net (fo=1, routed)           0.000     0.334    time_data/p_0_in__0[2]
    SLICE_X62Y22         FDCE                                         r  time_data/sec_tens_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_data/min_tens_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_data/min_tens_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.593%)  route 0.168ns (47.407%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDCE                         0.000     0.000 r  time_data/min_tens_reg[2]/C
    SLICE_X65Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  time_data/min_tens_reg[2]/Q
                         net (fo=8, routed)           0.168     0.309    time_data/min_tens[2]
    SLICE_X65Y20         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  time_data/min_tens[2]_i_1/O
                         net (fo=1, routed)           0.000     0.354    time_data/min_tens[2]_i_1_n_0
    SLICE_X65Y20         FDCE                                         r  time_data/min_tens_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_data/sec_ones_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_data/sec_ones_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE                         0.000     0.000 r  time_data/sec_ones_reg[0]/C
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  time_data/sec_ones_reg[0]/Q
                         net (fo=13, routed)          0.180     0.321    time_data/sec_ones[0]
    SLICE_X61Y21         LUT3 (Prop_lut3_I1_O)        0.042     0.363 r  time_data/sec_ones[2]_i_1/O
                         net (fo=1, routed)           0.000     0.363    time_data/p_0_in[2]
    SLICE_X61Y21         FDCE                                         r  time_data/sec_ones_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_data/sec_ones_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_data/sec_ones_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE                         0.000     0.000 r  time_data/sec_ones_reg[0]/C
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  time_data/sec_ones_reg[0]/Q
                         net (fo=13, routed)          0.180     0.321    time_data/sec_ones[0]
    SLICE_X61Y21         LUT1 (Prop_lut1_I0_O)        0.045     0.366 r  time_data/sec_ones[0]_i_1/O
                         net (fo=1, routed)           0.000     0.366    time_data/p_0_in[0]
    SLICE_X61Y21         FDCE                                         r  time_data/sec_ones_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_data/sec_ones_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_data/sec_ones_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.183ns (48.175%)  route 0.197ns (51.825%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE                         0.000     0.000 r  time_data/sec_ones_reg[1]/C
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  time_data/sec_ones_reg[1]/Q
                         net (fo=12, routed)          0.197     0.338    time_data/sec_ones[1]
    SLICE_X62Y19         LUT4 (Prop_lut4_I3_O)        0.042     0.380 r  time_data/sec_ones[1]_i_1/O
                         net (fo=1, routed)           0.000     0.380    time_data/p_0_in[1]
    SLICE_X62Y19         FDCE                                         r  time_data/sec_ones_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_data/min_ones_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_data/min_ones_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.183ns (48.167%)  route 0.197ns (51.833%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE                         0.000     0.000 r  time_data/min_ones_reg[1]/C
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  time_data/min_ones_reg[1]/Q
                         net (fo=12, routed)          0.197     0.338    time_data/sel0__0[1]
    SLICE_X62Y21         LUT4 (Prop_lut4_I1_O)        0.042     0.380 r  time_data/min_ones[1]_i_1/O
                         net (fo=1, routed)           0.000     0.380    time_data/p_0_in__1[1]
    SLICE_X62Y21         FDCE                                         r  time_data/min_ones_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_data/min_tens_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_data/min_tens_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.186ns (48.355%)  route 0.199ns (51.645%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDCE                         0.000     0.000 r  time_data/min_tens_reg[2]/C
    SLICE_X65Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  time_data/min_tens_reg[2]/Q
                         net (fo=8, routed)           0.199     0.340    time_data/min_tens[2]
    SLICE_X65Y20         LUT6 (Prop_lut6_I1_O)        0.045     0.385 r  time_data/min_tens[1]_i_1/O
                         net (fo=1, routed)           0.000     0.385    time_data/min_tens[1]_i_1_n_0
    SLICE_X65Y20         FDCE                                         r  time_data/min_tens_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_data/min_ones_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_data/min_ones_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.186ns (47.073%)  route 0.209ns (52.927%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE                         0.000     0.000 r  time_data/min_ones_reg[0]/C
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  time_data/min_ones_reg[0]/Q
                         net (fo=12, routed)          0.209     0.350    time_data/sel0__0[0]
    SLICE_X62Y18         LUT1 (Prop_lut1_I0_O)        0.045     0.395 r  time_data/min_ones[0]_i_1/O
                         net (fo=1, routed)           0.000     0.395    time_data/p_0_in__1[0]
    SLICE_X62Y18         FDCE                                         r  time_data/min_ones_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            c0/count_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.450ns  (logic 1.451ns (22.497%)  route 4.999ns (77.503%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=64, routed)          4.999     6.450    c0/AR[0]
    SLICE_X62Y16         FDCE                                         f  c0/count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.512     4.853    c0/clk_100out_reg_0
    SLICE_X62Y16         FDCE                                         r  c0/count_reg[13]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            c0/count_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.450ns  (logic 1.451ns (22.497%)  route 4.999ns (77.503%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=64, routed)          4.999     6.450    c0/AR[0]
    SLICE_X62Y16         FDCE                                         f  c0/count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.512     4.853    c0/clk_100out_reg_0
    SLICE_X62Y16         FDCE                                         r  c0/count_reg[14]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            c0/count_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.450ns  (logic 1.451ns (22.497%)  route 4.999ns (77.503%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=64, routed)          4.999     6.450    c0/AR[0]
    SLICE_X62Y16         FDCE                                         f  c0/count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.512     4.853    c0/clk_100out_reg_0
    SLICE_X62Y16         FDCE                                         r  c0/count_reg[15]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            c0/count_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.450ns  (logic 1.451ns (22.497%)  route 4.999ns (77.503%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=64, routed)          4.999     6.450    c0/AR[0]
    SLICE_X62Y16         FDCE                                         f  c0/count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.512     4.853    c0/clk_100out_reg_0
    SLICE_X62Y16         FDCE                                         r  c0/count_reg[16]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            c0/clk_100out_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.310ns  (logic 1.451ns (22.999%)  route 4.858ns (77.001%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=64, routed)          4.858     6.310    c0/AR[0]
    SLICE_X62Y17         FDCE                                         f  c0/clk_100out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.511     4.852    c0/clk_100out_reg_0
    SLICE_X62Y17         FDCE                                         r  c0/clk_100out_reg/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            c0/count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.310ns  (logic 1.451ns (22.999%)  route 4.858ns (77.001%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=64, routed)          4.858     6.310    c0/AR[0]
    SLICE_X62Y17         FDCE                                         f  c0/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.511     4.852    c0/clk_100out_reg_0
    SLICE_X62Y17         FDCE                                         r  c0/count_reg[0]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            c0/count_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.310ns  (logic 1.451ns (22.999%)  route 4.858ns (77.001%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=64, routed)          4.858     6.310    c0/AR[0]
    SLICE_X62Y17         FDCE                                         f  c0/count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.511     4.852    c0/clk_100out_reg_0
    SLICE_X62Y17         FDCE                                         r  c0/count_reg[17]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            c1/count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.012ns  (logic 1.451ns (24.138%)  route 4.561ns (75.862%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=64, routed)          4.561     6.012    c1/AR[0]
    SLICE_X59Y18         FDCE                                         f  c1/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.508     4.849    c1/CLK
    SLICE_X59Y18         FDCE                                         r  c1/count_reg[1]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            c1/count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.012ns  (logic 1.451ns (24.138%)  route 4.561ns (75.862%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=64, routed)          4.561     6.012    c1/AR[0]
    SLICE_X59Y18         FDCE                                         f  c1/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.508     4.849    c1/CLK
    SLICE_X59Y18         FDCE                                         r  c1/count_reg[2]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            c1/count_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.012ns  (logic 1.451ns (24.138%)  route 4.561ns (75.862%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=64, routed)          4.561     6.012    c1/AR[0]
    SLICE_X59Y18         FDCE                                         f  c1/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.508     4.849    c1/CLK
    SLICE_X59Y18         FDCE                                         r  c1/count_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            c0/count_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.553ns  (logic 0.219ns (14.123%)  route 1.333ns (85.877%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnR_IBUF_inst/O
                         net (fo=64, routed)          1.333     1.553    c0/AR[0]
    SLICE_X61Y15         FDCE                                         f  c0/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.858     1.985    c0/clk_100out_reg_0
    SLICE_X61Y15         FDCE                                         r  c0/count_reg[10]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            c0/count_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.553ns  (logic 0.219ns (14.123%)  route 1.333ns (85.877%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnR_IBUF_inst/O
                         net (fo=64, routed)          1.333     1.553    c0/AR[0]
    SLICE_X61Y15         FDCE                                         f  c0/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.858     1.985    c0/clk_100out_reg_0
    SLICE_X61Y15         FDCE                                         r  c0/count_reg[11]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            c0/count_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.553ns  (logic 0.219ns (14.123%)  route 1.333ns (85.877%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnR_IBUF_inst/O
                         net (fo=64, routed)          1.333     1.553    c0/AR[0]
    SLICE_X61Y15         FDCE                                         f  c0/count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.858     1.985    c0/clk_100out_reg_0
    SLICE_X61Y15         FDCE                                         r  c0/count_reg[12]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            c0/count_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.596ns  (logic 0.219ns (13.734%)  route 1.377ns (86.266%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnR_IBUF_inst/O
                         net (fo=64, routed)          1.377     1.596    c0/AR[0]
    SLICE_X61Y14         FDCE                                         f  c0/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.859     1.986    c0/clk_100out_reg_0
    SLICE_X61Y14         FDCE                                         r  c0/count_reg[6]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            c0/count_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.615ns  (logic 0.219ns (13.579%)  route 1.395ns (86.421%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnR_IBUF_inst/O
                         net (fo=64, routed)          1.395     1.615    c0/AR[0]
    SLICE_X62Y14         FDCE                                         f  c0/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.861     1.988    c0/clk_100out_reg_0
    SLICE_X62Y14         FDCE                                         r  c0/count_reg[5]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            c0/count_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.615ns  (logic 0.219ns (13.579%)  route 1.395ns (86.421%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnR_IBUF_inst/O
                         net (fo=64, routed)          1.395     1.615    c0/AR[0]
    SLICE_X62Y14         FDCE                                         f  c0/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.861     1.988    c0/clk_100out_reg_0
    SLICE_X62Y14         FDCE                                         r  c0/count_reg[7]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            c0/count_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.615ns  (logic 0.219ns (13.579%)  route 1.395ns (86.421%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnR_IBUF_inst/O
                         net (fo=64, routed)          1.395     1.615    c0/AR[0]
    SLICE_X62Y14         FDCE                                         f  c0/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.861     1.988    c0/clk_100out_reg_0
    SLICE_X62Y14         FDCE                                         r  c0/count_reg[8]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            c0/count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.669ns  (logic 0.219ns (13.141%)  route 1.449ns (86.859%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnR_IBUF_inst/O
                         net (fo=64, routed)          1.449     1.669    c0/AR[0]
    SLICE_X62Y13         FDCE                                         f  c0/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.861     1.988    c0/clk_100out_reg_0
    SLICE_X62Y13         FDCE                                         r  c0/count_reg[2]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            c0/count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.669ns  (logic 0.219ns (13.141%)  route 1.449ns (86.859%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnR_IBUF_inst/O
                         net (fo=64, routed)          1.449     1.669    c0/AR[0]
    SLICE_X62Y13         FDCE                                         f  c0/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.861     1.988    c0/clk_100out_reg_0
    SLICE_X62Y13         FDCE                                         r  c0/count_reg[3]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            c0/count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.669ns  (logic 0.219ns (13.141%)  route 1.449ns (86.859%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnR_IBUF_inst/O
                         net (fo=64, routed)          1.449     1.669    c0/AR[0]
    SLICE_X62Y13         FDCE                                         f  c0/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.861     1.988    c0/clk_100out_reg_0
    SLICE_X62Y13         FDCE                                         r  c0/count_reg[4]/C





