ARM7 User Manual, http://www.arm.com
Bashford, S., Bieker, U., Harking, B., Neumann, A., and Voggenauer, D. 1994. The MIMOLA Language V4.1. Technical Report, University of Dortmund, Dept. of Computer Science.
Bob Cmelik , David Keppel, Shade: a fast instruction-set simulator for execution profiling, ACM SIGMETRICS Performance Evaluation Review, v.22 n.1, p.128-137, May 1994[doi>10.1145/183019.183032]
Frank Engel , Johannes Nührenberg , Gerhard P. Fettweis, A generic tool set for application specific processor architectures, Proceedings of the eighth international workshop on Hardware/software codesign, p.126-130, May 2000, San Diego, California, USA[doi>10.1145/334012.334036]
Freericks, M. 1991. “The nML Machine Description Formalism.” Tech. Rep. 1991/15, TU Berlin, Fachbereich Informatik.
Futamura, Y. 1971. Partial evaluation of computation process---An approach to a compiler--compiler. Systems, Computers, Controls 2, 5, 45--50.
Gyllenhaal, J. C., Hwu, W. W., and Rau, B. R. 1996. HMDES Version 2.0 Specification. Technical Report IMPACT-96-3. University of Illinois at Urbana-Champaign, Urbana-Champaign, IL.
George Hadjiyiannis , Silvina Hanono , Srinivas Devadas, ISDL: an instruction set description language for retargetability, Proceedings of the 34th annual Design Automation Conference, p.299-302, June 09-13, 1997, Anaheim, California, USA[doi>10.1145/266021.266108]
Ashok Halambi , Peter Grun , Vijay Ganesh , Asheesh Khare , Nikil Dutt , Alex Nicolau, EXPRESSION: a language for architecture exploration through compiler/simulator retargetability, Proceedings of the conference on Design, automation and test in Europe, p.100-es, January 1999, Munich, Germany[doi>10.1145/307418.307549]
Mark R. Hartoog , James A. Rowson , Prakash D. Reddy , Soumya Desai , Douglas D. Dunlop , Edwin A. Harcourt , Neeti Khullar, Generation of software tools from processor descriptions for hardware/software codesign, Proceedings of the 34th annual Design Automation Conference, p.303-306, June 09-13, 1997, Anaheim, California, USA[doi>10.1145/266021.266110]
IA-32 Intel® Architecture Software Developer's Manual, Vol. 2: Instruction Set Reference, http://www.intel.com.
Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Leupers, R., Elste, J., and Landwehr, B. 1999. Generation of interpretive and compiled instruction set simulators. In Proceeding of Asian-Pacific Design Automation Conference, Hong Kong.
MiBench benchmarks available at http://www.eecs.umich.edu/mibench
Wai Sum Mong , Jianwen Zhu, A retargetable micro-architecture simulator, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.776025]
Achim Nohl , Gunnar Braun , Oliver Schliebusch , Rainer Leupers , Heinrich Meyr , Andreas Hoffmann, A universal technique for fast and flexible instruction-set architecture simulation, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.513927]
Paulin, P. G., Liem, C., May, T. C., and Sutarwala, S. 1997. Flexware: A flexible firmware development environment for embedded systems. Code Generation for Embedded Processors. 67--84.
Mehrdad Reshadi , Prabhat Mishra , Nikil Dutt, Instruction set compiled simulation: a technique for fast and flexible instruction set simulation, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.776026]
Eric Schnarr , James R. Larus, Fast out-of-order processor simulation using memoization, Proceedings of the eighth international conference on Architectural support for programming languages and operating systems, p.283-294, October 02-07, 1998, San Jose, California, USA[doi>10.1145/291069.291063]
Eric C. Schnarr , Mark D. Hill , James R. Larus, Facile: a language and compiler for high-performance processor simulators, Proceedings of the ACM SIGPLAN 2001 conference on Programming language design and implementation, p.321-331, June 2001, Snowbird, Utah, USA[doi>10.1145/378795.378864]
Simplescalar Home page: http://www.simplescalar.com
SPARC Version 7 Instruction set manual: http://www.sun.com
SPEC benchmarks available at http://www.specbench.org
Trimaran Home page: http://www.trimaran.org
Manish Vachharajani , Neil Vachharajani , David A. Penry , Jason A. Blome , David I. August, Microarchitectural exploration with Liberty, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
Jianwen Zhu , Daniel D. Gajski, A retargetable, ultra-fast instruction set simulator, Proceedings of the conference on Design, automation and test in Europe, p.62-es, January 1999, Munich, Germany[doi>10.1145/307418.307509]
