Analysis & Synthesis report for Digital_filters
Thu Dec 09 19:22:44 2021
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for sld_signaltap:Digital_filter_stp
 18. Source assignments for CIC_filter:cic|altshift_taps:first_comb_mem_rtl_0|shift_taps_gev:auto_generated|altsyncram_oic1:altsyncram4
 19. Source assignments for CIC_filter:cic|altshift_taps:first_comb_mem_rtl_0|shift_taps_gev:auto_generated|cntr_23h:cntr5
 20. Parameter Settings for User Entity Instance: Top-level Entity: |top
 21. Parameter Settings for User Entity Instance: IIR_filter:iir
 22. Parameter Settings for Inferred Entity Instance: sld_signaltap:Digital_filter_stp
 23. Parameter Settings for Inferred Entity Instance: CIC_filter:cic|altshift_taps:first_comb_mem_rtl_0
 24. altshift_taps Parameter Settings by Entity Instance
 25. Port Connectivity Checks: "IIR_filter:iir"
 26. Port Connectivity Checks: "CIC_filter:cic"
 27. Port Connectivity Checks: "FIR_filter:fir"
 28. Signal Tap Logic Analyzer Settings
 29. Post-Synthesis Netlist Statistics for Top Partition
 30. Elapsed Time Per Partition
 31. Connections to In-System Debugging Instance "Digital_filter_stp"
 32. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Dec 09 19:22:44 2021           ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Revision Name                   ; Digital_filters                                 ;
; Top-level Entity Name           ; top                                             ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 975                                             ;
; Total pins                      ; 101                                             ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 640                                             ;
; Total DSP Blocks                ; 26                                              ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7       ;                    ;
; Top-level entity name                                                           ; top                ; Digital_filters    ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                              ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------+
; src/models/IIR_filter.sv                                           ; yes             ; User SystemVerilog HDL File                  ; D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/IIR_filter.sv                                           ;             ;
; src/models/CIC_filter.sv                                           ; yes             ; User SystemVerilog HDL File                  ; D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/CIC_filter.sv                                           ;             ;
; src/models/FIR_filter.sv                                           ; yes             ; User SystemVerilog HDL File                  ; D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/FIR_filter.sv                                           ;             ;
; src/models/top.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv                                                  ;             ;
; src/models/coefficients.txt                                        ; yes             ; Auto-Found File                              ; D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/coefficients.txt                                        ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; d:/yehor/quartus17.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                    ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/yehor/quartus17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                               ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/yehor/quartus17.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                  ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; d:/yehor/quartus17.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                     ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; d:/yehor/quartus17.1/quartus/libraries/megafunctions/lpm_constant.inc                                                     ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; d:/yehor/quartus17.1/quartus/libraries/megafunctions/dffeea.inc                                                           ;             ;
; aglobal171.inc                                                     ; yes             ; Megafunction                                 ; d:/yehor/quartus17.1/quartus/libraries/megafunctions/aglobal171.inc                                                       ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; d:/yehor/quartus17.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                        ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; d:/yehor/quartus17.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                         ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/yehor/quartus17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                               ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/yehor/quartus17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                       ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/yehor/quartus17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                        ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/yehor/quartus17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/yehor/quartus17.1/quartus/libraries/megafunctions/sld_hub.vhd                                                          ; altera_sld  ;
; db/ip/sld24136505/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/db/ip/sld24136505/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/yehor/quartus17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                     ;             ;
; altshift_taps.tdf                                                  ; yes             ; Megafunction                                 ; d:/yehor/quartus17.1/quartus/libraries/megafunctions/altshift_taps.tdf                                                    ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/yehor/quartus17.1/quartus/libraries/megafunctions/altdpram.inc                                                         ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; d:/yehor/quartus17.1/quartus/libraries/megafunctions/lpm_counter.inc                                                      ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; d:/yehor/quartus17.1/quartus/libraries/megafunctions/lpm_compare.inc                                                      ;             ;
; db/shift_taps_gev.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/db/shift_taps_gev.tdf                                              ;             ;
; db/altsyncram_oic1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/db/altsyncram_oic1.tdf                                             ;             ;
; db/cntr_ejf.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/db/cntr_ejf.tdf                                                    ;             ;
; db/cntr_23h.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/db/cntr_23h.tdf                                                    ;             ;
; lpm_add_sub.tdf                                                    ; yes             ; Megafunction                                 ; d:/yehor/quartus17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                      ;             ;
; addcore.inc                                                        ; yes             ; Megafunction                                 ; d:/yehor/quartus17.1/quartus/libraries/megafunctions/addcore.inc                                                          ;             ;
; look_add.inc                                                       ; yes             ; Megafunction                                 ; d:/yehor/quartus17.1/quartus/libraries/megafunctions/look_add.inc                                                         ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; d:/yehor/quartus17.1/quartus/libraries/megafunctions/bypassff.inc                                                         ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; d:/yehor/quartus17.1/quartus/libraries/megafunctions/altshift.inc                                                         ;             ;
; alt_stratix_add_sub.inc                                            ; yes             ; Megafunction                                 ; d:/yehor/quartus17.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                              ;             ;
; db/add_sub_hth.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/db/add_sub_hth.tdf                                                 ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/yehor/quartus17.1/quartus/libraries/megafunctions/altsyncram.tdf                                                       ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/yehor/quartus17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/yehor/quartus17.1/quartus/libraries/megafunctions/lpm_mux.inc                                                          ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/yehor/quartus17.1/quartus/libraries/megafunctions/lpm_decode.inc                                                       ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/yehor/quartus17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                        ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/yehor/quartus17.1/quartus/libraries/megafunctions/altrom.inc                                                           ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/yehor/quartus17.1/quartus/libraries/megafunctions/altram.inc                                                           ;             ;
; db/altsyncram_79g1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/db/altsyncram_79g1.tdf                                             ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; d:/yehor/quartus17.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                      ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; d:/yehor/quartus17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                      ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; d:/yehor/quartus17.1/quartus/libraries/megafunctions/cmpconst.inc                                                         ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; d:/yehor/quartus17.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                              ;             ;
; db/cntr_rki.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/db/cntr_rki.tdf                                                    ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                      ;
+---------------------------------------------+--------------------+
; Resource                                    ; Usage              ;
+---------------------------------------------+--------------------+
; Estimate of Logic utilization (ALMs needed) ; 599                ;
;                                             ;                    ;
; Combinational ALUT usage for logic          ; 772                ;
;     -- 7 input functions                    ; 1                  ;
;     -- 6 input functions                    ; 52                 ;
;     -- 5 input functions                    ; 107                ;
;     -- 4 input functions                    ; 95                 ;
;     -- <=3 input functions                  ; 517                ;
;                                             ;                    ;
; Dedicated logic registers                   ; 975                ;
;                                             ;                    ;
; I/O pins                                    ; 101                ;
; Total MLAB memory bits                      ; 0                  ;
; Total block memory bits                     ; 640                ;
;                                             ;                    ;
; Total DSP Blocks                            ; 26                 ;
;                                             ;                    ;
; Maximum fan-out node                        ; FPGA_CLK1_50~input ;
; Maximum fan-out                             ; 818                ;
; Total fan-out                               ; 6742               ;
; Average fan-out                             ; 3.33               ;
+---------------------------------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |top                                                                                                                                    ; 772 (1)             ; 975 (0)                   ; 640               ; 26         ; 101  ; 0            ; |top                                                                                                                                                                                                                                                                                                                                            ; top                               ; work         ;
;    |CIC_filter:cic|                                                                                                                     ; 80 (61)             ; 74 (61)                   ; 640               ; 0          ; 0    ; 0            ; |top|CIC_filter:cic                                                                                                                                                                                                                                                                                                                             ; CIC_filter                        ; work         ;
;       |altshift_taps:first_comb_mem_rtl_0|                                                                                              ; 19 (0)              ; 13 (0)                    ; 640               ; 0          ; 0    ; 0            ; |top|CIC_filter:cic|altshift_taps:first_comb_mem_rtl_0                                                                                                                                                                                                                                                                                          ; altshift_taps                     ; work         ;
;          |shift_taps_gev:auto_generated|                                                                                                ; 19 (7)              ; 13 (5)                    ; 640               ; 0          ; 0    ; 0            ; |top|CIC_filter:cic|altshift_taps:first_comb_mem_rtl_0|shift_taps_gev:auto_generated                                                                                                                                                                                                                                                            ; shift_taps_gev                    ; work         ;
;             |altsyncram_oic1:altsyncram4|                                                                                               ; 0 (0)               ; 0 (0)                     ; 640               ; 0          ; 0    ; 0            ; |top|CIC_filter:cic|altshift_taps:first_comb_mem_rtl_0|shift_taps_gev:auto_generated|altsyncram_oic1:altsyncram4                                                                                                                                                                                                                                ; altsyncram_oic1                   ; work         ;
;             |cntr_23h:cntr5|                                                                                                            ; 8 (8)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|CIC_filter:cic|altshift_taps:first_comb_mem_rtl_0|shift_taps_gev:auto_generated|cntr_23h:cntr5                                                                                                                                                                                                                                             ; cntr_23h                          ; work         ;
;             |cntr_ejf:cntr1|                                                                                                            ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|CIC_filter:cic|altshift_taps:first_comb_mem_rtl_0|shift_taps_gev:auto_generated|cntr_ejf:cntr1                                                                                                                                                                                                                                             ; cntr_ejf                          ; work         ;
;    |FIR_filter:fir|                                                                                                                     ; 196 (196)           ; 436 (436)                 ; 0                 ; 15         ; 0    ; 0            ; |top|FIR_filter:fir                                                                                                                                                                                                                                                                                                                             ; FIR_filter                        ; work         ;
;    |IIR_filter:iir|                                                                                                                     ; 284 (284)           ; 156 (156)                 ; 0                 ; 11         ; 0    ; 0            ; |top|IIR_filter:iir                                                                                                                                                                                                                                                                                                                             ; IIR_filter                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 91 (1)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 90 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 90 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 90 (1)              ; 91 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 89 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 89 (56)             ; 86 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:Digital_filter_stp|                                                                                                   ; 120 (2)             ; 218 (89)                  ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:Digital_filter_stp                                                                                                                                                                                                                                                                                                           ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 118 (0)             ; 129 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                     ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 118 (62)            ; 129 (59)                  ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                              ; sld_signaltap_implb               ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                               ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                      ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 12 (12)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                   ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 3 (1)               ; 21 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                  ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                          ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 1 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                           ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 1 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                            ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1      ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                    ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                        ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; CIC_filter:cic|altshift_taps:first_comb_mem_rtl_0|shift_taps_gev:auto_generated|altsyncram_oic1:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 40           ; 16           ; 40           ; 640  ; None ;
+------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 20          ;
; Independent 18x18 plus 36         ; 5           ;
; Sum of two 18x18                  ; 1           ;
; Total number of DSP blocks        ; 26          ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 2           ;
; Fixed Point Unsigned Multiplier   ; 18          ;
; Fixed Point Mixed Sign Multiplier ; 7           ;
+-----------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+----------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                           ;
+-----------------------------------------+----------------------------------------------------+
; Register name                           ; Reason for Removal                                 ;
+-----------------------------------------+----------------------------------------------------+
; IIR_filter:iir|input_register[1..11]    ; Stuck at GND due to stuck port data_in             ;
; CIC_filter:cic|cic_data_ff[1..11]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[0][11]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[0][10]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[0][9]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[0][8]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[0][7]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[0][6]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[0][5]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[0][4]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[0][3]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[0][2]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[0][1]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[1][11]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[1][10]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[1][9]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[1][8]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[1][7]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[1][6]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[1][5]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[1][4]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[1][3]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[1][2]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[1][1]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[2][11]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[2][10]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[2][9]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[2][8]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[2][7]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[2][6]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[2][5]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[2][4]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[2][3]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[2][2]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[2][1]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[3][11]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[3][10]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[3][9]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[3][8]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[3][7]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[3][6]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[3][5]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[3][4]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[3][3]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[3][2]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[3][1]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[4][11]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[4][10]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[4][9]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[4][8]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[4][7]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[4][6]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[4][5]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[4][4]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[4][3]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[4][2]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[4][1]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[5][11]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[5][10]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[5][9]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[5][8]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[5][7]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[5][6]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[5][5]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[5][4]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[5][3]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[5][2]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[5][1]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[6][11]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[6][10]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[6][9]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[6][8]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[6][7]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[6][6]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[6][5]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[6][4]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[6][3]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[6][2]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[6][1]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[7][11]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[7][10]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[7][9]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[7][8]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[7][7]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[7][6]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[7][5]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[7][4]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[7][3]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[7][2]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[7][1]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[8][11]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[8][10]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[8][9]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[8][8]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[8][7]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[8][6]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[8][5]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[8][4]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[8][3]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[8][2]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[8][1]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[9][11]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[9][10]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[9][9]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[9][8]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[9][7]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[9][6]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[9][5]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[9][4]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[9][3]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[9][2]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[9][1]        ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[10][11]      ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[10][10]      ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[10][9]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[10][8]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[10][7]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[10][6]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[10][5]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[10][4]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[10][3]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[10][2]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[10][1]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[11][11]      ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[11][10]      ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[11][9]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[11][8]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[11][7]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[11][6]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[11][5]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[11][4]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[11][3]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[11][2]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[11][1]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[12][11]      ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[12][10]      ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[12][9]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[12][8]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[12][7]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[12][6]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[12][5]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[12][4]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[12][3]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[12][2]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[12][1]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[13][11]      ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[13][10]      ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[13][9]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[13][8]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[13][7]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[13][6]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[13][5]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[13][4]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[13][3]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[13][2]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[13][1]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[14][11]      ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[14][10]      ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[14][9]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[14][8]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[14][7]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[14][6]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[14][5]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[14][4]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[14][3]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[14][2]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[14][1]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[15][11]      ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[15][10]      ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[15][9]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[15][8]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[15][7]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[15][6]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[15][5]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[15][4]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[15][3]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[15][2]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|filter_taps[15][1]       ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|multiplied_data[1][27]   ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|multiplied_data[1][26]   ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|multiplied_data[2][27]   ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|multiplied_data[2][26]   ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|multiplied_data[3][27]   ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|multiplied_data[3][26]   ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|multiplied_data[4][27]   ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|multiplied_data[4][26]   ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|multiplied_data[5][27]   ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|multiplied_data[5][26]   ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|multiplied_data[6][27]   ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|multiplied_data[6][26]   ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|multiplied_data[7][27]   ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|multiplied_data[7][26]   ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|multiplied_data[8][27]   ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|multiplied_data[8][26]   ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|multiplied_data[9][27]   ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|multiplied_data[9][26]   ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|multiplied_data[10][27]  ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|multiplied_data[10][26]  ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|multiplied_data[11][27]  ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|multiplied_data[11][26]  ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|multiplied_data[12][27]  ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|multiplied_data[12][26]  ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|multiplied_data[13][27]  ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|multiplied_data[13][26]  ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|multiplied_data[14][27]  ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|multiplied_data[14][26]  ; Stuck at GND due to stuck port data_in             ;
; FIR_filter:fir|multiplied_data[0][27]   ; Lost fanout                                        ;
; FIR_filter:fir|multiplied_data[0][26]   ; Lost fanout                                        ;
; FIR_filter:fir|multiplied_data[0][25]   ; Lost fanout                                        ;
; FIR_filter:fir|multiplied_data[0][24]   ; Lost fanout                                        ;
; FIR_filter:fir|multiplied_data[0][23]   ; Lost fanout                                        ;
; FIR_filter:fir|multiplied_data[0][22]   ; Lost fanout                                        ;
; FIR_filter:fir|multiplied_data[0][21]   ; Lost fanout                                        ;
; FIR_filter:fir|multiplied_data[0][20]   ; Lost fanout                                        ;
; FIR_filter:fir|multiplied_data[0][19]   ; Lost fanout                                        ;
; FIR_filter:fir|multiplied_data[0][18]   ; Lost fanout                                        ;
; FIR_filter:fir|multiplied_data[0][17]   ; Lost fanout                                        ;
; FIR_filter:fir|multiplied_data[0][16]   ; Lost fanout                                        ;
; FIR_filter:fir|multiplied_data[0][15]   ; Lost fanout                                        ;
; FIR_filter:fir|multiplied_data[0][14]   ; Lost fanout                                        ;
; FIR_filter:fir|multiplied_data[0][13]   ; Lost fanout                                        ;
; FIR_filter:fir|multiplied_data[0][12]   ; Lost fanout                                        ;
; FIR_filter:fir|multiplied_data[0][11]   ; Lost fanout                                        ;
; FIR_filter:fir|multiplied_data[0][10]   ; Lost fanout                                        ;
; FIR_filter:fir|multiplied_data[0][9]    ; Lost fanout                                        ;
; FIR_filter:fir|multiplied_data[0][8]    ; Lost fanout                                        ;
; FIR_filter:fir|multiplied_data[0][7]    ; Lost fanout                                        ;
; FIR_filter:fir|multiplied_data[0][6]    ; Lost fanout                                        ;
; FIR_filter:fir|multiplied_data[0][5]    ; Lost fanout                                        ;
; FIR_filter:fir|multiplied_data[0][4]    ; Lost fanout                                        ;
; FIR_filter:fir|multiplied_data[0][3]    ; Lost fanout                                        ;
; FIR_filter:fir|multiplied_data[0][2]    ; Lost fanout                                        ;
; FIR_filter:fir|multiplied_data[0][1]    ; Lost fanout                                        ;
; FIR_filter:fir|multiplied_data[0][0]    ; Lost fanout                                        ;
; FIR_filter:fir|multiplied_data[1][25]   ; Lost fanout                                        ;
; FIR_filter:fir|multiplied_data[1][24]   ; Lost fanout                                        ;
; FIR_filter:fir|multiplied_data[1][23]   ; Lost fanout                                        ;
; FIR_filter:fir|multiplied_data[1][22]   ; Lost fanout                                        ;
; FIR_filter:fir|multiplied_data[1][21]   ; Lost fanout                                        ;
; FIR_filter:fir|multiplied_data[1][20]   ; Lost fanout                                        ;
; FIR_filter:fir|multiplied_data[1][19]   ; Lost fanout                                        ;
; FIR_filter:fir|multiplied_data[1][18]   ; Lost fanout                                        ;
; FIR_filter:fir|multiplied_data[1][17]   ; Lost fanout                                        ;
; FIR_filter:fir|multiplied_data[1][16]   ; Lost fanout                                        ;
; FIR_filter:fir|multiplied_data[1][15]   ; Lost fanout                                        ;
; FIR_filter:fir|multiplied_data[1][14]   ; Lost fanout                                        ;
; FIR_filter:fir|multiplied_data[1][13]   ; Lost fanout                                        ;
; FIR_filter:fir|multiplied_data[1][12]   ; Lost fanout                                        ;
; FIR_filter:fir|multiplied_data[1][11]   ; Lost fanout                                        ;
; FIR_filter:fir|multiplied_data[1][10]   ; Lost fanout                                        ;
; FIR_filter:fir|multiplied_data[1][9]    ; Lost fanout                                        ;
; FIR_filter:fir|multiplied_data[1][8]    ; Lost fanout                                        ;
; FIR_filter:fir|multiplied_data[1][7]    ; Lost fanout                                        ;
; FIR_filter:fir|multiplied_data[1][6]    ; Lost fanout                                        ;
; FIR_filter:fir|multiplied_data[1][5]    ; Lost fanout                                        ;
; FIR_filter:fir|multiplied_data[1][4]    ; Lost fanout                                        ;
; FIR_filter:fir|multiplied_data[1][3]    ; Lost fanout                                        ;
; FIR_filter:fir|multiplied_data[1][2]    ; Lost fanout                                        ;
; FIR_filter:fir|multiplied_data[1][1]    ; Lost fanout                                        ;
; FIR_filter:fir|multiplied_data[1][0]    ; Lost fanout                                        ;
; FIR_filter:fir|Add0~mac_pl[0][28]       ; Lost fanout                                        ;
; FIR_filter:fir|Add0~mac_pl[0][29]       ; Lost fanout                                        ;
; FIR_filter:fir|Add0~mac_pl[0][30]       ; Lost fanout                                        ;
; FIR_filter:fir|Add0~mac_pl[0][31]       ; Lost fanout                                        ;
; FIR_filter:fir|Add0~mac_pl[0][32]       ; Lost fanout                                        ;
; FIR_filter:fir|Add0~mac_pl[0][33]       ; Lost fanout                                        ;
; FIR_filter:fir|Add0~mac_pl[0][34]       ; Lost fanout                                        ;
; FIR_filter:fir|Add0~mac_pl[0][35]       ; Lost fanout                                        ;
; FIR_filter:fir|Add0~mac_pl[0][36]       ; Lost fanout                                        ;
; FIR_filter:fir|Add0~mac_pl[0][37]       ; Lost fanout                                        ;
; FIR_filter:fir|multiplied_data[15][26]  ; Merged with FIR_filter:fir|multiplied_data[15][27] ;
; FIR_filter:fir|filter_taps[0][0]        ; Merged with CIC_filter:cic|cic_data_ff[0]          ;
; IIR_filter:iir|input_register[0]        ; Merged with CIC_filter:cic|cic_data_ff[0]          ;
; Total Number of Removed Registers = 293 ;                                                    ;
+-----------------------------------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                     ;
+-----------------------------------+---------------------------+---------------------------------------------------------------------------------+
; Register name                     ; Reason for Removal        ; Registers Removed due to This Register                                          ;
+-----------------------------------+---------------------------+---------------------------------------------------------------------------------+
; FIR_filter:fir|filter_taps[0][11] ; Stuck at GND              ; FIR_filter:fir|filter_taps[1][11], FIR_filter:fir|filter_taps[2][11],           ;
;                                   ; due to stuck port data_in ; FIR_filter:fir|filter_taps[3][11], FIR_filter:fir|filter_taps[4][11],           ;
;                                   ;                           ; FIR_filter:fir|filter_taps[5][11], FIR_filter:fir|filter_taps[6][11],           ;
;                                   ;                           ; FIR_filter:fir|filter_taps[7][11], FIR_filter:fir|filter_taps[8][11],           ;
;                                   ;                           ; FIR_filter:fir|filter_taps[9][11], FIR_filter:fir|filter_taps[10][11],          ;
;                                   ;                           ; FIR_filter:fir|filter_taps[11][11], FIR_filter:fir|filter_taps[12][11],         ;
;                                   ;                           ; FIR_filter:fir|filter_taps[13][11], FIR_filter:fir|filter_taps[14][11],         ;
;                                   ;                           ; FIR_filter:fir|filter_taps[15][11], FIR_filter:fir|multiplied_data[1][27],      ;
;                                   ;                           ; FIR_filter:fir|multiplied_data[1][26], FIR_filter:fir|multiplied_data[2][27],   ;
;                                   ;                           ; FIR_filter:fir|multiplied_data[2][26], FIR_filter:fir|multiplied_data[3][27],   ;
;                                   ;                           ; FIR_filter:fir|multiplied_data[3][26], FIR_filter:fir|multiplied_data[4][27],   ;
;                                   ;                           ; FIR_filter:fir|multiplied_data[4][26], FIR_filter:fir|multiplied_data[5][27],   ;
;                                   ;                           ; FIR_filter:fir|multiplied_data[5][26], FIR_filter:fir|multiplied_data[6][27],   ;
;                                   ;                           ; FIR_filter:fir|multiplied_data[6][26], FIR_filter:fir|multiplied_data[7][27],   ;
;                                   ;                           ; FIR_filter:fir|multiplied_data[7][26], FIR_filter:fir|multiplied_data[8][27],   ;
;                                   ;                           ; FIR_filter:fir|multiplied_data[8][26], FIR_filter:fir|multiplied_data[9][27],   ;
;                                   ;                           ; FIR_filter:fir|multiplied_data[9][26], FIR_filter:fir|multiplied_data[10][27],  ;
;                                   ;                           ; FIR_filter:fir|multiplied_data[10][26], FIR_filter:fir|multiplied_data[11][27], ;
;                                   ;                           ; FIR_filter:fir|multiplied_data[11][26], FIR_filter:fir|multiplied_data[12][27], ;
;                                   ;                           ; FIR_filter:fir|multiplied_data[12][26], FIR_filter:fir|multiplied_data[13][27], ;
;                                   ;                           ; FIR_filter:fir|multiplied_data[13][26], FIR_filter:fir|multiplied_data[14][27], ;
;                                   ;                           ; FIR_filter:fir|multiplied_data[14][26], FIR_filter:fir|multiplied_data[0][27],  ;
;                                   ;                           ; FIR_filter:fir|multiplied_data[0][26], FIR_filter:fir|multiplied_data[0][25],   ;
;                                   ;                           ; FIR_filter:fir|multiplied_data[0][24], FIR_filter:fir|multiplied_data[0][23],   ;
;                                   ;                           ; FIR_filter:fir|multiplied_data[0][22], FIR_filter:fir|multiplied_data[0][21],   ;
;                                   ;                           ; FIR_filter:fir|multiplied_data[0][20]                                           ;
; FIR_filter:fir|filter_taps[0][10] ; Stuck at GND              ; FIR_filter:fir|filter_taps[1][10], FIR_filter:fir|filter_taps[2][10],           ;
;                                   ; due to stuck port data_in ; FIR_filter:fir|filter_taps[3][10], FIR_filter:fir|filter_taps[4][10],           ;
;                                   ;                           ; FIR_filter:fir|filter_taps[5][10], FIR_filter:fir|filter_taps[6][10],           ;
;                                   ;                           ; FIR_filter:fir|filter_taps[7][10], FIR_filter:fir|filter_taps[8][10],           ;
;                                   ;                           ; FIR_filter:fir|filter_taps[9][10], FIR_filter:fir|filter_taps[10][10],          ;
;                                   ;                           ; FIR_filter:fir|filter_taps[11][10], FIR_filter:fir|filter_taps[12][10],         ;
;                                   ;                           ; FIR_filter:fir|filter_taps[13][10], FIR_filter:fir|filter_taps[14][10],         ;
;                                   ;                           ; FIR_filter:fir|filter_taps[15][10]                                              ;
; FIR_filter:fir|filter_taps[0][9]  ; Stuck at GND              ; FIR_filter:fir|filter_taps[1][9], FIR_filter:fir|filter_taps[2][9],             ;
;                                   ; due to stuck port data_in ; FIR_filter:fir|filter_taps[3][9], FIR_filter:fir|filter_taps[4][9],             ;
;                                   ;                           ; FIR_filter:fir|filter_taps[5][9], FIR_filter:fir|filter_taps[6][9],             ;
;                                   ;                           ; FIR_filter:fir|filter_taps[7][9], FIR_filter:fir|filter_taps[8][9],             ;
;                                   ;                           ; FIR_filter:fir|filter_taps[9][9], FIR_filter:fir|filter_taps[10][9],            ;
;                                   ;                           ; FIR_filter:fir|filter_taps[11][9], FIR_filter:fir|filter_taps[12][9],           ;
;                                   ;                           ; FIR_filter:fir|filter_taps[13][9], FIR_filter:fir|filter_taps[14][9],           ;
;                                   ;                           ; FIR_filter:fir|filter_taps[15][9]                                               ;
; FIR_filter:fir|filter_taps[0][8]  ; Stuck at GND              ; FIR_filter:fir|filter_taps[1][8], FIR_filter:fir|filter_taps[2][8],             ;
;                                   ; due to stuck port data_in ; FIR_filter:fir|filter_taps[3][8], FIR_filter:fir|filter_taps[4][8],             ;
;                                   ;                           ; FIR_filter:fir|filter_taps[5][8], FIR_filter:fir|filter_taps[6][8],             ;
;                                   ;                           ; FIR_filter:fir|filter_taps[7][8], FIR_filter:fir|filter_taps[8][8],             ;
;                                   ;                           ; FIR_filter:fir|filter_taps[9][8], FIR_filter:fir|filter_taps[10][8],            ;
;                                   ;                           ; FIR_filter:fir|filter_taps[11][8], FIR_filter:fir|filter_taps[12][8],           ;
;                                   ;                           ; FIR_filter:fir|filter_taps[13][8], FIR_filter:fir|filter_taps[14][8],           ;
;                                   ;                           ; FIR_filter:fir|filter_taps[15][8]                                               ;
; FIR_filter:fir|filter_taps[0][7]  ; Stuck at GND              ; FIR_filter:fir|filter_taps[1][7], FIR_filter:fir|filter_taps[2][7],             ;
;                                   ; due to stuck port data_in ; FIR_filter:fir|filter_taps[3][7], FIR_filter:fir|filter_taps[4][7],             ;
;                                   ;                           ; FIR_filter:fir|filter_taps[5][7], FIR_filter:fir|filter_taps[6][7],             ;
;                                   ;                           ; FIR_filter:fir|filter_taps[7][7], FIR_filter:fir|filter_taps[8][7],             ;
;                                   ;                           ; FIR_filter:fir|filter_taps[9][7], FIR_filter:fir|filter_taps[10][7],            ;
;                                   ;                           ; FIR_filter:fir|filter_taps[11][7], FIR_filter:fir|filter_taps[12][7],           ;
;                                   ;                           ; FIR_filter:fir|filter_taps[13][7], FIR_filter:fir|filter_taps[14][7],           ;
;                                   ;                           ; FIR_filter:fir|filter_taps[15][7]                                               ;
; FIR_filter:fir|filter_taps[0][6]  ; Stuck at GND              ; FIR_filter:fir|filter_taps[1][6], FIR_filter:fir|filter_taps[2][6],             ;
;                                   ; due to stuck port data_in ; FIR_filter:fir|filter_taps[3][6], FIR_filter:fir|filter_taps[4][6],             ;
;                                   ;                           ; FIR_filter:fir|filter_taps[5][6], FIR_filter:fir|filter_taps[6][6],             ;
;                                   ;                           ; FIR_filter:fir|filter_taps[7][6], FIR_filter:fir|filter_taps[8][6],             ;
;                                   ;                           ; FIR_filter:fir|filter_taps[9][6], FIR_filter:fir|filter_taps[10][6],            ;
;                                   ;                           ; FIR_filter:fir|filter_taps[11][6], FIR_filter:fir|filter_taps[12][6],           ;
;                                   ;                           ; FIR_filter:fir|filter_taps[13][6], FIR_filter:fir|filter_taps[14][6],           ;
;                                   ;                           ; FIR_filter:fir|filter_taps[15][6]                                               ;
; FIR_filter:fir|filter_taps[0][5]  ; Stuck at GND              ; FIR_filter:fir|filter_taps[1][5], FIR_filter:fir|filter_taps[2][5],             ;
;                                   ; due to stuck port data_in ; FIR_filter:fir|filter_taps[3][5], FIR_filter:fir|filter_taps[4][5],             ;
;                                   ;                           ; FIR_filter:fir|filter_taps[5][5], FIR_filter:fir|filter_taps[6][5],             ;
;                                   ;                           ; FIR_filter:fir|filter_taps[7][5], FIR_filter:fir|filter_taps[8][5],             ;
;                                   ;                           ; FIR_filter:fir|filter_taps[9][5], FIR_filter:fir|filter_taps[10][5],            ;
;                                   ;                           ; FIR_filter:fir|filter_taps[11][5], FIR_filter:fir|filter_taps[12][5],           ;
;                                   ;                           ; FIR_filter:fir|filter_taps[13][5], FIR_filter:fir|filter_taps[14][5],           ;
;                                   ;                           ; FIR_filter:fir|filter_taps[15][5]                                               ;
; FIR_filter:fir|filter_taps[0][4]  ; Stuck at GND              ; FIR_filter:fir|filter_taps[1][4], FIR_filter:fir|filter_taps[2][4],             ;
;                                   ; due to stuck port data_in ; FIR_filter:fir|filter_taps[3][4], FIR_filter:fir|filter_taps[4][4],             ;
;                                   ;                           ; FIR_filter:fir|filter_taps[5][4], FIR_filter:fir|filter_taps[6][4],             ;
;                                   ;                           ; FIR_filter:fir|filter_taps[7][4], FIR_filter:fir|filter_taps[8][4],             ;
;                                   ;                           ; FIR_filter:fir|filter_taps[9][4], FIR_filter:fir|filter_taps[10][4],            ;
;                                   ;                           ; FIR_filter:fir|filter_taps[11][4], FIR_filter:fir|filter_taps[12][4],           ;
;                                   ;                           ; FIR_filter:fir|filter_taps[13][4], FIR_filter:fir|filter_taps[14][4],           ;
;                                   ;                           ; FIR_filter:fir|filter_taps[15][4]                                               ;
; FIR_filter:fir|filter_taps[0][3]  ; Stuck at GND              ; FIR_filter:fir|filter_taps[1][3], FIR_filter:fir|filter_taps[2][3],             ;
;                                   ; due to stuck port data_in ; FIR_filter:fir|filter_taps[3][3], FIR_filter:fir|filter_taps[4][3],             ;
;                                   ;                           ; FIR_filter:fir|filter_taps[5][3], FIR_filter:fir|filter_taps[6][3],             ;
;                                   ;                           ; FIR_filter:fir|filter_taps[7][3], FIR_filter:fir|filter_taps[8][3],             ;
;                                   ;                           ; FIR_filter:fir|filter_taps[9][3], FIR_filter:fir|filter_taps[10][3],            ;
;                                   ;                           ; FIR_filter:fir|filter_taps[11][3], FIR_filter:fir|filter_taps[12][3],           ;
;                                   ;                           ; FIR_filter:fir|filter_taps[13][3], FIR_filter:fir|filter_taps[14][3],           ;
;                                   ;                           ; FIR_filter:fir|filter_taps[15][3]                                               ;
; FIR_filter:fir|filter_taps[0][2]  ; Stuck at GND              ; FIR_filter:fir|filter_taps[1][2], FIR_filter:fir|filter_taps[2][2],             ;
;                                   ; due to stuck port data_in ; FIR_filter:fir|filter_taps[3][2], FIR_filter:fir|filter_taps[4][2],             ;
;                                   ;                           ; FIR_filter:fir|filter_taps[5][2], FIR_filter:fir|filter_taps[6][2],             ;
;                                   ;                           ; FIR_filter:fir|filter_taps[7][2], FIR_filter:fir|filter_taps[8][2],             ;
;                                   ;                           ; FIR_filter:fir|filter_taps[9][2], FIR_filter:fir|filter_taps[10][2],            ;
;                                   ;                           ; FIR_filter:fir|filter_taps[11][2], FIR_filter:fir|filter_taps[12][2],           ;
;                                   ;                           ; FIR_filter:fir|filter_taps[13][2], FIR_filter:fir|filter_taps[14][2],           ;
;                                   ;                           ; FIR_filter:fir|filter_taps[15][2]                                               ;
; FIR_filter:fir|filter_taps[0][1]  ; Stuck at GND              ; FIR_filter:fir|filter_taps[1][1], FIR_filter:fir|filter_taps[2][1],             ;
;                                   ; due to stuck port data_in ; FIR_filter:fir|filter_taps[3][1], FIR_filter:fir|filter_taps[4][1],             ;
;                                   ;                           ; FIR_filter:fir|filter_taps[5][1], FIR_filter:fir|filter_taps[6][1],             ;
;                                   ;                           ; FIR_filter:fir|filter_taps[7][1], FIR_filter:fir|filter_taps[8][1],             ;
;                                   ;                           ; FIR_filter:fir|filter_taps[9][1], FIR_filter:fir|filter_taps[10][1],            ;
;                                   ;                           ; FIR_filter:fir|filter_taps[11][1], FIR_filter:fir|filter_taps[12][1],           ;
;                                   ;                           ; FIR_filter:fir|filter_taps[13][1], FIR_filter:fir|filter_taps[14][1],           ;
;                                   ;                           ; FIR_filter:fir|filter_taps[15][1]                                               ;
+-----------------------------------+---------------------------+---------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 975   ;
; Number of registers using Synchronous Clear  ; 52    ;
; Number of registers using Synchronous Load   ; 55    ;
; Number of registers using Asynchronous Clear ; 727   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 181   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; CIC_filter:cic|altshift_taps:first_comb_mem_rtl_0|shift_taps_gev:auto_generated|dffe6                                                                                                                                                                                                                                           ; 40      ;
; CIC_filter:cic|altshift_taps:first_comb_mem_rtl_0|shift_taps_gev:auto_generated|cntr_23h:cntr5|counter_reg_bit3                                                                                                                                                                                                                 ; 1       ;
; CIC_filter:cic|altshift_taps:first_comb_mem_rtl_0|shift_taps_gev:auto_generated|cntr_23h:cntr5|counter_reg_bit2                                                                                                                                                                                                                 ; 1       ;
; CIC_filter:cic|altshift_taps:first_comb_mem_rtl_0|shift_taps_gev:auto_generated|cntr_23h:cntr5|counter_reg_bit1                                                                                                                                                                                                                 ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                 ; 3       ;
; sld_signaltap:Digital_filter_stp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                 ; 3       ;
; Total number of inverted registers = 8                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                    ;
+----------------------------------------------+-------------------------------------+------------+
; Register Name                                ; Megafunction                        ; Type       ;
+----------------------------------------------+-------------------------------------+------------+
; CIC_filter:cic|first_comb_mem[0..15][0..19]  ; CIC_filter:cic|first_comb_mem_rtl_0 ; SHIFT_TAPS ;
; CIC_filter:cic|second_comb_mem[0..15][0..19] ; CIC_filter:cic|first_comb_mem_rtl_0 ; SHIFT_TAPS ;
+----------------------------------------------+-------------------------------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |top|IIR_filter:iir|add_cast_4[4] ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |top|IIR_filter:iir|add_cast[4]   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+


+---------------------------------------------------------+
; Source assignments for sld_signaltap:Digital_filter_stp ;
+-----------------+-------+------+------------------------+
; Assignment      ; Value ; From ; To                     ;
+-----------------+-------+------+------------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                      ;
+-----------------+-------+------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CIC_filter:cic|altshift_taps:first_comb_mem_rtl_0|shift_taps_gev:auto_generated|altsyncram_oic1:altsyncram4 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for CIC_filter:cic|altshift_taps:first_comb_mem_rtl_0|shift_taps_gev:auto_generated|cntr_23h:cntr5 ;
+----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                    ;
+----------------+-------+------+---------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit1                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit2                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit3                                                                      ;
+----------------+-------+------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top ;
+-------------------+-------+-----------------------------------------+
; Parameter Name    ; Value ; Type                                    ;
+-------------------+-------+-----------------------------------------+
; INPUT_DATA_WIDTH  ; 16    ; Signed Integer                          ;
; OUTPUT_DATA_WIDTH ; 28    ; Signed Integer                          ;
; CIC_DATA_WIDTH    ; 20    ; Signed Integer                          ;
+-------------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IIR_filter:iir ;
+-------------------+------------------+----------------------+
; Parameter Name    ; Value            ; Type                 ;
+-------------------+------------------+----------------------+
; scaleconst1       ; 0111111000001111 ; Signed Binary        ;
; coeff_b1_section1 ; 0010000000000000 ; Signed Binary        ;
; coeff_b2_section1 ; 0100000000000000 ; Signed Binary        ;
; coeff_b3_section1 ; 0010000000000000 ; Signed Binary        ;
; coeff_a2_section1 ; 1001011110101111 ; Signed Binary        ;
; coeff_a3_section1 ; 0011000000110010 ; Signed Binary        ;
; scaleconst2       ; 0110101101010010 ; Signed Binary        ;
; coeff_b1_section2 ; 0010000000000000 ; Signed Binary        ;
; coeff_b2_section2 ; 0100000000000000 ; Signed Binary        ;
; coeff_b3_section2 ; 0010000000000000 ; Signed Binary        ;
; coeff_a2_section2 ; 1010011100110001 ; Signed Binary        ;
; coeff_a3_section2 ; 0001111110000100 ; Signed Binary        ;
+-------------------+------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:Digital_filter_stp            ;
+-------------------------------------------------+---------------------------+----------------+
; Parameter Name                                  ; Value                     ; Type           ;
+-------------------------------------------------+---------------------------+----------------+
; lpm_type                                        ; sld_signaltap             ; String         ;
; sld_node_info                                   ; 805334528                 ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0           ; String         ;
; SLD_IP_VERSION                                  ; 6                         ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                         ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                         ; Signed Integer ;
; sld_data_bits                                   ; 88                        ; Untyped        ;
; sld_trigger_bits                                ; 1                         ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                        ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                     ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                     ; Signed Integer ;
; sld_incremental_routing                         ; 1                         ; Untyped        ;
; sld_sample_depth                                ; 0                         ; Untyped        ;
; sld_segment_size                                ; 1                         ; Untyped        ;
; sld_ram_block_type                              ; AUTO                      ; Untyped        ;
; sld_state_bits                                  ; 11                        ; Untyped        ;
; sld_buffer_full_stop                            ; 1                         ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                         ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                         ; Signed Integer ;
; sld_trigger_level                               ; 1                         ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                         ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                         ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                         ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                         ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                         ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                  ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                         ; Untyped        ;
; sld_trigger_pipeline                            ; 0                         ; Untyped        ;
; sld_ram_pipeline                                ; 0                         ; Untyped        ;
; sld_counter_pipeline                            ; 0                         ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                         ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                      ; String         ;
; sld_inversion_mask_length                       ; 18                        ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000        ; Untyped        ;
; sld_power_up_trigger                            ; 0                         ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd ; String         ;
; sld_state_flow_use_generated                    ; 0                         ; Untyped        ;
; sld_current_resource_width                      ; 1                         ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                       ; Untyped        ;
; sld_storage_qualifier_bits                      ; 88                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                         ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                       ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                         ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                     ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                         ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                         ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                         ; Signed Integer ;
+-------------------------------------------------+---------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CIC_filter:cic|altshift_taps:first_comb_mem_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                             ;
+----------------+----------------+------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                          ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                          ;
; TAP_DISTANCE   ; 16             ; Untyped                                                          ;
; WIDTH          ; 40             ; Untyped                                                          ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                          ;
; CBXI_PARAMETER ; shift_taps_gev ; Untyped                                                          ;
+----------------+----------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                            ;
+----------------------------+---------------------------------------------------+
; Name                       ; Value                                             ;
+----------------------------+---------------------------------------------------+
; Number of entity instances ; 1                                                 ;
; Entity Instance            ; CIC_filter:cic|altshift_taps:first_comb_mem_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                 ;
;     -- TAP_DISTANCE        ; 16                                                ;
;     -- WIDTH               ; 40                                                ;
+----------------------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IIR_filter:iir"                                                                                                                                             ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                              ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; i_clk_enable ; Input ; Info     ; Stuck at VCC                                                                                                                                         ;
; i_iir_data   ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (12 bits) it drives.  Extra input bit(s) "i_iir_data[11..1]" will be connected to GND. ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CIC_filter:cic"                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                              ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; i_filter_en ; Input ; Info     ; Stuck at VCC                                                                                                                                         ;
; i_cic_data  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (12 bits) it drives.  Extra input bit(s) "i_cic_data[11..1]" will be connected to GND. ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIR_filter:fir"                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                              ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; i_filter_en ; Input ; Info     ; Stuck at VCC                                                                                                                                         ;
; i_fir_data  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (12 bits) it drives.  Extra input bit(s) "i_fir_data[11..1]" will be connected to GND. ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                        ;
+----------------+--------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name      ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+--------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; Digital_filter_stp ; 1                   ; 0                ; 0            ; 0        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+--------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 666                         ;
;     CLR               ; 654                         ;
;     ENA CLR           ; 4                           ;
;     plain             ; 8                           ;
; arriav_lcell_comb     ; 561                         ;
;     arith             ; 169                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 31                          ;
;         2 data inputs ; 75                          ;
;         5 data inputs ; 62                          ;
;     normal            ; 73                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 6                           ;
;         4 data inputs ; 66                          ;
;     shared            ; 319                         ;
;         0 data inputs ; 11                          ;
;         2 data inputs ; 42                          ;
;         3 data inputs ; 266                         ;
; arriav_mac            ; 26                          ;
; boundary_port         ; 101                         ;
; stratixv_ram_block    ; 40                          ;
;                       ;                             ;
; Max LUT depth         ; 11.10                       ;
; Average LUT depth     ; 4.72                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "Digital_filter_stp"                                                                                            ;
+------------------------+---------------+-----------+----------------------------------+-------------------+---------------------------------------+---------+
; Name                   ; Type          ; Status    ; Partition Name                   ; Netlist Type Used ; Actual Connection                     ; Details ;
+------------------------+---------------+-----------+----------------------------------+-------------------+---------------------------------------+---------+
; FPGA_CLK1_50           ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; FPGA_CLK1_50                          ; N/A     ;
; Digital_filter_stp|gnd ; post-fitting  ; connected ; sld_signaltap:Digital_filter_stp ; post-synthesis    ; sld_signaltap:Digital_filter_stp|~GND ; N/A     ;
; Digital_filter_stp|gnd ; post-fitting  ; connected ; sld_signaltap:Digital_filter_stp ; post-synthesis    ; sld_signaltap:Digital_filter_stp|~GND ; N/A     ;
; Digital_filter_stp|gnd ; post-fitting  ; connected ; sld_signaltap:Digital_filter_stp ; post-synthesis    ; sld_signaltap:Digital_filter_stp|~GND ; N/A     ;
; Digital_filter_stp|gnd ; post-fitting  ; connected ; sld_signaltap:Digital_filter_stp ; post-synthesis    ; sld_signaltap:Digital_filter_stp|~GND ; N/A     ;
; Digital_filter_stp|gnd ; post-fitting  ; connected ; sld_signaltap:Digital_filter_stp ; post-synthesis    ; sld_signaltap:Digital_filter_stp|~GND ; N/A     ;
; Digital_filter_stp|gnd ; post-fitting  ; connected ; sld_signaltap:Digital_filter_stp ; post-synthesis    ; sld_signaltap:Digital_filter_stp|~GND ; N/A     ;
; Digital_filter_stp|gnd ; post-fitting  ; connected ; sld_signaltap:Digital_filter_stp ; post-synthesis    ; sld_signaltap:Digital_filter_stp|~GND ; N/A     ;
; Digital_filter_stp|gnd ; post-fitting  ; connected ; sld_signaltap:Digital_filter_stp ; post-synthesis    ; sld_signaltap:Digital_filter_stp|~GND ; N/A     ;
; Digital_filter_stp|gnd ; post-fitting  ; connected ; sld_signaltap:Digital_filter_stp ; post-synthesis    ; sld_signaltap:Digital_filter_stp|~GND ; N/A     ;
; Digital_filter_stp|gnd ; post-fitting  ; connected ; sld_signaltap:Digital_filter_stp ; post-synthesis    ; sld_signaltap:Digital_filter_stp|~GND ; N/A     ;
; Digital_filter_stp|gnd ; post-fitting  ; connected ; sld_signaltap:Digital_filter_stp ; post-synthesis    ; sld_signaltap:Digital_filter_stp|~GND ; N/A     ;
; Digital_filter_stp|gnd ; post-fitting  ; connected ; sld_signaltap:Digital_filter_stp ; post-synthesis    ; sld_signaltap:Digital_filter_stp|~GND ; N/A     ;
; Digital_filter_stp|gnd ; post-fitting  ; connected ; sld_signaltap:Digital_filter_stp ; post-synthesis    ; sld_signaltap:Digital_filter_stp|~GND ; N/A     ;
; Digital_filter_stp|gnd ; post-fitting  ; connected ; sld_signaltap:Digital_filter_stp ; post-synthesis    ; sld_signaltap:Digital_filter_stp|~GND ; N/A     ;
; Digital_filter_stp|gnd ; post-fitting  ; connected ; sld_signaltap:Digital_filter_stp ; post-synthesis    ; sld_signaltap:Digital_filter_stp|~GND ; N/A     ;
; Digital_filter_stp|gnd ; post-fitting  ; connected ; sld_signaltap:Digital_filter_stp ; post-synthesis    ; sld_signaltap:Digital_filter_stp|~GND ; N/A     ;
; Digital_filter_stp|gnd ; post-fitting  ; connected ; sld_signaltap:Digital_filter_stp ; post-synthesis    ; sld_signaltap:Digital_filter_stp|~GND ; N/A     ;
; Digital_filter_stp|gnd ; post-fitting  ; connected ; sld_signaltap:Digital_filter_stp ; post-synthesis    ; sld_signaltap:Digital_filter_stp|~GND ; N/A     ;
; Digital_filter_stp|gnd ; post-fitting  ; connected ; sld_signaltap:Digital_filter_stp ; post-synthesis    ; sld_signaltap:Digital_filter_stp|~GND ; N/A     ;
; Digital_filter_stp|vcc ; post-fitting  ; connected ; sld_signaltap:Digital_filter_stp ; post-synthesis    ; sld_signaltap:Digital_filter_stp|~VCC ; N/A     ;
; Digital_filter_stp|vcc ; post-fitting  ; connected ; sld_signaltap:Digital_filter_stp ; post-synthesis    ; sld_signaltap:Digital_filter_stp|~VCC ; N/A     ;
; Digital_filter_stp|vcc ; post-fitting  ; connected ; sld_signaltap:Digital_filter_stp ; post-synthesis    ; sld_signaltap:Digital_filter_stp|~VCC ; N/A     ;
; Digital_filter_stp|vcc ; post-fitting  ; connected ; sld_signaltap:Digital_filter_stp ; post-synthesis    ; sld_signaltap:Digital_filter_stp|~VCC ; N/A     ;
; Digital_filter_stp|vcc ; post-fitting  ; connected ; sld_signaltap:Digital_filter_stp ; post-synthesis    ; sld_signaltap:Digital_filter_stp|~VCC ; N/A     ;
; Digital_filter_stp|vcc ; post-fitting  ; connected ; sld_signaltap:Digital_filter_stp ; post-synthesis    ; sld_signaltap:Digital_filter_stp|~VCC ; N/A     ;
; Digital_filter_stp|vcc ; post-fitting  ; connected ; sld_signaltap:Digital_filter_stp ; post-synthesis    ; sld_signaltap:Digital_filter_stp|~VCC ; N/A     ;
; Digital_filter_stp|vcc ; post-fitting  ; connected ; sld_signaltap:Digital_filter_stp ; post-synthesis    ; sld_signaltap:Digital_filter_stp|~VCC ; N/A     ;
; Digital_filter_stp|vcc ; post-fitting  ; connected ; sld_signaltap:Digital_filter_stp ; post-synthesis    ; sld_signaltap:Digital_filter_stp|~VCC ; N/A     ;
; Digital_filter_stp|vcc ; post-fitting  ; connected ; sld_signaltap:Digital_filter_stp ; post-synthesis    ; sld_signaltap:Digital_filter_stp|~VCC ; N/A     ;
; Digital_filter_stp|vcc ; post-fitting  ; connected ; sld_signaltap:Digital_filter_stp ; post-synthesis    ; sld_signaltap:Digital_filter_stp|~VCC ; N/A     ;
; Digital_filter_stp|vcc ; post-fitting  ; connected ; sld_signaltap:Digital_filter_stp ; post-synthesis    ; sld_signaltap:Digital_filter_stp|~VCC ; N/A     ;
; Digital_filter_stp|vcc ; post-fitting  ; connected ; sld_signaltap:Digital_filter_stp ; post-synthesis    ; sld_signaltap:Digital_filter_stp|~VCC ; N/A     ;
+------------------------+---------------+-----------+----------------------------------+-------------------+---------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
    Info: Processing started: Thu Dec 09 19:22:14 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Digital_filters -c Digital_filters
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file src/models/iir_filter.sv
    Info (12023): Found entity 1: IIR_filter File: D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/IIR_filter.sv Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file src/models/cic_filter.sv
    Info (12023): Found entity 1: CIC_filter File: D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/CIC_filter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/testbenches/tb.sv
    Info (12023): Found entity 1: tb File: D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/testbenches/tb.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/models/fir_filter.sv
    Info (12023): Found entity 1: FIR_filter File: D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/FIR_filter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file nco15bit/synthesis/nco15bit.v
    Info (12023): Found entity 1: nco15bit File: D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/synthesis/nco15bit.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file nco15bit/synthesis/submodules/asj_nco_mob_rw.v
    Info (12023): Found entity 1: asj_nco_mob_rw File: D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/synthesis/submodules/asj_nco_mob_rw.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco15bit/synthesis/submodules/asj_nco_isdr.v
    Info (12023): Found entity 1: asj_nco_isdr File: D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/synthesis/submodules/asj_nco_isdr.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco15bit/synthesis/submodules/asj_nco_apr_dxx.v
    Info (12023): Found entity 1: asj_nco_apr_dxx File: D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/synthesis/submodules/asj_nco_apr_dxx.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco15bit/synthesis/submodules/asj_dxx_g.v
    Info (12023): Found entity 1: asj_dxx_g File: D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/synthesis/submodules/asj_dxx_g.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nco15bit/synthesis/submodules/asj_dxx.v
    Info (12023): Found entity 1: asj_dxx File: D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/synthesis/submodules/asj_dxx.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco15bit/synthesis/submodules/asj_gal.v
    Info (12023): Found entity 1: asj_gal File: D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/synthesis/submodules/asj_gal.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file nco15bit/synthesis/submodules/asj_nco_as_m_cen.v
    Info (12023): Found entity 1: asj_nco_as_m_cen File: D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/synthesis/submodules/asj_nco_as_m_cen.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file nco15bit/synthesis/submodules/asj_altqmcpipe.v
    Info (12023): Found entity 1: asj_altqmcpipe File: D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/synthesis/submodules/asj_altqmcpipe.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nco15bit/synthesis/submodules/nco15bit_nco_ii_0.v
    Info (12023): Found entity 1: nco15bit_nco_ii_0 File: D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/synthesis/submodules/nco15bit_nco_ii_0.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file src/models/top.sv
    Info (12023): Found entity 1: top File: D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv Line: 1
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10034): Output port "ARDUINO_IO" at top.sv(20) has no driver File: D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv Line: 20
Warning (10034): Output port "ADC_CONVST" at top.sv(15) has no driver File: D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv Line: 15
Warning (10034): Output port "ADC_SCK" at top.sv(16) has no driver File: D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv Line: 16
Warning (10034): Output port "ADC_SDI" at top.sv(17) has no driver File: D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv Line: 17
Info (12128): Elaborating entity "FIR_filter" for hierarchy "FIR_filter:fir" File: D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv Line: 29
Info (12128): Elaborating entity "CIC_filter" for hierarchy "CIC_filter:cic" File: D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv Line: 37
Info (12128): Elaborating entity "IIR_filter" for hierarchy "IIR_filter:iir" File: D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv Line: 45
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "Digital_filter_stp"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.12.09.19:22:29 Progress: Loading sld24136505/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld24136505/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/db/ip/sld24136505/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/db/ip/sld24136505/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "CIC_filter:cic|first_comb_mem_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 16
        Info (286033): Parameter WIDTH set to 40
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
Info (12130): Elaborated megafunction instantiation "CIC_filter:cic|altshift_taps:first_comb_mem_rtl_0"
Info (12133): Instantiated megafunction "CIC_filter:cic|altshift_taps:first_comb_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "16"
    Info (12134): Parameter "WIDTH" = "40"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_gev.tdf
    Info (12023): Found entity 1: shift_taps_gev File: D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/db/shift_taps_gev.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_oic1.tdf
    Info (12023): Found entity 1: altsyncram_oic1 File: D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/db/altsyncram_oic1.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ejf.tdf
    Info (12023): Found entity 1: cntr_ejf File: D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/db/cntr_ejf.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23h.tdf
    Info (12023): Found entity 1: cntr_23h File: D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/db/cntr_23h.tdf Line: 27
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADC_CONVST" is stuck at GND File: D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv Line: 15
    Warning (13410): Pin "ADC_SCK" is stuck at GND File: D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv Line: 16
    Warning (13410): Pin "ADC_SDI" is stuck at GND File: D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv Line: 17
    Warning (13410): Pin "ARDUINO_IO[0]" is stuck at GND File: D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv Line: 20
    Warning (13410): Pin "ARDUINO_IO[1]" is stuck at GND File: D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv Line: 20
    Warning (13410): Pin "ARDUINO_IO[2]" is stuck at GND File: D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv Line: 20
    Warning (13410): Pin "ARDUINO_IO[3]" is stuck at GND File: D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv Line: 20
    Warning (13410): Pin "ARDUINO_IO[4]" is stuck at GND File: D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv Line: 20
    Warning (13410): Pin "ARDUINO_IO[5]" is stuck at GND File: D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv Line: 20
    Warning (13410): Pin "ARDUINO_IO[6]" is stuck at GND File: D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv Line: 20
    Warning (13410): Pin "ARDUINO_IO[7]" is stuck at GND File: D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv Line: 20
    Warning (13410): Pin "ARDUINO_IO[8]" is stuck at GND File: D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv Line: 20
    Warning (13410): Pin "ARDUINO_IO[9]" is stuck at GND File: D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv Line: 20
    Warning (13410): Pin "ARDUINO_IO[10]" is stuck at GND File: D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv Line: 20
    Warning (13410): Pin "ARDUINO_IO[11]" is stuck at GND File: D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv Line: 20
    Warning (13410): Pin "ARDUINO_IO[12]" is stuck at GND File: D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv Line: 20
    Warning (13410): Pin "ARDUINO_IO[13]" is stuck at GND File: D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv Line: 20
    Warning (13410): Pin "ARDUINO_IO[14]" is stuck at GND File: D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv Line: 20
    Warning (13410): Pin "ARDUINO_IO[15]" is stuck at GND File: D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv Line: 20
Info (17049): 64 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 22 assignments for entity "nco15bit" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity nco15bit -sip nco15bit/simulation/nco15bit.sip -library lib_nco15bit was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.1 -entity nco15bit -sip nco15bit/simulation/nco15bit.sip -library lib_nco15bit was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity nco15bit -sip nco15bit/simulation/nco15bit.sip -library lib_nco15bit was ignored
Warning (20013): Ignored 32 assignments for entity "nco15bit_nco_ii_0" -- entity does not exist in design
Info (35024): Successfully connected in-system debug instance "Digital_filter_stp" to all 33 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[1]" File: D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv Line: 12
    Warning (15610): No output dependent on input pin "SW[2]" File: D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv Line: 12
    Warning (15610): No output dependent on input pin "SW[3]" File: D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/top.sv Line: 12
Info (21057): Implemented 1600 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 96 output pins
    Info (21061): Implemented 1428 logic cells
    Info (21064): Implemented 40 RAM segments
    Info (21062): Implemented 26 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings
    Info: Peak virtual memory: 4969 megabytes
    Info: Processing ended: Thu Dec 09 19:22:44 2021
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:49


