# do state_cola.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 21:48:36 on Aug 26,2023
# vlog -work work state_cola.vo 
# -- Compiling module state_cola
# 
# Top level modules:
# 	state_cola
# End time: 21:48:36 on Aug 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 21:48:36 on Aug 26,2023
# vlog -work work Waveform.vwf.vt 
# -- Compiling module state_cola_vlg_sample_tst
# -- Compiling module state_cola_vlg_check_tst
# -- Compiling module state_cola_vlg_vec_tst
# 
# Top level modules:
# 	state_cola_vlg_vec_tst
# End time: 21:48:36 on Aug 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -do "state_cola.do" 
# Start time: 21:48:36 on Aug 26,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# //  ModelSim SE-64 10.4 Dec  3 2014 
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Refreshing F:/Git_Repository/FPGA_myself/RTL/state_mechine/simulation/qsim/work.state_cola_vlg_vec_tst
# Loading work.state_cola_vlg_vec_tst
# ** Error: (vsim-19) Failed to access library '220model_ver' at "220model_ver".
# 
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'sgate' at "sgate".
# 
# No such file or directory. (errno = ENOENT)
# Refreshing F:/Git_Repository/FPGA_myself/RTL/state_mechine/simulation/qsim/work.state_cola
# Loading work.state_cola
# Refreshing F:/Git_Repository/FPGA_myself/RTL/state_mechine/simulation/qsim/verilog_libs/cycloneiii_ver.cycloneiii_io_obuf
# Loading cycloneiii_ver.cycloneiii_io_obuf
# Refreshing F:/Git_Repository/FPGA_myself/RTL/state_mechine/simulation/qsim/verilog_libs/cycloneiii_ver.cycloneiii_io_ibuf
# Loading cycloneiii_ver.cycloneiii_io_ibuf
# Refreshing F:/Git_Repository/FPGA_myself/RTL/state_mechine/simulation/qsim/verilog_libs/cycloneiii_ver.cycloneiii_clkctrl
# Loading cycloneiii_ver.cycloneiii_clkctrl
# Refreshing F:/Git_Repository/FPGA_myself/RTL/state_mechine/simulation/qsim/verilog_libs/cycloneiii_ver.cycloneiii_mux41
# Loading cycloneiii_ver.cycloneiii_mux41
# Refreshing F:/Git_Repository/FPGA_myself/RTL/state_mechine/simulation/qsim/verilog_libs/cycloneiii_ver.cycloneiii_ena_reg
# Loading cycloneiii_ver.cycloneiii_ena_reg
# Refreshing F:/Git_Repository/FPGA_myself/RTL/state_mechine/simulation/qsim/verilog_libs/cycloneiii_ver.cycloneiii_lcell_comb
# Loading cycloneiii_ver.cycloneiii_lcell_comb
# Refreshing F:/Git_Repository/FPGA_myself/RTL/state_mechine/simulation/qsim/verilog_libs/altera_ver.dffeas
# Loading altera_ver.dffeas
# ** Error: (vsim-19) Failed to access library '220model_ver' at "220model_ver".
# 
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'sgate' at "sgate".
# 
# No such file or directory. (errno = ENOENT)
# Refreshing F:/Git_Repository/FPGA_myself/RTL/state_mechine/simulation/qsim/work.state_cola_vlg_sample_tst
# Loading work.state_cola_vlg_sample_tst
# ** Error: (vsim-19) Failed to access library '220model_ver' at "220model_ver".
# 
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'sgate' at "sgate".
# 
# No such file or directory. (errno = ENOENT)
# Refreshing F:/Git_Repository/FPGA_myself/RTL/state_mechine/simulation/qsim/work.state_cola_vlg_check_tst
# Loading work.state_cola_vlg_check_tst
# Refreshing F:/Git_Repository/FPGA_myself/RTL/state_mechine/simulation/qsim/verilog_libs/altera_ver.PRIM_GDFF_LOW
# Loading altera_ver.PRIM_GDFF_LOW
# Simulation passed !
# ** Note: $finish    : Waveform.vwf.vt(152)
#    Time: 1 us  Iteration: 0  Instance: /state_cola_vlg_vec_tst/tb_out
# End time: 21:48:38 on Aug 26,2023, Elapsed time: 0:00:02
# Errors: 6, Warnings: 1
