/*
 * Copyright 2013 Christian Hemp, Phytec Messtechnik GmbH
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */

#include <dt-bindings/sound/fsl-imx-audmux.h>
#include "imx6qdl-phytec-lcd-018.dtsi"

/ {
	aliases {
		ipu0 = &ipu1;
		rtc0 = &i2c_rtc;
	};

	chosen {
		linux,stdout-path = &uart4;
	};

	regulators {
		sound_1v8: regulator@2 {
			compatible = "regulator-fixed";
			reg = <2>;
			regulator-name = "i2s-audio-1v8";
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <1800000>;
		};

		sound_3v3: regulator@3 {
			compatible = "regulator-fixed";
			reg = <3>;
			regulator-name = "i2s-audio-3v3";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
		};

		reg_vcc_cam0: regulator@4 {
			compatible = "regulator-fixed";
			regulator-name = "VCC_CAM0";
			regulator-min-microvolt = <2800000>;
			regulator-max-microvolt = <2800000>;
		};
	};

	user_leds_pca9533: leds2 {
		compatible = "gpio-leds";
	};


	tlv320_mclk: oscillator {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <19200000>;
		clock-output-names = "tlv320-mclk";
	};

	phytec_mediabus: phytec_mediabus {
		compatible = "phytec,media-bus";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_cam0data
				&pinctrl_cam0clk
				&pinctrl_cam0switch>;

		#gpio-cells = <3>;
		#clock-cells = <1>;

		phytec,cam0_data_en-gpio = <&gpio5 20 GPIO_ACTIVE_LOW>;
		phytec,cam0_npwrdn-gpio  = <&gpio1 24 GPIO_ACTIVE_LOW>;

		/* clock setup part #1: setup clock parents */
		assigned-clocks =
		<&clks IMX6QDL_CLK_CKO1_SEL>,           /* camera0-clk-sel */
		<&clks IMX6QDL_CLK_CKO2_SEL>,           /* camera1-clk-sel */
		<&clks IMX6QDL_CLK_ESAI_SEL>,           /* esai-sel */
		<&clks IMX6QDL_CLK_CKO>,                /* ck01 */
		<&clks IMX6QDL_CLK_PLL4_AUDIO_DIV>;

		assigned-clock-parents =
		<&clks IMX6QDL_CLK_PLL4_AUDIO_DIV>,         /* camera0-clk-parent */
		<&clks IMX6QDL_CLK_ESAI_EXTAL>,         /* camera1-clk-parent */
		<&clks IMX6QDL_CLK_PLL4_AUDIO_DIV>,     /* esai-sel */
		<&clks IMX6QDL_CLK_CKO1>;

		assigned-clock-rates = <0>, <0>, <0>, <0>, <216000000>;

		/* clock setup part #2: select the clocks */
		clocks = <
			&clks IMX6QDL_CLK_CKO1  /* camera0-clk (cko) */
			&clks IMX6QDL_CLK_CKO2  /* camera1-clk (cko2) */
		>;
		clock-names = "camera0-clk", "camera1-clk";

		/* clock setup part #3: define output clocks */
		clock-output-names = "camera0-clk", "camera1-clk";

		color_shifter: sensor@0 {
			compatible = "phytec,color-shifter";

			phytec,shift = <4>;

			ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					cshift0_sink_ep0: endpoint {
						phytec,role = "sink";
						/* MEDIA_BUS_FMT_SGRBG12_1X12 */
						phytec,default-mbus-code = <0x3011>;
						remote-endpoint = <&mt9p031_ep>;
					};
				};

				port@1 {
					reg = <1>;
					cshift0_source_ep1: endpoint {
						phytec,role = "source";
					};
				};
			};
		};
	};

	sound {
		compatible = "simple-audio-card";
		simple-audio-card,name = "OnboardTLV320AIC3007";
		simple-audio-card,format = "i2s";
		simple-audio-card,bitclock-master = <&dailink_master>;
		simple-audio-card,frame-master = <&dailink_master>;
		simple-audio-card,widgets =
			"Microphone", "Mic Jack",
			"Line", "Line In",
			"Line", "Line Out",
			"Speaker", "Speaker",
			"Headphone", "Headphone Jack";
		simple-audio-card,routing =
			"Line Out", "LLOUT",
			"Line Out", "RLOUT",
			"Speaker", "SPOP",
			"Speaker", "SPOM",
			"Headphone Jack", "HPLOUT",
			"Headphone Jack", "HPROUT",
			"MIC3L", "Mic Jack",
			"MIC3R", "Mic Jack",
			"Mic Jack", "Mic Bias",
			"LINE1L", "Line In",
			"LINE1R", "Line In";

		simple-audio-card,cpu {
			sound-dai = <&ssi2>;
		};

		dailink_master: simple-audio-card,codec {
			sound-dai = <&codec>;
			clocks = <&tlv320_mclk>;
		};
	};

};

&audmux {
	status = "okay";

	ssi2 {
		fsl,audmux-port = <1>;
		fsl,port-config = <
			(IMX_AUDMUX_V2_PTCR_TFSDIR |
			IMX_AUDMUX_V2_PTCR_TFSEL(4) |
			IMX_AUDMUX_V2_PTCR_TCLKDIR |
			IMX_AUDMUX_V2_PTCR_TCSEL(4))
			IMX_AUDMUX_V2_PDCR_RXDSEL(4)
		>;
	};

	pins5 {
		fsl,audmux-port = <4>;
		fsl,port-config = <
			0x00000000
			IMX_AUDMUX_V2_PDCR_RXDSEL(1)
		>;
	};
};

&backlight {
	pwms = <&pwm1 0 5000000>;
	enable-gpios = <&gpio1 8 GPIO_ACTIVE_LOW>;
	status = "okay";
};

&can1 {
	status = "okay";
};

&fec {
	status = "okay";
};

&gpio_leds {
	user_led_gpio {
		label = "phyflex:user_led_gpio";
		gpios = <&gpio2 24 GPIO_ACTIVE_HIGH>;
		linux,default-trigger = "gpio";
	};
};

&hdmi {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hdmicec>;
	dc-i2c-bus = <&hdmi_ddc>;
	status = "okay";
};

&i2c2 {
	status = "okay";

	codec: tlv320@18 {
		compatible = "ti,tlv320aic3007";
		#sound-dai-cells = <0>;
		reg = <0x18>;
		ai3x-micbias-vg = <2>;

		AVDD-supply = <&sound_3v3>;
		IOVDD-supply = <&sound_3v3>;
		DRVDD-supply = <&sound_3v3>;
		DVDD-supply = <&sound_1v8>;
	};

        polytouch: edt-ft5x06@38 {
		compatible = "edt,edt-ft5406", "edt,edt-ft5x06";
		reg = <0x38>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_edt_ft5x06>;
		interrupt-parent = <&gpio7>;
		interrupts = <12 0>;
	};

	stmpe@41 {
		compatible = "st,stmpe811";
		reg = <0x41>;
		interrupts = <8 0x8>;
		interrupt-parent = <&gpio5>;

		stmpe_touchscreen {
			compatible = "st,stmpe-ts";
			st,sample-time = <4>;
			st,mod-12b = <1>;
			st,ref-sel = <0>;
			st,adc-freq = <1>;
			st,ave-ctrl = <1>;
			st,touch-det-delay = <2>;
			st,settling = <2>;
			st,fraction-z = <7>;
			st,i-drive = <1>;
		};
	};

	i2c_rtc:rtc@51 {
		compatible = "nxp,rtc8564";
		reg = <0x51>;
	};

	leddim: leddimmer@62 {
		compatible = "nxp,pca9533";
		gpio-controller;
		#gpio-cells = <2>;
		nxp,typecodes = <0xFF>;
		nxp,statecodes = <0x55>;
		reg = <0x62>;
	};

	adc@64 {
		compatible = "maxim,max1037";
		reg = <0x64>;
	};
};

&i2c3 {
	status = "okay";

	mt9p031: mt9p031@48 {
		compatible = "aptina,mt9p031";
		reg = <0x48>;

		vdd-supply = <&reg_vcc_cam0>;
		vdd_io-supply = <&reg_vcc_cam0>;
		vaa-supply = <&reg_vcc_cam0>;

		clocks = <&phytec_mediabus 0>;

		port {
			mt9p031_ep: endpoint {
				input-clock-frequency = <54000000>;
				pixel-clock-frequency = <54000000>;
				pclk-sample = <1>;
			};
		};
	};
};

&ipu1_csi0 {
	#address-cells = <1>;
	#size-cells = <0>;

	/* Parallel bus */
	csi0_ep: endpoint {
		bus-width = <8>;
		remote-endpoint = <&cshift0_source_ep1>;
	};
};

&ldb {
	status = "okay";

	lvds-channel@0 {
		status = "okay";
	};
};

&pcie {
	status = "okay";
};

&ssi2 {
	status = "okay";
};

&uart3 {
	status = "okay";
};

&uart4 {
	status = "okay";
};

&usbh1 {
	status = "okay";
};

&usbotg {
	status = "okay";
	dr_mode = "peripheral";
};

&usdhc2 {
	status = "okay";
};

&usdhc3 {
	status = "okay";
};

&user_leds_pca9533 {
	led1 {
		label = "red:user1";
		gpios = <&leddim 0 0>;
		linux,default-trigger = "none";
		default-state = "on";
	};

	led2 {
		label = "yellow:user2";
		gpios = <&leddim 1 0>;
		linux,default-trigger = "none";
		default-state = "on";
	};

	led3 {
		label = "yellow:user3";
		gpios = <&leddim 2 0>;
		linux,default-trigger = "none";
		default-state = "on";
	};

	led4 {
		label = "green:user4";
		gpios = <&leddim 3 0>;
		linux,default-trigger = "none";
		default-state = "on";
	};
};
