

================================================================
== Vitis HLS Report for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3'
================================================================
* Date:           Mon May 12 21:48:13 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        sparse_matrix_multiply_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.460 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        5|       69|  25.000 ns|  0.345 us|    5|   69|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_52_3  |        3|       67|         3|          2|          1|  1 ~ 33|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.46>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 6 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %col_ptr_B, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %i_2"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc51.0"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = load i7 %i_2"   --->   Operation 10 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = trunc i7 %i"   --->   Operation 11 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.59ns)   --->   "%icmp_ln52 = icmp_ult  i7 %i, i7 65" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:52]   --->   Operation 13 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 33, i64 17"   --->   Operation 14 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %for.inc51.0.for.end53_crit_edge.exitStub, void %for.inc51.0.split" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:52]   --->   Operation 15 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_2_cast13 = zext i7 %i"   --->   Operation 16 'zext' 'i_2_cast13' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%col_ptr_B_addr = getelementptr i32 %col_ptr_B, i64 0, i64 %i_2_cast13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 17 'getelementptr' 'col_ptr_B_addr' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (0.60ns)   --->   "%col_ptr_B_load = load i7 %col_ptr_B_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 18 'load' 'col_ptr_B_load' <Predicate = (icmp_ln52)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln54_3 = zext i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 19 'zext' 'zext_ln54_3' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.46ns)   --->   "%mul_ln54 = mul i15 %zext_ln54_3, i15 249" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 20 'mul' 'mul_ln54' <Predicate = (icmp_ln52)> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.59ns)   --->   "%icmp_ln54 = icmp_ult  i7 %i, i7 33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 21 'icmp' 'icmp_ln54' <Predicate = (icmp_ln52)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.70ns)   --->   "%add_ln54 = add i6 %empty, i6 31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 22 'add' 'add_ln54' <Predicate = (icmp_ln52)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.29ns)   --->   "%select_ln54 = select i1 %icmp_ln54, i6 %empty, i6 %add_ln54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 23 'select' 'select_ln54' <Predicate = (icmp_ln52)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %mul_ln54, i32 13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 24 'bitselect' 'tmp' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %tmp, void %arrayidx50.0.case.0, void %arrayidx50.0.case.1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 25 'br' 'br_ln54' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%or_ln52 = or i7 %i, i7 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:52]   --->   Operation 26 'or' 'or_ln52' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i7 %or_ln52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:52]   --->   Operation 27 'trunc' 'trunc_ln52' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.59ns)   --->   "%icmp_ln52_1 = icmp_ult  i7 %or_ln52, i7 65" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:52]   --->   Operation 28 'icmp' 'icmp_ln52_1' <Predicate = (icmp_ln52)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52_1, void %for.inc51.0.for.end53_crit_edge.exitStub, void %for.inc51.1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:52]   --->   Operation 29 'br' 'br_ln52' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln54_1 = zext i7 %or_ln52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 30 'zext' 'zext_ln54_1' <Predicate = (icmp_ln52 & icmp_ln52_1)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%col_ptr_B_addr_1 = getelementptr i32 %col_ptr_B, i64 0, i64 %zext_ln54_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 31 'getelementptr' 'col_ptr_B_addr_1' <Predicate = (icmp_ln52 & icmp_ln52_1)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (0.60ns)   --->   "%col_ptr_B_load_1 = load i7 %col_ptr_B_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 32 'load' 'col_ptr_B_load_1' <Predicate = (icmp_ln52 & icmp_ln52_1)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65> <RAM>
ST_1 : Operation 33 [1/1] (0.70ns)   --->   "%add_ln52 = add i7 %i, i7 2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:52]   --->   Operation 33 'add' 'add_ln52' <Predicate = (icmp_ln52 & icmp_ln52_1)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln52 = store i7 %add_ln52, i7 %i_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:52]   --->   Operation 34 'store' 'store_ln52' <Predicate = (icmp_ln52 & icmp_ln52_1)> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc51.0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:52]   --->   Operation 35 'br' 'br_ln52' <Predicate = (icmp_ln52 & icmp_ln52_1)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.46>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:52]   --->   Operation 36 'specloopname' 'specloopname_ln52' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 37 [1/2] (0.60ns)   --->   "%col_ptr_B_load = load i7 %col_ptr_B_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 37 'load' 'col_ptr_B_load' <Predicate = (icmp_ln52)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i6 %select_ln54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 38 'zext' 'zext_ln54' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%local_col_ptr_B_addr = getelementptr i32 %local_col_ptr_B, i64 0, i64 %zext_ln54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 39 'getelementptr' 'local_col_ptr_B_addr' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%local_col_ptr_B_1_addr = getelementptr i32 %local_col_ptr_B_1, i64 0, i64 %zext_ln54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 40 'getelementptr' 'local_col_ptr_B_1_addr' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.69ns)   --->   "%store_ln54 = store i32 %col_ptr_B_load, i6 %local_col_ptr_B_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 41 'store' 'store_ln54' <Predicate = (icmp_ln52 & !tmp)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx50.0.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 42 'br' 'br_ln54' <Predicate = (icmp_ln52 & !tmp)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.69ns)   --->   "%store_ln54 = store i32 %col_ptr_B_load, i6 %local_col_ptr_B_1_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 43 'store' 'store_ln54' <Predicate = (icmp_ln52 & tmp)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx50.0.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 44 'br' 'br_ln54' <Predicate = (icmp_ln52 & tmp)> <Delay = 0.00>
ST_2 : Operation 45 [1/2] (0.60ns)   --->   "%col_ptr_B_load_1 = load i7 %col_ptr_B_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 45 'load' 'col_ptr_B_load_1' <Predicate = (icmp_ln52 & icmp_ln52_1)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln54_4 = zext i7 %or_ln52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 46 'zext' 'zext_ln54_4' <Predicate = (icmp_ln52 & icmp_ln52_1)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.46ns)   --->   "%mul_ln54_1 = mul i15 %zext_ln54_4, i15 249" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 47 'mul' 'mul_ln54_1' <Predicate = (icmp_ln52 & icmp_ln52_1)> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.59ns)   --->   "%icmp_ln54_1 = icmp_ult  i7 %or_ln52, i7 33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 48 'icmp' 'icmp_ln54_1' <Predicate = (icmp_ln52 & icmp_ln52_1)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.70ns)   --->   "%add_ln54_1 = add i6 %trunc_ln52, i6 31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 49 'add' 'add_ln54_1' <Predicate = (icmp_ln52 & icmp_ln52_1)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.29ns)   --->   "%select_ln54_1 = select i1 %icmp_ln54_1, i6 %trunc_ln52, i6 %add_ln54_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 50 'select' 'select_ln54_1' <Predicate = (icmp_ln52 & icmp_ln52_1)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %mul_ln54_1, i32 13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 51 'bitselect' 'tmp_1' <Predicate = (icmp_ln52 & icmp_ln52_1)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %tmp_1, void %arrayidx50.1.case.0, void %arrayidx50.1.case.1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 52 'br' 'br_ln54' <Predicate = (icmp_ln52 & icmp_ln52_1)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 60 'ret' 'ret_ln0' <Predicate = (!icmp_ln52_1) | (!icmp_ln52)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.69>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln54_2 = zext i6 %select_ln54_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 53 'zext' 'zext_ln54_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%local_col_ptr_B_addr_1 = getelementptr i32 %local_col_ptr_B, i64 0, i64 %zext_ln54_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 54 'getelementptr' 'local_col_ptr_B_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%local_col_ptr_B_1_addr_1 = getelementptr i32 %local_col_ptr_B_1, i64 0, i64 %zext_ln54_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 55 'getelementptr' 'local_col_ptr_B_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.69ns)   --->   "%store_ln54 = store i32 %col_ptr_B_load_1, i6 %local_col_ptr_B_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 56 'store' 'store_ln54' <Predicate = (!tmp_1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx50.1.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 57 'br' 'br_ln54' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.69ns)   --->   "%store_ln54 = store i32 %col_ptr_B_load_1, i6 %local_col_ptr_B_1_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 58 'store' 'store_ln54' <Predicate = (tmp_1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx50.1.exit" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:54]   --->   Operation 59 'br' 'br_ln54' <Predicate = (tmp_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ col_ptr_B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ local_col_ptr_B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ local_col_ptr_B_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_2                      (alloca           ) [ 0100]
specinterface_ln0        (specinterface    ) [ 0000]
store_ln0                (store            ) [ 0000]
br_ln0                   (br               ) [ 0000]
i                        (load             ) [ 0000]
empty                    (trunc            ) [ 0000]
specpipeline_ln0         (specpipeline     ) [ 0000]
icmp_ln52                (icmp             ) [ 0110]
speclooptripcount_ln0    (speclooptripcount) [ 0000]
br_ln52                  (br               ) [ 0000]
i_2_cast13               (zext             ) [ 0000]
col_ptr_B_addr           (getelementptr    ) [ 0010]
zext_ln54_3              (zext             ) [ 0000]
mul_ln54                 (mul              ) [ 0000]
icmp_ln54                (icmp             ) [ 0000]
add_ln54                 (add              ) [ 0000]
select_ln54              (select           ) [ 0010]
tmp                      (bitselect        ) [ 0010]
br_ln54                  (br               ) [ 0000]
or_ln52                  (or               ) [ 0010]
trunc_ln52               (trunc            ) [ 0010]
icmp_ln52_1              (icmp             ) [ 0110]
br_ln52                  (br               ) [ 0000]
zext_ln54_1              (zext             ) [ 0000]
col_ptr_B_addr_1         (getelementptr    ) [ 0010]
add_ln52                 (add              ) [ 0000]
store_ln52               (store            ) [ 0000]
br_ln52                  (br               ) [ 0000]
specloopname_ln52        (specloopname     ) [ 0000]
col_ptr_B_load           (load             ) [ 0000]
zext_ln54                (zext             ) [ 0000]
local_col_ptr_B_addr     (getelementptr    ) [ 0000]
local_col_ptr_B_1_addr   (getelementptr    ) [ 0000]
store_ln54               (store            ) [ 0000]
br_ln54                  (br               ) [ 0000]
store_ln54               (store            ) [ 0000]
br_ln54                  (br               ) [ 0000]
col_ptr_B_load_1         (load             ) [ 0101]
zext_ln54_4              (zext             ) [ 0000]
mul_ln54_1               (mul              ) [ 0000]
icmp_ln54_1              (icmp             ) [ 0000]
add_ln54_1               (add              ) [ 0000]
select_ln54_1            (select           ) [ 0101]
tmp_1                    (bitselect        ) [ 0101]
br_ln54                  (br               ) [ 0000]
zext_ln54_2              (zext             ) [ 0000]
local_col_ptr_B_addr_1   (getelementptr    ) [ 0000]
local_col_ptr_B_1_addr_1 (getelementptr    ) [ 0000]
store_ln54               (store            ) [ 0000]
br_ln54                  (br               ) [ 0000]
store_ln54               (store            ) [ 0000]
br_ln54                  (br               ) [ 0000]
ret_ln0                  (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="col_ptr_B">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_ptr_B"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="local_col_ptr_B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_col_ptr_B"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="local_col_ptr_B_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_col_ptr_B_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i15.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="i_2_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="col_ptr_B_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="7" slack="0"/>
<pin id="62" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_ptr_B_addr/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="7" slack="0"/>
<pin id="67" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="0" slack="0"/>
<pin id="70" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="71" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="72" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="32" slack="1"/>
<pin id="73" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_ptr_B_load/1 col_ptr_B_load_1/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="col_ptr_B_addr_1_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="7" slack="0"/>
<pin id="79" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_ptr_B_addr_1/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="local_col_ptr_B_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="6" slack="0"/>
<pin id="87" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_col_ptr_B_addr/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="local_col_ptr_B_1_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="6" slack="0"/>
<pin id="94" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_col_ptr_B_1_addr/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="6" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="0"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/2 store_ln54/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="6" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/2 store_ln54/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="local_col_ptr_B_addr_1_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="6" slack="0"/>
<pin id="115" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_col_ptr_B_addr_1/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="local_col_ptr_B_1_addr_1_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="6" slack="0"/>
<pin id="122" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_col_ptr_B_1_addr_1/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln0_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="7" slack="0"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="i_load_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="7" slack="0"/>
<pin id="134" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="empty_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="7" slack="0"/>
<pin id="137" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="icmp_ln52_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="7" slack="0"/>
<pin id="141" dir="0" index="1" bw="7" slack="0"/>
<pin id="142" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="i_2_cast13_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="7" slack="0"/>
<pin id="147" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_2_cast13/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="zext_ln54_3_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="7" slack="0"/>
<pin id="152" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_3/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="mul_ln54_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="7" slack="0"/>
<pin id="156" dir="0" index="1" bw="9" slack="0"/>
<pin id="157" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln54/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="icmp_ln54_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="7" slack="0"/>
<pin id="162" dir="0" index="1" bw="7" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="add_ln54_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="6" slack="0"/>
<pin id="168" dir="0" index="1" bw="6" slack="0"/>
<pin id="169" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="select_ln54_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="6" slack="0"/>
<pin id="175" dir="0" index="2" bw="6" slack="0"/>
<pin id="176" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="15" slack="0"/>
<pin id="183" dir="0" index="2" bw="5" slack="0"/>
<pin id="184" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="or_ln52_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="7" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="trunc_ln52_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="7" slack="0"/>
<pin id="196" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln52/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="icmp_ln52_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="7" slack="0"/>
<pin id="200" dir="0" index="1" bw="7" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_1/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln54_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="7" slack="0"/>
<pin id="206" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_1/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="add_ln52_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="7" slack="0"/>
<pin id="211" dir="0" index="1" bw="3" slack="0"/>
<pin id="212" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln52_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="7" slack="0"/>
<pin id="217" dir="0" index="1" bw="7" slack="0"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="zext_ln54_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="6" slack="1"/>
<pin id="222" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="zext_ln54_4_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="7" slack="1"/>
<pin id="227" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_4/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="mul_ln54_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="7" slack="0"/>
<pin id="230" dir="0" index="1" bw="9" slack="0"/>
<pin id="231" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln54_1/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="icmp_ln54_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="7" slack="1"/>
<pin id="236" dir="0" index="1" bw="7" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54_1/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="add_ln54_1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="6" slack="1"/>
<pin id="241" dir="0" index="1" bw="6" slack="0"/>
<pin id="242" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54_1/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="select_ln54_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="6" slack="1"/>
<pin id="247" dir="0" index="2" bw="6" slack="0"/>
<pin id="248" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54_1/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="15" slack="0"/>
<pin id="254" dir="0" index="2" bw="5" slack="0"/>
<pin id="255" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln54_2_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="6" slack="1"/>
<pin id="261" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_2/3 "/>
</bind>
</comp>

<comp id="264" class="1005" name="i_2_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="7" slack="0"/>
<pin id="266" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="271" class="1005" name="icmp_ln52_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="1"/>
<pin id="273" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln52 "/>
</bind>
</comp>

<comp id="275" class="1005" name="col_ptr_B_addr_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="7" slack="1"/>
<pin id="277" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="col_ptr_B_addr "/>
</bind>
</comp>

<comp id="280" class="1005" name="select_ln54_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="6" slack="1"/>
<pin id="282" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln54 "/>
</bind>
</comp>

<comp id="285" class="1005" name="tmp_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="289" class="1005" name="or_ln52_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="7" slack="1"/>
<pin id="291" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="or_ln52 "/>
</bind>
</comp>

<comp id="295" class="1005" name="trunc_ln52_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="6" slack="1"/>
<pin id="297" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln52 "/>
</bind>
</comp>

<comp id="301" class="1005" name="icmp_ln52_1_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="1"/>
<pin id="303" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln52_1 "/>
</bind>
</comp>

<comp id="305" class="1005" name="col_ptr_B_addr_1_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="7" slack="1"/>
<pin id="307" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="col_ptr_B_addr_1 "/>
</bind>
</comp>

<comp id="310" class="1005" name="col_ptr_B_load_1_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="1"/>
<pin id="312" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="col_ptr_B_load_1 "/>
</bind>
</comp>

<comp id="316" class="1005" name="select_ln54_1_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="6" slack="1"/>
<pin id="318" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln54_1 "/>
</bind>
</comp>

<comp id="321" class="1005" name="tmp_1_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="1"/>
<pin id="323" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="34" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="74"><net_src comp="58" pin="3"/><net_sink comp="65" pin=2"/></net>

<net id="80"><net_src comp="0" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="34" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="82"><net_src comp="75" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="34" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="34" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="65" pin="7"/><net_sink comp="97" pin=1"/></net>

<net id="103"><net_src comp="83" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="109"><net_src comp="65" pin="7"/><net_sink comp="104" pin=1"/></net>

<net id="110"><net_src comp="90" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="116"><net_src comp="2" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="34" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="34" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="111" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="126"><net_src comp="118" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="131"><net_src comp="18" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="132" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="143"><net_src comp="132" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="24" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="148"><net_src comp="132" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="153"><net_src comp="132" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="36" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="132" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="38" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="135" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="40" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="160" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="135" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="166" pin="2"/><net_sink comp="172" pin=2"/></net>

<net id="185"><net_src comp="42" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="154" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="44" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="192"><net_src comp="132" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="46" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="197"><net_src comp="188" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="188" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="24" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="188" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="213"><net_src comp="132" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="48" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="209" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="220" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="232"><net_src comp="225" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="36" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="38" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="243"><net_src comp="40" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="234" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="239" pin="2"/><net_sink comp="244" pin=2"/></net>

<net id="256"><net_src comp="42" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="228" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="44" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="262"><net_src comp="259" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="267"><net_src comp="54" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="269"><net_src comp="264" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="270"><net_src comp="264" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="274"><net_src comp="139" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="58" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="283"><net_src comp="172" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="288"><net_src comp="180" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="188" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="294"><net_src comp="289" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="298"><net_src comp="194" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="300"><net_src comp="295" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="304"><net_src comp="198" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="75" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="313"><net_src comp="65" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="319"><net_src comp="244" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="324"><net_src comp="251" pin="3"/><net_sink comp="321" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: local_col_ptr_B | {2 3 }
	Port: local_col_ptr_B_1 | {2 3 }
 - Input state : 
	Port: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_52_3 : col_ptr_B | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		empty : 2
		icmp_ln52 : 2
		br_ln52 : 3
		i_2_cast13 : 2
		col_ptr_B_addr : 3
		col_ptr_B_load : 4
		zext_ln54_3 : 2
		mul_ln54 : 3
		icmp_ln54 : 2
		add_ln54 : 3
		select_ln54 : 4
		tmp : 4
		br_ln54 : 5
		or_ln52 : 2
		trunc_ln52 : 2
		icmp_ln52_1 : 2
		br_ln52 : 3
		zext_ln54_1 : 2
		col_ptr_B_addr_1 : 3
		col_ptr_B_load_1 : 4
		add_ln52 : 2
		store_ln52 : 3
	State 2
		local_col_ptr_B_addr : 1
		local_col_ptr_B_1_addr : 1
		store_ln54 : 2
		store_ln54 : 2
		mul_ln54_1 : 1
		select_ln54_1 : 1
		tmp_1 : 2
		br_ln54 : 3
	State 3
		local_col_ptr_B_addr_1 : 1
		local_col_ptr_B_1_addr_1 : 1
		store_ln54 : 2
		store_ln54 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|    mul   |    mul_ln54_fu_154   |    0    |    0    |    49   |
|          |   mul_ln54_1_fu_228  |    0    |    0    |    49   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln52_fu_139   |    0    |    0    |    10   |
|   icmp   |   icmp_ln54_fu_160   |    0    |    0    |    10   |
|          |  icmp_ln52_1_fu_198  |    0    |    0    |    10   |
|          |  icmp_ln54_1_fu_234  |    0    |    0    |    10   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln54_fu_166   |    0    |    0    |    13   |
|    add   |    add_ln52_fu_209   |    0    |    0    |    14   |
|          |   add_ln54_1_fu_239  |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|  select  |  select_ln54_fu_172  |    0    |    0    |    6    |
|          | select_ln54_1_fu_244 |    0    |    0    |    6    |
|----------|----------------------|---------|---------|---------|
|   trunc  |     empty_fu_135     |    0    |    0    |    0    |
|          |   trunc_ln52_fu_194  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   i_2_cast13_fu_145  |    0    |    0    |    0    |
|          |  zext_ln54_3_fu_150  |    0    |    0    |    0    |
|   zext   |  zext_ln54_1_fu_204  |    0    |    0    |    0    |
|          |   zext_ln54_fu_220   |    0    |    0    |    0    |
|          |  zext_ln54_4_fu_225  |    0    |    0    |    0    |
|          |  zext_ln54_2_fu_259  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
| bitselect|      tmp_fu_180      |    0    |    0    |    0    |
|          |     tmp_1_fu_251     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|    or    |    or_ln52_fu_188    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    0    |    0    |   190   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|col_ptr_B_addr_1_reg_305|    7   |
| col_ptr_B_addr_reg_275 |    7   |
|col_ptr_B_load_1_reg_310|   32   |
|       i_2_reg_264      |    7   |
|   icmp_ln52_1_reg_301  |    1   |
|    icmp_ln52_reg_271   |    1   |
|     or_ln52_reg_289    |    7   |
|  select_ln54_1_reg_316 |    6   |
|   select_ln54_reg_280  |    6   |
|      tmp_1_reg_321     |    1   |
|       tmp_reg_285      |    1   |
|   trunc_ln52_reg_295   |    6   |
+------------------------+--------+
|          Total         |   82   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_65 |  p0  |   2  |   7  |   14   ||    9    |
|  grp_access_fu_65 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_97 |  p0  |   2  |   6  |   12   ||    9    |
|  grp_access_fu_97 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_104 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_104 |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   166  ||  2.322  ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   190  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   54   |
|  Register |    -   |    -   |   82   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    2   |   82   |   244  |
+-----------+--------+--------+--------+--------+
