lib_name: bag_analog_ec
cell_name: res_ladder_core
pins: [ "out", "VSS", "VDD" ]
instances:
  RDUM:
    lib_name: BAG_prim
    cell_name: res_standard
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      BULK:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
  RCORE:
    lib_name: BAG_prim
    cell_name: res_standard
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "out"
        num_bits: 1
      BULK:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
  PIN3:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN2:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN4:
    lib_name: basic
    cell_name: iopin
    instpins: {}
