
---------- Begin Simulation Statistics ----------
final_tick                               572574288439500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  43884                       # Simulator instruction rate (inst/s)
host_mem_usage                                 880188                       # Number of bytes of host memory used
host_op_rate                                    98639                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   227.87                       # Real time elapsed on the host
host_tick_rate                               30609916                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      22477223                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006975                       # Number of seconds simulated
sim_ticks                                  6975185750                       # Number of ticks simulated
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            14                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          14                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     12                       # Number of float alu accesses
system.cpu.num_fp_insts                            12                       # number of float instructions
system.cpu.num_fp_register_reads                   22                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  10                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  18                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  2                       # number of times the integer registers were written
system.cpu.num_load_insts                           4                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         4     28.57%     28.57% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   2     14.29%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  2     14.29%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::MemRead                        2     14.29%     71.43% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     71.43% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   2     14.29%     85.71% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  2     14.29%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         14                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        69431                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        147339                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        35141                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          807                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted        40240                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        28174                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        35141                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         6967                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           45742                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            5129                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           60                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            196484                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           329222                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          807                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              19425                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1534304                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       469132                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22477209                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     13855775                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.622227                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.762348                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      9133593     65.92%     65.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       710193      5.13%     71.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       837274      6.04%     77.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       271704      1.96%     79.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       565234      4.08%     83.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       273361      1.97%     85.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       335601      2.42%     87.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       194511      1.40%     88.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1534304     11.07%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     13855775                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           21302588                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          320                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10363628                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               7651059                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass          637      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3034818     13.50%     13.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          658      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          328      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        47722      0.21%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5476750     24.37%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        11440      0.05%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      4002198     17.81%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       657061      2.92%     58.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        55633      0.25%     59.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      6993998     31.12%     90.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2195966      9.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22477209                       # Class of committed instruction
system.switch_cpus.commit.refs                9902658                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22477209                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.395035                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.395035                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      10099603                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23108607                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           721763                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2434186                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           6090                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        655682                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7786201                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1499                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2366773                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   572                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               45742                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1084100                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              12803276                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           116                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10473825                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           12180                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.003279                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1108078                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        33303                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.750793                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     13917444                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.674523                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.094452                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         10433789     74.97%     74.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           104904      0.75%     75.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           217222      1.56%     77.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           169420      1.22%     78.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           181851      1.31%     79.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           144225      1.04%     80.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           221569      1.59%     82.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            76187      0.55%     82.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2368277     17.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     13917444                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          35988437                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         19171785                       # number of floating regfile writes
system.switch_cpus.idleCycles                   32907                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          840                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            37005                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.658361                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10317243                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2366773                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          287935                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7789717                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            5                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2419023                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23042522                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7950470                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         4676                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      23134719                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           3498                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       3379630                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           6090                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       3387401                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        31560                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       609981                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          243                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       138630                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       167414                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          243                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          149                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          691                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28751065                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              22918297                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606883                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17448519                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.642847                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               22961306                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         21307537                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1345080                       # number of integer regfile writes
system.switch_cpus.ipc                       0.716828                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.716828                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        41140      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3237432     13.99%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          658      0.00%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         2696      0.01%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        47748      0.21%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5476989     23.67%     38.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        11440      0.05%     38.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      4002303     17.30%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       765416      3.31%     58.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        94625      0.41%     59.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      7186638     31.06%     90.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2272312      9.82%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23139397                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        22506761                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     44081589                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     21442284                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21671081                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1032618                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044626                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             677      0.07%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       120582     11.68%     11.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       267732     25.93%     37.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          88128      8.53%     46.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11456      1.11%     47.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       490738     47.52%     94.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        53305      5.16%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1624114                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     17147792                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1476013                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1936917                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23038663                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23139397                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         3859                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       565233                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          527                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         3539                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       280381                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     13917444                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.662618                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.482245                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      8489292     61.00%     61.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       705233      5.07%     66.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       741568      5.33%     71.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       632417      4.54%     75.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       901816      6.48%     82.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       703882      5.06%     87.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       775094      5.57%     93.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       468597      3.37%     96.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       499545      3.59%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     13917444                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.658696                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1084100                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    10                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        21670                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        93723                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7789717                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2419023                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10624984                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 13950351                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         3735879                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20390800                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         103631                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1019787                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1773943                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         12773                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      67938512                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       23064851                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     20906565                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2784355                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4364532                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles           6090                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       6371213                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           515685                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     36040349                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     21168637                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3994672                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             35201252                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            45954443                       # The number of ROB writes
system.switch_cpus.timesIdled                     361                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       113423                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         7024                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       228150                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           7024                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 572574288439500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              55265                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        23381                       # Transaction distribution
system.membus.trans_dist::CleanEvict            46050                       # Transaction distribution
system.membus.trans_dist::ReadExReq             22643                       # Transaction distribution
system.membus.trans_dist::ReadExResp            22643                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         55265                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       225247                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       225247                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 225247                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6482496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      6482496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6482496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             77908                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   77908    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               77908                       # Request fanout histogram
system.membus.reqLayer2.occupancy           254800500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          431110750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.2                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   6975185750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572574288439500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 572574288439500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 572574288439500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             83064                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        75050                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          116                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          111159                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            31663                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           31663                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           396                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        82668                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          908                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       341969                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                342877                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        32768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     10624000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               10656768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           72902                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1496384                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           187629                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.037436                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.189827                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 180605     96.26%     96.26% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7024      3.74%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             187629                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          165857500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         171492000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            591000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 572574288439500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           43                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        36776                       # number of demand (read+write) hits
system.l2.demand_hits::total                    36819                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           43                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        36776                       # number of overall hits
system.l2.overall_hits::total                   36819                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          351                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        77552                       # number of demand (read+write) misses
system.l2.demand_misses::total                  77908                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          351                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        77552                       # number of overall misses
system.l2.overall_misses::total                 77908                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     26841500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   7936581500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7963423000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     26841500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   7936581500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7963423000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          394                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       114328                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               114727                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          394                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       114328                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              114727                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.890863                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.678329                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.679073                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.890863                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.678329                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.679073                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 76471.509972                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 102338.837167                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102215.728808                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 76471.509972                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 102338.837167                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102215.728808                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               23381                       # number of writebacks
system.l2.writebacks::total                     23381                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          351                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        77552                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             77903                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          351                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        77552                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            77903                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     23331500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   7161061500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7184393000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     23331500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   7161061500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7184393000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.890863                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.678329                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.679029                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.890863                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.678329                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.679029                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 66471.509972                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 92338.837167                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92222.289257                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 66471.509972                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 92338.837167                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92222.289257                       # average overall mshr miss latency
system.l2.replacements                          72902                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        51669                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            51669                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        51669                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        51669                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          116                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              116                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          116                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          116                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         3553                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          3553                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         9020                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  9020                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        22642                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               22643                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2223064000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2223064000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        31662                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             31663                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.715116                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.715125                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98183.199364                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98178.863225                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        22642                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          22642                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1996644000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1996644000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.715116                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.715093                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88183.199364                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88183.199364                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           43                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 43                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          351                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              353                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     26841500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     26841500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          394                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            396                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.890863                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.891414                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 76471.509972                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76038.243626                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          351                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          351                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     23331500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     23331500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.890863                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.886364                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 66471.509972                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66471.509972                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        27756                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             27756                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        54910                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           54912                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   5713517500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5713517500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        82666                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         82668                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.664239                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.664247                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 104052.403934                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104048.614146                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        54910                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        54910                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   5164417500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5164417500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.664239                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.664223                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 94052.403934                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94052.403934                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 572574288439500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7703.239151                       # Cycle average of tags in use
system.l2.tags.total_refs                      171862                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     72902                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.357439                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              572567313254500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     144.690489                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.168277                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.973205                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    22.429795                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7534.977386                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.017662                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000119                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002738                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.919797                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.940337                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          729                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4773                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2615                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    537394                       # Number of tag accesses
system.l2.tags.data_accesses                   537394                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 572574288439500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        22464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      4963328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4986112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        22464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1496384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1496384                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          351                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        77552                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               77908                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        23381                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              23381                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             18351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             27526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3220559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    711569294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             714835730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        18351                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3220559                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3238910                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      214529627                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            214529627                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      214529627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            18351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            27526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3220559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    711569294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            929365358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     23381.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       351.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     77537.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000170655750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1406                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1406                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              158499                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              21981                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       77903                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      23381                       # Number of write requests accepted
system.mem_ctrls.readBursts                     77903                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    23381                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     15                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1646                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.64                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.22                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2494139000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  389440000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3954539000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32022.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50772.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    11699                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   16806                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 15.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.88                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 77903                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                23381                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   42076                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   15581                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   11529                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8691                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        72728                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     89.082389                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.141574                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    78.168475                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        62006     85.26%     85.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6565      9.03%     94.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2542      3.50%     97.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1133      1.56%     99.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          283      0.39%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          102      0.14%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           51      0.07%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           21      0.03%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           25      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        72728                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1406                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      55.383357                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     48.945169                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    113.058554                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1402     99.72%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.14%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1406                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1406                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.611664                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.579488                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.067131                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1020     72.55%     72.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               30      2.13%     74.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              263     18.71%     93.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               77      5.48%     98.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      0.85%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.07%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.07%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1406                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                4984832                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1494784                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4985792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1496384                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       714.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       214.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    714.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    214.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6974127500                       # Total gap between requests
system.mem_ctrls.avgGap                      68857.15                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        22464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      4962368                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1494784                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3220559.395138688851                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 711431663.307317733765                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 214300242.828658729792                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          351                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        77552                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        23381                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      8898250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   3945640750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 161801299750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     25351.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50877.36                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6920204.43                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    28.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            287899080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            152999220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           310340100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           69660900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     550102800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3118409580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         52416000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4541827680                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        651.140750                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    111113000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    232700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6631362500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            231457380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            123003540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           245780220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           52257420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     550102800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3099972930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         67907040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4370481330                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        626.575619                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    152084000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    232700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6590391500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 572567313253750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     6975175500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 572574288439500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1083696                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1083708                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1083696                       # number of overall hits
system.cpu.icache.overall_hits::total         1083708                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          404                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            406                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          404                       # number of overall misses
system.cpu.icache.overall_misses::total           406                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     28824500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     28824500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     28824500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     28824500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           14                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1084100                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1084114                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           14                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1084100                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1084114                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.142857                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000373                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000374                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.142857                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000373                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000374                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 71347.772277                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70996.305419                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 71347.772277                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70996.305419                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          116                       # number of writebacks
system.cpu.icache.writebacks::total               116                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          394                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          394                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          394                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          394                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     27895000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     27895000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     27895000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     27895000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000363                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000363                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000363                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000363                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 70799.492386                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70799.492386                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 70799.492386                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70799.492386                       # average overall mshr miss latency
system.cpu.icache.replacements                    116                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1083696                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1083708                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          404                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           406                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     28824500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     28824500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           14                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1084100                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1084114                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000373                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000374                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 71347.772277                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70996.305419                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          394                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          394                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     27895000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     27895000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000363                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000363                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 70799.492386                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70799.492386                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 572574288439500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.003376                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               46725                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               116                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            402.801724                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      572567313254500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000024                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.003352                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          280                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          271                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.546875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2168624                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2168624                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572574288439500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572574288439500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572574288439500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 572574288439500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572574288439500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572574288439500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 572574288439500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9241272                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9241275                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9254930                       # number of overall hits
system.cpu.dcache.overall_hits::total         9254933                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       169043                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         169046                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       172747                       # number of overall misses
system.cpu.dcache.overall_misses::total        172750                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  11894114667                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  11894114667                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  11894114667                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  11894114667                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9410315                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9410321                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9427677                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9427683                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017964                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017964                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.018323                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018324                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 70361.474104                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70360.225424                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 68852.800147                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68851.604440                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1916260                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             32180                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    59.548167                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        51669                       # number of writebacks
system.cpu.dcache.writebacks::total             51669                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        56001                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56001                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        56001                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56001                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       113042                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       113042                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       114328                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       114328                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   8388268167                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8388268167                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   8503740167                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8503740167                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.012013                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012013                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012127                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012127                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 74204.881080                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74204.881080                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 74380.205785                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74380.205785                       # average overall mshr miss latency
system.cpu.dcache.replacements                 113307                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            2                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      7021378                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7021380                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       137355                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        137357                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   9495084000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9495084000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7158733                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7158737                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.019187                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019187                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 69128.055040                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69127.048494                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        55975                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        55975                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        81380                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        81380                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   6021178500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6021178500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011368                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011368                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 73988.430818                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73988.430818                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2219894                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2219895                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        31688                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        31689                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2399030667                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2399030667                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2251582                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2251584                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014074                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014074                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 75707.859979                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75705.470889                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           26                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           26                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        31662                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        31662                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2367089667                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2367089667                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014062                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014062                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 74761.217453                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74761.217453                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        13658                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         13658                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         3704                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3704                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        17362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        17362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.213339                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.213339                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         1286                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1286                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    115472000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    115472000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.074070                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.074070                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 89791.601866                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 89791.601866                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 572574288439500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.012358                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8664985                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            113307                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.473519                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      572567313256500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.012357                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000012                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000012                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          137                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          633                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          253                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          18969697                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         18969697                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               572594867269000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  56039                       # Simulator instruction rate (inst/s)
host_mem_usage                                 908536                       # Number of bytes of host memory used
host_op_rate                                   124767                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   713.78                       # Real time elapsed on the host
host_tick_rate                               28830649                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000010                       # Number of instructions simulated
sim_ops                                      89056221                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.020579                       # Number of seconds simulated
sim_ticks                                 20578829500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       235208                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        470643                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       549482                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           28                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        15616                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       571543                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       439373                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       549482                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       110109                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          614456                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           27721                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         5550                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           2647931                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          2435438                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        15821                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             454061                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4571944                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          966                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1794235                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999999                       # Number of instructions committed
system.switch_cpus.commit.committedOps       66578998                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     40751060                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.633798                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.766328                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     26729432     65.59%     65.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2113667      5.19%     70.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2398941      5.89%     76.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1011867      2.48%     79.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1623400      3.98%     83.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       796420      1.95%     85.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       957127      2.35%     87.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       548262      1.35%     88.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4571944     11.22%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     40751060                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           60635765                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         9144                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          31819159                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              21764873                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        11104      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     11374500     17.08%     17.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        14727      0.02%     17.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          385      0.00%     17.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       257221      0.39%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          786      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       141999      0.21%     17.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     17.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         4944      0.01%     17.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         5205      0.01%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           32      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     15240856     22.89%     40.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     40.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp       256000      0.38%     41.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt           15      0.00%     41.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        31811      0.05%     41.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     41.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     11145042     16.74%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2022512      3.04%     60.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       187929      0.28%     61.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     19742361     29.65%     90.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6141569      9.22%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     66578998                       # Class of committed instruction
system.switch_cpus.commit.refs               28094371                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999999                       # Number of Instructions Simulated
system.switch_cpus.committedOps              66578998                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.371922                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.371922                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      29526050                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       69036498                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2147105                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7310117                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          31684                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1977821                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            22204132                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  5155                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             6680750                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1780                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              614456                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3133809                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              37715979                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          2979                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          192                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               31815121                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          221                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1440                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           63368                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.014929                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3243261                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       467094                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.773006                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     40992777                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.703172                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.099938                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         30436003     74.25%     74.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           306200      0.75%     74.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           610885      1.49%     76.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           751545      1.83%     78.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           551250      1.34%     79.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           433073      1.06%     80.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           658997      1.61%     82.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           247779      0.60%     82.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          6997045     17.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     40992777                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         102055311                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         54706839                       # number of floating regfile writes
system.switch_cpus.idleCycles                  164882                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        24503                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           525260                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.670395                       # Inst execution rate
system.switch_cpus.iew.exec_refs             29337653                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            6680750                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          928709                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      22229439                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           43                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          501                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      6841695                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     68656416                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      22656903                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        49555                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      68749542                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           9548                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       9856877                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          31684                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       9878470                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        88041                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1736089                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          128                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          784                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       464571                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       512197                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          784                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         8951                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        15552                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          85184619                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              68122655                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.610896                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          52038976                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.655164                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               68253980                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         63485402                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         6219886                       # number of integer regfile writes
system.switch_cpus.ipc                       0.728904                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.728904                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       134257      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12190570     17.72%     17.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        14868      0.02%     17.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           400      0.00%     17.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       279979      0.41%     18.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     18.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     18.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     18.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     18.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     18.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     18.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     18.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          841      0.00%     18.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     18.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       143227      0.21%     18.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     18.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         5175      0.01%     18.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         5375      0.01%     18.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     18.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     18.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           73      0.00%     18.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     18.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     18.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     18.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     15241417     22.15%     40.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     40.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp       256000      0.37%     41.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt           21      0.00%     41.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        31811      0.05%     41.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     11145329     16.20%     57.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     57.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     57.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     57.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2363606      3.44%     60.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       311574      0.45%     61.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     20303746     29.51%     90.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6370833      9.26%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       68799102                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        64033771                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    125497138                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     61076981                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     61884571                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             2869874                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.041714                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           19210      0.67%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            719      0.03%      0.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           364      0.01%      0.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       329876     11.49%     12.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       744113     25.93%     38.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     38.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     38.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     38.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     38.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     38.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     38.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     38.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     38.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     38.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     38.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     38.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     38.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     38.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     38.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     38.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         244727      8.53%     46.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         34350      1.20%     47.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1352758     47.14%     94.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       143757      5.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        7500948                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     55968703                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      7045674                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      8850028                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           68644799                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          68799102                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        11617                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2077416                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         4991                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        10651                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1297684                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     40992777                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.678323                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.484103                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     24802096     60.50%     60.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2151446      5.25%     65.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2190656      5.34%     71.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1856978      4.53%     75.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2696451      6.58%     82.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2154353      5.26%     87.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2306019      5.63%     93.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1376497      3.36%     96.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1458281      3.56%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     40992777                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.671599                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3134049                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   366                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        62260                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       277936                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     22229439                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      6841695                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31051284                       # number of misc regfile reads
system.switch_cpus.numCycles                 41157659                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        12079068                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61730478                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         194247                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3048200                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        3770499                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        109903                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     199529992                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       68846035                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     63877863                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8356511                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       12936680                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          31684                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      17476872                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          2147371                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    102322509                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     63476861                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          442                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           31                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          11926746                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           34                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            104352669                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           136988538                       # The number of ROB writes
system.switch_cpus.timesIdled                    1839                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       350966                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        18205                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       702164                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          18205                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  20578829500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             168293                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        75543                       # Transaction distribution
system.membus.trans_dist::CleanEvict           159665                       # Transaction distribution
system.membus.trans_dist::ReadExReq             67142                       # Transaction distribution
system.membus.trans_dist::ReadExResp            67142                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        168293                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       706078                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       706078                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 706078                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     19902592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     19902592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19902592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            235435                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  235435    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              235435                       # Request fanout histogram
system.membus.reqLayer2.occupancy           817345500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1297603250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  20578829500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  20578829500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  20578829500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  20578829500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            259709                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       232018                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2905                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          358696                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            91489                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           91489                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3137                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       256572                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         9179                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1044183                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1053362                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       386688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     32290304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               32676992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          242653                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4834752                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           593851                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.030658                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.172388                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 575645     96.93%     96.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  18206      3.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             593851                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          510462000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         522092997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4706997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  20578829500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1159                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       114604                       # number of demand (read+write) hits
system.l2.demand_hits::total                   115763                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1159                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       114604                       # number of overall hits
system.l2.overall_hits::total                  115763                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1978                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       233457                       # number of demand (read+write) misses
system.l2.demand_misses::total                 235435                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1978                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       233457                       # number of overall misses
system.l2.overall_misses::total                235435                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    163006000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  23532289000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      23695295000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    163006000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  23532289000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     23695295000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         3137                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       348061                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               351198                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3137                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       348061                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              351198                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.630539                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.670736                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.670377                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.630539                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.670736                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.670377                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 82409.504550                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 100799.243544                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100644.742710                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 82409.504550                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 100799.243544                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100644.742710                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               75543                       # number of writebacks
system.l2.writebacks::total                     75543                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1978                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       233457                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            235435                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1978                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       233457                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           235435                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    143226000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  21197719000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  21340945000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    143226000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  21197719000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  21340945000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.630539                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.670736                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.670377                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.630539                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.670736                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.670377                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 72409.504550                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 90799.243544                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90644.742710                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 72409.504550                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 90799.243544                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90644.742710                       # average overall mshr miss latency
system.l2.replacements                         242653                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       156475                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           156475                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       156475                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       156475                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2904                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2904                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2904                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2904                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        10760                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         10760                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        24347                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 24347                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        67142                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               67142                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   6599653000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6599653000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        91489                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             91489                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.733881                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.733881                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98293.959072                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98293.959072                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        67142                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          67142                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   5928233000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5928233000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.733881                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.733881                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88293.959072                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88293.959072                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1159                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1159                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1978                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1978                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    163006000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    163006000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3137                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3137                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.630539                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.630539                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 82409.504550                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82409.504550                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1978                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1978                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    143226000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    143226000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.630539                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.630539                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 72409.504550                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72409.504550                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        90257                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             90257                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       166315                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          166315                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  16932636000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  16932636000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       256572                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        256572                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.648220                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.648220                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 101810.636443                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101810.636443                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       166315                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       166315                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  15269486000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  15269486000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.648220                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.648220                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 91810.636443                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91810.636443                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  20578829500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                      744138                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    250845                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.966525                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     194.489495                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    22.730801                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7974.779703                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.023741                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002775                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.973484                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          713                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4843                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2550                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1646979                       # Number of tag accesses
system.l2.tags.data_accesses                  1646979                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  20578829500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       126592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     14941248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15067840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       126592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        126592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4834752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4834752                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1978                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       233457                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              235435                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        75543                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              75543                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      6151565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    726049458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             732201022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      6151565                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6151565                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      234938144                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            234938144                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      234938144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      6151565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    726049458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            967139166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     75541.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1978.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    233341.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000882211250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4584                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4584                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              486125                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              71065                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      235435                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      75543                       # Number of write requests accepted
system.mem_ctrls.readBursts                    235435                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    75543                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    116                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            17252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            17004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5194                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.42                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7172248750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1176595000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             11584480000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30478.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49228.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    49342                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   54834                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 20.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.59                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                235435                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                75543                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  126667                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   49894                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   34339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   24381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       206690                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     96.252668                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    77.748513                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   109.170039                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       175485     84.90%     84.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16552      8.01%     92.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8110      3.92%     96.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3546      1.72%     98.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1081      0.52%     99.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          403      0.19%     99.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          168      0.08%     99.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          120      0.06%     99.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1225      0.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       206690                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4584                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.338569                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     46.307684                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     82.475811                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          4548     99.21%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           22      0.48%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            6      0.13%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.04%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.02%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            2      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4584                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4584                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.481021                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.455248                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.950711                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3576     78.01%     78.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               75      1.64%     79.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              704     15.36%     95.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              197      4.30%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               29      0.63%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4584                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15060416                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    7424                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4835136                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15067840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4834752                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       731.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       234.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    732.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    234.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   20579708500                       # Total gap between requests
system.mem_ctrls.avgGap                      66177.38                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       126592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     14933824                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4835136                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 6151564.645598526113                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 725688698.669669270515                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 234956803.544147163630                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1978                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       233457                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        75543                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     61845000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  11522635000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 502309060250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     31266.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     49356.56                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6649313.11                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    33.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            826347900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            439206735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           932405460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          223295940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1624493520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       9061113300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        271859520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        13378722375                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        650.120668                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    629546500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    687180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  19262103000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            649432980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            345181815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           747772200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          171069840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1624493520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       8936487360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        376807680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        12851245395                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        624.488647                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    904473500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    687180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  18987176000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 572567313253750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    27554005000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 572594867269000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4213877                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4213889                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4213877                       # number of overall hits
system.cpu.icache.overall_hits::total         4213889                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4032                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4034                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4032                       # number of overall misses
system.cpu.icache.overall_misses::total          4034                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    236384999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    236384999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    236384999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    236384999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           14                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4217909                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4217923                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           14                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4217909                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4217923                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.142857                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000956                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000956                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.142857                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000956                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000956                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 58627.231895                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58598.165345                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 58627.231895                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58598.165345                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          803                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                16                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    50.187500                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3021                       # number of writebacks
system.cpu.icache.writebacks::total              3021                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          501                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          501                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          501                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          501                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3531                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3531                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3531                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3531                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    207890500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    207890500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    207890500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    207890500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000837                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000837                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000837                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000837                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 58875.814217                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58875.814217                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 58875.814217                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58875.814217                       # average overall mshr miss latency
system.cpu.icache.replacements                   3021                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4213877                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4213889                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4032                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4034                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    236384999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    236384999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           14                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4217909                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4217923                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000956                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000956                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 58627.231895                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58598.165345                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          501                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          501                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3531                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3531                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    207890500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    207890500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000837                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000837                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 58875.814217                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58875.814217                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 572594867269000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.016495                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4217422                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3533                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1193.722615                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      572567313254500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000070                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.016426                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000032                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000032                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          499                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8439379                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8439379                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572594867269000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572594867269000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572594867269000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 572594867269000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572594867269000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572594867269000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 572594867269000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     35289169                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35289172                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     35344060                       # number of overall hits
system.cpu.dcache.overall_hits::total        35344063                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       866168                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         866171                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       880469                       # number of overall misses
system.cpu.dcache.overall_misses::total        880472                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  55507025236                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  55507025236                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  55507025236                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  55507025236                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     36155337                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36155343                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     36224529                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36224535                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.023957                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.023957                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.024306                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024306                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 64083.440206                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64083.218251                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 63042.566219                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63042.351416                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7302403                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           74                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            122314                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    59.702103                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           37                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       208144                       # number of writebacks
system.cpu.dcache.writebacks::total            208144                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       408905                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       408905                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       408905                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       408905                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       457263                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       457263                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       462389                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       462389                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  33337868737                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  33337868737                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  33787451737                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  33787451737                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.012647                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012647                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012765                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012765                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 72907.426879                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72907.426879                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 73071.486858                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73071.486858                       # average overall mshr miss latency
system.cpu.dcache.replacements                 461368                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            2                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     26831331                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        26831333                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       742912                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        742914                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  46018423500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  46018423500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     27574243                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     27574247                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.026942                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026942                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 61943.303514                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61943.136756                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       408800                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       408800                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       334112                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       334112                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  23974156000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  23974156000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.012117                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012117                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 71754.848673                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71754.848673                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8457838                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8457839                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       123256                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       123257                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   9488601736                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9488601736                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8581094                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8581096                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014364                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014364                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 76982.879016                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76982.254444                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          105                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       123151                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       123151                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   9363712737                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9363712737                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014351                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014351                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 76034.402782                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76034.402782                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        54891                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         54891                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        14301                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        14301                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        69192                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        69192                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.206686                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.206686                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5126                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5126                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    449583000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    449583000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.074084                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.074084                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 87706.398751                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 87706.398751                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 572594867269000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.049160                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35806455                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            462392                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             77.437445                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      572567313256500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.049159                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000048                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000048                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          129                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          580                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          310                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          72911462                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         72911462                       # Number of data accesses

---------- End Simulation Statistics   ----------
