"/home/trinity/Downloads/efinity/2024.2/bin/efx_pgm" --source "/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_pnr/verilog_learnings.lbf" --dest "/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/outflow/verilog_learnings.hex" --device "T120F324" --family "Trion" --periph "/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/outflow/verilog_learnings.lpf" --interface_designer_settings "/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/outflow/verilog_learnings_or.ini" --enable_external_master_clock "off" --oscillator_clock_divider "DIV8" --active_capture_clk_edge "posedge" --spi_low_power_mode "on" --io_weak_pullup "on" --enable_roms "smart" --mode "active" --width "1" --release_tri_then_reset "on"