clk25M.vhd,vhdl,xil_defaultlib,../../../../BRAMtoVGA.srcs/sources_1/bd/clk25M/sim/clk25M.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
