### Verilog and cocoTB testbench
All generated verilog codes can be run by cocoTB in [cocoTB_as_testBench](https://github.com/midiareshadi/cocoTB_as_testBench) repository. There are two project folders named `dff` and `fa`, consisting of the Verilog and test bench codes in `hdl` and `test` folders. `hdl` folder includes Verilog file and `test` include cocoTB based test bench. To run test bench use:

```make```

command. 