#! /Users/fjpolo/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-31-g7e238e7ca)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/Users/fjpolo/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/Users/fjpolo/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/Users/fjpolo/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/Users/fjpolo/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/Users/fjpolo/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x7faa5381e2c0 .scope module, "testbench" "testbench" 2 32;
 .timescale -12 -12;
P_0x7faa5381e430 .param/l "ADDR_WIDTH" 0 2 35, +C4<00000000000000000000000000001010>;
P_0x7faa5381e470 .param/l "DATA_WIDTH" 0 2 34, +C4<00000000000000000000000000100000>;
P_0x7faa5381e4b0 .param/l "FULL_CLK" 0 2 55, +C4<0000000000000000000000000000000000000000000000000000000000001010>;
P_0x7faa5381e4f0 .param/l "HALF_CLK" 0 2 54, +C4<00000000000000000000000000000101>;
P_0x7faa5381e530 .param/l "MEM_DEPTH" 0 2 36, +C4<000000000000000000000000000000010000000000>;
v0x7faa53a13070_0 .var/i "addr", 31 0;
v0x7faa53a13130_0 .var "i_addrA", 9 0;
v0x7faa53a131d0_0 .var "i_addrB", 9 0;
v0x7faa53a13280_0 .var "i_clkA", 0 0;
v0x7faa53a13330_0 .var "i_clkB", 0 0;
v0x7faa53a13400_0 .var "i_dinA", 31 0;
v0x7faa53a134b0_0 .var "i_dinB", 31 0;
v0x7faa53a13560_0 .var "i_enA", 0 0;
v0x7faa53a13610_0 .var "i_enB", 0 0;
v0x7faa53a13740_0 .var "i_weA", 0 0;
v0x7faa53a137d0_0 .var "i_weB", 0 0;
v0x7faa53a13860_0 .net "o_doutA", 31 0, v0x7faa53a12cb0_0;  1 drivers
v0x7faa53a13910_0 .net "o_doutB", 31 0, v0x7faa53a12d60_0;  1 drivers
v0x7faa53a139c0_0 .var "test_data", 31 0;
S_0x7faa53805130 .scope module, "tdpbram" "wbTDPBRAM" 2 86, 3 31 0, S_0x7faa5381e2c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "i_clkA";
    .port_info 1 /INPUT 1 "i_enA";
    .port_info 2 /INPUT 1 "i_weA";
    .port_info 3 /INPUT 10 "i_addrA";
    .port_info 4 /INPUT 32 "i_dinA";
    .port_info 5 /OUTPUT 32 "o_doutA";
    .port_info 6 /INPUT 1 "i_clkB";
    .port_info 7 /INPUT 1 "i_enB";
    .port_info 8 /INPUT 1 "i_weB";
    .port_info 9 /INPUT 10 "i_addrB";
    .port_info 10 /INPUT 32 "i_dinB";
    .port_info 11 /OUTPUT 32 "o_doutB";
P_0x7faa538052a0 .param/l "ADDR_WIDTH" 0 3 33, +C4<00000000000000000000000000001010>;
P_0x7faa538052e0 .param/l "DATA_WIDTH" 0 3 32, +C4<00000000000000000000000000100000>;
P_0x7faa53805320 .param/l "MEM_DEPTH" 0 3 34, +C4<000000000000000000000000000000010000000000>;
L_0x7faa53a13a50 .functor AND 1, v0x7faa53a13560_0, v0x7faa53a13740_0, C4<1>, C4<1>;
L_0x7faa53a13ca0 .functor AND 1, L_0x7faa53a13a50, L_0x7faa53a13b80, C4<1>, C4<1>;
v0x7faa5381e570_0 .net *"_ivl_1", 0 0, L_0x7faa53a13a50;  1 drivers
v0x7faa53a12470_0 .net *"_ivl_2", 0 0, L_0x7faa53a13b80;  1 drivers
v0x7faa53a12520_0 .net "i_addrA", 9 0, v0x7faa53a13130_0;  1 drivers
v0x7faa53a125e0_0 .net "i_addrB", 9 0, v0x7faa53a131d0_0;  1 drivers
v0x7faa53a12690_0 .net "i_clkA", 0 0, v0x7faa53a13280_0;  1 drivers
v0x7faa53a12780_0 .net "i_clkB", 0 0, v0x7faa53a13330_0;  1 drivers
v0x7faa53a12830_0 .net "i_dinA", 31 0, v0x7faa53a13400_0;  1 drivers
v0x7faa53a128e0_0 .net "i_dinB", 31 0, v0x7faa53a134b0_0;  1 drivers
v0x7faa53a12990_0 .net "i_enA", 0 0, v0x7faa53a13560_0;  1 drivers
v0x7faa53a12aa0_0 .net "i_enB", 0 0, v0x7faa53a13610_0;  1 drivers
v0x7faa53a12b50_0 .net "i_weA", 0 0, v0x7faa53a13740_0;  1 drivers
v0x7faa53a12c00_0 .net "i_weB", 0 0, v0x7faa53a137d0_0;  1 drivers
v0x7faa53a12cb0_0 .var "o_doutA", 31 0;
v0x7faa53a12d60_0 .var "o_doutB", 31 0;
v0x7faa53a12e10_0 .net "port_a_writing_to_same_address", 0 0, L_0x7faa53a13ca0;  1 drivers
v0x7faa53a12eb0 .array "ram", 0 1023, 31 0;
E_0x7faa53820280 .event posedge, v0x7faa53a12780_0;
E_0x7faa5381e6a0 .event posedge, v0x7faa53a12690_0;
L_0x7faa53a13b80 .cmp/eq 10, v0x7faa53a13130_0, v0x7faa53a131d0_0;
    .scope S_0x7faa53805130;
T_0 ;
    %wait E_0x7faa5381e6a0;
    %load/vec4 v0x7faa53a12990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7faa53a12b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7faa53a12830_0;
    %load/vec4 v0x7faa53a12520_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7faa53a12eb0, 0, 4;
T_0.2 ;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7faa53805130;
T_1 ;
    %wait E_0x7faa5381e6a0;
    %load/vec4 v0x7faa53a12990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7faa53a12520_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7faa53a12eb0, 4;
    %assign/vec4 v0x7faa53a12cb0_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7faa53805130;
T_2 ;
    %wait E_0x7faa53820280;
    %load/vec4 v0x7faa53a12aa0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v0x7faa53a12c00_0;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7faa53a12e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.3, 8;
    %load/vec4 v0x7faa53a128e0_0;
    %load/vec4 v0x7faa53a125e0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7faa53a12eb0, 0, 4;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7faa53805130;
T_3 ;
    %wait E_0x7faa53820280;
    %load/vec4 v0x7faa53a12aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7faa53a125e0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7faa53a12eb0, 4;
    %assign/vec4 v0x7faa53a12d60_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7faa5381e2c0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faa53a13280_0, 0, 1;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x7faa53a13280_0;
    %inv;
    %store/vec4 v0x7faa53a13280_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x7faa5381e2c0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faa53a13330_0, 0, 1;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x7faa53a13330_0;
    %inv;
    %store/vec4 v0x7faa53a13330_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x7faa5381e2c0;
T_6 ;
    %vpi_call 2 75 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 76 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7faa5381e2c0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x7faa5381e2c0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faa53a13560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faa53a13740_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7faa53a13130_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7faa53a13400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faa53a13610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faa53a137d0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7faa53a131d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7faa53a134b0_0, 0;
    %delay 20, 0;
    %vpi_call 2 118 "$display", "---------------------------------------" {0 0 0};
    %vpi_call 2 119 "$display", "Starting Test Sequence for wbTDPBRAM" {0 0 0};
    %vpi_call 2 120 "$display", "---------------------------------------" {0 0 0};
    %vpi_call 2 123 "$display", "Time %0t: Test 1: Writing 0xdeadbeef to addr 0x001 via Port A", $time {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faa53a13560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faa53a13740_0, 0;
    %pushi/vec4 1, 0, 10;
    %assign/vec4 v0x7faa53a13130_0, 0;
    %pushi/vec4 3735928559, 0, 32;
    %assign/vec4 v0x7faa53a13400_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faa53a13740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faa53a13560_0, 0;
    %vpi_call 2 134 "$display", "Time %0t: Test 1: Reading from addr 0x001 via Port A", $time {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faa53a13560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faa53a13740_0, 0;
    %pushi/vec4 1, 0, 10;
    %assign/vec4 v0x7faa53a13130_0, 0;
    %delay 10, 0;
    %load/vec4 v0x7faa53a13860_0;
    %cmpi/ne 3735928559, 0, 32;
    %jmp/0xz  T_7.0, 6;
    %vpi_call 2 142 "$display", "Time %0t: FAIL: Write->Read from Port A at addr 0x%x failed. Read 0x%x instead of 0x%x", $time, v0x7faa53a13130_0, v0x7faa53a13860_0, 32'b11011110101011011011111011101111 {0 0 0};
    %vpi_call 2 143 "$finish" {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call 2 145 "$display", "Time %0t: PASS: Write->Read from Port A at addr 0x%x successful. Read 0x%x", $time, v0x7faa53a13130_0, v0x7faa53a13860_0 {0 0 0};
T_7.1 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faa53a13560_0, 0;
    %vpi_call 2 151 "$display", "---------------------------------------" {0 0 0};
    %vpi_call 2 154 "$display", "Time %0t: Test 2: Writing 0xdeadbeef to addr 0x002 via Port B", $time {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faa53a13610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faa53a137d0_0, 0;
    %pushi/vec4 2, 0, 10;
    %assign/vec4 v0x7faa53a131d0_0, 0;
    %pushi/vec4 3735928559, 0, 32;
    %assign/vec4 v0x7faa53a134b0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faa53a137d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faa53a13610_0, 0;
    %vpi_call 2 165 "$display", "Time %0t: Test 2: Reading from addr 0x001 via Port B", $time {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faa53a13610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faa53a137d0_0, 0;
    %pushi/vec4 2, 0, 10;
    %assign/vec4 v0x7faa53a131d0_0, 0;
    %delay 10, 0;
    %load/vec4 v0x7faa53a13910_0;
    %cmpi/ne 3735928559, 0, 32;
    %jmp/0xz  T_7.2, 6;
    %vpi_call 2 173 "$display", "Time %0t: FAIL: Write->Read from Port B at addr 0x%x failed. Read 0x%x instead of 0x%x", $time, v0x7faa53a131d0_0, v0x7faa53a13910_0, 32'b11011110101011011011111011101111 {0 0 0};
    %vpi_call 2 174 "$finish" {0 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call 2 176 "$display", "Time %0t: PASS: Write->Read from Port B at addr 0x%x successful. Read 0x%x", $time, v0x7faa53a131d0_0, v0x7faa53a13910_0 {0 0 0};
T_7.3 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faa53a13610_0, 0;
    %vpi_call 2 182 "$display", "---------------------------------------" {0 0 0};
    %vpi_call 2 185 "$display", "Time %0t: Test 3: Writing 0xdeadbeef to addr 0x003 via Port A", $time {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faa53a13560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faa53a13740_0, 0;
    %pushi/vec4 3, 0, 10;
    %assign/vec4 v0x7faa53a13130_0, 0;
    %pushi/vec4 3735928559, 0, 32;
    %assign/vec4 v0x7faa53a13400_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faa53a13740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faa53a13560_0, 0;
    %vpi_call 2 196 "$display", "Time %0t: Test 3: Reading from addr 0x003 via Port B", $time {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faa53a13610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faa53a137d0_0, 0;
    %pushi/vec4 3, 0, 10;
    %assign/vec4 v0x7faa53a131d0_0, 0;
    %delay 10, 0;
    %load/vec4 v0x7faa53a13910_0;
    %cmpi/ne 3735928559, 0, 32;
    %jmp/0xz  T_7.4, 6;
    %vpi_call 2 204 "$display", "Time %0t: FAIL: Write->Read from Port B at addr 0x%x failed. Read 0x%x instead of 0x%x", $time, v0x7faa53a131d0_0, v0x7faa53a13910_0, 32'b11011110101011011011111011101111 {0 0 0};
    %vpi_call 2 205 "$finish" {0 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call 2 207 "$display", "Time %0t: PASS: Write->Read from Port B at addr 0x%x successful. Read 0x%x", $time, v0x7faa53a131d0_0, v0x7faa53a13910_0 {0 0 0};
T_7.5 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faa53a13610_0, 0;
    %vpi_call 2 213 "$display", "---------------------------------------" {0 0 0};
    %vpi_call 2 216 "$display", "Time %0t: Test 4: Writing 0xdeadbeef to addr 0x004 via Port B", $time {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faa53a13610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faa53a137d0_0, 0;
    %pushi/vec4 4, 0, 10;
    %assign/vec4 v0x7faa53a131d0_0, 0;
    %pushi/vec4 3735928559, 0, 32;
    %assign/vec4 v0x7faa53a134b0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faa53a137d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faa53a13610_0, 0;
    %vpi_call 2 227 "$display", "Time %0t: Test 4: Reading from addr 0x004 via Port A", $time {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faa53a13560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faa53a13740_0, 0;
    %pushi/vec4 4, 0, 10;
    %assign/vec4 v0x7faa53a13130_0, 0;
    %delay 10, 0;
    %load/vec4 v0x7faa53a13860_0;
    %cmpi/ne 3735928559, 0, 32;
    %jmp/0xz  T_7.6, 6;
    %vpi_call 2 235 "$display", "Time %0t: FAIL: Write->Read from Port A at addr 0x%x failed. Read 0x%x instead of 0x%x", $time, v0x7faa53a13130_0, v0x7faa53a13860_0, 32'b11011110101011011011111011101111 {0 0 0};
    %vpi_call 2 236 "$finish" {0 0 0};
    %jmp T_7.7;
T_7.6 ;
    %vpi_call 2 238 "$display", "Time %0t: PASS: Write->Read from Port A at addr 0x%x successful. Read 0x%x", $time, v0x7faa53a13130_0, v0x7faa53a13860_0 {0 0 0};
T_7.7 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faa53a13560_0, 0;
    %vpi_call 2 244 "$display", "---------------------------------------" {0 0 0};
    %vpi_call 2 247 "$display", "Time %0t: Test 5: Iterating through all addresses (0 to %0d). Write Port A, Read Port B.", $time, 42'sb000000000000000000000000000000001111111111 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7faa53a13070_0, 0, 32;
T_7.8 ; Top of for-loop
    %load/vec4 v0x7faa53a13070_0;
    %pad/s 42;
    %cmpi/s 1024, 0, 42;
	  %jmp/0xz T_7.9, 5;
    %pushi/vec4 2863267840, 0, 32;
    %load/vec4 v0x7faa53a13070_0;
    %or;
    %store/vec4 v0x7faa53a139c0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faa53a13560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faa53a13740_0, 0;
    %load/vec4 v0x7faa53a13070_0;
    %pad/s 10;
    %assign/vec4 v0x7faa53a13130_0, 0;
    %load/vec4 v0x7faa53a139c0_0;
    %assign/vec4 v0x7faa53a13400_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faa53a13740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faa53a13560_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faa53a13610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faa53a137d0_0, 0;
    %load/vec4 v0x7faa53a13070_0;
    %pad/s 10;
    %assign/vec4 v0x7faa53a131d0_0, 0;
    %delay 10, 0;
    %load/vec4 v0x7faa53a13910_0;
    %load/vec4 v0x7faa53a139c0_0;
    %cmp/ne;
    %jmp/0xz  T_7.11, 6;
    %vpi_call 2 272 "$display", "Time %0t: FAIL: Port A Write -> Port B Read at addr 0x%x failed. Read 0x%x instead of expected 0x%x", $time, v0x7faa53a13070_0, v0x7faa53a13910_0, v0x7faa53a139c0_0 {0 0 0};
    %vpi_call 2 273 "$finish" {0 0 0};
T_7.11 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faa53a13610_0, 0;
T_7.10 ; for-loop step statement
    %load/vec4 v0x7faa53a13070_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faa53a13070_0, 0, 32;
    %jmp T_7.8;
T_7.9 ; for-loop exit label
    %vpi_call 2 281 "$display", "Time %0t: Test 5: All Port A Writes -> Port B Reads completed successfully for all addresses.", $time {0 0 0};
    %vpi_call 2 282 "$display", "---------------------------------------" {0 0 0};
    %vpi_call 2 285 "$display", "Time %0t: Test 6: Iterating through all addresses (0 to %0d). Write Port B, Read Port A.", $time, 42'sb000000000000000000000000000000001111111111 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7faa53a13070_0, 0, 32;
T_7.13 ; Top of for-loop
    %load/vec4 v0x7faa53a13070_0;
    %pad/s 42;
    %cmpi/s 1024, 0, 42;
	  %jmp/0xz T_7.14, 5;
    %pushi/vec4 2863267840, 0, 32;
    %load/vec4 v0x7faa53a13070_0;
    %or;
    %store/vec4 v0x7faa53a139c0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faa53a13610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faa53a137d0_0, 0;
    %load/vec4 v0x7faa53a13070_0;
    %pad/s 10;
    %assign/vec4 v0x7faa53a131d0_0, 0;
    %load/vec4 v0x7faa53a139c0_0;
    %assign/vec4 v0x7faa53a134b0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faa53a137d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faa53a13610_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faa53a13560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faa53a13740_0, 0;
    %load/vec4 v0x7faa53a13070_0;
    %pad/s 10;
    %assign/vec4 v0x7faa53a13130_0, 0;
    %delay 10, 0;
    %load/vec4 v0x7faa53a13860_0;
    %load/vec4 v0x7faa53a139c0_0;
    %cmp/ne;
    %jmp/0xz  T_7.16, 6;
    %vpi_call 2 310 "$display", "Time %0t: FAIL: Port A Write -> Port A Read at addr 0x%x failed. Read 0x%x instead of expected 0x%x", $time, v0x7faa53a13070_0, v0x7faa53a13860_0, v0x7faa53a139c0_0 {0 0 0};
    %vpi_call 2 311 "$finish" {0 0 0};
T_7.16 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faa53a13560_0, 0;
T_7.15 ; for-loop step statement
    %load/vec4 v0x7faa53a13070_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faa53a13070_0, 0, 32;
    %jmp T_7.13;
T_7.14 ; for-loop exit label
    %vpi_call 2 319 "$display", "Time %0t: Test 6: All Port A Writes -> Port B Reads completed successfully for all addresses.", $time {0 0 0};
    %vpi_call 2 320 "$display", "---------------------------------------" {0 0 0};
    %vpi_call 2 324 "$display", "Time %0t: Test 7: Writing 0xdeadbeef to addr 0x006 via Port A", $time {0 0 0};
    %vpi_call 2 325 "$display", "                    Writing 0xdeadb00b to addr 0x006 via Port B" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faa53a13560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faa53a13610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faa53a13740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faa53a137d0_0, 0;
    %pushi/vec4 1, 0, 10;
    %assign/vec4 v0x7faa53a13130_0, 0;
    %pushi/vec4 1, 0, 10;
    %assign/vec4 v0x7faa53a131d0_0, 0;
    %pushi/vec4 3735928559, 0, 32;
    %assign/vec4 v0x7faa53a13400_0, 0;
    %pushi/vec4 3735924747, 0, 32;
    %assign/vec4 v0x7faa53a134b0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faa53a13740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faa53a137d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faa53a13560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faa53a13610_0, 0;
    %vpi_call 2 342 "$display", "Time %0t: Test 1: Reading from addr 0x006 via Port A", $time {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faa53a13560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faa53a13740_0, 0;
    %pushi/vec4 1, 0, 10;
    %assign/vec4 v0x7faa53a13130_0, 0;
    %delay 10, 0;
    %load/vec4 v0x7faa53a13860_0;
    %cmpi/ne 3735928559, 0, 32;
    %jmp/0xz  T_7.18, 6;
    %vpi_call 2 350 "$display", "Time %0t: FAIL: Write->Read from Port A at addr 0x%x failed. Read 0x%x instead of 0x%x", $time, v0x7faa53a13130_0, v0x7faa53a13860_0, 32'b11011110101011011011111011101111 {0 0 0};
    %vpi_call 2 351 "$finish" {0 0 0};
    %jmp T_7.19;
T_7.18 ;
    %vpi_call 2 353 "$display", "Time %0t: PASS: Write->Read from Port A at addr 0x%x successful. Read 0x%x", $time, v0x7faa53a13130_0, v0x7faa53a13860_0 {0 0 0};
T_7.19 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faa53a13560_0, 0;
    %vpi_call 2 359 "$display", "---------------------------------------" {0 0 0};
    %vpi_call 2 366 "$display", "Time %0t: PASS: All tests completed.", $time {0 0 0};
    %vpi_call 2 367 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x7faa5381e2c0;
T_8 ;
    %delay 200000, 0;
    %vpi_call 2 373 "$display", "Time %0t: ERROR: Simulation timed out.", $time {0 0 0};
    %vpi_call 2 374 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "/Users/fjpolo/Workspace/FPGA_modules/wbTDPBRAM/test_rtl/simulation/icarus/wbTDPBRAM/../../../../rtl/wbTDPBRAM.v";
