$date
	Fri Oct 30 20:40:32 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ejercicio3 $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # enable $end
$var reg 1 $ j $end
$var reg 1 % k $end
$var reg 1 & reset $end
$scope module U1 $end
$var wire 1 ' D $end
$var wire 1 $ J $end
$var wire 1 % K $end
$var wire 1 ( a1 $end
$var wire 1 ) a2 $end
$var wire 1 " clk $end
$var wire 1 # enable $end
$var wire 1 * nK $end
$var wire 1 + nQ $end
$var wire 1 & reset $end
$var wire 1 ! Q $end
$scope module U6 $end
$var wire 1 ' D $end
$var wire 1 " clk $end
$var wire 1 # enable $end
$var wire 1 & reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1+
1*
0)
0(
0'
1&
0%
0$
0#
0"
0!
$end
#2
1"
#3
1'
1(
1#
0&
1$
#4
0"
#6
0(
1)
0+
1!
1"
#8
0"
#10
1"
#12
0"
#14
1"
#16
0"
#18
1"
#20
0"
#22
1"
#23
0$
#24
0"
#26
1"
#28
0"
#30
1"
#32
0"
#34
1"
#36
0"
#38
1"
#40
0"
#42
1"
#43
0'
0)
0*
1%
#44
0"
#46
1+
0!
1"
#48
0"
#50
1"
#52
0"
#54
1"
#56
0"
#58
1"
#60
0"
#62
1"
#63
1'
1(
1$
#64
0"
#66
0'
0(
0+
1!
1"
#68
0"
#70
1'
1(
1+
0!
1"
#72
0"
#74
0'
0(
0+
1!
1"
#76
0"
#78
1'
1(
1+
0!
1"
#80
0"
#82
0'
0(
0+
1!
1"
#84
0"
#86
1'
1(
1+
0!
1"
#88
0"
#90
0'
0(
0+
1!
1"
#92
0"
#93
0#
#94
1"
#96
0"
#98
1"
#100
0"
#102
1"
#103
1'
1(
1+
0!
1&
#104
0"
#106
1"
#108
0"
#109
