pane	clock	0	:zsh	1	:*	0	:/home/dpretet/workspace/clock-manager	1	zsh	:
pane	clock	1	:vim	0	:-	0	:/home/dpretet/workspace/clock-manager	1	vim	:vim env/generate_ip.py
pane	clock	2	:zsh	0	: 	0	:/home/dpretet/workspace/clock-manager/src/vlog/xilinx/xx_main_pll (deleted)	1	zsh	:
pane	memory	0	:zsh	0	:-	0	:/home/dpretet/workspace/quickmemory-ip	1	zsh	:
pane	memory	1	:vim	1	:*	0	:/home/dpretet/workspace/quickmemory-ip	1	vim	:vim cfgs/qmem_1port_aa_s5ea7_ctrl0_mm.xml cfgs/qmem_1port_aa_s5ea7_ctrl0_stream.xml cfgs/qmem_1port_aa_s5ea7_ctrl1_mm.xml cfgs/qmem_1port_aa_s5ea7_ctrl1_stream.xml cfgs/qmem_1port_aa_sram_mm.xml cfgs/qmem_1port_aa_sram_stream.xml cfgs/qmem_2ports_aa_s5ea7_ctrl0_mixed.xml cfgs/qmem_2ports_aa_s5ea7_ctrl0_mm.xml cfgs/qmem_2ports_aa_s5ea7_ctrl0_stream.xml cfgs/qmem_2ports_aa_sram_mixed.xml cfgs/qmem_2ports_aa_sram_mm.xml cfgs/qmem_2ports_aa_sram_stream.xml cfgs/qmem_3ports_aa_s5ea7_ctrl0_mixed.xml cfgs/qmem_3ports_aa_s5ea7_ctrl1_mixed.xml cfgs/qmem_3ports_aa_sram_mixed.xml
pane	pcie	0	:zsh	1	:*	0	:/home/dpretet/workspace/quickpcie_dev_env/ref_design_qplay/synthesis/altera/plda_xpressgx5-lp_gxea7k2f40c2/x8_gen2/vlog	1	zsh	:
pane	spr	0	:zsh	0	:-	0	:/home/dpretet	1	zsh	:
pane	spr	1	:vim	0	: 	0	:/home/dpretet/workspace/vivado_support	1	vim	:vim Makefile
pane	spr	2	:zsh	1	:*	0	:/home/dpretet	1	zsh	:
window	clock	0	1	:*	c33d,195x45,0,0,0
window	clock	1	0	:-	d1fe,187x39,0,0,1
window	clock	2	0	: 	d1ff,187x39,0,0,2
window	memory	0	0	:-	be44,159x34,0,0,7
window	memory	1	1	:*	be45,159x34,0,0,8
window	pcie	0	1	:*	c502,181x46,0,0,5
window	spr	0	0	:-	c500,181x46,0,0,3
window	spr	1	0	: 	c501,181x46,0,0,4
window	spr	2	1	:*	b483,165x32,0,0,6
state	memory	
