<<<<<<< HEAD
<<<<<<< HEAD
<<<<<<< HEAD
<<<<<<< HEAD
; Top Design: "project_system_lib:test_board_ideal_mixer:schematic"
; Netlisted using Hierarchy Policy: "Standard"

Options ResourceUsage=yes UseNutmegFormat=no EnableOptim=no TopDesignName="project_system_lib:test_board_ideal_mixer:schematic" DcopOutputNodeVoltages=yes DcopOutputPinCurrents=yes DcopOutputAllSweepPoints=no DcopOutputDcopType=0
Mixer:MIX1  Vin Vout Vosc SideBand=0 ImageRej=10 dB ConvGain=dbpolar(0,0) S11=polar(0,0) S22=polar(0,180) S33=0 GainCompType=0 ReferToInput=0 GainCompSat=5.0 dB GainComp=1.0 dB 
#uselib "ckt" , "OSCwPhNoise"
OSCwPhNoise:OSC1  Vosc Freq=Freq_osc P=dbmtow(0) Rout=50 Ohm PhaseNoise=list(10Hz,-20dB, 100Hz,-40dB, 1kHz,-50dB) 
Port:Term1  Vout 0 Num=1 Z=50 Ohm Noise=yes 
HB:HB1 MaxOrder=5 Freq[1]=Freq_in - Freq_osc Freq[2]=Freq_osc Freq[3]=Freq_in Order[1]=3 Order[2]=3 Order[3]=3 StatusLevel=2 HBSS_WSP=0 OutputPlan="HB1_Output" 

=======
; Top Design: "project_system_lib:Work_low_cost_VCO:schematic"
; Netlisted using Hierarchy Policy: "Standard"

Options ResourceUsage=yes UseNutmegFormat=no EnableOptim=no TopDesignName="project_system_lib:Work_low_cost_VCO:schematic" DcopOutputNodeVoltages=yes DcopOutputPinCurrents=yes DcopOutputAllSweepPoints=no DcopOutputDcopType=0
=======
; Top Design: "project_system_lib:test_s_param_ampli_LNA:schematic"
; Netlisted using Hierarchy Policy: "Standard"

Options ResourceUsage=yes UseNutmegFormat=no EnableOptim=no TopDesignName="project_system_lib:test_s_param_ampli_LNA:schematic" DcopOutputNodeVoltages=yes DcopOutputPinCurrents=yes DcopOutputAllSweepPoints=no DcopOutputDcopType=0
; Library Name: project_system_lib
; Cell Name: LNA_test_4
; View Name: schematic
define LNA_test_4 ( RF_in  RF_out  Vdd  GND ) 
;parameters 
#uselib "ckt" , "SnP"
SnP:SnP1  N__5 N__13 NumPorts=2 File="/users/guillois91/Documents/ECS_Projet_Transposition/fichier_s_parameter/GRF2070_2080_5V_70mA_25C.s2p" Type="touchstone" InterpMode="linear" InterpDom="" ExtrapMode="constant" Temp=27.0 CheckPassivity=0 
C:C1  RF_in N__5 C=47 pF 
C:C2  Vdd GND C=0.1 uF 
L:L1  Vdd N__13 L=22 nH Noise=yes  
C:C3  N__13 RF_out C=4.7 pF 
end LNA_test_4

Port:Term1  N__7 0 Num=1 Z=50 Ohm Noise=yes 
Port:Term2  N__9 0 Num=2 Z=50 Ohm Noise=yes 
V_Source:SRC1  N__5 0 Type="V_DC" Vdc=1.0 V SaveCurrent=1 
LNA_test_4:X1  N__7 N__9 N__5 0 
S_Param:SP1 CalcS=yes CalcY=no CalcZ=no GroupDelayAperture=1e-4 FreqConversion=no FreqConversionPort=1 StatusLevel=2 CalcNoise=no SortNoise=0 BandwidthForNoise=1.0 Hz DevOpPtLevel=0 \
SweepVar="freq" SweepPlan="SP1_stim" OutputPlan="SP1_Output" 

SweepPlan: SP1_stim Start=0.5 GHz Stop=1.2 GHz Step=5 MHz 
>>>>>>> de706ab3e653e85fca68e934829096423da85781
=======
; Top Design: "project_system_lib:TEST_FILTRE_AFS:schematic"
; Netlisted using Hierarchy Policy: "Standard"
=======
; Top Design: "project_system_lib:test_FilterUP:schematic"
; Netlisted using Hierarchy Policy: "Standard"

Options ResourceUsage=yes UseNutmegFormat=no EnableOptim=no TopDesignName="project_system_lib:test_FilterUP:schematic" DcopOutputNodeVoltages=yes DcopOutputPinCurrents=yes DcopOutputAllSweepPoints=no DcopOutputDcopType=0
; Library Name: project_system_lib
; Cell Name: Filter UP
; View Name: schematic
define "Filter#20UP" ( P1  P2 ) 
parameters  Z1=50  Z2=50 
#uselib "ckt" , "BPF_Chebyshev"
BPF_Chebyshev:BPF1  P1 P2 Fcenter=2.436 GHz BWpass=72 MHz Apass=1 dB Ripple=3 dB BWstop=96 MHz Astop=30 dB StopType="open" MaxRej=35 dB N=0 IL=3.5 dB Qu=1E308 Z1=Z1 Ohm Z2=Z2 Ohm 
end "Filter#20UP"

"Filter#20UP":X1  N__0 N__1 Z1=50 tune{ 1 to 150 by 0.5 } Z2=50 tune{ 1 to 150 by 0.5 } 
Port:Term1  N__0 0 Num=1 Z=50 Ohm Noise=yes 
Port:Term2  N__1 0 Num=2 Z=50 Ohm Noise=yes 
S_Param:SP1 CalcS=yes CalcY=no CalcZ=no GroupDelayAperture=1e-4 FreqConversion=no FreqConversionPort=1 StatusLevel=2 CalcNoise=no SortNoise=0 BandwidthForNoise=1.0 Hz DevOpPtLevel=0 \
SweepVar="freq" SweepPlan="SP1_stim" OutputPlan="SP1_Output" 

SweepPlan: SP1_stim Start=2.2 GHz Stop=2.6 GHz Lin=401 
>>>>>>> e4e36da36e427fbb9fdd7a1db57953c7ba05dc39

Options ResourceUsage=yes UseNutmegFormat=no EnableOptim=no TopDesignName="project_system_lib:TEST_FILTRE_AFS:schematic" DcopOutputNodeVoltages=yes DcopOutputPinCurrents=yes DcopOutputAllSweepPoints=no DcopOutputDcopType=0
; Library Name: project_system_lib
; Cell Name: SYMB_Filtre_AFS869S3
; View Name: schematic
define SYMB_Filtre_AFS869S3 ( P1  P2 ) 
;parameters 
#uselib "ckt" , "BPF_Chebyshev"
BPF_Chebyshev:BPF1  P1 P2 Fcenter=869 MHz BWpass=8 MHz Apass=3 dB Ripple=1.5 dB BWstop=24 MHz Astop=40 dB StopType="open" MaxRej=55 dB N=0 IL=4.5 dB Qu=1E308 Z1=50 Ohm tune{ 25 Ohm to 100 Ohm by 5 Ohm } Z2=50 Ohm tune{ 25 Ohm to 100 Ohm by 5 Ohm } 
end SYMB_Filtre_AFS869S3

Port:TermG1  N__7 0 Num=1 Z=50 Ohm Noise=yes 
Port:TermG2  N__6 0 Num=2 Z=50 Ohm Noise=yes 
S_Param:SP1 CalcS=yes CalcY=no CalcZ=no GroupDelayAperture=1e-4 FreqConversion=no FreqConversionPort=1 StatusLevel=2 CalcNoise=no SortNoise=0 BandwidthForNoise=1.0 Hz DevOpPtLevel=0 SPSS_WSP=yes \
SweepVar="freq" SweepPlan="SP1_stim" OutputPlan="SP1_Output" 

SweepPlan: SP1_stim Step=100 kHz Center=869 MHz Span=100 MHz 
>>>>>>> 89a7c908a5e3472068e6513191b615e1ebedf82a

freq_VCO=650
freq_Quartz=1

DefaultRIn=0
DefaultROut=0
DefaultRTemp=270
HB:HB1 MaxOrder=4 Freq[1]=1.0 GHz Freq[2]=650 MHz Order[1]=1 Order[2]=1 StatusLevel=2 HBSS_WSP=0 OutputPlan="HB1_Output" 

>>>>>>> dff078e2496dac9cddaeeca5514d115cd04641d0
OutputPlan:HB1_Output \
      Type="Output" \
      UseNodeNestLevel=yes \
      NodeNestLevel=2 \
      UseEquationNestLevel=yes \
      EquationNestLevel=2 \
      UseSavedEquationNestLevel=yes \
      SavedEquationNestLevel=2 \
      UseDeviceCurrentNestLevel=no \
      DeviceCurrentNestLevel=0 \
      DeviceCurrentDeviceType="All" \
      DeviceCurrentSymSyntax=yes \
      UseCurrentNestLevel=yes \
      CurrentNestLevel=999 \
      UseDeviceVoltageNestLevel=no \
      DeviceVoltageNestLevel=0 \
      DeviceVoltageDeviceType="All"

<<<<<<< HEAD
Tran:HB1_tran HB_Sol=1 SteadyState=1 StatusLevel=3 \
<<<<<<< HEAD
Freq[1]=Freq_in - Freq_osc Order[1]=3 
=======
Freq[1]=1.0 GHz Order[1]=1 
>>>>>>> dff078e2496dac9cddaeeca5514d115cd04641d0

Component:tahb_HB1 Module="ATAHB" Type="ModelExtractor" \ 
 Tran_Analysis="HB1_tran" HB_Analysis="HB1" 

<<<<<<< HEAD

Freq_in=2.412 GHz
Freq_osc=1543 MHz
Port:PORT2  Vin 0 Num=2 Z=50 Ohm P[1]=polar(dbmtow(0),0) Freq[1]=Freq_in    Noise=yes Pac=polar(dbmtow(0),0) LimitPhaseNoiseToCarrier=no 
=======
#uselib "ckt" , "BPF_Chebyshev"
BPF_Chebyshev:BPF1  N__13 Vmod1 Fcenter=1.650 GHz BWpass=300 MHz Apass=1 dB Ripple=1 dB BWstop=400 MHz Astop=20 dB StopType="open" N=0 IL=0 dB Qu=1E308 Z1=50 Ohm Z2=50 Ohm 
Port:PORT2  N__12 0 Num=2 Z=50 Ohm P[1]=polar(dbmtow(1),0) Freq[1]=650 MHz    Noise=yes Pac=polar(dbmtow(0),0) LimitPhaseNoiseToCarrier=no 
Port:PORT3  N__8 0 Num=3 Z=50 Ohm P[1]=polar(dbmtow(1),0) Freq[1]=1 GHz    Noise=yes Pac=polar(dbmtow(0),0) LimitPhaseNoiseToCarrier=no 
Port:Term1  Vmod1 0 Num=1 Z=50 Ohm Noise=yes 
Mixer:MIX2  N__12 N__13 N__8 SideBand=1 ConvGain=dbpolar(1,0) S11=polar(0,0) S22=polar(0,180) S33=0 GainCompType=0 ReferToInput=0 GainCompSat=5.0 dB GainComp=1.0 dB 
>>>>>>> dff078e2496dac9cddaeeca5514d115cd04641d0
=======
#load "python","LinearCollapse"
Component Module="LinearCollapse" Type="ModelExtractor" NetworkRepresentation=2
SYMB_Filtre_AFS869S3:X1  N__7 N__6 
>>>>>>> 89a7c908a5e3472068e6513191b615e1ebedf82a
