simVerilogNetlistFileList = '(
    (("16nm_Tests" "MC_6TWrite_Test") 
	("cds30/netlist" "cds30/map" "schematic")
    ) 
    (("16nm" "6T_DEMUX_") 
	("cds29/netlist" "cds29/map" "schematic")
    ) 
    (("16nm" "nor3_1x") 
	("cds28/netlist" "cds28/map" "schematic")
    ) 
    (("16nm" "Demux_3e1of4") 
	("cds27/netlist" "cds27/map" "schematic")
    ) 
    (("16nm" "or16_1x") 
	("cds26/netlist" "cds26/map" "schematic")
    )
    (("16nm" "Demux_2e1of4") 
	("cds25/netlist" "cds25/map" "schematic")
    ) 
    (("16nm" "6T_DATAb") 
	("cds24/netlist" "cds24/map" "schematic")
    ) 
    (("16nm" "WCHB_Write") 
	("cds23/netlist" "cds23/map" "schematic")
    ) 
    (("16nm" "or4_1x") 
	("cds22/netlist" "cds22/map" "schematic")
    ) 
    (("16nm" "nor4_1x") 
	("cds21/netlist" "cds21/map" "schematic")
    )
    (("16nm" "TH44~") 
	("cds20/netlist" "cds20/map" "schematic")
    ) 
    (("16nm" "WCHB_Read") 
	("cds19/netlist" "cds19/map" "schematic")
    ) 
    (("16nm" "and4_1x") 
	("cds18/netlist" "cds18/map" "schematic")
    ) 
    (("16nm" "and_1x") 
	("cds17/netlist" "cds17/map" "schematic")
    ) 
    (("16nm" "PCHB_Write") 
	("cds16/netlist" "cds16/map" "schematic")
    )
    (("16nm" "THaC") 
	("cds15/netlist" "cds15/map" "schematic")
    ) 
    (("16nm" "PCHBd") 
	("cds14/netlist" "cds14/map" "schematic")
    ) 
    (("16nm" "TH22") 
	("cds13/netlist" "cds13/map" "schematic")
    ) 
    (("16nm" "inv_weak_1x") 
	("cds12/netlist" "cds12/map" "schematic")
    ) 
    (("16nm" "or_1x") 
	("cds11/netlist" "cds11/map" "schematic")
    )
    (("16nm" "nor_1x") 
	("cds10/netlist" "cds10/map" "schematic")
    ) 
    (("16nm" "nand_1x") 
	("cds9/netlist" "cds9/map" "schematic")
    ) 
    (("16nm" "inv_1x") 
	("cds8/netlist" "cds8/map" "schematic")
    ) 
    (("16nm" "6T_CHUNK") 
	("cds7/netlist" "cds7/map" "schematic")
    ) 
    (("16nm" "6T_SetRead") 
	("cds6/netlist" "cds6/map" "schematic")
    )
    (("16nm" "6T_32x4") 
	("cds5/netlist" "cds5/map" "schematic")
    ) 
    (("16nm" "nand4_1x") 
	("cds4/netlist" "cds4/map" "schematic")
    ) 
    (("16nm" "6T_32x_CTRL") 
	("cds3/netlist" "cds3/map" "schematic")
    ) 
    (("16nm" "6T_32x") 
	("cds2/netlist" "cds2/map" "schematic")
    ) 
    (("16nm" "6T_4x") 
	("cds1/netlist" "cds1/map" "schematic")
    )
    (("16nm" "6T") 
	("cds0/netlist" "cds0/map" "schematic")
    )
)
simVerilogNetlistFileLibList = '("16nm" "16nm_Tests")
simVerilogNetlistFileCellList = '(
    ("16nm" 
	("6T" "6T_4x" "6T_32x" "6T_32x_CTRL" "nand4_1x"
	    "6T_32x4" "6T_SetRead" "6T_CHUNK" "inv_1x" "nand_1x"
	    "nor_1x" "or_1x" "inv_weak_1x" "TH22" "PCHBd"
	    "THaC" "PCHB_Write" "and_1x" "and4_1x" "WCHB_Read"
	    "TH44~" "nor4_1x" "or4_1x" "WCHB_Write" "6T_DATAb"
	    "Demux_2e1of4" "or16_1x" "Demux_3e1of4" "nor3_1x" "6T_DEMUX_"
	)
    ) 
    ("16nm_Tests" 
	("MC_6TWrite_Test")
    )
)
hnlIncrementalDirectory = '"ihnl"
