#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu May 25 15:34:31 2023
# Process ID: 12692
# Current directory: D:/CSEFirstYear/CS202CPU/cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2856 D:\CSEFirstYear\CS202CPU\cpu\cpu.xpr
# Log file: D:/CSEFirstYear/CS202CPU/cpu/vivado.log
# Journal file: D:/CSEFirstYear/CS202CPU/cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/CSEFirstYear/CS202CPU/cpu/cpu.xpr
update_compile_order -fileset sources_1
add_files -norecurse {{D:/CSEFirstYear/CS202 CO/co_project_1/co_project_1.srcs/sources_1/new/Ifetch.v} {D:/CSEFirstYear/CS202 CO/co_project_1/co_project_1.srcs/sources_1/new/Dmem.v} {D:/CSEFirstYear/CS202 CO/co_project_1/co_project_1.srcs/sources_1/new/cpu_top.v}}
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name RAM -dir d:/CSEFirstYear/CS202CPU/cpu/cpu.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {RAM} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {16384} CONFIG.Read_Width_A {32} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false}] [get_ips RAM]
generate_target {instantiation_template} [get_files d:/CSEFirstYear/CS202CPU/cpu/cpu.srcs/sources_1/ip/RAM/RAM.xci]
generate_target all [get_files  d:/CSEFirstYear/CS202CPU/cpu/cpu.srcs/sources_1/ip/RAM/RAM.xci]
catch { config_ip_cache -export [get_ips -all RAM] }
export_ip_user_files -of_objects [get_files d:/CSEFirstYear/CS202CPU/cpu/cpu.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/CSEFirstYear/CS202CPU/cpu/cpu.srcs/sources_1/ip/RAM/RAM.xci]
launch_runs -jobs 4 RAM_synth_1
export_simulation -of_objects [get_files d:/CSEFirstYear/CS202CPU/cpu/cpu.srcs/sources_1/ip/RAM/RAM.xci] -directory D:/CSEFirstYear/CS202CPU/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/CSEFirstYear/CS202CPU/cpu/cpu.ip_user_files -ipstatic_source_dir D:/CSEFirstYear/CS202CPU/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/CSEFirstYear/CS202CPU/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/CSEFirstYear/CS202CPU/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/CSEFirstYear/CS202CPU/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/CSEFirstYear/CS202CPU/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
