Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 22:34:38 2019
| Host         : HP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    30 |
|    Minimum number of control sets                        |    30 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   148 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    30 |
| >= 0 to < 4        |    17 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              34 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             117 |           29 |
| Yes          | No                    | No                     |              39 |           14 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              22 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------------------+------------------+----------------+
|                            Clock Signal                            |                      Enable Signal                      |                            Set/Reset Signal                           | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------------------+------------------+----------------+
|  spi_dac_current/DAC_SCLK_OBUF                                     | spi_dac_current/FSM_sequential_state[1]_i_1_n_0         |                                                                       |                1 |              1 |
|  spi_dac_current/DAC_SCLK_OBUF                                     | spi_dac_current/FSM_sequential_state_reg_n_0_[0]        |                                                                       |                1 |              1 |
| ~I_CLK_OBUF_BUFG                                                   | current_measurement_wrapper/CS_i_1_n_0                  |                                                                       |                1 |              1 |
| ~I_CLK_OBUF_BUFG                                                   | current_measurement_wrapper/FSM_onehot_state[3]_i_2_n_0 | current_measurement_wrapper/data0_0                                   |                1 |              1 |
| ~I_CLK_OBUF_BUFG                                                   | current_measurement_wrapper/data[7]                     | current_measurement_wrapper/data0_0                                   |                1 |              1 |
| ~I_CLK_OBUF_BUFG                                                   | current_measurement_wrapper/data[8]                     | current_measurement_wrapper/data0_0                                   |                1 |              1 |
| ~I_CLK_OBUF_BUFG                                                   | current_measurement_wrapper/data[3]                     | current_measurement_wrapper/data0_0                                   |                1 |              1 |
| ~I_CLK_OBUF_BUFG                                                   | current_measurement_wrapper/data[9]                     | current_measurement_wrapper/data0_0                                   |                1 |              1 |
| ~I_CLK_OBUF_BUFG                                                   | current_measurement_wrapper/data[5]                     | current_measurement_wrapper/data0_0                                   |                1 |              1 |
| ~I_CLK_OBUF_BUFG                                                   | current_measurement_wrapper/data[1]                     | current_measurement_wrapper/data0_0                                   |                1 |              1 |
| ~I_CLK_OBUF_BUFG                                                   | current_measurement_wrapper/data[2]                     | current_measurement_wrapper/data0_0                                   |                1 |              1 |
| ~I_CLK_OBUF_BUFG                                                   | current_measurement_wrapper/data[4]                     | current_measurement_wrapper/data0_0                                   |                1 |              1 |
| ~I_CLK_OBUF_BUFG                                                   | current_measurement_wrapper/data[10]                    | current_measurement_wrapper/data0_0                                   |                1 |              1 |
| ~I_CLK_OBUF_BUFG                                                   | current_measurement_wrapper/data[6]                     | current_measurement_wrapper/data0_0                                   |                1 |              1 |
| ~I_CLK_OBUF_BUFG                                                   | current_measurement_wrapper/data[11]                    | current_measurement_wrapper/data0_0                                   |                1 |              1 |
| ~I_CLK_OBUF_BUFG                                                   |                                                         |                                                                       |                1 |              3 |
|  seven_segment_display_wrapper/refresh_clock_generator_wrapper/CLK |                                                         |                                                                       |                1 |              3 |
| ~I_CLK_OBUF_BUFG                                                   | current_measurement_wrapper/FSM_onehot_state[3]_i_1_n_0 |                                                                       |                1 |              4 |
| ~I_CLK_OBUF_BUFG                                                   | current_measurement_wrapper/index                       | current_measurement_wrapper/data0_0                                   |                3 |              4 |
|  spi_dac_current/DAC_SCLK_OBUF                                     |                                                         |                                                                       |                1 |              6 |
|  spi_dac_current/DAC_SCLK_OBUF                                     | spi_dac_current/index[5]_i_2_n_0                        | spi_dac_current/index0                                                |                3 |              6 |
|  clk_IBUF_BUFG                                                     |                                                         | spi_dac_current/clkdiv[5]_i_1__0_n_0                                  |                1 |              6 |
|  clk_IBUF_BUFG                                                     |                                                         | current_measurement_wrapper/clkdiv[5]_i_1_n_0                         |                1 |              6 |
|  update_clock_generator_wrapper/div_clk_reg_0                      | brown_top_i_1_n_0                                       |                                                                       |                3 |              8 |
| ~I_CLK_OBUF_BUFG                                                   | current_measurement_wrapper/wait_count0                 |                                                                       |                4 |             12 |
|  clk_IBUF_BUFG                                                     | speed_measurement_instance/clk_counter[31]_i_1_n_0      |                                                                       |                3 |             12 |
|  clk_IBUF_BUFG                                                     |                                                         |                                                                       |               13 |             22 |
|  clk_IBUF_BUFG                                                     |                                                         | update_clock_generator_wrapper/div_clk                                |                8 |             31 |
|  clk_IBUF_BUFG                                                     |                                                         | seven_segment_display_wrapper/refresh_clock_generator_wrapper/div_clk |                8 |             31 |
|  clk_IBUF_BUFG                                                     |                                                         | speed_measurement_instance/clk_counter[31]_i_1_n_0                    |               11 |             43 |
+--------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------------------+------------------+----------------+


