#![no_main]
#![no_std]

use cortex_m::asm;
use cortex_m_rt::entry;
use defmt::{error, info};
use defmt_rtt as _;
use efm32xg_hal::{
    dma::{Dma, DmaChannel},
    efm32_init,
    prelude::*,
    timer_le::efemb::Ticker,
};
use panic_probe as _;
// @note: `use embassy_time` is required in some form in order for defmt timestamps provided by `embassy-time` to work
use embassy_time::Timer as _;

const BUF_UNIT_SIZE: usize = 1024 * 10;

// const TRANSFER_UNIT_COUNT: usize = 15;
// const TRANSFER_UNIT_COUNT: usize = 32;
// const TRANSFER_UNIT_COUNT: usize = 40;
// const TRANSFER_UNIT_COUNT: usize = 70;
// const TRANSFER_UNIT_COUNT: usize = 300;
const TRANSFER_UNIT_COUNT: usize = 0x800 * 4 + 5;

#[entry]
fn main() -> ! {
    let p = efm32_init();
    let dma = Dma::init(p.Ldma);

    // Initialize the embassy time driver (for defmt timestamps)
    let _clocks = Cmu::new(p.Cmu).with_lfa_clk(LfClockSource::LfRco).freeze();
    Ticker::init();

    let mut ch = dma.ch1;
    for i in 0..10 {
        transfer(&mut ch);

        // DEBUG: make sure we did not drop the transfer while the DMA channel was not done
        {
            // SAFETY: read-only check of the DMA channel busy flag; the LDMA singleton was
            // already consumed above, but this block only reads channel state.
            let dma = Dma::init(unsafe { efm32xg_hal::peripherals::Ldma::steal() });
            assert!(!dma.ch1.busy());
        }

        info!("Done. {}", i);
    }
    loop {
        asm::wfe();
    }
}

fn transfer(ch: &mut DmaChannel) {
    info!("Transfer");

    const SRC_U8: [u8; BUF_UNIT_SIZE] = {
        let mut seq = [0; BUF_UNIT_SIZE];
        let mut i = 0;
        // Fill the buffer with values from 1 to 255
        while i < BUF_UNIT_SIZE {
            seq[i] = 1 + (i % u8::MAX as usize) as u8;
            i += 1;
        }
        seq
    };
    let src = &SRC_U8[0..];
    let mut dst_u8: [u8; BUF_UNIT_SIZE] = [0u8; _];

    // take an unaligned slice of `dst` so that the transfer is done with bytes, not half-words or words
    let dst = &mut dst_u8[1..TRANSFER_UNIT_COUNT + 1];

    // // Half-Word aligned transfer
    // let dst = &mut dst_u8[2..TRANSFER_UNIT_COUNT + 2];

    // // Word-aligned transfer
    // let dst = &mut dst_u8[0..TRANSFER_UNIT_COUNT];

    // // Zero-sized transfer, for some reason
    // let mut dst_empty: [u8; 0] = [0u8; _];
    // let dst: &mut [u8; 0] = &mut dst_empty;

    info!("src: {} bytes @ 0x{:X}", src.len(), src.as_ptr().addr());
    info!("dst: {} bytes @ 0x{:X}", dst.len(), dst.as_ptr().addr());

    let transfer_result = {
        let mut transfer = match ch.memory_transfer(&SRC_U8, dst) {
            Ok(t) => t,
            Err(e) => {
                error!("Failed to start transfer: {}", e);
                return;
            }
        };
        info!("Using <{}> size unit transfer", transfer.unit());

        loop {
            match transfer.try_resolve() {
                Some(res) => break res,
                None => {
                    info!(".")
                }
            }
        }
    };

    // Print results
    match &transfer_result {
        Ok(()) => {
            info!("Ok: {}", ch.id());
            if dst_u8[1..].len() <= 300 {
                info!("dst: {}", &dst_u8[1..]);
            }
        }
        Err(_) => {
            error!("Err: {}", ch.id());
            if dst_u8[1..].len() <= 300 {
                error!("dst: {}", &dst_u8[1..]);
            }
        }
    }
}
