// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _conv_HH_
#define _conv_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "conv_fadd_32ns_32bkb.h"
#include "conv_fmul_32ns_32cud.h"
#include "conv_fcmp_32ns_32dEe.h"
#include "conv_mac_muladd_4eOg.h"
#include "conv_conv_weights_0.h"
#include "conv_conv_weights_1.h"
#include "conv_conv_weights_2.h"
#include "conv_conv_weights_3.h"
#include "conv_conv_weights_4.h"
#include "conv_conv_weights_5.h"
#include "conv_conv_bias.h"

namespace ap_rtl {

struct conv : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > input_r_address0;
    sc_out< sc_logic > input_r_ce0;
    sc_in< sc_lv<32> > input_r_q0;
    sc_out< sc_lv<10> > input_r_address1;
    sc_out< sc_logic > input_r_ce1;
    sc_in< sc_lv<32> > input_r_q1;
    sc_out< sc_lv<11> > conv_out_address0;
    sc_out< sc_logic > conv_out_ce0;
    sc_out< sc_logic > conv_out_we0;
    sc_out< sc_lv<32> > conv_out_d0;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<5> > ap_var_for_const2;


    // Module declarations
    conv(sc_module_name name);
    SC_HAS_PROCESS(conv);

    ~conv();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    conv_conv_weights_0* conv_weights_0_U;
    conv_conv_weights_1* conv_weights_1_U;
    conv_conv_weights_2* conv_weights_2_U;
    conv_conv_weights_3* conv_weights_3_U;
    conv_conv_weights_4* conv_weights_4_U;
    conv_conv_weights_5* conv_weights_5_U;
    conv_conv_bias* conv_bias_U;
    conv_fadd_32ns_32bkb<1,4,32,32,32>* conv_fadd_32ns_32bkb_U1;
    conv_fmul_32ns_32cud<1,2,32,32,32>* conv_fmul_32ns_32cud_U2;
    conv_fcmp_32ns_32dEe<1,2,32,32,1>* conv_fcmp_32ns_32dEe_U3;
    conv_mac_muladd_4eOg<1,1,4,5,4,8>* conv_mac_muladd_4eOg_U4;
    conv_mac_muladd_4eOg<1,1,4,5,4,8>* conv_mac_muladd_4eOg_U5;
    sc_signal< sc_lv<32> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<8> > conv_weights_0_address0;
    sc_signal< sc_logic > conv_weights_0_ce0;
    sc_signal< sc_lv<32> > conv_weights_0_q0;
    sc_signal< sc_lv<8> > conv_weights_1_address0;
    sc_signal< sc_logic > conv_weights_1_ce0;
    sc_signal< sc_lv<32> > conv_weights_1_q0;
    sc_signal< sc_lv<8> > conv_weights_2_address0;
    sc_signal< sc_logic > conv_weights_2_ce0;
    sc_signal< sc_lv<32> > conv_weights_2_q0;
    sc_signal< sc_lv<8> > conv_weights_3_address0;
    sc_signal< sc_logic > conv_weights_3_ce0;
    sc_signal< sc_lv<32> > conv_weights_3_q0;
    sc_signal< sc_lv<8> > conv_weights_4_address0;
    sc_signal< sc_logic > conv_weights_4_ce0;
    sc_signal< sc_lv<32> > conv_weights_4_q0;
    sc_signal< sc_lv<8> > conv_weights_5_address0;
    sc_signal< sc_logic > conv_weights_5_ce0;
    sc_signal< sc_lv<32> > conv_weights_5_q0;
    sc_signal< sc_lv<4> > conv_bias_address0;
    sc_signal< sc_logic > conv_bias_ce0;
    sc_signal< sc_lv<32> > conv_bias_q0;
    sc_signal< sc_lv<4> > indvar_flatten_reg_344;
    sc_signal< sc_lv<2> > wr_0_reg_355;
    sc_signal< sc_lv<32> > w_sum_1_reg_366;
    sc_signal< sc_lv<2> > wc_0_reg_378;
    sc_signal< sc_lv<32> > reg_407;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state28_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln18_reg_893;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state5_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state29_pp0_stage2_iter1;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<32> > reg_412;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state6_pp0_stage3_iter0;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<32> > grp_fu_395_p2;
    sc_signal< sc_lv<32> > reg_418;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage6;
    sc_signal< bool > ap_block_state9_pp0_stage6_iter0;
    sc_signal< bool > ap_block_pp0_stage6_11001;
    sc_signal< sc_lv<32> > grp_fu_389_p2;
    sc_signal< sc_lv<32> > reg_423;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage10;
    sc_signal< bool > ap_block_state13_pp0_stage10_iter0;
    sc_signal< bool > ap_block_pp0_stage10_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage14;
    sc_signal< bool > ap_block_state17_pp0_stage14_iter0;
    sc_signal< bool > ap_block_pp0_stage14_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage18;
    sc_signal< bool > ap_block_state21_pp0_stage18_iter0;
    sc_signal< bool > ap_block_pp0_stage18_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage22;
    sc_signal< bool > ap_block_state25_pp0_stage22_iter0;
    sc_signal< bool > ap_block_pp0_stage22_11001;
    sc_signal< sc_logic > ap_CS_fsm_state34;
    sc_signal< sc_lv<1> > icmp_ln8_fu_429_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<11> > add_ln8_fu_435_p2;
    sc_signal< sc_lv<11> > add_ln8_reg_851;
    sc_signal< sc_lv<1> > icmp_ln11_fu_447_p2;
    sc_signal< sc_lv<1> > icmp_ln11_reg_856;
    sc_signal< sc_lv<4> > select_ln35_1_fu_461_p3;
    sc_signal< sc_lv<4> > select_ln35_1_reg_861;
    sc_signal< sc_lv<5> > select_ln35_2_fu_503_p3;
    sc_signal< sc_lv<5> > select_ln35_2_reg_867;
    sc_signal< sc_lv<4> > select_ln35_3_fu_511_p3;
    sc_signal< sc_lv<4> > select_ln35_3_reg_872;
    sc_signal< sc_lv<64> > zext_ln26_fu_530_p1;
    sc_signal< sc_lv<64> > zext_ln26_reg_878;
    sc_signal< sc_lv<9> > zext_ln35_2_fu_534_p1;
    sc_signal< sc_lv<9> > zext_ln35_2_reg_883;
    sc_signal< sc_lv<11> > conv_out_addr_reg_888;
    sc_signal< sc_lv<1> > icmp_ln18_fu_553_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state27_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln18_reg_893_pp0_iter1_reg;
    sc_signal< sc_lv<4> > add_ln18_1_fu_559_p2;
    sc_signal< sc_lv<4> > add_ln18_1_reg_897;
    sc_signal< sc_lv<2> > select_ln18_fu_577_p3;
    sc_signal< sc_lv<2> > select_ln18_reg_902;
    sc_signal< sc_lv<2> > select_ln18_1_fu_585_p3;
    sc_signal< sc_lv<2> > select_ln18_1_reg_907;
    sc_signal< sc_lv<11> > sub_ln26_1_fu_692_p2;
    sc_signal< sc_lv<11> > sub_ln26_1_reg_942;
    sc_signal< sc_lv<32> > conv_weights_1_load_reg_975;
    sc_signal< sc_lv<32> > conv_weights_2_load_reg_980;
    sc_signal< sc_lv<32> > conv_weights_3_load_reg_985;
    sc_signal< sc_lv<32> > conv_weights_4_load_reg_990;
    sc_signal< sc_lv<32> > conv_weights_5_load_reg_995;
    sc_signal< sc_lv<32> > input_load_3_reg_1010;
    sc_signal< sc_lv<32> > tmp_1_1_reg_1015;
    sc_signal< sc_lv<32> > input_load_5_reg_1020;
    sc_signal< sc_lv<32> > tmp_1_2_reg_1025;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state7_pp0_stage4_iter0;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<32> > tmp_1_3_reg_1030;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< bool > ap_block_state8_pp0_stage5_iter0;
    sc_signal< bool > ap_block_pp0_stage5_11001;
    sc_signal< sc_lv<32> > tmp_1_5_reg_1035;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage7;
    sc_signal< bool > ap_block_state10_pp0_stage7_iter0;
    sc_signal< bool > ap_block_pp0_stage7_11001;
    sc_signal< sc_lv<2> > wc_fu_754_p2;
    sc_signal< sc_lv<2> > wc_reg_1040;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage23;
    sc_signal< bool > ap_block_state26_pp0_stage23_iter0;
    sc_signal< bool > ap_block_pp0_stage23_11001;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_lv<5> > f_fu_759_p2;
    sc_signal< sc_lv<5> > f_reg_1055;
    sc_signal< sc_lv<9> > select_ln11_fu_770_p3;
    sc_signal< sc_lv<9> > select_ln11_reg_1060;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< bool > ap_block_pp0_stage23_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_lv<11> > indvar_flatten21_reg_288;
    sc_signal< sc_logic > ap_CS_fsm_state35;
    sc_signal< sc_lv<4> > r_0_reg_299;
    sc_signal< sc_lv<9> > indvar_flatten7_reg_310;
    sc_signal< sc_lv<4> > c_0_reg_322;
    sc_signal< sc_lv<5> > f_0_reg_333;
    sc_signal< sc_lv<4> > ap_phi_mux_indvar_flatten_phi_fu_348_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<2> > ap_phi_mux_wr_0_phi_fu_359_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_w_sum_1_phi_fu_370_p4;
    sc_signal< sc_lv<2> > ap_phi_mux_wc_0_phi_fu_382_p4;
    sc_signal< sc_lv<64> > zext_ln35_4_fu_548_p1;
    sc_signal< sc_lv<64> > zext_ln26_5_fu_655_p1;
    sc_signal< sc_lv<64> > zext_ln26_8_fu_698_p1;
    sc_signal< sc_lv<64> > zext_ln26_9_fu_709_p1;
    sc_signal< sc_lv<64> > zext_ln26_10_fu_719_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > zext_ln26_11_fu_729_p1;
    sc_signal< sc_lv<64> > zext_ln26_12_fu_739_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > zext_ln26_13_fu_749_p1;
    sc_signal< sc_lv<32> > grp_fu_389_p0;
    sc_signal< sc_lv<32> > grp_fu_389_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< bool > ap_block_pp0_stage7;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage11;
    sc_signal< bool > ap_block_pp0_stage11;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage15;
    sc_signal< bool > ap_block_pp0_stage15;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage19;
    sc_signal< bool > ap_block_pp0_stage19;
    sc_signal< bool > ap_block_pp0_stage23;
    sc_signal< sc_lv<32> > grp_fu_395_p0;
    sc_signal< sc_lv<32> > grp_fu_395_p1;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< bool > ap_block_pp0_stage5;
    sc_signal< bool > ap_block_pp0_stage6;
    sc_signal< sc_lv<4> > r_fu_441_p2;
    sc_signal< sc_lv<1> > icmp_ln14_fu_479_p2;
    sc_signal< sc_lv<1> > xor_ln35_fu_473_p2;
    sc_signal< sc_lv<4> > select_ln35_fu_453_p3;
    sc_signal< sc_lv<1> > and_ln35_fu_485_p2;
    sc_signal< sc_lv<1> > or_ln35_fu_497_p2;
    sc_signal< sc_lv<4> > c_fu_491_p2;
    sc_signal< sc_lv<8> > grp_fu_828_p3;
    sc_signal< sc_lv<12> > zext_ln35_3_fu_538_p1;
    sc_signal< sc_lv<12> > tmp_2_cast_fu_523_p3;
    sc_signal< sc_lv<12> > add_ln35_1_fu_542_p2;
    sc_signal< sc_lv<1> > icmp_ln21_fu_571_p2;
    sc_signal< sc_lv<2> > wr_fu_565_p2;
    sc_signal< sc_lv<4> > tmp_4_fu_597_p3;
    sc_signal< sc_lv<5> > zext_ln26_2_fu_605_p1;
    sc_signal< sc_lv<5> > zext_ln26_1_fu_593_p1;
    sc_signal< sc_lv<4> > zext_ln18_fu_615_p1;
    sc_signal< sc_lv<4> > add_ln18_fu_619_p2;
    sc_signal< sc_lv<5> > zext_ln26_4_fu_632_p1;
    sc_signal< sc_lv<5> > sub_ln26_fu_609_p2;
    sc_signal< sc_lv<5> > add_ln26_fu_636_p2;
    sc_signal< sc_lv<9> > tmp_8_cast_fu_642_p3;
    sc_signal< sc_lv<9> > add_ln26_2_fu_650_p2;
    sc_signal< sc_lv<4> > zext_ln21_fu_628_p1;
    sc_signal< sc_lv<4> > add_ln26_1_fu_665_p2;
    sc_signal< sc_lv<8> > grp_fu_837_p3;
    sc_signal< sc_lv<9> > tmp_1_fu_681_p3;
    sc_signal< sc_lv<11> > p_shl_cast_fu_674_p3;
    sc_signal< sc_lv<11> > zext_ln26_7_fu_688_p1;
    sc_signal< sc_lv<11> > or_ln26_fu_703_p2;
    sc_signal< sc_lv<11> > add_ln26_4_fu_714_p2;
    sc_signal< sc_lv<11> > add_ln26_5_fu_724_p2;
    sc_signal< sc_lv<11> > add_ln26_6_fu_734_p2;
    sc_signal< sc_lv<11> > add_ln26_7_fu_744_p2;
    sc_signal< sc_lv<9> > add_ln11_1_fu_764_p2;
    sc_signal< sc_lv<32> > bitcast_ln34_fu_777_p1;
    sc_signal< sc_lv<8> > tmp_fu_781_p4;
    sc_signal< sc_lv<23> > trunc_ln34_fu_791_p1;
    sc_signal< sc_lv<1> > icmp_ln34_1_fu_801_p2;
    sc_signal< sc_lv<1> > icmp_ln34_fu_795_p2;
    sc_signal< sc_lv<1> > or_ln34_fu_807_p2;
    sc_signal< sc_lv<1> > grp_fu_401_p2;
    sc_signal< sc_lv<1> > and_ln34_fu_813_p2;
    sc_signal< sc_lv<4> > grp_fu_828_p0;
    sc_signal< sc_lv<5> > grp_fu_828_p1;
    sc_signal< sc_lv<4> > grp_fu_828_p2;
    sc_signal< sc_lv<4> > grp_fu_837_p0;
    sc_signal< sc_lv<5> > grp_fu_837_p1;
    sc_signal< sc_lv<4> > grp_fu_837_p2;
    sc_signal< sc_lv<32> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< bool > ap_block_pp0_stage6_subdone;
    sc_signal< bool > ap_block_pp0_stage7_subdone;
    sc_signal< bool > ap_block_state11_pp0_stage8_iter0;
    sc_signal< bool > ap_block_pp0_stage8_subdone;
    sc_signal< bool > ap_block_pp0_stage8_11001;
    sc_signal< bool > ap_block_state12_pp0_stage9_iter0;
    sc_signal< bool > ap_block_pp0_stage9_subdone;
    sc_signal< bool > ap_block_pp0_stage9_11001;
    sc_signal< bool > ap_block_pp0_stage10_subdone;
    sc_signal< bool > ap_block_state14_pp0_stage11_iter0;
    sc_signal< bool > ap_block_pp0_stage11_subdone;
    sc_signal< bool > ap_block_pp0_stage11_11001;
    sc_signal< bool > ap_block_state15_pp0_stage12_iter0;
    sc_signal< bool > ap_block_pp0_stage12_subdone;
    sc_signal< bool > ap_block_pp0_stage12_11001;
    sc_signal< bool > ap_block_state16_pp0_stage13_iter0;
    sc_signal< bool > ap_block_pp0_stage13_subdone;
    sc_signal< bool > ap_block_pp0_stage13_11001;
    sc_signal< bool > ap_block_pp0_stage14_subdone;
    sc_signal< bool > ap_block_state18_pp0_stage15_iter0;
    sc_signal< bool > ap_block_pp0_stage15_subdone;
    sc_signal< bool > ap_block_pp0_stage15_11001;
    sc_signal< bool > ap_block_state19_pp0_stage16_iter0;
    sc_signal< bool > ap_block_pp0_stage16_subdone;
    sc_signal< bool > ap_block_pp0_stage16_11001;
    sc_signal< bool > ap_block_state20_pp0_stage17_iter0;
    sc_signal< bool > ap_block_pp0_stage17_subdone;
    sc_signal< bool > ap_block_pp0_stage17_11001;
    sc_signal< bool > ap_block_pp0_stage18_subdone;
    sc_signal< bool > ap_block_state22_pp0_stage19_iter0;
    sc_signal< bool > ap_block_pp0_stage19_subdone;
    sc_signal< bool > ap_block_pp0_stage19_11001;
    sc_signal< bool > ap_block_state23_pp0_stage20_iter0;
    sc_signal< bool > ap_block_pp0_stage20_subdone;
    sc_signal< bool > ap_block_pp0_stage20_11001;
    sc_signal< bool > ap_block_state24_pp0_stage21_iter0;
    sc_signal< bool > ap_block_pp0_stage21_subdone;
    sc_signal< bool > ap_block_pp0_stage21_11001;
    sc_signal< bool > ap_block_pp0_stage22_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<8> > grp_fu_828_p00;
    sc_signal< sc_lv<8> > grp_fu_828_p20;
    sc_signal< sc_lv<8> > grp_fu_837_p00;
    sc_signal< sc_lv<8> > grp_fu_837_p20;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<32> ap_ST_fsm_state1;
    static const sc_lv<32> ap_ST_fsm_state2;
    static const sc_lv<32> ap_ST_fsm_pp0_stage0;
    static const sc_lv<32> ap_ST_fsm_pp0_stage1;
    static const sc_lv<32> ap_ST_fsm_pp0_stage2;
    static const sc_lv<32> ap_ST_fsm_pp0_stage3;
    static const sc_lv<32> ap_ST_fsm_pp0_stage4;
    static const sc_lv<32> ap_ST_fsm_pp0_stage5;
    static const sc_lv<32> ap_ST_fsm_pp0_stage6;
    static const sc_lv<32> ap_ST_fsm_pp0_stage7;
    static const sc_lv<32> ap_ST_fsm_pp0_stage8;
    static const sc_lv<32> ap_ST_fsm_pp0_stage9;
    static const sc_lv<32> ap_ST_fsm_pp0_stage10;
    static const sc_lv<32> ap_ST_fsm_pp0_stage11;
    static const sc_lv<32> ap_ST_fsm_pp0_stage12;
    static const sc_lv<32> ap_ST_fsm_pp0_stage13;
    static const sc_lv<32> ap_ST_fsm_pp0_stage14;
    static const sc_lv<32> ap_ST_fsm_pp0_stage15;
    static const sc_lv<32> ap_ST_fsm_pp0_stage16;
    static const sc_lv<32> ap_ST_fsm_pp0_stage17;
    static const sc_lv<32> ap_ST_fsm_pp0_stage18;
    static const sc_lv<32> ap_ST_fsm_pp0_stage19;
    static const sc_lv<32> ap_ST_fsm_pp0_stage20;
    static const sc_lv<32> ap_ST_fsm_pp0_stage21;
    static const sc_lv<32> ap_ST_fsm_pp0_stage22;
    static const sc_lv<32> ap_ST_fsm_pp0_stage23;
    static const sc_lv<32> ap_ST_fsm_state30;
    static const sc_lv<32> ap_ST_fsm_state31;
    static const sc_lv<32> ap_ST_fsm_state32;
    static const sc_lv<32> ap_ST_fsm_state33;
    static const sc_lv<32> ap_ST_fsm_state34;
    static const sc_lv<32> ap_ST_fsm_state35;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<11> ap_const_lv11_790;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<9> ap_const_lv9_B0;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<11> ap_const_lv11_2;
    static const sc_lv<11> ap_const_lv11_3;
    static const sc_lv<11> ap_const_lv11_4;
    static const sc_lv<11> ap_const_lv11_5;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<8> ap_const_lv8_B;
    static const sc_lv<8> ap_const_lv8_D;
    static const sc_lv<5> ap_const_lv5_2;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_add_ln11_1_fu_764_p2();
    void thread_add_ln18_1_fu_559_p2();
    void thread_add_ln18_fu_619_p2();
    void thread_add_ln26_1_fu_665_p2();
    void thread_add_ln26_2_fu_650_p2();
    void thread_add_ln26_4_fu_714_p2();
    void thread_add_ln26_5_fu_724_p2();
    void thread_add_ln26_6_fu_734_p2();
    void thread_add_ln26_7_fu_744_p2();
    void thread_add_ln26_fu_636_p2();
    void thread_add_ln35_1_fu_542_p2();
    void thread_add_ln8_fu_435_p2();
    void thread_and_ln34_fu_813_p2();
    void thread_and_ln35_fu_485_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage10();
    void thread_ap_CS_fsm_pp0_stage11();
    void thread_ap_CS_fsm_pp0_stage14();
    void thread_ap_CS_fsm_pp0_stage15();
    void thread_ap_CS_fsm_pp0_stage18();
    void thread_ap_CS_fsm_pp0_stage19();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage22();
    void thread_ap_CS_fsm_pp0_stage23();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state31();
    void thread_ap_CS_fsm_state34();
    void thread_ap_CS_fsm_state35();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage10_11001();
    void thread_ap_block_pp0_stage10_subdone();
    void thread_ap_block_pp0_stage11();
    void thread_ap_block_pp0_stage11_11001();
    void thread_ap_block_pp0_stage11_subdone();
    void thread_ap_block_pp0_stage12_11001();
    void thread_ap_block_pp0_stage12_subdone();
    void thread_ap_block_pp0_stage13_11001();
    void thread_ap_block_pp0_stage13_subdone();
    void thread_ap_block_pp0_stage14_11001();
    void thread_ap_block_pp0_stage14_subdone();
    void thread_ap_block_pp0_stage15();
    void thread_ap_block_pp0_stage15_11001();
    void thread_ap_block_pp0_stage15_subdone();
    void thread_ap_block_pp0_stage16_11001();
    void thread_ap_block_pp0_stage16_subdone();
    void thread_ap_block_pp0_stage17_11001();
    void thread_ap_block_pp0_stage17_subdone();
    void thread_ap_block_pp0_stage18_11001();
    void thread_ap_block_pp0_stage18_subdone();
    void thread_ap_block_pp0_stage19();
    void thread_ap_block_pp0_stage19_11001();
    void thread_ap_block_pp0_stage19_subdone();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage20_11001();
    void thread_ap_block_pp0_stage20_subdone();
    void thread_ap_block_pp0_stage21_11001();
    void thread_ap_block_pp0_stage21_subdone();
    void thread_ap_block_pp0_stage22_11001();
    void thread_ap_block_pp0_stage22_subdone();
    void thread_ap_block_pp0_stage23();
    void thread_ap_block_pp0_stage23_11001();
    void thread_ap_block_pp0_stage23_subdone();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5();
    void thread_ap_block_pp0_stage5_11001();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_pp0_stage6();
    void thread_ap_block_pp0_stage6_11001();
    void thread_ap_block_pp0_stage6_subdone();
    void thread_ap_block_pp0_stage7();
    void thread_ap_block_pp0_stage7_11001();
    void thread_ap_block_pp0_stage7_subdone();
    void thread_ap_block_pp0_stage8_11001();
    void thread_ap_block_pp0_stage8_subdone();
    void thread_ap_block_pp0_stage9_11001();
    void thread_ap_block_pp0_stage9_subdone();
    void thread_ap_block_state10_pp0_stage7_iter0();
    void thread_ap_block_state11_pp0_stage8_iter0();
    void thread_ap_block_state12_pp0_stage9_iter0();
    void thread_ap_block_state13_pp0_stage10_iter0();
    void thread_ap_block_state14_pp0_stage11_iter0();
    void thread_ap_block_state15_pp0_stage12_iter0();
    void thread_ap_block_state16_pp0_stage13_iter0();
    void thread_ap_block_state17_pp0_stage14_iter0();
    void thread_ap_block_state18_pp0_stage15_iter0();
    void thread_ap_block_state19_pp0_stage16_iter0();
    void thread_ap_block_state20_pp0_stage17_iter0();
    void thread_ap_block_state21_pp0_stage18_iter0();
    void thread_ap_block_state22_pp0_stage19_iter0();
    void thread_ap_block_state23_pp0_stage20_iter0();
    void thread_ap_block_state24_pp0_stage21_iter0();
    void thread_ap_block_state25_pp0_stage22_iter0();
    void thread_ap_block_state26_pp0_stage23_iter0();
    void thread_ap_block_state27_pp0_stage0_iter1();
    void thread_ap_block_state28_pp0_stage1_iter1();
    void thread_ap_block_state29_pp0_stage2_iter1();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage1_iter0();
    void thread_ap_block_state5_pp0_stage2_iter0();
    void thread_ap_block_state6_pp0_stage3_iter0();
    void thread_ap_block_state7_pp0_stage4_iter0();
    void thread_ap_block_state8_pp0_stage5_iter0();
    void thread_ap_block_state9_pp0_stage6_iter0();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_348_p4();
    void thread_ap_phi_mux_w_sum_1_phi_fu_370_p4();
    void thread_ap_phi_mux_wc_0_phi_fu_382_p4();
    void thread_ap_phi_mux_wr_0_phi_fu_359_p4();
    void thread_ap_ready();
    void thread_bitcast_ln34_fu_777_p1();
    void thread_c_fu_491_p2();
    void thread_conv_bias_address0();
    void thread_conv_bias_ce0();
    void thread_conv_out_address0();
    void thread_conv_out_ce0();
    void thread_conv_out_d0();
    void thread_conv_out_we0();
    void thread_conv_weights_0_address0();
    void thread_conv_weights_0_ce0();
    void thread_conv_weights_1_address0();
    void thread_conv_weights_1_ce0();
    void thread_conv_weights_2_address0();
    void thread_conv_weights_2_ce0();
    void thread_conv_weights_3_address0();
    void thread_conv_weights_3_ce0();
    void thread_conv_weights_4_address0();
    void thread_conv_weights_4_ce0();
    void thread_conv_weights_5_address0();
    void thread_conv_weights_5_ce0();
    void thread_f_fu_759_p2();
    void thread_grp_fu_389_p0();
    void thread_grp_fu_389_p1();
    void thread_grp_fu_395_p0();
    void thread_grp_fu_395_p1();
    void thread_grp_fu_828_p0();
    void thread_grp_fu_828_p00();
    void thread_grp_fu_828_p1();
    void thread_grp_fu_828_p2();
    void thread_grp_fu_828_p20();
    void thread_grp_fu_837_p0();
    void thread_grp_fu_837_p00();
    void thread_grp_fu_837_p1();
    void thread_grp_fu_837_p2();
    void thread_grp_fu_837_p20();
    void thread_icmp_ln11_fu_447_p2();
    void thread_icmp_ln14_fu_479_p2();
    void thread_icmp_ln18_fu_553_p2();
    void thread_icmp_ln21_fu_571_p2();
    void thread_icmp_ln34_1_fu_801_p2();
    void thread_icmp_ln34_fu_795_p2();
    void thread_icmp_ln8_fu_429_p2();
    void thread_input_r_address0();
    void thread_input_r_address1();
    void thread_input_r_ce0();
    void thread_input_r_ce1();
    void thread_or_ln26_fu_703_p2();
    void thread_or_ln34_fu_807_p2();
    void thread_or_ln35_fu_497_p2();
    void thread_p_shl_cast_fu_674_p3();
    void thread_r_fu_441_p2();
    void thread_select_ln11_fu_770_p3();
    void thread_select_ln18_1_fu_585_p3();
    void thread_select_ln18_fu_577_p3();
    void thread_select_ln35_1_fu_461_p3();
    void thread_select_ln35_2_fu_503_p3();
    void thread_select_ln35_3_fu_511_p3();
    void thread_select_ln35_fu_453_p3();
    void thread_sub_ln26_1_fu_692_p2();
    void thread_sub_ln26_fu_609_p2();
    void thread_tmp_1_fu_681_p3();
    void thread_tmp_2_cast_fu_523_p3();
    void thread_tmp_4_fu_597_p3();
    void thread_tmp_8_cast_fu_642_p3();
    void thread_tmp_fu_781_p4();
    void thread_trunc_ln34_fu_791_p1();
    void thread_wc_fu_754_p2();
    void thread_wr_fu_565_p2();
    void thread_xor_ln35_fu_473_p2();
    void thread_zext_ln18_fu_615_p1();
    void thread_zext_ln21_fu_628_p1();
    void thread_zext_ln26_10_fu_719_p1();
    void thread_zext_ln26_11_fu_729_p1();
    void thread_zext_ln26_12_fu_739_p1();
    void thread_zext_ln26_13_fu_749_p1();
    void thread_zext_ln26_1_fu_593_p1();
    void thread_zext_ln26_2_fu_605_p1();
    void thread_zext_ln26_4_fu_632_p1();
    void thread_zext_ln26_5_fu_655_p1();
    void thread_zext_ln26_7_fu_688_p1();
    void thread_zext_ln26_8_fu_698_p1();
    void thread_zext_ln26_9_fu_709_p1();
    void thread_zext_ln26_fu_530_p1();
    void thread_zext_ln35_2_fu_534_p1();
    void thread_zext_ln35_3_fu_538_p1();
    void thread_zext_ln35_4_fu_548_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
