Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Sep  8 15:25:37 2024
| Host         : sam-cosic running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file CKKS_wrapper_control_sets_placed.rpt
| Design       : CKKS_wrapper
| Device       : xc7k325t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   212 |
|    Minimum number of control sets                        |   212 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   600 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   212 |
| >= 0 to < 4        |    12 |
| >= 4 to < 6        |    28 |
| >= 6 to < 8        |    13 |
| >= 8 to < 10       |    19 |
| >= 10 to < 12      |    16 |
| >= 12 to < 14      |    11 |
| >= 14 to < 16      |     4 |
| >= 16              |   109 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           11601 |         3690 |
| No           | No                    | Yes                    |             430 |          166 |
| No           | Yes                   | No                     |            1515 |          655 |
| Yes          | No                    | No                     |             865 |          352 |
| Yes          | No                    | Yes                    |             816 |          354 |
| Yes          | Yes                   | No                     |            1725 |          556 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|           Clock Signal          |                                                                                                                                                       Enable Signal                                                                                                                                                       |                                                                                                                                    Set/Reset Signal                                                                                                                                    | Slice Load Count | Bel Load Count |
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  CKKS_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                           | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_cntlr_reset                                                                                                                                                                                  |                1 |              1 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                         |                                                                                                                                                                                                                                                                                        |                1 |              1 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                         |                                                                                                                                                                                                                                                                                        |                1 |              1 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                        |                1 |              1 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                         |                                                                                                                                                                                                                                                                                        |                1 |              1 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                        |                1 |              1 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                                                                  | CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                       |                2 |              2 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                                                             |                                                                                                                                                                                                                                                                                        |                1 |              2 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                |                                                                                                                                                                                                                                                                                        |                1 |              2 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                                                             |                                                                                                                                                                                                                                                                                        |                1 |              2 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/v_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_sig_173 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/ntt_butterfly_2/out_b_scale/sel_delay/ntt_v_bank1_i_67_psbram_and_n                                                                     |                1 |              2 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                         |                                                                                                                                                                                                                                                                                        |                1 |              3 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                           | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                              |                2 |              4 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                                                   | CKKS_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                        |                1 |              4 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/arvalid_re                                                                                                                                                                                                                         | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_lite_bside_hw_reset_reg                                                                                                                                                                                |                1 |              4 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine[bitcnt][3]_i_1_n_0                                                                                                                                                                                          | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv_n_0                                                                                                                                                                                                         |                1 |              4 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                               | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                              |                2 |              4 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                           | CKKS_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                             |                3 |              4 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                           | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/rst_tw_fct_gen_delayed2/SR[0]                                                                                                           |                1 |              4 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                           | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/rst_tw_fct_gen_delayed2/is_dif_UnifTrans_DP_reg_rep[0]                                                                                  |                1 |              4 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                                                                             | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0                                                                                                                          |                2 |              4 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                 | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                      |                1 |              4 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/ISA_CTRL/inc_IR_address__0                                                                                                                                                                        | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/ISA_CTRL/IR_address0__6                                                                                                                                        |                1 |              4 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                                                                                                                            | CKKS_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                       |                1 |              4 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                                                                                             | CKKS_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                       |                2 |              4 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                                                   | CKKS_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                        |                1 |              4 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                                                                                                                            | CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                       |                1 |              4 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                                                                              | CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                       |                2 |              4 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re34_out                                                                                                                                                                                                            | CKKS_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                       |                4 |              4 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/E[0]                                                                                                                                                                        | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv_n_0                                                                                                                                                                                                         |                3 |              4 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                           | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_axi_por2rst_out                                                                                                                                                                                        |                1 |              4 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                                                   | CKKS_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                        |                1 |              4 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                       | CKKS_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                        |                3 |              4 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                           | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/s_axi_lite_awaddr_2_sn_1                                                                                                                                                                                   |                1 |              4 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                       | CKKS_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                        |                2 |              4 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/E[0]                                                                                                                                                                        | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv_n_0                                                                                                                                                                                                         |                4 |              4 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                           | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/int_to_flp/done_delay/i2f_rst                                                                                                                             |                2 |              4 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                              | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                 |                2 |              5 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3]                                                      | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0                                                                                              |                2 |              5 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/random_sampling/trivium_adapter/sel                                                                                                                                                          | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/random_sampling_rst_1DP                                                                                                                                   |                1 |              5 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                           | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/ntt_butterfly_0/multiplier/reduction/stage1/command_reg_reg[8]                                                                          |                6 |              6 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                                                      | CKKS_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                       |                1 |              6 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mcause]0                                                                                                                                                                                                    | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv_n_0                                                                                                                                                                                                         |                3 |              6 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/tx_engine_fifo_inst/w_pnt[5]_i_1_n_0                                                                                                                                                                                  | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv_n_0                                                                                                                                                                                                         |                2 |              6 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine_fifo_inst/r_pnt[5]_i_1__0_n_0                                                                                                                                                                               | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv_n_0                                                                                                                                                                                                         |                2 |              6 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                                                      | CKKS_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                       |                2 |              6 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[1]                                                                                                                                                                                                     | CKKS_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                                   |                2 |              6 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                 | CKKS_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                       |                1 |              6 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/tx_engine_fifo_inst/r_pnt[5]_i_1_n_0                                                                                                                                                                                  | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv_n_0                                                                                                                                                                                                         |                3 |              6 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine_fifo_inst/w_pnt[5]_i_1__0_n_0                                                                                                                                                                               | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv_n_0                                                                                                                                                                                                         |                2 |              6 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                           | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_mm2s_status_reg0                                                                                                                                                                                       |                2 |              6 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                           | CKKS_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                            |                5 |              6 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                           | CKKS_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                            |                4 |              6 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_CURR_ARLEN_RL.GEN_CURR_ARLEN_SNG.curr_arlen_reg[7]_i_1_n_0                                                                                                                                                       | CKKS_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                       |                2 |              8 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                          | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                              |                3 |              8 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                                                                  | CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                       |                3 |              8 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                                 | CKKS_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                       |                3 |              8 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                          | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                              |                3 |              8 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                           | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/resetn_0                                                                                                                                                                                                                                |                4 |              8 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                           | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/unif_tw_fct_gen/modular_multiplier/reduction/stage2/command_reg_reg[8]                                                                  |                3 |              8 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[63].bram_wrdata_int[63]_i_1_n_0                                                                                                                                                                                             | CKKS_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[7]_i_1_n_0                                                                                                                                                                |                3 |              8 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[1]                                                                                                                                                                                                     | CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg[0]                                                                                                                                                             |                6 |              8 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                                                                  | CKKS_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                       |                3 |              8 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                                                          | CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[7]_i_1_n_0                                                                                                                                                                |                3 |              8 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                               | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                              |                4 |              9 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bram_en_a                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                        |                8 |              9 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine[sreg][8]_i_1_n_0                                                                                                                                                                                            | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv_n_0                                                                                                                                                                                                         |                3 |              9 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                                                                                     | CKKS_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                                   |                3 |              9 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                                                                                     | CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg[0]                                                                                                                                                             |                4 |              9 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                           | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_lite_bside_hw_reset_reg                                                                                                                                                                                |                5 |              9 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                           | CKKS_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_lite_upsizer.lite_upsizer_inst/p_0_in                                                                                                                                                                              |                4 |              9 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                           | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                              |                3 |              9 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/addr_rl_rd_buf_in                                                                                                                                                                                                                      | CKKS_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.addr_rl_rd_buf_in[9]_i_1_n_0                                                                                                                 |                3 |             10 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/tx_engine[baudcnt][9]_i_1_n_0                                                                                                                                                                                         | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv_n_0                                                                                                                                                                                                         |                5 |             10 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                           | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/store_logic/b_out_imag_delay/buffer[0][63]_i_1_n_0                                                                                      |                8 |             10 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine[baudcnt][9]_i_1_n_0                                                                                                                                                                                         | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv_n_0                                                                                                                                                                                                         |                4 |             10 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/m_DP[11]_i_1_n_0                                                                                                                                                           | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/rst_tw_fct_gen_delayed2/rst_ctrl_ld_st                                                                                                  |                3 |             11 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                           | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_sm_state0                                                                                                                                                                                              |                4 |             11 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_count[10]_i_2_n_0                                                                                                                                                            | CKKS_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_count[10]_i_1_n_0                                                                                                                         |                3 |             11 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                           | CKKS_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                   |                6 |             11 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                           | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/fft_butterfly/add_stage/add_and_normalize_imag/exponent_result_6DP[10]_i_1__1_n_0                                                       |                6 |             11 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                           | CKKS_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_DATA_SM_RL.rd_latency_count[10]_i_1_n_0                                                                                                                                    |                4 |             11 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/main_req_i[stb]                                                                                                                                                             | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv_n_0                                                                                                                                                                                                         |                4 |             11 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                           | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/fft_butterfly/add_stage/add_and_normalize_real/exponent_result_6DP[10]_i_1_n_0                                                          |                4 |             11 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                           | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/fft_butterfly/add_stage/sub_and_normalize_imag/exponent_result_6DP[10]_i_1__2_n_0                                                       |                6 |             11 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                           | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/fft_butterfly/add_stage/sub_and_normalize_real/exponent_result_6DP[10]_i_1__0_n_0                                                       |                4 |             11 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                           | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/fft_butterfly/tw_factor_mult/adder_imag_result/add_and_normalize/exponent_result_6DP[10]_i_1__4_n_0                                     |                3 |             11 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                           | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/fft_butterfly/tw_factor_mult/adder_real_result/add_and_normalize/exponent_result_6DP[10]_i_1__3_n_0                                     |                4 |             11 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/load_logic/valid_a_forward_delay/is_dif_UnifTrans_DP_reg                                                                                                                   | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/rst_tw_fct_gen_delayed2/is_dif_UnifTrans_DP_reg_rep_0                                                                                   |                3 |             12 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                           | CKKS_i/axi_interconnect_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                                                             |                5 |             12 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                           | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                                    |                4 |             12 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/tw_fct_storage/inputs_delay_forward/genblk1[7].buffer_reg[7][1]__0_0                                                                                                       | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/tw_fct_storage/inputs_delay_forward/base_DP                                                                                             |                2 |             12 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/i_DP[12]_i_1_n_0                                                                                                                                                           | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/rst_tw_fct_gen_delayed2/rst_ctrl_ld_st                                                                                                  |                4 |             13 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/rns/sel                                                                                                                                                                                      | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/rns/done_delay/rst0                                                                                                                                       |                4 |             13 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                           | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/random_sampling/q_DP[53]_i_1_n_0                                                                                                                          |                2 |             13 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/pwm/sel                                                                                                                                                                                      | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/ntt_butterfly_2/adder/command_reg_reg[1]                                                                                                |                4 |             13 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/tx_engine[bitcnt][3]_i_1_n_0                                                                                                                                                                                          | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv_n_0                                                                                                                                                                                                         |                3 |             13 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/tw_fct_storage/inputs_delay_inverse/m_DP_reg[0][0]                                                                                                                         | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/rst_tw_fct_gen_delayed2/is_dif_UnifTrans_DP_reg_rep_1[0]                                                                                |                5 |             13 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/int_to_flp/sel                                                                                                                                                                               | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/int_to_flp/done_delay/i2f_rst                                                                                                                             |                4 |             13 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                           | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_local_hw_reset_reg                                                                                                                                                                                     |                5 |             14 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/random_sampling/v_pk1_sample_valid                                                                                                                                                           | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/random_sampling_rst_1DP                                                                                                                                   |                5 |             14 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/expand/update_counter                                                                                                                                                                        | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/cfs_reg_wr_reg_n_0_[1][0]                                                                                                                                                              |                4 |             14 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/random_sampling/p_1_in                                                                                                                                                                       | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/random_sampling_rst_1DP                                                                                                                                   |                5 |             15 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine_fifo_inst/we_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                        |                2 |             16 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1__0_n_0                                                                                                                                     | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/SR[0]                                                                                                                                |                4 |             16 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/unif_tw_fct_gen/stall_counter1                                                                                                                                             | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/rst_tw_fct_gen_delayed2/rst_tw_fct_gen                                                                                                  |                4 |             16 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/we                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                        |                2 |             16 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/fifo_mem[1]_65                                                                                                                                                              | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv_n_0                                                                                                                                                                                                         |               10 |             16 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/fifo_mem[0]_66                                                                                                                                                              | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv_n_0                                                                                                                                                                                                         |                9 |             16 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                        | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/SR[0]                                                                                                                                |                4 |             16 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_mem[0]_64                                                                                                                                                              | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv_n_0                                                                                                                                                                                                         |               10 |             17 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_mem[1]_63                                                                                                                                                              | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv_n_0                                                                                                                                                                                                         |               12 |             17 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                                                                  | CKKS_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                       |                5 |             17 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                  | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/SR[0]                                                                                                                                |                7 |             17 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                     | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/SR[0]                                                                                                                                |                6 |             17 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                           | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/ntt_butterfly_2/multiplier/reduction/stage1/command_reg_reg[7]_rep__3                                                                   |               14 |             18 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                                                                  | CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                       |                7 |             19 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mie_msi]_i_1_n_0                                                                                                                                                                                                | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv_n_0                                                                                                                                                                                                         |               11 |             19 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                           | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/ntt_butterfly_2/adder/command_reg_reg[1]                                                                                                |               10 |             20 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/main_req_reg[addr][2]_3[0]                                                                                                                                                                                                            | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv_n_0                                                                                                                                                                                                         |                8 |             21 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_s_ready_out_reg                                                           | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 |                4 |             22 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                                   | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_rlast_0                              |                5 |             22 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                           | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/fft_butterfly/tw_factor_mult/mult_ar_x_br/exponent_is_negative                                                                          |                5 |             22 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                           | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/fft_butterfly/tw_factor_mult/mult_ar_x_bi/exponent_uncorrected_2DP_reg_n_0_[12]                                                         |                7 |             22 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                           | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/fft_butterfly/tw_factor_mult/mult_ai_x_bi/exponent_uncorrected_2DP_reg_n_0_[12]                                                         |                5 |             22 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                           | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/fft_butterfly/tw_factor_mult/mult_ai_x_br/exponent_uncorrected_2DP_reg_n_0_[12]                                                         |                6 |             22 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                                         | CKKS_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                       |                6 |             23 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_adv_buf51_out                                                                                                                                                                                                                       | CKKS_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.addr_rl_rd_buf_out[9]_i_1_n_0                                                                                                                |               11 |             25 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                           | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/SR[0]                                                                                                                                |               13 |             25 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/load_logic/valid_a_forward_delay/is_dif_UnifTrans_DP_reg                                                                                                                   | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/rst_tw_fct_gen_delayed2/rst_ctrl_ld_st                                                                                                  |               11 |             26 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/project/sel                                                                                                                                                                                  | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/project/prj_rst                                                                                                                                           |                7 |             26 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/E[0]                                                                                                                                                                                                                               | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                                    |               12 |             26 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                                         | CKKS_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                       |                6 |             27 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                              |                                                                                                                                                                                                                                                                                        |                4 |             28 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                              |                                                                                                                                                                                                                                                                                        |                4 |             28 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/E[0]                                                                                                                                                                                    | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/SR[0]                                                                                                                                |                8 |             29 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/SR[0]                                                                                                                                |                8 |             29 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                     | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/SR[0]                                                                                                                                |                7 |             29 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                     | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/SR[0]                                                                                                                                |                8 |             29 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                                 | CKKS_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                   |               12 |             30 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine[pc]                                                                                                                                                                                                    | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv_n_0                                                                                                                                                                                                         |               14 |             31 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine[next_pc]                                                                                                                                                                                             | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv_n_0                                                                                                                                                                                                         |               20 |             31 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mepc]0                                                                                                                                                                                                      | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv_n_0                                                                                                                                                                                                         |               18 |             31 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mtvec][31]_i_1_n_0                                                                                                                                                                                              | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv_n_0                                                                                                                                                                                                         |               20 |             31 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/main_req_reg[addr][2]_0[0]                                                                                                                                                                                                            | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv_n_0                                                                                                                                                                                                         |               13 |             32 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                           | CKKS_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                       |               18 |             32 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg[8]_0[0]                                                                                                                                                                                             | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                                    |               13 |             32 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                                                                             | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                                    |               13 |             32 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mscratch][31]_i_1_n_0                                                                                                                                                                                           | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv_n_0                                                                                                                                                                                                         |               16 |             32 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_sysinfo_inst_true.neorv32_sysinfo_inst/sysinfo_reg[0]0_n_0                                                                                                                                                                                               | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv_n_0                                                                                                                                                                                                         |               11 |             32 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/rvalid                                                                                                                                                                                                                             | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                      |               10 |             32 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/E[0]                                                                                                                                                                                                                                  | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv_n_0                                                                                                                                                                                                         |               11 |             32 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/main_req_reg[addr][3]_4[0]                                                                                                                                                                                                            | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv_n_0                                                                                                                                                                                                         |               10 |             32 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_interconnect_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/rdata_low_0                                                                                                                                                                                                      | CKKS_i/axi_interconnect_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                                                             |                9 |             32 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/main_req_reg[addr][3]_0[0]                                                                                                                                                                                                            | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv_n_0                                                                                                                                                                                                         |                9 |             32 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/main_req_reg[addr][3]_3[0]                                                                                                                                                                                                            | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv_n_0                                                                                                                                                                                                         |               11 |             32 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_bus_io_switch_inst/main_req_reg[addr][3]_1[0]                                                                                                                                                                                                            | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv_n_0                                                                                                                                                                                                         |               10 |             32 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                   | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/SR[0]                                                                                                                                |               11 |             33 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/rns/done_delay/rst0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                        |               16 |             33 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                   | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/SR[0]                                                                                                                                |               10 |             33 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                      |                                                                                                                                                                                                                                                                                        |                5 |             35 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                           | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/cfs_reg_wr_reg_n_0_[1][0]                                                                                                                                                              |               12 |             37 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/shifter[sreg]                                                                                                                                                                               | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv_n_0                                                                                                                                                                                                         |               18 |             37 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]_0                                                           | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_addr_valid_reg_i_1__0_n_0                                                                                                                       |                9 |             38 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                           | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/current_k[3]                                                                                                                                              |               28 |             38 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                      |                                                                                                                                                                                                                                                                                        |                6 |             39 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_addr_valid_reg_i_1_n_0                                                                                                                          |                9 |             42 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                       | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/SR[0]                                                                                                                                |               14 |             42 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_btt_cntr_im0[25]_i_1_n_0                                                                                                                                            | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/SR[0]                                                                                                                                |               15 |             42 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                           | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/rst_tw_fct_gen_delayed2/rst_ctrl_ld_st                                                                                                  |               18 |             48 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                           | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/rns/done_delay/rst0                                                                                                                                       |               17 |             51 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/rst_tw_fct_gen_delayed2/E[0]                                                                                                                                               |                                                                                                                                                                                                                                                                                        |               32 |             54 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/unif_tw_fct_gen/w_c_modring_DP0                                                                                                                                            |                                                                                                                                                                                                                                                                                        |               23 |             54 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                           | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/fft_butterfly/tw_factor_mult/adder_real_result/denormalize/SR[0]                                                                        |               19 |             54 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                           | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/fft_butterfly/tw_factor_mult/adder_imag_result/denormalize/SR[0]                                                                        |               19 |             54 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int[40]                                                                                                                  | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/cfs_reg_wr_reg_n_0_[1][0]                                                                                                                                                              |               27 |             55 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/ISA_CTRL/wea_ext_ISA                                                                                                                                                                              |                                                                                                                                                                                                                                                                                        |                7 |             56 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                           | CKKS_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                       |               27 |             58 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_DMA_CNTLR/E[0]                                                                                                                                                                                                                                           | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                              |               18 |             60 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                       | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                              |               16 |             60 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                           | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/fft_butterfly/tw_factor_mult/mult_ar_x_bi/zero_result_4DP_reg_n_0                                                                       |               20 |             63 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                           | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/fft_butterfly/tw_factor_mult/mult_ar_x_br/zero_result_4DP                                                                               |               19 |             63 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                           | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/fft_butterfly/tw_factor_mult/mult_ai_x_br/zero_result_4DP_reg_n_0                                                                       |               17 |             63 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                           | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/fft_butterfly/tw_factor_mult/mult_ai_x_bi/zero_result_4DP_reg_n_0                                                                       |               15 |             63 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/r_pnt_reg[0]_1[0]                                                                                                                                                           | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv_n_0                                                                                                                                                                                                         |               27 |             63 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                           | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                              |               21 |             63 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                        |               21 |             64 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                                                                         | CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                       |               38 |             64 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                                                                           | CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[63].axi_rdata_int[63]_i_1_n_0                                                                                                   |               26 |             64 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/p_11_in                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                        |               30 |             64 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[63].bram_wrdata_int[63]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                        |               27 |             64 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/random_sampling/trivium_adapter/trivium64_prng/s11[63]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                                                                        |               25 |             64 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mtval]                                                                                                                                                                                                          | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv_n_0                                                                                                                                                                                                         |               22 |             64 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                               |                                                                                                                                                                                                                                                                                        |               27 |             64 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                           |                                                                                                                                                                                                                                                                                        |               29 |             64 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                        |               24 |             66 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                        |               33 |             66 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                        |               19 |             66 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                        |               17 |             66 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                        |               21 |             67 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_control_inst/E[0]                                                                                                                                                                                                                | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv_n_0                                                                                                                                                                                                         |               25 |             71 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_0_63_0_2_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                        |               22 |             86 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_256_319_0_2_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                                                                        |               22 |             86 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_192_255_0_2_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                                                                        |               22 |             86 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_128_191_0_2_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                                                                        |               22 |             86 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_64_127_0_2_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                                        |               22 |             86 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                           | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/fft_butterfly/add_stage/denormalize_real_part/SR[0]                                                                                     |               23 |            108 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                           | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/unified_transform/fft_butterfly/add_stage/denormalize_imag_part/SR[0]                                                                                     |               20 |            108 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/random_sampling/trivium_adapter/trivium64_prng/random_en                                                                                                                                     | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/io_system.neorv32_cfs_inst_true.neorv32_cfs_inst/ComputeCoreWrapper_inst/CORE/random_sampling_rst_1DP                                                                                                                                   |               43 |            224 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                           | CKKS_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                       |              198 |            226 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                           | CKKS_i/neorv32_vivado_ip_0/U0/neorv32_top_inst/generators.rstn_sys_reg_inv_n_0                                                                                                                                                                                                         |              162 |            422 |
|  CKKS_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                        |             3690 |          12329 |
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


