
E00_DIO_STOP_WATCH.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002116  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000012  00800060  00002116  000021aa  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000000b  00800072  00800072  000021bc  2**0
                  ALLOC
  3 .stab         00001878  00000000  00000000  000021bc  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000010e0  00000000  00000000  00003a34  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  00004b14  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  00004c54  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  00004dc4  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  00006a0d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  000078f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  000086a8  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  00008808  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  00008a95  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  00009263  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 a3 05 	jmp	0xb46	; 0xb46 <__vector_1>
       8:	0c 94 d0 05 	jmp	0xba0	; 0xba0 <__vector_2>
       c:	0c 94 fd 05 	jmp	0xbfa	; 0xbfa <__vector_3>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e6 e1       	ldi	r30, 0x16	; 22
      68:	f1 e2       	ldi	r31, 0x21	; 33
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a2 37       	cpi	r26, 0x72	; 114
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	a2 e7       	ldi	r26, 0x72	; 114
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	ad 37       	cpi	r26, 0x7D	; 125
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 70 0d 	call	0x1ae0	; 0x1ae0 <main>
      8a:	0c 94 89 10 	jmp	0x2112	; 0x2112 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 52 10 	jmp	0x20a4	; 0x20a4 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 6e 10 	jmp	0x20dc	; 0x20dc <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 5e 10 	jmp	0x20bc	; 0x20bc <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 7a 10 	jmp	0x20f4	; 0x20f4 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 5e 10 	jmp	0x20bc	; 0x20bc <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 7a 10 	jmp	0x20f4	; 0x20f4 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 52 10 	jmp	0x20a4	; 0x20a4 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 6e 10 	jmp	0x20dc	; 0x20dc <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 5e 10 	jmp	0x20bc	; 0x20bc <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 7a 10 	jmp	0x20f4	; 0x20f4 <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 5e 10 	jmp	0x20bc	; 0x20bc <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 7a 10 	jmp	0x20f4	; 0x20f4 <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 5e 10 	jmp	0x20bc	; 0x20bc <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 7a 10 	jmp	0x20f4	; 0x20f4 <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 62 10 	jmp	0x20c4	; 0x20c4 <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 7e 10 	jmp	0x20fc	; 0x20fc <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <__vector_1>:
static void (*user_func1)(void);
static void (*user_func2)(void);


ISR(INT0_vect)
{
     b46:	1f 92       	push	r1
     b48:	0f 92       	push	r0
     b4a:	0f b6       	in	r0, 0x3f	; 63
     b4c:	0f 92       	push	r0
     b4e:	11 24       	eor	r1, r1
     b50:	2f 93       	push	r18
     b52:	3f 93       	push	r19
     b54:	4f 93       	push	r20
     b56:	5f 93       	push	r21
     b58:	6f 93       	push	r22
     b5a:	7f 93       	push	r23
     b5c:	8f 93       	push	r24
     b5e:	9f 93       	push	r25
     b60:	af 93       	push	r26
     b62:	bf 93       	push	r27
     b64:	ef 93       	push	r30
     b66:	ff 93       	push	r31
     b68:	df 93       	push	r29
     b6a:	cf 93       	push	r28
     b6c:	cd b7       	in	r28, 0x3d	; 61
     b6e:	de b7       	in	r29, 0x3e	; 62
	(*user_func0)();
     b70:	e0 91 72 00 	lds	r30, 0x0072
     b74:	f0 91 73 00 	lds	r31, 0x0073
     b78:	09 95       	icall
}
     b7a:	cf 91       	pop	r28
     b7c:	df 91       	pop	r29
     b7e:	ff 91       	pop	r31
     b80:	ef 91       	pop	r30
     b82:	bf 91       	pop	r27
     b84:	af 91       	pop	r26
     b86:	9f 91       	pop	r25
     b88:	8f 91       	pop	r24
     b8a:	7f 91       	pop	r23
     b8c:	6f 91       	pop	r22
     b8e:	5f 91       	pop	r21
     b90:	4f 91       	pop	r20
     b92:	3f 91       	pop	r19
     b94:	2f 91       	pop	r18
     b96:	0f 90       	pop	r0
     b98:	0f be       	out	0x3f, r0	; 63
     b9a:	0f 90       	pop	r0
     b9c:	1f 90       	pop	r1
     b9e:	18 95       	reti

00000ba0 <__vector_2>:

ISR(INT1_vect)
{
     ba0:	1f 92       	push	r1
     ba2:	0f 92       	push	r0
     ba4:	0f b6       	in	r0, 0x3f	; 63
     ba6:	0f 92       	push	r0
     ba8:	11 24       	eor	r1, r1
     baa:	2f 93       	push	r18
     bac:	3f 93       	push	r19
     bae:	4f 93       	push	r20
     bb0:	5f 93       	push	r21
     bb2:	6f 93       	push	r22
     bb4:	7f 93       	push	r23
     bb6:	8f 93       	push	r24
     bb8:	9f 93       	push	r25
     bba:	af 93       	push	r26
     bbc:	bf 93       	push	r27
     bbe:	ef 93       	push	r30
     bc0:	ff 93       	push	r31
     bc2:	df 93       	push	r29
     bc4:	cf 93       	push	r28
     bc6:	cd b7       	in	r28, 0x3d	; 61
     bc8:	de b7       	in	r29, 0x3e	; 62
	(*user_func1)();
     bca:	e0 91 74 00 	lds	r30, 0x0074
     bce:	f0 91 75 00 	lds	r31, 0x0075
     bd2:	09 95       	icall
}
     bd4:	cf 91       	pop	r28
     bd6:	df 91       	pop	r29
     bd8:	ff 91       	pop	r31
     bda:	ef 91       	pop	r30
     bdc:	bf 91       	pop	r27
     bde:	af 91       	pop	r26
     be0:	9f 91       	pop	r25
     be2:	8f 91       	pop	r24
     be4:	7f 91       	pop	r23
     be6:	6f 91       	pop	r22
     be8:	5f 91       	pop	r21
     bea:	4f 91       	pop	r20
     bec:	3f 91       	pop	r19
     bee:	2f 91       	pop	r18
     bf0:	0f 90       	pop	r0
     bf2:	0f be       	out	0x3f, r0	; 63
     bf4:	0f 90       	pop	r0
     bf6:	1f 90       	pop	r1
     bf8:	18 95       	reti

00000bfa <__vector_3>:

ISR(INT2_vect)
{
     bfa:	1f 92       	push	r1
     bfc:	0f 92       	push	r0
     bfe:	0f b6       	in	r0, 0x3f	; 63
     c00:	0f 92       	push	r0
     c02:	11 24       	eor	r1, r1
     c04:	2f 93       	push	r18
     c06:	3f 93       	push	r19
     c08:	4f 93       	push	r20
     c0a:	5f 93       	push	r21
     c0c:	6f 93       	push	r22
     c0e:	7f 93       	push	r23
     c10:	8f 93       	push	r24
     c12:	9f 93       	push	r25
     c14:	af 93       	push	r26
     c16:	bf 93       	push	r27
     c18:	ef 93       	push	r30
     c1a:	ff 93       	push	r31
     c1c:	df 93       	push	r29
     c1e:	cf 93       	push	r28
     c20:	cd b7       	in	r28, 0x3d	; 61
     c22:	de b7       	in	r29, 0x3e	; 62
	(*user_func2)();
     c24:	e0 91 76 00 	lds	r30, 0x0076
     c28:	f0 91 77 00 	lds	r31, 0x0077
     c2c:	09 95       	icall
}
     c2e:	cf 91       	pop	r28
     c30:	df 91       	pop	r29
     c32:	ff 91       	pop	r31
     c34:	ef 91       	pop	r30
     c36:	bf 91       	pop	r27
     c38:	af 91       	pop	r26
     c3a:	9f 91       	pop	r25
     c3c:	8f 91       	pop	r24
     c3e:	7f 91       	pop	r23
     c40:	6f 91       	pop	r22
     c42:	5f 91       	pop	r21
     c44:	4f 91       	pop	r20
     c46:	3f 91       	pop	r19
     c48:	2f 91       	pop	r18
     c4a:	0f 90       	pop	r0
     c4c:	0f be       	out	0x3f, r0	; 63
     c4e:	0f 90       	pop	r0
     c50:	1f 90       	pop	r1
     c52:	18 95       	reti

00000c54 <EXTINT_uint8ExternalInt0>:


STD_return_t EXTINT_uint8ExternalInt0(EXTINT_SENSE_CONTROL_t senseCtrl)
{
     c54:	df 93       	push	r29
     c56:	cf 93       	push	r28
     c58:	00 d0       	rcall	.+0      	; 0xc5a <EXTINT_uint8ExternalInt0+0x6>
     c5a:	00 d0       	rcall	.+0      	; 0xc5c <EXTINT_uint8ExternalInt0+0x8>
     c5c:	cd b7       	in	r28, 0x3d	; 61
     c5e:	de b7       	in	r29, 0x3e	; 62
     c60:	89 83       	std	Y+1, r24	; 0x01
	ENABLE_INT0();
     c62:	ab e5       	ldi	r26, 0x5B	; 91
     c64:	b0 e0       	ldi	r27, 0x00	; 0
     c66:	eb e5       	ldi	r30, 0x5B	; 91
     c68:	f0 e0       	ldi	r31, 0x00	; 0
     c6a:	80 81       	ld	r24, Z
     c6c:	80 64       	ori	r24, 0x40	; 64
     c6e:	8c 93       	st	X, r24

	switch (senseCtrl)
     c70:	89 81       	ldd	r24, Y+1	; 0x01
     c72:	28 2f       	mov	r18, r24
     c74:	30 e0       	ldi	r19, 0x00	; 0
     c76:	3c 83       	std	Y+4, r19	; 0x04
     c78:	2b 83       	std	Y+3, r18	; 0x03
     c7a:	8b 81       	ldd	r24, Y+3	; 0x03
     c7c:	9c 81       	ldd	r25, Y+4	; 0x04
     c7e:	00 97       	sbiw	r24, 0x00	; 0
     c80:	31 f0       	breq	.+12     	; 0xc8e <EXTINT_uint8ExternalInt0+0x3a>
     c82:	2b 81       	ldd	r18, Y+3	; 0x03
     c84:	3c 81       	ldd	r19, Y+4	; 0x04
     c86:	21 30       	cpi	r18, 0x01	; 1
     c88:	31 05       	cpc	r19, r1
     c8a:	81 f0       	breq	.+32     	; 0xcac <EXTINT_uint8ExternalInt0+0x58>
     c8c:	1e c0       	rjmp	.+60     	; 0xcca <EXTINT_uint8ExternalInt0+0x76>
	{
	case EXTINT_FALLING_EDGE:
		CLEAR_BIT(MCUCR,ISC00);
     c8e:	a5 e5       	ldi	r26, 0x55	; 85
     c90:	b0 e0       	ldi	r27, 0x00	; 0
     c92:	e5 e5       	ldi	r30, 0x55	; 85
     c94:	f0 e0       	ldi	r31, 0x00	; 0
     c96:	80 81       	ld	r24, Z
     c98:	8e 7f       	andi	r24, 0xFE	; 254
     c9a:	8c 93       	st	X, r24
		SET_BIT(MCUCR,ISC01);
     c9c:	a5 e5       	ldi	r26, 0x55	; 85
     c9e:	b0 e0       	ldi	r27, 0x00	; 0
     ca0:	e5 e5       	ldi	r30, 0x55	; 85
     ca2:	f0 e0       	ldi	r31, 0x00	; 0
     ca4:	80 81       	ld	r24, Z
     ca6:	82 60       	ori	r24, 0x02	; 2
     ca8:	8c 93       	st	X, r24
     caa:	12 c0       	rjmp	.+36     	; 0xcd0 <EXTINT_uint8ExternalInt0+0x7c>
		break;
	case EXTINT_RISING_EDGE:
		SET_BIT(MCUCR,ISC00);
     cac:	a5 e5       	ldi	r26, 0x55	; 85
     cae:	b0 e0       	ldi	r27, 0x00	; 0
     cb0:	e5 e5       	ldi	r30, 0x55	; 85
     cb2:	f0 e0       	ldi	r31, 0x00	; 0
     cb4:	80 81       	ld	r24, Z
     cb6:	81 60       	ori	r24, 0x01	; 1
     cb8:	8c 93       	st	X, r24
		SET_BIT(MCUCR,ISC01);
     cba:	a5 e5       	ldi	r26, 0x55	; 85
     cbc:	b0 e0       	ldi	r27, 0x00	; 0
     cbe:	e5 e5       	ldi	r30, 0x55	; 85
     cc0:	f0 e0       	ldi	r31, 0x00	; 0
     cc2:	80 81       	ld	r24, Z
     cc4:	82 60       	ori	r24, 0x02	; 2
     cc6:	8c 93       	st	X, r24
     cc8:	03 c0       	rjmp	.+6      	; 0xcd0 <EXTINT_uint8ExternalInt0+0x7c>
		break;
		default:
		return P_NOK;
     cca:	31 e0       	ldi	r19, 0x01	; 1
     ccc:	3a 83       	std	Y+2, r19	; 0x02
     cce:	01 c0       	rjmp	.+2      	; 0xcd2 <EXTINT_uint8ExternalInt0+0x7e>
	}
	return P_OK;
     cd0:	1a 82       	std	Y+2, r1	; 0x02
     cd2:	8a 81       	ldd	r24, Y+2	; 0x02
}
     cd4:	0f 90       	pop	r0
     cd6:	0f 90       	pop	r0
     cd8:	0f 90       	pop	r0
     cda:	0f 90       	pop	r0
     cdc:	cf 91       	pop	r28
     cde:	df 91       	pop	r29
     ce0:	08 95       	ret

00000ce2 <EXTINT_callbackInt0>:
extern void EXTINT_callbackInt0(void(*ptrfunc)())
{
     ce2:	df 93       	push	r29
     ce4:	cf 93       	push	r28
     ce6:	00 d0       	rcall	.+0      	; 0xce8 <EXTINT_callbackInt0+0x6>
     ce8:	cd b7       	in	r28, 0x3d	; 61
     cea:	de b7       	in	r29, 0x3e	; 62
     cec:	9a 83       	std	Y+2, r25	; 0x02
     cee:	89 83       	std	Y+1, r24	; 0x01
	user_func0=ptrfunc;
     cf0:	89 81       	ldd	r24, Y+1	; 0x01
     cf2:	9a 81       	ldd	r25, Y+2	; 0x02
     cf4:	90 93 73 00 	sts	0x0073, r25
     cf8:	80 93 72 00 	sts	0x0072, r24
}
     cfc:	0f 90       	pop	r0
     cfe:	0f 90       	pop	r0
     d00:	cf 91       	pop	r28
     d02:	df 91       	pop	r29
     d04:	08 95       	ret

00000d06 <EXTINT_uint8ExternalInt1>:

STD_return_t EXTINT_uint8ExternalInt1(EXTINT_SENSE_CONTROL_t senseCtrl)
{
     d06:	df 93       	push	r29
     d08:	cf 93       	push	r28
     d0a:	00 d0       	rcall	.+0      	; 0xd0c <EXTINT_uint8ExternalInt1+0x6>
     d0c:	00 d0       	rcall	.+0      	; 0xd0e <EXTINT_uint8ExternalInt1+0x8>
     d0e:	cd b7       	in	r28, 0x3d	; 61
     d10:	de b7       	in	r29, 0x3e	; 62
     d12:	89 83       	std	Y+1, r24	; 0x01
	ENABLE_INT1();
     d14:	ab e5       	ldi	r26, 0x5B	; 91
     d16:	b0 e0       	ldi	r27, 0x00	; 0
     d18:	eb e5       	ldi	r30, 0x5B	; 91
     d1a:	f0 e0       	ldi	r31, 0x00	; 0
     d1c:	80 81       	ld	r24, Z
     d1e:	80 68       	ori	r24, 0x80	; 128
     d20:	8c 93       	st	X, r24

	switch (senseCtrl)
     d22:	89 81       	ldd	r24, Y+1	; 0x01
     d24:	28 2f       	mov	r18, r24
     d26:	30 e0       	ldi	r19, 0x00	; 0
     d28:	3c 83       	std	Y+4, r19	; 0x04
     d2a:	2b 83       	std	Y+3, r18	; 0x03
     d2c:	8b 81       	ldd	r24, Y+3	; 0x03
     d2e:	9c 81       	ldd	r25, Y+4	; 0x04
     d30:	00 97       	sbiw	r24, 0x00	; 0
     d32:	31 f0       	breq	.+12     	; 0xd40 <EXTINT_uint8ExternalInt1+0x3a>
     d34:	2b 81       	ldd	r18, Y+3	; 0x03
     d36:	3c 81       	ldd	r19, Y+4	; 0x04
     d38:	21 30       	cpi	r18, 0x01	; 1
     d3a:	31 05       	cpc	r19, r1
     d3c:	81 f0       	breq	.+32     	; 0xd5e <EXTINT_uint8ExternalInt1+0x58>
     d3e:	1e c0       	rjmp	.+60     	; 0xd7c <EXTINT_uint8ExternalInt1+0x76>
	{
	case EXTINT_FALLING_EDGE:
		CLEAR_BIT(MCUCR,ISC10);
     d40:	a5 e5       	ldi	r26, 0x55	; 85
     d42:	b0 e0       	ldi	r27, 0x00	; 0
     d44:	e5 e5       	ldi	r30, 0x55	; 85
     d46:	f0 e0       	ldi	r31, 0x00	; 0
     d48:	80 81       	ld	r24, Z
     d4a:	8b 7f       	andi	r24, 0xFB	; 251
     d4c:	8c 93       	st	X, r24
		SET_BIT(MCUCR,ISC11);
     d4e:	a5 e5       	ldi	r26, 0x55	; 85
     d50:	b0 e0       	ldi	r27, 0x00	; 0
     d52:	e5 e5       	ldi	r30, 0x55	; 85
     d54:	f0 e0       	ldi	r31, 0x00	; 0
     d56:	80 81       	ld	r24, Z
     d58:	88 60       	ori	r24, 0x08	; 8
     d5a:	8c 93       	st	X, r24
     d5c:	12 c0       	rjmp	.+36     	; 0xd82 <EXTINT_uint8ExternalInt1+0x7c>
		break;
	case EXTINT_RISING_EDGE:
		SET_BIT(MCUCR,ISC10);
     d5e:	a5 e5       	ldi	r26, 0x55	; 85
     d60:	b0 e0       	ldi	r27, 0x00	; 0
     d62:	e5 e5       	ldi	r30, 0x55	; 85
     d64:	f0 e0       	ldi	r31, 0x00	; 0
     d66:	80 81       	ld	r24, Z
     d68:	84 60       	ori	r24, 0x04	; 4
     d6a:	8c 93       	st	X, r24
		SET_BIT(MCUCR,ISC11);
     d6c:	a5 e5       	ldi	r26, 0x55	; 85
     d6e:	b0 e0       	ldi	r27, 0x00	; 0
     d70:	e5 e5       	ldi	r30, 0x55	; 85
     d72:	f0 e0       	ldi	r31, 0x00	; 0
     d74:	80 81       	ld	r24, Z
     d76:	88 60       	ori	r24, 0x08	; 8
     d78:	8c 93       	st	X, r24
     d7a:	03 c0       	rjmp	.+6      	; 0xd82 <EXTINT_uint8ExternalInt1+0x7c>
		break;
		default:
		return P_NOK;
     d7c:	31 e0       	ldi	r19, 0x01	; 1
     d7e:	3a 83       	std	Y+2, r19	; 0x02
     d80:	01 c0       	rjmp	.+2      	; 0xd84 <EXTINT_uint8ExternalInt1+0x7e>
	}
	return P_OK;
     d82:	1a 82       	std	Y+2, r1	; 0x02
     d84:	8a 81       	ldd	r24, Y+2	; 0x02
}
     d86:	0f 90       	pop	r0
     d88:	0f 90       	pop	r0
     d8a:	0f 90       	pop	r0
     d8c:	0f 90       	pop	r0
     d8e:	cf 91       	pop	r28
     d90:	df 91       	pop	r29
     d92:	08 95       	ret

00000d94 <EXTINT_callbackInt1>:
extern void EXTINT_callbackInt1(void(*ptrfunc)())
{
     d94:	df 93       	push	r29
     d96:	cf 93       	push	r28
     d98:	00 d0       	rcall	.+0      	; 0xd9a <EXTINT_callbackInt1+0x6>
     d9a:	cd b7       	in	r28, 0x3d	; 61
     d9c:	de b7       	in	r29, 0x3e	; 62
     d9e:	9a 83       	std	Y+2, r25	; 0x02
     da0:	89 83       	std	Y+1, r24	; 0x01
	user_func1=ptrfunc;
     da2:	89 81       	ldd	r24, Y+1	; 0x01
     da4:	9a 81       	ldd	r25, Y+2	; 0x02
     da6:	90 93 75 00 	sts	0x0075, r25
     daa:	80 93 74 00 	sts	0x0074, r24
}
     dae:	0f 90       	pop	r0
     db0:	0f 90       	pop	r0
     db2:	cf 91       	pop	r28
     db4:	df 91       	pop	r29
     db6:	08 95       	ret

00000db8 <EXTINT_uint8ExternalInt2>:

STD_return_t EXTINT_uint8ExternalInt2(EXTINT_SENSE_CONTROL_t senseCtrl)
{
     db8:	df 93       	push	r29
     dba:	cf 93       	push	r28
     dbc:	00 d0       	rcall	.+0      	; 0xdbe <EXTINT_uint8ExternalInt2+0x6>
     dbe:	00 d0       	rcall	.+0      	; 0xdc0 <EXTINT_uint8ExternalInt2+0x8>
     dc0:	cd b7       	in	r28, 0x3d	; 61
     dc2:	de b7       	in	r29, 0x3e	; 62
     dc4:	89 83       	std	Y+1, r24	; 0x01
	ENABLE_INT2();
     dc6:	ab e5       	ldi	r26, 0x5B	; 91
     dc8:	b0 e0       	ldi	r27, 0x00	; 0
     dca:	eb e5       	ldi	r30, 0x5B	; 91
     dcc:	f0 e0       	ldi	r31, 0x00	; 0
     dce:	80 81       	ld	r24, Z
     dd0:	80 68       	ori	r24, 0x80	; 128
     dd2:	8c 93       	st	X, r24

	switch (senseCtrl)
     dd4:	89 81       	ldd	r24, Y+1	; 0x01
     dd6:	28 2f       	mov	r18, r24
     dd8:	30 e0       	ldi	r19, 0x00	; 0
     dda:	3c 83       	std	Y+4, r19	; 0x04
     ddc:	2b 83       	std	Y+3, r18	; 0x03
     dde:	8b 81       	ldd	r24, Y+3	; 0x03
     de0:	9c 81       	ldd	r25, Y+4	; 0x04
     de2:	00 97       	sbiw	r24, 0x00	; 0
     de4:	31 f0       	breq	.+12     	; 0xdf2 <EXTINT_uint8ExternalInt2+0x3a>
     de6:	2b 81       	ldd	r18, Y+3	; 0x03
     de8:	3c 81       	ldd	r19, Y+4	; 0x04
     dea:	21 30       	cpi	r18, 0x01	; 1
     dec:	31 05       	cpc	r19, r1
     dee:	49 f0       	breq	.+18     	; 0xe02 <EXTINT_uint8ExternalInt2+0x4a>
     df0:	10 c0       	rjmp	.+32     	; 0xe12 <EXTINT_uint8ExternalInt2+0x5a>
	{
	case EXTINT_FALLING_EDGE:
		CLEAR_BIT(MCUCR,ISC2);
     df2:	a5 e5       	ldi	r26, 0x55	; 85
     df4:	b0 e0       	ldi	r27, 0x00	; 0
     df6:	e5 e5       	ldi	r30, 0x55	; 85
     df8:	f0 e0       	ldi	r31, 0x00	; 0
     dfa:	80 81       	ld	r24, Z
     dfc:	8f 7b       	andi	r24, 0xBF	; 191
     dfe:	8c 93       	st	X, r24
     e00:	0b c0       	rjmp	.+22     	; 0xe18 <EXTINT_uint8ExternalInt2+0x60>
		break;
	case EXTINT_RISING_EDGE:
		SET_BIT(MCUCR,ISC2);
     e02:	a5 e5       	ldi	r26, 0x55	; 85
     e04:	b0 e0       	ldi	r27, 0x00	; 0
     e06:	e5 e5       	ldi	r30, 0x55	; 85
     e08:	f0 e0       	ldi	r31, 0x00	; 0
     e0a:	80 81       	ld	r24, Z
     e0c:	80 64       	ori	r24, 0x40	; 64
     e0e:	8c 93       	st	X, r24
     e10:	03 c0       	rjmp	.+6      	; 0xe18 <EXTINT_uint8ExternalInt2+0x60>
		break;
		default:
		return P_NOK;
     e12:	31 e0       	ldi	r19, 0x01	; 1
     e14:	3a 83       	std	Y+2, r19	; 0x02
     e16:	01 c0       	rjmp	.+2      	; 0xe1a <EXTINT_uint8ExternalInt2+0x62>
	}
	return P_OK;
     e18:	1a 82       	std	Y+2, r1	; 0x02
     e1a:	8a 81       	ldd	r24, Y+2	; 0x02
}
     e1c:	0f 90       	pop	r0
     e1e:	0f 90       	pop	r0
     e20:	0f 90       	pop	r0
     e22:	0f 90       	pop	r0
     e24:	cf 91       	pop	r28
     e26:	df 91       	pop	r29
     e28:	08 95       	ret

00000e2a <EXTINT_callbackInt2>:
extern void EXTINT_callbackInt2(void(*ptrfunc)())
{
     e2a:	df 93       	push	r29
     e2c:	cf 93       	push	r28
     e2e:	00 d0       	rcall	.+0      	; 0xe30 <EXTINT_callbackInt2+0x6>
     e30:	cd b7       	in	r28, 0x3d	; 61
     e32:	de b7       	in	r29, 0x3e	; 62
     e34:	9a 83       	std	Y+2, r25	; 0x02
     e36:	89 83       	std	Y+1, r24	; 0x01
	user_func2=ptrfunc;
     e38:	89 81       	ldd	r24, Y+1	; 0x01
     e3a:	9a 81       	ldd	r25, Y+2	; 0x02
     e3c:	90 93 77 00 	sts	0x0077, r25
     e40:	80 93 76 00 	sts	0x0076, r24
}
     e44:	0f 90       	pop	r0
     e46:	0f 90       	pop	r0
     e48:	cf 91       	pop	r28
     e4a:	df 91       	pop	r29
     e4c:	08 95       	ret

00000e4e <DIO_init>:
/************************************************************/
/************	Function Implementation section	*************/
/************************************************************/

void DIO_init(void)
{
     e4e:	df 93       	push	r29
     e50:	cf 93       	push	r28
     e52:	cd b7       	in	r28, 0x3d	; 61
     e54:	de b7       	in	r29, 0x3e	; 62
	PINA = 0;
     e56:	e9 e3       	ldi	r30, 0x39	; 57
     e58:	f0 e0       	ldi	r31, 0x00	; 0
     e5a:	10 82       	st	Z, r1
	PINB = 0;
     e5c:	e6 e3       	ldi	r30, 0x36	; 54
     e5e:	f0 e0       	ldi	r31, 0x00	; 0
     e60:	10 82       	st	Z, r1
	PINC = 0;
     e62:	e3 e3       	ldi	r30, 0x33	; 51
     e64:	f0 e0       	ldi	r31, 0x00	; 0
     e66:	10 82       	st	Z, r1
	PIND = 0;
     e68:	e0 e3       	ldi	r30, 0x30	; 48
     e6a:	f0 e0       	ldi	r31, 0x00	; 0
     e6c:	10 82       	st	Z, r1

	DDRA = 0;
     e6e:	ea e3       	ldi	r30, 0x3A	; 58
     e70:	f0 e0       	ldi	r31, 0x00	; 0
     e72:	10 82       	st	Z, r1
	DDRB = 0;
     e74:	e7 e3       	ldi	r30, 0x37	; 55
     e76:	f0 e0       	ldi	r31, 0x00	; 0
     e78:	10 82       	st	Z, r1
	DDRC = 0;
     e7a:	e4 e3       	ldi	r30, 0x34	; 52
     e7c:	f0 e0       	ldi	r31, 0x00	; 0
     e7e:	10 82       	st	Z, r1
	DDRD = 0;
     e80:	e1 e3       	ldi	r30, 0x31	; 49
     e82:	f0 e0       	ldi	r31, 0x00	; 0
     e84:	10 82       	st	Z, r1
}
     e86:	cf 91       	pop	r28
     e88:	df 91       	pop	r29
     e8a:	08 95       	ret

00000e8c <DIO_uint8SetPinDirection>:

STD_return_t DIO_uint8SetPinDirection(DIO_PORT_NUMBER_t PORT,
		DIO_PIN_NUMBER_t PIN, DIO_PIN_DIRECTION_t DIRECTION)
{
     e8c:	df 93       	push	r29
     e8e:	cf 93       	push	r28
     e90:	cd b7       	in	r28, 0x3d	; 61
     e92:	de b7       	in	r29, 0x3e	; 62
     e94:	2a 97       	sbiw	r28, 0x0a	; 10
     e96:	0f b6       	in	r0, 0x3f	; 63
     e98:	f8 94       	cli
     e9a:	de bf       	out	0x3e, r29	; 62
     e9c:	0f be       	out	0x3f, r0	; 63
     e9e:	cd bf       	out	0x3d, r28	; 61
     ea0:	89 83       	std	Y+1, r24	; 0x01
     ea2:	6a 83       	std	Y+2, r22	; 0x02
     ea4:	4b 83       	std	Y+3, r20	; 0x03

	if ((PIN <= MAX_PIN_NUMBER) && (PIN >= MIN_PIN_NUMBER))
     ea6:	8a 81       	ldd	r24, Y+2	; 0x02
     ea8:	88 30       	cpi	r24, 0x08	; 8
     eaa:	08 f0       	brcs	.+2      	; 0xeae <DIO_uint8SetPinDirection+0x22>
     eac:	fe c0       	rjmp	.+508    	; 0x10aa <DIO_uint8SetPinDirection+0x21e>
	{
		switch (DIRECTION)
     eae:	8b 81       	ldd	r24, Y+3	; 0x03
     eb0:	28 2f       	mov	r18, r24
     eb2:	30 e0       	ldi	r19, 0x00	; 0
     eb4:	3a 87       	std	Y+10, r19	; 0x0a
     eb6:	29 87       	std	Y+9, r18	; 0x09
     eb8:	89 85       	ldd	r24, Y+9	; 0x09
     eba:	9a 85       	ldd	r25, Y+10	; 0x0a
     ebc:	00 97       	sbiw	r24, 0x00	; 0
     ebe:	39 f0       	breq	.+14     	; 0xece <DIO_uint8SetPinDirection+0x42>
     ec0:	29 85       	ldd	r18, Y+9	; 0x09
     ec2:	3a 85       	ldd	r19, Y+10	; 0x0a
     ec4:	21 30       	cpi	r18, 0x01	; 1
     ec6:	31 05       	cpc	r19, r1
     ec8:	09 f4       	brne	.+2      	; 0xecc <DIO_uint8SetPinDirection+0x40>
     eca:	78 c0       	rjmp	.+240    	; 0xfbc <DIO_uint8SetPinDirection+0x130>
     ecc:	e9 c0       	rjmp	.+466    	; 0x10a0 <DIO_uint8SetPinDirection+0x214>
		{
		case DIO_PIN_IN:
			switch (PORT)
     ece:	89 81       	ldd	r24, Y+1	; 0x01
     ed0:	28 2f       	mov	r18, r24
     ed2:	30 e0       	ldi	r19, 0x00	; 0
     ed4:	38 87       	std	Y+8, r19	; 0x08
     ed6:	2f 83       	std	Y+7, r18	; 0x07
     ed8:	8f 81       	ldd	r24, Y+7	; 0x07
     eda:	98 85       	ldd	r25, Y+8	; 0x08
     edc:	81 30       	cpi	r24, 0x01	; 1
     ede:	91 05       	cpc	r25, r1
     ee0:	59 f1       	breq	.+86     	; 0xf38 <DIO_uint8SetPinDirection+0xac>
     ee2:	2f 81       	ldd	r18, Y+7	; 0x07
     ee4:	38 85       	ldd	r19, Y+8	; 0x08
     ee6:	22 30       	cpi	r18, 0x02	; 2
     ee8:	31 05       	cpc	r19, r1
     eea:	2c f4       	brge	.+10     	; 0xef6 <DIO_uint8SetPinDirection+0x6a>
     eec:	8f 81       	ldd	r24, Y+7	; 0x07
     eee:	98 85       	ldd	r25, Y+8	; 0x08
     ef0:	00 97       	sbiw	r24, 0x00	; 0
     ef2:	69 f0       	breq	.+26     	; 0xf0e <DIO_uint8SetPinDirection+0x82>
     ef4:	60 c0       	rjmp	.+192    	; 0xfb6 <DIO_uint8SetPinDirection+0x12a>
     ef6:	2f 81       	ldd	r18, Y+7	; 0x07
     ef8:	38 85       	ldd	r19, Y+8	; 0x08
     efa:	22 30       	cpi	r18, 0x02	; 2
     efc:	31 05       	cpc	r19, r1
     efe:	89 f1       	breq	.+98     	; 0xf62 <DIO_uint8SetPinDirection+0xd6>
     f00:	8f 81       	ldd	r24, Y+7	; 0x07
     f02:	98 85       	ldd	r25, Y+8	; 0x08
     f04:	83 30       	cpi	r24, 0x03	; 3
     f06:	91 05       	cpc	r25, r1
     f08:	09 f4       	brne	.+2      	; 0xf0c <DIO_uint8SetPinDirection+0x80>
     f0a:	40 c0       	rjmp	.+128    	; 0xf8c <DIO_uint8SetPinDirection+0x100>
     f0c:	54 c0       	rjmp	.+168    	; 0xfb6 <DIO_uint8SetPinDirection+0x12a>
			{
			case (DIO_PORT_A):
				CLEAR_BIT(DDRA, PIN);
     f0e:	aa e3       	ldi	r26, 0x3A	; 58
     f10:	b0 e0       	ldi	r27, 0x00	; 0
     f12:	ea e3       	ldi	r30, 0x3A	; 58
     f14:	f0 e0       	ldi	r31, 0x00	; 0
     f16:	80 81       	ld	r24, Z
     f18:	48 2f       	mov	r20, r24
     f1a:	8a 81       	ldd	r24, Y+2	; 0x02
     f1c:	28 2f       	mov	r18, r24
     f1e:	30 e0       	ldi	r19, 0x00	; 0
     f20:	81 e0       	ldi	r24, 0x01	; 1
     f22:	90 e0       	ldi	r25, 0x00	; 0
     f24:	02 2e       	mov	r0, r18
     f26:	02 c0       	rjmp	.+4      	; 0xf2c <DIO_uint8SetPinDirection+0xa0>
     f28:	88 0f       	add	r24, r24
     f2a:	99 1f       	adc	r25, r25
     f2c:	0a 94       	dec	r0
     f2e:	e2 f7       	brpl	.-8      	; 0xf28 <DIO_uint8SetPinDirection+0x9c>
     f30:	80 95       	com	r24
     f32:	84 23       	and	r24, r20
     f34:	8c 93       	st	X, r24
     f36:	b7 c0       	rjmp	.+366    	; 0x10a6 <DIO_uint8SetPinDirection+0x21a>
				break;
			case (DIO_PORT_B):
				CLEAR_BIT(DDRB, PIN);
     f38:	a7 e3       	ldi	r26, 0x37	; 55
     f3a:	b0 e0       	ldi	r27, 0x00	; 0
     f3c:	e7 e3       	ldi	r30, 0x37	; 55
     f3e:	f0 e0       	ldi	r31, 0x00	; 0
     f40:	80 81       	ld	r24, Z
     f42:	48 2f       	mov	r20, r24
     f44:	8a 81       	ldd	r24, Y+2	; 0x02
     f46:	28 2f       	mov	r18, r24
     f48:	30 e0       	ldi	r19, 0x00	; 0
     f4a:	81 e0       	ldi	r24, 0x01	; 1
     f4c:	90 e0       	ldi	r25, 0x00	; 0
     f4e:	02 2e       	mov	r0, r18
     f50:	02 c0       	rjmp	.+4      	; 0xf56 <DIO_uint8SetPinDirection+0xca>
     f52:	88 0f       	add	r24, r24
     f54:	99 1f       	adc	r25, r25
     f56:	0a 94       	dec	r0
     f58:	e2 f7       	brpl	.-8      	; 0xf52 <DIO_uint8SetPinDirection+0xc6>
     f5a:	80 95       	com	r24
     f5c:	84 23       	and	r24, r20
     f5e:	8c 93       	st	X, r24
     f60:	a2 c0       	rjmp	.+324    	; 0x10a6 <DIO_uint8SetPinDirection+0x21a>
				break;
			case (DIO_PORT_C):
				CLEAR_BIT(DDRC, PIN);
     f62:	a4 e3       	ldi	r26, 0x34	; 52
     f64:	b0 e0       	ldi	r27, 0x00	; 0
     f66:	e4 e3       	ldi	r30, 0x34	; 52
     f68:	f0 e0       	ldi	r31, 0x00	; 0
     f6a:	80 81       	ld	r24, Z
     f6c:	48 2f       	mov	r20, r24
     f6e:	8a 81       	ldd	r24, Y+2	; 0x02
     f70:	28 2f       	mov	r18, r24
     f72:	30 e0       	ldi	r19, 0x00	; 0
     f74:	81 e0       	ldi	r24, 0x01	; 1
     f76:	90 e0       	ldi	r25, 0x00	; 0
     f78:	02 2e       	mov	r0, r18
     f7a:	02 c0       	rjmp	.+4      	; 0xf80 <DIO_uint8SetPinDirection+0xf4>
     f7c:	88 0f       	add	r24, r24
     f7e:	99 1f       	adc	r25, r25
     f80:	0a 94       	dec	r0
     f82:	e2 f7       	brpl	.-8      	; 0xf7c <DIO_uint8SetPinDirection+0xf0>
     f84:	80 95       	com	r24
     f86:	84 23       	and	r24, r20
     f88:	8c 93       	st	X, r24
     f8a:	8d c0       	rjmp	.+282    	; 0x10a6 <DIO_uint8SetPinDirection+0x21a>
				break;
			case (DIO_PORT_D):
				CLEAR_BIT(DDRD, PIN);
     f8c:	a1 e3       	ldi	r26, 0x31	; 49
     f8e:	b0 e0       	ldi	r27, 0x00	; 0
     f90:	e1 e3       	ldi	r30, 0x31	; 49
     f92:	f0 e0       	ldi	r31, 0x00	; 0
     f94:	80 81       	ld	r24, Z
     f96:	48 2f       	mov	r20, r24
     f98:	8a 81       	ldd	r24, Y+2	; 0x02
     f9a:	28 2f       	mov	r18, r24
     f9c:	30 e0       	ldi	r19, 0x00	; 0
     f9e:	81 e0       	ldi	r24, 0x01	; 1
     fa0:	90 e0       	ldi	r25, 0x00	; 0
     fa2:	02 2e       	mov	r0, r18
     fa4:	02 c0       	rjmp	.+4      	; 0xfaa <DIO_uint8SetPinDirection+0x11e>
     fa6:	88 0f       	add	r24, r24
     fa8:	99 1f       	adc	r25, r25
     faa:	0a 94       	dec	r0
     fac:	e2 f7       	brpl	.-8      	; 0xfa6 <DIO_uint8SetPinDirection+0x11a>
     fae:	80 95       	com	r24
     fb0:	84 23       	and	r24, r20
     fb2:	8c 93       	st	X, r24
     fb4:	78 c0       	rjmp	.+240    	; 0x10a6 <DIO_uint8SetPinDirection+0x21a>
				break;
			default:
				return P_NOK;
     fb6:	91 e0       	ldi	r25, 0x01	; 1
     fb8:	9e 83       	std	Y+6, r25	; 0x06
     fba:	79 c0       	rjmp	.+242    	; 0x10ae <DIO_uint8SetPinDirection+0x222>
			}
			break;

		case DIO_PIN_OUT:
			switch (PORT)
     fbc:	89 81       	ldd	r24, Y+1	; 0x01
     fbe:	28 2f       	mov	r18, r24
     fc0:	30 e0       	ldi	r19, 0x00	; 0
     fc2:	3d 83       	std	Y+5, r19	; 0x05
     fc4:	2c 83       	std	Y+4, r18	; 0x04
     fc6:	8c 81       	ldd	r24, Y+4	; 0x04
     fc8:	9d 81       	ldd	r25, Y+5	; 0x05
     fca:	81 30       	cpi	r24, 0x01	; 1
     fcc:	91 05       	cpc	r25, r1
     fce:	49 f1       	breq	.+82     	; 0x1022 <DIO_uint8SetPinDirection+0x196>
     fd0:	2c 81       	ldd	r18, Y+4	; 0x04
     fd2:	3d 81       	ldd	r19, Y+5	; 0x05
     fd4:	22 30       	cpi	r18, 0x02	; 2
     fd6:	31 05       	cpc	r19, r1
     fd8:	2c f4       	brge	.+10     	; 0xfe4 <DIO_uint8SetPinDirection+0x158>
     fda:	8c 81       	ldd	r24, Y+4	; 0x04
     fdc:	9d 81       	ldd	r25, Y+5	; 0x05
     fde:	00 97       	sbiw	r24, 0x00	; 0
     fe0:	61 f0       	breq	.+24     	; 0xffa <DIO_uint8SetPinDirection+0x16e>
     fe2:	5b c0       	rjmp	.+182    	; 0x109a <DIO_uint8SetPinDirection+0x20e>
     fe4:	2c 81       	ldd	r18, Y+4	; 0x04
     fe6:	3d 81       	ldd	r19, Y+5	; 0x05
     fe8:	22 30       	cpi	r18, 0x02	; 2
     fea:	31 05       	cpc	r19, r1
     fec:	71 f1       	breq	.+92     	; 0x104a <DIO_uint8SetPinDirection+0x1be>
     fee:	8c 81       	ldd	r24, Y+4	; 0x04
     ff0:	9d 81       	ldd	r25, Y+5	; 0x05
     ff2:	83 30       	cpi	r24, 0x03	; 3
     ff4:	91 05       	cpc	r25, r1
     ff6:	e9 f1       	breq	.+122    	; 0x1072 <DIO_uint8SetPinDirection+0x1e6>
     ff8:	50 c0       	rjmp	.+160    	; 0x109a <DIO_uint8SetPinDirection+0x20e>
			{
			case (DIO_PORT_A):
				SET_BIT(DDRA, PIN);
     ffa:	aa e3       	ldi	r26, 0x3A	; 58
     ffc:	b0 e0       	ldi	r27, 0x00	; 0
     ffe:	ea e3       	ldi	r30, 0x3A	; 58
    1000:	f0 e0       	ldi	r31, 0x00	; 0
    1002:	80 81       	ld	r24, Z
    1004:	48 2f       	mov	r20, r24
    1006:	8a 81       	ldd	r24, Y+2	; 0x02
    1008:	28 2f       	mov	r18, r24
    100a:	30 e0       	ldi	r19, 0x00	; 0
    100c:	81 e0       	ldi	r24, 0x01	; 1
    100e:	90 e0       	ldi	r25, 0x00	; 0
    1010:	02 2e       	mov	r0, r18
    1012:	02 c0       	rjmp	.+4      	; 0x1018 <DIO_uint8SetPinDirection+0x18c>
    1014:	88 0f       	add	r24, r24
    1016:	99 1f       	adc	r25, r25
    1018:	0a 94       	dec	r0
    101a:	e2 f7       	brpl	.-8      	; 0x1014 <DIO_uint8SetPinDirection+0x188>
    101c:	84 2b       	or	r24, r20
    101e:	8c 93       	st	X, r24
    1020:	42 c0       	rjmp	.+132    	; 0x10a6 <DIO_uint8SetPinDirection+0x21a>
				break;
			case (DIO_PORT_B):
				SET_BIT(DDRB, PIN);
    1022:	a7 e3       	ldi	r26, 0x37	; 55
    1024:	b0 e0       	ldi	r27, 0x00	; 0
    1026:	e7 e3       	ldi	r30, 0x37	; 55
    1028:	f0 e0       	ldi	r31, 0x00	; 0
    102a:	80 81       	ld	r24, Z
    102c:	48 2f       	mov	r20, r24
    102e:	8a 81       	ldd	r24, Y+2	; 0x02
    1030:	28 2f       	mov	r18, r24
    1032:	30 e0       	ldi	r19, 0x00	; 0
    1034:	81 e0       	ldi	r24, 0x01	; 1
    1036:	90 e0       	ldi	r25, 0x00	; 0
    1038:	02 2e       	mov	r0, r18
    103a:	02 c0       	rjmp	.+4      	; 0x1040 <DIO_uint8SetPinDirection+0x1b4>
    103c:	88 0f       	add	r24, r24
    103e:	99 1f       	adc	r25, r25
    1040:	0a 94       	dec	r0
    1042:	e2 f7       	brpl	.-8      	; 0x103c <DIO_uint8SetPinDirection+0x1b0>
    1044:	84 2b       	or	r24, r20
    1046:	8c 93       	st	X, r24
    1048:	2e c0       	rjmp	.+92     	; 0x10a6 <DIO_uint8SetPinDirection+0x21a>
				break;
			case (DIO_PORT_C):
				SET_BIT(DDRC, PIN);
    104a:	a4 e3       	ldi	r26, 0x34	; 52
    104c:	b0 e0       	ldi	r27, 0x00	; 0
    104e:	e4 e3       	ldi	r30, 0x34	; 52
    1050:	f0 e0       	ldi	r31, 0x00	; 0
    1052:	80 81       	ld	r24, Z
    1054:	48 2f       	mov	r20, r24
    1056:	8a 81       	ldd	r24, Y+2	; 0x02
    1058:	28 2f       	mov	r18, r24
    105a:	30 e0       	ldi	r19, 0x00	; 0
    105c:	81 e0       	ldi	r24, 0x01	; 1
    105e:	90 e0       	ldi	r25, 0x00	; 0
    1060:	02 2e       	mov	r0, r18
    1062:	02 c0       	rjmp	.+4      	; 0x1068 <DIO_uint8SetPinDirection+0x1dc>
    1064:	88 0f       	add	r24, r24
    1066:	99 1f       	adc	r25, r25
    1068:	0a 94       	dec	r0
    106a:	e2 f7       	brpl	.-8      	; 0x1064 <DIO_uint8SetPinDirection+0x1d8>
    106c:	84 2b       	or	r24, r20
    106e:	8c 93       	st	X, r24
    1070:	1a c0       	rjmp	.+52     	; 0x10a6 <DIO_uint8SetPinDirection+0x21a>
				break;
			case (DIO_PORT_D):
				SET_BIT(DDRD, PIN);
    1072:	a1 e3       	ldi	r26, 0x31	; 49
    1074:	b0 e0       	ldi	r27, 0x00	; 0
    1076:	e1 e3       	ldi	r30, 0x31	; 49
    1078:	f0 e0       	ldi	r31, 0x00	; 0
    107a:	80 81       	ld	r24, Z
    107c:	48 2f       	mov	r20, r24
    107e:	8a 81       	ldd	r24, Y+2	; 0x02
    1080:	28 2f       	mov	r18, r24
    1082:	30 e0       	ldi	r19, 0x00	; 0
    1084:	81 e0       	ldi	r24, 0x01	; 1
    1086:	90 e0       	ldi	r25, 0x00	; 0
    1088:	02 2e       	mov	r0, r18
    108a:	02 c0       	rjmp	.+4      	; 0x1090 <DIO_uint8SetPinDirection+0x204>
    108c:	88 0f       	add	r24, r24
    108e:	99 1f       	adc	r25, r25
    1090:	0a 94       	dec	r0
    1092:	e2 f7       	brpl	.-8      	; 0x108c <DIO_uint8SetPinDirection+0x200>
    1094:	84 2b       	or	r24, r20
    1096:	8c 93       	st	X, r24
    1098:	06 c0       	rjmp	.+12     	; 0x10a6 <DIO_uint8SetPinDirection+0x21a>
				break;
			default:
				return P_NOK;
    109a:	91 e0       	ldi	r25, 0x01	; 1
    109c:	9e 83       	std	Y+6, r25	; 0x06
    109e:	07 c0       	rjmp	.+14     	; 0x10ae <DIO_uint8SetPinDirection+0x222>
			}
			break;

		default:
			return P_NOK;
    10a0:	21 e0       	ldi	r18, 0x01	; 1
    10a2:	2e 83       	std	Y+6, r18	; 0x06
    10a4:	04 c0       	rjmp	.+8      	; 0x10ae <DIO_uint8SetPinDirection+0x222>
		}
	}
	else
		return P_NOK;
	return P_OK;
    10a6:	1e 82       	std	Y+6, r1	; 0x06
    10a8:	02 c0       	rjmp	.+4      	; 0x10ae <DIO_uint8SetPinDirection+0x222>
		default:
			return P_NOK;
		}
	}
	else
		return P_NOK;
    10aa:	31 e0       	ldi	r19, 0x01	; 1
    10ac:	3e 83       	std	Y+6, r19	; 0x06
    10ae:	8e 81       	ldd	r24, Y+6	; 0x06
	return P_OK;
}
    10b0:	2a 96       	adiw	r28, 0x0a	; 10
    10b2:	0f b6       	in	r0, 0x3f	; 63
    10b4:	f8 94       	cli
    10b6:	de bf       	out	0x3e, r29	; 62
    10b8:	0f be       	out	0x3f, r0	; 63
    10ba:	cd bf       	out	0x3d, r28	; 61
    10bc:	cf 91       	pop	r28
    10be:	df 91       	pop	r29
    10c0:	08 95       	ret

000010c2 <DIO_uint8SetPinValue>:
STD_return_t DIO_uint8SetPinValue(DIO_PORT_NUMBER_t PORT, DIO_PIN_NUMBER_t PIN,
		DIO_PIN_VALUE_t VALUE)
{
    10c2:	df 93       	push	r29
    10c4:	cf 93       	push	r28
    10c6:	cd b7       	in	r28, 0x3d	; 61
    10c8:	de b7       	in	r29, 0x3e	; 62
    10ca:	2a 97       	sbiw	r28, 0x0a	; 10
    10cc:	0f b6       	in	r0, 0x3f	; 63
    10ce:	f8 94       	cli
    10d0:	de bf       	out	0x3e, r29	; 62
    10d2:	0f be       	out	0x3f, r0	; 63
    10d4:	cd bf       	out	0x3d, r28	; 61
    10d6:	89 83       	std	Y+1, r24	; 0x01
    10d8:	6a 83       	std	Y+2, r22	; 0x02
    10da:	4b 83       	std	Y+3, r20	; 0x03

	if ((PIN <= MAX_PIN_NUMBER) && (PIN >= MIN_PIN_NUMBER))
    10dc:	8a 81       	ldd	r24, Y+2	; 0x02
    10de:	88 30       	cpi	r24, 0x08	; 8
    10e0:	08 f0       	brcs	.+2      	; 0x10e4 <DIO_uint8SetPinValue+0x22>
    10e2:	fe c0       	rjmp	.+508    	; 0x12e0 <DIO_uint8SetPinValue+0x21e>
	{

		switch (VALUE)
    10e4:	8b 81       	ldd	r24, Y+3	; 0x03
    10e6:	28 2f       	mov	r18, r24
    10e8:	30 e0       	ldi	r19, 0x00	; 0
    10ea:	3a 87       	std	Y+10, r19	; 0x0a
    10ec:	29 87       	std	Y+9, r18	; 0x09
    10ee:	89 85       	ldd	r24, Y+9	; 0x09
    10f0:	9a 85       	ldd	r25, Y+10	; 0x0a
    10f2:	00 97       	sbiw	r24, 0x00	; 0
    10f4:	39 f0       	breq	.+14     	; 0x1104 <DIO_uint8SetPinValue+0x42>
    10f6:	29 85       	ldd	r18, Y+9	; 0x09
    10f8:	3a 85       	ldd	r19, Y+10	; 0x0a
    10fa:	21 30       	cpi	r18, 0x01	; 1
    10fc:	31 05       	cpc	r19, r1
    10fe:	09 f4       	brne	.+2      	; 0x1102 <DIO_uint8SetPinValue+0x40>
    1100:	78 c0       	rjmp	.+240    	; 0x11f2 <DIO_uint8SetPinValue+0x130>
    1102:	e9 c0       	rjmp	.+466    	; 0x12d6 <DIO_uint8SetPinValue+0x214>
		{
		case (DIO_PIN_LOW):
			switch (PORT)
    1104:	89 81       	ldd	r24, Y+1	; 0x01
    1106:	28 2f       	mov	r18, r24
    1108:	30 e0       	ldi	r19, 0x00	; 0
    110a:	38 87       	std	Y+8, r19	; 0x08
    110c:	2f 83       	std	Y+7, r18	; 0x07
    110e:	8f 81       	ldd	r24, Y+7	; 0x07
    1110:	98 85       	ldd	r25, Y+8	; 0x08
    1112:	81 30       	cpi	r24, 0x01	; 1
    1114:	91 05       	cpc	r25, r1
    1116:	59 f1       	breq	.+86     	; 0x116e <DIO_uint8SetPinValue+0xac>
    1118:	2f 81       	ldd	r18, Y+7	; 0x07
    111a:	38 85       	ldd	r19, Y+8	; 0x08
    111c:	22 30       	cpi	r18, 0x02	; 2
    111e:	31 05       	cpc	r19, r1
    1120:	2c f4       	brge	.+10     	; 0x112c <DIO_uint8SetPinValue+0x6a>
    1122:	8f 81       	ldd	r24, Y+7	; 0x07
    1124:	98 85       	ldd	r25, Y+8	; 0x08
    1126:	00 97       	sbiw	r24, 0x00	; 0
    1128:	69 f0       	breq	.+26     	; 0x1144 <DIO_uint8SetPinValue+0x82>
    112a:	60 c0       	rjmp	.+192    	; 0x11ec <DIO_uint8SetPinValue+0x12a>
    112c:	2f 81       	ldd	r18, Y+7	; 0x07
    112e:	38 85       	ldd	r19, Y+8	; 0x08
    1130:	22 30       	cpi	r18, 0x02	; 2
    1132:	31 05       	cpc	r19, r1
    1134:	89 f1       	breq	.+98     	; 0x1198 <DIO_uint8SetPinValue+0xd6>
    1136:	8f 81       	ldd	r24, Y+7	; 0x07
    1138:	98 85       	ldd	r25, Y+8	; 0x08
    113a:	83 30       	cpi	r24, 0x03	; 3
    113c:	91 05       	cpc	r25, r1
    113e:	09 f4       	brne	.+2      	; 0x1142 <DIO_uint8SetPinValue+0x80>
    1140:	40 c0       	rjmp	.+128    	; 0x11c2 <DIO_uint8SetPinValue+0x100>
    1142:	54 c0       	rjmp	.+168    	; 0x11ec <DIO_uint8SetPinValue+0x12a>
			{
			case (DIO_PORT_A):
				CLEAR_BIT(PORTA, PIN);
    1144:	ab e3       	ldi	r26, 0x3B	; 59
    1146:	b0 e0       	ldi	r27, 0x00	; 0
    1148:	eb e3       	ldi	r30, 0x3B	; 59
    114a:	f0 e0       	ldi	r31, 0x00	; 0
    114c:	80 81       	ld	r24, Z
    114e:	48 2f       	mov	r20, r24
    1150:	8a 81       	ldd	r24, Y+2	; 0x02
    1152:	28 2f       	mov	r18, r24
    1154:	30 e0       	ldi	r19, 0x00	; 0
    1156:	81 e0       	ldi	r24, 0x01	; 1
    1158:	90 e0       	ldi	r25, 0x00	; 0
    115a:	02 2e       	mov	r0, r18
    115c:	02 c0       	rjmp	.+4      	; 0x1162 <DIO_uint8SetPinValue+0xa0>
    115e:	88 0f       	add	r24, r24
    1160:	99 1f       	adc	r25, r25
    1162:	0a 94       	dec	r0
    1164:	e2 f7       	brpl	.-8      	; 0x115e <DIO_uint8SetPinValue+0x9c>
    1166:	80 95       	com	r24
    1168:	84 23       	and	r24, r20
    116a:	8c 93       	st	X, r24
    116c:	b7 c0       	rjmp	.+366    	; 0x12dc <DIO_uint8SetPinValue+0x21a>
				break;
			case (DIO_PORT_B):
				CLEAR_BIT(PORTB, PIN);
    116e:	a8 e3       	ldi	r26, 0x38	; 56
    1170:	b0 e0       	ldi	r27, 0x00	; 0
    1172:	e8 e3       	ldi	r30, 0x38	; 56
    1174:	f0 e0       	ldi	r31, 0x00	; 0
    1176:	80 81       	ld	r24, Z
    1178:	48 2f       	mov	r20, r24
    117a:	8a 81       	ldd	r24, Y+2	; 0x02
    117c:	28 2f       	mov	r18, r24
    117e:	30 e0       	ldi	r19, 0x00	; 0
    1180:	81 e0       	ldi	r24, 0x01	; 1
    1182:	90 e0       	ldi	r25, 0x00	; 0
    1184:	02 2e       	mov	r0, r18
    1186:	02 c0       	rjmp	.+4      	; 0x118c <DIO_uint8SetPinValue+0xca>
    1188:	88 0f       	add	r24, r24
    118a:	99 1f       	adc	r25, r25
    118c:	0a 94       	dec	r0
    118e:	e2 f7       	brpl	.-8      	; 0x1188 <DIO_uint8SetPinValue+0xc6>
    1190:	80 95       	com	r24
    1192:	84 23       	and	r24, r20
    1194:	8c 93       	st	X, r24
    1196:	a2 c0       	rjmp	.+324    	; 0x12dc <DIO_uint8SetPinValue+0x21a>
				break;
			case (DIO_PORT_C):
				CLEAR_BIT(PORTC, PIN);
    1198:	a5 e3       	ldi	r26, 0x35	; 53
    119a:	b0 e0       	ldi	r27, 0x00	; 0
    119c:	e5 e3       	ldi	r30, 0x35	; 53
    119e:	f0 e0       	ldi	r31, 0x00	; 0
    11a0:	80 81       	ld	r24, Z
    11a2:	48 2f       	mov	r20, r24
    11a4:	8a 81       	ldd	r24, Y+2	; 0x02
    11a6:	28 2f       	mov	r18, r24
    11a8:	30 e0       	ldi	r19, 0x00	; 0
    11aa:	81 e0       	ldi	r24, 0x01	; 1
    11ac:	90 e0       	ldi	r25, 0x00	; 0
    11ae:	02 2e       	mov	r0, r18
    11b0:	02 c0       	rjmp	.+4      	; 0x11b6 <DIO_uint8SetPinValue+0xf4>
    11b2:	88 0f       	add	r24, r24
    11b4:	99 1f       	adc	r25, r25
    11b6:	0a 94       	dec	r0
    11b8:	e2 f7       	brpl	.-8      	; 0x11b2 <DIO_uint8SetPinValue+0xf0>
    11ba:	80 95       	com	r24
    11bc:	84 23       	and	r24, r20
    11be:	8c 93       	st	X, r24
    11c0:	8d c0       	rjmp	.+282    	; 0x12dc <DIO_uint8SetPinValue+0x21a>
				break;
			case (DIO_PORT_D):
				CLEAR_BIT(PORTD, PIN);
    11c2:	a2 e3       	ldi	r26, 0x32	; 50
    11c4:	b0 e0       	ldi	r27, 0x00	; 0
    11c6:	e2 e3       	ldi	r30, 0x32	; 50
    11c8:	f0 e0       	ldi	r31, 0x00	; 0
    11ca:	80 81       	ld	r24, Z
    11cc:	48 2f       	mov	r20, r24
    11ce:	8a 81       	ldd	r24, Y+2	; 0x02
    11d0:	28 2f       	mov	r18, r24
    11d2:	30 e0       	ldi	r19, 0x00	; 0
    11d4:	81 e0       	ldi	r24, 0x01	; 1
    11d6:	90 e0       	ldi	r25, 0x00	; 0
    11d8:	02 2e       	mov	r0, r18
    11da:	02 c0       	rjmp	.+4      	; 0x11e0 <DIO_uint8SetPinValue+0x11e>
    11dc:	88 0f       	add	r24, r24
    11de:	99 1f       	adc	r25, r25
    11e0:	0a 94       	dec	r0
    11e2:	e2 f7       	brpl	.-8      	; 0x11dc <DIO_uint8SetPinValue+0x11a>
    11e4:	80 95       	com	r24
    11e6:	84 23       	and	r24, r20
    11e8:	8c 93       	st	X, r24
    11ea:	78 c0       	rjmp	.+240    	; 0x12dc <DIO_uint8SetPinValue+0x21a>
				break;
			default:
				return P_NOK;
    11ec:	91 e0       	ldi	r25, 0x01	; 1
    11ee:	9e 83       	std	Y+6, r25	; 0x06
    11f0:	79 c0       	rjmp	.+242    	; 0x12e4 <DIO_uint8SetPinValue+0x222>
			}
			break;
		case (DIO_PIN_HIGH):
			switch (PORT)
    11f2:	89 81       	ldd	r24, Y+1	; 0x01
    11f4:	28 2f       	mov	r18, r24
    11f6:	30 e0       	ldi	r19, 0x00	; 0
    11f8:	3d 83       	std	Y+5, r19	; 0x05
    11fa:	2c 83       	std	Y+4, r18	; 0x04
    11fc:	8c 81       	ldd	r24, Y+4	; 0x04
    11fe:	9d 81       	ldd	r25, Y+5	; 0x05
    1200:	81 30       	cpi	r24, 0x01	; 1
    1202:	91 05       	cpc	r25, r1
    1204:	49 f1       	breq	.+82     	; 0x1258 <DIO_uint8SetPinValue+0x196>
    1206:	2c 81       	ldd	r18, Y+4	; 0x04
    1208:	3d 81       	ldd	r19, Y+5	; 0x05
    120a:	22 30       	cpi	r18, 0x02	; 2
    120c:	31 05       	cpc	r19, r1
    120e:	2c f4       	brge	.+10     	; 0x121a <DIO_uint8SetPinValue+0x158>
    1210:	8c 81       	ldd	r24, Y+4	; 0x04
    1212:	9d 81       	ldd	r25, Y+5	; 0x05
    1214:	00 97       	sbiw	r24, 0x00	; 0
    1216:	61 f0       	breq	.+24     	; 0x1230 <DIO_uint8SetPinValue+0x16e>
    1218:	5b c0       	rjmp	.+182    	; 0x12d0 <DIO_uint8SetPinValue+0x20e>
    121a:	2c 81       	ldd	r18, Y+4	; 0x04
    121c:	3d 81       	ldd	r19, Y+5	; 0x05
    121e:	22 30       	cpi	r18, 0x02	; 2
    1220:	31 05       	cpc	r19, r1
    1222:	71 f1       	breq	.+92     	; 0x1280 <DIO_uint8SetPinValue+0x1be>
    1224:	8c 81       	ldd	r24, Y+4	; 0x04
    1226:	9d 81       	ldd	r25, Y+5	; 0x05
    1228:	83 30       	cpi	r24, 0x03	; 3
    122a:	91 05       	cpc	r25, r1
    122c:	e9 f1       	breq	.+122    	; 0x12a8 <DIO_uint8SetPinValue+0x1e6>
    122e:	50 c0       	rjmp	.+160    	; 0x12d0 <DIO_uint8SetPinValue+0x20e>
			{
			case (DIO_PORT_A):
				SET_BIT(PORTA, PIN);
    1230:	ab e3       	ldi	r26, 0x3B	; 59
    1232:	b0 e0       	ldi	r27, 0x00	; 0
    1234:	eb e3       	ldi	r30, 0x3B	; 59
    1236:	f0 e0       	ldi	r31, 0x00	; 0
    1238:	80 81       	ld	r24, Z
    123a:	48 2f       	mov	r20, r24
    123c:	8a 81       	ldd	r24, Y+2	; 0x02
    123e:	28 2f       	mov	r18, r24
    1240:	30 e0       	ldi	r19, 0x00	; 0
    1242:	81 e0       	ldi	r24, 0x01	; 1
    1244:	90 e0       	ldi	r25, 0x00	; 0
    1246:	02 2e       	mov	r0, r18
    1248:	02 c0       	rjmp	.+4      	; 0x124e <DIO_uint8SetPinValue+0x18c>
    124a:	88 0f       	add	r24, r24
    124c:	99 1f       	adc	r25, r25
    124e:	0a 94       	dec	r0
    1250:	e2 f7       	brpl	.-8      	; 0x124a <DIO_uint8SetPinValue+0x188>
    1252:	84 2b       	or	r24, r20
    1254:	8c 93       	st	X, r24
    1256:	42 c0       	rjmp	.+132    	; 0x12dc <DIO_uint8SetPinValue+0x21a>
				break;
			case (DIO_PORT_B):
				SET_BIT(PORTB, PIN);
    1258:	a8 e3       	ldi	r26, 0x38	; 56
    125a:	b0 e0       	ldi	r27, 0x00	; 0
    125c:	e8 e3       	ldi	r30, 0x38	; 56
    125e:	f0 e0       	ldi	r31, 0x00	; 0
    1260:	80 81       	ld	r24, Z
    1262:	48 2f       	mov	r20, r24
    1264:	8a 81       	ldd	r24, Y+2	; 0x02
    1266:	28 2f       	mov	r18, r24
    1268:	30 e0       	ldi	r19, 0x00	; 0
    126a:	81 e0       	ldi	r24, 0x01	; 1
    126c:	90 e0       	ldi	r25, 0x00	; 0
    126e:	02 2e       	mov	r0, r18
    1270:	02 c0       	rjmp	.+4      	; 0x1276 <DIO_uint8SetPinValue+0x1b4>
    1272:	88 0f       	add	r24, r24
    1274:	99 1f       	adc	r25, r25
    1276:	0a 94       	dec	r0
    1278:	e2 f7       	brpl	.-8      	; 0x1272 <DIO_uint8SetPinValue+0x1b0>
    127a:	84 2b       	or	r24, r20
    127c:	8c 93       	st	X, r24
    127e:	2e c0       	rjmp	.+92     	; 0x12dc <DIO_uint8SetPinValue+0x21a>
				break;
			case (DIO_PORT_C):
				SET_BIT(PORTC, PIN);
    1280:	a5 e3       	ldi	r26, 0x35	; 53
    1282:	b0 e0       	ldi	r27, 0x00	; 0
    1284:	e5 e3       	ldi	r30, 0x35	; 53
    1286:	f0 e0       	ldi	r31, 0x00	; 0
    1288:	80 81       	ld	r24, Z
    128a:	48 2f       	mov	r20, r24
    128c:	8a 81       	ldd	r24, Y+2	; 0x02
    128e:	28 2f       	mov	r18, r24
    1290:	30 e0       	ldi	r19, 0x00	; 0
    1292:	81 e0       	ldi	r24, 0x01	; 1
    1294:	90 e0       	ldi	r25, 0x00	; 0
    1296:	02 2e       	mov	r0, r18
    1298:	02 c0       	rjmp	.+4      	; 0x129e <DIO_uint8SetPinValue+0x1dc>
    129a:	88 0f       	add	r24, r24
    129c:	99 1f       	adc	r25, r25
    129e:	0a 94       	dec	r0
    12a0:	e2 f7       	brpl	.-8      	; 0x129a <DIO_uint8SetPinValue+0x1d8>
    12a2:	84 2b       	or	r24, r20
    12a4:	8c 93       	st	X, r24
    12a6:	1a c0       	rjmp	.+52     	; 0x12dc <DIO_uint8SetPinValue+0x21a>
				break;
			case (DIO_PORT_D):
				SET_BIT(PORTD, PIN);
    12a8:	a2 e3       	ldi	r26, 0x32	; 50
    12aa:	b0 e0       	ldi	r27, 0x00	; 0
    12ac:	e2 e3       	ldi	r30, 0x32	; 50
    12ae:	f0 e0       	ldi	r31, 0x00	; 0
    12b0:	80 81       	ld	r24, Z
    12b2:	48 2f       	mov	r20, r24
    12b4:	8a 81       	ldd	r24, Y+2	; 0x02
    12b6:	28 2f       	mov	r18, r24
    12b8:	30 e0       	ldi	r19, 0x00	; 0
    12ba:	81 e0       	ldi	r24, 0x01	; 1
    12bc:	90 e0       	ldi	r25, 0x00	; 0
    12be:	02 2e       	mov	r0, r18
    12c0:	02 c0       	rjmp	.+4      	; 0x12c6 <DIO_uint8SetPinValue+0x204>
    12c2:	88 0f       	add	r24, r24
    12c4:	99 1f       	adc	r25, r25
    12c6:	0a 94       	dec	r0
    12c8:	e2 f7       	brpl	.-8      	; 0x12c2 <DIO_uint8SetPinValue+0x200>
    12ca:	84 2b       	or	r24, r20
    12cc:	8c 93       	st	X, r24
    12ce:	06 c0       	rjmp	.+12     	; 0x12dc <DIO_uint8SetPinValue+0x21a>
				break;
			default:
				return P_NOK;
    12d0:	91 e0       	ldi	r25, 0x01	; 1
    12d2:	9e 83       	std	Y+6, r25	; 0x06
    12d4:	07 c0       	rjmp	.+14     	; 0x12e4 <DIO_uint8SetPinValue+0x222>
			}
			break;
		default:
			return P_NOK;
    12d6:	21 e0       	ldi	r18, 0x01	; 1
    12d8:	2e 83       	std	Y+6, r18	; 0x06
    12da:	04 c0       	rjmp	.+8      	; 0x12e4 <DIO_uint8SetPinValue+0x222>
		}
	}
	else
		return P_NOK;
	return P_OK;
    12dc:	1e 82       	std	Y+6, r1	; 0x06
    12de:	02 c0       	rjmp	.+4      	; 0x12e4 <DIO_uint8SetPinValue+0x222>
		default:
			return P_NOK;
		}
	}
	else
		return P_NOK;
    12e0:	31 e0       	ldi	r19, 0x01	; 1
    12e2:	3e 83       	std	Y+6, r19	; 0x06
    12e4:	8e 81       	ldd	r24, Y+6	; 0x06
	return P_OK;
}
    12e6:	2a 96       	adiw	r28, 0x0a	; 10
    12e8:	0f b6       	in	r0, 0x3f	; 63
    12ea:	f8 94       	cli
    12ec:	de bf       	out	0x3e, r29	; 62
    12ee:	0f be       	out	0x3f, r0	; 63
    12f0:	cd bf       	out	0x3d, r28	; 61
    12f2:	cf 91       	pop	r28
    12f4:	df 91       	pop	r29
    12f6:	08 95       	ret

000012f8 <DIO_uint8SetPortDirection>:

STD_return_t DIO_uint8SetPortDirection(DIO_PORT_NUMBER_t PORT,
		DIO_PORT_DIRECTION_t DIRECTION)
{
    12f8:	df 93       	push	r29
    12fa:	cf 93       	push	r28
    12fc:	cd b7       	in	r28, 0x3d	; 61
    12fe:	de b7       	in	r29, 0x3e	; 62
    1300:	29 97       	sbiw	r28, 0x09	; 9
    1302:	0f b6       	in	r0, 0x3f	; 63
    1304:	f8 94       	cli
    1306:	de bf       	out	0x3e, r29	; 62
    1308:	0f be       	out	0x3f, r0	; 63
    130a:	cd bf       	out	0x3d, r28	; 61
    130c:	89 83       	std	Y+1, r24	; 0x01
    130e:	6a 83       	std	Y+2, r22	; 0x02

	switch (DIRECTION)
    1310:	8a 81       	ldd	r24, Y+2	; 0x02
    1312:	28 2f       	mov	r18, r24
    1314:	30 e0       	ldi	r19, 0x00	; 0
    1316:	39 87       	std	Y+9, r19	; 0x09
    1318:	28 87       	std	Y+8, r18	; 0x08
    131a:	88 85       	ldd	r24, Y+8	; 0x08
    131c:	99 85       	ldd	r25, Y+9	; 0x09
    131e:	00 97       	sbiw	r24, 0x00	; 0
    1320:	31 f0       	breq	.+12     	; 0x132e <DIO_uint8SetPortDirection+0x36>
    1322:	28 85       	ldd	r18, Y+8	; 0x08
    1324:	39 85       	ldd	r19, Y+9	; 0x09
    1326:	21 30       	cpi	r18, 0x01	; 1
    1328:	31 05       	cpc	r19, r1
    132a:	99 f1       	breq	.+102    	; 0x1392 <DIO_uint8SetPortDirection+0x9a>
    132c:	68 c0       	rjmp	.+208    	; 0x13fe <DIO_uint8SetPortDirection+0x106>
	{

	case DIO_PORT_LOW:
		switch (PORT)
    132e:	89 81       	ldd	r24, Y+1	; 0x01
    1330:	28 2f       	mov	r18, r24
    1332:	30 e0       	ldi	r19, 0x00	; 0
    1334:	3f 83       	std	Y+7, r19	; 0x07
    1336:	2e 83       	std	Y+6, r18	; 0x06
    1338:	8e 81       	ldd	r24, Y+6	; 0x06
    133a:	9f 81       	ldd	r25, Y+7	; 0x07
    133c:	81 30       	cpi	r24, 0x01	; 1
    133e:	91 05       	cpc	r25, r1
    1340:	c9 f0       	breq	.+50     	; 0x1374 <DIO_uint8SetPortDirection+0x7c>
    1342:	2e 81       	ldd	r18, Y+6	; 0x06
    1344:	3f 81       	ldd	r19, Y+7	; 0x07
    1346:	22 30       	cpi	r18, 0x02	; 2
    1348:	31 05       	cpc	r19, r1
    134a:	2c f4       	brge	.+10     	; 0x1356 <DIO_uint8SetPortDirection+0x5e>
    134c:	8e 81       	ldd	r24, Y+6	; 0x06
    134e:	9f 81       	ldd	r25, Y+7	; 0x07
    1350:	00 97       	sbiw	r24, 0x00	; 0
    1352:	61 f0       	breq	.+24     	; 0x136c <DIO_uint8SetPortDirection+0x74>
    1354:	1b c0       	rjmp	.+54     	; 0x138c <DIO_uint8SetPortDirection+0x94>
    1356:	2e 81       	ldd	r18, Y+6	; 0x06
    1358:	3f 81       	ldd	r19, Y+7	; 0x07
    135a:	22 30       	cpi	r18, 0x02	; 2
    135c:	31 05       	cpc	r19, r1
    135e:	71 f0       	breq	.+28     	; 0x137c <DIO_uint8SetPortDirection+0x84>
    1360:	8e 81       	ldd	r24, Y+6	; 0x06
    1362:	9f 81       	ldd	r25, Y+7	; 0x07
    1364:	83 30       	cpi	r24, 0x03	; 3
    1366:	91 05       	cpc	r25, r1
    1368:	69 f0       	breq	.+26     	; 0x1384 <DIO_uint8SetPortDirection+0x8c>
    136a:	10 c0       	rjmp	.+32     	; 0x138c <DIO_uint8SetPortDirection+0x94>
		{
		case (DIO_PORT_A):
			DDRA = 0;
    136c:	ea e3       	ldi	r30, 0x3A	; 58
    136e:	f0 e0       	ldi	r31, 0x00	; 0
    1370:	10 82       	st	Z, r1
    1372:	48 c0       	rjmp	.+144    	; 0x1404 <DIO_uint8SetPortDirection+0x10c>
			break;
		case (DIO_PORT_B):
			DDRB = 0;
    1374:	e7 e3       	ldi	r30, 0x37	; 55
    1376:	f0 e0       	ldi	r31, 0x00	; 0
    1378:	10 82       	st	Z, r1
    137a:	44 c0       	rjmp	.+136    	; 0x1404 <DIO_uint8SetPortDirection+0x10c>
			break;
		case (DIO_PORT_C):
			DDRC = 0;
    137c:	e4 e3       	ldi	r30, 0x34	; 52
    137e:	f0 e0       	ldi	r31, 0x00	; 0
    1380:	10 82       	st	Z, r1
    1382:	40 c0       	rjmp	.+128    	; 0x1404 <DIO_uint8SetPortDirection+0x10c>
			break;
		case (DIO_PORT_D):
			DDRD = 0;
    1384:	e1 e3       	ldi	r30, 0x31	; 49
    1386:	f0 e0       	ldi	r31, 0x00	; 0
    1388:	10 82       	st	Z, r1
    138a:	3c c0       	rjmp	.+120    	; 0x1404 <DIO_uint8SetPortDirection+0x10c>
			break;
		default:
			return P_NOK;
    138c:	91 e0       	ldi	r25, 0x01	; 1
    138e:	9d 83       	std	Y+5, r25	; 0x05
    1390:	3a c0       	rjmp	.+116    	; 0x1406 <DIO_uint8SetPortDirection+0x10e>
		}
		break;

	case DIO_PORT_HIGH:
		switch (PORT)
    1392:	89 81       	ldd	r24, Y+1	; 0x01
    1394:	28 2f       	mov	r18, r24
    1396:	30 e0       	ldi	r19, 0x00	; 0
    1398:	3c 83       	std	Y+4, r19	; 0x04
    139a:	2b 83       	std	Y+3, r18	; 0x03
    139c:	8b 81       	ldd	r24, Y+3	; 0x03
    139e:	9c 81       	ldd	r25, Y+4	; 0x04
    13a0:	81 30       	cpi	r24, 0x01	; 1
    13a2:	91 05       	cpc	r25, r1
    13a4:	d1 f0       	breq	.+52     	; 0x13da <DIO_uint8SetPortDirection+0xe2>
    13a6:	2b 81       	ldd	r18, Y+3	; 0x03
    13a8:	3c 81       	ldd	r19, Y+4	; 0x04
    13aa:	22 30       	cpi	r18, 0x02	; 2
    13ac:	31 05       	cpc	r19, r1
    13ae:	2c f4       	brge	.+10     	; 0x13ba <DIO_uint8SetPortDirection+0xc2>
    13b0:	8b 81       	ldd	r24, Y+3	; 0x03
    13b2:	9c 81       	ldd	r25, Y+4	; 0x04
    13b4:	00 97       	sbiw	r24, 0x00	; 0
    13b6:	61 f0       	breq	.+24     	; 0x13d0 <DIO_uint8SetPortDirection+0xd8>
    13b8:	1f c0       	rjmp	.+62     	; 0x13f8 <DIO_uint8SetPortDirection+0x100>
    13ba:	2b 81       	ldd	r18, Y+3	; 0x03
    13bc:	3c 81       	ldd	r19, Y+4	; 0x04
    13be:	22 30       	cpi	r18, 0x02	; 2
    13c0:	31 05       	cpc	r19, r1
    13c2:	81 f0       	breq	.+32     	; 0x13e4 <DIO_uint8SetPortDirection+0xec>
    13c4:	8b 81       	ldd	r24, Y+3	; 0x03
    13c6:	9c 81       	ldd	r25, Y+4	; 0x04
    13c8:	83 30       	cpi	r24, 0x03	; 3
    13ca:	91 05       	cpc	r25, r1
    13cc:	81 f0       	breq	.+32     	; 0x13ee <DIO_uint8SetPortDirection+0xf6>
    13ce:	14 c0       	rjmp	.+40     	; 0x13f8 <DIO_uint8SetPortDirection+0x100>
		{
		case (DIO_PORT_A):
			DDRA = 0XFF;
    13d0:	ea e3       	ldi	r30, 0x3A	; 58
    13d2:	f0 e0       	ldi	r31, 0x00	; 0
    13d4:	8f ef       	ldi	r24, 0xFF	; 255
    13d6:	80 83       	st	Z, r24
    13d8:	15 c0       	rjmp	.+42     	; 0x1404 <DIO_uint8SetPortDirection+0x10c>
			break;
		case (DIO_PORT_B):
			DDRB = 0XFF;
    13da:	e7 e3       	ldi	r30, 0x37	; 55
    13dc:	f0 e0       	ldi	r31, 0x00	; 0
    13de:	8f ef       	ldi	r24, 0xFF	; 255
    13e0:	80 83       	st	Z, r24
    13e2:	10 c0       	rjmp	.+32     	; 0x1404 <DIO_uint8SetPortDirection+0x10c>
			break;
		case (DIO_PORT_C):
			DDRC = 0XFF;
    13e4:	e4 e3       	ldi	r30, 0x34	; 52
    13e6:	f0 e0       	ldi	r31, 0x00	; 0
    13e8:	8f ef       	ldi	r24, 0xFF	; 255
    13ea:	80 83       	st	Z, r24
    13ec:	0b c0       	rjmp	.+22     	; 0x1404 <DIO_uint8SetPortDirection+0x10c>
			break;
		case (DIO_PORT_D):
			DDRD = 0XFF;
    13ee:	e1 e3       	ldi	r30, 0x31	; 49
    13f0:	f0 e0       	ldi	r31, 0x00	; 0
    13f2:	8f ef       	ldi	r24, 0xFF	; 255
    13f4:	80 83       	st	Z, r24
    13f6:	06 c0       	rjmp	.+12     	; 0x1404 <DIO_uint8SetPortDirection+0x10c>
			break;
		default:
			return P_NOK;
    13f8:	91 e0       	ldi	r25, 0x01	; 1
    13fa:	9d 83       	std	Y+5, r25	; 0x05
    13fc:	04 c0       	rjmp	.+8      	; 0x1406 <DIO_uint8SetPortDirection+0x10e>
			break;
		}
		break;

	default:
		return P_NOK;
    13fe:	21 e0       	ldi	r18, 0x01	; 1
    1400:	2d 83       	std	Y+5, r18	; 0x05
    1402:	01 c0       	rjmp	.+2      	; 0x1406 <DIO_uint8SetPortDirection+0x10e>
	}
	return P_OK;
    1404:	1d 82       	std	Y+5, r1	; 0x05
    1406:	8d 81       	ldd	r24, Y+5	; 0x05
}
    1408:	29 96       	adiw	r28, 0x09	; 9
    140a:	0f b6       	in	r0, 0x3f	; 63
    140c:	f8 94       	cli
    140e:	de bf       	out	0x3e, r29	; 62
    1410:	0f be       	out	0x3f, r0	; 63
    1412:	cd bf       	out	0x3d, r28	; 61
    1414:	cf 91       	pop	r28
    1416:	df 91       	pop	r29
    1418:	08 95       	ret

0000141a <DIO_uint8SetPortValue>:
STD_return_t DIO_uint8SetPortValue(DIO_PORT_NUMBER_t PORT, uint8 VALUE)
{
    141a:	df 93       	push	r29
    141c:	cf 93       	push	r28
    141e:	00 d0       	rcall	.+0      	; 0x1420 <DIO_uint8SetPortValue+0x6>
    1420:	00 d0       	rcall	.+0      	; 0x1422 <DIO_uint8SetPortValue+0x8>
    1422:	0f 92       	push	r0
    1424:	cd b7       	in	r28, 0x3d	; 61
    1426:	de b7       	in	r29, 0x3e	; 62
    1428:	89 83       	std	Y+1, r24	; 0x01
    142a:	6a 83       	std	Y+2, r22	; 0x02

	switch (PORT)
    142c:	89 81       	ldd	r24, Y+1	; 0x01
    142e:	28 2f       	mov	r18, r24
    1430:	30 e0       	ldi	r19, 0x00	; 0
    1432:	3d 83       	std	Y+5, r19	; 0x05
    1434:	2c 83       	std	Y+4, r18	; 0x04
    1436:	8c 81       	ldd	r24, Y+4	; 0x04
    1438:	9d 81       	ldd	r25, Y+5	; 0x05
    143a:	81 30       	cpi	r24, 0x01	; 1
    143c:	91 05       	cpc	r25, r1
    143e:	d1 f0       	breq	.+52     	; 0x1474 <DIO_uint8SetPortValue+0x5a>
    1440:	2c 81       	ldd	r18, Y+4	; 0x04
    1442:	3d 81       	ldd	r19, Y+5	; 0x05
    1444:	22 30       	cpi	r18, 0x02	; 2
    1446:	31 05       	cpc	r19, r1
    1448:	2c f4       	brge	.+10     	; 0x1454 <DIO_uint8SetPortValue+0x3a>
    144a:	8c 81       	ldd	r24, Y+4	; 0x04
    144c:	9d 81       	ldd	r25, Y+5	; 0x05
    144e:	00 97       	sbiw	r24, 0x00	; 0
    1450:	61 f0       	breq	.+24     	; 0x146a <DIO_uint8SetPortValue+0x50>
    1452:	1f c0       	rjmp	.+62     	; 0x1492 <DIO_uint8SetPortValue+0x78>
    1454:	2c 81       	ldd	r18, Y+4	; 0x04
    1456:	3d 81       	ldd	r19, Y+5	; 0x05
    1458:	22 30       	cpi	r18, 0x02	; 2
    145a:	31 05       	cpc	r19, r1
    145c:	81 f0       	breq	.+32     	; 0x147e <DIO_uint8SetPortValue+0x64>
    145e:	8c 81       	ldd	r24, Y+4	; 0x04
    1460:	9d 81       	ldd	r25, Y+5	; 0x05
    1462:	83 30       	cpi	r24, 0x03	; 3
    1464:	91 05       	cpc	r25, r1
    1466:	81 f0       	breq	.+32     	; 0x1488 <DIO_uint8SetPortValue+0x6e>
    1468:	14 c0       	rjmp	.+40     	; 0x1492 <DIO_uint8SetPortValue+0x78>
	{
	case (DIO_PORT_A):
		PORTA = VALUE;
    146a:	eb e3       	ldi	r30, 0x3B	; 59
    146c:	f0 e0       	ldi	r31, 0x00	; 0
    146e:	8a 81       	ldd	r24, Y+2	; 0x02
    1470:	80 83       	st	Z, r24
    1472:	12 c0       	rjmp	.+36     	; 0x1498 <DIO_uint8SetPortValue+0x7e>
		break;
	case (DIO_PORT_B):
		PORTB = VALUE;
    1474:	e8 e3       	ldi	r30, 0x38	; 56
    1476:	f0 e0       	ldi	r31, 0x00	; 0
    1478:	8a 81       	ldd	r24, Y+2	; 0x02
    147a:	80 83       	st	Z, r24
    147c:	0d c0       	rjmp	.+26     	; 0x1498 <DIO_uint8SetPortValue+0x7e>
		break;
	case (DIO_PORT_C):
		PORTC = VALUE;
    147e:	e5 e3       	ldi	r30, 0x35	; 53
    1480:	f0 e0       	ldi	r31, 0x00	; 0
    1482:	8a 81       	ldd	r24, Y+2	; 0x02
    1484:	80 83       	st	Z, r24
    1486:	08 c0       	rjmp	.+16     	; 0x1498 <DIO_uint8SetPortValue+0x7e>
		break;
	case (DIO_PORT_D):
		PORTD = VALUE;
    1488:	e2 e3       	ldi	r30, 0x32	; 50
    148a:	f0 e0       	ldi	r31, 0x00	; 0
    148c:	8a 81       	ldd	r24, Y+2	; 0x02
    148e:	80 83       	st	Z, r24
    1490:	03 c0       	rjmp	.+6      	; 0x1498 <DIO_uint8SetPortValue+0x7e>
		break;
	default:
		return P_NOK;
    1492:	91 e0       	ldi	r25, 0x01	; 1
    1494:	9b 83       	std	Y+3, r25	; 0x03
    1496:	01 c0       	rjmp	.+2      	; 0x149a <DIO_uint8SetPortValue+0x80>
	}
	return P_OK;
    1498:	1b 82       	std	Y+3, r1	; 0x03
    149a:	8b 81       	ldd	r24, Y+3	; 0x03
}
    149c:	0f 90       	pop	r0
    149e:	0f 90       	pop	r0
    14a0:	0f 90       	pop	r0
    14a2:	0f 90       	pop	r0
    14a4:	0f 90       	pop	r0
    14a6:	cf 91       	pop	r28
    14a8:	df 91       	pop	r29
    14aa:	08 95       	ret

000014ac <DIO_uint8ReadPinValue>:

STD_return_t DIO_uint8ReadPinValue(DIO_PORT_NUMBER_t PORT, DIO_PIN_NUMBER_t PIN,
		uint8 *VALUE)
{
    14ac:	df 93       	push	r29
    14ae:	cf 93       	push	r28
    14b0:	cd b7       	in	r28, 0x3d	; 61
    14b2:	de b7       	in	r29, 0x3e	; 62
    14b4:	27 97       	sbiw	r28, 0x07	; 7
    14b6:	0f b6       	in	r0, 0x3f	; 63
    14b8:	f8 94       	cli
    14ba:	de bf       	out	0x3e, r29	; 62
    14bc:	0f be       	out	0x3f, r0	; 63
    14be:	cd bf       	out	0x3d, r28	; 61
    14c0:	89 83       	std	Y+1, r24	; 0x01
    14c2:	6a 83       	std	Y+2, r22	; 0x02
    14c4:	5c 83       	std	Y+4, r21	; 0x04
    14c6:	4b 83       	std	Y+3, r20	; 0x03
	if ((PIN <= MAX_PIN_NUMBER) && (PIN >= MIN_PIN_NUMBER))
    14c8:	8a 81       	ldd	r24, Y+2	; 0x02
    14ca:	88 30       	cpi	r24, 0x08	; 8
    14cc:	08 f0       	brcs	.+2      	; 0x14d0 <DIO_uint8ReadPinValue+0x24>
    14ce:	76 c0       	rjmp	.+236    	; 0x15bc <DIO_uint8ReadPinValue+0x110>
	{
		switch (PORT)
    14d0:	89 81       	ldd	r24, Y+1	; 0x01
    14d2:	28 2f       	mov	r18, r24
    14d4:	30 e0       	ldi	r19, 0x00	; 0
    14d6:	3f 83       	std	Y+7, r19	; 0x07
    14d8:	2e 83       	std	Y+6, r18	; 0x06
    14da:	4e 81       	ldd	r20, Y+6	; 0x06
    14dc:	5f 81       	ldd	r21, Y+7	; 0x07
    14de:	41 30       	cpi	r20, 0x01	; 1
    14e0:	51 05       	cpc	r21, r1
    14e2:	59 f1       	breq	.+86     	; 0x153a <DIO_uint8ReadPinValue+0x8e>
    14e4:	8e 81       	ldd	r24, Y+6	; 0x06
    14e6:	9f 81       	ldd	r25, Y+7	; 0x07
    14e8:	82 30       	cpi	r24, 0x02	; 2
    14ea:	91 05       	cpc	r25, r1
    14ec:	34 f4       	brge	.+12     	; 0x14fa <DIO_uint8ReadPinValue+0x4e>
    14ee:	2e 81       	ldd	r18, Y+6	; 0x06
    14f0:	3f 81       	ldd	r19, Y+7	; 0x07
    14f2:	21 15       	cp	r18, r1
    14f4:	31 05       	cpc	r19, r1
    14f6:	69 f0       	breq	.+26     	; 0x1512 <DIO_uint8ReadPinValue+0x66>
    14f8:	5c c0       	rjmp	.+184    	; 0x15b2 <DIO_uint8ReadPinValue+0x106>
    14fa:	4e 81       	ldd	r20, Y+6	; 0x06
    14fc:	5f 81       	ldd	r21, Y+7	; 0x07
    14fe:	42 30       	cpi	r20, 0x02	; 2
    1500:	51 05       	cpc	r21, r1
    1502:	79 f1       	breq	.+94     	; 0x1562 <DIO_uint8ReadPinValue+0xb6>
    1504:	8e 81       	ldd	r24, Y+6	; 0x06
    1506:	9f 81       	ldd	r25, Y+7	; 0x07
    1508:	83 30       	cpi	r24, 0x03	; 3
    150a:	91 05       	cpc	r25, r1
    150c:	09 f4       	brne	.+2      	; 0x1510 <DIO_uint8ReadPinValue+0x64>
    150e:	3d c0       	rjmp	.+122    	; 0x158a <DIO_uint8ReadPinValue+0xde>
    1510:	50 c0       	rjmp	.+160    	; 0x15b2 <DIO_uint8ReadPinValue+0x106>
		{
		case DIO_PORT_A:
			*VALUE = READ_BIT(PINA, PIN);
    1512:	e9 e3       	ldi	r30, 0x39	; 57
    1514:	f0 e0       	ldi	r31, 0x00	; 0
    1516:	80 81       	ld	r24, Z
    1518:	28 2f       	mov	r18, r24
    151a:	30 e0       	ldi	r19, 0x00	; 0
    151c:	8a 81       	ldd	r24, Y+2	; 0x02
    151e:	88 2f       	mov	r24, r24
    1520:	90 e0       	ldi	r25, 0x00	; 0
    1522:	a9 01       	movw	r20, r18
    1524:	02 c0       	rjmp	.+4      	; 0x152a <DIO_uint8ReadPinValue+0x7e>
    1526:	55 95       	asr	r21
    1528:	47 95       	ror	r20
    152a:	8a 95       	dec	r24
    152c:	e2 f7       	brpl	.-8      	; 0x1526 <DIO_uint8ReadPinValue+0x7a>
    152e:	ca 01       	movw	r24, r20
    1530:	81 70       	andi	r24, 0x01	; 1
    1532:	eb 81       	ldd	r30, Y+3	; 0x03
    1534:	fc 81       	ldd	r31, Y+4	; 0x04
    1536:	80 83       	st	Z, r24
    1538:	3f c0       	rjmp	.+126    	; 0x15b8 <DIO_uint8ReadPinValue+0x10c>
			break;
		case DIO_PORT_B:
			*VALUE = READ_BIT(PINB, PIN);
    153a:	e6 e3       	ldi	r30, 0x36	; 54
    153c:	f0 e0       	ldi	r31, 0x00	; 0
    153e:	80 81       	ld	r24, Z
    1540:	28 2f       	mov	r18, r24
    1542:	30 e0       	ldi	r19, 0x00	; 0
    1544:	8a 81       	ldd	r24, Y+2	; 0x02
    1546:	88 2f       	mov	r24, r24
    1548:	90 e0       	ldi	r25, 0x00	; 0
    154a:	a9 01       	movw	r20, r18
    154c:	02 c0       	rjmp	.+4      	; 0x1552 <DIO_uint8ReadPinValue+0xa6>
    154e:	55 95       	asr	r21
    1550:	47 95       	ror	r20
    1552:	8a 95       	dec	r24
    1554:	e2 f7       	brpl	.-8      	; 0x154e <DIO_uint8ReadPinValue+0xa2>
    1556:	ca 01       	movw	r24, r20
    1558:	81 70       	andi	r24, 0x01	; 1
    155a:	eb 81       	ldd	r30, Y+3	; 0x03
    155c:	fc 81       	ldd	r31, Y+4	; 0x04
    155e:	80 83       	st	Z, r24
    1560:	2b c0       	rjmp	.+86     	; 0x15b8 <DIO_uint8ReadPinValue+0x10c>
			break;
		case DIO_PORT_C:
			*VALUE = READ_BIT(PINC, PIN);
    1562:	e3 e3       	ldi	r30, 0x33	; 51
    1564:	f0 e0       	ldi	r31, 0x00	; 0
    1566:	80 81       	ld	r24, Z
    1568:	28 2f       	mov	r18, r24
    156a:	30 e0       	ldi	r19, 0x00	; 0
    156c:	8a 81       	ldd	r24, Y+2	; 0x02
    156e:	88 2f       	mov	r24, r24
    1570:	90 e0       	ldi	r25, 0x00	; 0
    1572:	a9 01       	movw	r20, r18
    1574:	02 c0       	rjmp	.+4      	; 0x157a <DIO_uint8ReadPinValue+0xce>
    1576:	55 95       	asr	r21
    1578:	47 95       	ror	r20
    157a:	8a 95       	dec	r24
    157c:	e2 f7       	brpl	.-8      	; 0x1576 <DIO_uint8ReadPinValue+0xca>
    157e:	ca 01       	movw	r24, r20
    1580:	81 70       	andi	r24, 0x01	; 1
    1582:	eb 81       	ldd	r30, Y+3	; 0x03
    1584:	fc 81       	ldd	r31, Y+4	; 0x04
    1586:	80 83       	st	Z, r24
    1588:	17 c0       	rjmp	.+46     	; 0x15b8 <DIO_uint8ReadPinValue+0x10c>
			break;
		case DIO_PORT_D:
			*VALUE = READ_BIT(PIND, PIN);
    158a:	e0 e3       	ldi	r30, 0x30	; 48
    158c:	f0 e0       	ldi	r31, 0x00	; 0
    158e:	80 81       	ld	r24, Z
    1590:	28 2f       	mov	r18, r24
    1592:	30 e0       	ldi	r19, 0x00	; 0
    1594:	8a 81       	ldd	r24, Y+2	; 0x02
    1596:	88 2f       	mov	r24, r24
    1598:	90 e0       	ldi	r25, 0x00	; 0
    159a:	a9 01       	movw	r20, r18
    159c:	02 c0       	rjmp	.+4      	; 0x15a2 <DIO_uint8ReadPinValue+0xf6>
    159e:	55 95       	asr	r21
    15a0:	47 95       	ror	r20
    15a2:	8a 95       	dec	r24
    15a4:	e2 f7       	brpl	.-8      	; 0x159e <DIO_uint8ReadPinValue+0xf2>
    15a6:	ca 01       	movw	r24, r20
    15a8:	81 70       	andi	r24, 0x01	; 1
    15aa:	eb 81       	ldd	r30, Y+3	; 0x03
    15ac:	fc 81       	ldd	r31, Y+4	; 0x04
    15ae:	80 83       	st	Z, r24
    15b0:	03 c0       	rjmp	.+6      	; 0x15b8 <DIO_uint8ReadPinValue+0x10c>
			break;
		default:
			return P_NOK;
    15b2:	51 e0       	ldi	r21, 0x01	; 1
    15b4:	5d 83       	std	Y+5, r21	; 0x05
    15b6:	04 c0       	rjmp	.+8      	; 0x15c0 <DIO_uint8ReadPinValue+0x114>
		}
	}
	else
		return P_NOK;
	return P_OK;
    15b8:	1d 82       	std	Y+5, r1	; 0x05
    15ba:	02 c0       	rjmp	.+4      	; 0x15c0 <DIO_uint8ReadPinValue+0x114>
		default:
			return P_NOK;
		}
	}
	else
		return P_NOK;
    15bc:	81 e0       	ldi	r24, 0x01	; 1
    15be:	8d 83       	std	Y+5, r24	; 0x05
    15c0:	8d 81       	ldd	r24, Y+5	; 0x05
	return P_OK;
}
    15c2:	27 96       	adiw	r28, 0x07	; 7
    15c4:	0f b6       	in	r0, 0x3f	; 63
    15c6:	f8 94       	cli
    15c8:	de bf       	out	0x3e, r29	; 62
    15ca:	0f be       	out	0x3f, r0	; 63
    15cc:	cd bf       	out	0x3d, r28	; 61
    15ce:	cf 91       	pop	r28
    15d0:	df 91       	pop	r29
    15d2:	08 95       	ret

000015d4 <StopFunc>:
Digit_9 };

uint8 delay, sec_ones, sec_tens, min_ones, min_tens;

void StopFunc()
{
    15d4:	df 93       	push	r29
    15d6:	cf 93       	push	r28
    15d8:	cd b7       	in	r28, 0x3d	; 61
    15da:	de b7       	in	r29, 0x3e	; 62
    15dc:	e8 97       	sbiw	r28, 0x38	; 56
    15de:	0f b6       	in	r0, 0x3f	; 63
    15e0:	f8 94       	cli
    15e2:	de bf       	out	0x3e, r29	; 62
    15e4:	0f be       	out	0x3f, r0	; 63
    15e6:	cd bf       	out	0x3d, r28	; 61
	DISABLE_GLOBAL_INTERRUPT();
    15e8:	af e5       	ldi	r26, 0x5F	; 95
    15ea:	b0 e0       	ldi	r27, 0x00	; 0
    15ec:	ef e5       	ldi	r30, 0x5F	; 95
    15ee:	f0 e0       	ldi	r31, 0x00	; 0
    15f0:	80 81       	ld	r24, Z
    15f2:	8f 77       	andi	r24, 0x7F	; 127
    15f4:	8c 93       	st	X, r24
	SET_BIT(PORTA, sec_ones);
    15f6:	ab e3       	ldi	r26, 0x3B	; 59
    15f8:	b0 e0       	ldi	r27, 0x00	; 0
    15fa:	eb e3       	ldi	r30, 0x3B	; 59
    15fc:	f0 e0       	ldi	r31, 0x00	; 0
    15fe:	80 81       	ld	r24, Z
    1600:	48 2f       	mov	r20, r24
    1602:	80 91 79 00 	lds	r24, 0x0079
    1606:	28 2f       	mov	r18, r24
    1608:	30 e0       	ldi	r19, 0x00	; 0
    160a:	81 e0       	ldi	r24, 0x01	; 1
    160c:	90 e0       	ldi	r25, 0x00	; 0
    160e:	02 2e       	mov	r0, r18
    1610:	02 c0       	rjmp	.+4      	; 0x1616 <StopFunc+0x42>
    1612:	88 0f       	add	r24, r24
    1614:	99 1f       	adc	r25, r25
    1616:	0a 94       	dec	r0
    1618:	e2 f7       	brpl	.-8      	; 0x1612 <StopFunc+0x3e>
    161a:	84 2b       	or	r24, r20
    161c:	8c 93       	st	X, r24
    161e:	46 c2       	rjmp	.+1164   	; 0x1aac <StopFunc+0x4d8>
	uint8 sec_tens1=sec_tens;
	uint8 min_ones1=min_ones;
	uint8 min_tens1=min_tens;*/
	while (READ_BIT(PIND,0) == 1)
	{
		TOGGLE_BIT(PORTA, sec_ones);
    1620:	ab e3       	ldi	r26, 0x3B	; 59
    1622:	b0 e0       	ldi	r27, 0x00	; 0
    1624:	eb e3       	ldi	r30, 0x3B	; 59
    1626:	f0 e0       	ldi	r31, 0x00	; 0
    1628:	80 81       	ld	r24, Z
    162a:	48 2f       	mov	r20, r24
    162c:	80 91 79 00 	lds	r24, 0x0079
    1630:	28 2f       	mov	r18, r24
    1632:	30 e0       	ldi	r19, 0x00	; 0
    1634:	81 e0       	ldi	r24, 0x01	; 1
    1636:	90 e0       	ldi	r25, 0x00	; 0
    1638:	02 c0       	rjmp	.+4      	; 0x163e <StopFunc+0x6a>
    163a:	88 0f       	add	r24, r24
    163c:	99 1f       	adc	r25, r25
    163e:	2a 95       	dec	r18
    1640:	e2 f7       	brpl	.-8      	; 0x163a <StopFunc+0x66>
    1642:	84 27       	eor	r24, r20
    1644:	8c 93       	st	X, r24

		//Enable sec_ones
		DIO_uint8SetPinValue(DIO_PORT_B, DIO_PIN_0, DIO_PIN_LOW);
    1646:	81 e0       	ldi	r24, 0x01	; 1
    1648:	60 e0       	ldi	r22, 0x00	; 0
    164a:	40 e0       	ldi	r20, 0x00	; 0
    164c:	0e 94 61 08 	call	0x10c2	; 0x10c2 <DIO_uint8SetPinValue>
		DIO_uint8SetPinValue(DIO_PORT_B, DIO_PIN_1, DIO_PIN_LOW);
    1650:	81 e0       	ldi	r24, 0x01	; 1
    1652:	61 e0       	ldi	r22, 0x01	; 1
    1654:	40 e0       	ldi	r20, 0x00	; 0
    1656:	0e 94 61 08 	call	0x10c2	; 0x10c2 <DIO_uint8SetPinValue>
		DIO_uint8SetPortValue(DIO_PORT_C, sevenSeg[sec_ones]);
    165a:	80 91 79 00 	lds	r24, 0x0079
    165e:	88 2f       	mov	r24, r24
    1660:	90 e0       	ldi	r25, 0x00	; 0
    1662:	fc 01       	movw	r30, r24
    1664:	e8 59       	subi	r30, 0x98	; 152
    1666:	ff 4f       	sbci	r31, 0xFF	; 255
    1668:	90 81       	ld	r25, Z
    166a:	82 e0       	ldi	r24, 0x02	; 2
    166c:	69 2f       	mov	r22, r25
    166e:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_uint8SetPortValue>
    1672:	80 e0       	ldi	r24, 0x00	; 0
    1674:	90 e0       	ldi	r25, 0x00	; 0
    1676:	a0 ea       	ldi	r26, 0xA0	; 160
    1678:	b0 e4       	ldi	r27, 0x40	; 64
    167a:	8d ab       	std	Y+53, r24	; 0x35
    167c:	9e ab       	std	Y+54, r25	; 0x36
    167e:	af ab       	std	Y+55, r26	; 0x37
    1680:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1682:	6d a9       	ldd	r22, Y+53	; 0x35
    1684:	7e a9       	ldd	r23, Y+54	; 0x36
    1686:	8f a9       	ldd	r24, Y+55	; 0x37
    1688:	98 ad       	ldd	r25, Y+56	; 0x38
    168a:	20 e0       	ldi	r18, 0x00	; 0
    168c:	30 e0       	ldi	r19, 0x00	; 0
    168e:	4a ef       	ldi	r20, 0xFA	; 250
    1690:	54 e4       	ldi	r21, 0x44	; 68
    1692:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1696:	dc 01       	movw	r26, r24
    1698:	cb 01       	movw	r24, r22
    169a:	89 ab       	std	Y+49, r24	; 0x31
    169c:	9a ab       	std	Y+50, r25	; 0x32
    169e:	ab ab       	std	Y+51, r26	; 0x33
    16a0:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    16a2:	69 a9       	ldd	r22, Y+49	; 0x31
    16a4:	7a a9       	ldd	r23, Y+50	; 0x32
    16a6:	8b a9       	ldd	r24, Y+51	; 0x33
    16a8:	9c a9       	ldd	r25, Y+52	; 0x34
    16aa:	20 e0       	ldi	r18, 0x00	; 0
    16ac:	30 e0       	ldi	r19, 0x00	; 0
    16ae:	40 e8       	ldi	r20, 0x80	; 128
    16b0:	5f e3       	ldi	r21, 0x3F	; 63
    16b2:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    16b6:	88 23       	and	r24, r24
    16b8:	2c f4       	brge	.+10     	; 0x16c4 <StopFunc+0xf0>
		__ticks = 1;
    16ba:	81 e0       	ldi	r24, 0x01	; 1
    16bc:	90 e0       	ldi	r25, 0x00	; 0
    16be:	98 ab       	std	Y+48, r25	; 0x30
    16c0:	8f a7       	std	Y+47, r24	; 0x2f
    16c2:	3f c0       	rjmp	.+126    	; 0x1742 <StopFunc+0x16e>
	else if (__tmp > 65535)
    16c4:	69 a9       	ldd	r22, Y+49	; 0x31
    16c6:	7a a9       	ldd	r23, Y+50	; 0x32
    16c8:	8b a9       	ldd	r24, Y+51	; 0x33
    16ca:	9c a9       	ldd	r25, Y+52	; 0x34
    16cc:	20 e0       	ldi	r18, 0x00	; 0
    16ce:	3f ef       	ldi	r19, 0xFF	; 255
    16d0:	4f e7       	ldi	r20, 0x7F	; 127
    16d2:	57 e4       	ldi	r21, 0x47	; 71
    16d4:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    16d8:	18 16       	cp	r1, r24
    16da:	4c f5       	brge	.+82     	; 0x172e <StopFunc+0x15a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    16dc:	6d a9       	ldd	r22, Y+53	; 0x35
    16de:	7e a9       	ldd	r23, Y+54	; 0x36
    16e0:	8f a9       	ldd	r24, Y+55	; 0x37
    16e2:	98 ad       	ldd	r25, Y+56	; 0x38
    16e4:	20 e0       	ldi	r18, 0x00	; 0
    16e6:	30 e0       	ldi	r19, 0x00	; 0
    16e8:	40 e2       	ldi	r20, 0x20	; 32
    16ea:	51 e4       	ldi	r21, 0x41	; 65
    16ec:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    16f0:	dc 01       	movw	r26, r24
    16f2:	cb 01       	movw	r24, r22
    16f4:	bc 01       	movw	r22, r24
    16f6:	cd 01       	movw	r24, r26
    16f8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    16fc:	dc 01       	movw	r26, r24
    16fe:	cb 01       	movw	r24, r22
    1700:	98 ab       	std	Y+48, r25	; 0x30
    1702:	8f a7       	std	Y+47, r24	; 0x2f
    1704:	0f c0       	rjmp	.+30     	; 0x1724 <StopFunc+0x150>
    1706:	88 ec       	ldi	r24, 0xC8	; 200
    1708:	90 e0       	ldi	r25, 0x00	; 0
    170a:	9e a7       	std	Y+46, r25	; 0x2e
    170c:	8d a7       	std	Y+45, r24	; 0x2d
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    170e:	8d a5       	ldd	r24, Y+45	; 0x2d
    1710:	9e a5       	ldd	r25, Y+46	; 0x2e
    1712:	01 97       	sbiw	r24, 0x01	; 1
    1714:	f1 f7       	brne	.-4      	; 0x1712 <StopFunc+0x13e>
    1716:	9e a7       	std	Y+46, r25	; 0x2e
    1718:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    171a:	8f a5       	ldd	r24, Y+47	; 0x2f
    171c:	98 a9       	ldd	r25, Y+48	; 0x30
    171e:	01 97       	sbiw	r24, 0x01	; 1
    1720:	98 ab       	std	Y+48, r25	; 0x30
    1722:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1724:	8f a5       	ldd	r24, Y+47	; 0x2f
    1726:	98 a9       	ldd	r25, Y+48	; 0x30
    1728:	00 97       	sbiw	r24, 0x00	; 0
    172a:	69 f7       	brne	.-38     	; 0x1706 <StopFunc+0x132>
    172c:	14 c0       	rjmp	.+40     	; 0x1756 <StopFunc+0x182>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    172e:	69 a9       	ldd	r22, Y+49	; 0x31
    1730:	7a a9       	ldd	r23, Y+50	; 0x32
    1732:	8b a9       	ldd	r24, Y+51	; 0x33
    1734:	9c a9       	ldd	r25, Y+52	; 0x34
    1736:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    173a:	dc 01       	movw	r26, r24
    173c:	cb 01       	movw	r24, r22
    173e:	98 ab       	std	Y+48, r25	; 0x30
    1740:	8f a7       	std	Y+47, r24	; 0x2f
    1742:	8f a5       	ldd	r24, Y+47	; 0x2f
    1744:	98 a9       	ldd	r25, Y+48	; 0x30
    1746:	9c a7       	std	Y+44, r25	; 0x2c
    1748:	8b a7       	std	Y+43, r24	; 0x2b
    174a:	8b a5       	ldd	r24, Y+43	; 0x2b
    174c:	9c a5       	ldd	r25, Y+44	; 0x2c
    174e:	01 97       	sbiw	r24, 0x01	; 1
    1750:	f1 f7       	brne	.-4      	; 0x174e <StopFunc+0x17a>
    1752:	9c a7       	std	Y+44, r25	; 0x2c
    1754:	8b a7       	std	Y+43, r24	; 0x2b
		_delay_ms(5);

		//Enable sec_tens
		DIO_uint8SetPinValue(DIO_PORT_B, DIO_PIN_0, DIO_PIN_HIGH);
    1756:	81 e0       	ldi	r24, 0x01	; 1
    1758:	60 e0       	ldi	r22, 0x00	; 0
    175a:	41 e0       	ldi	r20, 0x01	; 1
    175c:	0e 94 61 08 	call	0x10c2	; 0x10c2 <DIO_uint8SetPinValue>
		DIO_uint8SetPinValue(DIO_PORT_B, DIO_PIN_1, DIO_PIN_LOW);
    1760:	81 e0       	ldi	r24, 0x01	; 1
    1762:	61 e0       	ldi	r22, 0x01	; 1
    1764:	40 e0       	ldi	r20, 0x00	; 0
    1766:	0e 94 61 08 	call	0x10c2	; 0x10c2 <DIO_uint8SetPinValue>
		DIO_uint8SetPortValue(DIO_PORT_C, sevenSeg[sec_tens]);
    176a:	80 91 78 00 	lds	r24, 0x0078
    176e:	88 2f       	mov	r24, r24
    1770:	90 e0       	ldi	r25, 0x00	; 0
    1772:	fc 01       	movw	r30, r24
    1774:	e8 59       	subi	r30, 0x98	; 152
    1776:	ff 4f       	sbci	r31, 0xFF	; 255
    1778:	90 81       	ld	r25, Z
    177a:	82 e0       	ldi	r24, 0x02	; 2
    177c:	69 2f       	mov	r22, r25
    177e:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_uint8SetPortValue>
    1782:	80 e0       	ldi	r24, 0x00	; 0
    1784:	90 e0       	ldi	r25, 0x00	; 0
    1786:	a0 ea       	ldi	r26, 0xA0	; 160
    1788:	b0 e4       	ldi	r27, 0x40	; 64
    178a:	8f a3       	std	Y+39, r24	; 0x27
    178c:	98 a7       	std	Y+40, r25	; 0x28
    178e:	a9 a7       	std	Y+41, r26	; 0x29
    1790:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1792:	6f a1       	ldd	r22, Y+39	; 0x27
    1794:	78 a5       	ldd	r23, Y+40	; 0x28
    1796:	89 a5       	ldd	r24, Y+41	; 0x29
    1798:	9a a5       	ldd	r25, Y+42	; 0x2a
    179a:	20 e0       	ldi	r18, 0x00	; 0
    179c:	30 e0       	ldi	r19, 0x00	; 0
    179e:	4a ef       	ldi	r20, 0xFA	; 250
    17a0:	54 e4       	ldi	r21, 0x44	; 68
    17a2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    17a6:	dc 01       	movw	r26, r24
    17a8:	cb 01       	movw	r24, r22
    17aa:	8b a3       	std	Y+35, r24	; 0x23
    17ac:	9c a3       	std	Y+36, r25	; 0x24
    17ae:	ad a3       	std	Y+37, r26	; 0x25
    17b0:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    17b2:	6b a1       	ldd	r22, Y+35	; 0x23
    17b4:	7c a1       	ldd	r23, Y+36	; 0x24
    17b6:	8d a1       	ldd	r24, Y+37	; 0x25
    17b8:	9e a1       	ldd	r25, Y+38	; 0x26
    17ba:	20 e0       	ldi	r18, 0x00	; 0
    17bc:	30 e0       	ldi	r19, 0x00	; 0
    17be:	40 e8       	ldi	r20, 0x80	; 128
    17c0:	5f e3       	ldi	r21, 0x3F	; 63
    17c2:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    17c6:	88 23       	and	r24, r24
    17c8:	2c f4       	brge	.+10     	; 0x17d4 <StopFunc+0x200>
		__ticks = 1;
    17ca:	81 e0       	ldi	r24, 0x01	; 1
    17cc:	90 e0       	ldi	r25, 0x00	; 0
    17ce:	9a a3       	std	Y+34, r25	; 0x22
    17d0:	89 a3       	std	Y+33, r24	; 0x21
    17d2:	3f c0       	rjmp	.+126    	; 0x1852 <StopFunc+0x27e>
	else if (__tmp > 65535)
    17d4:	6b a1       	ldd	r22, Y+35	; 0x23
    17d6:	7c a1       	ldd	r23, Y+36	; 0x24
    17d8:	8d a1       	ldd	r24, Y+37	; 0x25
    17da:	9e a1       	ldd	r25, Y+38	; 0x26
    17dc:	20 e0       	ldi	r18, 0x00	; 0
    17de:	3f ef       	ldi	r19, 0xFF	; 255
    17e0:	4f e7       	ldi	r20, 0x7F	; 127
    17e2:	57 e4       	ldi	r21, 0x47	; 71
    17e4:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    17e8:	18 16       	cp	r1, r24
    17ea:	4c f5       	brge	.+82     	; 0x183e <StopFunc+0x26a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    17ec:	6f a1       	ldd	r22, Y+39	; 0x27
    17ee:	78 a5       	ldd	r23, Y+40	; 0x28
    17f0:	89 a5       	ldd	r24, Y+41	; 0x29
    17f2:	9a a5       	ldd	r25, Y+42	; 0x2a
    17f4:	20 e0       	ldi	r18, 0x00	; 0
    17f6:	30 e0       	ldi	r19, 0x00	; 0
    17f8:	40 e2       	ldi	r20, 0x20	; 32
    17fa:	51 e4       	ldi	r21, 0x41	; 65
    17fc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1800:	dc 01       	movw	r26, r24
    1802:	cb 01       	movw	r24, r22
    1804:	bc 01       	movw	r22, r24
    1806:	cd 01       	movw	r24, r26
    1808:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    180c:	dc 01       	movw	r26, r24
    180e:	cb 01       	movw	r24, r22
    1810:	9a a3       	std	Y+34, r25	; 0x22
    1812:	89 a3       	std	Y+33, r24	; 0x21
    1814:	0f c0       	rjmp	.+30     	; 0x1834 <StopFunc+0x260>
    1816:	88 ec       	ldi	r24, 0xC8	; 200
    1818:	90 e0       	ldi	r25, 0x00	; 0
    181a:	98 a3       	std	Y+32, r25	; 0x20
    181c:	8f 8f       	std	Y+31, r24	; 0x1f
    181e:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1820:	98 a1       	ldd	r25, Y+32	; 0x20
    1822:	01 97       	sbiw	r24, 0x01	; 1
    1824:	f1 f7       	brne	.-4      	; 0x1822 <StopFunc+0x24e>
    1826:	98 a3       	std	Y+32, r25	; 0x20
    1828:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    182a:	89 a1       	ldd	r24, Y+33	; 0x21
    182c:	9a a1       	ldd	r25, Y+34	; 0x22
    182e:	01 97       	sbiw	r24, 0x01	; 1
    1830:	9a a3       	std	Y+34, r25	; 0x22
    1832:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1834:	89 a1       	ldd	r24, Y+33	; 0x21
    1836:	9a a1       	ldd	r25, Y+34	; 0x22
    1838:	00 97       	sbiw	r24, 0x00	; 0
    183a:	69 f7       	brne	.-38     	; 0x1816 <StopFunc+0x242>
    183c:	14 c0       	rjmp	.+40     	; 0x1866 <StopFunc+0x292>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    183e:	6b a1       	ldd	r22, Y+35	; 0x23
    1840:	7c a1       	ldd	r23, Y+36	; 0x24
    1842:	8d a1       	ldd	r24, Y+37	; 0x25
    1844:	9e a1       	ldd	r25, Y+38	; 0x26
    1846:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    184a:	dc 01       	movw	r26, r24
    184c:	cb 01       	movw	r24, r22
    184e:	9a a3       	std	Y+34, r25	; 0x22
    1850:	89 a3       	std	Y+33, r24	; 0x21
    1852:	89 a1       	ldd	r24, Y+33	; 0x21
    1854:	9a a1       	ldd	r25, Y+34	; 0x22
    1856:	9e 8f       	std	Y+30, r25	; 0x1e
    1858:	8d 8f       	std	Y+29, r24	; 0x1d
    185a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    185c:	9e 8d       	ldd	r25, Y+30	; 0x1e
    185e:	01 97       	sbiw	r24, 0x01	; 1
    1860:	f1 f7       	brne	.-4      	; 0x185e <StopFunc+0x28a>
    1862:	9e 8f       	std	Y+30, r25	; 0x1e
    1864:	8d 8f       	std	Y+29, r24	; 0x1d
		_delay_ms(5);

		//Enable min_ones
		DIO_uint8SetPinValue(DIO_PORT_B, DIO_PIN_0, DIO_PIN_LOW);
    1866:	81 e0       	ldi	r24, 0x01	; 1
    1868:	60 e0       	ldi	r22, 0x00	; 0
    186a:	40 e0       	ldi	r20, 0x00	; 0
    186c:	0e 94 61 08 	call	0x10c2	; 0x10c2 <DIO_uint8SetPinValue>
		DIO_uint8SetPinValue(DIO_PORT_B, DIO_PIN_1, DIO_PIN_HIGH);
    1870:	81 e0       	ldi	r24, 0x01	; 1
    1872:	61 e0       	ldi	r22, 0x01	; 1
    1874:	41 e0       	ldi	r20, 0x01	; 1
    1876:	0e 94 61 08 	call	0x10c2	; 0x10c2 <DIO_uint8SetPinValue>
		DIO_uint8SetPortValue(DIO_PORT_C, sevenSeg[min_ones]);
    187a:	80 91 7a 00 	lds	r24, 0x007A
    187e:	88 2f       	mov	r24, r24
    1880:	90 e0       	ldi	r25, 0x00	; 0
    1882:	fc 01       	movw	r30, r24
    1884:	e8 59       	subi	r30, 0x98	; 152
    1886:	ff 4f       	sbci	r31, 0xFF	; 255
    1888:	90 81       	ld	r25, Z
    188a:	82 e0       	ldi	r24, 0x02	; 2
    188c:	69 2f       	mov	r22, r25
    188e:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_uint8SetPortValue>
    1892:	80 e0       	ldi	r24, 0x00	; 0
    1894:	90 e0       	ldi	r25, 0x00	; 0
    1896:	a0 ea       	ldi	r26, 0xA0	; 160
    1898:	b0 e4       	ldi	r27, 0x40	; 64
    189a:	89 8f       	std	Y+25, r24	; 0x19
    189c:	9a 8f       	std	Y+26, r25	; 0x1a
    189e:	ab 8f       	std	Y+27, r26	; 0x1b
    18a0:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    18a2:	69 8d       	ldd	r22, Y+25	; 0x19
    18a4:	7a 8d       	ldd	r23, Y+26	; 0x1a
    18a6:	8b 8d       	ldd	r24, Y+27	; 0x1b
    18a8:	9c 8d       	ldd	r25, Y+28	; 0x1c
    18aa:	20 e0       	ldi	r18, 0x00	; 0
    18ac:	30 e0       	ldi	r19, 0x00	; 0
    18ae:	4a ef       	ldi	r20, 0xFA	; 250
    18b0:	54 e4       	ldi	r21, 0x44	; 68
    18b2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    18b6:	dc 01       	movw	r26, r24
    18b8:	cb 01       	movw	r24, r22
    18ba:	8d 8b       	std	Y+21, r24	; 0x15
    18bc:	9e 8b       	std	Y+22, r25	; 0x16
    18be:	af 8b       	std	Y+23, r26	; 0x17
    18c0:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    18c2:	6d 89       	ldd	r22, Y+21	; 0x15
    18c4:	7e 89       	ldd	r23, Y+22	; 0x16
    18c6:	8f 89       	ldd	r24, Y+23	; 0x17
    18c8:	98 8d       	ldd	r25, Y+24	; 0x18
    18ca:	20 e0       	ldi	r18, 0x00	; 0
    18cc:	30 e0       	ldi	r19, 0x00	; 0
    18ce:	40 e8       	ldi	r20, 0x80	; 128
    18d0:	5f e3       	ldi	r21, 0x3F	; 63
    18d2:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    18d6:	88 23       	and	r24, r24
    18d8:	2c f4       	brge	.+10     	; 0x18e4 <StopFunc+0x310>
		__ticks = 1;
    18da:	81 e0       	ldi	r24, 0x01	; 1
    18dc:	90 e0       	ldi	r25, 0x00	; 0
    18de:	9c 8b       	std	Y+20, r25	; 0x14
    18e0:	8b 8b       	std	Y+19, r24	; 0x13
    18e2:	3f c0       	rjmp	.+126    	; 0x1962 <StopFunc+0x38e>
	else if (__tmp > 65535)
    18e4:	6d 89       	ldd	r22, Y+21	; 0x15
    18e6:	7e 89       	ldd	r23, Y+22	; 0x16
    18e8:	8f 89       	ldd	r24, Y+23	; 0x17
    18ea:	98 8d       	ldd	r25, Y+24	; 0x18
    18ec:	20 e0       	ldi	r18, 0x00	; 0
    18ee:	3f ef       	ldi	r19, 0xFF	; 255
    18f0:	4f e7       	ldi	r20, 0x7F	; 127
    18f2:	57 e4       	ldi	r21, 0x47	; 71
    18f4:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    18f8:	18 16       	cp	r1, r24
    18fa:	4c f5       	brge	.+82     	; 0x194e <StopFunc+0x37a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    18fc:	69 8d       	ldd	r22, Y+25	; 0x19
    18fe:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1900:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1902:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1904:	20 e0       	ldi	r18, 0x00	; 0
    1906:	30 e0       	ldi	r19, 0x00	; 0
    1908:	40 e2       	ldi	r20, 0x20	; 32
    190a:	51 e4       	ldi	r21, 0x41	; 65
    190c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1910:	dc 01       	movw	r26, r24
    1912:	cb 01       	movw	r24, r22
    1914:	bc 01       	movw	r22, r24
    1916:	cd 01       	movw	r24, r26
    1918:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    191c:	dc 01       	movw	r26, r24
    191e:	cb 01       	movw	r24, r22
    1920:	9c 8b       	std	Y+20, r25	; 0x14
    1922:	8b 8b       	std	Y+19, r24	; 0x13
    1924:	0f c0       	rjmp	.+30     	; 0x1944 <StopFunc+0x370>
    1926:	88 ec       	ldi	r24, 0xC8	; 200
    1928:	90 e0       	ldi	r25, 0x00	; 0
    192a:	9a 8b       	std	Y+18, r25	; 0x12
    192c:	89 8b       	std	Y+17, r24	; 0x11
    192e:	89 89       	ldd	r24, Y+17	; 0x11
    1930:	9a 89       	ldd	r25, Y+18	; 0x12
    1932:	01 97       	sbiw	r24, 0x01	; 1
    1934:	f1 f7       	brne	.-4      	; 0x1932 <StopFunc+0x35e>
    1936:	9a 8b       	std	Y+18, r25	; 0x12
    1938:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    193a:	8b 89       	ldd	r24, Y+19	; 0x13
    193c:	9c 89       	ldd	r25, Y+20	; 0x14
    193e:	01 97       	sbiw	r24, 0x01	; 1
    1940:	9c 8b       	std	Y+20, r25	; 0x14
    1942:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1944:	8b 89       	ldd	r24, Y+19	; 0x13
    1946:	9c 89       	ldd	r25, Y+20	; 0x14
    1948:	00 97       	sbiw	r24, 0x00	; 0
    194a:	69 f7       	brne	.-38     	; 0x1926 <StopFunc+0x352>
    194c:	14 c0       	rjmp	.+40     	; 0x1976 <StopFunc+0x3a2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    194e:	6d 89       	ldd	r22, Y+21	; 0x15
    1950:	7e 89       	ldd	r23, Y+22	; 0x16
    1952:	8f 89       	ldd	r24, Y+23	; 0x17
    1954:	98 8d       	ldd	r25, Y+24	; 0x18
    1956:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    195a:	dc 01       	movw	r26, r24
    195c:	cb 01       	movw	r24, r22
    195e:	9c 8b       	std	Y+20, r25	; 0x14
    1960:	8b 8b       	std	Y+19, r24	; 0x13
    1962:	8b 89       	ldd	r24, Y+19	; 0x13
    1964:	9c 89       	ldd	r25, Y+20	; 0x14
    1966:	98 8b       	std	Y+16, r25	; 0x10
    1968:	8f 87       	std	Y+15, r24	; 0x0f
    196a:	8f 85       	ldd	r24, Y+15	; 0x0f
    196c:	98 89       	ldd	r25, Y+16	; 0x10
    196e:	01 97       	sbiw	r24, 0x01	; 1
    1970:	f1 f7       	brne	.-4      	; 0x196e <StopFunc+0x39a>
    1972:	98 8b       	std	Y+16, r25	; 0x10
    1974:	8f 87       	std	Y+15, r24	; 0x0f
		_delay_ms(5);

		//Enable min_tens
		DIO_uint8SetPinValue(DIO_PORT_B, DIO_PIN_0, DIO_PIN_HIGH);
    1976:	81 e0       	ldi	r24, 0x01	; 1
    1978:	60 e0       	ldi	r22, 0x00	; 0
    197a:	41 e0       	ldi	r20, 0x01	; 1
    197c:	0e 94 61 08 	call	0x10c2	; 0x10c2 <DIO_uint8SetPinValue>
		DIO_uint8SetPinValue(DIO_PORT_B, DIO_PIN_1, DIO_PIN_HIGH);
    1980:	81 e0       	ldi	r24, 0x01	; 1
    1982:	61 e0       	ldi	r22, 0x01	; 1
    1984:	41 e0       	ldi	r20, 0x01	; 1
    1986:	0e 94 61 08 	call	0x10c2	; 0x10c2 <DIO_uint8SetPinValue>
		DIO_uint8SetPortValue(DIO_PORT_C, sevenSeg[min_tens]);
    198a:	80 91 7c 00 	lds	r24, 0x007C
    198e:	88 2f       	mov	r24, r24
    1990:	90 e0       	ldi	r25, 0x00	; 0
    1992:	fc 01       	movw	r30, r24
    1994:	e8 59       	subi	r30, 0x98	; 152
    1996:	ff 4f       	sbci	r31, 0xFF	; 255
    1998:	90 81       	ld	r25, Z
    199a:	82 e0       	ldi	r24, 0x02	; 2
    199c:	69 2f       	mov	r22, r25
    199e:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_uint8SetPortValue>
    19a2:	80 e0       	ldi	r24, 0x00	; 0
    19a4:	90 e0       	ldi	r25, 0x00	; 0
    19a6:	a0 ea       	ldi	r26, 0xA0	; 160
    19a8:	b0 e4       	ldi	r27, 0x40	; 64
    19aa:	8b 87       	std	Y+11, r24	; 0x0b
    19ac:	9c 87       	std	Y+12, r25	; 0x0c
    19ae:	ad 87       	std	Y+13, r26	; 0x0d
    19b0:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    19b2:	6b 85       	ldd	r22, Y+11	; 0x0b
    19b4:	7c 85       	ldd	r23, Y+12	; 0x0c
    19b6:	8d 85       	ldd	r24, Y+13	; 0x0d
    19b8:	9e 85       	ldd	r25, Y+14	; 0x0e
    19ba:	20 e0       	ldi	r18, 0x00	; 0
    19bc:	30 e0       	ldi	r19, 0x00	; 0
    19be:	4a ef       	ldi	r20, 0xFA	; 250
    19c0:	54 e4       	ldi	r21, 0x44	; 68
    19c2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    19c6:	dc 01       	movw	r26, r24
    19c8:	cb 01       	movw	r24, r22
    19ca:	8f 83       	std	Y+7, r24	; 0x07
    19cc:	98 87       	std	Y+8, r25	; 0x08
    19ce:	a9 87       	std	Y+9, r26	; 0x09
    19d0:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    19d2:	6f 81       	ldd	r22, Y+7	; 0x07
    19d4:	78 85       	ldd	r23, Y+8	; 0x08
    19d6:	89 85       	ldd	r24, Y+9	; 0x09
    19d8:	9a 85       	ldd	r25, Y+10	; 0x0a
    19da:	20 e0       	ldi	r18, 0x00	; 0
    19dc:	30 e0       	ldi	r19, 0x00	; 0
    19de:	40 e8       	ldi	r20, 0x80	; 128
    19e0:	5f e3       	ldi	r21, 0x3F	; 63
    19e2:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    19e6:	88 23       	and	r24, r24
    19e8:	2c f4       	brge	.+10     	; 0x19f4 <StopFunc+0x420>
		__ticks = 1;
    19ea:	81 e0       	ldi	r24, 0x01	; 1
    19ec:	90 e0       	ldi	r25, 0x00	; 0
    19ee:	9e 83       	std	Y+6, r25	; 0x06
    19f0:	8d 83       	std	Y+5, r24	; 0x05
    19f2:	3f c0       	rjmp	.+126    	; 0x1a72 <StopFunc+0x49e>
	else if (__tmp > 65535)
    19f4:	6f 81       	ldd	r22, Y+7	; 0x07
    19f6:	78 85       	ldd	r23, Y+8	; 0x08
    19f8:	89 85       	ldd	r24, Y+9	; 0x09
    19fa:	9a 85       	ldd	r25, Y+10	; 0x0a
    19fc:	20 e0       	ldi	r18, 0x00	; 0
    19fe:	3f ef       	ldi	r19, 0xFF	; 255
    1a00:	4f e7       	ldi	r20, 0x7F	; 127
    1a02:	57 e4       	ldi	r21, 0x47	; 71
    1a04:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1a08:	18 16       	cp	r1, r24
    1a0a:	4c f5       	brge	.+82     	; 0x1a5e <StopFunc+0x48a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1a0c:	6b 85       	ldd	r22, Y+11	; 0x0b
    1a0e:	7c 85       	ldd	r23, Y+12	; 0x0c
    1a10:	8d 85       	ldd	r24, Y+13	; 0x0d
    1a12:	9e 85       	ldd	r25, Y+14	; 0x0e
    1a14:	20 e0       	ldi	r18, 0x00	; 0
    1a16:	30 e0       	ldi	r19, 0x00	; 0
    1a18:	40 e2       	ldi	r20, 0x20	; 32
    1a1a:	51 e4       	ldi	r21, 0x41	; 65
    1a1c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1a20:	dc 01       	movw	r26, r24
    1a22:	cb 01       	movw	r24, r22
    1a24:	bc 01       	movw	r22, r24
    1a26:	cd 01       	movw	r24, r26
    1a28:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1a2c:	dc 01       	movw	r26, r24
    1a2e:	cb 01       	movw	r24, r22
    1a30:	9e 83       	std	Y+6, r25	; 0x06
    1a32:	8d 83       	std	Y+5, r24	; 0x05
    1a34:	0f c0       	rjmp	.+30     	; 0x1a54 <StopFunc+0x480>
    1a36:	88 ec       	ldi	r24, 0xC8	; 200
    1a38:	90 e0       	ldi	r25, 0x00	; 0
    1a3a:	9c 83       	std	Y+4, r25	; 0x04
    1a3c:	8b 83       	std	Y+3, r24	; 0x03
    1a3e:	8b 81       	ldd	r24, Y+3	; 0x03
    1a40:	9c 81       	ldd	r25, Y+4	; 0x04
    1a42:	01 97       	sbiw	r24, 0x01	; 1
    1a44:	f1 f7       	brne	.-4      	; 0x1a42 <StopFunc+0x46e>
    1a46:	9c 83       	std	Y+4, r25	; 0x04
    1a48:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1a4a:	8d 81       	ldd	r24, Y+5	; 0x05
    1a4c:	9e 81       	ldd	r25, Y+6	; 0x06
    1a4e:	01 97       	sbiw	r24, 0x01	; 1
    1a50:	9e 83       	std	Y+6, r25	; 0x06
    1a52:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1a54:	8d 81       	ldd	r24, Y+5	; 0x05
    1a56:	9e 81       	ldd	r25, Y+6	; 0x06
    1a58:	00 97       	sbiw	r24, 0x00	; 0
    1a5a:	69 f7       	brne	.-38     	; 0x1a36 <StopFunc+0x462>
    1a5c:	14 c0       	rjmp	.+40     	; 0x1a86 <StopFunc+0x4b2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1a5e:	6f 81       	ldd	r22, Y+7	; 0x07
    1a60:	78 85       	ldd	r23, Y+8	; 0x08
    1a62:	89 85       	ldd	r24, Y+9	; 0x09
    1a64:	9a 85       	ldd	r25, Y+10	; 0x0a
    1a66:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1a6a:	dc 01       	movw	r26, r24
    1a6c:	cb 01       	movw	r24, r22
    1a6e:	9e 83       	std	Y+6, r25	; 0x06
    1a70:	8d 83       	std	Y+5, r24	; 0x05
    1a72:	8d 81       	ldd	r24, Y+5	; 0x05
    1a74:	9e 81       	ldd	r25, Y+6	; 0x06
    1a76:	9a 83       	std	Y+2, r25	; 0x02
    1a78:	89 83       	std	Y+1, r24	; 0x01
    1a7a:	89 81       	ldd	r24, Y+1	; 0x01
    1a7c:	9a 81       	ldd	r25, Y+2	; 0x02
    1a7e:	01 97       	sbiw	r24, 0x01	; 1
    1a80:	f1 f7       	brne	.-4      	; 0x1a7e <StopFunc+0x4aa>
    1a82:	9a 83       	std	Y+2, r25	; 0x02
    1a84:	89 83       	std	Y+1, r24	; 0x01
		_delay_ms(5);
		if (READ_BIT(PIND,1) == 0)
    1a86:	e0 e3       	ldi	r30, 0x30	; 48
    1a88:	f0 e0       	ldi	r31, 0x00	; 0
    1a8a:	80 81       	ld	r24, Z
    1a8c:	88 2f       	mov	r24, r24
    1a8e:	90 e0       	ldi	r25, 0x00	; 0
    1a90:	82 70       	andi	r24, 0x02	; 2
    1a92:	90 70       	andi	r25, 0x00	; 0
    1a94:	00 97       	sbiw	r24, 0x00	; 0
    1a96:	51 f4       	brne	.+20     	; 0x1aac <StopFunc+0x4d8>
		{
			delay = 0, sec_ones = 0, sec_tens = 0, min_ones = 0, min_tens = 0;
    1a98:	10 92 7b 00 	sts	0x007B, r1
    1a9c:	10 92 79 00 	sts	0x0079, r1
    1aa0:	10 92 78 00 	sts	0x0078, r1
    1aa4:	10 92 7a 00 	sts	0x007A, r1
    1aa8:	10 92 7c 00 	sts	0x007C, r1

	/*uint8 sec_ones1=sec_ones;
	uint8 sec_tens1=sec_tens;
	uint8 min_ones1=min_ones;
	uint8 min_tens1=min_tens;*/
	while (READ_BIT(PIND,0) == 1)
    1aac:	e0 e3       	ldi	r30, 0x30	; 48
    1aae:	f0 e0       	ldi	r31, 0x00	; 0
    1ab0:	80 81       	ld	r24, Z
    1ab2:	88 2f       	mov	r24, r24
    1ab4:	90 e0       	ldi	r25, 0x00	; 0
    1ab6:	81 70       	andi	r24, 0x01	; 1
    1ab8:	90 70       	andi	r25, 0x00	; 0
    1aba:	88 23       	and	r24, r24
    1abc:	09 f0       	breq	.+2      	; 0x1ac0 <StopFunc+0x4ec>
    1abe:	b0 cd       	rjmp	.-1184   	; 0x1620 <StopFunc+0x4c>
		{
			delay = 0, sec_ones = 0, sec_tens = 0, min_ones = 0, min_tens = 0;
		}

	}
	ENABLE_GLOBAL_INTERRUPT();
    1ac0:	af e5       	ldi	r26, 0x5F	; 95
    1ac2:	b0 e0       	ldi	r27, 0x00	; 0
    1ac4:	ef e5       	ldi	r30, 0x5F	; 95
    1ac6:	f0 e0       	ldi	r31, 0x00	; 0
    1ac8:	80 81       	ld	r24, Z
    1aca:	80 68       	ori	r24, 0x80	; 128
    1acc:	8c 93       	st	X, r24
}
    1ace:	e8 96       	adiw	r28, 0x38	; 56
    1ad0:	0f b6       	in	r0, 0x3f	; 63
    1ad2:	f8 94       	cli
    1ad4:	de bf       	out	0x3e, r29	; 62
    1ad6:	0f be       	out	0x3f, r0	; 63
    1ad8:	cd bf       	out	0x3d, r28	; 61
    1ada:	cf 91       	pop	r28
    1adc:	df 91       	pop	r29
    1ade:	08 95       	ret

00001ae0 <main>:

void main(void)
{
    1ae0:	df 93       	push	r29
    1ae2:	cf 93       	push	r28
    1ae4:	cd b7       	in	r28, 0x3d	; 61
    1ae6:	de b7       	in	r29, 0x3e	; 62
    1ae8:	e8 97       	sbiw	r28, 0x38	; 56
    1aea:	0f b6       	in	r0, 0x3f	; 63
    1aec:	f8 94       	cli
    1aee:	de bf       	out	0x3e, r29	; 62
    1af0:	0f be       	out	0x3f, r0	; 63
    1af2:	cd bf       	out	0x3d, r28	; 61
	DIO_init();
    1af4:	0e 94 27 07 	call	0xe4e	; 0xe4e <DIO_init>
	//7-segment
	DIO_uint8SetPortDirection(DIO_PORT_C, DIO_PORT_OUT);
    1af8:	82 e0       	ldi	r24, 0x02	; 2
    1afa:	61 e0       	ldi	r22, 0x01	; 1
    1afc:	0e 94 7c 09 	call	0x12f8	; 0x12f8 <DIO_uint8SetPortDirection>

	//Multiplexer
	DIO_uint8SetPortDirection(DIO_PORT_B, DIO_PORT_OUT);
    1b00:	81 e0       	ldi	r24, 0x01	; 1
    1b02:	61 e0       	ldi	r22, 0x01	; 1
    1b04:	0e 94 7c 09 	call	0x12f8	; 0x12f8 <DIO_uint8SetPortDirection>

	//start button
	DIO_uint8SetPinDirection(DIO_PORT_D, DIO_PIN_0, DIO_PIN_IN);
    1b08:	83 e0       	ldi	r24, 0x03	; 3
    1b0a:	60 e0       	ldi	r22, 0x00	; 0
    1b0c:	40 e0       	ldi	r20, 0x00	; 0
    1b0e:	0e 94 46 07 	call	0xe8c	; 0xe8c <DIO_uint8SetPinDirection>
	DIO_uint8SetPinValue(DIO_PORT_D, DIO_PIN_0, DIO_PIN_HIGH); //EN PullUp Resistance
    1b12:	83 e0       	ldi	r24, 0x03	; 3
    1b14:	60 e0       	ldi	r22, 0x00	; 0
    1b16:	41 e0       	ldi	r20, 0x01	; 1
    1b18:	0e 94 61 08 	call	0x10c2	; 0x10c2 <DIO_uint8SetPinValue>

	//Reset button
	DIO_uint8SetPinDirection(DIO_PORT_D, DIO_PIN_1, DIO_PIN_IN);
    1b1c:	83 e0       	ldi	r24, 0x03	; 3
    1b1e:	61 e0       	ldi	r22, 0x01	; 1
    1b20:	40 e0       	ldi	r20, 0x00	; 0
    1b22:	0e 94 46 07 	call	0xe8c	; 0xe8c <DIO_uint8SetPinDirection>
	DIO_uint8SetPinValue(DIO_PORT_D, DIO_PIN_1, DIO_PIN_HIGH); //EN PullUp Resistance
    1b26:	83 e0       	ldi	r24, 0x03	; 3
    1b28:	61 e0       	ldi	r22, 0x01	; 1
    1b2a:	41 e0       	ldi	r20, 0x01	; 1
    1b2c:	0e 94 61 08 	call	0x10c2	; 0x10c2 <DIO_uint8SetPinValue>

	//stop button
	DIO_uint8SetPinDirection(DIO_PORT_D, DIO_PIN_2, DIO_PIN_IN);
    1b30:	83 e0       	ldi	r24, 0x03	; 3
    1b32:	62 e0       	ldi	r22, 0x02	; 2
    1b34:	40 e0       	ldi	r20, 0x00	; 0
    1b36:	0e 94 46 07 	call	0xe8c	; 0xe8c <DIO_uint8SetPinDirection>
	DIO_uint8SetPinValue(DIO_PORT_D, DIO_PIN_2, DIO_PIN_HIGH); //EN PullUp Resistance
    1b3a:	83 e0       	ldi	r24, 0x03	; 3
    1b3c:	62 e0       	ldi	r22, 0x02	; 2
    1b3e:	41 e0       	ldi	r20, 0x01	; 1
    1b40:	0e 94 61 08 	call	0x10c2	; 0x10c2 <DIO_uint8SetPinValue>

	//EN INT0
	ENABLE_GLOBAL_INTERRUPT();
    1b44:	af e5       	ldi	r26, 0x5F	; 95
    1b46:	b0 e0       	ldi	r27, 0x00	; 0
    1b48:	ef e5       	ldi	r30, 0x5F	; 95
    1b4a:	f0 e0       	ldi	r31, 0x00	; 0
    1b4c:	80 81       	ld	r24, Z
    1b4e:	80 68       	ori	r24, 0x80	; 128
    1b50:	8c 93       	st	X, r24
	EXTINT_uint8ExternalInt0(EXTINT_FALLING_EDGE);
    1b52:	80 e0       	ldi	r24, 0x00	; 0
    1b54:	0e 94 2a 06 	call	0xc54	; 0xc54 <EXTINT_uint8ExternalInt0>
	EXTINT_callbackInt0(StopFunc);
    1b58:	8a ee       	ldi	r24, 0xEA	; 234
    1b5a:	9a e0       	ldi	r25, 0x0A	; 10
    1b5c:	0e 94 71 06 	call	0xce2	; 0xce2 <EXTINT_callbackInt0>

	//Initial Global Variables
	delay = 0, sec_ones = 0, sec_tens = 0, min_ones = 0, min_tens = 0;
    1b60:	10 92 7b 00 	sts	0x007B, r1
    1b64:	10 92 79 00 	sts	0x0079, r1
    1b68:	10 92 78 00 	sts	0x0078, r1
    1b6c:	10 92 7a 00 	sts	0x007A, r1
    1b70:	10 92 7c 00 	sts	0x007C, r1
	DIO_uint8SetPortDirection(DIO_PORT_A, DIO_PORT_OUT);
    1b74:	80 e0       	ldi	r24, 0x00	; 0
    1b76:	61 e0       	ldi	r22, 0x01	; 1
    1b78:	0e 94 7c 09 	call	0x12f8	; 0x12f8 <DIO_uint8SetPortDirection>

	while (1)
	{
		if (READ_BIT(PIND,0) == 0)
    1b7c:	e0 e3       	ldi	r30, 0x30	; 48
    1b7e:	f0 e0       	ldi	r31, 0x00	; 0
    1b80:	80 81       	ld	r24, Z
    1b82:	88 2f       	mov	r24, r24
    1b84:	90 e0       	ldi	r25, 0x00	; 0
    1b86:	81 70       	andi	r24, 0x01	; 1
    1b88:	90 70       	andi	r25, 0x00	; 0
    1b8a:	00 97       	sbiw	r24, 0x00	; 0
    1b8c:	b9 f7       	brne	.-18     	; 0x1b7c <main+0x9c>
		{
			for (min_tens = 0; min_tens < 6; min_tens++)
    1b8e:	10 92 7c 00 	sts	0x007C, r1
    1b92:	82 c2       	rjmp	.+1284   	; 0x2098 <main+0x5b8>
			{
				for (min_ones = 0; min_ones < 10; min_ones++)
    1b94:	10 92 7a 00 	sts	0x007A, r1
    1b98:	75 c2       	rjmp	.+1258   	; 0x2084 <main+0x5a4>
				{
					for (sec_tens = 0; sec_tens < 6; sec_tens++)
    1b9a:	10 92 78 00 	sts	0x0078, r1
    1b9e:	68 c2       	rjmp	.+1232   	; 0x2070 <main+0x590>
					{
						for (sec_ones = 0; sec_ones < 10; sec_ones++)
    1ba0:	10 92 79 00 	sts	0x0079, r1
    1ba4:	5b c2       	rjmp	.+1206   	; 0x205c <main+0x57c>
						{
							TOGGLE_BIT(PORTA, sec_ones);
    1ba6:	ab e3       	ldi	r26, 0x3B	; 59
    1ba8:	b0 e0       	ldi	r27, 0x00	; 0
    1baa:	eb e3       	ldi	r30, 0x3B	; 59
    1bac:	f0 e0       	ldi	r31, 0x00	; 0
    1bae:	80 81       	ld	r24, Z
    1bb0:	48 2f       	mov	r20, r24
    1bb2:	80 91 79 00 	lds	r24, 0x0079
    1bb6:	28 2f       	mov	r18, r24
    1bb8:	30 e0       	ldi	r19, 0x00	; 0
    1bba:	81 e0       	ldi	r24, 0x01	; 1
    1bbc:	90 e0       	ldi	r25, 0x00	; 0
    1bbe:	02 2e       	mov	r0, r18
    1bc0:	02 c0       	rjmp	.+4      	; 0x1bc6 <main+0xe6>
    1bc2:	88 0f       	add	r24, r24
    1bc4:	99 1f       	adc	r25, r25
    1bc6:	0a 94       	dec	r0
    1bc8:	e2 f7       	brpl	.-8      	; 0x1bc2 <main+0xe2>
    1bca:	84 27       	eor	r24, r20
    1bcc:	8c 93       	st	X, r24
							for (delay = 0; delay < 50; delay++)
    1bce:	10 92 7b 00 	sts	0x007B, r1
    1bd2:	3a c2       	rjmp	.+1140   	; 0x2048 <main+0x568>
							{

								//Enable sec_ones
								DIO_uint8SetPinValue(DIO_PORT_B, DIO_PIN_0,
    1bd4:	81 e0       	ldi	r24, 0x01	; 1
    1bd6:	60 e0       	ldi	r22, 0x00	; 0
    1bd8:	40 e0       	ldi	r20, 0x00	; 0
    1bda:	0e 94 61 08 	call	0x10c2	; 0x10c2 <DIO_uint8SetPinValue>
										DIO_PIN_LOW);
								DIO_uint8SetPinValue(DIO_PORT_B, DIO_PIN_1,
    1bde:	81 e0       	ldi	r24, 0x01	; 1
    1be0:	61 e0       	ldi	r22, 0x01	; 1
    1be2:	40 e0       	ldi	r20, 0x00	; 0
    1be4:	0e 94 61 08 	call	0x10c2	; 0x10c2 <DIO_uint8SetPinValue>
										DIO_PIN_LOW);
								DIO_uint8SetPortValue(DIO_PORT_C,
    1be8:	80 91 79 00 	lds	r24, 0x0079
    1bec:	88 2f       	mov	r24, r24
    1bee:	90 e0       	ldi	r25, 0x00	; 0
    1bf0:	fc 01       	movw	r30, r24
    1bf2:	e8 59       	subi	r30, 0x98	; 152
    1bf4:	ff 4f       	sbci	r31, 0xFF	; 255
    1bf6:	90 81       	ld	r25, Z
    1bf8:	82 e0       	ldi	r24, 0x02	; 2
    1bfa:	69 2f       	mov	r22, r25
    1bfc:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_uint8SetPortValue>
    1c00:	80 e0       	ldi	r24, 0x00	; 0
    1c02:	90 e0       	ldi	r25, 0x00	; 0
    1c04:	a0 ea       	ldi	r26, 0xA0	; 160
    1c06:	b0 e4       	ldi	r27, 0x40	; 64
    1c08:	8d ab       	std	Y+53, r24	; 0x35
    1c0a:	9e ab       	std	Y+54, r25	; 0x36
    1c0c:	af ab       	std	Y+55, r26	; 0x37
    1c0e:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1c10:	6d a9       	ldd	r22, Y+53	; 0x35
    1c12:	7e a9       	ldd	r23, Y+54	; 0x36
    1c14:	8f a9       	ldd	r24, Y+55	; 0x37
    1c16:	98 ad       	ldd	r25, Y+56	; 0x38
    1c18:	20 e0       	ldi	r18, 0x00	; 0
    1c1a:	30 e0       	ldi	r19, 0x00	; 0
    1c1c:	4a ef       	ldi	r20, 0xFA	; 250
    1c1e:	54 e4       	ldi	r21, 0x44	; 68
    1c20:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1c24:	dc 01       	movw	r26, r24
    1c26:	cb 01       	movw	r24, r22
    1c28:	89 ab       	std	Y+49, r24	; 0x31
    1c2a:	9a ab       	std	Y+50, r25	; 0x32
    1c2c:	ab ab       	std	Y+51, r26	; 0x33
    1c2e:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    1c30:	69 a9       	ldd	r22, Y+49	; 0x31
    1c32:	7a a9       	ldd	r23, Y+50	; 0x32
    1c34:	8b a9       	ldd	r24, Y+51	; 0x33
    1c36:	9c a9       	ldd	r25, Y+52	; 0x34
    1c38:	20 e0       	ldi	r18, 0x00	; 0
    1c3a:	30 e0       	ldi	r19, 0x00	; 0
    1c3c:	40 e8       	ldi	r20, 0x80	; 128
    1c3e:	5f e3       	ldi	r21, 0x3F	; 63
    1c40:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1c44:	88 23       	and	r24, r24
    1c46:	2c f4       	brge	.+10     	; 0x1c52 <main+0x172>
		__ticks = 1;
    1c48:	81 e0       	ldi	r24, 0x01	; 1
    1c4a:	90 e0       	ldi	r25, 0x00	; 0
    1c4c:	98 ab       	std	Y+48, r25	; 0x30
    1c4e:	8f a7       	std	Y+47, r24	; 0x2f
    1c50:	3f c0       	rjmp	.+126    	; 0x1cd0 <main+0x1f0>
	else if (__tmp > 65535)
    1c52:	69 a9       	ldd	r22, Y+49	; 0x31
    1c54:	7a a9       	ldd	r23, Y+50	; 0x32
    1c56:	8b a9       	ldd	r24, Y+51	; 0x33
    1c58:	9c a9       	ldd	r25, Y+52	; 0x34
    1c5a:	20 e0       	ldi	r18, 0x00	; 0
    1c5c:	3f ef       	ldi	r19, 0xFF	; 255
    1c5e:	4f e7       	ldi	r20, 0x7F	; 127
    1c60:	57 e4       	ldi	r21, 0x47	; 71
    1c62:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1c66:	18 16       	cp	r1, r24
    1c68:	4c f5       	brge	.+82     	; 0x1cbc <main+0x1dc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1c6a:	6d a9       	ldd	r22, Y+53	; 0x35
    1c6c:	7e a9       	ldd	r23, Y+54	; 0x36
    1c6e:	8f a9       	ldd	r24, Y+55	; 0x37
    1c70:	98 ad       	ldd	r25, Y+56	; 0x38
    1c72:	20 e0       	ldi	r18, 0x00	; 0
    1c74:	30 e0       	ldi	r19, 0x00	; 0
    1c76:	40 e2       	ldi	r20, 0x20	; 32
    1c78:	51 e4       	ldi	r21, 0x41	; 65
    1c7a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1c7e:	dc 01       	movw	r26, r24
    1c80:	cb 01       	movw	r24, r22
    1c82:	bc 01       	movw	r22, r24
    1c84:	cd 01       	movw	r24, r26
    1c86:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1c8a:	dc 01       	movw	r26, r24
    1c8c:	cb 01       	movw	r24, r22
    1c8e:	98 ab       	std	Y+48, r25	; 0x30
    1c90:	8f a7       	std	Y+47, r24	; 0x2f
    1c92:	0f c0       	rjmp	.+30     	; 0x1cb2 <main+0x1d2>
    1c94:	88 ec       	ldi	r24, 0xC8	; 200
    1c96:	90 e0       	ldi	r25, 0x00	; 0
    1c98:	9e a7       	std	Y+46, r25	; 0x2e
    1c9a:	8d a7       	std	Y+45, r24	; 0x2d
    1c9c:	8d a5       	ldd	r24, Y+45	; 0x2d
    1c9e:	9e a5       	ldd	r25, Y+46	; 0x2e
    1ca0:	01 97       	sbiw	r24, 0x01	; 1
    1ca2:	f1 f7       	brne	.-4      	; 0x1ca0 <main+0x1c0>
    1ca4:	9e a7       	std	Y+46, r25	; 0x2e
    1ca6:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1ca8:	8f a5       	ldd	r24, Y+47	; 0x2f
    1caa:	98 a9       	ldd	r25, Y+48	; 0x30
    1cac:	01 97       	sbiw	r24, 0x01	; 1
    1cae:	98 ab       	std	Y+48, r25	; 0x30
    1cb0:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1cb2:	8f a5       	ldd	r24, Y+47	; 0x2f
    1cb4:	98 a9       	ldd	r25, Y+48	; 0x30
    1cb6:	00 97       	sbiw	r24, 0x00	; 0
    1cb8:	69 f7       	brne	.-38     	; 0x1c94 <main+0x1b4>
    1cba:	14 c0       	rjmp	.+40     	; 0x1ce4 <main+0x204>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1cbc:	69 a9       	ldd	r22, Y+49	; 0x31
    1cbe:	7a a9       	ldd	r23, Y+50	; 0x32
    1cc0:	8b a9       	ldd	r24, Y+51	; 0x33
    1cc2:	9c a9       	ldd	r25, Y+52	; 0x34
    1cc4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1cc8:	dc 01       	movw	r26, r24
    1cca:	cb 01       	movw	r24, r22
    1ccc:	98 ab       	std	Y+48, r25	; 0x30
    1cce:	8f a7       	std	Y+47, r24	; 0x2f
    1cd0:	8f a5       	ldd	r24, Y+47	; 0x2f
    1cd2:	98 a9       	ldd	r25, Y+48	; 0x30
    1cd4:	9c a7       	std	Y+44, r25	; 0x2c
    1cd6:	8b a7       	std	Y+43, r24	; 0x2b
    1cd8:	8b a5       	ldd	r24, Y+43	; 0x2b
    1cda:	9c a5       	ldd	r25, Y+44	; 0x2c
    1cdc:	01 97       	sbiw	r24, 0x01	; 1
    1cde:	f1 f7       	brne	.-4      	; 0x1cdc <main+0x1fc>
    1ce0:	9c a7       	std	Y+44, r25	; 0x2c
    1ce2:	8b a7       	std	Y+43, r24	; 0x2b
										sevenSeg[sec_ones]);
								_delay_ms(5);

								//Enable sec_tens
								DIO_uint8SetPinValue(DIO_PORT_B, DIO_PIN_0,
    1ce4:	81 e0       	ldi	r24, 0x01	; 1
    1ce6:	60 e0       	ldi	r22, 0x00	; 0
    1ce8:	41 e0       	ldi	r20, 0x01	; 1
    1cea:	0e 94 61 08 	call	0x10c2	; 0x10c2 <DIO_uint8SetPinValue>
										DIO_PIN_HIGH);
								DIO_uint8SetPinValue(DIO_PORT_B, DIO_PIN_1,
    1cee:	81 e0       	ldi	r24, 0x01	; 1
    1cf0:	61 e0       	ldi	r22, 0x01	; 1
    1cf2:	40 e0       	ldi	r20, 0x00	; 0
    1cf4:	0e 94 61 08 	call	0x10c2	; 0x10c2 <DIO_uint8SetPinValue>
										DIO_PIN_LOW);
								DIO_uint8SetPortValue(DIO_PORT_C,
    1cf8:	80 91 78 00 	lds	r24, 0x0078
    1cfc:	88 2f       	mov	r24, r24
    1cfe:	90 e0       	ldi	r25, 0x00	; 0
    1d00:	fc 01       	movw	r30, r24
    1d02:	e8 59       	subi	r30, 0x98	; 152
    1d04:	ff 4f       	sbci	r31, 0xFF	; 255
    1d06:	90 81       	ld	r25, Z
    1d08:	82 e0       	ldi	r24, 0x02	; 2
    1d0a:	69 2f       	mov	r22, r25
    1d0c:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_uint8SetPortValue>
    1d10:	80 e0       	ldi	r24, 0x00	; 0
    1d12:	90 e0       	ldi	r25, 0x00	; 0
    1d14:	a0 ea       	ldi	r26, 0xA0	; 160
    1d16:	b0 e4       	ldi	r27, 0x40	; 64
    1d18:	8f a3       	std	Y+39, r24	; 0x27
    1d1a:	98 a7       	std	Y+40, r25	; 0x28
    1d1c:	a9 a7       	std	Y+41, r26	; 0x29
    1d1e:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1d20:	6f a1       	ldd	r22, Y+39	; 0x27
    1d22:	78 a5       	ldd	r23, Y+40	; 0x28
    1d24:	89 a5       	ldd	r24, Y+41	; 0x29
    1d26:	9a a5       	ldd	r25, Y+42	; 0x2a
    1d28:	20 e0       	ldi	r18, 0x00	; 0
    1d2a:	30 e0       	ldi	r19, 0x00	; 0
    1d2c:	4a ef       	ldi	r20, 0xFA	; 250
    1d2e:	54 e4       	ldi	r21, 0x44	; 68
    1d30:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1d34:	dc 01       	movw	r26, r24
    1d36:	cb 01       	movw	r24, r22
    1d38:	8b a3       	std	Y+35, r24	; 0x23
    1d3a:	9c a3       	std	Y+36, r25	; 0x24
    1d3c:	ad a3       	std	Y+37, r26	; 0x25
    1d3e:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1d40:	6b a1       	ldd	r22, Y+35	; 0x23
    1d42:	7c a1       	ldd	r23, Y+36	; 0x24
    1d44:	8d a1       	ldd	r24, Y+37	; 0x25
    1d46:	9e a1       	ldd	r25, Y+38	; 0x26
    1d48:	20 e0       	ldi	r18, 0x00	; 0
    1d4a:	30 e0       	ldi	r19, 0x00	; 0
    1d4c:	40 e8       	ldi	r20, 0x80	; 128
    1d4e:	5f e3       	ldi	r21, 0x3F	; 63
    1d50:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1d54:	88 23       	and	r24, r24
    1d56:	2c f4       	brge	.+10     	; 0x1d62 <main+0x282>
		__ticks = 1;
    1d58:	81 e0       	ldi	r24, 0x01	; 1
    1d5a:	90 e0       	ldi	r25, 0x00	; 0
    1d5c:	9a a3       	std	Y+34, r25	; 0x22
    1d5e:	89 a3       	std	Y+33, r24	; 0x21
    1d60:	3f c0       	rjmp	.+126    	; 0x1de0 <main+0x300>
	else if (__tmp > 65535)
    1d62:	6b a1       	ldd	r22, Y+35	; 0x23
    1d64:	7c a1       	ldd	r23, Y+36	; 0x24
    1d66:	8d a1       	ldd	r24, Y+37	; 0x25
    1d68:	9e a1       	ldd	r25, Y+38	; 0x26
    1d6a:	20 e0       	ldi	r18, 0x00	; 0
    1d6c:	3f ef       	ldi	r19, 0xFF	; 255
    1d6e:	4f e7       	ldi	r20, 0x7F	; 127
    1d70:	57 e4       	ldi	r21, 0x47	; 71
    1d72:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1d76:	18 16       	cp	r1, r24
    1d78:	4c f5       	brge	.+82     	; 0x1dcc <main+0x2ec>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1d7a:	6f a1       	ldd	r22, Y+39	; 0x27
    1d7c:	78 a5       	ldd	r23, Y+40	; 0x28
    1d7e:	89 a5       	ldd	r24, Y+41	; 0x29
    1d80:	9a a5       	ldd	r25, Y+42	; 0x2a
    1d82:	20 e0       	ldi	r18, 0x00	; 0
    1d84:	30 e0       	ldi	r19, 0x00	; 0
    1d86:	40 e2       	ldi	r20, 0x20	; 32
    1d88:	51 e4       	ldi	r21, 0x41	; 65
    1d8a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1d8e:	dc 01       	movw	r26, r24
    1d90:	cb 01       	movw	r24, r22
    1d92:	bc 01       	movw	r22, r24
    1d94:	cd 01       	movw	r24, r26
    1d96:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d9a:	dc 01       	movw	r26, r24
    1d9c:	cb 01       	movw	r24, r22
    1d9e:	9a a3       	std	Y+34, r25	; 0x22
    1da0:	89 a3       	std	Y+33, r24	; 0x21
    1da2:	0f c0       	rjmp	.+30     	; 0x1dc2 <main+0x2e2>
    1da4:	88 ec       	ldi	r24, 0xC8	; 200
    1da6:	90 e0       	ldi	r25, 0x00	; 0
    1da8:	98 a3       	std	Y+32, r25	; 0x20
    1daa:	8f 8f       	std	Y+31, r24	; 0x1f
    1dac:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1dae:	98 a1       	ldd	r25, Y+32	; 0x20
    1db0:	01 97       	sbiw	r24, 0x01	; 1
    1db2:	f1 f7       	brne	.-4      	; 0x1db0 <main+0x2d0>
    1db4:	98 a3       	std	Y+32, r25	; 0x20
    1db6:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1db8:	89 a1       	ldd	r24, Y+33	; 0x21
    1dba:	9a a1       	ldd	r25, Y+34	; 0x22
    1dbc:	01 97       	sbiw	r24, 0x01	; 1
    1dbe:	9a a3       	std	Y+34, r25	; 0x22
    1dc0:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1dc2:	89 a1       	ldd	r24, Y+33	; 0x21
    1dc4:	9a a1       	ldd	r25, Y+34	; 0x22
    1dc6:	00 97       	sbiw	r24, 0x00	; 0
    1dc8:	69 f7       	brne	.-38     	; 0x1da4 <main+0x2c4>
    1dca:	14 c0       	rjmp	.+40     	; 0x1df4 <main+0x314>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1dcc:	6b a1       	ldd	r22, Y+35	; 0x23
    1dce:	7c a1       	ldd	r23, Y+36	; 0x24
    1dd0:	8d a1       	ldd	r24, Y+37	; 0x25
    1dd2:	9e a1       	ldd	r25, Y+38	; 0x26
    1dd4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1dd8:	dc 01       	movw	r26, r24
    1dda:	cb 01       	movw	r24, r22
    1ddc:	9a a3       	std	Y+34, r25	; 0x22
    1dde:	89 a3       	std	Y+33, r24	; 0x21
    1de0:	89 a1       	ldd	r24, Y+33	; 0x21
    1de2:	9a a1       	ldd	r25, Y+34	; 0x22
    1de4:	9e 8f       	std	Y+30, r25	; 0x1e
    1de6:	8d 8f       	std	Y+29, r24	; 0x1d
    1de8:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1dea:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1dec:	01 97       	sbiw	r24, 0x01	; 1
    1dee:	f1 f7       	brne	.-4      	; 0x1dec <main+0x30c>
    1df0:	9e 8f       	std	Y+30, r25	; 0x1e
    1df2:	8d 8f       	std	Y+29, r24	; 0x1d
										sevenSeg[sec_tens]);
								_delay_ms(5);

								//Enable min_ones
								DIO_uint8SetPinValue(DIO_PORT_B, DIO_PIN_0,
    1df4:	81 e0       	ldi	r24, 0x01	; 1
    1df6:	60 e0       	ldi	r22, 0x00	; 0
    1df8:	40 e0       	ldi	r20, 0x00	; 0
    1dfa:	0e 94 61 08 	call	0x10c2	; 0x10c2 <DIO_uint8SetPinValue>
										DIO_PIN_LOW);
								DIO_uint8SetPinValue(DIO_PORT_B, DIO_PIN_1,
    1dfe:	81 e0       	ldi	r24, 0x01	; 1
    1e00:	61 e0       	ldi	r22, 0x01	; 1
    1e02:	41 e0       	ldi	r20, 0x01	; 1
    1e04:	0e 94 61 08 	call	0x10c2	; 0x10c2 <DIO_uint8SetPinValue>
										DIO_PIN_HIGH);
								DIO_uint8SetPortValue(DIO_PORT_C,
    1e08:	80 91 7a 00 	lds	r24, 0x007A
    1e0c:	88 2f       	mov	r24, r24
    1e0e:	90 e0       	ldi	r25, 0x00	; 0
    1e10:	fc 01       	movw	r30, r24
    1e12:	e8 59       	subi	r30, 0x98	; 152
    1e14:	ff 4f       	sbci	r31, 0xFF	; 255
    1e16:	90 81       	ld	r25, Z
    1e18:	82 e0       	ldi	r24, 0x02	; 2
    1e1a:	69 2f       	mov	r22, r25
    1e1c:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_uint8SetPortValue>
    1e20:	80 e0       	ldi	r24, 0x00	; 0
    1e22:	90 e0       	ldi	r25, 0x00	; 0
    1e24:	a0 ea       	ldi	r26, 0xA0	; 160
    1e26:	b0 e4       	ldi	r27, 0x40	; 64
    1e28:	89 8f       	std	Y+25, r24	; 0x19
    1e2a:	9a 8f       	std	Y+26, r25	; 0x1a
    1e2c:	ab 8f       	std	Y+27, r26	; 0x1b
    1e2e:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1e30:	69 8d       	ldd	r22, Y+25	; 0x19
    1e32:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1e34:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1e36:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1e38:	20 e0       	ldi	r18, 0x00	; 0
    1e3a:	30 e0       	ldi	r19, 0x00	; 0
    1e3c:	4a ef       	ldi	r20, 0xFA	; 250
    1e3e:	54 e4       	ldi	r21, 0x44	; 68
    1e40:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1e44:	dc 01       	movw	r26, r24
    1e46:	cb 01       	movw	r24, r22
    1e48:	8d 8b       	std	Y+21, r24	; 0x15
    1e4a:	9e 8b       	std	Y+22, r25	; 0x16
    1e4c:	af 8b       	std	Y+23, r26	; 0x17
    1e4e:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1e50:	6d 89       	ldd	r22, Y+21	; 0x15
    1e52:	7e 89       	ldd	r23, Y+22	; 0x16
    1e54:	8f 89       	ldd	r24, Y+23	; 0x17
    1e56:	98 8d       	ldd	r25, Y+24	; 0x18
    1e58:	20 e0       	ldi	r18, 0x00	; 0
    1e5a:	30 e0       	ldi	r19, 0x00	; 0
    1e5c:	40 e8       	ldi	r20, 0x80	; 128
    1e5e:	5f e3       	ldi	r21, 0x3F	; 63
    1e60:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1e64:	88 23       	and	r24, r24
    1e66:	2c f4       	brge	.+10     	; 0x1e72 <main+0x392>
		__ticks = 1;
    1e68:	81 e0       	ldi	r24, 0x01	; 1
    1e6a:	90 e0       	ldi	r25, 0x00	; 0
    1e6c:	9c 8b       	std	Y+20, r25	; 0x14
    1e6e:	8b 8b       	std	Y+19, r24	; 0x13
    1e70:	3f c0       	rjmp	.+126    	; 0x1ef0 <main+0x410>
	else if (__tmp > 65535)
    1e72:	6d 89       	ldd	r22, Y+21	; 0x15
    1e74:	7e 89       	ldd	r23, Y+22	; 0x16
    1e76:	8f 89       	ldd	r24, Y+23	; 0x17
    1e78:	98 8d       	ldd	r25, Y+24	; 0x18
    1e7a:	20 e0       	ldi	r18, 0x00	; 0
    1e7c:	3f ef       	ldi	r19, 0xFF	; 255
    1e7e:	4f e7       	ldi	r20, 0x7F	; 127
    1e80:	57 e4       	ldi	r21, 0x47	; 71
    1e82:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1e86:	18 16       	cp	r1, r24
    1e88:	4c f5       	brge	.+82     	; 0x1edc <main+0x3fc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1e8a:	69 8d       	ldd	r22, Y+25	; 0x19
    1e8c:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1e8e:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1e90:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1e92:	20 e0       	ldi	r18, 0x00	; 0
    1e94:	30 e0       	ldi	r19, 0x00	; 0
    1e96:	40 e2       	ldi	r20, 0x20	; 32
    1e98:	51 e4       	ldi	r21, 0x41	; 65
    1e9a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1e9e:	dc 01       	movw	r26, r24
    1ea0:	cb 01       	movw	r24, r22
    1ea2:	bc 01       	movw	r22, r24
    1ea4:	cd 01       	movw	r24, r26
    1ea6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1eaa:	dc 01       	movw	r26, r24
    1eac:	cb 01       	movw	r24, r22
    1eae:	9c 8b       	std	Y+20, r25	; 0x14
    1eb0:	8b 8b       	std	Y+19, r24	; 0x13
    1eb2:	0f c0       	rjmp	.+30     	; 0x1ed2 <main+0x3f2>
    1eb4:	88 ec       	ldi	r24, 0xC8	; 200
    1eb6:	90 e0       	ldi	r25, 0x00	; 0
    1eb8:	9a 8b       	std	Y+18, r25	; 0x12
    1eba:	89 8b       	std	Y+17, r24	; 0x11
    1ebc:	89 89       	ldd	r24, Y+17	; 0x11
    1ebe:	9a 89       	ldd	r25, Y+18	; 0x12
    1ec0:	01 97       	sbiw	r24, 0x01	; 1
    1ec2:	f1 f7       	brne	.-4      	; 0x1ec0 <main+0x3e0>
    1ec4:	9a 8b       	std	Y+18, r25	; 0x12
    1ec6:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1ec8:	8b 89       	ldd	r24, Y+19	; 0x13
    1eca:	9c 89       	ldd	r25, Y+20	; 0x14
    1ecc:	01 97       	sbiw	r24, 0x01	; 1
    1ece:	9c 8b       	std	Y+20, r25	; 0x14
    1ed0:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1ed2:	8b 89       	ldd	r24, Y+19	; 0x13
    1ed4:	9c 89       	ldd	r25, Y+20	; 0x14
    1ed6:	00 97       	sbiw	r24, 0x00	; 0
    1ed8:	69 f7       	brne	.-38     	; 0x1eb4 <main+0x3d4>
    1eda:	14 c0       	rjmp	.+40     	; 0x1f04 <main+0x424>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1edc:	6d 89       	ldd	r22, Y+21	; 0x15
    1ede:	7e 89       	ldd	r23, Y+22	; 0x16
    1ee0:	8f 89       	ldd	r24, Y+23	; 0x17
    1ee2:	98 8d       	ldd	r25, Y+24	; 0x18
    1ee4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1ee8:	dc 01       	movw	r26, r24
    1eea:	cb 01       	movw	r24, r22
    1eec:	9c 8b       	std	Y+20, r25	; 0x14
    1eee:	8b 8b       	std	Y+19, r24	; 0x13
    1ef0:	8b 89       	ldd	r24, Y+19	; 0x13
    1ef2:	9c 89       	ldd	r25, Y+20	; 0x14
    1ef4:	98 8b       	std	Y+16, r25	; 0x10
    1ef6:	8f 87       	std	Y+15, r24	; 0x0f
    1ef8:	8f 85       	ldd	r24, Y+15	; 0x0f
    1efa:	98 89       	ldd	r25, Y+16	; 0x10
    1efc:	01 97       	sbiw	r24, 0x01	; 1
    1efe:	f1 f7       	brne	.-4      	; 0x1efc <main+0x41c>
    1f00:	98 8b       	std	Y+16, r25	; 0x10
    1f02:	8f 87       	std	Y+15, r24	; 0x0f
										sevenSeg[min_ones]);
								_delay_ms(5);

								//Enable min_tens
								DIO_uint8SetPinValue(DIO_PORT_B, DIO_PIN_0,
    1f04:	81 e0       	ldi	r24, 0x01	; 1
    1f06:	60 e0       	ldi	r22, 0x00	; 0
    1f08:	41 e0       	ldi	r20, 0x01	; 1
    1f0a:	0e 94 61 08 	call	0x10c2	; 0x10c2 <DIO_uint8SetPinValue>
										DIO_PIN_HIGH);
								DIO_uint8SetPinValue(DIO_PORT_B, DIO_PIN_1,
    1f0e:	81 e0       	ldi	r24, 0x01	; 1
    1f10:	61 e0       	ldi	r22, 0x01	; 1
    1f12:	41 e0       	ldi	r20, 0x01	; 1
    1f14:	0e 94 61 08 	call	0x10c2	; 0x10c2 <DIO_uint8SetPinValue>
										DIO_PIN_HIGH);
								DIO_uint8SetPortValue(DIO_PORT_C,
    1f18:	80 91 7c 00 	lds	r24, 0x007C
    1f1c:	88 2f       	mov	r24, r24
    1f1e:	90 e0       	ldi	r25, 0x00	; 0
    1f20:	fc 01       	movw	r30, r24
    1f22:	e8 59       	subi	r30, 0x98	; 152
    1f24:	ff 4f       	sbci	r31, 0xFF	; 255
    1f26:	90 81       	ld	r25, Z
    1f28:	82 e0       	ldi	r24, 0x02	; 2
    1f2a:	69 2f       	mov	r22, r25
    1f2c:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_uint8SetPortValue>
    1f30:	80 e0       	ldi	r24, 0x00	; 0
    1f32:	90 e0       	ldi	r25, 0x00	; 0
    1f34:	a0 ea       	ldi	r26, 0xA0	; 160
    1f36:	b0 e4       	ldi	r27, 0x40	; 64
    1f38:	8b 87       	std	Y+11, r24	; 0x0b
    1f3a:	9c 87       	std	Y+12, r25	; 0x0c
    1f3c:	ad 87       	std	Y+13, r26	; 0x0d
    1f3e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1f40:	6b 85       	ldd	r22, Y+11	; 0x0b
    1f42:	7c 85       	ldd	r23, Y+12	; 0x0c
    1f44:	8d 85       	ldd	r24, Y+13	; 0x0d
    1f46:	9e 85       	ldd	r25, Y+14	; 0x0e
    1f48:	20 e0       	ldi	r18, 0x00	; 0
    1f4a:	30 e0       	ldi	r19, 0x00	; 0
    1f4c:	4a ef       	ldi	r20, 0xFA	; 250
    1f4e:	54 e4       	ldi	r21, 0x44	; 68
    1f50:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1f54:	dc 01       	movw	r26, r24
    1f56:	cb 01       	movw	r24, r22
    1f58:	8f 83       	std	Y+7, r24	; 0x07
    1f5a:	98 87       	std	Y+8, r25	; 0x08
    1f5c:	a9 87       	std	Y+9, r26	; 0x09
    1f5e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1f60:	6f 81       	ldd	r22, Y+7	; 0x07
    1f62:	78 85       	ldd	r23, Y+8	; 0x08
    1f64:	89 85       	ldd	r24, Y+9	; 0x09
    1f66:	9a 85       	ldd	r25, Y+10	; 0x0a
    1f68:	20 e0       	ldi	r18, 0x00	; 0
    1f6a:	30 e0       	ldi	r19, 0x00	; 0
    1f6c:	40 e8       	ldi	r20, 0x80	; 128
    1f6e:	5f e3       	ldi	r21, 0x3F	; 63
    1f70:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1f74:	88 23       	and	r24, r24
    1f76:	2c f4       	brge	.+10     	; 0x1f82 <main+0x4a2>
		__ticks = 1;
    1f78:	81 e0       	ldi	r24, 0x01	; 1
    1f7a:	90 e0       	ldi	r25, 0x00	; 0
    1f7c:	9e 83       	std	Y+6, r25	; 0x06
    1f7e:	8d 83       	std	Y+5, r24	; 0x05
    1f80:	3f c0       	rjmp	.+126    	; 0x2000 <main+0x520>
	else if (__tmp > 65535)
    1f82:	6f 81       	ldd	r22, Y+7	; 0x07
    1f84:	78 85       	ldd	r23, Y+8	; 0x08
    1f86:	89 85       	ldd	r24, Y+9	; 0x09
    1f88:	9a 85       	ldd	r25, Y+10	; 0x0a
    1f8a:	20 e0       	ldi	r18, 0x00	; 0
    1f8c:	3f ef       	ldi	r19, 0xFF	; 255
    1f8e:	4f e7       	ldi	r20, 0x7F	; 127
    1f90:	57 e4       	ldi	r21, 0x47	; 71
    1f92:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1f96:	18 16       	cp	r1, r24
    1f98:	4c f5       	brge	.+82     	; 0x1fec <main+0x50c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1f9a:	6b 85       	ldd	r22, Y+11	; 0x0b
    1f9c:	7c 85       	ldd	r23, Y+12	; 0x0c
    1f9e:	8d 85       	ldd	r24, Y+13	; 0x0d
    1fa0:	9e 85       	ldd	r25, Y+14	; 0x0e
    1fa2:	20 e0       	ldi	r18, 0x00	; 0
    1fa4:	30 e0       	ldi	r19, 0x00	; 0
    1fa6:	40 e2       	ldi	r20, 0x20	; 32
    1fa8:	51 e4       	ldi	r21, 0x41	; 65
    1faa:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1fae:	dc 01       	movw	r26, r24
    1fb0:	cb 01       	movw	r24, r22
    1fb2:	bc 01       	movw	r22, r24
    1fb4:	cd 01       	movw	r24, r26
    1fb6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1fba:	dc 01       	movw	r26, r24
    1fbc:	cb 01       	movw	r24, r22
    1fbe:	9e 83       	std	Y+6, r25	; 0x06
    1fc0:	8d 83       	std	Y+5, r24	; 0x05
    1fc2:	0f c0       	rjmp	.+30     	; 0x1fe2 <main+0x502>
    1fc4:	88 ec       	ldi	r24, 0xC8	; 200
    1fc6:	90 e0       	ldi	r25, 0x00	; 0
    1fc8:	9c 83       	std	Y+4, r25	; 0x04
    1fca:	8b 83       	std	Y+3, r24	; 0x03
    1fcc:	8b 81       	ldd	r24, Y+3	; 0x03
    1fce:	9c 81       	ldd	r25, Y+4	; 0x04
    1fd0:	01 97       	sbiw	r24, 0x01	; 1
    1fd2:	f1 f7       	brne	.-4      	; 0x1fd0 <main+0x4f0>
    1fd4:	9c 83       	std	Y+4, r25	; 0x04
    1fd6:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1fd8:	8d 81       	ldd	r24, Y+5	; 0x05
    1fda:	9e 81       	ldd	r25, Y+6	; 0x06
    1fdc:	01 97       	sbiw	r24, 0x01	; 1
    1fde:	9e 83       	std	Y+6, r25	; 0x06
    1fe0:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1fe2:	8d 81       	ldd	r24, Y+5	; 0x05
    1fe4:	9e 81       	ldd	r25, Y+6	; 0x06
    1fe6:	00 97       	sbiw	r24, 0x00	; 0
    1fe8:	69 f7       	brne	.-38     	; 0x1fc4 <main+0x4e4>
    1fea:	14 c0       	rjmp	.+40     	; 0x2014 <main+0x534>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1fec:	6f 81       	ldd	r22, Y+7	; 0x07
    1fee:	78 85       	ldd	r23, Y+8	; 0x08
    1ff0:	89 85       	ldd	r24, Y+9	; 0x09
    1ff2:	9a 85       	ldd	r25, Y+10	; 0x0a
    1ff4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1ff8:	dc 01       	movw	r26, r24
    1ffa:	cb 01       	movw	r24, r22
    1ffc:	9e 83       	std	Y+6, r25	; 0x06
    1ffe:	8d 83       	std	Y+5, r24	; 0x05
    2000:	8d 81       	ldd	r24, Y+5	; 0x05
    2002:	9e 81       	ldd	r25, Y+6	; 0x06
    2004:	9a 83       	std	Y+2, r25	; 0x02
    2006:	89 83       	std	Y+1, r24	; 0x01
    2008:	89 81       	ldd	r24, Y+1	; 0x01
    200a:	9a 81       	ldd	r25, Y+2	; 0x02
    200c:	01 97       	sbiw	r24, 0x01	; 1
    200e:	f1 f7       	brne	.-4      	; 0x200c <main+0x52c>
    2010:	9a 83       	std	Y+2, r25	; 0x02
    2012:	89 83       	std	Y+1, r24	; 0x01
										sevenSeg[min_tens]);
								_delay_ms(5);

								if (READ_BIT(PIND,1) == 0)
    2014:	e0 e3       	ldi	r30, 0x30	; 48
    2016:	f0 e0       	ldi	r31, 0x00	; 0
    2018:	80 81       	ld	r24, Z
    201a:	88 2f       	mov	r24, r24
    201c:	90 e0       	ldi	r25, 0x00	; 0
    201e:	82 70       	andi	r24, 0x02	; 2
    2020:	90 70       	andi	r25, 0x00	; 0
    2022:	00 97       	sbiw	r24, 0x00	; 0
    2024:	61 f4       	brne	.+24     	; 0x203e <main+0x55e>
								{
									delay = 0, sec_ones = 0, sec_tens = 0, min_ones =
    2026:	10 92 7b 00 	sts	0x007B, r1
    202a:	10 92 79 00 	sts	0x0079, r1
    202e:	10 92 78 00 	sts	0x0078, r1
    2032:	10 92 7a 00 	sts	0x007A, r1
    2036:	10 92 7c 00 	sts	0x007C, r1
											0, min_tens = 0;
									StopFunc();
    203a:	0e 94 ea 0a 	call	0x15d4	; 0x15d4 <StopFunc>
					for (sec_tens = 0; sec_tens < 6; sec_tens++)
					{
						for (sec_ones = 0; sec_ones < 10; sec_ones++)
						{
							TOGGLE_BIT(PORTA, sec_ones);
							for (delay = 0; delay < 50; delay++)
    203e:	80 91 7b 00 	lds	r24, 0x007B
    2042:	8f 5f       	subi	r24, 0xFF	; 255
    2044:	80 93 7b 00 	sts	0x007B, r24
    2048:	80 91 7b 00 	lds	r24, 0x007B
    204c:	82 33       	cpi	r24, 0x32	; 50
    204e:	08 f4       	brcc	.+2      	; 0x2052 <main+0x572>
    2050:	c1 cd       	rjmp	.-1150   	; 0x1bd4 <main+0xf4>
			{
				for (min_ones = 0; min_ones < 10; min_ones++)
				{
					for (sec_tens = 0; sec_tens < 6; sec_tens++)
					{
						for (sec_ones = 0; sec_ones < 10; sec_ones++)
    2052:	80 91 79 00 	lds	r24, 0x0079
    2056:	8f 5f       	subi	r24, 0xFF	; 255
    2058:	80 93 79 00 	sts	0x0079, r24
    205c:	80 91 79 00 	lds	r24, 0x0079
    2060:	8a 30       	cpi	r24, 0x0A	; 10
    2062:	08 f4       	brcc	.+2      	; 0x2066 <main+0x586>
    2064:	a0 cd       	rjmp	.-1216   	; 0x1ba6 <main+0xc6>
		{
			for (min_tens = 0; min_tens < 6; min_tens++)
			{
				for (min_ones = 0; min_ones < 10; min_ones++)
				{
					for (sec_tens = 0; sec_tens < 6; sec_tens++)
    2066:	80 91 78 00 	lds	r24, 0x0078
    206a:	8f 5f       	subi	r24, 0xFF	; 255
    206c:	80 93 78 00 	sts	0x0078, r24
    2070:	80 91 78 00 	lds	r24, 0x0078
    2074:	86 30       	cpi	r24, 0x06	; 6
    2076:	08 f4       	brcc	.+2      	; 0x207a <main+0x59a>
    2078:	93 cd       	rjmp	.-1242   	; 0x1ba0 <main+0xc0>
	{
		if (READ_BIT(PIND,0) == 0)
		{
			for (min_tens = 0; min_tens < 6; min_tens++)
			{
				for (min_ones = 0; min_ones < 10; min_ones++)
    207a:	80 91 7a 00 	lds	r24, 0x007A
    207e:	8f 5f       	subi	r24, 0xFF	; 255
    2080:	80 93 7a 00 	sts	0x007A, r24
    2084:	80 91 7a 00 	lds	r24, 0x007A
    2088:	8a 30       	cpi	r24, 0x0A	; 10
    208a:	08 f4       	brcc	.+2      	; 0x208e <main+0x5ae>
    208c:	86 cd       	rjmp	.-1268   	; 0x1b9a <main+0xba>

	while (1)
	{
		if (READ_BIT(PIND,0) == 0)
		{
			for (min_tens = 0; min_tens < 6; min_tens++)
    208e:	80 91 7c 00 	lds	r24, 0x007C
    2092:	8f 5f       	subi	r24, 0xFF	; 255
    2094:	80 93 7c 00 	sts	0x007C, r24
    2098:	80 91 7c 00 	lds	r24, 0x007C
    209c:	86 30       	cpi	r24, 0x06	; 6
    209e:	08 f4       	brcc	.+2      	; 0x20a2 <main+0x5c2>
    20a0:	79 cd       	rjmp	.-1294   	; 0x1b94 <main+0xb4>
    20a2:	6c cd       	rjmp	.-1320   	; 0x1b7c <main+0x9c>

000020a4 <__prologue_saves__>:
    20a4:	2f 92       	push	r2
    20a6:	3f 92       	push	r3
    20a8:	4f 92       	push	r4
    20aa:	5f 92       	push	r5
    20ac:	6f 92       	push	r6
    20ae:	7f 92       	push	r7
    20b0:	8f 92       	push	r8
    20b2:	9f 92       	push	r9
    20b4:	af 92       	push	r10
    20b6:	bf 92       	push	r11
    20b8:	cf 92       	push	r12
    20ba:	df 92       	push	r13
    20bc:	ef 92       	push	r14
    20be:	ff 92       	push	r15
    20c0:	0f 93       	push	r16
    20c2:	1f 93       	push	r17
    20c4:	cf 93       	push	r28
    20c6:	df 93       	push	r29
    20c8:	cd b7       	in	r28, 0x3d	; 61
    20ca:	de b7       	in	r29, 0x3e	; 62
    20cc:	ca 1b       	sub	r28, r26
    20ce:	db 0b       	sbc	r29, r27
    20d0:	0f b6       	in	r0, 0x3f	; 63
    20d2:	f8 94       	cli
    20d4:	de bf       	out	0x3e, r29	; 62
    20d6:	0f be       	out	0x3f, r0	; 63
    20d8:	cd bf       	out	0x3d, r28	; 61
    20da:	09 94       	ijmp

000020dc <__epilogue_restores__>:
    20dc:	2a 88       	ldd	r2, Y+18	; 0x12
    20de:	39 88       	ldd	r3, Y+17	; 0x11
    20e0:	48 88       	ldd	r4, Y+16	; 0x10
    20e2:	5f 84       	ldd	r5, Y+15	; 0x0f
    20e4:	6e 84       	ldd	r6, Y+14	; 0x0e
    20e6:	7d 84       	ldd	r7, Y+13	; 0x0d
    20e8:	8c 84       	ldd	r8, Y+12	; 0x0c
    20ea:	9b 84       	ldd	r9, Y+11	; 0x0b
    20ec:	aa 84       	ldd	r10, Y+10	; 0x0a
    20ee:	b9 84       	ldd	r11, Y+9	; 0x09
    20f0:	c8 84       	ldd	r12, Y+8	; 0x08
    20f2:	df 80       	ldd	r13, Y+7	; 0x07
    20f4:	ee 80       	ldd	r14, Y+6	; 0x06
    20f6:	fd 80       	ldd	r15, Y+5	; 0x05
    20f8:	0c 81       	ldd	r16, Y+4	; 0x04
    20fa:	1b 81       	ldd	r17, Y+3	; 0x03
    20fc:	aa 81       	ldd	r26, Y+2	; 0x02
    20fe:	b9 81       	ldd	r27, Y+1	; 0x01
    2100:	ce 0f       	add	r28, r30
    2102:	d1 1d       	adc	r29, r1
    2104:	0f b6       	in	r0, 0x3f	; 63
    2106:	f8 94       	cli
    2108:	de bf       	out	0x3e, r29	; 62
    210a:	0f be       	out	0x3f, r0	; 63
    210c:	cd bf       	out	0x3d, r28	; 61
    210e:	ed 01       	movw	r28, r26
    2110:	08 95       	ret

00002112 <_exit>:
    2112:	f8 94       	cli

00002114 <__stop_program>:
    2114:	ff cf       	rjmp	.-2      	; 0x2114 <__stop_program>
