{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 25 20:42:01 2015 " "Info: Processing started: Wed Mar 25 20:42:01 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DDS_top -c DDS_top " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DDS_top -c DDS_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "DDS_top EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"DDS_top\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "f:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "f:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "f:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "10 19 " "Warning: No exact pin location assignment(s) for 10 pins of 19 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sin_data\[0\] " "Info: Pin sin_data\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp2/quartus/bin/pin_planner.ppl" { sin_data[0] } } } { "DDS_top.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/DDS_top.vhd" 30 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sin_data[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sin_data\[1\] " "Info: Pin sin_data\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp2/quartus/bin/pin_planner.ppl" { sin_data[1] } } } { "DDS_top.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/DDS_top.vhd" 30 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sin_data[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sin_data\[2\] " "Info: Pin sin_data\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp2/quartus/bin/pin_planner.ppl" { sin_data[2] } } } { "DDS_top.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/DDS_top.vhd" 30 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sin_data[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sin_data\[3\] " "Info: Pin sin_data\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp2/quartus/bin/pin_planner.ppl" { sin_data[3] } } } { "DDS_top.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/DDS_top.vhd" 30 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sin_data[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sin_data\[4\] " "Info: Pin sin_data\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp2/quartus/bin/pin_planner.ppl" { sin_data[4] } } } { "DDS_top.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/DDS_top.vhd" 30 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sin_data[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sin_data\[5\] " "Info: Pin sin_data\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp2/quartus/bin/pin_planner.ppl" { sin_data[5] } } } { "DDS_top.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/DDS_top.vhd" 30 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sin_data[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sin_data\[6\] " "Info: Pin sin_data\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp2/quartus/bin/pin_planner.ppl" { sin_data[6] } } } { "DDS_top.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/DDS_top.vhd" 30 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sin_data[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sin_data\[7\] " "Info: Pin sin_data\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp2/quartus/bin/pin_planner.ppl" { sin_data[7] } } } { "DDS_top.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/DDS_top.vhd" 30 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sin_data[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sin_data\[8\] " "Info: Pin sin_data\[8\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp2/quartus/bin/pin_planner.ppl" { sin_data[8] } } } { "DDS_top.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/DDS_top.vhd" 30 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sin_data[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sin_data\[9\] " "Info: Pin sin_data\[9\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp2/quartus/bin/pin_planner.ppl" { sin_data[9] } } } { "DDS_top.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/DDS_top.vhd" 30 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sin_data[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TLC5615:TLC5615_1\|SCLK_REG " "Info: Destination node TLC5615:TLC5615_1\|SCLK_REG" {  } { { "TLC615.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/TLC615.vhd" 41 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TLC5615:TLC5615_1|SCLK_REG } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key:key_3\|key_out " "Info: Destination node key:key_3\|key_out" {  } { { "key.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/key.vhd" 23 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key:key_3|key_out } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key:key_1\|key_out " "Info: Destination node key:key_1\|key_out" {  } { { "key.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/key.vhd" 23 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key:key_1|key_out } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key:key_4\|key_out " "Info: Destination node key:key_4\|key_out" {  } { { "key.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/key.vhd" 23 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key:key_4|key_out } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key:key_2\|key_out " "Info: Destination node key:key_2\|key_out" {  } { { "key.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/key.vhd" 23 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key:key_2|key_out } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp2/quartus/bin/pin_planner.ppl" { clk } } } { "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "DDS_top.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/DDS_top.vhd" 21 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "key:key_2\|key_out  " "Info: Automatically promoted node key:key_2\|key_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key_coding:key_coding_1\|f_control_temp\[2\]~127 " "Info: Destination node key_coding:key_coding_1\|f_control_temp\[2\]~127" {  } { { "key_coding.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/key_coding.vhd" 65 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_coding:key_coding_1|f_control_temp[2]~127 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key:key_2\|Selector0~2 " "Info: Destination node key:key_2\|Selector0~2" {  } { { "key.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/key.vhd" 33 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key:key_2|Selector0~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "key.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/key.vhd" 23 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key:key_2|key_out } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TLC5615:TLC5615_1\|SCLK_REG  " "Info: Automatically promoted node TLC5615:TLC5615_1\|SCLK_REG " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TLC5615:TLC5615_1\|SCLK_REG~0 " "Info: Destination node TLC5615:TLC5615_1\|SCLK_REG~0" {  } { { "TLC615.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/TLC615.vhd" 41 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TLC5615:TLC5615_1|SCLK_REG~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sclk " "Info: Destination node sclk" {  } { { "f:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp2/quartus/bin/pin_planner.ppl" { sclk } } } { "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sclk" } } } } { "DDS_top.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/DDS_top.vhd" 23 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "TLC615.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/TLC615.vhd" 41 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TLC5615:TLC5615_1|SCLK_REG } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "key:key_4\|key_out  " "Info: Automatically promoted node key:key_4\|key_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key_coding:key_coding_1\|p_control_temp\[2\]~40 " "Info: Destination node key_coding:key_coding_1\|p_control_temp\[2\]~40" {  } { { "key_coding.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/key_coding.vhd" 99 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_coding:key_coding_1|p_control_temp[2]~40 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key:key_4\|Selector0~2 " "Info: Destination node key:key_4\|Selector0~2" {  } { { "key.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/key.vhd" 33 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key:key_4|Selector0~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "key.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/key.vhd" 23 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key:key_4|key_out } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "key:key_3\|key_out  " "Info: Automatically promoted node key:key_3\|key_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key_coding:key_coding_1\|a_control_temp\[3\]~16 " "Info: Destination node key_coding:key_coding_1\|a_control_temp\[3\]~16" {  } { { "key_coding.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/key_coding.vhd" 82 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_coding:key_coding_1|a_control_temp[3]~16 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key:key_3\|Selector0~2 " "Info: Destination node key:key_3\|Selector0~2" {  } { { "key.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/key.vhd" 33 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key:key_3|Selector0~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "key.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/key.vhd" 23 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key:key_3|key_out } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "key:key_1\|key_out  " "Info: Automatically promoted node key:key_1\|key_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key_coding:key_coding_1\|Add0~0 " "Info: Destination node key_coding:key_coding_1\|Add0~0" {  } { { "f:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_coding:key_coding_1|Add0~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key_coding:key_coding_1\|Add0~1 " "Info: Destination node key_coding:key_coding_1\|Add0~1" {  } { { "f:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_coding:key_coding_1|Add0~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key:key_1\|Selector0~2 " "Info: Destination node key:key_1\|Selector0~2" {  } { { "key.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/key.vhd" 33 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key:key_1|Selector0~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "key.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/key.vhd" 23 -1 0 } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key:key_1|key_out } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "10 unused 3.3V 0 10 0 " "Info: Number of I/O pins in group: 10 (unused VREF, 3.3V VCCIO, 0 input, 10 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 16 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 21 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  21 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 7 17 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "49.737 ns register register " "Info: Estimated most critical path is register to register delay of 49.737 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns key_coding:key_coding_1\|set_waveform_temp\[0\] 1 REG LAB_X21_Y8 22 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X21_Y8; Fanout = 22; REG Node = 'key_coding:key_coding_1\|set_waveform_temp\[0\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_coding:key_coding_1|set_waveform_temp[0] } "NODE_NAME" } } { "key_coding.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/key_coding.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.347 ns) + CELL(0.206 ns) 1.553 ns DDS:DDS_1\|Mux4~0 2 COMB LAB_X19_Y8 1 " "Info: 2: + IC(1.347 ns) + CELL(0.206 ns) = 1.553 ns; Loc. = LAB_X19_Y8; Fanout = 1; COMB Node = 'DDS:DDS_1\|Mux4~0'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { key_coding:key_coding_1|set_waveform_temp[0] DDS:DDS_1|Mux4~0 } "NODE_NAME" } } { "DDS.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/DDS.vhd" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 2.364 ns DDS:DDS_1\|Mux4~1 3 COMB LAB_X19_Y8 5 " "Info: 3: + IC(0.187 ns) + CELL(0.624 ns) = 2.364 ns; Loc. = LAB_X19_Y8; Fanout = 5; COMB Node = 'DDS:DDS_1\|Mux4~1'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { DDS:DDS_1|Mux4~0 DDS:DDS_1|Mux4~1 } "NODE_NAME" } } { "DDS.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/DDS.vhd" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.624 ns) 3.847 ns DDS:DDS_1\|lpm_mult:Mult0\|mult_gt01:auto_generated\|le3a\[6\] 4 COMB LAB_X21_Y8 2 " "Info: 4: + IC(0.859 ns) + CELL(0.624 ns) = 3.847 ns; Loc. = LAB_X21_Y8; Fanout = 2; COMB Node = 'DDS:DDS_1\|lpm_mult:Mult0\|mult_gt01:auto_generated\|le3a\[6\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { DDS:DDS_1|Mux4~1 DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|le3a[6] } "NODE_NAME" } } { "db/mult_gt01.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/mult_gt01.tdf" 40 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.621 ns) 5.719 ns DDS:DDS_1\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~9 5 COMB LAB_X18_Y8 2 " "Info: 5: + IC(1.251 ns) + CELL(0.621 ns) = 5.719 ns; Loc. = LAB_X18_Y8; Fanout = 2; COMB Node = 'DDS:DDS_1\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~9'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|le3a[6] DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.805 ns DDS:DDS_1\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~11 6 COMB LAB_X18_Y8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 5.805 ns; Loc. = LAB_X18_Y8; Fanout = 2; COMB Node = 'DDS:DDS_1\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~11'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~9 DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.891 ns DDS:DDS_1\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~13 7 COMB LAB_X18_Y8 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 5.891 ns; Loc. = LAB_X18_Y8; Fanout = 2; COMB Node = 'DDS:DDS_1\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~13'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~11 DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.977 ns DDS:DDS_1\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~15 8 COMB LAB_X18_Y8 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 5.977 ns; Loc. = LAB_X18_Y8; Fanout = 2; COMB Node = 'DDS:DDS_1\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~15'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~13 DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.063 ns DDS:DDS_1\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~17 9 COMB LAB_X18_Y8 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 6.063 ns; Loc. = LAB_X18_Y8; Fanout = 2; COMB Node = 'DDS:DDS_1\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~17'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~15 DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 6.569 ns DDS:DDS_1\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~18 10 COMB LAB_X18_Y8 2 " "Info: 10: + IC(0.000 ns) + CELL(0.506 ns) = 6.569 ns; Loc. = LAB_X18_Y8; Fanout = 2; COMB Node = 'DDS:DDS_1\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~18'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~17 DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.596 ns) 8.077 ns DDS:DDS_1\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_3~23 11 COMB LAB_X17_Y8 2 " "Info: 11: + IC(0.912 ns) + CELL(0.596 ns) = 8.077 ns; Loc. = LAB_X17_Y8; Fanout = 2; COMB Node = 'DDS:DDS_1\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_3~23'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~18 DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~23 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 8.583 ns DDS:DDS_1\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_3~24 12 COMB LAB_X17_Y8 4 " "Info: 12: + IC(0.000 ns) + CELL(0.506 ns) = 8.583 ns; Loc. = LAB_X17_Y8; Fanout = 4; COMB Node = 'DDS:DDS_1\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_3~24'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~23 DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~24 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.621 ns) 10.498 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_3_result_int\[2\]~3 13 COMB LAB_X17_Y9 2 " "Info: 13: + IC(1.294 ns) + CELL(0.621 ns) = 10.498 ns; Loc. = LAB_X17_Y9; Fanout = 2; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_3_result_int\[2\]~3'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.915 ns" { DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~24 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_3_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.584 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_3_result_int\[3\]~5 14 COMB LAB_X17_Y9 1 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 10.584 ns; Loc. = LAB_X17_Y9; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_3_result_int\[3\]~5'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_3_result_int[2]~3 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_3_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 11.090 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_3_result_int\[4\]~6 15 COMB LAB_X17_Y9 10 " "Info: 15: + IC(0.000 ns) + CELL(0.506 ns) = 11.090 ns; Loc. = LAB_X17_Y9; Fanout = 10; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_3_result_int\[4\]~6'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_3_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_3_result_int[4]~6 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.624 ns) 12.617 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[18\]~101 16 COMB LAB_X17_Y8 1 " "Info: 16: + IC(0.903 ns) + CELL(0.624 ns) = 12.617 ns; Loc. = LAB_X17_Y8; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[18\]~101'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_3_result_int[4]~6 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[18]~101 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 108 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.621 ns) 14.532 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_4_result_int\[4\]~7 17 COMB LAB_X17_Y9 1 " "Info: 17: + IC(1.294 ns) + CELL(0.621 ns) = 14.532 ns; Loc. = LAB_X17_Y9; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_4_result_int\[4\]~7'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.915 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[18]~101 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_4_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 15.038 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_4_result_int\[5\]~8 18 COMB LAB_X17_Y9 12 " "Info: 18: + IC(0.000 ns) + CELL(0.506 ns) = 15.038 ns; Loc. = LAB_X17_Y9; Fanout = 12; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_4_result_int\[5\]~8'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_4_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_4_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.330 ns) + CELL(0.206 ns) 16.574 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[22\]~245 19 COMB LAB_X18_Y7 3 " "Info: 19: + IC(1.330 ns) + CELL(0.206 ns) = 16.574 ns; Loc. = LAB_X18_Y7; Fanout = 3; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[22\]~245'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_4_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[22]~245 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 108 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 18.080 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_5_result_int\[3\]~5 20 COMB LAB_X17_Y7 1 " "Info: 20: + IC(0.885 ns) + CELL(0.621 ns) = 18.080 ns; Loc. = LAB_X17_Y7; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_5_result_int\[3\]~5'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[22]~245 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_5_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 18.166 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_5_result_int\[4\]~7 21 COMB LAB_X17_Y7 1 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 18.166 ns; Loc. = LAB_X17_Y7; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_5_result_int\[4\]~7'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_5_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_5_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 18.672 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_5_result_int\[5\]~8 22 COMB LAB_X17_Y7 12 " "Info: 22: + IC(0.000 ns) + CELL(0.506 ns) = 18.672 ns; Loc. = LAB_X17_Y7; Fanout = 12; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_5_result_int\[5\]~8'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_5_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_5_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 19.483 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[25\]~84 23 COMB LAB_X17_Y7 2 " "Info: 23: + IC(0.187 ns) + CELL(0.624 ns) = 19.483 ns; Loc. = LAB_X17_Y7; Fanout = 2; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[25\]~84'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_5_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[25]~84 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 108 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.621 ns) 21.354 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_6_result_int\[1\]~1 24 COMB LAB_X19_Y7 2 " "Info: 24: + IC(1.250 ns) + CELL(0.621 ns) = 21.354 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_6_result_int\[1\]~1'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.871 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[25]~84 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 21.440 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_6_result_int\[2\]~3 25 COMB LAB_X19_Y7 2 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 21.440 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_6_result_int\[2\]~3'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[1]~1 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 21.526 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_6_result_int\[3\]~5 26 COMB LAB_X19_Y7 1 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 21.526 ns; Loc. = LAB_X19_Y7; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_6_result_int\[3\]~5'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[2]~3 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 21.612 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_6_result_int\[4\]~7 27 COMB LAB_X19_Y7 1 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 21.612 ns; Loc. = LAB_X19_Y7; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_6_result_int\[4\]~7'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 22.118 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_6_result_int\[5\]~8 28 COMB LAB_X19_Y7 12 " "Info: 28: + IC(0.000 ns) + CELL(0.506 ns) = 22.118 ns; Loc. = LAB_X19_Y7; Fanout = 12; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_6_result_int\[5\]~8'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.206 ns) 23.236 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[32\]~247 29 COMB LAB_X18_Y7 3 " "Info: 29: + IC(0.912 ns) + CELL(0.206 ns) = 23.236 ns; Loc. = LAB_X18_Y7; Fanout = 3; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[32\]~247'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[32]~247 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 108 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 24.742 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_7_result_int\[3\]~5 30 COMB LAB_X19_Y7 1 " "Info: 30: + IC(0.885 ns) + CELL(0.621 ns) = 24.742 ns; Loc. = LAB_X19_Y7; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_7_result_int\[3\]~5'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[32]~247 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 24.828 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_7_result_int\[4\]~7 31 COMB LAB_X19_Y7 1 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 24.828 ns; Loc. = LAB_X19_Y7; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_7_result_int\[4\]~7'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 25.334 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_7_result_int\[5\]~8 32 COMB LAB_X19_Y7 12 " "Info: 32: + IC(0.000 ns) + CELL(0.506 ns) = 25.334 ns; Loc. = LAB_X19_Y7; Fanout = 12; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_7_result_int\[5\]~8'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.624 ns) 26.452 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[36\]~63 33 COMB LAB_X18_Y7 2 " "Info: 33: + IC(0.494 ns) + CELL(0.624 ns) = 26.452 ns; Loc. = LAB_X18_Y7; Fanout = 2; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[36\]~63'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[36]~63 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 108 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.621 ns) 28.324 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_8_result_int\[2\]~3 34 COMB LAB_X15_Y7 2 " "Info: 34: + IC(1.251 ns) + CELL(0.621 ns) = 28.324 ns; Loc. = LAB_X15_Y7; Fanout = 2; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_8_result_int\[2\]~3'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[36]~63 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 28.410 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_8_result_int\[3\]~5 35 COMB LAB_X15_Y7 1 " "Info: 35: + IC(0.000 ns) + CELL(0.086 ns) = 28.410 ns; Loc. = LAB_X15_Y7; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_8_result_int\[3\]~5'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[2]~3 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 28.496 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_8_result_int\[4\]~7 36 COMB LAB_X15_Y7 1 " "Info: 36: + IC(0.000 ns) + CELL(0.086 ns) = 28.496 ns; Loc. = LAB_X15_Y7; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_8_result_int\[4\]~7'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 29.002 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_8_result_int\[5\]~8 37 COMB LAB_X15_Y7 12 " "Info: 37: + IC(0.000 ns) + CELL(0.506 ns) = 29.002 ns; Loc. = LAB_X15_Y7; Fanout = 12; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_8_result_int\[5\]~8'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.278 ns) + CELL(0.206 ns) 30.486 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[42\]~249 38 COMB LAB_X18_Y7 3 " "Info: 38: + IC(1.278 ns) + CELL(0.206 ns) = 30.486 ns; Loc. = LAB_X18_Y7; Fanout = 3; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[42\]~249'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[42]~249 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 108 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.289 ns) + CELL(0.621 ns) 32.396 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_9_result_int\[3\]~5 39 COMB LAB_X14_Y7 1 " "Info: 39: + IC(1.289 ns) + CELL(0.621 ns) = 32.396 ns; Loc. = LAB_X14_Y7; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_9_result_int\[3\]~5'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.910 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[42]~249 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 32.482 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_9_result_int\[4\]~7 40 COMB LAB_X14_Y7 1 " "Info: 40: + IC(0.000 ns) + CELL(0.086 ns) = 32.482 ns; Loc. = LAB_X14_Y7; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_9_result_int\[4\]~7'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 32.988 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_9_result_int\[5\]~8 41 COMB LAB_X14_Y7 12 " "Info: 41: + IC(0.000 ns) + CELL(0.506 ns) = 32.988 ns; Loc. = LAB_X14_Y7; Fanout = 12; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_9_result_int\[5\]~8'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.185 ns) + CELL(0.366 ns) 34.539 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[48\]~240 42 COMB LAB_X18_Y7 1 " "Info: 42: + IC(1.185 ns) + CELL(0.366 ns) = 34.539 ns; Loc. = LAB_X18_Y7; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[48\]~240'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[48]~240 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 108 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.289 ns) + CELL(0.621 ns) 36.449 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_10_result_int\[4\]~7 43 COMB LAB_X14_Y7 1 " "Info: 43: + IC(1.289 ns) + CELL(0.621 ns) = 36.449 ns; Loc. = LAB_X14_Y7; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_10_result_int\[4\]~7'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.910 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[48]~240 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 36.955 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_10_result_int\[5\]~8 44 COMB LAB_X14_Y7 12 " "Info: 44: + IC(0.000 ns) + CELL(0.506 ns) = 36.955 ns; Loc. = LAB_X14_Y7; Fanout = 12; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_10_result_int\[5\]~8'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.527 ns) + CELL(0.624 ns) 38.106 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[51\]~33 45 COMB LAB_X13_Y7 2 " "Info: 45: + IC(0.527 ns) + CELL(0.624 ns) = 38.106 ns; Loc. = LAB_X13_Y7; Fanout = 2; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[51\]~33'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[51]~33 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 108 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.327 ns) + CELL(0.621 ns) 40.054 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_11_result_int\[2\]~3 46 COMB LAB_X13_Y6 2 " "Info: 46: + IC(1.327 ns) + CELL(0.621 ns) = 40.054 ns; Loc. = LAB_X13_Y6; Fanout = 2; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_11_result_int\[2\]~3'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.948 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[51]~33 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 40.140 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_11_result_int\[3\]~5 47 COMB LAB_X13_Y6 1 " "Info: 47: + IC(0.000 ns) + CELL(0.086 ns) = 40.140 ns; Loc. = LAB_X13_Y6; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_11_result_int\[3\]~5'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[2]~3 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 40.226 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_11_result_int\[4\]~7 48 COMB LAB_X13_Y6 1 " "Info: 48: + IC(0.000 ns) + CELL(0.086 ns) = 40.226 ns; Loc. = LAB_X13_Y6; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_11_result_int\[4\]~7'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 40.732 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_11_result_int\[5\]~8 49 COMB LAB_X13_Y6 12 " "Info: 49: + IC(0.000 ns) + CELL(0.506 ns) = 40.732 ns; Loc. = LAB_X13_Y6; Fanout = 12; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_11_result_int\[5\]~8'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.354 ns) + CELL(0.206 ns) 42.292 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[57\]~252 50 COMB LAB_X13_Y7 3 " "Info: 50: + IC(1.354 ns) + CELL(0.206 ns) = 42.292 ns; Loc. = LAB_X13_Y7; Fanout = 3; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[57\]~252'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[57]~252 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 108 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.327 ns) + CELL(0.621 ns) 44.240 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_12_result_int\[3\]~5 51 COMB LAB_X14_Y6 1 " "Info: 51: + IC(1.327 ns) + CELL(0.621 ns) = 44.240 ns; Loc. = LAB_X14_Y6; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_12_result_int\[3\]~5'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.948 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[57]~252 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_12_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 44.326 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_12_result_int\[4\]~7 52 COMB LAB_X14_Y6 1 " "Info: 52: + IC(0.000 ns) + CELL(0.086 ns) = 44.326 ns; Loc. = LAB_X14_Y6; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_12_result_int\[4\]~7'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_12_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_12_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 44.832 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_12_result_int\[5\]~8 53 COMB LAB_X14_Y6 10 " "Info: 53: + IC(0.000 ns) + CELL(0.506 ns) = 44.832 ns; Loc. = LAB_X14_Y6; Fanout = 10; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_12_result_int\[5\]~8'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_12_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_12_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.354 ns) + CELL(0.206 ns) 46.392 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[62\]~253 54 COMB LAB_X13_Y7 1 " "Info: 54: + IC(1.354 ns) + CELL(0.206 ns) = 46.392 ns; Loc. = LAB_X13_Y7; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[62\]~253'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_12_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[62]~253 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 108 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.327 ns) + CELL(0.621 ns) 48.340 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_13_result_int\[3\]~5 55 COMB LAB_X14_Y6 1 " "Info: 55: + IC(1.327 ns) + CELL(0.621 ns) = 48.340 ns; Loc. = LAB_X14_Y6; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_13_result_int\[3\]~5'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.948 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[62]~253 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_13_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 48.426 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_13_result_int\[4\]~7 56 COMB LAB_X14_Y6 1 " "Info: 56: + IC(0.000 ns) + CELL(0.086 ns) = 48.426 ns; Loc. = LAB_X14_Y6; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_13_result_int\[4\]~7'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_13_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_13_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 48.932 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_13_result_int\[5\]~8 57 COMB LAB_X14_Y6 2 " "Info: 57: + IC(0.000 ns) + CELL(0.506 ns) = 48.932 ns; Loc. = LAB_X14_Y6; Fanout = 2; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_13_result_int\[5\]~8'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_13_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_13_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.537 ns) 49.629 ns TLC5615:TLC5615_1\|DIN_REG\[0\]~4 58 COMB LAB_X14_Y6 1 " "Info: 58: + IC(0.160 ns) + CELL(0.537 ns) = 49.629 ns; Loc. = LAB_X14_Y6; Fanout = 1; COMB Node = 'TLC5615:TLC5615_1\|DIN_REG\[0\]~4'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.697 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_13_result_int[5]~8 TLC5615:TLC5615_1|DIN_REG[0]~4 } "NODE_NAME" } } { "TLC615.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/TLC615.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 49.737 ns TLC5615:TLC5615_1\|DIN_REG\[0\] 59 REG LAB_X14_Y6 1 " "Info: 59: + IC(0.000 ns) + CELL(0.108 ns) = 49.737 ns; Loc. = LAB_X14_Y6; Fanout = 1; REG Node = 'TLC5615:TLC5615_1\|DIN_REG\[0\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { TLC5615:TLC5615_1|DIN_REG[0]~4 TLC5615:TLC5615_1|DIN_REG[0] } "NODE_NAME" } } { "TLC615.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/TLC615.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "22.079 ns ( 44.39 % ) " "Info: Total cell delay = 22.079 ns ( 44.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "27.658 ns ( 55.61 % ) " "Info: Total interconnect delay = 27.658 ns ( 55.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "49.737 ns" { key_coding:key_coding_1|set_waveform_temp[0] DDS:DDS_1|Mux4~0 DDS:DDS_1|Mux4~1 DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|le3a[6] DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~9 DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~11 DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~13 DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~15 DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~17 DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~18 DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~23 DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~24 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_3_result_int[2]~3 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_3_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_3_result_int[4]~6 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[18]~101 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_4_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_4_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[22]~245 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_5_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_5_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_5_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[25]~84 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[1]~1 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[2]~3 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[32]~247 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[36]~63 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[2]~3 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[42]~249 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[48]~240 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[51]~33 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[2]~3 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[57]~252 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_12_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_12_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_12_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[62]~253 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_13_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_13_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_13_result_int[5]~8 TLC5615:TLC5615_1|DIN_REG[0]~4 TLC5615:TLC5615_1|DIN_REG[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_MAIN_TITLE" "8 " "Info: Fitter merged 8 physical RAM blocks that contain multiple logical RAM slices into a single location" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_TITLE" "" "Info: Following physical RAM blocks contain multiple logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_PHYSICAL_LOCATION" "M4K_X23_Y8 " "Info: Physical RAM block M4K_X23_Y8 contains the following logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:DDS_1\|sin:u5\|altsyncram:altsyncram_component\|altsyncram_hk71:auto_generated\|ram_block1a8 " "Info: RAM slice: DDS:DDS_1\|sin:u5\|altsyncram:altsyncram_component\|altsyncram_hk71:auto_generated\|ram_block1a8" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:DDS_1\|sin:u5\|altsyncram:altsyncram_component\|altsyncram_hk71:auto_generated\|ram_block1a9 " "Info: RAM slice: DDS:DDS_1\|sin:u5\|altsyncram:altsyncram_component\|altsyncram_hk71:auto_generated\|ram_block1a9" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:DDS_1\|squ:u7\|altsyncram:altsyncram_component\|altsyncram_d281:auto_generated\|ram_block1a9 " "Info: RAM slice: DDS:DDS_1\|squ:u7\|altsyncram:altsyncram_component\|altsyncram_d281:auto_generated\|ram_block1a9" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:DDS_1\|tri_rom:u6\|altsyncram:altsyncram_component\|altsyncram_3281:auto_generated\|ram_block1a9 " "Info: RAM slice: DDS:DDS_1\|tri_rom:u6\|altsyncram:altsyncram_component\|altsyncram_3281:auto_generated\|ram_block1a9" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1}  } {  } 2 0 "Physical RAM block %1!s! contains the following logical RAM slices" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_PHYSICAL_LOCATION" "M4K_X23_Y7 " "Info: Physical RAM block M4K_X23_Y7 contains the following logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:DDS_1\|sin:u5\|altsyncram:altsyncram_component\|altsyncram_hk71:auto_generated\|ram_block1a7 " "Info: RAM slice: DDS:DDS_1\|sin:u5\|altsyncram:altsyncram_component\|altsyncram_hk71:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:DDS_1\|squ:u7\|altsyncram:altsyncram_component\|altsyncram_d281:auto_generated\|ram_block1a8 " "Info: RAM slice: DDS:DDS_1\|squ:u7\|altsyncram:altsyncram_component\|altsyncram_d281:auto_generated\|ram_block1a8" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:DDS_1\|tri_rom:u6\|altsyncram:altsyncram_component\|altsyncram_3281:auto_generated\|ram_block1a7 " "Info: RAM slice: DDS:DDS_1\|tri_rom:u6\|altsyncram:altsyncram_component\|altsyncram_3281:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:DDS_1\|tri_rom:u6\|altsyncram:altsyncram_component\|altsyncram_3281:auto_generated\|ram_block1a8 " "Info: RAM slice: DDS:DDS_1\|tri_rom:u6\|altsyncram:altsyncram_component\|altsyncram_3281:auto_generated\|ram_block1a8" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1}  } {  } 2 0 "Physical RAM block %1!s! contains the following logical RAM slices" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_PHYSICAL_LOCATION" "M4K_X23_Y6 " "Info: Physical RAM block M4K_X23_Y6 contains the following logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:DDS_1\|sin:u5\|altsyncram:altsyncram_component\|altsyncram_hk71:auto_generated\|ram_block1a6 " "Info: RAM slice: DDS:DDS_1\|sin:u5\|altsyncram:altsyncram_component\|altsyncram_hk71:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:DDS_1\|squ:u7\|altsyncram:altsyncram_component\|altsyncram_d281:auto_generated\|ram_block1a6 " "Info: RAM slice: DDS:DDS_1\|squ:u7\|altsyncram:altsyncram_component\|altsyncram_d281:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:DDS_1\|squ:u7\|altsyncram:altsyncram_component\|altsyncram_d281:auto_generated\|ram_block1a7 " "Info: RAM slice: DDS:DDS_1\|squ:u7\|altsyncram:altsyncram_component\|altsyncram_d281:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:DDS_1\|tri_rom:u6\|altsyncram:altsyncram_component\|altsyncram_3281:auto_generated\|ram_block1a6 " "Info: RAM slice: DDS:DDS_1\|tri_rom:u6\|altsyncram:altsyncram_component\|altsyncram_3281:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1}  } {  } 2 0 "Physical RAM block %1!s! contains the following logical RAM slices" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_PHYSICAL_LOCATION" "M4K_X11_Y8 " "Info: Physical RAM block M4K_X11_Y8 contains the following logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:DDS_1\|sin:u5\|altsyncram:altsyncram_component\|altsyncram_hk71:auto_generated\|ram_block1a4 " "Info: RAM slice: DDS:DDS_1\|sin:u5\|altsyncram:altsyncram_component\|altsyncram_hk71:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:DDS_1\|sin:u5\|altsyncram:altsyncram_component\|altsyncram_hk71:auto_generated\|ram_block1a5 " "Info: RAM slice: DDS:DDS_1\|sin:u5\|altsyncram:altsyncram_component\|altsyncram_hk71:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:DDS_1\|squ:u7\|altsyncram:altsyncram_component\|altsyncram_d281:auto_generated\|ram_block1a5 " "Info: RAM slice: DDS:DDS_1\|squ:u7\|altsyncram:altsyncram_component\|altsyncram_d281:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:DDS_1\|tri_rom:u6\|altsyncram:altsyncram_component\|altsyncram_3281:auto_generated\|ram_block1a5 " "Info: RAM slice: DDS:DDS_1\|tri_rom:u6\|altsyncram:altsyncram_component\|altsyncram_3281:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1}  } {  } 2 0 "Physical RAM block %1!s! contains the following logical RAM slices" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_PHYSICAL_LOCATION" "M4K_X11_Y7 " "Info: Physical RAM block M4K_X11_Y7 contains the following logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:DDS_1\|sin:u5\|altsyncram:altsyncram_component\|altsyncram_hk71:auto_generated\|ram_block1a3 " "Info: RAM slice: DDS:DDS_1\|sin:u5\|altsyncram:altsyncram_component\|altsyncram_hk71:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:DDS_1\|squ:u7\|altsyncram:altsyncram_component\|altsyncram_d281:auto_generated\|ram_block1a4 " "Info: RAM slice: DDS:DDS_1\|squ:u7\|altsyncram:altsyncram_component\|altsyncram_d281:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:DDS_1\|tri_rom:u6\|altsyncram:altsyncram_component\|altsyncram_3281:auto_generated\|ram_block1a3 " "Info: RAM slice: DDS:DDS_1\|tri_rom:u6\|altsyncram:altsyncram_component\|altsyncram_3281:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:DDS_1\|tri_rom:u6\|altsyncram:altsyncram_component\|altsyncram_3281:auto_generated\|ram_block1a4 " "Info: RAM slice: DDS:DDS_1\|tri_rom:u6\|altsyncram:altsyncram_component\|altsyncram_3281:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1}  } {  } 2 0 "Physical RAM block %1!s! contains the following logical RAM slices" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_PHYSICAL_LOCATION" "M4K_X11_Y9 " "Info: Physical RAM block M4K_X11_Y9 contains the following logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:DDS_1\|sin:u5\|altsyncram:altsyncram_component\|altsyncram_hk71:auto_generated\|ram_block1a2 " "Info: RAM slice: DDS:DDS_1\|sin:u5\|altsyncram:altsyncram_component\|altsyncram_hk71:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:DDS_1\|squ:u7\|altsyncram:altsyncram_component\|altsyncram_d281:auto_generated\|ram_block1a2 " "Info: RAM slice: DDS:DDS_1\|squ:u7\|altsyncram:altsyncram_component\|altsyncram_d281:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:DDS_1\|squ:u7\|altsyncram:altsyncram_component\|altsyncram_d281:auto_generated\|ram_block1a3 " "Info: RAM slice: DDS:DDS_1\|squ:u7\|altsyncram:altsyncram_component\|altsyncram_d281:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:DDS_1\|tri_rom:u6\|altsyncram:altsyncram_component\|altsyncram_3281:auto_generated\|ram_block1a2 " "Info: RAM slice: DDS:DDS_1\|tri_rom:u6\|altsyncram:altsyncram_component\|altsyncram_3281:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1}  } {  } 2 0 "Physical RAM block %1!s! contains the following logical RAM slices" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_PHYSICAL_LOCATION" "M4K_X23_Y9 " "Info: Physical RAM block M4K_X23_Y9 contains the following logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:DDS_1\|sin:u5\|altsyncram:altsyncram_component\|altsyncram_hk71:auto_generated\|ram_block1a0 " "Info: RAM slice: DDS:DDS_1\|sin:u5\|altsyncram:altsyncram_component\|altsyncram_hk71:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:DDS_1\|sin:u5\|altsyncram:altsyncram_component\|altsyncram_hk71:auto_generated\|ram_block1a1 " "Info: RAM slice: DDS:DDS_1\|sin:u5\|altsyncram:altsyncram_component\|altsyncram_hk71:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:DDS_1\|squ:u7\|altsyncram:altsyncram_component\|altsyncram_d281:auto_generated\|ram_block1a1 " "Info: RAM slice: DDS:DDS_1\|squ:u7\|altsyncram:altsyncram_component\|altsyncram_d281:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:DDS_1\|tri_rom:u6\|altsyncram:altsyncram_component\|altsyncram_3281:auto_generated\|ram_block1a1 " "Info: RAM slice: DDS:DDS_1\|tri_rom:u6\|altsyncram:altsyncram_component\|altsyncram_3281:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1}  } {  } 2 0 "Physical RAM block %1!s! contains the following logical RAM slices" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_PHYSICAL_LOCATION" "M4K_X23_Y10 " "Info: Physical RAM block M4K_X23_Y10 contains the following logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:DDS_1\|squ:u7\|altsyncram:altsyncram_component\|altsyncram_d281:auto_generated\|ram_block1a0 " "Info: RAM slice: DDS:DDS_1\|squ:u7\|altsyncram:altsyncram_component\|altsyncram_d281:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "DDS:DDS_1\|tri_rom:u6\|altsyncram:altsyncram_component\|altsyncram_3281:auto_generated\|ram_block1a0 " "Info: RAM slice: DDS:DDS_1\|tri_rom:u6\|altsyncram:altsyncram_component\|altsyncram_3281:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1}  } {  } 2 0 "Physical RAM block %1!s! contains the following logical RAM slices" 0 0 "" 0 -1}  } {  } 2 0 "Following physical RAM blocks contain multiple logical RAM slices" 0 0 "" 0 -1}  } {  } 2 0 "Fitter merged %1!llu! physical RAM blocks that contain multiple logical RAM slices into a single location" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "13 " "Warning: Found 13 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sclk 0 " "Info: Pin \"sclk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "din 0 " "Info: Pin \"din\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cs 0 " "Info: Pin \"cs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sin_data\[0\] 0 " "Info: Pin \"sin_data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sin_data\[1\] 0 " "Info: Pin \"sin_data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sin_data\[2\] 0 " "Info: Pin \"sin_data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sin_data\[3\] 0 " "Info: Pin \"sin_data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sin_data\[4\] 0 " "Info: Pin \"sin_data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sin_data\[5\] 0 " "Info: Pin \"sin_data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sin_data\[6\] 0 " "Info: Pin \"sin_data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sin_data\[7\] 0 " "Info: Pin \"sin_data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sin_data\[8\] 0 " "Info: Pin \"sin_data\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sin_data\[9\] 0 " "Info: Pin \"sin_data\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/DDS_top.fit.smsg " "Info: Generated suppressed messages file G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/DDS_top.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "203 " "Info: Peak virtual memory: 203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 25 20:42:10 2015 " "Info: Processing ended: Wed Mar 25 20:42:10 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
