<dec f='llvm/llvm/lib/Target/AMDGPU/SIDefines.h' l='32' type='128'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='405' u='r' c='_ZN4llvm11SIInstrInfo6isVOP1ERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='409' u='r' c='_ZNK4llvm11SIInstrInfo6isVOP1Et'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIDefines.h' l='31'>// VALU instruction formats.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='3053' u='r' c='_ZN12_GLOBAL__N_115AMDGPUAsmParser30validateConstantBusLimitationsERKN4llvm6MCInstERKNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt116380738'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='3570' u='r' c='_ZN12_GLOBAL__N_115AMDGPUAsmParser17validateLdsDirectERKN4llvm6MCInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='7535' u='r' c='_ZN12_GLOBAL__N_115AMDGPUAsmParser11cvtSdwaVOP1ERN4llvm6MCInstERKNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS6_EEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='7606' c='_ZN12_GLOBAL__N_115AMDGPUAsmParser7cvtSDWAERN4llvm6MCInstERKNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS6_EEEEmbb'/>
