{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1584119882082 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1584119882094 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 13 13:18:01 2020 " "Processing started: Fri Mar 13 13:18:01 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1584119882094 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584119882094 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab04 -c Lab04 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab04 -c Lab04" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584119882094 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1584119883043 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1584119883043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab04.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab04.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab04-AttachAll " "Found design unit 1: Lab04-AttachAll" {  } { { "Lab04.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 4 Digital/Lab04.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584119900973 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab04 " "Found entity 1: Lab04" {  } { { "Lab04.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 4 Digital/Lab04.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584119900973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584119900973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twodigitdisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twodigitdisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TwoDigitDisplay-arch_TwoDigitDisplay " "Found design unit 1: TwoDigitDisplay-arch_TwoDigitDisplay" {  } { { "TwoDigitDisplay.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 4 Digital/TwoDigitDisplay.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584119900978 ""} { "Info" "ISGN_ENTITY_NAME" "1 TwoDigitDisplay " "Found entity 1: TwoDigitDisplay" {  } { { "TwoDigitDisplay.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 4 Digital/TwoDigitDisplay.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584119900978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584119900978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secondmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file secondmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SecondMux-Behavioral " "Found design unit 1: SecondMux-Behavioral" {  } { { "SecondMux.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 4 Digital/SecondMux.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584119900984 ""} { "Info" "ISGN_ENTITY_NAME" "1 SecondMux " "Found entity 1: SecondMux" {  } { { "SecondMux.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 4 Digital/SecondMux.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584119900984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584119900984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockCounter-Impl1 " "Found design unit 1: ClockCounter-Impl1" {  } { { "ClockCounter.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 4 Digital/ClockCounter.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584119900990 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockCounter " "Found entity 1: ClockCounter" {  } { { "ClockCounter.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 4 Digital/ClockCounter.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584119900990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584119900990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-Behavioral " "Found design unit 1: FSM-Behavioral" {  } { { "FSM.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 4 Digital/FSM.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584119900996 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 4 Digital/FSM.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584119900996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584119900996 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab04 " "Elaborating entity \"Lab04\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1584119901055 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Colon Lab04.vhd(31) " "VHDL Signal Declaration warning at Lab04.vhd(31): used implicit default value for signal \"Colon\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Lab04.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 4 Digital/Lab04.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1584119901057 "|Lab04"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Colon_Strobe Lab04.vhd(32) " "VHDL Signal Declaration warning at Lab04.vhd(32): used implicit default value for signal \"Colon_Strobe\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Lab04.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 4 Digital/Lab04.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1584119901057 "|Lab04"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockCounter ClockCounter:TimeOfDay " "Elaborating entity \"ClockCounter\" for hierarchy \"ClockCounter:TimeOfDay\"" {  } { { "Lab04.vhd" "TimeOfDay" { Text "C:/Users/gregm/Desktop/Lab 4 Digital/Lab04.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584119901059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwoDigitDisplay TwoDigitDisplay:MinutesDisplay " "Elaborating entity \"TwoDigitDisplay\" for hierarchy \"TwoDigitDisplay:MinutesDisplay\"" {  } { { "Lab04.vhd" "MinutesDisplay" { Text "C:/Users/gregm/Desktop/Lab 4 Digital/Lab04.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584119901062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:FSMDisplay " "Elaborating entity \"FSM\" for hierarchy \"FSM:FSMDisplay\"" {  } { { "Lab04.vhd" "FSMDisplay" { Text "C:/Users/gregm/Desktop/Lab 4 Digital/Lab04.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584119901066 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PushbuttonValue FSM.vhd(63) " "VHDL Process Statement warning at FSM.vhd(63): signal \"PushbuttonValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 4 Digital/FSM.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1584119901068 "|Lab04|FSM:FSMDisplay"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PushbuttonValue FSM.vhd(55) " "VHDL Process Statement warning at FSM.vhd(55): inferring latch(es) for signal or variable \"PushbuttonValue\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 4 Digital/FSM.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1584119901068 "|Lab04|FSM:FSMDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PushbuttonValue FSM.vhd(55) " "Inferred latch for \"PushbuttonValue\" at FSM.vhd(55)" {  } { { "FSM.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 4 Digital/FSM.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584119901069 "|Lab04|FSM:FSMDisplay"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SecondMux SecondMux:SecondMuxand7Seg " "Elaborating entity \"SecondMux\" for hierarchy \"SecondMux:SecondMuxand7Seg\"" {  } { { "Lab04.vhd" "SecondMuxand7Seg" { Text "C:/Users/gregm/Desktop/Lab 4 Digital/Lab04.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584119901094 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset SecondMux.vhd(68) " "VHDL Process Statement warning at SecondMux.vhd(68): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SecondMux.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 4 Digital/SecondMux.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1584119901097 "|Lab04|SecondMux:SecondMuxand7Seg"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:FSMDisplay\|PushbuttonValue " "Latch FSM:FSMDisplay\|PushbuttonValue has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSMDisplay\|present_state.Alarm " "Ports D and ENA on the latch are fed by the same signal FSM:FSMDisplay\|present_state.Alarm" {  } { { "FSM.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 4 Digital/FSM.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1584119901909 ""}  } { { "FSM.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 4 Digital/FSM.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1584119901909 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Colon GND " "Pin \"Colon\" is stuck at GND" {  } { { "Lab04.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 4 Digital/Lab04.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584119902083 "|Lab04|Colon"} { "Warning" "WMLS_MLS_STUCK_PIN" "Colon_Strobe GND " "Pin \"Colon_Strobe\" is stuck at GND" {  } { { "Lab04.vhd" "" { Text "C:/Users/gregm/Desktop/Lab 4 Digital/Lab04.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584119902083 "|Lab04|Colon_Strobe"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1584119902083 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1584119902212 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1584119903482 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584119903482 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "238 " "Implemented 238 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1584119903664 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1584119903664 ""} { "Info" "ICUT_CUT_TM_LCELLS" "212 " "Implemented 212 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1584119903664 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1584119903664 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4806 " "Peak virtual memory: 4806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1584119903739 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 13 13:18:23 2020 " "Processing ended: Fri Mar 13 13:18:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1584119903739 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1584119903739 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1584119903739 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1584119903739 ""}
