// Seed: 3186943722
module module_0 ();
  wire  id_1  ,  id_2  ,  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ;
  wire module_0;
  wire id_16;
endmodule
module module_1 (
    output wand  id_0,
    input  tri   id_1,
    input  uwire id_2,
    input  wire  id_3,
    input  uwire id_4
    , id_7,
    input  uwire id_5
);
  initial begin : LABEL_0
    id_7 <= -1;
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_7;
  module_0 modCall_1 ();
endmodule
