

================================================================
== Vitis HLS Report for 'runLayer'
================================================================
* Date:           Thu Mar  3 10:55:22 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        Neuron_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.884 ns|     1.25 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      147|        ?|  1.470 us|         ?|  148|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |                                              |                                   |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
        |                   Instance                   |               Module              |   min   |   max   |    min    |    max   | min |  max  |   Type  |
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |grp_runLayer_Pipeline_1_fu_123                |runLayer_Pipeline_1                |      130|      130|   1.300 us|  1.300 us|  130|    130|       no|
        |grp_runLayer_Pipeline_2_fu_131                |runLayer_Pipeline_2                |        4|        ?|  40.000 ns|         ?|    4|      ?|       no|
        |grp_runLayer_Pipeline_VITIS_LOOP_29_2_fu_140  |runLayer_Pipeline_VITIS_LOOP_29_2  |        2|    65540|  20.000 ns|  0.655 ms|    2|  65540|       no|
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+----------+-----+-------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_1  |       15|        ?|     5 ~ ?|          -|          -|     3|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     56|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    1|     659|    745|    -|
|Memory           |        2|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    164|    -|
|Register         |        -|    -|      87|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    1|     746|    965|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|   ~0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |                   Instance                   |               Module              | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                               |control_s_axi                      |        2|   0|  385|  354|    0|
    |mul_2ns_9s_9_1_1_U14                          |mul_2ns_9s_9_1_1                   |        0|   0|    0|   51|    0|
    |grp_runLayer_Pipeline_1_fu_123                |runLayer_Pipeline_1                |        0|   0|   19|   64|    0|
    |grp_runLayer_Pipeline_2_fu_131                |runLayer_Pipeline_2                |        0|   0|  149|  152|    0|
    |grp_runLayer_Pipeline_VITIS_LOOP_29_2_fu_140  |runLayer_Pipeline_VITIS_LOOP_29_2  |        0|   1|  106|  124|    0|
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |Total                                         |                                   |        2|   1|  659|  745|    0|
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |tmp_weights_U  |tmp_weights_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   16|     1|         2048|
    |tmp_bias_U     |tmp_weights_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   16|     1|         2048|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                           |        2|  0|   0|    0|   256|   32|     2|         4096|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln25_fu_175_p2               |         +|   0|  0|  10|           2|           1|
    |add_ln33_fu_203_p2               |         +|   0|  0|  23|          16|          16|
    |ap_block_state4_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |empty_fu_160_p2                  |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln25_fu_169_p2              |      icmp|   0|  0|   8|           2|           2|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  56|          37|          21|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  53|         10|    1|         10|
    |outNeurons_fu_76      |   9|          2|    2|          4|
    |output_r_address0     |  14|          3|    2|          6|
    |output_r_d0           |  14|          3|   16|         48|
    |tmp_bias_address0     |  14|          3|    7|         21|
    |tmp_bias_ce0          |  14|          3|    1|          3|
    |tmp_bias_we0          |   9|          2|    1|          2|
    |tmp_weights_address0  |  14|          3|    7|         21|
    |tmp_weights_ce0       |  14|          3|    1|          3|
    |tmp_weights_we0       |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 164|         34|   39|        120|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+----+----+-----+-----------+
    |                            Name                           | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |add_ln25_reg_240                                           |   2|   0|    2|          0|
    |ap_CS_fsm                                                  |   9|   0|    9|          0|
    |empty_reg_233                                              |   1|   0|    1|          0|
    |grp_runLayer_Pipeline_1_fu_123_ap_start_reg                |   1|   0|    1|          0|
    |grp_runLayer_Pipeline_2_fu_131_ap_start_reg                |   1|   0|    1|          0|
    |grp_runLayer_Pipeline_VITIS_LOOP_29_2_fu_140_ap_start_reg  |   1|   0|    1|          0|
    |mul_ln27_reg_251                                           |   9|   0|    9|          0|
    |numOfInNeurons_read_reg_222                                |  16|   0|   16|          0|
    |outNeurons_fu_76                                           |   2|   0|    2|          0|
    |output_r_addr_reg_256                                      |   2|   0|    2|          0|
    |output_r_load_reg_261                                      |  16|   0|   16|          0|
    |tmp_bias_load_reg_271                                      |  16|   0|   16|          0|
    |trunc_ln27_reg_228                                         |   9|   0|    9|          0|
    |zext_ln25_reg_245                                          |   2|   0|   64|         62|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                      |  87|   0|  149|         62|
    +-----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|   11|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|   11|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_local_block         |  out|    1|  ap_ctrl_hs|      runLayer|  return value|
|ap_clk                 |   in|    1|  ap_ctrl_hs|      runLayer|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|      runLayer|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|      runLayer|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

