#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000026bbaa92420 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000026bbaa94440 .scope module, "decoder32" "decoder32" 3 1;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 5 "select";
    .port_info 2 /INPUT 1 "enable";
v0000026bbaa6ef90_0 .net *"_ivl_0", 31 0, L_0000026bbab048f0;  1 drivers
L_0000026bbab0f3d8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026bbaa6dcd0_0 .net *"_ivl_3", 30 0, L_0000026bbab0f3d8;  1 drivers
o0000026bbaaa5b08 .functor BUFZ 1, C4<z>; HiZ drive
v0000026bbaa6eb30_0 .net "enable", 0 0, o0000026bbaaa5b08;  0 drivers
v0000026bbaa6df50_0 .net "out", 31 0, L_0000026bbab04990;  1 drivers
o0000026bbaaa5b68 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000026bbaa6f490_0 .net "select", 4 0, o0000026bbaaa5b68;  0 drivers
L_0000026bbab048f0 .concat [ 1 31 0 0], o0000026bbaaa5b08, L_0000026bbab0f3d8;
L_0000026bbab04990 .shift/l 32, L_0000026bbab048f0, o0000026bbaaa5b68;
S_0000026bbaa947e0 .scope module, "tb_processor" "tb_processor" 4 3;
 .timescale -9 -12;
v0000026bbab05250_0 .var "clock", 0 0;
v0000026bbab05570_0 .var "reset", 0 0;
S_0000026bba8f93e0 .scope module, "uut" "processor2" 4 8, 5 1 0, S_0000026bbaa947e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "counter_out";
P_0000026bbaa96680 .param/l "NOP" 1 5 19, C4<00000000000000000000000000010011>;
L_0000026bbaa544a0 .functor BUFZ 32, v0000026bbab04c10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026bbaa54890 .functor AND 1, v0000026bbaafefb0_0, v0000026bbaafe970_0, C4<1>, C4<1>;
L_0000026bbaa53240 .functor AND 1, L_0000026bbaa54890, L_0000026bbab05930, C4<1>, C4<1>;
L_0000026bbaa53080 .functor OR 1, L_0000026bbab04e90, L_0000026bbab05390, C4<0>, C4<0>;
L_0000026bbaa54a50 .functor OR 1, L_0000026bbaa53080, L_0000026bbab06290, C4<0>, C4<0>;
L_0000026bbaa530f0 .functor OR 1, L_0000026bbaa54a50, L_0000026bbab05610, C4<0>, C4<0>;
L_0000026bbaa53a20 .functor AND 1, L_0000026bbaa53240, L_0000026bbaa530f0, C4<1>, C4<1>;
L_0000026bbaa53ef0 .functor AND 1, v0000026bbaaf7280_0, L_0000026bbab043f0, C4<1>, C4<1>;
L_0000026bbaa54ac0 .functor OR 1, L_0000026bbab059d0, L_0000026bbab057f0, C4<0>, C4<0>;
L_0000026bbaa54200 .functor OR 1, L_0000026bbaa54ac0, L_0000026bbab056b0, C4<0>, C4<0>;
L_0000026bbaa54580 .functor AND 1, L_0000026bbaa53ef0, L_0000026bbaa54200, C4<1>, C4<1>;
L_0000026bbaa545f0 .functor BUFZ 5, v0000026bbaafcdc0_0, C4<00000>, C4<00000>, C4<00000>;
L_0000026bbaa54660 .functor BUFZ 5, v0000026bbab00a10_0, C4<00000>, C4<00000>, C4<00000>;
v0000026bbaaf8c20_0 .net "A_ALUinB", 0 0, v0000026bbaaf6ce0_0;  1 drivers
v0000026bbaaf93a0_0 .net "A_ALUop", 3 0, v0000026bbaaf61a0_0;  1 drivers
v0000026bbaafa8e0_0 .var "A_DX_ALUinB", 0 0;
v0000026bbaafaa20_0 .var "A_DX_ALUop", 3 0;
v0000026bbaaf8fe0_0 .var "A_DX_PC", 31 0;
v0000026bbaaf99e0_0 .var "A_DX_RWE", 0 0;
v0000026bbaaf9580_0 .var "A_DX_dataA", 31 0;
v0000026bbaafa520_0 .var "A_DX_dataB", 31 0;
v0000026bbaafa660_0 .var "A_DX_func3", 2 0;
v0000026bbaafa0c0_0 .var "A_DX_imm", 31 0;
v0000026bbaaf8d60_0 .var "A_DX_immB", 31 0;
v0000026bbaafa700_0 .var "A_DX_immJ", 31 0;
v0000026bbaafa160_0 .var "A_DX_immS", 31 0;
v0000026bbaaf8cc0_0 .var "A_DX_immU", 31 0;
v0000026bbaaf9b20_0 .var "A_DX_inst", 31 0;
v0000026bbaafa5c0_0 .var "A_DX_isABranch", 0 0;
v0000026bbaafa7a0_0 .var "A_DX_isAuipc", 0 0;
v0000026bbaaf9260_0 .var "A_DX_isJal", 0 0;
v0000026bbaafa200_0 .var "A_DX_isJalr", 0 0;
v0000026bbaaf9300_0 .var "A_DX_isLoad", 0 0;
v0000026bbaaf9d00_0 .var "A_DX_isLui", 0 0;
v0000026bbaaf8e00_0 .var "A_DX_isStore", 0 0;
v0000026bbaaf8ea0_0 .var "A_DX_prediction", 0 0;
v0000026bbaaf9a80_0 .var "A_DX_rd", 4 0;
v0000026bbaaf96c0_0 .var "A_DX_src1", 4 0;
v0000026bbaafa2a0_0 .var "A_DX_src2", 4 0;
v0000026bbaafa340_0 .var "A_DX_target", 31 0;
v0000026bbaaf8f40_0 .var "A_FD_PC", 31 0;
v0000026bbaaf9da0_0 .var "A_FD_inst", 31 0;
v0000026bbaaf9440_0 .var "A_F_ALU1", 2 0;
v0000026bbaaf94e0_0 .var "A_F_ALU2", 2 0;
v0000026bbaaf9ee0_0 .var "A_MW_ALURESULT", 31 0;
v0000026bbaafa3e0_0 .var "A_MW_PC", 31 0;
v0000026bbaaf9f80_0 .var "A_MW_RWE", 0 0;
v0000026bbaafc1e0_0 .var "A_MW_auipcResult", 31 0;
v0000026bbaafd540_0 .var "A_MW_dataA", 31 0;
v0000026bbaafc500_0 .var "A_MW_dataB", 31 0;
v0000026bbaafd2c0_0 .var "A_MW_dmemOut", 31 0;
v0000026bbaafc780_0 .var "A_MW_imm", 31 0;
v0000026bbaafc820_0 .var "A_MW_immU", 31 0;
v0000026bbaafcf00_0 .var "A_MW_inst", 31 0;
v0000026bbaafcbe0_0 .var "A_MW_isABranch", 0 0;
v0000026bbaafc5a0_0 .var "A_MW_isAuipc", 0 0;
v0000026bbaafc6e0_0 .var "A_MW_isJal", 0 0;
v0000026bbaafd5e0_0 .var "A_MW_isJalr", 0 0;
v0000026bbaafcc80_0 .var "A_MW_isLoad", 0 0;
v0000026bbaafcfa0_0 .var "A_MW_isLui", 0 0;
v0000026bbaafcd20_0 .var "A_MW_isStore", 0 0;
v0000026bbaafcdc0_0 .var "A_MW_rd", 4 0;
v0000026bbaafd0e0_0 .var "A_MW_src1", 4 0;
v0000026bbaafd400_0 .var "A_MW_src2", 4 0;
v0000026bbaafc960_0 .var "A_MW_taken", 0 0;
v0000026bbaafd360_0 .net "A_RWE", 0 0, v0000026bbaaf7280_0;  1 drivers
v0000026bbaafd4a0_0 .net "A_WB_destination", 4 0, L_0000026bbaa545f0;  1 drivers
v0000026bbaafc000_0 .var "A_XM_ALURESULT", 31 0;
v0000026bbaafd180_0 .var "A_XM_PC", 31 0;
v0000026bbaafcaa0_0 .var "A_XM_RWE", 0 0;
v0000026bbaafd680_0 .var "A_XM_auipcResult", 31 0;
v0000026bbaafce60_0 .var "A_XM_dataA", 31 0;
v0000026bbaafd040_0 .var "A_XM_dataB", 31 0;
v0000026bbaafc460_0 .var "A_XM_func3", 2 0;
v0000026bbaafd220_0 .var "A_XM_imm", 31 0;
v0000026bbaafc640_0 .var "A_XM_immU", 31 0;
v0000026bbaafc8c0_0 .var "A_XM_inst", 31 0;
v0000026bbaafd720_0 .var "A_XM_isABranch", 0 0;
v0000026bbaafd7c0_0 .var "A_XM_isAuipc", 0 0;
v0000026bbaafd860_0 .var "A_XM_isJal", 0 0;
v0000026bbaafd900_0 .var "A_XM_isJalr", 0 0;
v0000026bbaafd9a0_0 .var "A_XM_isLoad", 0 0;
v0000026bbaafbec0_0 .var "A_XM_isLui", 0 0;
v0000026bbaafc320_0 .var "A_XM_isStore", 0 0;
v0000026bbaafbce0_0 .var "A_XM_rd", 4 0;
v0000026bbaafc0a0_0 .var "A_XM_src1", 4 0;
v0000026bbaafda40_0 .var "A_XM_src2", 4 0;
v0000026bbaafca00_0 .var "A_XM_taken", 0 0;
v0000026bbaafbba0_0 .net "A_aluResult", 31 0, v0000026bbaa6e630_0;  1 drivers
v0000026bbaafcb40_0 .net "A_data_readReg1", 31 0, v0000026bbaaf6880_0;  1 drivers
v0000026bbaafbc40_0 .net "A_data_readReg2", 31 0, v0000026bbaaf6e20_0;  1 drivers
v0000026bbaafbd80_0 .var "A_data_writeReg", 31 0;
v0000026bbaafbe20_0 .net "A_dest", 4 0, v0000026bbaaf9e40_0;  1 drivers
v0000026bbaafbf60_0 .var "A_func3", 2 0;
v0000026bbaafc140_0 .var "A_func7", 6 0;
v0000026bbaafc280_0 .var "A_imm_B", 31 0;
v0000026bbaafc3c0_0 .var "A_imm_I", 31 0;
v0000026bbaafe830_0 .var "A_imm_J", 31 0;
v0000026bbaaff870_0 .var "A_imm_S", 31 0;
v0000026bbaaff370_0 .var "A_imm_U", 31 0;
v0000026bbaaff190_0 .net "A_instruction", 31 0, v0000026bbaa6edb0_0;  1 drivers
v0000026bbaaff230_0 .net "A_isABranch", 0 0, v0000026bbaaf6d80_0;  1 drivers
v0000026bbaafee70_0 .net "A_isAuipc", 0 0, v0000026bbaaf6100_0;  1 drivers
v0000026bbaafef10_0 .net "A_isJal", 0 0, v0000026bbaaf5f20_0;  1 drivers
v0000026bbaafe470_0 .net "A_isJalr", 0 0, v0000026bbaaf7320_0;  1 drivers
v0000026bbaaff9b0_0 .net "A_isLoad", 0 0, v0000026bbaaf6ec0_0;  1 drivers
v0000026bbaafe150_0 .net "A_isLui", 0 0, v0000026bbaaf76e0_0;  1 drivers
v0000026bbaaff0f0_0 .net "A_isStore", 0 0, v0000026bbaaf5c00_0;  1 drivers
v0000026bbaafdf70_0 .var "A_opcode", 6 0;
v0000026bbaafe010_0 .var "A_operand1", 31 0;
v0000026bbaaff730_0 .var "A_operand2", 31 0;
v0000026bbaaff5f0_0 .var "A_rd", 4 0;
v0000026bbaafea10_0 .var "A_rs1", 4 0;
v0000026bbaafeab0_0 .var "A_rs2", 4 0;
v0000026bbaaff550_0 .net "A_src1", 4 0, v0000026bbaafa480_0;  1 drivers
v0000026bbaafe330_0 .net "A_src2", 4 0, v0000026bbaaf9bc0_0;  1 drivers
v0000026bbaafeb50_0 .net "B_ALUinB", 0 0, v0000026bbaaf6420_0;  1 drivers
v0000026bbaaff050_0 .net "B_ALUop", 3 0, v0000026bbaaf7820_0;  1 drivers
v0000026bbaafe1f0_0 .var "B_DX_ALUinB", 0 0;
v0000026bbaaff690_0 .var "B_DX_ALUop", 3 0;
v0000026bbaafec90_0 .var "B_DX_PC", 31 0;
v0000026bbaafe970_0 .var "B_DX_RWE", 0 0;
v0000026bbaaff2d0_0 .var "B_DX_dataA", 31 0;
v0000026bbaafe790_0 .var "B_DX_dataB", 31 0;
v0000026bbaaff4b0_0 .var "B_DX_func3", 2 0;
v0000026bbaafebf0_0 .var "B_DX_imm", 31 0;
v0000026bbaafde30_0 .var "B_DX_immB", 31 0;
v0000026bbaafe8d0_0 .var "B_DX_immJ", 31 0;
v0000026bbaafed30_0 .var "B_DX_immS", 31 0;
v0000026bbaafedd0_0 .var "B_DX_immU", 31 0;
v0000026bbaaff7d0_0 .var "B_DX_inst", 31 0;
v0000026bbaaff410_0 .var "B_DX_isABranch", 0 0;
v0000026bbaaff910_0 .var "B_DX_isAuipc", 0 0;
v0000026bbaafe6f0_0 .var "B_DX_isJal", 0 0;
v0000026bbaafdbb0_0 .var "B_DX_isJalr", 0 0;
v0000026bbaafefb0_0 .var "B_DX_isLoad", 0 0;
v0000026bbaaffa50_0 .var "B_DX_isLui", 0 0;
v0000026bbaafdc50_0 .var "B_DX_isStore", 0 0;
v0000026bbaafdcf0_0 .var "B_DX_prediction", 0 0;
v0000026bbaafdd90_0 .var "B_DX_rd", 4 0;
v0000026bbaafded0_0 .var "B_DX_src1", 4 0;
v0000026bbaafe0b0_0 .var "B_DX_src2", 4 0;
v0000026bbaafe290_0 .var "B_DX_target", 31 0;
v0000026bbaafe3d0_0 .var "B_FD_PC", 31 0;
v0000026bbaafe510_0 .var "B_FD_inst", 31 0;
v0000026bbaafe5b0_0 .var "B_F_ALU1", 2 0;
v0000026bbaafe650_0 .var "B_F_ALU2", 2 0;
v0000026bbab019b0_0 .var "B_MW_ALURESULT", 31 0;
v0000026bbab02090_0 .var "B_MW_PC", 31 0;
v0000026bbab01050_0 .var "B_MW_RWE", 0 0;
v0000026bbab00c90_0 .var "B_MW_auipcResult", 31 0;
v0000026bbab01b90_0 .var "B_MW_dataA", 31 0;
v0000026bbab01d70_0 .var "B_MW_dataB", 31 0;
v0000026bbab010f0_0 .var "B_MW_dmemOut", 31 0;
v0000026bbab015f0_0 .var "B_MW_imm", 31 0;
v0000026bbab00510_0 .var "B_MW_immU", 31 0;
v0000026bbab00b50_0 .var "B_MW_inst", 31 0;
v0000026bbab005b0_0 .var "B_MW_isABranch", 0 0;
v0000026bbab01e10_0 .var "B_MW_isAuipc", 0 0;
v0000026bbab014b0_0 .var "B_MW_isJal", 0 0;
v0000026bbab01f50_0 .var "B_MW_isJalr", 0 0;
v0000026bbab012d0_0 .var "B_MW_isLoad", 0 0;
v0000026bbab01870_0 .var "B_MW_isLui", 0 0;
v0000026bbab01ff0_0 .var "B_MW_isStore", 0 0;
v0000026bbab00a10_0 .var "B_MW_rd", 4 0;
v0000026bbab00fb0_0 .var "B_MW_src1", 4 0;
v0000026bbab01730_0 .var "B_MW_src2", 4 0;
v0000026bbab01910_0 .var "B_MW_taken", 0 0;
v0000026bbab01690_0 .net "B_RWE", 0 0, v0000026bbaaf78c0_0;  1 drivers
v0000026bbab01c30_0 .net "B_WB_destination", 4 0, L_0000026bbaa54660;  1 drivers
v0000026bbab003d0_0 .var "B_XM_ALURESULT", 31 0;
v0000026bbab00bf0_0 .var "B_XM_PC", 31 0;
v0000026bbab02130_0 .var "B_XM_RWE", 0 0;
v0000026bbab01190_0 .var "B_XM_auipcResult", 31 0;
v0000026bbab01230_0 .var "B_XM_dataA", 31 0;
v0000026bbab017d0_0 .var "B_XM_dataB", 31 0;
v0000026bbab01eb0_0 .var "B_XM_func3", 2 0;
v0000026bbab01a50_0 .var "B_XM_imm", 31 0;
v0000026bbab00970_0 .var "B_XM_immU", 31 0;
v0000026bbab00470_0 .var "B_XM_inst", 31 0;
v0000026bbab00ab0_0 .var "B_XM_isABranch", 0 0;
v0000026bbab00650_0 .var "B_XM_isAuipc", 0 0;
v0000026bbab00d30_0 .var "B_XM_isJal", 0 0;
v0000026bbab006f0_0 .var "B_XM_isJalr", 0 0;
v0000026bbab01370_0 .var "B_XM_isLoad", 0 0;
v0000026bbab00790_0 .var "B_XM_isLui", 0 0;
v0000026bbab00dd0_0 .var "B_XM_isStore", 0 0;
v0000026bbab01410_0 .var "B_XM_rd", 4 0;
v0000026bbab01550_0 .var "B_XM_src1", 4 0;
v0000026bbab01af0_0 .var "B_XM_src2", 4 0;
v0000026bbab01cd0_0 .var "B_XM_taken", 0 0;
v0000026bbab021d0_0 .net "B_aluResult", 31 0, v0000026bbaa6ebd0_0;  1 drivers
v0000026bbab00830_0 .net "B_data_readReg1", 31 0, v0000026bbaaf73c0_0;  1 drivers
v0000026bbab02270_0 .net "B_data_readReg2", 31 0, v0000026bbaaf6060_0;  1 drivers
v0000026bbab00e70_0 .var "B_data_writeReg", 31 0;
v0000026bbab00f10_0 .net "B_dest", 4 0, v0000026bbaafa020_0;  1 drivers
v0000026bbab008d0_0 .var "B_func3", 2 0;
v0000026bbab03b00_0 .var "B_func7", 6 0;
v0000026bbab04280_0 .var "B_imm_B", 31 0;
v0000026bbab03740_0 .var "B_imm_I", 31 0;
v0000026bbab02480_0 .var "B_imm_J", 31 0;
v0000026bbab03d80_0 .var "B_imm_S", 31 0;
v0000026bbab037e0_0 .var "B_imm_U", 31 0;
v0000026bbab023e0_0 .net "B_instruction", 31 0, v0000026bbaa6dd70_0;  1 drivers
v0000026bbab03240_0 .net "B_isABranch", 0 0, v0000026bbaaf6380_0;  1 drivers
v0000026bbab03a60_0 .net "B_isAuipc", 0 0, v0000026bbaaf5de0_0;  1 drivers
v0000026bbab02980_0 .net "B_isJal", 0 0, v0000026bbaaf5ca0_0;  1 drivers
v0000026bbab02520_0 .net "B_isJalr", 0 0, v0000026bbaaf64c0_0;  1 drivers
v0000026bbab02a20_0 .net "B_isLoad", 0 0, v0000026bbaaf6560_0;  1 drivers
v0000026bbab03880_0 .net "B_isLui", 0 0, v0000026bbaaf6600_0;  1 drivers
v0000026bbab027a0_0 .net "B_isStore", 0 0, v0000026bbaaf66a0_0;  1 drivers
v0000026bbab034c0_0 .var "B_opcode", 6 0;
v0000026bbab03ec0_0 .var "B_operand1", 31 0;
v0000026bbab02f20_0 .var "B_operand2", 31 0;
v0000026bbab02c00_0 .var "B_rd", 4 0;
v0000026bbab036a0_0 .var "B_rs1", 4 0;
v0000026bbab03920_0 .var "B_rs2", 4 0;
v0000026bbab03f60_0 .net "B_src1", 4 0, v0000026bbaaf9080_0;  1 drivers
v0000026bbab02b60_0 .net "B_src2", 4 0, v0000026bbaaf8b80_0;  1 drivers
v0000026bbab03e20_0 .var "EX_mispredict", 0 0;
v0000026bbab039c0_0 .var "EX_target", 31 0;
v0000026bbab03ba0_0 .var "FD_prediction", 0 0;
v0000026bbab041e0_0 .var "FD_target", 31 0;
v0000026bbab02700_0 .var "MEM_F", 1 0;
v0000026bbab02840_0 .var "PC", 31 0;
v0000026bbab02ac0_0 .var "PCplus4", 31 0;
v0000026bbab025c0_0 .var "PCplus8", 31 0;
v0000026bbab031a0_0 .net *"_ivl_11", 0 0, L_0000026bbaa54890;  1 drivers
L_0000026bbab0f4f8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000026bbab04000_0 .net/2u *"_ivl_12", 4 0, L_0000026bbab0f4f8;  1 drivers
v0000026bbab032e0_0 .net *"_ivl_14", 0 0, L_0000026bbab05930;  1 drivers
v0000026bbab03380_0 .net *"_ivl_17", 0 0, L_0000026bbaa53240;  1 drivers
v0000026bbab040a0_0 .net *"_ivl_18", 0 0, L_0000026bbab04e90;  1 drivers
v0000026bbab03c40_0 .net *"_ivl_20", 0 0, L_0000026bbab05390;  1 drivers
v0000026bbab03ce0_0 .net *"_ivl_23", 0 0, L_0000026bbaa53080;  1 drivers
v0000026bbab04140_0 .net *"_ivl_24", 0 0, L_0000026bbab06290;  1 drivers
v0000026bbab03560_0 .net *"_ivl_27", 0 0, L_0000026bbaa54a50;  1 drivers
v0000026bbab02660_0 .net *"_ivl_28", 0 0, L_0000026bbab05610;  1 drivers
v0000026bbab028e0_0 .net *"_ivl_31", 0 0, L_0000026bbaa530f0;  1 drivers
L_0000026bbab0f540 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000026bbab02ca0_0 .net/2u *"_ivl_34", 4 0, L_0000026bbab0f540;  1 drivers
v0000026bbab02d40_0 .net *"_ivl_36", 0 0, L_0000026bbab043f0;  1 drivers
v0000026bbab02de0_0 .net *"_ivl_39", 0 0, L_0000026bbaa53ef0;  1 drivers
v0000026bbab02e80_0 .net *"_ivl_40", 0 0, L_0000026bbab059d0;  1 drivers
v0000026bbab03600_0 .net *"_ivl_42", 0 0, L_0000026bbab057f0;  1 drivers
v0000026bbab03100_0 .net *"_ivl_45", 0 0, L_0000026bbaa54ac0;  1 drivers
v0000026bbab02fc0_0 .net *"_ivl_46", 0 0, L_0000026bbab056b0;  1 drivers
v0000026bbab03420_0 .net *"_ivl_49", 0 0, L_0000026bbaa54200;  1 drivers
v0000026bbab03060_0 .net *"_ivl_5", 15 0, L_0000026bbab04b70;  1 drivers
L_0000026bbab0f4b0 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0000026bbab04f30_0 .net/2u *"_ivl_6", 15 0, L_0000026bbab0f4b0;  1 drivers
v0000026bbab04fd0_0 .var "auipcResult", 31 0;
v0000026bbab061f0_0 .var "branchTarget", 31 0;
v0000026bbab05070_0 .net "clock", 0 0, v0000026bbab05250_0;  1 drivers
v0000026bbab04c10_0 .var "counter", 31 0;
v0000026bbab04670_0 .net "counter_out", 31 0, L_0000026bbaa544a0;  1 drivers
v0000026bbab04710_0 .var "dataIn", 31 0;
v0000026bbab04cb0_0 .net "dataOut", 31 0, v0000026bbaa48f90_0;  1 drivers
L_0000026bbab0f420 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026bbab04d50_0 .net "dir_pred", 0 0, L_0000026bbab0f420;  1 drivers
v0000026bbab045d0_0 .net "intra_packet_hazard", 0 0, L_0000026bbaa54580;  1 drivers
v0000026bbab05f70_0 .var "isCtrlA", 0 0;
v0000026bbab05110_0 .var "isCtrlB", 0 0;
v0000026bbab051b0_0 .var "isMemA", 0 0;
v0000026bbab05cf0_0 .var "isMemB", 0 0;
v0000026bbab05750_0 .var "jalTarget", 31 0;
v0000026bbab05430_0 .var "jalrTarget", 31 0;
v0000026bbab052f0_0 .net "load_use_hazard", 0 0, L_0000026bbaa53a20;  1 drivers
v0000026bbab05ed0_0 .var "nextPC", 31 0;
v0000026bbab054d0_0 .var "opcodeA", 6 0;
v0000026bbab05bb0_0 .var "opcodeB", 6 0;
v0000026bbab05890_0 .var "pcSelect", 1 0;
v0000026bbab04850_0 .net "reset", 0 0, v0000026bbab05570_0;  1 drivers
v0000026bbab060b0_0 .net "taken", 0 0, v0000026bbaa6eef0_0;  1 drivers
L_0000026bbab0f468 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026bbab06010_0 .net "tar_pred", 31 0, L_0000026bbab0f468;  1 drivers
v0000026bbab047b0_0 .net "trash", 0 0, v0000026bbaa6ee50_0;  1 drivers
E_0000026bbaa966c0/0 .event anyedge, v0000026bbaafcaa0_0, v0000026bbaafbce0_0, v0000026bbaaf96c0_0, v0000026bbab02130_0;
E_0000026bbaa966c0/1 .event anyedge, v0000026bbab01410_0, v0000026bbaaf5b60_0, v0000026bbaafcdc0_0, v0000026bbaaf6920_0;
E_0000026bbaa966c0/2 .event anyedge, v0000026bbab00a10_0, v0000026bbaafa2a0_0, v0000026bbaafded0_0, v0000026bbaafe0b0_0;
E_0000026bbaa966c0/3 .event anyedge, v0000026bbaafda40_0, v0000026bbab01af0_0;
E_0000026bbaa966c0 .event/or E_0000026bbaa966c0/0, E_0000026bbaa966c0/1, E_0000026bbaa966c0/2, E_0000026bbaa966c0/3;
E_0000026bbaa96540/0 .event anyedge, v0000026bbaafc6e0_0, v0000026bbaafd5e0_0, v0000026bbaafa3e0_0, v0000026bbaafc5a0_0;
E_0000026bbaa96540/1 .event anyedge, v0000026bbaafc1e0_0, v0000026bbaafcfa0_0, v0000026bbaafc820_0, v0000026bbaafcc80_0;
E_0000026bbaa96540/2 .event anyedge, v0000026bbaafd2c0_0, v0000026bbaaf9ee0_0, v0000026bbab014b0_0, v0000026bbab01f50_0;
E_0000026bbaa96540/3 .event anyedge, v0000026bbab02090_0, v0000026bbab01e10_0, v0000026bbab00c90_0, v0000026bbab01870_0;
E_0000026bbaa96540/4 .event anyedge, v0000026bbab00510_0, v0000026bbab012d0_0, v0000026bbab010f0_0, v0000026bbab019b0_0;
E_0000026bbaa96540 .event/or E_0000026bbaa96540/0, E_0000026bbaa96540/1, E_0000026bbaa96540/2, E_0000026bbaa96540/3, E_0000026bbaa96540/4;
E_0000026bbaa96580/0 .event negedge, v0000026bbaa6d870_0;
E_0000026bbaa96580/1 .event posedge, v0000026bbaaf75a0_0;
E_0000026bbaa96580 .event/or E_0000026bbaa96580/0, E_0000026bbaa96580/1;
E_0000026bbaa965c0 .event anyedge, v0000026bbab02700_0, v0000026bbaaf5d40_0, v0000026bbaaf71e0_0, v0000026bbab017d0_0;
E_0000026bbaa968c0/0 .event anyedge, v0000026bbaafec90_0, v0000026bbaafde30_0, v0000026bbaafe8d0_0, v0000026bbaa6de10_0;
E_0000026bbaa968c0/1 .event anyedge, v0000026bbaafebf0_0, v0000026bbaafedd0_0, v0000026bbaaff410_0, v0000026bbaafdcf0_0;
E_0000026bbaa968c0/2 .event anyedge, v0000026bbaa6eef0_0, v0000026bbaafe6f0_0, v0000026bbaafdbb0_0;
E_0000026bbaa968c0 .event/or E_0000026bbaa968c0/0, E_0000026bbaa968c0/1, E_0000026bbaa968c0/2;
E_0000026bbaa96340/0 .event anyedge, v0000026bbaaf9440_0, v0000026bbaafc000_0, v0000026bbaa6ea90_0, v0000026bbaaf5d40_0;
E_0000026bbaa96340/1 .event anyedge, v0000026bbaaf71e0_0, v0000026bbaaf9580_0, v0000026bbaaf94e0_0, v0000026bbaafa8e0_0;
E_0000026bbaa96340/2 .event anyedge, v0000026bbaafa0c0_0, v0000026bbaaf8e00_0, v0000026bbaafa160_0, v0000026bbaafa520_0;
E_0000026bbaa96340/3 .event anyedge, v0000026bbaafe5b0_0, v0000026bbaaff2d0_0, v0000026bbaafe650_0, v0000026bbaafe1f0_0;
E_0000026bbaa96340/4 .event anyedge, v0000026bbaafebf0_0, v0000026bbaafdc50_0, v0000026bbaafed30_0, v0000026bbaafe790_0;
E_0000026bbaa96340 .event/or E_0000026bbaa96340/0, E_0000026bbaa96340/1, E_0000026bbaa96340/2, E_0000026bbaa96340/3, E_0000026bbaa96340/4;
E_0000026bbaa96800/0 .event anyedge, v0000026bbaaf9da0_0, v0000026bbaaf9da0_0, v0000026bbaaf9da0_0, v0000026bbaaf9da0_0;
E_0000026bbaa96800/1 .event anyedge, v0000026bbaaf9da0_0, v0000026bbaaf9da0_0, v0000026bbaaf9da0_0, v0000026bbaaf9da0_0;
E_0000026bbaa96800/2 .event anyedge, v0000026bbaaf9da0_0, v0000026bbaaf9da0_0, v0000026bbaaf9da0_0, v0000026bbaaf9da0_0;
E_0000026bbaa96800/3 .event anyedge, v0000026bbaaf9da0_0, v0000026bbaaf9da0_0, v0000026bbaaf9da0_0, v0000026bbaafe510_0;
E_0000026bbaa96800/4 .event anyedge, v0000026bbaafe510_0, v0000026bbaafe510_0, v0000026bbaafe510_0, v0000026bbaafe510_0;
E_0000026bbaa96800/5 .event anyedge, v0000026bbaafe510_0, v0000026bbaafe510_0, v0000026bbaafe510_0, v0000026bbaafe510_0;
E_0000026bbaa96800/6 .event anyedge, v0000026bbaafe510_0, v0000026bbaafe510_0, v0000026bbaafe510_0, v0000026bbaafe510_0;
E_0000026bbaa96800/7 .event anyedge, v0000026bbaafe510_0, v0000026bbaafe510_0;
E_0000026bbaa96800 .event/or E_0000026bbaa96800/0, E_0000026bbaa96800/1, E_0000026bbaa96800/2, E_0000026bbaa96800/3, E_0000026bbaa96800/4, E_0000026bbaa96800/5, E_0000026bbaa96800/6, E_0000026bbaa96800/7;
E_0000026bbaa96e00/0 .event anyedge, v0000026bbaaf69c0_0, v0000026bbaa6edb0_0, v0000026bbaa6dd70_0, v0000026bbaaf6f60_0;
E_0000026bbaa96e00/1 .event anyedge, v0000026bbaaf7500_0, v0000026bbab03e20_0, v0000026bbab039c0_0;
E_0000026bbaa96e00 .event/or E_0000026bbaa96e00/0, E_0000026bbaa96e00/1;
E_0000026bbaa96840 .event posedge, v0000026bbaaf75a0_0, v0000026bbaa6d870_0;
L_0000026bbab06150 .part v0000026bbab02840_0, 2, 16;
L_0000026bbab04b70 .part v0000026bbab02840_0, 2, 16;
L_0000026bbab04df0 .arith/sum 16, L_0000026bbab04b70, L_0000026bbab0f4b0;
L_0000026bbab05930 .cmp/ne 5, v0000026bbaafdd90_0, L_0000026bbab0f4f8;
L_0000026bbab04e90 .cmp/eq 5, v0000026bbaafdd90_0, v0000026bbaafa480_0;
L_0000026bbab05390 .cmp/eq 5, v0000026bbaafdd90_0, v0000026bbaaf9bc0_0;
L_0000026bbab06290 .cmp/eq 5, v0000026bbaafdd90_0, v0000026bbaaf9080_0;
L_0000026bbab05610 .cmp/eq 5, v0000026bbaafdd90_0, v0000026bbaaf8b80_0;
L_0000026bbab043f0 .cmp/ne 5, v0000026bbaaf9e40_0, L_0000026bbab0f540;
L_0000026bbab059d0 .cmp/eq 5, v0000026bbaaf9e40_0, v0000026bbaaf9080_0;
L_0000026bbab057f0 .cmp/eq 5, v0000026bbaaf9e40_0, v0000026bbaaf8b80_0;
L_0000026bbab056b0 .cmp/eq 5, v0000026bbaaf9e40_0, v0000026bbaafa020_0;
S_0000026bba8f9570 .scope module, "ALU_unit_A" "alu" 5 477, 6 1 0, S_0000026bba8f93e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "operandA";
    .port_info 1 /INPUT 32 "operandB";
    .port_info 2 /INPUT 4 "ALUop";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "branch";
v0000026bbaa6f670_0 .net "ALUop", 3 0, v0000026bbaafaa20_0;  1 drivers
v0000026bbaa6eef0_0 .var "branch", 0 0;
v0000026bbaa6f170_0 .net "operandA", 31 0, v0000026bbaafe010_0;  1 drivers
v0000026bbaa6db90_0 .net "operandB", 31 0, v0000026bbaaff730_0;  1 drivers
v0000026bbaa6e630_0 .var "result", 31 0;
v0000026bbaa6e4f0_0 .net/s "signedA", 31 0, v0000026bbaafe010_0;  alias, 1 drivers
v0000026bbaa6f030_0 .net/s "signedB", 31 0, v0000026bbaaff730_0;  alias, 1 drivers
E_0000026bbaa961c0 .event anyedge, v0000026bbaa6f670_0, v0000026bbaa6f170_0, v0000026bbaa6db90_0;
E_0000026bbaa96700 .event anyedge, v0000026bbaa6f670_0, v0000026bbaa6f170_0, v0000026bbaa6db90_0, v0000026bbaa6db90_0;
S_0000026bba872b50 .scope begin, "alu" "alu" 6 24, 6 24 0, S_0000026bba8f9570;
 .timescale -9 -12;
S_0000026bba872ce0 .scope begin, "branchcomb" "branchcomb" 6 63, 6 63 0, S_0000026bba8f9570;
 .timescale -9 -12;
S_0000026bba872620 .scope module, "ALU_unit_B" "alu" 5 485, 6 1 0, S_0000026bba8f93e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "operandA";
    .port_info 1 /INPUT 32 "operandB";
    .port_info 2 /INPUT 4 "ALUop";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "branch";
v0000026bbaa6e8b0_0 .net "ALUop", 3 0, v0000026bbaaff690_0;  1 drivers
v0000026bbaa6ee50_0 .var "branch", 0 0;
v0000026bbaa6de10_0 .net "operandA", 31 0, v0000026bbab03ec0_0;  1 drivers
v0000026bbaa6f350_0 .net "operandB", 31 0, v0000026bbab02f20_0;  1 drivers
v0000026bbaa6ebd0_0 .var "result", 31 0;
v0000026bbaa6e6d0_0 .net/s "signedA", 31 0, v0000026bbab03ec0_0;  alias, 1 drivers
v0000026bbaa6daf0_0 .net/s "signedB", 31 0, v0000026bbab02f20_0;  alias, 1 drivers
E_0000026bbaa96d40 .event anyedge, v0000026bbaa6e8b0_0, v0000026bbaa6de10_0, v0000026bbaa6f350_0;
E_0000026bbaa96900 .event anyedge, v0000026bbaa6e8b0_0, v0000026bbaa6de10_0, v0000026bbaa6f350_0, v0000026bbaa6f350_0;
S_0000026bba8727b0 .scope begin, "alu" "alu" 6 24, 6 24 0, S_0000026bba872620;
 .timescale -9 -12;
S_0000026bba85aef0 .scope begin, "branchcomb" "branchcomb" 6 63, 6 63 0, S_0000026bba872620;
 .timescale -9 -12;
S_0000026bba85b080 .scope begin, "DX_LATCH" "DX_LATCH" 5 257, 5 257 0, S_0000026bba8f93e0;
 .timescale -9 -12;
S_0000026bba857d60 .scope begin, "FD_LATCH" "FD_LATCH" 5 85, 5 85 0, S_0000026bba8f93e0;
 .timescale -9 -12;
S_0000026bba857ef0 .scope module, "InstMem" "ROM" 5 74, 7 2 0, S_0000026bba8f93e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "addrA";
    .port_info 2 /INPUT 16 "addrB";
    .port_info 3 /OUTPUT 32 "dataOutA";
    .port_info 4 /OUTPUT 32 "dataOutB";
P_0000026bba858080 .param/l "ADDRESS_WIDTH" 0 7 2, +C4<00000000000000000000000000010000>;
P_0000026bba8580b8 .param/l "DATA_WIDTH" 0 7 2, +C4<00000000000000000000000000100000>;
P_0000026bba8580f0 .param/l "DEPTH" 0 7 2, +C4<00000000000000010000000000000000>;
P_0000026bba858128 .param/str "MEMFILE" 0 7 2, "arith_no_hazards.mem";
v0000026bbaa6e950 .array "MemoryArray", 65535 0, 31 0;
v0000026bbaa6f3f0_0 .net "addrA", 15 0, L_0000026bbab06150;  1 drivers
v0000026bbaa6f530_0 .net "addrB", 15 0, L_0000026bbab04df0;  1 drivers
v0000026bbaa6d870_0 .net "clk", 0 0, v0000026bbab05250_0;  alias, 1 drivers
v0000026bbaa6edb0_0 .var "dataOutA", 31 0;
v0000026bbaa6dd70_0 .var "dataOutB", 31 0;
E_0000026bbaa96f80 .event posedge, v0000026bbaa6d870_0;
S_0000026bba84b8f0 .scope begin, "MW_LATCH" "MW_LATCH" 5 652, 5 652 0, S_0000026bba8f93e0;
 .timescale -9 -12;
S_0000026bba84ba80 .scope module, "ProcMem" "RAM_wrapper" 5 634, 8 2 0, S_0000026bba8f93e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wEn";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 32 "dataIn";
    .port_info 4 /INPUT 3 "func3";
    .port_info 5 /OUTPUT 32 "dataOut";
P_0000026bba84bc10 .param/l "ADDRESS_WIDTH" 0 8 2, +C4<00000000000000000000000000100000>;
P_0000026bba84bc48 .param/l "DATA_WIDTH" 0 8 2, +C4<00000000000000000000000000100000>;
P_0000026bba84bc80 .param/l "DEPTH" 0 8 2, +C4<00000000000000000001000000000000>;
v0000026bbaa6ea90_0 .net "addr", 31 0, v0000026bbab003d0_0;  1 drivers
v0000026bbaa6e270_0 .var "addra", 15 0;
v0000026bbaa6ec70_0 .var "byte_wea", 3 0;
v0000026bbaa49cb0_0 .net "clk", 0 0, v0000026bbab05250_0;  alias, 1 drivers
v0000026bbaa48e50_0 .net "dataIn", 31 0, v0000026bbab04710_0;  1 drivers
v0000026bbaa48f90_0 .var "dataOut", 31 0;
v0000026bbaa497b0_0 .net "func3", 2 0, v0000026bbab01eb0_0;  1 drivers
v0000026bbaa49210_0 .var "ram_data_in", 31 0;
v0000026bbaaf6740_0 .net "ram_data_out", 31 0, v0000026bbaa6e9f0_0;  1 drivers
v0000026bbaaf70a0_0 .net "wEn", 0 0, v0000026bbab00dd0_0;  1 drivers
E_0000026bbaa96d80/0 .event anyedge, v0000026bbaa6ea90_0, v0000026bbaa497b0_0, v0000026bbaa48e50_0, v0000026bbaa6e9f0_0;
E_0000026bbaa96d80/1 .event anyedge, v0000026bbaa6ea90_0, v0000026bbaa48f90_0, v0000026bbaa48f90_0, v0000026bbaaf70a0_0;
E_0000026bbaa96d80/2 .event anyedge, v0000026bbaa48e50_0, v0000026bbaa6ea90_0, v0000026bbaa48f90_0, v0000026bbaa48f90_0;
E_0000026bbaa96d80/3 .event anyedge, v0000026bbaa48e50_0;
E_0000026bbaa96d80 .event/or E_0000026bbaa96d80/0, E_0000026bbaa96d80/1, E_0000026bbaa96d80/2, E_0000026bbaa96d80/3;
S_0000026bba9f20b0 .scope module, "my_favorite_rammy" "RAM" 8 65, 9 6 0, S_0000026bba84ba80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clkA";
    .port_info 1 /INPUT 1 "enaA";
    .port_info 2 /INPUT 4 "weA";
    .port_info 3 /INPUT 16 "addrA";
    .port_info 4 /INPUT 32 "dinA";
    .port_info 5 /OUTPUT 32 "doutA";
    .port_info 6 /INPUT 1 "clkB";
    .port_info 7 /INPUT 1 "enaB";
    .port_info 8 /INPUT 4 "weB";
    .port_info 9 /INPUT 16 "addrB";
    .port_info 10 /INPUT 32 "dinB";
    .port_info 11 /OUTPUT 32 "doutB";
P_0000026bba85b210 .param/l "ADDR_WIDTH" 0 9 11, +C4<00000000000000000000000000010000>;
P_0000026bba85b248 .param/l "COL_WIDTH" 0 9 10, +C4<00000000000000000000000000001000>;
P_0000026bba85b280 .param/l "DATA_WIDTH" 0 9 13, +C4<0000000000000000000000000000000000000000000000000000000000100000>;
P_0000026bba85b2b8 .param/l "NUM_COL" 0 9 9, +C4<00000000000000000000000000000100>;
v0000026bbaa6e770_0 .net "addrA", 15 0, v0000026bbaa6e270_0;  1 drivers
L_0000026bbab0f660 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026bbaa6f5d0_0 .net "addrB", 15 0, L_0000026bbab0f660;  1 drivers
v0000026bbaa6d7d0_0 .net "clkA", 0 0, v0000026bbab05250_0;  alias, 1 drivers
v0000026bbaa6dc30_0 .net "clkB", 0 0, v0000026bbab05250_0;  alias, 1 drivers
v0000026bbaa6deb0_0 .net "dinA", 31 0, v0000026bbaa49210_0;  1 drivers
L_0000026bbab0f6a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026bbaa6dff0_0 .net "dinB", 31 0, L_0000026bbab0f6a8;  1 drivers
v0000026bbaa6e9f0_0 .var "doutA", 31 0;
v0000026bbaa6d910_0 .var "doutB", 31 0;
L_0000026bbab0f588 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000026bbaa6d9b0_0 .net "enaA", 0 0, L_0000026bbab0f588;  1 drivers
L_0000026bbab0f5d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026bbaa6e590_0 .net "enaB", 0 0, L_0000026bbab0f5d0;  1 drivers
v0000026bbaa6da50_0 .var/i "i", 31 0;
v0000026bbaa6e090 .array "ram_block", 0 65535, 31 0;
v0000026bbaa6e130_0 .net "weA", 3 0, v0000026bbaa6ec70_0;  1 drivers
L_0000026bbab0f618 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000026bbaa6e1d0_0 .net "weB", 3 0, L_0000026bbab0f618;  1 drivers
S_0000026bbaaf8980 .scope module, "RegisterFile" "regfile" 5 217, 10 1 0, S_0000026bba8f93e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "ctrl_reset";
    .port_info 2 /INPUT 1 "A_ctrl_writeEnable";
    .port_info 3 /INPUT 5 "A_ctrl_writeReg";
    .port_info 4 /INPUT 5 "A_ctrl_readReg1";
    .port_info 5 /INPUT 5 "A_ctrl_readReg2";
    .port_info 6 /INPUT 32 "A_data_writeReg";
    .port_info 7 /OUTPUT 32 "A_data_readReg1";
    .port_info 8 /OUTPUT 32 "A_data_readReg2";
    .port_info 9 /INPUT 1 "B_ctrl_writeEnable";
    .port_info 10 /INPUT 5 "B_ctrl_writeReg";
    .port_info 11 /INPUT 5 "B_ctrl_readReg1";
    .port_info 12 /INPUT 5 "B_ctrl_readReg2";
    .port_info 13 /INPUT 32 "B_data_writeReg";
    .port_info 14 /OUTPUT 32 "B_data_readReg1";
    .port_info 15 /OUTPUT 32 "B_data_readReg2";
v0000026bbaaf5e80_0 .net "A_ctrl_readReg1", 4 0, v0000026bbaafa480_0;  alias, 1 drivers
v0000026bbaaf67e0_0 .net "A_ctrl_readReg2", 4 0, v0000026bbaaf9bc0_0;  alias, 1 drivers
v0000026bbaaf5b60_0 .net "A_ctrl_writeEnable", 0 0, v0000026bbaaf9f80_0;  1 drivers
v0000026bbaaf7000_0 .net "A_ctrl_writeReg", 4 0, L_0000026bbaa545f0;  alias, 1 drivers
v0000026bbaaf6880_0 .var "A_data_readReg1", 31 0;
v0000026bbaaf6e20_0 .var "A_data_readReg2", 31 0;
v0000026bbaaf5d40_0 .net "A_data_writeReg", 31 0, v0000026bbaafbd80_0;  1 drivers
v0000026bbaaf5fc0_0 .net "B_ctrl_readReg1", 4 0, v0000026bbaaf9080_0;  alias, 1 drivers
v0000026bbaaf6a60_0 .net "B_ctrl_readReg2", 4 0, v0000026bbaaf8b80_0;  alias, 1 drivers
v0000026bbaaf6920_0 .net "B_ctrl_writeEnable", 0 0, v0000026bbab01050_0;  1 drivers
v0000026bbaaf7140_0 .net "B_ctrl_writeReg", 4 0, L_0000026bbaa54660;  alias, 1 drivers
v0000026bbaaf73c0_0 .var "B_data_readReg1", 31 0;
v0000026bbaaf6060_0 .var "B_data_readReg2", 31 0;
v0000026bbaaf71e0_0 .net "B_data_writeReg", 31 0, v0000026bbab00e70_0;  1 drivers
v0000026bbaaf6b00_0 .net "clock", 0 0, v0000026bbab05250_0;  alias, 1 drivers
v0000026bbaaf75a0_0 .net "ctrl_reset", 0 0, v0000026bbab05570_0;  alias, 1 drivers
v0000026bbaaf7460 .array "regs", 0 31, 31 0;
v0000026bbaaf7460_0 .array/port v0000026bbaaf7460, 0;
v0000026bbaaf7460_1 .array/port v0000026bbaaf7460, 1;
v0000026bbaaf7460_2 .array/port v0000026bbaaf7460, 2;
E_0000026bbaa96740/0 .event anyedge, v0000026bbaaf5e80_0, v0000026bbaaf7460_0, v0000026bbaaf7460_1, v0000026bbaaf7460_2;
v0000026bbaaf7460_3 .array/port v0000026bbaaf7460, 3;
v0000026bbaaf7460_4 .array/port v0000026bbaaf7460, 4;
v0000026bbaaf7460_5 .array/port v0000026bbaaf7460, 5;
v0000026bbaaf7460_6 .array/port v0000026bbaaf7460, 6;
E_0000026bbaa96740/1 .event anyedge, v0000026bbaaf7460_3, v0000026bbaaf7460_4, v0000026bbaaf7460_5, v0000026bbaaf7460_6;
v0000026bbaaf7460_7 .array/port v0000026bbaaf7460, 7;
v0000026bbaaf7460_8 .array/port v0000026bbaaf7460, 8;
v0000026bbaaf7460_9 .array/port v0000026bbaaf7460, 9;
v0000026bbaaf7460_10 .array/port v0000026bbaaf7460, 10;
E_0000026bbaa96740/2 .event anyedge, v0000026bbaaf7460_7, v0000026bbaaf7460_8, v0000026bbaaf7460_9, v0000026bbaaf7460_10;
v0000026bbaaf7460_11 .array/port v0000026bbaaf7460, 11;
v0000026bbaaf7460_12 .array/port v0000026bbaaf7460, 12;
v0000026bbaaf7460_13 .array/port v0000026bbaaf7460, 13;
v0000026bbaaf7460_14 .array/port v0000026bbaaf7460, 14;
E_0000026bbaa96740/3 .event anyedge, v0000026bbaaf7460_11, v0000026bbaaf7460_12, v0000026bbaaf7460_13, v0000026bbaaf7460_14;
v0000026bbaaf7460_15 .array/port v0000026bbaaf7460, 15;
v0000026bbaaf7460_16 .array/port v0000026bbaaf7460, 16;
v0000026bbaaf7460_17 .array/port v0000026bbaaf7460, 17;
v0000026bbaaf7460_18 .array/port v0000026bbaaf7460, 18;
E_0000026bbaa96740/4 .event anyedge, v0000026bbaaf7460_15, v0000026bbaaf7460_16, v0000026bbaaf7460_17, v0000026bbaaf7460_18;
v0000026bbaaf7460_19 .array/port v0000026bbaaf7460, 19;
v0000026bbaaf7460_20 .array/port v0000026bbaaf7460, 20;
v0000026bbaaf7460_21 .array/port v0000026bbaaf7460, 21;
v0000026bbaaf7460_22 .array/port v0000026bbaaf7460, 22;
E_0000026bbaa96740/5 .event anyedge, v0000026bbaaf7460_19, v0000026bbaaf7460_20, v0000026bbaaf7460_21, v0000026bbaaf7460_22;
v0000026bbaaf7460_23 .array/port v0000026bbaaf7460, 23;
v0000026bbaaf7460_24 .array/port v0000026bbaaf7460, 24;
v0000026bbaaf7460_25 .array/port v0000026bbaaf7460, 25;
v0000026bbaaf7460_26 .array/port v0000026bbaaf7460, 26;
E_0000026bbaa96740/6 .event anyedge, v0000026bbaaf7460_23, v0000026bbaaf7460_24, v0000026bbaaf7460_25, v0000026bbaaf7460_26;
v0000026bbaaf7460_27 .array/port v0000026bbaaf7460, 27;
v0000026bbaaf7460_28 .array/port v0000026bbaaf7460, 28;
v0000026bbaaf7460_29 .array/port v0000026bbaaf7460, 29;
v0000026bbaaf7460_30 .array/port v0000026bbaaf7460, 30;
E_0000026bbaa96740/7 .event anyedge, v0000026bbaaf7460_27, v0000026bbaaf7460_28, v0000026bbaaf7460_29, v0000026bbaaf7460_30;
v0000026bbaaf7460_31 .array/port v0000026bbaaf7460, 31;
E_0000026bbaa96740/8 .event anyedge, v0000026bbaaf7460_31, v0000026bbaaf67e0_0, v0000026bbaaf5fc0_0, v0000026bbaaf6a60_0;
E_0000026bbaa96740 .event/or E_0000026bbaa96740/0, E_0000026bbaa96740/1, E_0000026bbaa96740/2, E_0000026bbaa96740/3, E_0000026bbaa96740/4, E_0000026bbaa96740/5, E_0000026bbaa96740/6, E_0000026bbaa96740/7, E_0000026bbaa96740/8;
S_0000026bbaaf8660 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 10 27, 10 27 0, S_0000026bbaaf8980;
 .timescale -9 -12;
v0000026bbaaf6ba0_0 .var/2s "i", 31 0;
S_0000026bbaaf84d0 .scope begin, "XM_LATCH" "XM_LATCH" 5 530, 5 530 0, S_0000026bba8f93e0;
 .timescale -9 -12;
S_0000026bbaaf8340 .scope module, "branch_predictor" "bp" 5 66, 11 1 0, S_0000026bba8f93e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /OUTPUT 1 "direction";
    .port_info 3 /OUTPUT 32 "target";
v0000026bbaaf69c0_0 .net "PC", 31 0, v0000026bbab02840_0;  1 drivers
v0000026bbaaf6c40_0 .net "clock", 0 0, v0000026bbab05250_0;  alias, 1 drivers
v0000026bbaaf6f60_0 .net "direction", 0 0, L_0000026bbab0f420;  alias, 1 drivers
v0000026bbaaf7500_0 .net "target", 31 0, L_0000026bbab0f468;  alias, 1 drivers
S_0000026bbaaf87f0 .scope module, "control_unit" "control" 5 186, 12 1 0, S_0000026bba8f93e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "A_opcode";
    .port_info 1 /INPUT 3 "A_func3";
    .port_info 2 /INPUT 7 "A_func7";
    .port_info 3 /OUTPUT 4 "A_ALUop";
    .port_info 4 /OUTPUT 1 "A_ALUinB";
    .port_info 5 /OUTPUT 1 "A_isABranch";
    .port_info 6 /OUTPUT 1 "A_RWE";
    .port_info 7 /OUTPUT 1 "A_isJal";
    .port_info 8 /OUTPUT 1 "A_isJalr";
    .port_info 9 /OUTPUT 1 "A_isAuipc";
    .port_info 10 /OUTPUT 1 "A_isLui";
    .port_info 11 /OUTPUT 1 "A_isStore";
    .port_info 12 /OUTPUT 1 "A_isLoad";
    .port_info 13 /INPUT 7 "B_opcode";
    .port_info 14 /INPUT 3 "B_func3";
    .port_info 15 /INPUT 7 "B_func7";
    .port_info 16 /OUTPUT 4 "B_ALUop";
    .port_info 17 /OUTPUT 1 "B_ALUinB";
    .port_info 18 /OUTPUT 1 "B_isABranch";
    .port_info 19 /OUTPUT 1 "B_RWE";
    .port_info 20 /OUTPUT 1 "B_isJal";
    .port_info 21 /OUTPUT 1 "B_isJalr";
    .port_info 22 /OUTPUT 1 "B_isAuipc";
    .port_info 23 /OUTPUT 1 "B_isLui";
    .port_info 24 /OUTPUT 1 "B_isStore";
    .port_info 25 /OUTPUT 1 "B_isLoad";
v0000026bbaaf6ce0_0 .var "A_ALUinB", 0 0;
v0000026bbaaf61a0_0 .var "A_ALUop", 3 0;
v0000026bbaaf7280_0 .var "A_RWE", 0 0;
v0000026bbaaf7a00_0 .net "A_func3", 2 0, v0000026bbaafbf60_0;  1 drivers
v0000026bbaaf7640_0 .net "A_func7", 6 0, v0000026bbaafc140_0;  1 drivers
v0000026bbaaf6d80_0 .var "A_isABranch", 0 0;
v0000026bbaaf6100_0 .var "A_isAuipc", 0 0;
v0000026bbaaf5f20_0 .var "A_isJal", 0 0;
v0000026bbaaf7320_0 .var "A_isJalr", 0 0;
v0000026bbaaf6ec0_0 .var "A_isLoad", 0 0;
v0000026bbaaf76e0_0 .var "A_isLui", 0 0;
v0000026bbaaf5c00_0 .var "A_isStore", 0 0;
v0000026bbaaf6240_0 .net "A_opcode", 6 0, v0000026bbaafdf70_0;  1 drivers
v0000026bbaaf7780_0 .var "A_useFunc7", 0 0;
v0000026bbaaf6420_0 .var "B_ALUinB", 0 0;
v0000026bbaaf7820_0 .var "B_ALUop", 3 0;
v0000026bbaaf78c0_0 .var "B_RWE", 0 0;
v0000026bbaaf62e0_0 .net "B_func3", 2 0, v0000026bbab008d0_0;  1 drivers
v0000026bbaaf7960_0 .net "B_func7", 6 0, v0000026bbab03b00_0;  1 drivers
v0000026bbaaf6380_0 .var "B_isABranch", 0 0;
v0000026bbaaf5de0_0 .var "B_isAuipc", 0 0;
v0000026bbaaf5ca0_0 .var "B_isJal", 0 0;
v0000026bbaaf64c0_0 .var "B_isJalr", 0 0;
v0000026bbaaf6560_0 .var "B_isLoad", 0 0;
v0000026bbaaf6600_0 .var "B_isLui", 0 0;
v0000026bbaaf66a0_0 .var "B_isStore", 0 0;
v0000026bbaaf9620_0 .net "B_opcode", 6 0, v0000026bbab034c0_0;  1 drivers
v0000026bbaafa980_0 .var "B_useFunc7", 0 0;
E_0000026bbaa96200/0 .event anyedge, v0000026bbaaf6240_0, v0000026bbaaf7a00_0, v0000026bbaaf6240_0, v0000026bbaaf6240_0;
E_0000026bbaa96200/1 .event anyedge, v0000026bbaaf6240_0, v0000026bbaaf6240_0, v0000026bbaaf6240_0, v0000026bbaaf6240_0;
E_0000026bbaa96200/2 .event anyedge, v0000026bbaaf6240_0, v0000026bbaaf7640_0, v0000026bbaaf9620_0, v0000026bbaaf62e0_0;
E_0000026bbaa96200/3 .event anyedge, v0000026bbaaf9620_0, v0000026bbaaf9620_0, v0000026bbaaf9620_0, v0000026bbaaf9620_0;
E_0000026bbaa96200/4 .event anyedge, v0000026bbaaf9620_0, v0000026bbaaf9620_0, v0000026bbaaf9620_0, v0000026bbaaf7960_0;
E_0000026bbaa96200 .event/or E_0000026bbaa96200/0, E_0000026bbaa96200/1, E_0000026bbaa96200/2, E_0000026bbaa96200/3, E_0000026bbaa96200/4;
S_0000026bbaaf7b70 .scope begin, "fetch_comb" "fetch_comb" 5 30, 5 30 0, S_0000026bba8f93e0;
 .timescale -9 -12;
S_0000026bbaaf81b0 .scope begin, "program_counter" "program_counter" 5 60, 5 60 0, S_0000026bba8f93e0;
 .timescale -9 -12;
S_0000026bbaaf7d00 .scope module, "set_src_dest" "setsourcedest" 5 166, 13 1 0, S_0000026bba8f93e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "A_opcode";
    .port_info 1 /INPUT 5 "A_src1";
    .port_info 2 /INPUT 5 "A_src2";
    .port_info 3 /INPUT 5 "A_dest";
    .port_info 4 /OUTPUT 5 "A_out_src1";
    .port_info 5 /OUTPUT 5 "A_out_src2";
    .port_info 6 /OUTPUT 5 "A_out_dest";
    .port_info 7 /INPUT 7 "B_opcode";
    .port_info 8 /INPUT 5 "B_src1";
    .port_info 9 /INPUT 5 "B_src2";
    .port_info 10 /INPUT 5 "B_dest";
    .port_info 11 /OUTPUT 5 "B_out_src1";
    .port_info 12 /OUTPUT 5 "B_out_src2";
    .port_info 13 /OUTPUT 5 "B_out_dest";
v0000026bbaaf9760_0 .net "A_dest", 4 0, v0000026bbaaff5f0_0;  1 drivers
v0000026bbaaf9940_0 .net "A_opcode", 6 0, v0000026bbaafdf70_0;  alias, 1 drivers
v0000026bbaaf9e40_0 .var "A_out_dest", 4 0;
v0000026bbaafa480_0 .var "A_out_src1", 4 0;
v0000026bbaaf9bc0_0 .var "A_out_src2", 4 0;
v0000026bbaafa840_0 .net "A_src1", 4 0, v0000026bbaafea10_0;  1 drivers
v0000026bbaaf91c0_0 .net "A_src2", 4 0, v0000026bbaafeab0_0;  1 drivers
v0000026bbaaf9800_0 .net "B_dest", 4 0, v0000026bbab02c00_0;  1 drivers
v0000026bbaaf9c60_0 .net "B_opcode", 6 0, v0000026bbab034c0_0;  alias, 1 drivers
v0000026bbaafa020_0 .var "B_out_dest", 4 0;
v0000026bbaaf9080_0 .var "B_out_src1", 4 0;
v0000026bbaaf8b80_0 .var "B_out_src2", 4 0;
v0000026bbaaf9120_0 .net "B_src1", 4 0, v0000026bbab036a0_0;  1 drivers
v0000026bbaaf98a0_0 .net "B_src2", 4 0, v0000026bbab03920_0;  1 drivers
E_0000026bbaa963c0/0 .event anyedge, v0000026bbaaf6240_0, v0000026bbaafa840_0, v0000026bbaaf9760_0, v0000026bbaaf91c0_0;
E_0000026bbaa963c0/1 .event anyedge, v0000026bbaaf9620_0, v0000026bbaaf9120_0, v0000026bbaaf9800_0, v0000026bbaaf98a0_0;
E_0000026bbaa963c0 .event/or E_0000026bbaa963c0/0, E_0000026bbaa963c0/1;
    .scope S_0000026bba857ef0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026bbaa6edb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026bbaa6dd70_0, 0, 32;
    %end;
    .thread T_0, $init;
    .scope S_0000026bba857ef0;
T_1 ;
    %vpi_call/w 7 13 "$readmemh", P_0000026bba858128, v0000026bbaa6e950 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000026bba857ef0;
T_2 ;
    %wait E_0000026bbaa96f80;
    %load/vec4 v0000026bbaa6f3f0_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0000026bbaa6e950, 4;
    %assign/vec4 v0000026bbaa6edb0_0, 0;
    %load/vec4 v0000026bbaa6f530_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0000026bbaa6e950, 4;
    %assign/vec4 v0000026bbaa6dd70_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0000026bbaaf7d00;
T_3 ;
Ewait_0 .event/or E_0000026bbaa963c0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0000026bbaaf9940_0;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0000026bbaafa840_0;
    %store/vec4 v0000026bbaafa480_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026bbaaf9bc0_0, 0, 5;
    %load/vec4 v0000026bbaaf9760_0;
    %store/vec4 v0000026bbaaf9e40_0, 0, 5;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000026bbaaf9940_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0000026bbaafa840_0;
    %store/vec4 v0000026bbaafa480_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026bbaaf9bc0_0, 0, 5;
    %load/vec4 v0000026bbaaf9760_0;
    %store/vec4 v0000026bbaaf9e40_0, 0, 5;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0000026bbaaf9940_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0000026bbaafa840_0;
    %store/vec4 v0000026bbaafa480_0, 0, 5;
    %load/vec4 v0000026bbaaf91c0_0;
    %store/vec4 v0000026bbaaf9bc0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026bbaaf9e40_0, 0, 5;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0000026bbaaf9940_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v0000026bbaafa840_0;
    %store/vec4 v0000026bbaafa480_0, 0, 5;
    %load/vec4 v0000026bbaaf91c0_0;
    %store/vec4 v0000026bbaaf9bc0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026bbaaf9e40_0, 0, 5;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0000026bbaaf9940_0;
    %cmpi/e 111, 0, 7;
    %jmp/0xz  T_3.8, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026bbaafa480_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026bbaaf9bc0_0, 0, 5;
    %load/vec4 v0000026bbaaf9760_0;
    %store/vec4 v0000026bbaaf9e40_0, 0, 5;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0000026bbaaf9940_0;
    %cmpi/e 103, 0, 7;
    %jmp/0xz  T_3.10, 4;
    %load/vec4 v0000026bbaafa840_0;
    %store/vec4 v0000026bbaafa480_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026bbaaf9bc0_0, 0, 5;
    %load/vec4 v0000026bbaaf9760_0;
    %store/vec4 v0000026bbaaf9e40_0, 0, 5;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0000026bbaaf9940_0;
    %cmpi/e 23, 0, 7;
    %jmp/0xz  T_3.12, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026bbaafa480_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026bbaaf9bc0_0, 0, 5;
    %load/vec4 v0000026bbaaf9760_0;
    %store/vec4 v0000026bbaaf9e40_0, 0, 5;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0000026bbaaf9940_0;
    %cmpi/e 55, 0, 7;
    %jmp/0xz  T_3.14, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026bbaafa480_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026bbaaf9bc0_0, 0, 5;
    %load/vec4 v0000026bbaaf9760_0;
    %store/vec4 v0000026bbaaf9e40_0, 0, 5;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v0000026bbaafa840_0;
    %store/vec4 v0000026bbaafa480_0, 0, 5;
    %load/vec4 v0000026bbaaf91c0_0;
    %store/vec4 v0000026bbaaf9bc0_0, 0, 5;
    %load/vec4 v0000026bbaaf9760_0;
    %store/vec4 v0000026bbaaf9e40_0, 0, 5;
T_3.15 ;
T_3.13 ;
T_3.11 ;
T_3.9 ;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %load/vec4 v0000026bbaaf9c60_0;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_3.16, 4;
    %load/vec4 v0000026bbaaf9120_0;
    %store/vec4 v0000026bbaaf9080_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026bbaaf8b80_0, 0, 5;
    %load/vec4 v0000026bbaaf9800_0;
    %store/vec4 v0000026bbaafa020_0, 0, 5;
    %jmp T_3.17;
T_3.16 ;
    %load/vec4 v0000026bbaaf9c60_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_3.18, 4;
    %load/vec4 v0000026bbaaf9120_0;
    %store/vec4 v0000026bbaaf9080_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026bbaaf8b80_0, 0, 5;
    %load/vec4 v0000026bbaaf9800_0;
    %store/vec4 v0000026bbaafa020_0, 0, 5;
    %jmp T_3.19;
T_3.18 ;
    %load/vec4 v0000026bbaaf9c60_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_3.20, 4;
    %load/vec4 v0000026bbaaf9120_0;
    %store/vec4 v0000026bbaaf9080_0, 0, 5;
    %load/vec4 v0000026bbaaf98a0_0;
    %store/vec4 v0000026bbaaf8b80_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026bbaafa020_0, 0, 5;
    %jmp T_3.21;
T_3.20 ;
    %load/vec4 v0000026bbaaf9c60_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_3.22, 4;
    %load/vec4 v0000026bbaaf9120_0;
    %store/vec4 v0000026bbaaf9080_0, 0, 5;
    %load/vec4 v0000026bbaaf98a0_0;
    %store/vec4 v0000026bbaaf8b80_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026bbaafa020_0, 0, 5;
    %jmp T_3.23;
T_3.22 ;
    %load/vec4 v0000026bbaaf9c60_0;
    %cmpi/e 111, 0, 7;
    %jmp/0xz  T_3.24, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026bbaaf9080_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026bbaaf8b80_0, 0, 5;
    %load/vec4 v0000026bbaaf9800_0;
    %store/vec4 v0000026bbaafa020_0, 0, 5;
    %jmp T_3.25;
T_3.24 ;
    %load/vec4 v0000026bbaaf9c60_0;
    %cmpi/e 103, 0, 7;
    %jmp/0xz  T_3.26, 4;
    %load/vec4 v0000026bbaaf9120_0;
    %store/vec4 v0000026bbaaf9080_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026bbaaf8b80_0, 0, 5;
    %load/vec4 v0000026bbaaf9800_0;
    %store/vec4 v0000026bbaafa020_0, 0, 5;
    %jmp T_3.27;
T_3.26 ;
    %load/vec4 v0000026bbaaf9c60_0;
    %cmpi/e 23, 0, 7;
    %jmp/0xz  T_3.28, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026bbaaf9080_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026bbaaf8b80_0, 0, 5;
    %load/vec4 v0000026bbaaf9800_0;
    %store/vec4 v0000026bbaafa020_0, 0, 5;
    %jmp T_3.29;
T_3.28 ;
    %load/vec4 v0000026bbaaf9c60_0;
    %cmpi/e 55, 0, 7;
    %jmp/0xz  T_3.30, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026bbaaf9080_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026bbaaf8b80_0, 0, 5;
    %load/vec4 v0000026bbaaf9800_0;
    %store/vec4 v0000026bbaafa020_0, 0, 5;
    %jmp T_3.31;
T_3.30 ;
    %load/vec4 v0000026bbaaf9120_0;
    %store/vec4 v0000026bbaaf9080_0, 0, 5;
    %load/vec4 v0000026bbaaf98a0_0;
    %store/vec4 v0000026bbaaf8b80_0, 0, 5;
    %load/vec4 v0000026bbaaf9800_0;
    %store/vec4 v0000026bbaafa020_0, 0, 5;
T_3.31 ;
T_3.29 ;
T_3.27 ;
T_3.25 ;
T_3.23 ;
T_3.21 ;
T_3.19 ;
T_3.17 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000026bbaaf87f0;
T_4 ;
Ewait_1 .event/or E_0000026bbaa96200, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0000026bbaaf6240_0;
    %cmpi/e 51, 0, 7;
    %flag_get/vec4 4;
    %jmp/1 T_4.0, 4;
    %load/vec4 v0000026bbaaf6240_0;
    %cmpi/e 19, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_4.1, 4;
    %load/vec4 v0000026bbaaf7a00_0;
    %cmpi/e 5, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_4.2, 4;
    %load/vec4 v0000026bbaaf7a00_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_4.2;
    %and;
T_4.1;
    %or;
T_4.0;
    %store/vec4 v0000026bbaaf7780_0, 0, 1;
    %load/vec4 v0000026bbaaf6240_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %load/vec4 v0000026bbaaf6240_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %and;
    %load/vec4 v0000026bbaaf6240_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
    %load/vec4 v0000026bbaaf6240_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v0000026bbaaf6240_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %load/vec4 v0000026bbaaf6240_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0000026bbaaf6240_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v0000026bbaaf6ec0_0, 0, 1;
    %load/vec4 v0000026bbaaf6240_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %load/vec4 v0000026bbaaf6240_0;
    %parti/s 1, 5, 4;
    %and;
    %load/vec4 v0000026bbaaf6240_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
    %load/vec4 v0000026bbaaf6240_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v0000026bbaaf6240_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %load/vec4 v0000026bbaaf6240_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0000026bbaaf6240_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v0000026bbaaf5c00_0, 0, 1;
    %load/vec4 v0000026bbaaf6ec0_0;
    %load/vec4 v0000026bbaaf5c00_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_4.3, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_4.4, 8;
T_4.3 ; End of true expr.
    %load/vec4 v0000026bbaaf7780_0;
    %flag_set/vec4 9;
    %jmp/0 T_4.5, 9;
    %load/vec4 v0000026bbaaf7640_0;
    %parti/s 1, 5, 4;
    %jmp/1 T_4.6, 9;
T_4.5 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.6, 9;
 ; End of false expr.
    %blend;
T_4.6;
    %load/vec4 v0000026bbaaf7a00_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_4.4, 8;
 ; End of false expr.
    %blend;
T_4.4;
    %store/vec4 v0000026bbaaf61a0_0, 0, 4;
    %load/vec4 v0000026bbaaf6ec0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_4.7, 8;
    %load/vec4 v0000026bbaaf6240_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %load/vec4 v0000026bbaaf6240_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %and;
    %load/vec4 v0000026bbaaf6240_0;
    %parti/s 1, 4, 4;
    %and;
    %load/vec4 v0000026bbaaf6240_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v0000026bbaaf6240_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %load/vec4 v0000026bbaaf6240_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0000026bbaaf6240_0;
    %parti/s 1, 0, 2;
    %and;
    %or;
T_4.7;
    %store/vec4 v0000026bbaaf6ce0_0, 0, 1;
    %load/vec4 v0000026bbaaf6240_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0000026bbaaf6240_0;
    %parti/s 1, 5, 4;
    %and;
    %load/vec4 v0000026bbaaf6240_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
    %load/vec4 v0000026bbaaf6240_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v0000026bbaaf6240_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %load/vec4 v0000026bbaaf6240_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0000026bbaaf6240_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v0000026bbaaf6d80_0, 0, 1;
    %load/vec4 v0000026bbaaf6d80_0;
    %nor/r;
    %load/vec4 v0000026bbaaf5c00_0;
    %nor/r;
    %and;
    %store/vec4 v0000026bbaaf7280_0, 0, 1;
    %load/vec4 v0000026bbaaf6240_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0000026bbaaf6240_0;
    %parti/s 1, 5, 4;
    %and;
    %load/vec4 v0000026bbaaf6240_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
    %load/vec4 v0000026bbaaf6240_0;
    %parti/s 1, 3, 3;
    %and;
    %load/vec4 v0000026bbaaf6240_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v0000026bbaaf6240_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0000026bbaaf6240_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v0000026bbaaf5f20_0, 0, 1;
    %load/vec4 v0000026bbaaf6240_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0000026bbaaf6240_0;
    %parti/s 1, 5, 4;
    %and;
    %load/vec4 v0000026bbaaf6240_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
    %load/vec4 v0000026bbaaf6240_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v0000026bbaaf6240_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v0000026bbaaf6240_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0000026bbaaf6240_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v0000026bbaaf7320_0, 0, 1;
    %load/vec4 v0000026bbaaf6240_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %load/vec4 v0000026bbaaf6240_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %and;
    %load/vec4 v0000026bbaaf6240_0;
    %parti/s 1, 4, 4;
    %and;
    %load/vec4 v0000026bbaaf6240_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v0000026bbaaf6240_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v0000026bbaaf6240_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0000026bbaaf6240_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v0000026bbaaf6100_0, 0, 1;
    %load/vec4 v0000026bbaaf6240_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %load/vec4 v0000026bbaaf6240_0;
    %parti/s 1, 5, 4;
    %and;
    %load/vec4 v0000026bbaaf6240_0;
    %parti/s 1, 4, 4;
    %and;
    %load/vec4 v0000026bbaaf6240_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v0000026bbaaf6240_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v0000026bbaaf6240_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0000026bbaaf6240_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v0000026bbaaf76e0_0, 0, 1;
    %load/vec4 v0000026bbaaf9620_0;
    %cmpi/e 51, 0, 7;
    %flag_get/vec4 4;
    %jmp/1 T_4.8, 4;
    %load/vec4 v0000026bbaaf9620_0;
    %cmpi/e 19, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_4.9, 4;
    %load/vec4 v0000026bbaaf62e0_0;
    %cmpi/e 5, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_4.10, 4;
    %load/vec4 v0000026bbaaf62e0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_4.10;
    %and;
T_4.9;
    %or;
T_4.8;
    %store/vec4 v0000026bbaafa980_0, 0, 1;
    %load/vec4 v0000026bbaaf9620_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %load/vec4 v0000026bbaaf9620_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %and;
    %load/vec4 v0000026bbaaf9620_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
    %load/vec4 v0000026bbaaf9620_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v0000026bbaaf9620_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %load/vec4 v0000026bbaaf9620_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0000026bbaaf9620_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v0000026bbaaf6560_0, 0, 1;
    %load/vec4 v0000026bbaaf9620_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %load/vec4 v0000026bbaaf9620_0;
    %parti/s 1, 5, 4;
    %and;
    %load/vec4 v0000026bbaaf9620_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
    %load/vec4 v0000026bbaaf9620_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v0000026bbaaf9620_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %load/vec4 v0000026bbaaf9620_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0000026bbaaf9620_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v0000026bbaaf66a0_0, 0, 1;
    %load/vec4 v0000026bbaaf6560_0;
    %load/vec4 v0000026bbaaf66a0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_4.11, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_4.12, 8;
T_4.11 ; End of true expr.
    %load/vec4 v0000026bbaafa980_0;
    %flag_set/vec4 9;
    %jmp/0 T_4.13, 9;
    %load/vec4 v0000026bbaaf7960_0;
    %parti/s 1, 5, 4;
    %jmp/1 T_4.14, 9;
T_4.13 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.14, 9;
 ; End of false expr.
    %blend;
T_4.14;
    %load/vec4 v0000026bbaaf62e0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_4.12, 8;
 ; End of false expr.
    %blend;
T_4.12;
    %store/vec4 v0000026bbaaf7820_0, 0, 4;
    %load/vec4 v0000026bbaaf6560_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_4.15, 8;
    %load/vec4 v0000026bbaaf9620_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %load/vec4 v0000026bbaaf9620_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %and;
    %load/vec4 v0000026bbaaf9620_0;
    %parti/s 1, 4, 4;
    %and;
    %load/vec4 v0000026bbaaf9620_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v0000026bbaaf9620_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %load/vec4 v0000026bbaaf9620_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0000026bbaaf9620_0;
    %parti/s 1, 0, 2;
    %and;
    %or;
T_4.15;
    %store/vec4 v0000026bbaaf6420_0, 0, 1;
    %load/vec4 v0000026bbaaf9620_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0000026bbaaf9620_0;
    %parti/s 1, 5, 4;
    %and;
    %load/vec4 v0000026bbaaf9620_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
    %load/vec4 v0000026bbaaf9620_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v0000026bbaaf9620_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %load/vec4 v0000026bbaaf9620_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0000026bbaaf9620_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v0000026bbaaf6380_0, 0, 1;
    %load/vec4 v0000026bbaaf6380_0;
    %nor/r;
    %load/vec4 v0000026bbaaf66a0_0;
    %nor/r;
    %and;
    %store/vec4 v0000026bbaaf78c0_0, 0, 1;
    %load/vec4 v0000026bbaaf9620_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0000026bbaaf9620_0;
    %parti/s 1, 5, 4;
    %and;
    %load/vec4 v0000026bbaaf9620_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
    %load/vec4 v0000026bbaaf9620_0;
    %parti/s 1, 3, 3;
    %and;
    %load/vec4 v0000026bbaaf9620_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v0000026bbaaf9620_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0000026bbaaf9620_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v0000026bbaaf5ca0_0, 0, 1;
    %load/vec4 v0000026bbaaf9620_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0000026bbaaf9620_0;
    %parti/s 1, 5, 4;
    %and;
    %load/vec4 v0000026bbaaf9620_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
    %load/vec4 v0000026bbaaf9620_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v0000026bbaaf9620_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v0000026bbaaf9620_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0000026bbaaf9620_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v0000026bbaaf64c0_0, 0, 1;
    %load/vec4 v0000026bbaaf9620_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %load/vec4 v0000026bbaaf9620_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %and;
    %load/vec4 v0000026bbaaf9620_0;
    %parti/s 1, 4, 4;
    %and;
    %load/vec4 v0000026bbaaf9620_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v0000026bbaaf9620_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v0000026bbaaf9620_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0000026bbaaf9620_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v0000026bbaaf5de0_0, 0, 1;
    %load/vec4 v0000026bbaaf9620_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %load/vec4 v0000026bbaaf9620_0;
    %parti/s 1, 5, 4;
    %and;
    %load/vec4 v0000026bbaaf9620_0;
    %parti/s 1, 4, 4;
    %and;
    %load/vec4 v0000026bbaaf9620_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v0000026bbaaf9620_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v0000026bbaaf9620_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0000026bbaaf9620_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v0000026bbaaf6600_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000026bbaaf8980;
T_5 ;
    %wait E_0000026bbaa96f80;
    %load/vec4 v0000026bbaaf75a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0000026bbaaf8660;
    %jmp t_0;
    .scope S_0000026bbaaf8660;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026bbaaf6ba0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0000026bbaaf6ba0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000026bbaaf6ba0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026bbaaf7460, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000026bbaaf6ba0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000026bbaaf6ba0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %end;
    .scope S_0000026bbaaf8980;
t_0 %join;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000026bbaaf5b60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.6, 9;
    %load/vec4 v0000026bbaaf7000_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0000026bbaaf5d40_0;
    %load/vec4 v0000026bbaaf7000_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026bbaaf7460, 0, 4;
T_5.4 ;
    %load/vec4 v0000026bbaaf6920_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.9, 9;
    %load/vec4 v0000026bbaaf7140_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0000026bbaaf71e0_0;
    %load/vec4 v0000026bbaaf7140_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026bbaaf7460, 0, 4;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000026bbaaf8980;
T_6 ;
Ewait_2 .event/or E_0000026bbaa96740, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0000026bbaaf5e80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v0000026bbaaf5e80_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000026bbaaf7460, 4;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %store/vec4 v0000026bbaaf6880_0, 0, 32;
    %load/vec4 v0000026bbaaf67e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_6.3, 8;
T_6.2 ; End of true expr.
    %load/vec4 v0000026bbaaf67e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000026bbaaf7460, 4;
    %jmp/0 T_6.3, 8;
 ; End of false expr.
    %blend;
T_6.3;
    %store/vec4 v0000026bbaaf6e20_0, 0, 32;
    %load/vec4 v0000026bbaaf5fc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.4, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_6.5, 8;
T_6.4 ; End of true expr.
    %load/vec4 v0000026bbaaf5fc0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000026bbaaf7460, 4;
    %jmp/0 T_6.5, 8;
 ; End of false expr.
    %blend;
T_6.5;
    %store/vec4 v0000026bbaaf73c0_0, 0, 32;
    %load/vec4 v0000026bbaaf6a60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.6, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_6.7, 8;
T_6.6 ; End of true expr.
    %load/vec4 v0000026bbaaf6a60_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000026bbaaf7460, 4;
    %jmp/0 T_6.7, 8;
 ; End of false expr.
    %blend;
T_6.7;
    %store/vec4 v0000026bbaaf6060_0, 0, 32;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000026bba8f9570;
T_7 ;
Ewait_3 .event/or E_0000026bbaa96700, E_0x0;
    %wait Ewait_3;
    %fork t_3, S_0000026bba872b50;
    %jmp t_2;
    .scope S_0000026bba872b50;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026bbaa6e630_0, 0, 32;
    %load/vec4 v0000026bbaa6f670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026bbaa6e630_0, 0, 32;
    %jmp T_7.11;
T_7.0 ;
    %load/vec4 v0000026bbaa6e4f0_0;
    %load/vec4 v0000026bbaa6f030_0;
    %add;
    %store/vec4 v0000026bbaa6e630_0, 0, 32;
    %jmp T_7.11;
T_7.1 ;
    %load/vec4 v0000026bbaa6e4f0_0;
    %load/vec4 v0000026bbaa6f030_0;
    %sub;
    %store/vec4 v0000026bbaa6e630_0, 0, 32;
    %jmp T_7.11;
T_7.2 ;
    %load/vec4 v0000026bbaa6e4f0_0;
    %load/vec4 v0000026bbaa6f030_0;
    %xor;
    %store/vec4 v0000026bbaa6e630_0, 0, 32;
    %jmp T_7.11;
T_7.3 ;
    %load/vec4 v0000026bbaa6e4f0_0;
    %load/vec4 v0000026bbaa6f030_0;
    %or;
    %store/vec4 v0000026bbaa6e630_0, 0, 32;
    %jmp T_7.11;
T_7.4 ;
    %load/vec4 v0000026bbaa6e4f0_0;
    %load/vec4 v0000026bbaa6f030_0;
    %and;
    %store/vec4 v0000026bbaa6e630_0, 0, 32;
    %jmp T_7.11;
T_7.5 ;
    %load/vec4 v0000026bbaa6e4f0_0;
    %load/vec4 v0000026bbaa6db90_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000026bbaa6e630_0, 0, 32;
    %jmp T_7.11;
T_7.6 ;
    %load/vec4 v0000026bbaa6e4f0_0;
    %load/vec4 v0000026bbaa6db90_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000026bbaa6e630_0, 0, 32;
    %jmp T_7.11;
T_7.7 ;
    %load/vec4 v0000026bbaa6e4f0_0;
    %load/vec4 v0000026bbaa6db90_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0000026bbaa6e630_0, 0, 32;
    %jmp T_7.11;
T_7.8 ;
    %load/vec4 v0000026bbaa6e4f0_0;
    %load/vec4 v0000026bbaa6f030_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_7.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.13, 8;
T_7.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.13, 8;
 ; End of false expr.
    %blend;
T_7.13;
    %store/vec4 v0000026bbaa6e630_0, 0, 32;
    %jmp T_7.11;
T_7.9 ;
    %load/vec4 v0000026bbaa6f170_0;
    %load/vec4 v0000026bbaa6db90_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.15, 8;
T_7.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.15, 8;
 ; End of false expr.
    %blend;
T_7.15;
    %store/vec4 v0000026bbaa6e630_0, 0, 32;
    %jmp T_7.11;
T_7.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0000026bba8f9570;
t_2 %join;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000026bba8f9570;
T_8 ;
Ewait_4 .event/or E_0000026bbaa961c0, E_0x0;
    %wait Ewait_4;
    %fork t_5, S_0000026bba872ce0;
    %jmp t_4;
    .scope S_0000026bba872ce0;
t_5 ;
    %load/vec4 v0000026bbaa6f670_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026bbaa6eef0_0, 0, 1;
    %jmp T_8.7;
T_8.0 ;
    %load/vec4 v0000026bbaa6f170_0;
    %load/vec4 v0000026bbaa6db90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000026bbaa6eef0_0, 0, 1;
    %jmp T_8.7;
T_8.1 ;
    %load/vec4 v0000026bbaa6f170_0;
    %load/vec4 v0000026bbaa6db90_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0000026bbaa6eef0_0, 0, 1;
    %jmp T_8.7;
T_8.2 ;
    %load/vec4 v0000026bbaa6e4f0_0;
    %load/vec4 v0000026bbaa6f030_0;
    %cmp/s;
    %flag_get/vec4 5;
    %store/vec4 v0000026bbaa6eef0_0, 0, 1;
    %jmp T_8.7;
T_8.3 ;
    %load/vec4 v0000026bbaa6f030_0;
    %load/vec4 v0000026bbaa6e4f0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0000026bbaa6eef0_0, 0, 1;
    %jmp T_8.7;
T_8.4 ;
    %load/vec4 v0000026bbaa6f170_0;
    %load/vec4 v0000026bbaa6db90_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0000026bbaa6eef0_0, 0, 1;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v0000026bbaa6db90_0;
    %load/vec4 v0000026bbaa6f170_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0000026bbaa6eef0_0, 0, 1;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
    %end;
    .scope S_0000026bba8f9570;
t_4 %join;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000026bba872620;
T_9 ;
Ewait_5 .event/or E_0000026bbaa96900, E_0x0;
    %wait Ewait_5;
    %fork t_7, S_0000026bba8727b0;
    %jmp t_6;
    .scope S_0000026bba8727b0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026bbaa6ebd0_0, 0, 32;
    %load/vec4 v0000026bbaa6e8b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026bbaa6ebd0_0, 0, 32;
    %jmp T_9.11;
T_9.0 ;
    %load/vec4 v0000026bbaa6e6d0_0;
    %load/vec4 v0000026bbaa6daf0_0;
    %add;
    %store/vec4 v0000026bbaa6ebd0_0, 0, 32;
    %jmp T_9.11;
T_9.1 ;
    %load/vec4 v0000026bbaa6e6d0_0;
    %load/vec4 v0000026bbaa6daf0_0;
    %sub;
    %store/vec4 v0000026bbaa6ebd0_0, 0, 32;
    %jmp T_9.11;
T_9.2 ;
    %load/vec4 v0000026bbaa6e6d0_0;
    %load/vec4 v0000026bbaa6daf0_0;
    %xor;
    %store/vec4 v0000026bbaa6ebd0_0, 0, 32;
    %jmp T_9.11;
T_9.3 ;
    %load/vec4 v0000026bbaa6e6d0_0;
    %load/vec4 v0000026bbaa6daf0_0;
    %or;
    %store/vec4 v0000026bbaa6ebd0_0, 0, 32;
    %jmp T_9.11;
T_9.4 ;
    %load/vec4 v0000026bbaa6e6d0_0;
    %load/vec4 v0000026bbaa6daf0_0;
    %and;
    %store/vec4 v0000026bbaa6ebd0_0, 0, 32;
    %jmp T_9.11;
T_9.5 ;
    %load/vec4 v0000026bbaa6e6d0_0;
    %load/vec4 v0000026bbaa6f350_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000026bbaa6ebd0_0, 0, 32;
    %jmp T_9.11;
T_9.6 ;
    %load/vec4 v0000026bbaa6e6d0_0;
    %load/vec4 v0000026bbaa6f350_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000026bbaa6ebd0_0, 0, 32;
    %jmp T_9.11;
T_9.7 ;
    %load/vec4 v0000026bbaa6e6d0_0;
    %load/vec4 v0000026bbaa6f350_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0000026bbaa6ebd0_0, 0, 32;
    %jmp T_9.11;
T_9.8 ;
    %load/vec4 v0000026bbaa6e6d0_0;
    %load/vec4 v0000026bbaa6daf0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_9.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.13, 8;
T_9.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.13, 8;
 ; End of false expr.
    %blend;
T_9.13;
    %store/vec4 v0000026bbaa6ebd0_0, 0, 32;
    %jmp T_9.11;
T_9.9 ;
    %load/vec4 v0000026bbaa6de10_0;
    %load/vec4 v0000026bbaa6f350_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.15, 8;
T_9.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.15, 8;
 ; End of false expr.
    %blend;
T_9.15;
    %store/vec4 v0000026bbaa6ebd0_0, 0, 32;
    %jmp T_9.11;
T_9.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0000026bba872620;
t_6 %join;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000026bba872620;
T_10 ;
Ewait_6 .event/or E_0000026bbaa96d40, E_0x0;
    %wait Ewait_6;
    %fork t_9, S_0000026bba85aef0;
    %jmp t_8;
    .scope S_0000026bba85aef0;
t_9 ;
    %load/vec4 v0000026bbaa6e8b0_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026bbaa6ee50_0, 0, 1;
    %jmp T_10.7;
T_10.0 ;
    %load/vec4 v0000026bbaa6de10_0;
    %load/vec4 v0000026bbaa6f350_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000026bbaa6ee50_0, 0, 1;
    %jmp T_10.7;
T_10.1 ;
    %load/vec4 v0000026bbaa6de10_0;
    %load/vec4 v0000026bbaa6f350_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0000026bbaa6ee50_0, 0, 1;
    %jmp T_10.7;
T_10.2 ;
    %load/vec4 v0000026bbaa6e6d0_0;
    %load/vec4 v0000026bbaa6daf0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %store/vec4 v0000026bbaa6ee50_0, 0, 1;
    %jmp T_10.7;
T_10.3 ;
    %load/vec4 v0000026bbaa6daf0_0;
    %load/vec4 v0000026bbaa6e6d0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0000026bbaa6ee50_0, 0, 1;
    %jmp T_10.7;
T_10.4 ;
    %load/vec4 v0000026bbaa6de10_0;
    %load/vec4 v0000026bbaa6f350_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0000026bbaa6ee50_0, 0, 1;
    %jmp T_10.7;
T_10.5 ;
    %load/vec4 v0000026bbaa6f350_0;
    %load/vec4 v0000026bbaa6de10_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0000026bbaa6ee50_0, 0, 1;
    %jmp T_10.7;
T_10.7 ;
    %pop/vec4 1;
    %end;
    .scope S_0000026bba872620;
t_8 %join;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000026bba9f20b0;
T_11 ;
    %wait E_0000026bbaa96f80;
    %load/vec4 v0000026bbaa6d9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026bbaa6da50_0, 0, 32;
T_11.2 ;
    %load/vec4 v0000026bbaa6da50_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_11.3, 5;
    %load/vec4 v0000026bbaa6e130_0;
    %load/vec4 v0000026bbaa6da50_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0000026bbaa6deb0_0;
    %load/vec4 v0000026bbaa6da50_0;
    %muli 8, 0, 32;
    %part/s 8;
    %load/vec4 v0000026bbaa6e770_0;
    %pad/u 18;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0000026bbaa6da50_0;
    %muli 8, 0, 32;
    %ix/vec4/s 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0000026bbaa6e090, 5, 6;
T_11.4 ;
    %load/vec4 v0000026bbaa6da50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026bbaa6da50_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %load/vec4 v0000026bbaa6e770_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0000026bbaa6e090, 4;
    %assign/vec4 v0000026bbaa6e9f0_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000026bba9f20b0;
T_12 ;
    %wait E_0000026bbaa96f80;
    %load/vec4 v0000026bbaa6e590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026bbaa6da50_0, 0, 32;
T_12.2 ;
    %load/vec4 v0000026bbaa6da50_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_12.3, 5;
    %load/vec4 v0000026bbaa6e1d0_0;
    %load/vec4 v0000026bbaa6da50_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0000026bbaa6dff0_0;
    %load/vec4 v0000026bbaa6da50_0;
    %muli 8, 0, 32;
    %part/s 8;
    %load/vec4 v0000026bbaa6f5d0_0;
    %pad/u 18;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0000026bbaa6da50_0;
    %muli 8, 0, 32;
    %ix/vec4/s 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0000026bbaa6e090, 5, 6;
T_12.4 ;
    %load/vec4 v0000026bbaa6da50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026bbaa6da50_0, 0, 32;
    %jmp T_12.2;
T_12.3 ;
    %load/vec4 v0000026bbaa6f5d0_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0000026bbaa6e090, 4;
    %assign/vec4 v0000026bbaa6d910_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000026bba84ba80;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026bbaa48f90_0, 0, 32;
    %end;
    .thread T_13, $init;
    .scope S_0000026bba84ba80;
T_14 ;
Ewait_7 .event/or E_0000026bbaa96d80, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0000026bbaa6ea90_0;
    %parti/s 16, 2, 3;
    %store/vec4 v0000026bbaa6e270_0, 0, 16;
    %load/vec4 v0000026bbaa497b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026bbaa49210_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026bbaa48f90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026bbaa48f90_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026bbaa6ec70_0, 0, 4;
    %jmp T_14.6;
T_14.0 ;
    %load/vec4 v0000026bbaa48e50_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000026bbaa48e50_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026bbaa48e50_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026bbaa48e50_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000026bbaa49210_0, 0, 32;
    %load/vec4 v0000026bbaaf6740_0;
    %load/vec4 v0000026bbaa6ea90_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000026bbaa48f90_0, 0, 32;
    %load/vec4 v0000026bbaa48f90_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0000026bbaa48f90_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000026bbaa48f90_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0000026bbaaf70a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026bbaa6ea90_0;
    %parti/s 2, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %pad/u 4;
    %store/vec4 v0000026bbaa6ec70_0, 0, 4;
    %jmp T_14.6;
T_14.1 ;
    %load/vec4 v0000026bbaa48e50_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0000026bbaa48e50_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000026bbaa49210_0, 0, 32;
    %load/vec4 v0000026bbaaf6740_0;
    %load/vec4 v0000026bbaa6ea90_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %muli 16, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000026bbaa48f90_0, 0, 32;
    %load/vec4 v0000026bbaa48f90_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0000026bbaa48f90_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000026bbaa48f90_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0000026bbaaf70a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026bbaaf70a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026bbaa6ea90_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %pad/u 4;
    %store/vec4 v0000026bbaa6ec70_0, 0, 4;
    %jmp T_14.6;
T_14.2 ;
    %load/vec4 v0000026bbaa48e50_0;
    %store/vec4 v0000026bbaa49210_0, 0, 32;
    %load/vec4 v0000026bbaaf6740_0;
    %store/vec4 v0000026bbaa48f90_0, 0, 32;
    %load/vec4 v0000026bbaaf70a0_0;
    %load/vec4 v0000026bbaaf70a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026bbaaf70a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026bbaaf70a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000026bbaa6ec70_0, 0, 4;
    %jmp T_14.6;
T_14.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026bbaa49210_0, 0, 32;
    %load/vec4 v0000026bbaaf6740_0;
    %load/vec4 v0000026bbaa6ea90_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000026bbaa48f90_0, 0, 32;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000026bbaa48f90_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000026bbaa48f90_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026bbaa6ec70_0, 0, 4;
    %jmp T_14.6;
T_14.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026bbaa49210_0, 0, 32;
    %load/vec4 v0000026bbaaf6740_0;
    %load/vec4 v0000026bbaa6ea90_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %muli 16, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000026bbaa48f90_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000026bbaa48f90_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000026bbaa48f90_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026bbaa6ec70_0, 0, 4;
    %jmp T_14.6;
T_14.6 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000026bba8f93e0;
T_15 ;
    %wait E_0000026bbaa96840;
    %load/vec4 v0000026bbab04850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbab04c10_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000026bbab04c10_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000026bbab04c10_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000026bba8f93e0;
T_16 ;
Ewait_8 .event/or E_0000026bbaa96e00, E_0x0;
    %wait Ewait_8;
    %fork t_11, S_0000026bbaaf7b70;
    %jmp t_10;
    .scope S_0000026bbaaf7b70;
t_11 ;
    %load/vec4 v0000026bbab02840_0;
    %addi 4, 0, 32;
    %store/vec4 v0000026bbab02ac0_0, 0, 32;
    %load/vec4 v0000026bbab02840_0;
    %addi 8, 0, 32;
    %store/vec4 v0000026bbab025c0_0, 0, 32;
    %load/vec4 v0000026bbab025c0_0;
    %store/vec4 v0000026bbab05ed0_0, 0, 32;
    %load/vec4 v0000026bbaaff190_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0000026bbab054d0_0, 0, 7;
    %load/vec4 v0000026bbab023e0_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0000026bbab05bb0_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026bbab05f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026bbab05110_0, 0, 1;
    %load/vec4 v0000026bbab054d0_0;
    %cmpi/e 99, 0, 7;
    %jmp/1 T_16.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000026bbab054d0_0;
    %cmpi/e 111, 0, 7;
    %flag_or 4, 8;
T_16.2;
    %jmp/1 T_16.1, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000026bbab054d0_0;
    %cmpi/e 103, 0, 7;
    %flag_or 4, 8;
T_16.1;
    %flag_get/vec4 4;
    %jmp/1 T_16.0, 4;
    %load/vec4 v0000026bbab054d0_0;
    %pushi/vec4 23, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_16.0;
    %store/vec4 v0000026bbab05f70_0, 0, 1;
    %load/vec4 v0000026bbab05bb0_0;
    %cmpi/e 99, 0, 7;
    %jmp/1 T_16.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000026bbab05bb0_0;
    %cmpi/e 111, 0, 7;
    %flag_or 4, 8;
T_16.5;
    %jmp/1 T_16.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000026bbab05bb0_0;
    %cmpi/e 103, 0, 7;
    %flag_or 4, 8;
T_16.4;
    %flag_get/vec4 4;
    %jmp/1 T_16.3, 4;
    %load/vec4 v0000026bbab05bb0_0;
    %pushi/vec4 23, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_16.3;
    %store/vec4 v0000026bbab05110_0, 0, 1;
    %load/vec4 v0000026bbab054d0_0;
    %cmpi/e 3, 0, 7;
    %flag_get/vec4 4;
    %jmp/1 T_16.6, 4;
    %load/vec4 v0000026bbab054d0_0;
    %pushi/vec4 35, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_16.6;
    %store/vec4 v0000026bbab051b0_0, 0, 1;
    %load/vec4 v0000026bbab05bb0_0;
    %cmpi/e 3, 0, 7;
    %flag_get/vec4 4;
    %jmp/1 T_16.7, 4;
    %load/vec4 v0000026bbab05bb0_0;
    %pushi/vec4 35, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_16.7;
    %store/vec4 v0000026bbab05cf0_0, 0, 1;
    %load/vec4 v0000026bbab05f70_0;
    %flag_set/vec4 8;
    %jmp/1 T_16.10, 8;
    %load/vec4 v0000026bbab051b0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_16.10;
    %jmp/0xz  T_16.8, 8;
    %load/vec4 v0000026bbab02ac0_0;
    %store/vec4 v0000026bbab05ed0_0, 0, 32;
T_16.8 ;
    %load/vec4 v0000026bbab04d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.11, 8;
    %load/vec4 v0000026bbab06010_0;
    %store/vec4 v0000026bbab05ed0_0, 0, 32;
T_16.11 ;
    %load/vec4 v0000026bbab03e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.13, 8;
    %load/vec4 v0000026bbab039c0_0;
    %store/vec4 v0000026bbab05ed0_0, 0, 32;
T_16.13 ;
    %end;
    .scope S_0000026bba8f93e0;
t_10 %join;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000026bba8f93e0;
T_17 ;
    %wait E_0000026bbaa96580;
    %fork t_13, S_0000026bbaaf81b0;
    %jmp t_12;
    .scope S_0000026bbaaf81b0;
t_13 ;
    %load/vec4 v0000026bbab04850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbab02840_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000026bbab052f0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.4, 9;
    %load/vec4 v0000026bbab045d0_0;
    %nor/r;
    %and;
T_17.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0000026bbab05ed0_0;
    %assign/vec4 v0000026bbab02840_0, 0;
T_17.2 ;
T_17.1 ;
    %end;
    .scope S_0000026bba8f93e0;
t_12 %join;
    %jmp T_17;
    .thread T_17;
    .scope S_0000026bba8f93e0;
T_18 ;
    %wait E_0000026bbaa96580;
    %fork t_15, S_0000026bba857d60;
    %jmp t_14;
    .scope S_0000026bba857d60;
t_15 ;
    %load/vec4 v0000026bbab03e20_0;
    %flag_set/vec4 8;
    %jmp/1 T_18.2, 8;
    %load/vec4 v0000026bbab04850_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_18.2;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbaaf8f40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbaafe3d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbaaf9da0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbaafe510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbab03ba0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbab041e0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000026bbab052f0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.5, 9;
    %load/vec4 v0000026bbab045d0_0;
    %nor/r;
    %and;
T_18.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.3, 8;
    %load/vec4 v0000026bbab02840_0;
    %assign/vec4 v0000026bbaaf8f40_0, 0;
    %load/vec4 v0000026bbab02ac0_0;
    %assign/vec4 v0000026bbaafe3d0_0, 0;
    %load/vec4 v0000026bbab05f70_0;
    %flag_set/vec4 8;
    %jmp/1 T_18.8, 8;
    %load/vec4 v0000026bbab051b0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_18.8;
    %jmp/0xz  T_18.6, 8;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0000026bbaaf9da0_0, 0;
    %load/vec4 v0000026bbaaff190_0;
    %assign/vec4 v0000026bbaafe510_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0000026bbaaff190_0;
    %assign/vec4 v0000026bbaaf9da0_0, 0;
    %load/vec4 v0000026bbab023e0_0;
    %assign/vec4 v0000026bbaafe510_0, 0;
T_18.7 ;
    %load/vec4 v0000026bbab04d50_0;
    %assign/vec4 v0000026bbab03ba0_0, 0;
    %load/vec4 v0000026bbab06010_0;
    %assign/vec4 v0000026bbab041e0_0, 0;
    %jmp T_18.4;
T_18.3 ;
    %load/vec4 v0000026bbab045d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.9, 8;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0000026bbaaf9da0_0, 0;
    %load/vec4 v0000026bbaafe510_0;
    %assign/vec4 v0000026bbaafe510_0, 0;
    %load/vec4 v0000026bbaaf8f40_0;
    %assign/vec4 v0000026bbaaf8f40_0, 0;
    %load/vec4 v0000026bbaafe3d0_0;
    %assign/vec4 v0000026bbaafe3d0_0, 0;
    %load/vec4 v0000026bbab03ba0_0;
    %assign/vec4 v0000026bbab03ba0_0, 0;
    %load/vec4 v0000026bbab041e0_0;
    %assign/vec4 v0000026bbab041e0_0, 0;
    %jmp T_18.10;
T_18.9 ;
    %load/vec4 v0000026bbaaff190_0;
    %assign/vec4 v0000026bbaaf9da0_0, 0;
    %load/vec4 v0000026bbab023e0_0;
    %assign/vec4 v0000026bbaafe510_0, 0;
    %load/vec4 v0000026bbab02840_0;
    %assign/vec4 v0000026bbaaf8f40_0, 0;
    %load/vec4 v0000026bbab02ac0_0;
    %assign/vec4 v0000026bbaafe3d0_0, 0;
    %load/vec4 v0000026bbab04d50_0;
    %assign/vec4 v0000026bbab03ba0_0, 0;
    %load/vec4 v0000026bbab06010_0;
    %assign/vec4 v0000026bbab041e0_0, 0;
T_18.10 ;
T_18.4 ;
T_18.1 ;
    %end;
    .scope S_0000026bba8f93e0;
t_14 %join;
    %jmp T_18;
    .thread T_18;
    .scope S_0000026bba8f93e0;
T_19 ;
Ewait_9 .event/or E_0000026bbaa96800, E_0x0;
    %wait Ewait_9;
    %load/vec4 v0000026bbaaf9da0_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0000026bbaafdf70_0, 0, 7;
    %load/vec4 v0000026bbaaf9da0_0;
    %parti/s 7, 25, 6;
    %store/vec4 v0000026bbaafc140_0, 0, 7;
    %load/vec4 v0000026bbaaf9da0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0000026bbaafbf60_0, 0, 3;
    %load/vec4 v0000026bbaaf9da0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0000026bbaaff5f0_0, 0, 5;
    %load/vec4 v0000026bbaaf9da0_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0000026bbaafea10_0, 0, 5;
    %load/vec4 v0000026bbaaf9da0_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0000026bbaafeab0_0, 0, 5;
    %load/vec4 v0000026bbaaf9da0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000026bbaaf9da0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000026bbaafc3c0_0, 0, 32;
    %load/vec4 v0000026bbaaf9da0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000026bbaaf9da0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026bbaaf9da0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000026bbaaff870_0, 0, 32;
    %load/vec4 v0000026bbaaf9da0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0000026bbaaf9da0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026bbaaf9da0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026bbaaf9da0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026bbaaf9da0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000026bbaafc280_0, 0, 32;
    %load/vec4 v0000026bbaaf9da0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0000026bbaaff370_0, 0, 32;
    %load/vec4 v0000026bbaaf9da0_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0000026bbaaf9da0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026bbaaf9da0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026bbaaf9da0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026bbaaf9da0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000026bbaafe830_0, 0, 32;
    %load/vec4 v0000026bbaafe510_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0000026bbab034c0_0, 0, 7;
    %load/vec4 v0000026bbaafe510_0;
    %parti/s 7, 25, 6;
    %store/vec4 v0000026bbab03b00_0, 0, 7;
    %load/vec4 v0000026bbaafe510_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0000026bbab008d0_0, 0, 3;
    %load/vec4 v0000026bbaafe510_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0000026bbab02c00_0, 0, 5;
    %load/vec4 v0000026bbaafe510_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0000026bbab036a0_0, 0, 5;
    %load/vec4 v0000026bbaafe510_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0000026bbab03920_0, 0, 5;
    %load/vec4 v0000026bbaafe510_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000026bbaafe510_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000026bbab03740_0, 0, 32;
    %load/vec4 v0000026bbaafe510_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000026bbaafe510_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026bbaafe510_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000026bbab03d80_0, 0, 32;
    %load/vec4 v0000026bbaafe510_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0000026bbaafe510_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026bbaafe510_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026bbaafe510_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026bbaafe510_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000026bbab04280_0, 0, 32;
    %load/vec4 v0000026bbaafe510_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0000026bbab037e0_0, 0, 32;
    %load/vec4 v0000026bbaafe510_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0000026bbaafe510_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026bbaafe510_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026bbaafe510_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026bbaafe510_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000026bbab02480_0, 0, 32;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0000026bba8f93e0;
T_20 ;
    %wait E_0000026bbaa96580;
    %fork t_17, S_0000026bba85b080;
    %jmp t_16;
    .scope S_0000026bba85b080;
t_17 ;
    %load/vec4 v0000026bbab052f0_0;
    %flag_set/vec4 8;
    %jmp/1 T_20.3, 8;
    %load/vec4 v0000026bbab03e20_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_20.3;
    %jmp/1 T_20.2, 8;
    %load/vec4 v0000026bbab04850_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_20.2;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0000026bbaaf8fe0_0;
    %assign/vec4 v0000026bbaaf8fe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbaaf9b20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbaafa0c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbaafa160_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbaaf8d60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbaaf8cc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbaafa700_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbaaf9580_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbaafa520_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026bbaafaa20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbaafa8e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000026bbaafa660_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000026bbaaf9a80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000026bbaaf96c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000026bbaafa2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbaafa5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbaaf99e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbaaf9260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbaafa200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbaafa7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbaaf9d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbaaf8e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbaaf9300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbaaf8ea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbaafa340_0, 0;
    %load/vec4 v0000026bbaafec90_0;
    %assign/vec4 v0000026bbaafec90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbaaff7d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbaafebf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbaafed30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbaafde30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbaafedd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbaafe8d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbaaff2d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbaafe790_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026bbaaff690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbaafe1f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000026bbaaff4b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000026bbaafdd90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000026bbaafded0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000026bbaafe0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbaaff410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbaafe970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbaafe6f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbaafdbb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbaaff910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbaaffa50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbaafdc50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbaafefb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbaafdcf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbaafe290_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000026bbab045d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0000026bbaaf8f40_0;
    %assign/vec4 v0000026bbaaf8fe0_0, 0;
    %load/vec4 v0000026bbaaf9da0_0;
    %assign/vec4 v0000026bbaaf9b20_0, 0;
    %load/vec4 v0000026bbaafc3c0_0;
    %assign/vec4 v0000026bbaafa0c0_0, 0;
    %load/vec4 v0000026bbaaff870_0;
    %assign/vec4 v0000026bbaafa160_0, 0;
    %load/vec4 v0000026bbaafc280_0;
    %assign/vec4 v0000026bbaaf8d60_0, 0;
    %load/vec4 v0000026bbaaff370_0;
    %assign/vec4 v0000026bbaaf8cc0_0, 0;
    %load/vec4 v0000026bbaafe830_0;
    %assign/vec4 v0000026bbaafa700_0, 0;
    %load/vec4 v0000026bbaafcb40_0;
    %assign/vec4 v0000026bbaaf9580_0, 0;
    %load/vec4 v0000026bbaafbc40_0;
    %assign/vec4 v0000026bbaafa520_0, 0;
    %load/vec4 v0000026bbaaf93a0_0;
    %assign/vec4 v0000026bbaafaa20_0, 0;
    %load/vec4 v0000026bbaaf8c20_0;
    %assign/vec4 v0000026bbaafa8e0_0, 0;
    %load/vec4 v0000026bbaafbe20_0;
    %assign/vec4 v0000026bbaaf9a80_0, 0;
    %load/vec4 v0000026bbaaff550_0;
    %assign/vec4 v0000026bbaaf96c0_0, 0;
    %load/vec4 v0000026bbaafe330_0;
    %assign/vec4 v0000026bbaafa2a0_0, 0;
    %load/vec4 v0000026bbaaff230_0;
    %assign/vec4 v0000026bbaafa5c0_0, 0;
    %load/vec4 v0000026bbaafd360_0;
    %assign/vec4 v0000026bbaaf99e0_0, 0;
    %load/vec4 v0000026bbaafbf60_0;
    %assign/vec4 v0000026bbaafa660_0, 0;
    %load/vec4 v0000026bbaafef10_0;
    %assign/vec4 v0000026bbaaf9260_0, 0;
    %load/vec4 v0000026bbaafe470_0;
    %assign/vec4 v0000026bbaafa200_0, 0;
    %load/vec4 v0000026bbaafee70_0;
    %assign/vec4 v0000026bbaafa7a0_0, 0;
    %load/vec4 v0000026bbaafe150_0;
    %assign/vec4 v0000026bbaaf9d00_0, 0;
    %load/vec4 v0000026bbaaff0f0_0;
    %assign/vec4 v0000026bbaaf8e00_0, 0;
    %load/vec4 v0000026bbaaff9b0_0;
    %assign/vec4 v0000026bbaaf9300_0, 0;
    %load/vec4 v0000026bbab03ba0_0;
    %assign/vec4 v0000026bbaaf8ea0_0, 0;
    %load/vec4 v0000026bbab041e0_0;
    %assign/vec4 v0000026bbaafa340_0, 0;
    %load/vec4 v0000026bbaafec90_0;
    %assign/vec4 v0000026bbaafec90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbaaff7d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbaafebf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbaafed30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbaafde30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbaafedd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbaafe8d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbaaff2d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbaafe790_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026bbaaff690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbaafe1f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000026bbaaff4b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000026bbaafdd90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000026bbaafded0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000026bbaafe0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbaaff410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbaafe970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbaafe6f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbaafdbb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbaaff910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbaaffa50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbaafdc50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbaafefb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbaafdcf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbaafe290_0, 0;
    %jmp T_20.5;
T_20.4 ;
    %load/vec4 v0000026bbaaf8f40_0;
    %assign/vec4 v0000026bbaaf8fe0_0, 0;
    %load/vec4 v0000026bbaaf9da0_0;
    %assign/vec4 v0000026bbaaf9b20_0, 0;
    %load/vec4 v0000026bbaafc3c0_0;
    %assign/vec4 v0000026bbaafa0c0_0, 0;
    %load/vec4 v0000026bbaaff870_0;
    %assign/vec4 v0000026bbaafa160_0, 0;
    %load/vec4 v0000026bbaafc280_0;
    %assign/vec4 v0000026bbaaf8d60_0, 0;
    %load/vec4 v0000026bbaaff370_0;
    %assign/vec4 v0000026bbaaf8cc0_0, 0;
    %load/vec4 v0000026bbaafe830_0;
    %assign/vec4 v0000026bbaafa700_0, 0;
    %load/vec4 v0000026bbaafcb40_0;
    %assign/vec4 v0000026bbaaf9580_0, 0;
    %load/vec4 v0000026bbaafbc40_0;
    %assign/vec4 v0000026bbaafa520_0, 0;
    %load/vec4 v0000026bbaaf93a0_0;
    %assign/vec4 v0000026bbaafaa20_0, 0;
    %load/vec4 v0000026bbaaf8c20_0;
    %assign/vec4 v0000026bbaafa8e0_0, 0;
    %load/vec4 v0000026bbaafbe20_0;
    %assign/vec4 v0000026bbaaf9a80_0, 0;
    %load/vec4 v0000026bbaaff550_0;
    %assign/vec4 v0000026bbaaf96c0_0, 0;
    %load/vec4 v0000026bbaafe330_0;
    %assign/vec4 v0000026bbaafa2a0_0, 0;
    %load/vec4 v0000026bbaaff230_0;
    %assign/vec4 v0000026bbaafa5c0_0, 0;
    %load/vec4 v0000026bbaafd360_0;
    %assign/vec4 v0000026bbaaf99e0_0, 0;
    %load/vec4 v0000026bbaafbf60_0;
    %assign/vec4 v0000026bbaafa660_0, 0;
    %load/vec4 v0000026bbaafef10_0;
    %assign/vec4 v0000026bbaaf9260_0, 0;
    %load/vec4 v0000026bbaafe470_0;
    %assign/vec4 v0000026bbaafa200_0, 0;
    %load/vec4 v0000026bbaafee70_0;
    %assign/vec4 v0000026bbaafa7a0_0, 0;
    %load/vec4 v0000026bbaafe150_0;
    %assign/vec4 v0000026bbaaf9d00_0, 0;
    %load/vec4 v0000026bbaaff0f0_0;
    %assign/vec4 v0000026bbaaf8e00_0, 0;
    %load/vec4 v0000026bbaaff9b0_0;
    %assign/vec4 v0000026bbaaf9300_0, 0;
    %load/vec4 v0000026bbab03ba0_0;
    %assign/vec4 v0000026bbaaf8ea0_0, 0;
    %load/vec4 v0000026bbab041e0_0;
    %assign/vec4 v0000026bbaafa340_0, 0;
    %load/vec4 v0000026bbaafe3d0_0;
    %assign/vec4 v0000026bbaafec90_0, 0;
    %load/vec4 v0000026bbaafe510_0;
    %assign/vec4 v0000026bbaaff7d0_0, 0;
    %load/vec4 v0000026bbab03740_0;
    %assign/vec4 v0000026bbaafebf0_0, 0;
    %load/vec4 v0000026bbab03d80_0;
    %assign/vec4 v0000026bbaafed30_0, 0;
    %load/vec4 v0000026bbab04280_0;
    %assign/vec4 v0000026bbaafde30_0, 0;
    %load/vec4 v0000026bbab037e0_0;
    %assign/vec4 v0000026bbaafedd0_0, 0;
    %load/vec4 v0000026bbab02480_0;
    %assign/vec4 v0000026bbaafe8d0_0, 0;
    %load/vec4 v0000026bbab00830_0;
    %assign/vec4 v0000026bbaaff2d0_0, 0;
    %load/vec4 v0000026bbab02270_0;
    %assign/vec4 v0000026bbaafe790_0, 0;
    %load/vec4 v0000026bbaaff050_0;
    %assign/vec4 v0000026bbaaff690_0, 0;
    %load/vec4 v0000026bbaafeb50_0;
    %assign/vec4 v0000026bbaafe1f0_0, 0;
    %load/vec4 v0000026bbab00f10_0;
    %assign/vec4 v0000026bbaafdd90_0, 0;
    %load/vec4 v0000026bbab03f60_0;
    %assign/vec4 v0000026bbaafded0_0, 0;
    %load/vec4 v0000026bbab02b60_0;
    %assign/vec4 v0000026bbaafe0b0_0, 0;
    %load/vec4 v0000026bbab03240_0;
    %assign/vec4 v0000026bbaaff410_0, 0;
    %load/vec4 v0000026bbab01690_0;
    %assign/vec4 v0000026bbaafe970_0, 0;
    %load/vec4 v0000026bbab008d0_0;
    %assign/vec4 v0000026bbaaff4b0_0, 0;
    %load/vec4 v0000026bbab02980_0;
    %assign/vec4 v0000026bbaafe6f0_0, 0;
    %load/vec4 v0000026bbab02520_0;
    %assign/vec4 v0000026bbaafdbb0_0, 0;
    %load/vec4 v0000026bbab03a60_0;
    %assign/vec4 v0000026bbaaff910_0, 0;
    %load/vec4 v0000026bbab03880_0;
    %assign/vec4 v0000026bbaaffa50_0, 0;
    %load/vec4 v0000026bbab027a0_0;
    %assign/vec4 v0000026bbaafdc50_0, 0;
    %load/vec4 v0000026bbab02a20_0;
    %assign/vec4 v0000026bbaafefb0_0, 0;
    %load/vec4 v0000026bbab03ba0_0;
    %assign/vec4 v0000026bbaafdcf0_0, 0;
    %load/vec4 v0000026bbab041e0_0;
    %assign/vec4 v0000026bbaafe290_0, 0;
T_20.5 ;
T_20.1 ;
    %end;
    .scope S_0000026bba8f93e0;
t_16 %join;
    %jmp T_20;
    .thread T_20;
    .scope S_0000026bba8f93e0;
T_21 ;
Ewait_10 .event/or E_0000026bbaa96340, E_0x0;
    %wait Ewait_10;
    %load/vec4 v0000026bbaaf9440_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %load/vec4 v0000026bbaaf9580_0;
    %store/vec4 v0000026bbaafe010_0, 0, 32;
    %jmp T_21.5;
T_21.0 ;
    %load/vec4 v0000026bbaafc000_0;
    %store/vec4 v0000026bbaafe010_0, 0, 32;
    %jmp T_21.5;
T_21.1 ;
    %load/vec4 v0000026bbab003d0_0;
    %store/vec4 v0000026bbaafe010_0, 0, 32;
    %jmp T_21.5;
T_21.2 ;
    %load/vec4 v0000026bbaafbd80_0;
    %store/vec4 v0000026bbaafe010_0, 0, 32;
    %jmp T_21.5;
T_21.3 ;
    %load/vec4 v0000026bbab00e70_0;
    %store/vec4 v0000026bbaafe010_0, 0, 32;
    %jmp T_21.5;
T_21.5 ;
    %pop/vec4 1;
    %load/vec4 v0000026bbaaf94e0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_21.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_21.9, 6;
    %load/vec4 v0000026bbaafa8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.12, 8;
    %load/vec4 v0000026bbaafa0c0_0;
    %store/vec4 v0000026bbaaff730_0, 0, 32;
    %jmp T_21.13;
T_21.12 ;
    %load/vec4 v0000026bbaaf8e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.14, 8;
    %load/vec4 v0000026bbaafa160_0;
    %store/vec4 v0000026bbaaff730_0, 0, 32;
    %jmp T_21.15;
T_21.14 ;
    %load/vec4 v0000026bbaafa520_0;
    %store/vec4 v0000026bbaaff730_0, 0, 32;
T_21.15 ;
T_21.13 ;
    %jmp T_21.11;
T_21.6 ;
    %load/vec4 v0000026bbaafc000_0;
    %store/vec4 v0000026bbaaff730_0, 0, 32;
    %jmp T_21.11;
T_21.7 ;
    %load/vec4 v0000026bbab003d0_0;
    %store/vec4 v0000026bbaaff730_0, 0, 32;
    %jmp T_21.11;
T_21.8 ;
    %load/vec4 v0000026bbaafbd80_0;
    %store/vec4 v0000026bbaaff730_0, 0, 32;
    %jmp T_21.11;
T_21.9 ;
    %load/vec4 v0000026bbab00e70_0;
    %store/vec4 v0000026bbaaff730_0, 0, 32;
    %jmp T_21.11;
T_21.11 ;
    %pop/vec4 1;
    %load/vec4 v0000026bbaafe5b0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_21.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_21.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_21.18, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_21.19, 6;
    %load/vec4 v0000026bbaaff2d0_0;
    %store/vec4 v0000026bbab03ec0_0, 0, 32;
    %jmp T_21.21;
T_21.16 ;
    %load/vec4 v0000026bbaafc000_0;
    %store/vec4 v0000026bbab03ec0_0, 0, 32;
    %jmp T_21.21;
T_21.17 ;
    %load/vec4 v0000026bbab003d0_0;
    %store/vec4 v0000026bbab03ec0_0, 0, 32;
    %jmp T_21.21;
T_21.18 ;
    %load/vec4 v0000026bbaafbd80_0;
    %store/vec4 v0000026bbab03ec0_0, 0, 32;
    %jmp T_21.21;
T_21.19 ;
    %load/vec4 v0000026bbab00e70_0;
    %store/vec4 v0000026bbab03ec0_0, 0, 32;
    %jmp T_21.21;
T_21.21 ;
    %pop/vec4 1;
    %load/vec4 v0000026bbaafe650_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_21.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_21.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_21.24, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_21.25, 6;
    %load/vec4 v0000026bbaafe1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.28, 8;
    %load/vec4 v0000026bbaafebf0_0;
    %store/vec4 v0000026bbab02f20_0, 0, 32;
    %jmp T_21.29;
T_21.28 ;
    %load/vec4 v0000026bbaafdc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.30, 8;
    %load/vec4 v0000026bbaafed30_0;
    %store/vec4 v0000026bbab02f20_0, 0, 32;
    %jmp T_21.31;
T_21.30 ;
    %load/vec4 v0000026bbaafe790_0;
    %store/vec4 v0000026bbab02f20_0, 0, 32;
T_21.31 ;
T_21.29 ;
    %jmp T_21.27;
T_21.22 ;
    %load/vec4 v0000026bbaafc000_0;
    %store/vec4 v0000026bbab02f20_0, 0, 32;
    %jmp T_21.27;
T_21.23 ;
    %load/vec4 v0000026bbab003d0_0;
    %store/vec4 v0000026bbab02f20_0, 0, 32;
    %jmp T_21.27;
T_21.24 ;
    %load/vec4 v0000026bbaafbd80_0;
    %store/vec4 v0000026bbab02f20_0, 0, 32;
    %jmp T_21.27;
T_21.25 ;
    %load/vec4 v0000026bbab00e70_0;
    %store/vec4 v0000026bbab02f20_0, 0, 32;
    %jmp T_21.27;
T_21.27 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0000026bba8f93e0;
T_22 ;
Ewait_11 .event/or E_0000026bbaa968c0, E_0x0;
    %wait Ewait_11;
    %load/vec4 v0000026bbaafec90_0;
    %load/vec4 v0000026bbaafde30_0;
    %add;
    %store/vec4 v0000026bbab061f0_0, 0, 32;
    %load/vec4 v0000026bbaafec90_0;
    %load/vec4 v0000026bbaafe8d0_0;
    %add;
    %store/vec4 v0000026bbab05750_0, 0, 32;
    %load/vec4 v0000026bbab03ec0_0;
    %load/vec4 v0000026bbaafebf0_0;
    %add;
    %pushi/vec4 4294967294, 0, 32;
    %and;
    %store/vec4 v0000026bbab05430_0, 0, 32;
    %load/vec4 v0000026bbaafec90_0;
    %load/vec4 v0000026bbaafedd0_0;
    %add;
    %store/vec4 v0000026bbab04fd0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026bbab03e20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026bbab039c0_0, 0, 32;
    %load/vec4 v0000026bbaaff410_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.2, 9;
    %load/vec4 v0000026bbaafdcf0_0;
    %load/vec4 v0000026bbab060b0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_22.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026bbab03e20_0, 0, 1;
    %load/vec4 v0000026bbab060b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_22.3, 8;
    %load/vec4 v0000026bbab061f0_0;
    %jmp/1 T_22.4, 8;
T_22.3 ; End of true expr.
    %load/vec4 v0000026bbaafec90_0;
    %addi 4, 0, 32;
    %jmp/0 T_22.4, 8;
 ; End of false expr.
    %blend;
T_22.4;
    %store/vec4 v0000026bbab039c0_0, 0, 32;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0000026bbaafe6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.5, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026bbab03e20_0, 0, 1;
    %load/vec4 v0000026bbab05750_0;
    %store/vec4 v0000026bbab039c0_0, 0, 32;
    %jmp T_22.6;
T_22.5 ;
    %load/vec4 v0000026bbaafdbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.7, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026bbab03e20_0, 0, 1;
    %load/vec4 v0000026bbab05430_0;
    %store/vec4 v0000026bbab039c0_0, 0, 32;
T_22.7 ;
T_22.6 ;
T_22.1 ;
    %load/vec4 v0000026bbaafe6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.9, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000026bbab05890_0, 0, 2;
    %jmp T_22.10;
T_22.9 ;
    %load/vec4 v0000026bbaafdbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.11, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000026bbab05890_0, 0, 2;
    %jmp T_22.12;
T_22.11 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026bbab05890_0, 0, 2;
T_22.12 ;
T_22.10 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0000026bba8f93e0;
T_23 ;
    %wait E_0000026bbaa96580;
    %fork t_19, S_0000026bbaaf84d0;
    %jmp t_18;
    .scope S_0000026bbaaf84d0;
t_19 ;
    %load/vec4 v0000026bbab04850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbaafd180_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbaafc8c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbaafd220_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbaafce60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbaafd040_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbaafc000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbaafca00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000026bbaafbce0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000026bbaafc0a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000026bbaafda40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbaafd720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbaafcaa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbaafd860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbaafd900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbaafd7c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbaafd680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbaafc640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbaafbec0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000026bbaafc460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbaafd9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbaafc320_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbab00bf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbab00470_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbab01a50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbab01230_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbab017d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbab003d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbab01cd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000026bbab01410_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000026bbab01550_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000026bbab01af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbab00ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbab02130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbab00d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbab006f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbab00650_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbab01190_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbab00970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbab00790_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000026bbab01eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbab01370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbab00dd0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0000026bbaaf8fe0_0;
    %assign/vec4 v0000026bbaafd180_0, 0;
    %load/vec4 v0000026bbaaf9b20_0;
    %assign/vec4 v0000026bbaafc8c0_0, 0;
    %load/vec4 v0000026bbaafa0c0_0;
    %assign/vec4 v0000026bbaafd220_0, 0;
    %load/vec4 v0000026bbaaf9580_0;
    %assign/vec4 v0000026bbaafce60_0, 0;
    %load/vec4 v0000026bbaafa520_0;
    %assign/vec4 v0000026bbaafd040_0, 0;
    %load/vec4 v0000026bbaafbba0_0;
    %assign/vec4 v0000026bbaafc000_0, 0;
    %load/vec4 v0000026bbab060b0_0;
    %assign/vec4 v0000026bbaafca00_0, 0;
    %load/vec4 v0000026bbaaf9a80_0;
    %assign/vec4 v0000026bbaafbce0_0, 0;
    %load/vec4 v0000026bbaaf96c0_0;
    %assign/vec4 v0000026bbaafc0a0_0, 0;
    %load/vec4 v0000026bbaafa2a0_0;
    %assign/vec4 v0000026bbaafda40_0, 0;
    %load/vec4 v0000026bbaafa5c0_0;
    %assign/vec4 v0000026bbaafd720_0, 0;
    %load/vec4 v0000026bbaaf99e0_0;
    %assign/vec4 v0000026bbaafcaa0_0, 0;
    %load/vec4 v0000026bbaaf9260_0;
    %assign/vec4 v0000026bbaafd860_0, 0;
    %load/vec4 v0000026bbaafa200_0;
    %assign/vec4 v0000026bbaafd900_0, 0;
    %load/vec4 v0000026bbaafa7a0_0;
    %assign/vec4 v0000026bbaafd7c0_0, 0;
    %load/vec4 v0000026bbab04fd0_0;
    %assign/vec4 v0000026bbaafd680_0, 0;
    %load/vec4 v0000026bbaaf8cc0_0;
    %assign/vec4 v0000026bbaafc640_0, 0;
    %load/vec4 v0000026bbaaf9d00_0;
    %assign/vec4 v0000026bbaafbec0_0, 0;
    %load/vec4 v0000026bbaafa660_0;
    %assign/vec4 v0000026bbaafc460_0, 0;
    %load/vec4 v0000026bbaaf9300_0;
    %assign/vec4 v0000026bbaafd9a0_0, 0;
    %load/vec4 v0000026bbaaf8e00_0;
    %assign/vec4 v0000026bbaafc320_0, 0;
    %load/vec4 v0000026bbaafec90_0;
    %assign/vec4 v0000026bbab00bf0_0, 0;
    %load/vec4 v0000026bbaaff7d0_0;
    %assign/vec4 v0000026bbab00470_0, 0;
    %load/vec4 v0000026bbaafebf0_0;
    %assign/vec4 v0000026bbab01a50_0, 0;
    %load/vec4 v0000026bbaaff2d0_0;
    %assign/vec4 v0000026bbab01230_0, 0;
    %load/vec4 v0000026bbaafe790_0;
    %assign/vec4 v0000026bbab017d0_0, 0;
    %load/vec4 v0000026bbab021d0_0;
    %assign/vec4 v0000026bbab003d0_0, 0;
    %load/vec4 v0000026bbab060b0_0;
    %assign/vec4 v0000026bbab01cd0_0, 0;
    %load/vec4 v0000026bbaafdd90_0;
    %assign/vec4 v0000026bbab01410_0, 0;
    %load/vec4 v0000026bbaafded0_0;
    %assign/vec4 v0000026bbab01550_0, 0;
    %load/vec4 v0000026bbaafe0b0_0;
    %assign/vec4 v0000026bbab01af0_0, 0;
    %load/vec4 v0000026bbaaff410_0;
    %assign/vec4 v0000026bbab00ab0_0, 0;
    %load/vec4 v0000026bbaafe970_0;
    %assign/vec4 v0000026bbab02130_0, 0;
    %load/vec4 v0000026bbaafe6f0_0;
    %assign/vec4 v0000026bbab00d30_0, 0;
    %load/vec4 v0000026bbaafdbb0_0;
    %assign/vec4 v0000026bbab006f0_0, 0;
    %load/vec4 v0000026bbaaff910_0;
    %assign/vec4 v0000026bbab00650_0, 0;
    %load/vec4 v0000026bbab04fd0_0;
    %assign/vec4 v0000026bbab01190_0, 0;
    %load/vec4 v0000026bbaafedd0_0;
    %assign/vec4 v0000026bbab00970_0, 0;
    %load/vec4 v0000026bbaaffa50_0;
    %assign/vec4 v0000026bbab00790_0, 0;
    %load/vec4 v0000026bbaaff4b0_0;
    %assign/vec4 v0000026bbab01eb0_0, 0;
    %load/vec4 v0000026bbaafefb0_0;
    %assign/vec4 v0000026bbab01370_0, 0;
    %load/vec4 v0000026bbaafdc50_0;
    %assign/vec4 v0000026bbab00dd0_0, 0;
T_23.1 ;
    %end;
    .scope S_0000026bba8f93e0;
t_18 %join;
    %jmp T_23;
    .thread T_23;
    .scope S_0000026bba8f93e0;
T_24 ;
Ewait_12 .event/or E_0000026bbaa965c0, E_0x0;
    %wait Ewait_12;
    %load/vec4 v0000026bbab02700_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %load/vec4 v0000026bbab017d0_0;
    %store/vec4 v0000026bbab04710_0, 0, 32;
    %jmp T_24.3;
T_24.0 ;
    %load/vec4 v0000026bbaafbd80_0;
    %store/vec4 v0000026bbab04710_0, 0, 32;
    %jmp T_24.3;
T_24.1 ;
    %load/vec4 v0000026bbab00e70_0;
    %store/vec4 v0000026bbab04710_0, 0, 32;
    %jmp T_24.3;
T_24.3 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0000026bba8f93e0;
T_25 ;
    %wait E_0000026bbaa96580;
    %fork t_21, S_0000026bba84b8f0;
    %jmp t_20;
    .scope S_0000026bba84b8f0;
t_21 ;
    %load/vec4 v0000026bbab04850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbaafa3e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbaafcf00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbaafc780_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbaafd540_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbaafc500_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbaaf9ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbaafc960_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000026bbaafcdc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000026bbaafd0e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000026bbaafd400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbaafcbe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbaaf9f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbaafc6e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbaafd5e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbaafc5a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbaafc1e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbaafc820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbaafcfa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbaafd2c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbaafcc80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbaafcd20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbab02090_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbab00b50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbab015f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbab01b90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbab01d70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbab019b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbab01910_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000026bbab00a10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000026bbab00fb0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000026bbab01730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbab005b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbab01050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbab014b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbab01f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbab01e10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbab00c90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbab00510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbab01870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbab010f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbab012d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026bbab01ff0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0000026bbaafd180_0;
    %assign/vec4 v0000026bbaafa3e0_0, 0;
    %load/vec4 v0000026bbaafc8c0_0;
    %assign/vec4 v0000026bbaafcf00_0, 0;
    %load/vec4 v0000026bbaafd220_0;
    %assign/vec4 v0000026bbaafc780_0, 0;
    %load/vec4 v0000026bbaafce60_0;
    %assign/vec4 v0000026bbaafd540_0, 0;
    %load/vec4 v0000026bbaafd040_0;
    %assign/vec4 v0000026bbaafc500_0, 0;
    %load/vec4 v0000026bbaafc000_0;
    %assign/vec4 v0000026bbaaf9ee0_0, 0;
    %load/vec4 v0000026bbaafca00_0;
    %assign/vec4 v0000026bbaafc960_0, 0;
    %load/vec4 v0000026bbaafbce0_0;
    %assign/vec4 v0000026bbaafcdc0_0, 0;
    %load/vec4 v0000026bbaafc0a0_0;
    %assign/vec4 v0000026bbaafd0e0_0, 0;
    %load/vec4 v0000026bbaafda40_0;
    %assign/vec4 v0000026bbaafd400_0, 0;
    %load/vec4 v0000026bbaafd720_0;
    %assign/vec4 v0000026bbaafcbe0_0, 0;
    %load/vec4 v0000026bbaafcaa0_0;
    %assign/vec4 v0000026bbaaf9f80_0, 0;
    %load/vec4 v0000026bbaafd860_0;
    %assign/vec4 v0000026bbaafc6e0_0, 0;
    %load/vec4 v0000026bbaafd900_0;
    %assign/vec4 v0000026bbaafd5e0_0, 0;
    %load/vec4 v0000026bbaafd7c0_0;
    %assign/vec4 v0000026bbaafc5a0_0, 0;
    %load/vec4 v0000026bbaafd680_0;
    %assign/vec4 v0000026bbaafc1e0_0, 0;
    %load/vec4 v0000026bbaafc640_0;
    %assign/vec4 v0000026bbaafc820_0, 0;
    %load/vec4 v0000026bbaafbec0_0;
    %assign/vec4 v0000026bbaafcfa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026bbaafd2c0_0, 0;
    %load/vec4 v0000026bbaafd9a0_0;
    %assign/vec4 v0000026bbaafcc80_0, 0;
    %load/vec4 v0000026bbaafc320_0;
    %assign/vec4 v0000026bbaafcd20_0, 0;
    %load/vec4 v0000026bbab00bf0_0;
    %assign/vec4 v0000026bbab02090_0, 0;
    %load/vec4 v0000026bbab00470_0;
    %assign/vec4 v0000026bbab00b50_0, 0;
    %load/vec4 v0000026bbab01a50_0;
    %assign/vec4 v0000026bbab015f0_0, 0;
    %load/vec4 v0000026bbab01230_0;
    %assign/vec4 v0000026bbab01b90_0, 0;
    %load/vec4 v0000026bbab017d0_0;
    %assign/vec4 v0000026bbab01d70_0, 0;
    %load/vec4 v0000026bbab003d0_0;
    %assign/vec4 v0000026bbab019b0_0, 0;
    %load/vec4 v0000026bbab01cd0_0;
    %assign/vec4 v0000026bbab01910_0, 0;
    %load/vec4 v0000026bbab01410_0;
    %assign/vec4 v0000026bbab00a10_0, 0;
    %load/vec4 v0000026bbab01550_0;
    %assign/vec4 v0000026bbab00fb0_0, 0;
    %load/vec4 v0000026bbab01af0_0;
    %assign/vec4 v0000026bbab01730_0, 0;
    %load/vec4 v0000026bbab00ab0_0;
    %assign/vec4 v0000026bbab005b0_0, 0;
    %load/vec4 v0000026bbab02130_0;
    %assign/vec4 v0000026bbab01050_0, 0;
    %load/vec4 v0000026bbab00d30_0;
    %assign/vec4 v0000026bbab014b0_0, 0;
    %load/vec4 v0000026bbab006f0_0;
    %assign/vec4 v0000026bbab01f50_0, 0;
    %load/vec4 v0000026bbab00650_0;
    %assign/vec4 v0000026bbab01e10_0, 0;
    %load/vec4 v0000026bbab01190_0;
    %assign/vec4 v0000026bbab00c90_0, 0;
    %load/vec4 v0000026bbab00970_0;
    %assign/vec4 v0000026bbab00510_0, 0;
    %load/vec4 v0000026bbab00790_0;
    %assign/vec4 v0000026bbab01870_0, 0;
    %load/vec4 v0000026bbab04cb0_0;
    %assign/vec4 v0000026bbab010f0_0, 0;
    %load/vec4 v0000026bbab01370_0;
    %assign/vec4 v0000026bbab012d0_0, 0;
    %load/vec4 v0000026bbab00dd0_0;
    %assign/vec4 v0000026bbab01ff0_0, 0;
T_25.1 ;
    %end;
    .scope S_0000026bba8f93e0;
t_20 %join;
    %jmp T_25;
    .thread T_25;
    .scope S_0000026bba8f93e0;
T_26 ;
Ewait_13 .event/or E_0000026bbaa96540, E_0x0;
    %wait Ewait_13;
    %load/vec4 v0000026bbaafc6e0_0;
    %load/vec4 v0000026bbaafd5e0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_26.0, 8;
    %load/vec4 v0000026bbaafa3e0_0;
    %addi 4, 0, 32;
    %jmp/1 T_26.1, 8;
T_26.0 ; End of true expr.
    %load/vec4 v0000026bbaafc5a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_26.2, 9;
    %load/vec4 v0000026bbaafc1e0_0;
    %jmp/1 T_26.3, 9;
T_26.2 ; End of true expr.
    %load/vec4 v0000026bbaafcfa0_0;
    %flag_set/vec4 10;
    %jmp/0 T_26.4, 10;
    %load/vec4 v0000026bbaafc820_0;
    %jmp/1 T_26.5, 10;
T_26.4 ; End of true expr.
    %load/vec4 v0000026bbaafcc80_0;
    %flag_set/vec4 11;
    %jmp/0 T_26.6, 11;
    %load/vec4 v0000026bbaafd2c0_0;
    %jmp/1 T_26.7, 11;
T_26.6 ; End of true expr.
    %load/vec4 v0000026bbaaf9ee0_0;
    %jmp/0 T_26.7, 11;
 ; End of false expr.
    %blend;
T_26.7;
    %jmp/0 T_26.5, 10;
 ; End of false expr.
    %blend;
T_26.5;
    %jmp/0 T_26.3, 9;
 ; End of false expr.
    %blend;
T_26.3;
    %jmp/0 T_26.1, 8;
 ; End of false expr.
    %blend;
T_26.1;
    %store/vec4 v0000026bbaafbd80_0, 0, 32;
    %load/vec4 v0000026bbab014b0_0;
    %load/vec4 v0000026bbab01f50_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_26.8, 8;
    %load/vec4 v0000026bbab02090_0;
    %addi 4, 0, 32;
    %jmp/1 T_26.9, 8;
T_26.8 ; End of true expr.
    %load/vec4 v0000026bbab01e10_0;
    %flag_set/vec4 9;
    %jmp/0 T_26.10, 9;
    %load/vec4 v0000026bbab00c90_0;
    %jmp/1 T_26.11, 9;
T_26.10 ; End of true expr.
    %load/vec4 v0000026bbab01870_0;
    %flag_set/vec4 10;
    %jmp/0 T_26.12, 10;
    %load/vec4 v0000026bbab00510_0;
    %jmp/1 T_26.13, 10;
T_26.12 ; End of true expr.
    %load/vec4 v0000026bbab012d0_0;
    %flag_set/vec4 11;
    %jmp/0 T_26.14, 11;
    %load/vec4 v0000026bbab010f0_0;
    %jmp/1 T_26.15, 11;
T_26.14 ; End of true expr.
    %load/vec4 v0000026bbab019b0_0;
    %jmp/0 T_26.15, 11;
 ; End of false expr.
    %blend;
T_26.15;
    %jmp/0 T_26.13, 10;
 ; End of false expr.
    %blend;
T_26.13;
    %jmp/0 T_26.11, 9;
 ; End of false expr.
    %blend;
T_26.11;
    %jmp/0 T_26.9, 8;
 ; End of false expr.
    %blend;
T_26.9;
    %store/vec4 v0000026bbab00e70_0, 0, 32;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0000026bba8f93e0;
T_27 ;
Ewait_14 .event/or E_0000026bbaa966c0, E_0x0;
    %wait Ewait_14;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000026bbaaf9440_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000026bbaaf94e0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000026bbaafe5b0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000026bbaafe650_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026bbab02700_0, 0, 2;
    %load/vec4 v0000026bbaafcaa0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_27.3, 10;
    %load/vec4 v0000026bbaafbce0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_27.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.2, 9;
    %load/vec4 v0000026bbaafbce0_0;
    %load/vec4 v0000026bbaaf96c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000026bbaaf9440_0, 0, 3;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0000026bbab02130_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_27.7, 10;
    %load/vec4 v0000026bbab01410_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_27.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.6, 9;
    %load/vec4 v0000026bbab01410_0;
    %load/vec4 v0000026bbaaf96c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000026bbaaf9440_0, 0, 3;
    %jmp T_27.5;
T_27.4 ;
    %load/vec4 v0000026bbaaf9f80_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_27.11, 10;
    %load/vec4 v0000026bbaafcdc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_27.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.10, 9;
    %load/vec4 v0000026bbaafcdc0_0;
    %load/vec4 v0000026bbaaf96c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.8, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000026bbaaf9440_0, 0, 3;
    %jmp T_27.9;
T_27.8 ;
    %load/vec4 v0000026bbab01050_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_27.15, 10;
    %load/vec4 v0000026bbab00a10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_27.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.14, 9;
    %load/vec4 v0000026bbab00a10_0;
    %load/vec4 v0000026bbaaf96c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.12, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000026bbaaf9440_0, 0, 3;
T_27.12 ;
T_27.9 ;
T_27.5 ;
T_27.1 ;
    %load/vec4 v0000026bbaafcaa0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_27.19, 10;
    %load/vec4 v0000026bbaafbce0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_27.19;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.18, 9;
    %load/vec4 v0000026bbaafbce0_0;
    %load/vec4 v0000026bbaafa2a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.16, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000026bbaaf94e0_0, 0, 3;
    %jmp T_27.17;
T_27.16 ;
    %load/vec4 v0000026bbab02130_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_27.23, 10;
    %load/vec4 v0000026bbab01410_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_27.23;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.22, 9;
    %load/vec4 v0000026bbab01410_0;
    %load/vec4 v0000026bbaafa2a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.20, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000026bbaaf94e0_0, 0, 3;
    %jmp T_27.21;
T_27.20 ;
    %load/vec4 v0000026bbaaf9f80_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_27.27, 10;
    %load/vec4 v0000026bbaafcdc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_27.27;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.26, 9;
    %load/vec4 v0000026bbaafcdc0_0;
    %load/vec4 v0000026bbaafa2a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.24, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000026bbaaf94e0_0, 0, 3;
    %jmp T_27.25;
T_27.24 ;
    %load/vec4 v0000026bbab01050_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_27.31, 10;
    %load/vec4 v0000026bbab00a10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_27.31;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.30, 9;
    %load/vec4 v0000026bbab00a10_0;
    %load/vec4 v0000026bbaafa2a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.30;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.28, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000026bbaaf94e0_0, 0, 3;
T_27.28 ;
T_27.25 ;
T_27.21 ;
T_27.17 ;
    %load/vec4 v0000026bbaafcaa0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_27.35, 10;
    %load/vec4 v0000026bbaafbce0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_27.35;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.34, 9;
    %load/vec4 v0000026bbaafbce0_0;
    %load/vec4 v0000026bbaafded0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.34;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.32, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000026bbaafe5b0_0, 0, 3;
    %jmp T_27.33;
T_27.32 ;
    %load/vec4 v0000026bbab02130_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_27.39, 10;
    %load/vec4 v0000026bbab01410_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_27.39;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.38, 9;
    %load/vec4 v0000026bbab01410_0;
    %load/vec4 v0000026bbaafded0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.38;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.36, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000026bbaafe5b0_0, 0, 3;
    %jmp T_27.37;
T_27.36 ;
    %load/vec4 v0000026bbaaf9f80_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_27.43, 10;
    %load/vec4 v0000026bbaafcdc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_27.43;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.42, 9;
    %load/vec4 v0000026bbaafcdc0_0;
    %load/vec4 v0000026bbaafded0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.42;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.40, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000026bbaafe5b0_0, 0, 3;
    %jmp T_27.41;
T_27.40 ;
    %load/vec4 v0000026bbab01050_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_27.47, 10;
    %load/vec4 v0000026bbab00a10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_27.47;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.46, 9;
    %load/vec4 v0000026bbab00a10_0;
    %load/vec4 v0000026bbaafded0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.46;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.44, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000026bbaafe5b0_0, 0, 3;
T_27.44 ;
T_27.41 ;
T_27.37 ;
T_27.33 ;
    %load/vec4 v0000026bbaafcaa0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_27.51, 10;
    %load/vec4 v0000026bbaafbce0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_27.51;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.50, 9;
    %load/vec4 v0000026bbaafbce0_0;
    %load/vec4 v0000026bbaafe0b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.50;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.48, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000026bbaafe650_0, 0, 3;
    %jmp T_27.49;
T_27.48 ;
    %load/vec4 v0000026bbab02130_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_27.55, 10;
    %load/vec4 v0000026bbab01410_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_27.55;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.54, 9;
    %load/vec4 v0000026bbab01410_0;
    %load/vec4 v0000026bbaafe0b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.54;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.52, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000026bbaafe650_0, 0, 3;
    %jmp T_27.53;
T_27.52 ;
    %load/vec4 v0000026bbaaf9f80_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_27.59, 10;
    %load/vec4 v0000026bbaafcdc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_27.59;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.58, 9;
    %load/vec4 v0000026bbaafcdc0_0;
    %load/vec4 v0000026bbaafe0b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.58;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.56, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000026bbaafe650_0, 0, 3;
    %jmp T_27.57;
T_27.56 ;
    %load/vec4 v0000026bbab01050_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_27.63, 10;
    %load/vec4 v0000026bbab00a10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_27.63;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.62, 9;
    %load/vec4 v0000026bbab00a10_0;
    %load/vec4 v0000026bbaafe0b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.62;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.60, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000026bbaafe650_0, 0, 3;
T_27.60 ;
T_27.57 ;
T_27.53 ;
T_27.49 ;
    %load/vec4 v0000026bbaaf9f80_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_27.67, 10;
    %load/vec4 v0000026bbaafcdc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_27.67;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.66, 9;
    %load/vec4 v0000026bbaafcdc0_0;
    %load/vec4 v0000026bbaafda40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.66;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.64, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000026bbab02700_0, 0, 2;
    %jmp T_27.65;
T_27.64 ;
    %load/vec4 v0000026bbab01050_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_27.71, 10;
    %load/vec4 v0000026bbab00a10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_27.71;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.70, 9;
    %load/vec4 v0000026bbab00a10_0;
    %load/vec4 v0000026bbab01af0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.70;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.68, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000026bbab02700_0, 0, 2;
T_27.68 ;
T_27.65 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0000026bbaa947e0;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026bbab05250_0, 0, 1;
T_28.0 ;
    %delay 5000, 0;
    %load/vec4 v0000026bbab05250_0;
    %inv;
    %store/vec4 v0000026bbab05250_0, 0, 1;
    %jmp T_28.0;
    %end;
    .thread T_28;
    .scope S_0000026bbaa947e0;
T_29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026bbab05570_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026bbab05570_0, 0, 1;
    %end;
    .thread T_29;
    .scope S_0000026bbaa947e0;
T_30 ;
    %delay 500000, 0;
    %vpi_call/w 4 29 "$finish" {0 0 0};
    %end;
    .thread T_30;
    .scope S_0000026bbaa947e0;
T_31 ;
    %vpi_call/w 4 34 "$dumpfile", "processor.vcd" {0 0 0};
    %vpi_call/w 4 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000026bba8f93e0 {0 0 0};
    %end;
    .thread T_31;
    .scope S_0000026bbaa947e0;
T_32 ;
    %wait E_0000026bbaa96f80;
    %load/vec4 v0000026bbab05570_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %vpi_func 4 41 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %vpi_call/w 4 41 "$display", "\012Cycle %0t | PC=%h", S<0,vec4,u64>, v0000026bbab02840_0 {1 0 0};
    %vpi_call/w 4 74 "$display", "execute A inst =%h", v0000026bbaaf9b20_0 {0 0 0};
    %vpi_call/w 4 75 "$display", "execute B inst =%h", v0000026bbaaff7d0_0 {0 0 0};
    %vpi_call/w 4 76 "$display", "alu a input 1 =%h", v0000026bbaafe010_0 {0 0 0};
    %vpi_call/w 4 77 "$display", "alu a input 2 =%h", v0000026bbaaff730_0 {0 0 0};
    %vpi_call/w 4 78 "$display", "alu a result =%h", v0000026bbaafbba0_0 {0 0 0};
    %vpi_call/w 4 79 "$display", "alu b input 1 =%h", v0000026bbab03ec0_0 {0 0 0};
    %vpi_call/w 4 80 "$display", "alu b input 2 =%h", v0000026bbab02f20_0 {0 0 0};
    %vpi_call/w 4 81 "$display", "alu b result =%h", v0000026bbab021d0_0 {0 0 0};
    %vpi_call/w 4 82 "$display", "B_DX_imm=%h", v0000026bbaafebf0_0 {0 0 0};
    %vpi_call/w 4 83 "$display", "xmisstore=%h", v0000026bbab00dd0_0 {0 0 0};
    %vpi_call/w 4 84 "$display", "xma address=%h", v0000026bbab003d0_0 {0 0 0};
    %vpi_call/w 4 85 "$display", "xma data=%h", v0000026bbab04710_0 {0 0 0};
    %vpi_call/w 4 86 "$display", "xm func3=%h", v0000026bbab01eb0_0 {0 0 0};
    %vpi_call/w 4 87 "$display", "xm data out=%h", v0000026bbab04cb0_0 {0 0 0};
    %vpi_call/w 4 88 "$display", "A xm instruction=%h", v0000026bbaafc8c0_0 {0 0 0};
    %vpi_call/w 4 89 "$display", "B xm instruction=%h", v0000026bbab00470_0 {0 0 0};
    %vpi_call/w 4 102 "$display", "x0  = %h", &A<v0000026bbaaf7460, 0> {0 0 0};
    %vpi_call/w 4 103 "$display", "x1  = %h", &A<v0000026bbaaf7460, 1> {0 0 0};
    %vpi_call/w 4 104 "$display", "x2  = %h", &A<v0000026bbaaf7460, 2> {0 0 0};
    %vpi_call/w 4 105 "$display", "x3  = %h", &A<v0000026bbaaf7460, 3> {0 0 0};
    %vpi_call/w 4 106 "$display", "x4  = %h", &A<v0000026bbaaf7460, 4> {0 0 0};
    %vpi_call/w 4 107 "$display", "x5  = %h", &A<v0000026bbaaf7460, 5> {0 0 0};
    %vpi_call/w 4 108 "$display", "x6  = %h", &A<v0000026bbaaf7460, 6> {0 0 0};
    %vpi_call/w 4 109 "$display", "x7  = %h", &A<v0000026bbaaf7460, 7> {0 0 0};
    %vpi_call/w 4 110 "$display", "x8  = %h", &A<v0000026bbaaf7460, 8> {0 0 0};
    %vpi_call/w 4 111 "$display", "x9  = %h", &A<v0000026bbaaf7460, 9> {0 0 0};
    %vpi_call/w 4 112 "$display", "x10 = %h", &A<v0000026bbaaf7460, 10> {0 0 0};
    %vpi_call/w 4 113 "$display", "x11 = %h", &A<v0000026bbaaf7460, 11> {0 0 0};
    %vpi_call/w 4 114 "$display", "x12 = %h", &A<v0000026bbaaf7460, 12> {0 0 0};
    %vpi_call/w 4 115 "$display", "x13 = %h", &A<v0000026bbaaf7460, 13> {0 0 0};
    %vpi_call/w 4 116 "$display", "x14 = %h", &A<v0000026bbaaf7460, 14> {0 0 0};
    %vpi_call/w 4 117 "$display", "x15 = %h", &A<v0000026bbaaf7460, 15> {0 0 0};
    %vpi_call/w 4 118 "$display", "x16 = %h", &A<v0000026bbaaf7460, 16> {0 0 0};
    %vpi_call/w 4 134 "$display", "---------------------------------------------" {0 0 0};
T_32.0 ;
    %jmp T_32;
    .thread T_32;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "decoder32.sv";
    "tb_processor.sv";
    "processor2.sv";
    "alu.sv";
    "ROM.sv";
    "RAM_wrapper.sv";
    "RAM.sv";
    "regfile.sv";
    "bp.sv";
    "control.sv";
    "setsourcedest.sv";
