m255
K4
z2
!s11f MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/eecs/home/aali02/rv32i-core/project/pd3/verif/scripts
valu
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1761536954
!i10b 1
!s100 <OgLlO5Od>GS^J8HLSBTR0
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
I:Ja@B@XgMii5^7Nam9Zfh3
Z4 VDg1SIo80bB@j0V0VzS_@n1
S1
R0
Z5 w1761535246
8/eecs/home/aali02/rv32i-core/project/pd3/design/code/execute.sv
F/eecs/home/aali02/rv32i-core/project/pd3/design/code/execute.sv
Z6 F/eecs/home/aali02/rv32i-core/project/pd3/design/code/constants.svh
!i122 57
L0 27 210
Z7 OV;L;2020.1;71
r1
!s85 0
31
Z8 !s108 1761536954.000000
!s107 /eecs/home/aali02/rv32i-core/project/pd3/verif/tests/tasks.h|/eecs/home/aali02/rv32i-core/project/pd3/verif/tests/pattern_check.h|/eecs/home/aali02/rv32i-core/project/pd3/verif/tests/pattern_dump.h|/eecs/home/aali02/rv32i-core/project/pd3/verif/tests/trace_dump.h|/eecs/home/aali02/rv32i-core/project/pd3/verif/tests/fields.h|/eecs/home/aali02/rv32i-core/project/pd3/verif/tests/tracegen.v|/eecs/home/aali02/rv32i-core/project/pd3/design//probes.svh|/eecs/home/aali02/rv32i-core/project/pd3/design/code/constants.svh|/eecs/home/aali02/rv32i-core/project/pd3/verif/tests/test_pd.sv|/eecs/home/aali02/rv32i-core/project/pd3/design/design_wrapper.sv|/eecs/home/aali02/rv32i-core/project/pd3/verif/tests/clockgen.sv|/eecs/home/aali02/rv32i-core/project/pd3/design/code/pd3.sv|/eecs/home/aali02/rv32i-core/project/pd3/design/code/execute.sv|/eecs/home/aali02/rv32i-core/project/pd3/design/code/register_file.sv|/eecs/home/aali02/rv32i-core/project/pd3/design/code/decode.sv|/eecs/home/aali02/rv32i-core/project/pd3/design/code/control.sv|/eecs/home/aali02/rv32i-core/project/pd3/design/code/fetch.sv|/eecs/home/aali02/rv32i-core/project/pd3/design/code/memory.sv|/eecs/home/aali02/rv32i-core/project/pd3/design/code/igen.sv|/eecs/home/aali02/rv32i-core/project/pd3/design/code/branch_control.sv|
Z9 !s90 -work|/eecs/home/aali02/rv32i-core/project/pd3/work|-suppress|7061|-sv|+incdir+/eecs/home/aali02/rv32i-core/project/pd3/design/code|+incdir+/eecs/home/aali02/rv32i-core/project/pd3/design/|+incdir+/eecs/home/aali02/rv32i-core/project/pd3/verif/tests|+define+MEM_PATH="/eecs/home/aali02/rv32i-core/project/pd3/verif/data/test1.x"|+define+TEST_VECTOR="/eecs/home/aali02/rv32i-core/project/pd3/verif/data/test_vector.x"|+define+MEM_DEPTH=1048576|+define+GEN_TRACE=0|+define+TRACE_FILE="test1.trace"|+define+LINE_COUNT=127|+define+PATTERN_FILE="/eecs/home/aali02/rv32i-core/project/pd3/verif/data/test1.pattern"|+define+PATTERN_LINE_COUNT=127|+define+PATTERN_DUMP_FILE="test1.dump"|+define+PATTERN_DUMP=0|+define+PATTERN_CHECK=0|+define+VCD_FILE="test1.vcd"|+define+TIMEOUT=50000|-stats=none|/eecs/home/aali02/rv32i-core/project/pd3/design/code/branch_control.sv|/eecs/home/aali02/rv32i-core/project/pd3/design/code/igen.sv|/eecs/home/aali02/rv32i-core/project/pd3/design/code/memory.sv|/eecs/home/aali02/rv32i-core/project/pd3/design/code/fetch.sv|/eecs/home/aali02/rv32i-core/project/pd3/design/code/control.sv|/eecs/home/aali02/rv32i-core/project/pd3/design/code/decode.sv|/eecs/home/aali02/rv32i-core/project/pd3/design/code/register_file.sv|/eecs/home/aali02/rv32i-core/project/pd3/design/code/execute.sv|/eecs/home/aali02/rv32i-core/project/pd3/design/code/pd3.sv|/eecs/home/aali02/rv32i-core/project/pd3/verif/tests/clockgen.sv|/eecs/home/aali02/rv32i-core/project/pd3/design/design_wrapper.sv|/eecs/home/aali02/rv32i-core/project/pd3/verif/tests/test_pd.sv|
!i113 1
Z10 o-suppress 7061 -work /eecs/home/aali02/rv32i-core/project/pd3/work -sv
Z11 !s92 -suppress 7061 -work /eecs/home/aali02/rv32i-core/project/pd3/work -sv +incdir+/eecs/home/aali02/rv32i-core/project/pd3/design/code +incdir+/eecs/home/aali02/rv32i-core/project/pd3/design/ +incdir+/eecs/home/aali02/rv32i-core/project/pd3/verif/tests +define+MEM_PATH=\"/eecs/home/aali02/rv32i-core/project/pd3/verif/data/test1.x\" +define+TEST_VECTOR=\"/eecs/home/aali02/rv32i-core/project/pd3/verif/data/test_vector.x\" +define+MEM_DEPTH=1048576 +define+GEN_TRACE=0 +define+TRACE_FILE=\"test1.trace\" +define+LINE_COUNT=127 +define+PATTERN_FILE=\"/eecs/home/aali02/rv32i-core/project/pd3/verif/data/test1.pattern\" +define+PATTERN_LINE_COUNT=127 +define+PATTERN_DUMP_FILE=\"test1.dump\" +define+PATTERN_DUMP=0 +define+PATTERN_CHECK=0 +define+VCD_FILE=\"test1.vcd\" +define+TIMEOUT=50000
Z12 tCvgOpt 0
vbranch_control
R1
R2
!i10b 1
!s100 A_PEzTZT5LOI;BScaERzI0
R3
IZ=5n8PihnJOj^FT?^:a?G3
R4
S1
R0
R5
8/eecs/home/aali02/rv32i-core/project/pd3/design/code/branch_control.sv
F/eecs/home/aali02/rv32i-core/project/pd3/design/code/branch_control.sv
R6
!i122 57
L0 20 113
R7
r1
!s85 0
31
R8
Z13 !s107 /eecs/home/aali02/rv32i-core/project/pd3/verif/tests/tasks.h|/eecs/home/aali02/rv32i-core/project/pd3/verif/tests/pattern_check.h|/eecs/home/aali02/rv32i-core/project/pd3/verif/tests/pattern_dump.h|/eecs/home/aali02/rv32i-core/project/pd3/verif/tests/trace_dump.h|/eecs/home/aali02/rv32i-core/project/pd3/verif/tests/fields.h|/eecs/home/aali02/rv32i-core/project/pd3/verif/tests/tracegen.v|/eecs/home/aali02/rv32i-core/project/pd3/design//probes.svh|/eecs/home/aali02/rv32i-core/project/pd3/design/code/constants.svh|/eecs/home/aali02/rv32i-core/project/pd3/verif/tests/test_pd.sv|/eecs/home/aali02/rv32i-core/project/pd3/design/design_wrapper.sv|/eecs/home/aali02/rv32i-core/project/pd3/verif/tests/clockgen.sv|/eecs/home/aali02/rv32i-core/project/pd3/design/code/pd3.sv|/eecs/home/aali02/rv32i-core/project/pd3/design/code/execute.sv|/eecs/home/aali02/rv32i-core/project/pd3/design/code/register_file.sv|/eecs/home/aali02/rv32i-core/project/pd3/design/code/decode.sv|/eecs/home/aali02/rv32i-core/project/pd3/design/code/control.sv|/eecs/home/aali02/rv32i-core/project/pd3/design/code/fetch.sv|/eecs/home/aali02/rv32i-core/project/pd3/design/code/memory.sv|/eecs/home/aali02/rv32i-core/project/pd3/design/code/igen.sv|/eecs/home/aali02/rv32i-core/project/pd3/design/code/branch_control.sv|
R9
!i113 1
R10
R11
R12
Xbranch_control_sv_unit
R1
Z14 !s110 1761519018
VB@h;l_l@4ze:g96BkLHM;0
r1
!s85 0
!i10b 1
!s100 k4GNGhmVf5l1e1O=^QV=O1
IB@h;l_l@4ze:g96BkLHM;0
!i103 1
S1
Z15 d/eecs/home/paavan/rv32i-core/project/pd3/verif/scripts
Z16 w1761515962
8/eecs/home/paavan/rv32i-core/project/pd3/design/code/branch_control.sv
F/eecs/home/paavan/rv32i-core/project/pd3/design/code/branch_control.sv
Z17 F/eecs/home/paavan/rv32i-core/project/pd3/design/code/constants.svh
!i122 4
Z18 L0 10 0
R7
31
Z19 !s108 1761519018.000000
Z20 !s107 /eecs/home/paavan/rv32i-core/project/pd3/verif/tests/tasks.h|/eecs/home/paavan/rv32i-core/project/pd3/verif/tests/pattern_check.h|/eecs/home/paavan/rv32i-core/project/pd3/verif/tests/pattern_dump.h|/eecs/home/paavan/rv32i-core/project/pd3/verif/tests/trace_dump.h|/eecs/home/paavan/rv32i-core/project/pd3/verif/tests/fields.h|/eecs/home/paavan/rv32i-core/project/pd3/verif/tests/tracegen.v|/eecs/home/paavan/rv32i-core/project/pd3/design//probes.svh|/eecs/home/paavan/rv32i-core/project/pd3/design/code/constants.svh|/eecs/home/paavan/rv32i-core/project/pd3/verif/tests/test_pd.sv|/eecs/home/paavan/rv32i-core/project/pd3/design/design_wrapper.sv|/eecs/home/paavan/rv32i-core/project/pd3/verif/tests/clockgen.sv|/eecs/home/paavan/rv32i-core/project/pd3/design/code/pd3.sv|/eecs/home/paavan/rv32i-core/project/pd3/design/code/execute.sv|/eecs/home/paavan/rv32i-core/project/pd3/design/code/register_file.sv|/eecs/home/paavan/rv32i-core/project/pd3/design/code/decode.sv|/eecs/home/paavan/rv32i-core/project/pd3/design/code/control.sv|/eecs/home/paavan/rv32i-core/project/pd3/design/code/fetch.sv|/eecs/home/paavan/rv32i-core/project/pd3/design/code/memory.sv|/eecs/home/paavan/rv32i-core/project/pd3/design/code/igen.sv|/eecs/home/paavan/rv32i-core/project/pd3/design/code/branch_control.sv|
Z21 !s90 -work|/eecs/home/paavan/rv32i-core/project/pd3/work|-suppress|7061|-sv|+incdir+/eecs/home/paavan/rv32i-core/project/pd3/design/code|+incdir+/eecs/home/paavan/rv32i-core/project/pd3/design/|+incdir+/eecs/home/paavan/rv32i-core/project/pd3/verif/tests|+define+MEM_PATH="/eecs/home/paavan/rv32i-core/project/pd3/verif/data/test1.x"|+define+TEST_VECTOR="/eecs/home/paavan/rv32i-core/project/pd3/verif/data/test_vector.x"|+define+MEM_DEPTH=1048576|+define+GEN_TRACE=0|+define+TRACE_FILE="test1.trace"|+define+LINE_COUNT=127|+define+PATTERN_FILE="/eecs/home/paavan/rv32i-core/project/pd3/verif/data/test1.pattern"|+define+PATTERN_LINE_COUNT=127|+define+PATTERN_DUMP_FILE="test1.dump"|+define+PATTERN_DUMP=0|+define+PATTERN_CHECK=0|+define+VCD_FILE="test1.vcd"|+define+TIMEOUT=50000|-stats=none|/eecs/home/paavan/rv32i-core/project/pd3/design/code/branch_control.sv|/eecs/home/paavan/rv32i-core/project/pd3/design/code/igen.sv|/eecs/home/paavan/rv32i-core/project/pd3/design/code/memory.sv|/eecs/home/paavan/rv32i-core/project/pd3/design/code/fetch.sv|/eecs/home/paavan/rv32i-core/project/pd3/design/code/control.sv|/eecs/home/paavan/rv32i-core/project/pd3/design/code/decode.sv|/eecs/home/paavan/rv32i-core/project/pd3/design/code/register_file.sv|/eecs/home/paavan/rv32i-core/project/pd3/design/code/execute.sv|/eecs/home/paavan/rv32i-core/project/pd3/design/code/pd3.sv|/eecs/home/paavan/rv32i-core/project/pd3/verif/tests/clockgen.sv|/eecs/home/paavan/rv32i-core/project/pd3/design/design_wrapper.sv|/eecs/home/paavan/rv32i-core/project/pd3/verif/tests/test_pd.sv|
!i113 1
Z22 o-suppress 7061 -work /eecs/home/paavan/rv32i-core/project/pd3/work -sv
Z23 !s92 -suppress 7061 -work /eecs/home/paavan/rv32i-core/project/pd3/work -sv +incdir+/eecs/home/paavan/rv32i-core/project/pd3/design/code +incdir+/eecs/home/paavan/rv32i-core/project/pd3/design/ +incdir+/eecs/home/paavan/rv32i-core/project/pd3/verif/tests +define+MEM_PATH=\"/eecs/home/paavan/rv32i-core/project/pd3/verif/data/test1.x\" +define+TEST_VECTOR=\"/eecs/home/paavan/rv32i-core/project/pd3/verif/data/test_vector.x\" +define+MEM_DEPTH=1048576 +define+GEN_TRACE=0 +define+TRACE_FILE=\"test1.trace\" +define+LINE_COUNT=127 +define+PATTERN_FILE=\"/eecs/home/paavan/rv32i-core/project/pd3/verif/data/test1.pattern\" +define+PATTERN_LINE_COUNT=127 +define+PATTERN_DUMP_FILE=\"test1.dump\" +define+PATTERN_DUMP=0 +define+PATTERN_CHECK=0 +define+VCD_FILE=\"test1.vcd\" +define+TIMEOUT=50000
R12
vclockgen
R1
R2
!i10b 1
!s100 XGla>YnT?aHlG7Lg@<j9J1
R3
I8VP=OQSc8@ZJa<Z3XZ9bF1
R4
S1
R0
Z24 w1760290819
8/eecs/home/aali02/rv32i-core/project/pd3/verif/tests/clockgen.sv
F/eecs/home/aali02/rv32i-core/project/pd3/verif/tests/clockgen.sv
!i122 57
L0 11 39
R7
r1
!s85 0
31
R8
R13
R9
!i113 1
R10
R11
R12
Xconstants_svh_unit
R1
!s110 1761517758
V^A4;MLNAVk]5jH7iK^Sc@2
r1
!s85 0
!i10b 1
!s100 M;Af;M0Xd<X:Y6eGT>S7W3
I^A4;MLNAVk]5jH7iK^Sc@2
!i103 1
S1
R15
R16
8/eecs/home/paavan/rv32i-core/project/pd3/design/code/constants.svh
R17
!i122 3
R18
R7
31
!s108 1761517758.000000
!s107 /eecs/home/paavan/rv32i-core/project/pd3/verif/tests/tasks.h|/eecs/home/paavan/rv32i-core/project/pd3/verif/tests/pattern_check.h|/eecs/home/paavan/rv32i-core/project/pd3/verif/tests/pattern_dump.h|/eecs/home/paavan/rv32i-core/project/pd3/verif/tests/trace_dump.h|/eecs/home/paavan/rv32i-core/project/pd3/verif/tests/fields.h|/eecs/home/paavan/rv32i-core/project/pd3/verif/tests/tracegen.v|/eecs/home/paavan/rv32i-core/project/pd3/design//probes.svh|/eecs/home/paavan/rv32i-core/project/pd3/verif/tests/test_pd.sv|/eecs/home/paavan/rv32i-core/project/pd3/design/design_wrapper.sv|/eecs/home/paavan/rv32i-core/project/pd3/verif/tests/clockgen.sv|/eecs/home/paavan/rv32i-core/project/pd3/design/code/pd3.sv|/eecs/home/paavan/rv32i-core/project/pd3/design/code/execute.sv|/eecs/home/paavan/rv32i-core/project/pd3/design/code/register_file.sv|/eecs/home/paavan/rv32i-core/project/pd3/design/code/decode.sv|/eecs/home/paavan/rv32i-core/project/pd3/design/code/control.sv|/eecs/home/paavan/rv32i-core/project/pd3/design/code/fetch.sv|/eecs/home/paavan/rv32i-core/project/pd3/design/code/memory.sv|/eecs/home/paavan/rv32i-core/project/pd3/design/code/igen.sv|/eecs/home/paavan/rv32i-core/project/pd3/design/code/branch_control.sv|/eecs/home/paavan/rv32i-core/project/pd3/design/code/constants.svh|
!s90 -work|/eecs/home/paavan/rv32i-core/project/pd3/work|-suppress|7061|-sv|+incdir+/eecs/home/paavan/rv32i-core/project/pd3/design/code|+incdir+/eecs/home/paavan/rv32i-core/project/pd3/design/|+incdir+/eecs/home/paavan/rv32i-core/project/pd3/verif/tests|+define+MEM_PATH="/eecs/home/paavan/rv32i-core/project/pd3/verif/data/test1.x"|+define+TEST_VECTOR="/eecs/home/paavan/rv32i-core/project/pd3/verif/data/test_vector.x"|+define+MEM_DEPTH=1048576|+define+GEN_TRACE=0|+define+TRACE_FILE="test1.trace"|+define+LINE_COUNT=127|+define+PATTERN_FILE="/eecs/home/paavan/rv32i-core/project/pd3/verif/data/test1.pattern"|+define+PATTERN_LINE_COUNT=127|+define+PATTERN_DUMP_FILE="test1.dump"|+define+PATTERN_DUMP=0|+define+PATTERN_CHECK=0|+define+VCD_FILE="test1.vcd"|+define+TIMEOUT=50000|-stats=none|/eecs/home/paavan/rv32i-core/project/pd3/design/code/constants.svh|/eecs/home/paavan/rv32i-core/project/pd3/design/code/branch_control.sv|/eecs/home/paavan/rv32i-core/project/pd3/design/code/igen.sv|/eecs/home/paavan/rv32i-core/project/pd3/design/code/memory.sv|/eecs/home/paavan/rv32i-core/project/pd3/design/code/fetch.sv|/eecs/home/paavan/rv32i-core/project/pd3/design/code/control.sv|/eecs/home/paavan/rv32i-core/project/pd3/design/code/decode.sv|/eecs/home/paavan/rv32i-core/project/pd3/design/code/register_file.sv|/eecs/home/paavan/rv32i-core/project/pd3/design/code/execute.sv|/eecs/home/paavan/rv32i-core/project/pd3/design/code/pd3.sv|/eecs/home/paavan/rv32i-core/project/pd3/verif/tests/clockgen.sv|/eecs/home/paavan/rv32i-core/project/pd3/design/design_wrapper.sv|/eecs/home/paavan/rv32i-core/project/pd3/verif/tests/test_pd.sv|
!i113 1
R22
R23
R12
vcontrol
R1
R2
!i10b 1
!s100 W?[:E@_mBoAmYcoCFRO?<3
R3
Ibi^G;5[Goz9M2a@Eb>JV@3
R4
S1
R0
R5
8/eecs/home/aali02/rv32i-core/project/pd3/design/code/control.sv
F/eecs/home/aali02/rv32i-core/project/pd3/design/code/control.sv
R6
!i122 57
L0 26 237
R7
r1
!s85 0
31
R8
R13
R9
!i113 1
R10
R11
R12
Xcontrol_sv_unit
R1
R14
VE<P24GTnCY:zaTGkEZCUe3
r1
!s85 0
!i10b 1
!s100 Q4>[^<DM9KfEcU^NDKfJ]0
IE<P24GTnCY:zaTGkEZCUe3
!i103 1
S1
R15
R16
8/eecs/home/paavan/rv32i-core/project/pd3/design/code/control.sv
F/eecs/home/paavan/rv32i-core/project/pd3/design/code/control.sv
R17
!i122 4
R18
R7
31
R19
R20
R21
!i113 1
R22
R23
R12
vdecode
R1
DXx4 work 14 decode_sv_unit 0 22 <E3]VI:k]h4T`faz:XAGV2
R2
R4
r1
!s85 0
!i10b 1
!s100 GZzPcBMi8hFci6;[>O4<F3
IkBBX`b>Y`<faog7H5Q_Nf3
!s105 decode_sv_unit
S1
R0
Z25 w1761535554
Z26 8/eecs/home/aali02/rv32i-core/project/pd3/design/code/decode.sv
Z27 F/eecs/home/aali02/rv32i-core/project/pd3/design/code/decode.sv
!i122 57
L0 27 67
R7
31
R8
R13
R9
!i113 1
R10
R11
R12
Xdecode_sv_unit
R1
R2
V<E3]VI:k]h4T`faz:XAGV2
r1
!s85 0
!i10b 1
!s100 VHUczY`D@NO6L^TXOVNo:1
I<E3]VI:k]h4T`faz:XAGV2
!i103 1
S1
R0
R25
R26
R27
R6
!i122 57
R18
R7
31
R8
R13
R9
!i113 1
R10
R11
R12
vdesign_wrapper
R1
R2
!i10b 1
!s100 58IkI`:ZOK`ko1oG>H^Y63
R3
I0iPoP<8md2z`@IfXz6>h<1
R4
S1
R0
w1757344351
8/eecs/home/aali02/rv32i-core/project/pd3/design/design_wrapper.sv
F/eecs/home/aali02/rv32i-core/project/pd3/design/design_wrapper.sv
!i122 57
L0 6 10
R7
r1
!s85 0
31
R8
R13
R9
!i113 1
R10
R11
R12
vfetch
R1
DXx4 work 13 fetch_sv_unit 0 22 ]>7NbRCR3HAR2WU`:4N:J3
R2
R4
r1
!s85 0
!i10b 1
!s100 T6?XLmMl0FS]ZG9]cHP7V2
I<oH;9]@9?T]<PgbP:B4l03
!s105 fetch_sv_unit
S1
R0
R5
Z28 8/eecs/home/aali02/rv32i-core/project/pd3/design/code/fetch.sv
Z29 F/eecs/home/aali02/rv32i-core/project/pd3/design/code/fetch.sv
!i122 57
L0 19 41
R7
31
R8
R13
R9
!i113 1
R10
R11
R12
Xfetch_sv_unit
R1
R2
V]>7NbRCR3HAR2WU`:4N:J3
r1
!s85 0
!i10b 1
!s100 EDNm4Qe6>M4E?M7;4z`hh1
I]>7NbRCR3HAR2WU`:4N:J3
!i103 1
S1
R0
R5
R28
R29
R6
!i122 57
R18
R7
31
R8
R13
R9
!i113 1
R10
R11
R12
vigen
R1
R2
!i10b 1
!s100 HVJV3<CB96=^hMhhKLBd@0
R3
IKXIkHO>U<5Wg5?4MknYg10
R4
S1
R0
R5
8/eecs/home/aali02/rv32i-core/project/pd3/design/code/igen.sv
F/eecs/home/aali02/rv32i-core/project/pd3/design/code/igen.sv
R6
!i122 57
L0 13 120
R7
r1
!s85 0
31
R8
R13
R9
!i113 1
R10
R11
R12
Xigen_sv_unit
R1
R14
V^hk3RZziB:7L7jMZcQC3]0
r1
!s85 0
!i10b 1
!s100 2a^To:E2Ybd79NHfCgmzL3
I^hk3RZziB:7L7jMZcQC3]0
!i103 1
S1
R15
R16
8/eecs/home/paavan/rv32i-core/project/pd3/design/code/igen.sv
F/eecs/home/paavan/rv32i-core/project/pd3/design/code/igen.sv
R17
!i122 4
R18
R7
31
R19
R20
R21
!i113 1
R22
R23
R12
vmemory
R1
R2
!i10b 1
!s100 SFi62Wj^i6V?kZ_AeCOEl1
R3
I?]SJoB5=l:1<7Ral56f063
R4
S1
R0
w1761508087
8/eecs/home/aali02/rv32i-core/project/pd3/design/code/memory.sv
F/eecs/home/aali02/rv32i-core/project/pd3/design/code/memory.sv
!i122 57
L0 20 73
R7
r1
!s85 0
31
R8
R13
R9
!i113 1
R10
R11
R12
vpd3
R1
DXx4 work 11 pd3_sv_unit 0 22 2bhZd4aKo?1z:KIlQIVkP2
R2
R4
r1
!s85 0
!i10b 1
!s100 IXcmm8fUPbB:deE6?cnDO2
IYokVT9J7IhZBG^JX7aSRn1
!s105 pd3_sv_unit
S1
R0
R5
Z30 8/eecs/home/aali02/rv32i-core/project/pd3/design/code/pd3.sv
Z31 F/eecs/home/aali02/rv32i-core/project/pd3/design/code/pd3.sv
!i122 57
L0 14 237
R7
31
R8
R13
R9
!i113 1
R10
R11
R12
Xpd3_sv_unit
R1
R2
V2bhZd4aKo?1z:KIlQIVkP2
r1
!s85 0
!i10b 1
!s100 8056@9SzGCR?EVJa2;f7^3
I2bhZd4aKo?1z:KIlQIVkP2
!i103 1
S1
R0
R5
R30
R31
R6
!i122 57
R18
R7
31
R8
R13
R9
!i113 1
R10
R11
R12
vregister_file
R1
DXx4 work 21 register_file_sv_unit 0 22 kiLcFGeVZ5Ma2SE7>e7<T1
R2
R4
r1
!s85 0
!i10b 1
!s100 WZ_?00>a`M^Fe1Wd01bF41
Ikjg@3YI7[n;o0R3BN7Dgo3
!s105 register_file_sv_unit
S1
R0
Z32 w1761535681
Z33 8/eecs/home/aali02/rv32i-core/project/pd3/design/code/register_file.sv
Z34 F/eecs/home/aali02/rv32i-core/project/pd3/design/code/register_file.sv
!i122 57
L0 27 44
R7
31
R8
R13
R9
!i113 1
R10
R11
R12
Xregister_file_sv_unit
R1
R2
VkiLcFGeVZ5Ma2SE7>e7<T1
r1
!s85 0
!i10b 1
!s100 FSTgg`;e5lH>jeboiiT2O0
IkiLcFGeVZ5Ma2SE7>e7<T1
!i103 1
S1
R0
R32
R33
R34
R6
!i122 57
R18
R7
31
R8
R13
R9
!i113 1
R10
R11
R12
vtop
R1
R2
!i10b 1
!s100 BkD:9C[0SPomMnf;DeK1T1
R3
I;ezY8fmo?jRJ_O<cXX1;30
R4
S1
R0
R24
8/eecs/home/aali02/rv32i-core/project/pd3/verif/tests/test_pd.sv
F/eecs/home/aali02/rv32i-core/project/pd3/verif/tests/test_pd.sv
F/eecs/home/aali02/rv32i-core/project/pd3/verif/tests/tracegen.v
F/eecs/home/aali02/rv32i-core/project/pd3/verif/tests/fields.h
F/eecs/home/aali02/rv32i-core/project/pd3/verif/tests/trace_dump.h
F/eecs/home/aali02/rv32i-core/project/pd3/verif/tests/pattern_dump.h
F/eecs/home/aali02/rv32i-core/project/pd3/verif/tests/pattern_check.h
F/eecs/home/aali02/rv32i-core/project/pd3/verif/tests/tasks.h
!i122 57
L0 4 330
R7
r1
!s85 0
31
R8
R13
R9
!i113 1
R10
R11
R12
