OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /Users/Dide/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/lab2/runs/RUN_2025.05.04_21.05.55/tmp/routing/21-fill.odb'…
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[WARNING STA-0366] port '__VIRTUAL_CLK__' not found.
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO]: Setting timing derate to: 5.0 %
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   lab2_behavE
Die area:                 ( 0 0 ) ( 100000 100000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     899
Number of terminals:      29
Number of snets:          2
Number of nets:           229

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 148.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 9237.
[INFO DRT-0033] mcon shape region query size = 5208.
[INFO DRT-0033] met1 shape region query size = 1975.
[INFO DRT-0033] via shape region query size = 580.
[INFO DRT-0033] met2 shape region query size = 348.
[INFO DRT-0033] via2 shape region query size = 464.
[INFO DRT-0033] met3 shape region query size = 375.
[INFO DRT-0033] via3 shape region query size = 464.
[INFO DRT-0033] met4 shape region query size = 164.
[INFO DRT-0033] via4 shape region query size = 32.
[INFO DRT-0033] met5 shape region query size = 48.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 465 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 130 unique inst patterns.
[INFO DRT-0084]   Complete 182 groups.
#scanned instances     = 899
#unique  instances     = 148
#stdCellGenAp          = 3414
#stdCellValidPlanarAp  = 7
#stdCellValidViaAp     = 2702
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 726
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:02, memory = 113.50 (MB), peak = 113.50 (MB)

Number of guides:     2718

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 14 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 14 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 710.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 726.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 508.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 138.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 34.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 1.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1252 vertical wires in 1 frboxes and 865 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 258 vertical wires in 1 frboxes and 300 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 119.42 (MB), peak = 119.42 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 119.42 (MB), peak = 119.42 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 127.28 (MB).
    Completing 20% with 68 violations.
    elapsed time = 00:00:02, memory = 132.83 (MB).
    Completing 30% with 136 violations.
    elapsed time = 00:00:04, memory = 128.70 (MB).
    Completing 40% with 186 violations.
    elapsed time = 00:00:07, memory = 138.53 (MB).
[INFO DRT-0199]   Number of violations = 335.
Viol/Layer        met1   met2   met3   met4   via4   met5
Metal Spacing       12     19     19      1      0      1
Recheck             45     35      0      2      0      2
Short              113     80      5      0      1      0
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:07, memory = 499.48 (MB), peak = 499.48 (MB)
Total wire length = 18549 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 7973 um.
Total wire length on LAYER met2 = 7057 um.
Total wire length on LAYER met3 = 2561 um.
Total wire length on LAYER met4 = 957 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2148.
Up-via summary (total 2148):

-----------------------
 FR_MASTERSLICE       0
            li1     728
           met1    1138
           met2     211
           met3      71
           met4       0
-----------------------
                   2148


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 335 violations.
    elapsed time = 00:00:00, memory = 499.48 (MB).
    Completing 20% with 335 violations.
    elapsed time = 00:00:00, memory = 499.48 (MB).
    Completing 30% with 335 violations.
    elapsed time = 00:00:00, memory = 499.48 (MB).
    Completing 40% with 335 violations.
    elapsed time = 00:00:00, memory = 499.48 (MB).
    Completing 50% with 330 violations.
    elapsed time = 00:00:00, memory = 499.48 (MB).
    Completing 60% with 330 violations.
    elapsed time = 00:00:00, memory = 499.48 (MB).
    Completing 70% with 297 violations.
    elapsed time = 00:00:00, memory = 499.48 (MB).
    Completing 80% with 297 violations.
    elapsed time = 00:00:01, memory = 499.48 (MB).
    Completing 90% with 287 violations.
    elapsed time = 00:00:05, memory = 499.48 (MB).
    Completing 100% with 133 violations.
    elapsed time = 00:00:05, memory = 499.48 (MB).
[INFO DRT-0199]   Number of violations = 133.
Viol/Layer        met1   met2   met3
Metal Spacing        7      8     19
Short               87     12      0
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:05, memory = 502.48 (MB), peak = 502.48 (MB)
Total wire length = 18509 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 7931 um.
Total wire length on LAYER met2 = 7107 um.
Total wire length on LAYER met3 = 2541 um.
Total wire length on LAYER met4 = 929 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2160.
Up-via summary (total 2160):

-----------------------
 FR_MASTERSLICE       0
            li1     728
           met1    1149
           met2     217
           met3      66
           met4       0
-----------------------
                   2160


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 133 violations.
    elapsed time = 00:00:00, memory = 502.48 (MB).
    Completing 20% with 133 violations.
    elapsed time = 00:00:00, memory = 502.48 (MB).
    Completing 30% with 133 violations.
    elapsed time = 00:00:00, memory = 502.48 (MB).
    Completing 40% with 133 violations.
    elapsed time = 00:00:00, memory = 502.48 (MB).
    Completing 50% with 132 violations.
    elapsed time = 00:00:00, memory = 505.48 (MB).
    Completing 60% with 132 violations.
    elapsed time = 00:00:02, memory = 493.55 (MB).
    Completing 70% with 129 violations.
    elapsed time = 00:00:02, memory = 493.55 (MB).
    Completing 80% with 129 violations.
    elapsed time = 00:00:03, memory = 505.55 (MB).
    Completing 90% with 141 violations.
    elapsed time = 00:00:05, memory = 513.54 (MB).
    Completing 100% with 154 violations.
    elapsed time = 00:00:05, memory = 513.54 (MB).
[INFO DRT-0199]   Number of violations = 154.
Viol/Layer        met1   met2   met3
Metal Spacing       12     10      4
Short              103     20      5
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:05, memory = 513.54 (MB), peak = 513.54 (MB)
Total wire length = 18464 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 7876 um.
Total wire length on LAYER met2 = 7059 um.
Total wire length on LAYER met3 = 2568 um.
Total wire length on LAYER met4 = 959 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2157.
Up-via summary (total 2157):

-----------------------
 FR_MASTERSLICE       0
            li1     728
           met1    1150
           met2     216
           met3      63
           met4       0
-----------------------
                   2157


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 154 violations.
    elapsed time = 00:00:02, memory = 517.04 (MB).
    Completing 20% with 154 violations.
    elapsed time = 00:00:03, memory = 517.04 (MB).
    Completing 30% with 144 violations.
    elapsed time = 00:00:04, memory = 517.04 (MB).
    Completing 40% with 77 violations.
    elapsed time = 00:00:06, memory = 517.16 (MB).
[INFO DRT-0199]   Number of violations = 33.
Viol/Layer        met1   met2
Metal Spacing        5      2
Short               26      0
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:06, memory = 517.16 (MB), peak = 517.16 (MB)
Total wire length = 18546 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 7714 um.
Total wire length on LAYER met2 = 7032 um.
Total wire length on LAYER met3 = 2741 um.
Total wire length on LAYER met4 = 1059 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2298.
Up-via summary (total 2298):

-----------------------
 FR_MASTERSLICE       0
            li1     728
           met1    1208
           met2     277
           met3      85
           met4       0
-----------------------
                   2298


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 33 violations.
    elapsed time = 00:00:00, memory = 517.16 (MB).
    Completing 20% with 33 violations.
    elapsed time = 00:00:00, memory = 517.16 (MB).
    Completing 30% with 33 violations.
    elapsed time = 00:00:00, memory = 517.16 (MB).
    Completing 40% with 33 violations.
    elapsed time = 00:00:00, memory = 517.16 (MB).
    Completing 50% with 33 violations.
    elapsed time = 00:00:00, memory = 517.16 (MB).
    Completing 60% with 33 violations.
    elapsed time = 00:00:00, memory = 517.16 (MB).
    Completing 70% with 26 violations.
    elapsed time = 00:00:00, memory = 517.16 (MB).
    Completing 80% with 26 violations.
    elapsed time = 00:00:00, memory = 517.16 (MB).
    Completing 90% with 26 violations.
    elapsed time = 00:00:01, memory = 517.16 (MB).
    Completing 100% with 8 violations.
    elapsed time = 00:00:01, memory = 517.16 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer        met1   met2
Metal Spacing        0      2
Short                6      0
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 517.16 (MB), peak = 517.16 (MB)
Total wire length = 18517 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 7640 um.
Total wire length on LAYER met2 = 7035 um.
Total wire length on LAYER met3 = 2767 um.
Total wire length on LAYER met4 = 1073 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2300.
Up-via summary (total 2300):

-----------------------
 FR_MASTERSLICE       0
            li1     728
           met1    1210
           met2     277
           met3      85
           met4       0
-----------------------
                   2300


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 517.16 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 517.16 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:00, memory = 517.16 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:00, memory = 517.16 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 517.16 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 517.16 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 517.16 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:00, memory = 517.16 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:02, memory = 517.17 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:02, memory = 517.17 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met2
Metal Spacing        2
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 517.17 (MB), peak = 531.67 (MB)
Total wire length = 18522 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 7641 um.
Total wire length on LAYER met2 = 7033 um.
Total wire length on LAYER met3 = 2772 um.
Total wire length on LAYER met4 = 1075 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2303.
Up-via summary (total 2303):

-----------------------
 FR_MASTERSLICE       0
            li1     728
           met1    1214
           met2     276
           met3      85
           met4       0
-----------------------
                   2303


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 517.17 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 517.17 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 517.17 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 517.17 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 517.17 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 517.17 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 517.17 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:00, memory = 517.17 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:00, memory = 517.17 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 517.17 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 517.17 (MB), peak = 531.67 (MB)
Total wire length = 18523 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 7644 um.
Total wire length on LAYER met2 = 7015 um.
Total wire length on LAYER met3 = 2768 um.
Total wire length on LAYER met4 = 1094 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2305.
Up-via summary (total 2305):

-----------------------
 FR_MASTERSLICE       0
            li1     728
           met1    1214
           met2     276
           met3      87
           met4       0
-----------------------
                   2305


[INFO DRT-0198] Complete detail routing.
Total wire length = 18523 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 7644 um.
Total wire length on LAYER met2 = 7015 um.
Total wire length on LAYER met3 = 2768 um.
Total wire length on LAYER met4 = 1094 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2305.
Up-via summary (total 2305):

-----------------------
 FR_MASTERSLICE       0
            li1     728
           met1    1214
           met2     276
           met3      87
           met4       0
-----------------------
                   2305


[INFO DRT-0267] cpu time = 00:00:35, elapsed time = 00:00:29, memory = 517.17 (MB), peak = 531.67 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/lab2/runs/RUN_2025.05.04_21.05.55/results/routing/lab2_behavE.odb'…
Writing netlist to '/openlane/designs/lab2/runs/RUN_2025.05.04_21.05.55/results/routing/lab2_behavE.nl.v'…
Writing powered netlist to '/openlane/designs/lab2/runs/RUN_2025.05.04_21.05.55/results/routing/lab2_behavE.pnl.v'…
Writing layout to '/openlane/designs/lab2/runs/RUN_2025.05.04_21.05.55/results/routing/lab2_behavE.def'…
