Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Mar 14 14:00:40 2024
| Host         : RaijinPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OTTER_Wrapper_timing_summary_routed.rpt -pb OTTER_Wrapper_timing_summary_routed.pb -rpx OTTER_Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : OTTER_Wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    567         
TIMING-18  Warning           Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (567)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2144)
5. checking no_input_delay (21)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (567)
--------------------------
 There are 533 register/latch pins with no clock driven by root clock pin: MY_DIV/count_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_univ_sseg/CLK_DIV/count_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: s_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2144)
---------------------------------------------------
 There are 2144 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.908        0.000                      0                    2        0.206        0.000                      0                    2        4.500        0.000                       0                     4  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.908        0.000                      0                    2        0.206        0.000                      0                    2        4.500        0.000                       0                     4  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.908ns  (required time - arrival time)
  Source:                 s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.444%)  route 0.505ns (46.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.564     5.085    clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  s_clk_reg/Q
                         net (fo=2, routed)           0.505     6.047    s_clk
    SLICE_X35Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.171 r  s_clk_i_1/O
                         net (fo=1, routed)           0.000     6.171    s_clk_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  s_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.444    14.785    clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  s_clk_reg/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)        0.029    15.079    s_clk_reg
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                          -6.171    
  -------------------------------------------------------------------
                         slack                                  8.908    

Slack (MET) :             9.102ns  (required time - arrival time)
  Source:                 FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_PS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.718ns (80.562%)  route 0.173ns (19.438%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.552     5.073    clk_IBUF_BUFG
    SLICE_X29Y28         FDRE                                         r  FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.419     5.492 r  FSM_onehot_PS_reg[0]/Q
                         net (fo=4, routed)           0.173     5.666    FSM_onehot_PS_reg_n_0_[0]
    SLICE_X29Y28         LUT2 (Prop_lut2_I0_O)        0.299     5.965 r  FSM_onehot_PS[1]_i_1/O
                         net (fo=1, routed)           0.000     5.965    FSM_onehot_PS[1]_i_1_n_0
    SLICE_X29Y28         FDRE                                         r  FSM_onehot_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.435    14.776    clk_IBUF_BUFG
    SLICE_X29Y28         FDRE                                         r  FSM_onehot_PS_reg[1]/C
                         clock pessimism              0.297    15.073    
                         clock uncertainty           -0.035    15.038    
    SLICE_X29Y28         FDRE (Setup_fdre_C_D)        0.029    15.067    FSM_onehot_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                          -5.965    
  -------------------------------------------------------------------
                         slack                                  9.102    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_PS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.370%)  route 0.070ns (23.630%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.553     1.436    clk_IBUF_BUFG
    SLICE_X29Y28         FDRE                                         r  FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.128     1.564 r  FSM_onehot_PS_reg[0]/Q
                         net (fo=4, routed)           0.070     1.634    FSM_onehot_PS_reg_n_0_[0]
    SLICE_X29Y28         LUT2 (Prop_lut2_I0_O)        0.099     1.733 r  FSM_onehot_PS[1]_i_1/O
                         net (fo=1, routed)           0.000     1.733    FSM_onehot_PS[1]_i_1_n_0
    SLICE_X29Y28         FDRE                                         r  FSM_onehot_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.821     1.948    clk_IBUF_BUFG
    SLICE_X29Y28         FDRE                                         r  FSM_onehot_PS_reg[1]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X29Y28         FDRE (Hold_fdre_C_D)         0.091     1.527    FSM_onehot_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.562     1.445    clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  s_clk_reg/Q
                         net (fo=2, routed)           0.168     1.754    s_clk
    SLICE_X35Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.799 r  s_clk_i_1/O
                         net (fo=1, routed)           0.000     1.799    s_clk_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  s_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.831     1.958    clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  s_clk_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.091     1.536    s_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y28   FSM_onehot_PS_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y28   FSM_onehot_PS_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   s_clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y28   FSM_onehot_PS_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y28   FSM_onehot_PS_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y28   FSM_onehot_PS_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y28   FSM_onehot_PS_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   s_clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   s_clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y28   FSM_onehot_PS_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y28   FSM_onehot_PS_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y28   FSM_onehot_PS_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y28   FSM_onehot_PS_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   s_clk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   s_clk_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1927 Endpoints
Min Delay          1927 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r_count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segs[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.743ns  (logic 6.277ns (22.625%)  route 21.466ns (77.375%))
  Logic Levels:           15  (FDRE=1 LUT3=2 LUT4=2 LUT5=4 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE                         0.000     0.000 r  r_count_reg[11]/C
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  r_count_reg[11]/Q
                         net (fo=25, routed)          1.880     2.336    my_univ_sseg/CC_14/Q[11]
    SLICE_X54Y11         LUT3 (Prop_lut3_I0_O)        0.124     2.460 r  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_198/O
                         net (fo=1, routed)           0.689     3.150    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_198_n_0
    SLICE_X54Y11         LUT5 (Prop_lut5_I4_O)        0.124     3.274 f  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_110/O
                         net (fo=56, routed)          2.921     6.195    my_univ_sseg/CC_14/r_count_reg[7]
    SLICE_X45Y10         LUT5 (Prop_lut5_I3_O)        0.124     6.319 f  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_173/O
                         net (fo=6, routed)           1.696     8.015    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_173_n_0
    SLICE_X52Y4          LUT6 (Prop_lut6_I1_O)        0.124     8.139 f  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_92/O
                         net (fo=25, routed)          2.730    10.870    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_92_n_0
    SLICE_X59Y8          LUT5 (Prop_lut5_I0_O)        0.124    10.994 r  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_106/O
                         net (fo=9, routed)           1.046    12.040    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_106_n_0
    SLICE_X58Y8          LUT4 (Prop_lut4_I1_O)        0.124    12.164 r  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_118/O
                         net (fo=13, routed)          2.013    14.176    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_118_n_0
    SLICE_X50Y8          LUT6 (Prop_lut6_I0_O)        0.124    14.300 f  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_131/O
                         net (fo=1, routed)           0.663    14.963    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_131_n_0
    SLICE_X47Y7          LUT6 (Prop_lut6_I5_O)        0.124    15.087 r  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_70/O
                         net (fo=15, routed)          1.073    16.160    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_70_n_0
    SLICE_X57Y7          LUT6 (Prop_lut6_I1_O)        0.124    16.284 r  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_25/O
                         net (fo=6, routed)           1.248    17.532    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_25_n_0
    SLICE_X46Y4          LUT5 (Prop_lut5_I1_O)        0.150    17.682 f  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_28/O
                         net (fo=1, routed)           0.690    18.372    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_28_n_0
    SLICE_X47Y4          LUT3 (Prop_lut3_I0_O)        0.356    18.728 r  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           1.051    19.780    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_8_n_0
    SLICE_X48Y4          LUT6 (Prop_lut6_I2_O)        0.332    20.112 r  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           1.360    21.472    my_univ_sseg/CC_14/sel0[3]
    SLICE_X63Y7          LUT4 (Prop_lut4_I0_O)        0.153    21.625 r  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.404    24.029    segs_OBUF[7]
    W7                   OBUF (Prop_obuf_I_O)         3.714    27.743 r  segs_OBUF[7]_inst/O
                         net (fo=0)                   0.000    27.743    segs[7]
    W7                                                                r  segs[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segs[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.464ns  (logic 6.274ns (22.846%)  route 21.189ns (77.154%))
  Logic Levels:           15  (FDRE=1 LUT3=2 LUT4=2 LUT5=4 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE                         0.000     0.000 r  r_count_reg[11]/C
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  r_count_reg[11]/Q
                         net (fo=25, routed)          1.880     2.336    my_univ_sseg/CC_14/Q[11]
    SLICE_X54Y11         LUT3 (Prop_lut3_I0_O)        0.124     2.460 r  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_198/O
                         net (fo=1, routed)           0.689     3.150    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_198_n_0
    SLICE_X54Y11         LUT5 (Prop_lut5_I4_O)        0.124     3.274 f  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_110/O
                         net (fo=56, routed)          2.921     6.195    my_univ_sseg/CC_14/r_count_reg[7]
    SLICE_X45Y10         LUT5 (Prop_lut5_I3_O)        0.124     6.319 f  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_173/O
                         net (fo=6, routed)           1.696     8.015    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_173_n_0
    SLICE_X52Y4          LUT6 (Prop_lut6_I1_O)        0.124     8.139 f  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_92/O
                         net (fo=25, routed)          2.730    10.870    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_92_n_0
    SLICE_X59Y8          LUT5 (Prop_lut5_I0_O)        0.124    10.994 r  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_106/O
                         net (fo=9, routed)           1.046    12.040    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_106_n_0
    SLICE_X58Y8          LUT4 (Prop_lut4_I1_O)        0.124    12.164 r  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_118/O
                         net (fo=13, routed)          2.013    14.176    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_118_n_0
    SLICE_X50Y8          LUT6 (Prop_lut6_I0_O)        0.124    14.300 f  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_131/O
                         net (fo=1, routed)           0.663    14.963    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_131_n_0
    SLICE_X47Y7          LUT6 (Prop_lut6_I5_O)        0.124    15.087 r  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_70/O
                         net (fo=15, routed)          1.073    16.160    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_70_n_0
    SLICE_X57Y7          LUT6 (Prop_lut6_I1_O)        0.124    16.284 r  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_25/O
                         net (fo=6, routed)           1.248    17.532    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_25_n_0
    SLICE_X46Y4          LUT5 (Prop_lut5_I1_O)        0.150    17.682 r  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_28/O
                         net (fo=1, routed)           0.690    18.372    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_28_n_0
    SLICE_X47Y4          LUT3 (Prop_lut3_I0_O)        0.356    18.728 f  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           1.051    19.780    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_8_n_0
    SLICE_X48Y4          LUT6 (Prop_lut6_I2_O)        0.332    20.112 f  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           1.437    21.548    my_univ_sseg/CC_14/sel0[3]
    SLICE_X63Y7          LUT4 (Prop_lut4_I0_O)        0.152    21.700 r  my_univ_sseg/CC_14/segs_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.051    23.751    segs_OBUF[2]
    V5                   OBUF (Prop_obuf_I_O)         3.712    27.464 r  segs_OBUF[2]_inst/O
                         net (fo=0)                   0.000    27.464    segs[2]
    V5                                                                r  segs[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segs[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.433ns  (logic 6.265ns (22.838%)  route 21.168ns (77.162%))
  Logic Levels:           15  (FDRE=1 LUT3=2 LUT4=2 LUT5=4 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE                         0.000     0.000 r  r_count_reg[11]/C
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  r_count_reg[11]/Q
                         net (fo=25, routed)          1.880     2.336    my_univ_sseg/CC_14/Q[11]
    SLICE_X54Y11         LUT3 (Prop_lut3_I0_O)        0.124     2.460 r  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_198/O
                         net (fo=1, routed)           0.689     3.150    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_198_n_0
    SLICE_X54Y11         LUT5 (Prop_lut5_I4_O)        0.124     3.274 f  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_110/O
                         net (fo=56, routed)          2.921     6.195    my_univ_sseg/CC_14/r_count_reg[7]
    SLICE_X45Y10         LUT5 (Prop_lut5_I3_O)        0.124     6.319 f  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_173/O
                         net (fo=6, routed)           1.696     8.015    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_173_n_0
    SLICE_X52Y4          LUT6 (Prop_lut6_I1_O)        0.124     8.139 f  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_92/O
                         net (fo=25, routed)          2.730    10.870    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_92_n_0
    SLICE_X59Y8          LUT5 (Prop_lut5_I0_O)        0.124    10.994 r  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_106/O
                         net (fo=9, routed)           1.046    12.040    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_106_n_0
    SLICE_X58Y8          LUT4 (Prop_lut4_I1_O)        0.124    12.164 r  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_118/O
                         net (fo=13, routed)          2.013    14.176    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_118_n_0
    SLICE_X50Y8          LUT6 (Prop_lut6_I0_O)        0.124    14.300 f  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_131/O
                         net (fo=1, routed)           0.663    14.963    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_131_n_0
    SLICE_X47Y7          LUT6 (Prop_lut6_I5_O)        0.124    15.087 r  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_70/O
                         net (fo=15, routed)          1.073    16.160    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_70_n_0
    SLICE_X57Y7          LUT6 (Prop_lut6_I1_O)        0.124    16.284 r  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_25/O
                         net (fo=6, routed)           1.248    17.532    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_25_n_0
    SLICE_X46Y4          LUT5 (Prop_lut5_I1_O)        0.150    17.682 f  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_28/O
                         net (fo=1, routed)           0.690    18.372    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_28_n_0
    SLICE_X47Y4          LUT3 (Prop_lut3_I0_O)        0.356    18.728 r  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           1.051    19.780    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_8_n_0
    SLICE_X48Y4          LUT6 (Prop_lut6_I2_O)        0.332    20.112 r  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           1.200    21.311    my_univ_sseg/CC_14/sel0[3]
    SLICE_X63Y7          LUT4 (Prop_lut4_I0_O)        0.118    21.429 r  my_univ_sseg/CC_14/segs_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.266    23.696    segs_OBUF[5]
    U8                   OBUF (Prop_obuf_I_O)         3.737    27.433 r  segs_OBUF[5]_inst/O
                         net (fo=0)                   0.000    27.433    segs[5]
    U8                                                                r  segs[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segs[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.294ns  (logic 6.070ns (22.238%)  route 21.224ns (77.762%))
  Logic Levels:           15  (FDRE=1 LUT3=2 LUT4=2 LUT5=4 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE                         0.000     0.000 r  r_count_reg[11]/C
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  r_count_reg[11]/Q
                         net (fo=25, routed)          1.880     2.336    my_univ_sseg/CC_14/Q[11]
    SLICE_X54Y11         LUT3 (Prop_lut3_I0_O)        0.124     2.460 r  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_198/O
                         net (fo=1, routed)           0.689     3.150    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_198_n_0
    SLICE_X54Y11         LUT5 (Prop_lut5_I4_O)        0.124     3.274 f  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_110/O
                         net (fo=56, routed)          2.921     6.195    my_univ_sseg/CC_14/r_count_reg[7]
    SLICE_X45Y10         LUT5 (Prop_lut5_I3_O)        0.124     6.319 f  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_173/O
                         net (fo=6, routed)           1.696     8.015    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_173_n_0
    SLICE_X52Y4          LUT6 (Prop_lut6_I1_O)        0.124     8.139 f  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_92/O
                         net (fo=25, routed)          2.730    10.870    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_92_n_0
    SLICE_X59Y8          LUT5 (Prop_lut5_I0_O)        0.124    10.994 r  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_106/O
                         net (fo=9, routed)           1.046    12.040    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_106_n_0
    SLICE_X58Y8          LUT4 (Prop_lut4_I1_O)        0.124    12.164 r  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_118/O
                         net (fo=13, routed)          2.013    14.176    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_118_n_0
    SLICE_X50Y8          LUT6 (Prop_lut6_I0_O)        0.124    14.300 f  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_131/O
                         net (fo=1, routed)           0.663    14.963    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_131_n_0
    SLICE_X47Y7          LUT6 (Prop_lut6_I5_O)        0.124    15.087 r  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_70/O
                         net (fo=15, routed)          1.073    16.160    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_70_n_0
    SLICE_X57Y7          LUT6 (Prop_lut6_I1_O)        0.124    16.284 r  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_25/O
                         net (fo=6, routed)           1.248    17.532    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_25_n_0
    SLICE_X46Y4          LUT5 (Prop_lut5_I1_O)        0.150    17.682 f  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_28/O
                         net (fo=1, routed)           0.690    18.372    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_28_n_0
    SLICE_X47Y4          LUT3 (Prop_lut3_I0_O)        0.356    18.728 r  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           1.051    19.780    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_8_n_0
    SLICE_X48Y4          LUT6 (Prop_lut6_I2_O)        0.332    20.112 r  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           1.437    21.548    my_univ_sseg/CC_14/sel0[3]
    SLICE_X63Y7          LUT4 (Prop_lut4_I0_O)        0.124    21.672 r  my_univ_sseg/CC_14/segs_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.086    23.758    segs_OBUF[4]
    V8                   OBUF (Prop_obuf_I_O)         3.536    27.294 r  segs_OBUF[4]_inst/O
                         net (fo=0)                   0.000    27.294    segs[4]
    V8                                                                r  segs[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segs[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.235ns  (logic 6.063ns (22.263%)  route 21.171ns (77.737%))
  Logic Levels:           15  (FDRE=1 LUT3=2 LUT4=2 LUT5=4 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE                         0.000     0.000 r  r_count_reg[11]/C
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  r_count_reg[11]/Q
                         net (fo=25, routed)          1.880     2.336    my_univ_sseg/CC_14/Q[11]
    SLICE_X54Y11         LUT3 (Prop_lut3_I0_O)        0.124     2.460 r  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_198/O
                         net (fo=1, routed)           0.689     3.150    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_198_n_0
    SLICE_X54Y11         LUT5 (Prop_lut5_I4_O)        0.124     3.274 f  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_110/O
                         net (fo=56, routed)          2.921     6.195    my_univ_sseg/CC_14/r_count_reg[7]
    SLICE_X45Y10         LUT5 (Prop_lut5_I3_O)        0.124     6.319 f  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_173/O
                         net (fo=6, routed)           1.696     8.015    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_173_n_0
    SLICE_X52Y4          LUT6 (Prop_lut6_I1_O)        0.124     8.139 f  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_92/O
                         net (fo=25, routed)          2.730    10.870    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_92_n_0
    SLICE_X59Y8          LUT5 (Prop_lut5_I0_O)        0.124    10.994 r  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_106/O
                         net (fo=9, routed)           1.046    12.040    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_106_n_0
    SLICE_X58Y8          LUT4 (Prop_lut4_I1_O)        0.124    12.164 r  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_118/O
                         net (fo=13, routed)          2.013    14.176    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_118_n_0
    SLICE_X50Y8          LUT6 (Prop_lut6_I0_O)        0.124    14.300 f  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_131/O
                         net (fo=1, routed)           0.663    14.963    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_131_n_0
    SLICE_X47Y7          LUT6 (Prop_lut6_I5_O)        0.124    15.087 r  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_70/O
                         net (fo=15, routed)          1.073    16.160    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_70_n_0
    SLICE_X57Y7          LUT6 (Prop_lut6_I1_O)        0.124    16.284 r  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_25/O
                         net (fo=6, routed)           1.248    17.532    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_25_n_0
    SLICE_X46Y4          LUT5 (Prop_lut5_I1_O)        0.150    17.682 f  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_28/O
                         net (fo=1, routed)           0.690    18.372    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_28_n_0
    SLICE_X47Y4          LUT3 (Prop_lut3_I0_O)        0.356    18.728 r  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           1.051    19.780    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_8_n_0
    SLICE_X48Y4          LUT6 (Prop_lut6_I2_O)        0.332    20.112 r  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           1.360    21.472    my_univ_sseg/CC_14/sel0[3]
    SLICE_X63Y7          LUT4 (Prop_lut4_I0_O)        0.124    21.596 r  my_univ_sseg/CC_14/segs_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.109    23.705    segs_OBUF[6]
    W6                   OBUF (Prop_obuf_I_O)         3.529    27.235 r  segs_OBUF[6]_inst/O
                         net (fo=0)                   0.000    27.235    segs[6]
    W6                                                                r  segs[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segs[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.132ns  (logic 6.065ns (22.356%)  route 21.066ns (77.644%))
  Logic Levels:           15  (FDRE=1 LUT3=2 LUT4=2 LUT5=4 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE                         0.000     0.000 r  r_count_reg[11]/C
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  r_count_reg[11]/Q
                         net (fo=25, routed)          1.880     2.336    my_univ_sseg/CC_14/Q[11]
    SLICE_X54Y11         LUT3 (Prop_lut3_I0_O)        0.124     2.460 r  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_198/O
                         net (fo=1, routed)           0.689     3.150    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_198_n_0
    SLICE_X54Y11         LUT5 (Prop_lut5_I4_O)        0.124     3.274 f  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_110/O
                         net (fo=56, routed)          2.921     6.195    my_univ_sseg/CC_14/r_count_reg[7]
    SLICE_X45Y10         LUT5 (Prop_lut5_I3_O)        0.124     6.319 f  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_173/O
                         net (fo=6, routed)           1.696     8.015    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_173_n_0
    SLICE_X52Y4          LUT6 (Prop_lut6_I1_O)        0.124     8.139 f  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_92/O
                         net (fo=25, routed)          2.730    10.870    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_92_n_0
    SLICE_X59Y8          LUT5 (Prop_lut5_I0_O)        0.124    10.994 r  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_106/O
                         net (fo=9, routed)           1.046    12.040    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_106_n_0
    SLICE_X58Y8          LUT4 (Prop_lut4_I1_O)        0.124    12.164 r  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_118/O
                         net (fo=13, routed)          2.013    14.176    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_118_n_0
    SLICE_X50Y8          LUT6 (Prop_lut6_I0_O)        0.124    14.300 f  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_131/O
                         net (fo=1, routed)           0.663    14.963    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_131_n_0
    SLICE_X47Y7          LUT6 (Prop_lut6_I5_O)        0.124    15.087 r  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_70/O
                         net (fo=15, routed)          1.073    16.160    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_70_n_0
    SLICE_X57Y7          LUT6 (Prop_lut6_I1_O)        0.124    16.284 r  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_25/O
                         net (fo=6, routed)           1.248    17.532    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_25_n_0
    SLICE_X46Y4          LUT5 (Prop_lut5_I1_O)        0.150    17.682 r  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_28/O
                         net (fo=1, routed)           0.690    18.372    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_28_n_0
    SLICE_X47Y4          LUT3 (Prop_lut3_I0_O)        0.356    18.728 f  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           1.051    19.780    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_8_n_0
    SLICE_X48Y4          LUT6 (Prop_lut6_I2_O)        0.332    20.112 f  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           1.363    21.475    my_univ_sseg/CC_14/sel0[3]
    SLICE_X63Y7          LUT4 (Prop_lut4_I0_O)        0.124    21.599 r  my_univ_sseg/CC_14/segs_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.001    23.600    segs_OBUF[1]
    U7                   OBUF (Prop_obuf_I_O)         3.531    27.132 r  segs_OBUF[1]_inst/O
                         net (fo=0)                   0.000    27.132    segs[1]
    U7                                                                r  segs[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segs[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.018ns  (logic 6.054ns (22.407%)  route 20.965ns (77.593%))
  Logic Levels:           15  (FDRE=1 LUT3=2 LUT4=2 LUT5=4 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE                         0.000     0.000 r  r_count_reg[11]/C
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  r_count_reg[11]/Q
                         net (fo=25, routed)          1.880     2.336    my_univ_sseg/CC_14/Q[11]
    SLICE_X54Y11         LUT3 (Prop_lut3_I0_O)        0.124     2.460 r  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_198/O
                         net (fo=1, routed)           0.689     3.150    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_198_n_0
    SLICE_X54Y11         LUT5 (Prop_lut5_I4_O)        0.124     3.274 f  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_110/O
                         net (fo=56, routed)          2.921     6.195    my_univ_sseg/CC_14/r_count_reg[7]
    SLICE_X45Y10         LUT5 (Prop_lut5_I3_O)        0.124     6.319 f  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_173/O
                         net (fo=6, routed)           1.696     8.015    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_173_n_0
    SLICE_X52Y4          LUT6 (Prop_lut6_I1_O)        0.124     8.139 f  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_92/O
                         net (fo=25, routed)          2.730    10.870    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_92_n_0
    SLICE_X59Y8          LUT5 (Prop_lut5_I0_O)        0.124    10.994 r  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_106/O
                         net (fo=9, routed)           1.046    12.040    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_106_n_0
    SLICE_X58Y8          LUT4 (Prop_lut4_I1_O)        0.124    12.164 r  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_118/O
                         net (fo=13, routed)          2.013    14.176    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_118_n_0
    SLICE_X50Y8          LUT6 (Prop_lut6_I0_O)        0.124    14.300 f  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_131/O
                         net (fo=1, routed)           0.663    14.963    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_131_n_0
    SLICE_X47Y7          LUT6 (Prop_lut6_I5_O)        0.124    15.087 r  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_70/O
                         net (fo=15, routed)          1.073    16.160    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_70_n_0
    SLICE_X57Y7          LUT6 (Prop_lut6_I1_O)        0.124    16.284 r  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_25/O
                         net (fo=6, routed)           1.248    17.532    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_25_n_0
    SLICE_X46Y4          LUT5 (Prop_lut5_I1_O)        0.150    17.682 f  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_28/O
                         net (fo=1, routed)           0.690    18.372    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_28_n_0
    SLICE_X47Y4          LUT3 (Prop_lut3_I0_O)        0.356    18.728 r  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           1.051    19.780    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_8_n_0
    SLICE_X48Y4          LUT6 (Prop_lut6_I2_O)        0.332    20.112 r  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           1.200    21.311    my_univ_sseg/CC_14/sel0[3]
    SLICE_X63Y7          LUT4 (Prop_lut4_I0_O)        0.124    21.435 r  my_univ_sseg/CC_14/segs_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.063    23.499    segs_OBUF[3]
    U5                   OBUF (Prop_obuf_I_O)         3.520    27.018 r  segs_OBUF[3]_inst/O
                         net (fo=0)                   0.000    27.018    segs[3]
    U5                                                                r  segs[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segs[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.903ns  (logic 6.032ns (22.419%)  route 20.872ns (77.581%))
  Logic Levels:           15  (FDRE=1 LUT3=2 LUT4=1 LUT5=4 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE                         0.000     0.000 r  r_count_reg[11]/C
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  r_count_reg[11]/Q
                         net (fo=25, routed)          1.880     2.336    my_univ_sseg/CC_14/Q[11]
    SLICE_X54Y11         LUT3 (Prop_lut3_I0_O)        0.124     2.460 r  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_198/O
                         net (fo=1, routed)           0.689     3.150    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_198_n_0
    SLICE_X54Y11         LUT5 (Prop_lut5_I4_O)        0.124     3.274 f  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_110/O
                         net (fo=56, routed)          2.921     6.195    my_univ_sseg/CC_14/r_count_reg[7]
    SLICE_X45Y10         LUT5 (Prop_lut5_I3_O)        0.124     6.319 f  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_173/O
                         net (fo=6, routed)           1.696     8.015    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_173_n_0
    SLICE_X52Y4          LUT6 (Prop_lut6_I1_O)        0.124     8.139 f  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_92/O
                         net (fo=25, routed)          2.730    10.870    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_92_n_0
    SLICE_X59Y8          LUT5 (Prop_lut5_I0_O)        0.124    10.994 r  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_106/O
                         net (fo=9, routed)           1.046    12.040    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_106_n_0
    SLICE_X58Y8          LUT4 (Prop_lut4_I1_O)        0.124    12.164 r  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_118/O
                         net (fo=13, routed)          2.013    14.176    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_118_n_0
    SLICE_X50Y8          LUT6 (Prop_lut6_I0_O)        0.124    14.300 f  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_131/O
                         net (fo=1, routed)           0.663    14.963    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_131_n_0
    SLICE_X47Y7          LUT6 (Prop_lut6_I5_O)        0.124    15.087 r  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_70/O
                         net (fo=15, routed)          1.073    16.160    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_70_n_0
    SLICE_X57Y7          LUT6 (Prop_lut6_I1_O)        0.124    16.284 r  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_25/O
                         net (fo=6, routed)           1.248    17.532    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_25_n_0
    SLICE_X46Y4          LUT5 (Prop_lut5_I1_O)        0.150    17.682 r  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_28/O
                         net (fo=1, routed)           0.690    18.372    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_28_n_0
    SLICE_X47Y4          LUT3 (Prop_lut3_I0_O)        0.356    18.728 f  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           1.051    19.780    my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_8_n_0
    SLICE_X48Y4          LUT6 (Prop_lut6_I2_O)        0.332    20.112 f  my_univ_sseg/CC_14/segs_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           1.445    21.556    my_univ_sseg/CC_14/sel0[3]
    SLICE_X62Y7          LUT6 (Prop_lut6_I2_O)        0.124    21.680 r  my_univ_sseg/CC_14/segs_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.726    23.406    segs_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         3.498    26.903 r  segs_OBUF[0]_inst/O
                         net (fo=0)                   0.000    26.903    segs[0]
    V7                                                                r  segs[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/DE_EX_reg[rs2_addr][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/PROGRAM_COUNTER/data_out_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.401ns  (logic 4.027ns (19.740%)  route 16.374ns (80.260%))
  Logic Levels:           18  (CARRY4=4 FDRE=1 LUT3=2 LUT4=1 LUT5=5 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20         FDRE                         0.000     0.000 r  my_otter/DE_EX_reg[rs2_addr][4]/C
    SLICE_X56Y20         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  my_otter/DE_EX_reg[rs2_addr][4]/Q
                         net (fo=4, routed)           0.848     1.366    my_otter/BRANCH_CONDITIONAL/EX_MEM[write_data][31]_i_4_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I4_O)        0.124     1.490 f  my_otter/BRANCH_CONDITIONAL/EX_MEM[write_data][31]_i_6/O
                         net (fo=1, routed)           0.877     2.367    my_otter/BRANCH_CONDITIONAL/EX_MEM[write_data][31]_i_6_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I0_O)        0.124     2.491 f  my_otter/BRANCH_CONDITIONAL/EX_MEM[write_data][31]_i_3/O
                         net (fo=33, routed)          0.899     3.390    my_otter/BRANCH_CONDITIONAL/DE_EX_reg[rs2_addr][0]
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.124     3.514 r  my_otter/BRANCH_CONDITIONAL/EX_MEM[write_data][31]_i_2/O
                         net (fo=32, routed)          1.248     4.762    my_otter/OTTER_REG_FILE/forwardB_E[0]
    SLICE_X55Y27         LUT5 (Prop_lut5_I2_O)        0.124     4.886 r  my_otter/OTTER_REG_FILE/EX_MEM[write_data][3]_i_1/O
                         net (fo=7, routed)           2.126     7.012    my_otter/OTTER_REG_FILE/ALU_forward_muxB[3]
    SLICE_X42Y24         LUT3 (Prop_lut3_I2_O)        0.152     7.164 r  my_otter/OTTER_REG_FILE/result0_carry_i_11/O
                         net (fo=110, routed)         5.636    12.800    my_otter/OTTER_REG_FILE/DE_EX_reg[imm][27][2]
    SLICE_X47Y27         LUT5 (Prop_lut5_I1_O)        0.374    13.174 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][22]_i_13/O
                         net (fo=3, routed)           0.810    13.984    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][22]_i_13_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I5_O)        0.326    14.310 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][17]_i_13/O
                         net (fo=2, routed)           0.494    14.804    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][17]_i_13_n_0
    SLICE_X46Y28         LUT3 (Prop_lut3_I0_O)        0.117    14.921 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][19]_i_16/O
                         net (fo=2, routed)           0.958    15.879    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][19]_i_16_n_0
    SLICE_X44Y30         LUT5 (Prop_lut5_I2_O)        0.348    16.227 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][19]_i_10/O
                         net (fo=1, routed)           0.579    16.806    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][19]_i_10_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I2_O)        0.124    16.930 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][19]_i_4/O
                         net (fo=1, routed)           0.000    16.930    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][19]_i_4_n_0
    SLICE_X40Y31         MUXF7 (Prop_muxf7_I0_O)      0.212    17.142 r  my_otter/OTTER_REG_FILE/EX_MEM_reg[ALU_result][19]_i_2/O
                         net (fo=2, routed)           1.014    18.156    my_otter/OTTER_REG_FILE/internal_alu[19]
    SLICE_X36Y26         LUT6 (Prop_lut6_I5_O)        0.299    18.455 r  my_otter/OTTER_REG_FILE/data_out[17]_i_7/O
                         net (fo=1, routed)           0.884    19.340    my_otter/OTTER_REG_FILE/data_out[17]_i_7_n_0
    SLICE_X34Y26         LUT5 (Prop_lut5_I2_O)        0.124    19.464 r  my_otter/OTTER_REG_FILE/data_out[17]_i_3/O
                         net (fo=1, routed)           0.000    19.464    my_otter/OTTER_REG_FILE/data_out[17]_i_3_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.844 r  my_otter/OTTER_REG_FILE/data_out_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.844    my_otter/OTTER_REG_FILE/data_out_reg[17]_i_1_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.961 r  my_otter/OTTER_REG_FILE/data_out_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.961    my_otter/OTTER_REG_FILE/data_out_reg[21]_i_1_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.078 r  my_otter/OTTER_REG_FILE/data_out_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.078    my_otter/OTTER_REG_FILE/data_out_reg[25]_i_1_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.401 r  my_otter/OTTER_REG_FILE/data_out_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.401    my_otter/PROGRAM_COUNTER/data_out_reg[31]_0[1]
    SLICE_X34Y29         FDRE                                         r  my_otter/PROGRAM_COUNTER/data_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/DE_EX_reg[rs2_addr][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/PROGRAM_COUNTER/data_out_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.317ns  (logic 3.943ns (19.408%)  route 16.374ns (80.592%))
  Logic Levels:           18  (CARRY4=4 FDRE=1 LUT3=2 LUT4=1 LUT5=5 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20         FDRE                         0.000     0.000 r  my_otter/DE_EX_reg[rs2_addr][4]/C
    SLICE_X56Y20         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  my_otter/DE_EX_reg[rs2_addr][4]/Q
                         net (fo=4, routed)           0.848     1.366    my_otter/BRANCH_CONDITIONAL/EX_MEM[write_data][31]_i_4_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I4_O)        0.124     1.490 f  my_otter/BRANCH_CONDITIONAL/EX_MEM[write_data][31]_i_6/O
                         net (fo=1, routed)           0.877     2.367    my_otter/BRANCH_CONDITIONAL/EX_MEM[write_data][31]_i_6_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I0_O)        0.124     2.491 f  my_otter/BRANCH_CONDITIONAL/EX_MEM[write_data][31]_i_3/O
                         net (fo=33, routed)          0.899     3.390    my_otter/BRANCH_CONDITIONAL/DE_EX_reg[rs2_addr][0]
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.124     3.514 r  my_otter/BRANCH_CONDITIONAL/EX_MEM[write_data][31]_i_2/O
                         net (fo=32, routed)          1.248     4.762    my_otter/OTTER_REG_FILE/forwardB_E[0]
    SLICE_X55Y27         LUT5 (Prop_lut5_I2_O)        0.124     4.886 r  my_otter/OTTER_REG_FILE/EX_MEM[write_data][3]_i_1/O
                         net (fo=7, routed)           2.126     7.012    my_otter/OTTER_REG_FILE/ALU_forward_muxB[3]
    SLICE_X42Y24         LUT3 (Prop_lut3_I2_O)        0.152     7.164 r  my_otter/OTTER_REG_FILE/result0_carry_i_11/O
                         net (fo=110, routed)         5.636    12.800    my_otter/OTTER_REG_FILE/DE_EX_reg[imm][27][2]
    SLICE_X47Y27         LUT5 (Prop_lut5_I1_O)        0.374    13.174 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][22]_i_13/O
                         net (fo=3, routed)           0.810    13.984    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][22]_i_13_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I5_O)        0.326    14.310 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][17]_i_13/O
                         net (fo=2, routed)           0.494    14.804    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][17]_i_13_n_0
    SLICE_X46Y28         LUT3 (Prop_lut3_I0_O)        0.117    14.921 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][19]_i_16/O
                         net (fo=2, routed)           0.958    15.879    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][19]_i_16_n_0
    SLICE_X44Y30         LUT5 (Prop_lut5_I2_O)        0.348    16.227 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][19]_i_10/O
                         net (fo=1, routed)           0.579    16.806    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][19]_i_10_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I2_O)        0.124    16.930 r  my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][19]_i_4/O
                         net (fo=1, routed)           0.000    16.930    my_otter/OTTER_REG_FILE/EX_MEM[ALU_result][19]_i_4_n_0
    SLICE_X40Y31         MUXF7 (Prop_muxf7_I0_O)      0.212    17.142 r  my_otter/OTTER_REG_FILE/EX_MEM_reg[ALU_result][19]_i_2/O
                         net (fo=2, routed)           1.014    18.156    my_otter/OTTER_REG_FILE/internal_alu[19]
    SLICE_X36Y26         LUT6 (Prop_lut6_I5_O)        0.299    18.455 r  my_otter/OTTER_REG_FILE/data_out[17]_i_7/O
                         net (fo=1, routed)           0.884    19.340    my_otter/OTTER_REG_FILE/data_out[17]_i_7_n_0
    SLICE_X34Y26         LUT5 (Prop_lut5_I2_O)        0.124    19.464 r  my_otter/OTTER_REG_FILE/data_out[17]_i_3/O
                         net (fo=1, routed)           0.000    19.464    my_otter/OTTER_REG_FILE/data_out[17]_i_3_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.844 r  my_otter/OTTER_REG_FILE/data_out_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.844    my_otter/OTTER_REG_FILE/data_out_reg[17]_i_1_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.961 r  my_otter/OTTER_REG_FILE/data_out_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.961    my_otter/OTTER_REG_FILE/data_out_reg[21]_i_1_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.078 r  my_otter/OTTER_REG_FILE/data_out_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.078    my_otter/OTTER_REG_FILE/data_out_reg[25]_i_1_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.317 r  my_otter/OTTER_REG_FILE/data_out_reg[29]_i_1/O[2]
                         net (fo=1, routed)           0.000    20.317    my_otter/PROGRAM_COUNTER/data_out_reg[31]_0[2]
    SLICE_X34Y29         FDRE                                         r  my_otter/PROGRAM_COUNTER/data_out_reg[31]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_otter/IF_DE_reg[PC][25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/DE_EX_reg[PC][25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE                         0.000     0.000 r  my_otter/IF_DE_reg[PC][25]/C
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/IF_DE_reg[PC][25]/Q
                         net (fo=1, routed)           0.099     0.240    my_otter/IF_DE_reg[PC][25]
    SLICE_X39Y27         FDRE                                         r  my_otter/DE_EX_reg[PC][25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/IF_DE_reg[PC][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/DE_EX_reg[PC][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDRE                         0.000     0.000 r  my_otter/IF_DE_reg[PC][3]/C
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/IF_DE_reg[PC][3]/Q
                         net (fo=1, routed)           0.110     0.251    my_otter/IF_DE_reg[PC][3]
    SLICE_X39Y17         FDRE                                         r  my_otter/DE_EX_reg[PC][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/IF_DE_reg[PC][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/DE_EX_reg[PC][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDRE                         0.000     0.000 r  my_otter/IF_DE_reg[PC][6]/C
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/IF_DE_reg[PC][6]/Q
                         net (fo=1, routed)           0.110     0.251    my_otter/IF_DE_reg[PC][6]
    SLICE_X39Y17         FDRE                                         r  my_otter/DE_EX_reg[PC][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/IF_DE_reg[PC][28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/DE_EX_reg[PC][28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.543%)  route 0.113ns (44.457%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE                         0.000     0.000 r  my_otter/IF_DE_reg[PC][28]/C
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/IF_DE_reg[PC][28]/Q
                         net (fo=1, routed)           0.113     0.254    my_otter/IF_DE_reg[PC][28]
    SLICE_X36Y26         FDRE                                         r  my_otter/DE_EX_reg[PC][28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/EX_MEM_reg[ALU_result][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/OTTER_MEMORY/ioBuffer_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE                         0.000     0.000 r  my_otter/EX_MEM_reg[ALU_result][2]/C
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  my_otter/EX_MEM_reg[ALU_result][2]/Q
                         net (fo=37, routed)          0.068     0.209    my_otter/OTTER_MEMORY/Q[2]
    SLICE_X34Y21         LUT6 (Prop_lut6_I5_O)        0.045     0.254 r  my_otter/OTTER_MEMORY/ioBuffer[13]_i_1/O
                         net (fo=1, routed)           0.000     0.254    my_otter/OTTER_MEMORY/ioBuffer[13]_i_1_n_0
    SLICE_X34Y21         FDRE                                         r  my_otter/OTTER_MEMORY/ioBuffer_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/IF_DE_reg[PC][21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/DE_EX_reg[PC][21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE                         0.000     0.000 r  my_otter/IF_DE_reg[PC][21]/C
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/IF_DE_reg[PC][21]/Q
                         net (fo=1, routed)           0.114     0.255    my_otter/IF_DE_reg[PC][21]
    SLICE_X37Y26         FDRE                                         r  my_otter/DE_EX_reg[PC][21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/IF_DE_reg[PC][27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/DE_EX_reg[PC][27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE                         0.000     0.000 r  my_otter/IF_DE_reg[PC][27]/C
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/IF_DE_reg[PC][27]/Q
                         net (fo=1, routed)           0.116     0.257    my_otter/IF_DE_reg[PC][27]
    SLICE_X37Y27         FDRE                                         r  my_otter/DE_EX_reg[PC][27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/IF_DE_reg[PC][15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/DE_EX_reg[PC][15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.925%)  route 0.116ns (45.075%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE                         0.000     0.000 r  my_otter/IF_DE_reg[PC][15]/C
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/IF_DE_reg[PC][15]/Q
                         net (fo=1, routed)           0.116     0.257    my_otter/IF_DE_reg[PC][15]
    SLICE_X35Y23         FDRE                                         r  my_otter/DE_EX_reg[PC][15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/DE_EX_reg[memWrite]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/EX_MEM_reg[memWrite]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE                         0.000     0.000 r  my_otter/DE_EX_reg[memWrite]/C
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/DE_EX_reg[memWrite]/Q
                         net (fo=1, routed)           0.122     0.263    my_otter/DE_EX_reg[memWrite]__0
    SLICE_X40Y17         FDRE                                         r  my_otter/EX_MEM_reg[memWrite]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/DE_EX_reg[IR][12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/EX_MEM_reg[memRead_size][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.164ns (57.938%)  route 0.119ns (42.062%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDRE                         0.000     0.000 r  my_otter/DE_EX_reg[IR][12]/C
    SLICE_X38Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  my_otter/DE_EX_reg[IR][12]/Q
                         net (fo=2, routed)           0.119     0.283    my_otter/p_1_in[0]
    SLICE_X36Y19         FDRE                                         r  my_otter/EX_MEM_reg[memRead_size][0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           412 Endpoints
Min Delay           412 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/EX_MEM_reg[rd_addr][0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.299ns  (logic 0.718ns (9.837%)  route 6.581ns (90.163%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.552     5.073    clk_IBUF_BUFG
    SLICE_X29Y28         FDRE                                         r  FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.419     5.492 r  FSM_onehot_PS_reg[0]/Q
                         net (fo=4, routed)           1.026     6.518    my_otter/PROGRAM_COUNTER/data_out_reg[0]_1
    SLICE_X33Y28         LUT2 (Prop_lut2_I0_O)        0.299     6.817 r  my_otter/PROGRAM_COUNTER/EX_MEM[regWrite]_i_1/O
                         net (fo=245, routed)         5.555    12.372    my_otter/reset
    SLICE_X55Y18         FDRE                                         r  my_otter/EX_MEM_reg[rd_addr][0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/EX_MEM_reg[rd_addr][1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.299ns  (logic 0.718ns (9.837%)  route 6.581ns (90.163%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.552     5.073    clk_IBUF_BUFG
    SLICE_X29Y28         FDRE                                         r  FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.419     5.492 r  FSM_onehot_PS_reg[0]/Q
                         net (fo=4, routed)           1.026     6.518    my_otter/PROGRAM_COUNTER/data_out_reg[0]_1
    SLICE_X33Y28         LUT2 (Prop_lut2_I0_O)        0.299     6.817 r  my_otter/PROGRAM_COUNTER/EX_MEM[regWrite]_i_1/O
                         net (fo=245, routed)         5.555    12.372    my_otter/reset
    SLICE_X55Y18         FDRE                                         r  my_otter/EX_MEM_reg[rd_addr][1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/EX_MEM_reg[rd_addr][2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.299ns  (logic 0.718ns (9.837%)  route 6.581ns (90.163%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.552     5.073    clk_IBUF_BUFG
    SLICE_X29Y28         FDRE                                         r  FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.419     5.492 r  FSM_onehot_PS_reg[0]/Q
                         net (fo=4, routed)           1.026     6.518    my_otter/PROGRAM_COUNTER/data_out_reg[0]_1
    SLICE_X33Y28         LUT2 (Prop_lut2_I0_O)        0.299     6.817 r  my_otter/PROGRAM_COUNTER/EX_MEM[regWrite]_i_1/O
                         net (fo=245, routed)         5.555    12.372    my_otter/reset
    SLICE_X55Y18         FDRE                                         r  my_otter/EX_MEM_reg[rd_addr][2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/EX_MEM_reg[rd_addr][3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.299ns  (logic 0.718ns (9.837%)  route 6.581ns (90.163%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.552     5.073    clk_IBUF_BUFG
    SLICE_X29Y28         FDRE                                         r  FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.419     5.492 r  FSM_onehot_PS_reg[0]/Q
                         net (fo=4, routed)           1.026     6.518    my_otter/PROGRAM_COUNTER/data_out_reg[0]_1
    SLICE_X33Y28         LUT2 (Prop_lut2_I0_O)        0.299     6.817 r  my_otter/PROGRAM_COUNTER/EX_MEM[regWrite]_i_1/O
                         net (fo=245, routed)         5.555    12.372    my_otter/reset
    SLICE_X54Y18         FDRE                                         r  my_otter/EX_MEM_reg[rd_addr][3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/EX_MEM_reg[regWrite]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.299ns  (logic 0.718ns (9.837%)  route 6.581ns (90.163%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.552     5.073    clk_IBUF_BUFG
    SLICE_X29Y28         FDRE                                         r  FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.419     5.492 r  FSM_onehot_PS_reg[0]/Q
                         net (fo=4, routed)           1.026     6.518    my_otter/PROGRAM_COUNTER/data_out_reg[0]_1
    SLICE_X33Y28         LUT2 (Prop_lut2_I0_O)        0.299     6.817 r  my_otter/PROGRAM_COUNTER/EX_MEM[regWrite]_i_1/O
                         net (fo=245, routed)         5.555    12.372    my_otter/reset
    SLICE_X54Y18         FDRE                                         r  my_otter/EX_MEM_reg[regWrite]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/EX_MEM_reg[rf_sel][1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.299ns  (logic 0.718ns (9.837%)  route 6.581ns (90.163%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.552     5.073    clk_IBUF_BUFG
    SLICE_X29Y28         FDRE                                         r  FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.419     5.492 r  FSM_onehot_PS_reg[0]/Q
                         net (fo=4, routed)           1.026     6.518    my_otter/PROGRAM_COUNTER/data_out_reg[0]_1
    SLICE_X33Y28         LUT2 (Prop_lut2_I0_O)        0.299     6.817 r  my_otter/PROGRAM_COUNTER/EX_MEM[regWrite]_i_1/O
                         net (fo=245, routed)         5.555    12.372    my_otter/reset
    SLICE_X54Y18         FDRE                                         r  my_otter/EX_MEM_reg[rf_sel][1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/MEM_WB_reg[rf_sel][1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.299ns  (logic 0.718ns (9.837%)  route 6.581ns (90.163%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.552     5.073    clk_IBUF_BUFG
    SLICE_X29Y28         FDRE                                         r  FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.419     5.492 r  FSM_onehot_PS_reg[0]/Q
                         net (fo=4, routed)           1.026     6.518    my_otter/PROGRAM_COUNTER/data_out_reg[0]_1
    SLICE_X33Y28         LUT2 (Prop_lut2_I0_O)        0.299     6.817 r  my_otter/PROGRAM_COUNTER/EX_MEM[regWrite]_i_1/O
                         net (fo=245, routed)         5.555    12.372    my_otter/reset
    SLICE_X54Y18         FDRE                                         r  my_otter/MEM_WB_reg[rf_sel][1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/MEM_WB_reg[rd_addr][0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.275ns  (logic 0.718ns (9.869%)  route 6.557ns (90.131%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.552     5.073    clk_IBUF_BUFG
    SLICE_X29Y28         FDRE                                         r  FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.419     5.492 r  FSM_onehot_PS_reg[0]/Q
                         net (fo=4, routed)           1.026     6.518    my_otter/PROGRAM_COUNTER/data_out_reg[0]_1
    SLICE_X33Y28         LUT2 (Prop_lut2_I0_O)        0.299     6.817 r  my_otter/PROGRAM_COUNTER/EX_MEM[regWrite]_i_1/O
                         net (fo=245, routed)         5.531    12.348    my_otter/reset
    SLICE_X56Y21         FDRE                                         r  my_otter/MEM_WB_reg[rd_addr][0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/MEM_WB_reg[rd_addr][2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.275ns  (logic 0.718ns (9.869%)  route 6.557ns (90.131%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.552     5.073    clk_IBUF_BUFG
    SLICE_X29Y28         FDRE                                         r  FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.419     5.492 r  FSM_onehot_PS_reg[0]/Q
                         net (fo=4, routed)           1.026     6.518    my_otter/PROGRAM_COUNTER/data_out_reg[0]_1
    SLICE_X33Y28         LUT2 (Prop_lut2_I0_O)        0.299     6.817 r  my_otter/PROGRAM_COUNTER/EX_MEM[regWrite]_i_1/O
                         net (fo=245, routed)         5.531    12.348    my_otter/reset
    SLICE_X56Y21         FDRE                                         r  my_otter/MEM_WB_reg[rd_addr][2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/MEM_WB_reg[rd_addr][3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.275ns  (logic 0.718ns (9.869%)  route 6.557ns (90.131%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.552     5.073    clk_IBUF_BUFG
    SLICE_X29Y28         FDRE                                         r  FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.419     5.492 r  FSM_onehot_PS_reg[0]/Q
                         net (fo=4, routed)           1.026     6.518    my_otter/PROGRAM_COUNTER/data_out_reg[0]_1
    SLICE_X33Y28         LUT2 (Prop_lut2_I0_O)        0.299     6.817 r  my_otter/PROGRAM_COUNTER/EX_MEM[regWrite]_i_1/O
                         net (fo=245, routed)         5.531    12.348    my_otter/reset
    SLICE_X56Y21         FDRE                                         r  my_otter/MEM_WB_reg[rd_addr][3]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/EX_MEM_reg[write_data][23]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.528ns  (logic 0.186ns (35.247%)  route 0.342ns (64.753%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.553     1.436    clk_IBUF_BUFG
    SLICE_X29Y28         FDRE                                         r  FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  FSM_onehot_PS_reg[1]/Q
                         net (fo=3, routed)           0.152     1.729    my_otter/PROGRAM_COUNTER/data_out_reg[0]_2
    SLICE_X33Y28         LUT2 (Prop_lut2_I1_O)        0.045     1.774 r  my_otter/PROGRAM_COUNTER/EX_MEM[regWrite]_i_1/O
                         net (fo=245, routed)         0.190     1.964    my_otter/reset
    SLICE_X33Y27         FDRE                                         r  my_otter/EX_MEM_reg[write_data][23]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/EX_MEM_reg[write_data][15]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.553ns  (logic 0.186ns (33.604%)  route 0.367ns (66.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.553     1.436    clk_IBUF_BUFG
    SLICE_X29Y28         FDRE                                         r  FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  FSM_onehot_PS_reg[1]/Q
                         net (fo=3, routed)           0.152     1.729    my_otter/PROGRAM_COUNTER/data_out_reg[0]_2
    SLICE_X33Y28         LUT2 (Prop_lut2_I1_O)        0.045     1.774 r  my_otter/PROGRAM_COUNTER/EX_MEM[regWrite]_i_1/O
                         net (fo=245, routed)         0.216     1.990    my_otter/reset
    SLICE_X35Y27         FDRE                                         r  my_otter/EX_MEM_reg[write_data][15]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/EX_MEM_reg[write_data][30]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.553ns  (logic 0.186ns (33.604%)  route 0.367ns (66.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.553     1.436    clk_IBUF_BUFG
    SLICE_X29Y28         FDRE                                         r  FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  FSM_onehot_PS_reg[1]/Q
                         net (fo=3, routed)           0.152     1.729    my_otter/PROGRAM_COUNTER/data_out_reg[0]_2
    SLICE_X33Y28         LUT2 (Prop_lut2_I1_O)        0.045     1.774 r  my_otter/PROGRAM_COUNTER/EX_MEM[regWrite]_i_1/O
                         net (fo=245, routed)         0.216     1.990    my_otter/reset
    SLICE_X35Y27         FDRE                                         r  my_otter/EX_MEM_reg[write_data][30]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/EX_MEM_reg[write_data][31]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.553ns  (logic 0.186ns (33.604%)  route 0.367ns (66.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.553     1.436    clk_IBUF_BUFG
    SLICE_X29Y28         FDRE                                         r  FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  FSM_onehot_PS_reg[1]/Q
                         net (fo=3, routed)           0.152     1.729    my_otter/PROGRAM_COUNTER/data_out_reg[0]_2
    SLICE_X33Y28         LUT2 (Prop_lut2_I1_O)        0.045     1.774 r  my_otter/PROGRAM_COUNTER/EX_MEM[regWrite]_i_1/O
                         net (fo=245, routed)         0.216     1.990    my_otter/reset
    SLICE_X35Y27         FDRE                                         r  my_otter/EX_MEM_reg[write_data][31]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/PROGRAM_COUNTER/data_out_reg[21]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.553ns  (logic 0.186ns (33.604%)  route 0.367ns (66.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.553     1.436    clk_IBUF_BUFG
    SLICE_X29Y28         FDRE                                         r  FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  FSM_onehot_PS_reg[1]/Q
                         net (fo=3, routed)           0.152     1.729    my_otter/PROGRAM_COUNTER/data_out_reg[0]_2
    SLICE_X33Y28         LUT2 (Prop_lut2_I1_O)        0.045     1.774 r  my_otter/PROGRAM_COUNTER/EX_MEM[regWrite]_i_1/O
                         net (fo=245, routed)         0.216     1.990    my_otter/PROGRAM_COUNTER/reset
    SLICE_X34Y27         FDRE                                         r  my_otter/PROGRAM_COUNTER/data_out_reg[21]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/PROGRAM_COUNTER/data_out_reg[22]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.553ns  (logic 0.186ns (33.604%)  route 0.367ns (66.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.553     1.436    clk_IBUF_BUFG
    SLICE_X29Y28         FDRE                                         r  FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  FSM_onehot_PS_reg[1]/Q
                         net (fo=3, routed)           0.152     1.729    my_otter/PROGRAM_COUNTER/data_out_reg[0]_2
    SLICE_X33Y28         LUT2 (Prop_lut2_I1_O)        0.045     1.774 r  my_otter/PROGRAM_COUNTER/EX_MEM[regWrite]_i_1/O
                         net (fo=245, routed)         0.216     1.990    my_otter/PROGRAM_COUNTER/reset
    SLICE_X34Y27         FDRE                                         r  my_otter/PROGRAM_COUNTER/data_out_reg[22]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/PROGRAM_COUNTER/data_out_reg[23]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.553ns  (logic 0.186ns (33.604%)  route 0.367ns (66.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.553     1.436    clk_IBUF_BUFG
    SLICE_X29Y28         FDRE                                         r  FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  FSM_onehot_PS_reg[1]/Q
                         net (fo=3, routed)           0.152     1.729    my_otter/PROGRAM_COUNTER/data_out_reg[0]_2
    SLICE_X33Y28         LUT2 (Prop_lut2_I1_O)        0.045     1.774 r  my_otter/PROGRAM_COUNTER/EX_MEM[regWrite]_i_1/O
                         net (fo=245, routed)         0.216     1.990    my_otter/PROGRAM_COUNTER/reset
    SLICE_X34Y27         FDRE                                         r  my_otter/PROGRAM_COUNTER/data_out_reg[23]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/PROGRAM_COUNTER/data_out_reg[24]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.553ns  (logic 0.186ns (33.604%)  route 0.367ns (66.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.553     1.436    clk_IBUF_BUFG
    SLICE_X29Y28         FDRE                                         r  FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  FSM_onehot_PS_reg[1]/Q
                         net (fo=3, routed)           0.152     1.729    my_otter/PROGRAM_COUNTER/data_out_reg[0]_2
    SLICE_X33Y28         LUT2 (Prop_lut2_I1_O)        0.045     1.774 r  my_otter/PROGRAM_COUNTER/EX_MEM[regWrite]_i_1/O
                         net (fo=245, routed)         0.216     1.990    my_otter/PROGRAM_COUNTER/reset
    SLICE_X34Y27         FDRE                                         r  my_otter/PROGRAM_COUNTER/data_out_reg[24]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/IF_DE_reg[PC][22]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.602ns  (logic 0.186ns (30.890%)  route 0.416ns (69.110%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.553     1.436    clk_IBUF_BUFG
    SLICE_X29Y28         FDRE                                         r  FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  FSM_onehot_PS_reg[1]/Q
                         net (fo=3, routed)           0.293     1.870    my_otter/OTTER_REG_FILE/IF_DE_reg[PC][0]_0
    SLICE_X33Y28         LUT3 (Prop_lut3_I1_O)        0.045     1.915 r  my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_1/O
                         net (fo=64, routed)          0.124     2.038    my_otter/flush_D
    SLICE_X32Y28         FDRE                                         r  my_otter/IF_DE_reg[PC][22]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_otter/IF_DE_reg[PC][31]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.602ns  (logic 0.186ns (30.890%)  route 0.416ns (69.110%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.553     1.436    clk_IBUF_BUFG
    SLICE_X29Y28         FDRE                                         r  FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  FSM_onehot_PS_reg[1]/Q
                         net (fo=3, routed)           0.293     1.870    my_otter/OTTER_REG_FILE/IF_DE_reg[PC][0]_0
    SLICE_X33Y28         LUT3 (Prop_lut3_I1_O)        0.045     1.915 r  my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_1/O
                         net (fo=64, routed)          0.124     2.038    my_otter/flush_D
    SLICE_X32Y28         FDRE                                         r  my_otter/IF_DE_reg[PC][31]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 buttons[3]
                            (input port)
  Destination:            FSM_onehot_PS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.050ns  (logic 1.575ns (38.895%)  route 2.475ns (61.105%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  buttons[3] (IN)
                         net (fo=0)                   0.000     0.000    buttons[3]
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  buttons_IBUF[3]_inst/O
                         net (fo=3, routed)           2.475     3.926    buttons_IBUF[3]
    SLICE_X29Y28         LUT2 (Prop_lut2_I1_O)        0.124     4.050 r  FSM_onehot_PS[1]_i_1/O
                         net (fo=1, routed)           0.000     4.050    FSM_onehot_PS[1]_i_1_n_0
    SLICE_X29Y28         FDRE                                         r  FSM_onehot_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.435     4.776    clk_IBUF_BUFG
    SLICE_X29Y28         FDRE                                         r  FSM_onehot_PS_reg[1]/C

Slack:                    inf
  Source:                 buttons[3]
                            (input port)
  Destination:            FSM_onehot_PS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.872ns  (logic 1.451ns (37.477%)  route 2.421ns (62.523%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  buttons[3] (IN)
                         net (fo=0)                   0.000     0.000    buttons[3]
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  buttons_IBUF[3]_inst/O
                         net (fo=3, routed)           2.421     3.872    buttons_IBUF[3]
    SLICE_X29Y28         FDRE                                         r  FSM_onehot_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.435     4.776    clk_IBUF_BUFG
    SLICE_X29Y28         FDRE                                         r  FSM_onehot_PS_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 buttons[3]
                            (input port)
  Destination:            FSM_onehot_PS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.311ns  (logic 0.219ns (16.723%)  route 1.092ns (83.277%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  buttons[3] (IN)
                         net (fo=0)                   0.000     0.000    buttons[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  buttons_IBUF[3]_inst/O
                         net (fo=3, routed)           1.092     1.311    buttons_IBUF[3]
    SLICE_X29Y28         FDRE                                         r  FSM_onehot_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.821     1.948    clk_IBUF_BUFG
    SLICE_X29Y28         FDRE                                         r  FSM_onehot_PS_reg[0]/C

Slack:                    inf
  Source:                 buttons[3]
                            (input port)
  Destination:            FSM_onehot_PS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.375ns  (logic 0.264ns (19.221%)  route 1.111ns (80.779%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  buttons[3] (IN)
                         net (fo=0)                   0.000     0.000    buttons[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  buttons_IBUF[3]_inst/O
                         net (fo=3, routed)           1.111     1.330    buttons_IBUF[3]
    SLICE_X29Y28         LUT2 (Prop_lut2_I1_O)        0.045     1.375 r  FSM_onehot_PS[1]_i_1/O
                         net (fo=1, routed)           0.000     1.375    FSM_onehot_PS[1]_i_1_n_0
    SLICE_X29Y28         FDRE                                         r  FSM_onehot_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.821     1.948    clk_IBUF_BUFG
    SLICE_X29Y28         FDRE                                         r  FSM_onehot_PS_reg[1]/C





