Timing Analyzer report for uk101
Sun Dec 01 10:47:16 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 15. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 17. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 19. Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 20. Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 21. Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 22. Slow 1200mV 85C Model Metastability Summary
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 31. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 32. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 33. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 34. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 36. Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 37. Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 38. Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 39. Slow 1200mV 0C Model Metastability Summary
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 46. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 47. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 48. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 49. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 50. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 52. Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 53. Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 54. Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 55. Fast 1200mV 0C Model Metastability Summary
 56. Multicorner Timing Analysis Summary
 57. Board Trace Model Assignments
 58. Input Transition Times
 59. Signal Integrity Metrics (Slow 1200mv 0c Model)
 60. Signal Integrity Metrics (Slow 1200mv 85c Model)
 61. Signal Integrity Metrics (Fast 1200mv 0c Model)
 62. Setup Transfers
 63. Hold Transfers
 64. Recovery Transfers
 65. Removal Transfers
 66. Report TCCS
 67. Report RSKM
 68. Unconstrained Paths Summary
 69. Clock Status Summary
 70. Unconstrained Input Ports
 71. Unconstrained Output Ports
 72. Unconstrained Input Ports
 73. Unconstrained Output Ports
 74. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; uk101                                               ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE15F23C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.49        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  21.0%      ;
;     Processor 3            ;  15.9%      ;
;     Processor 4            ;  12.2%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period   ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; i_clk                                           ; Base      ; 20.000   ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                   ; { i_clk }                                           ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 15.384   ; 65.0 MHz  ; 0.000 ; 7.692   ; 50.00      ; 10        ; 13          ;       ;        ;           ;            ; false    ; i_clk  ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[0] } ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 1000.000 ; 1.0 MHz   ; 0.000 ; 500.000 ; 50.00      ; 50        ; 1           ;       ;        ;           ;            ; false    ; i_clk  ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[1] } ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 20.000   ; 50.0 MHz  ; 0.000 ; 10.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; i_clk  ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[2] } ;
+-------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                    ;
+------------+-----------------+-------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note ;
+------------+-----------------+-------------------------------------------------+------+
; 28.58 MHz  ; 28.58 MHz       ; pll|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 78.43 MHz  ; 78.43 MHz       ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 167.45 MHz ; 167.45 MHz      ; pll|altpll_component|auto_generated|pll1|clk[2] ;      ;
+------------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                     ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.633 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 4.670 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 7.295 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.189 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.425 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.467 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                   ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 16.238 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 17.387 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                   ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.957 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 2.073 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 7.391   ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 9.698   ; 0.000         ;
; i_clk                                           ; 9.856   ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 499.659 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                          ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 2.633  ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.391     ; 12.361     ;
; 2.855  ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.394     ; 12.136     ;
; 4.262  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 11.042     ;
; 4.295  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 11.010     ;
; 4.515  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 10.789     ;
; 4.552  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 10.752     ;
; 4.566  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 10.739     ;
; 4.746  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 10.559     ;
; 9.377  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 5.927      ;
; 9.539  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 5.765      ;
; 9.741  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 5.563      ;
; 9.876  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 5.428      ;
; 10.008 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 5.296      ;
; 10.019 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 5.285      ;
; 10.692 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 4.612      ;
; 10.714 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.592      ;
; 10.714 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.592      ;
; 10.714 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.592      ;
; 10.714 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.592      ;
; 10.714 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.592      ;
; 10.714 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.592      ;
; 10.714 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.592      ;
; 10.714 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.592      ;
; 10.714 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.592      ;
; 10.714 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.592      ;
; 10.731 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.575      ;
; 10.731 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.575      ;
; 10.731 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.575      ;
; 10.731 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.575      ;
; 10.731 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.575      ;
; 10.731 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.575      ;
; 10.731 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.575      ;
; 10.731 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.575      ;
; 10.731 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.575      ;
; 10.731 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.575      ;
; 10.752 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 4.553      ;
; 10.752 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 4.553      ;
; 10.752 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 4.553      ;
; 10.752 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 4.553      ;
; 10.752 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 4.553      ;
; 10.752 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 4.553      ;
; 10.752 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 4.553      ;
; 10.752 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 4.553      ;
; 10.769 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 4.536      ;
; 10.769 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 4.536      ;
; 10.769 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 4.536      ;
; 10.769 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 4.536      ;
; 10.769 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 4.536      ;
; 10.769 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 4.536      ;
; 10.769 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 4.536      ;
; 10.769 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 4.536      ;
; 10.893 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.413      ;
; 10.893 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.413      ;
; 10.893 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.413      ;
; 10.893 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.413      ;
; 10.893 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.413      ;
; 10.893 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.413      ;
; 10.893 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.413      ;
; 10.893 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.413      ;
; 10.893 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.413      ;
; 10.893 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.413      ;
; 10.900 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 4.404      ;
; 10.931 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 4.374      ;
; 10.931 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 4.374      ;
; 10.931 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 4.374      ;
; 10.931 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 4.374      ;
; 10.931 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 4.374      ;
; 10.931 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 4.374      ;
; 10.931 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 4.374      ;
; 10.931 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 4.374      ;
; 10.940 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 4.364      ;
; 10.941 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 4.363      ;
; 11.048 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.258      ;
; 11.048 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.258      ;
; 11.048 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.258      ;
; 11.048 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.258      ;
; 11.048 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.258      ;
; 11.048 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.258      ;
; 11.048 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.258      ;
; 11.048 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.258      ;
; 11.048 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.258      ;
; 11.048 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.079     ; 4.258      ;
; 11.086 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 4.219      ;
; 11.086 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 4.219      ;
; 11.086 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 4.219      ;
; 11.086 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 4.219      ;
; 11.086 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 4.219      ;
; 11.086 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 4.219      ;
; 11.086 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 4.219      ;
; 11.086 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 4.219      ;
; 11.323 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.982      ;
; 11.323 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.982      ;
; 11.323 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.982      ;
; 11.323 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.982      ;
; 11.323 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.982      ;
; 11.323 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.982      ;
; 11.323 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.982      ;
; 11.323 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.982      ;
; 11.544 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.761      ;
; 11.544 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 3.761      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 4.670 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[6]                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.524     ; 14.807     ;
; 4.705 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a7                         ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.523     ; 14.773     ;
; 4.834 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a7                         ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.523     ; 14.644     ;
; 5.155 ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|q_a[6] ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.516     ; 14.330     ;
; 5.189 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[6]                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.525     ; 14.287     ;
; 5.264 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a15                        ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.525     ; 14.212     ;
; 5.351 ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|q_a[7] ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.519     ; 14.131     ;
; 5.393 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a15                        ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.525     ; 14.083     ;
; 5.400 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[6]                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.524     ; 14.077     ;
; 5.480 ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|q_a[7] ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.519     ; 14.002     ;
; 5.577 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a23                        ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.510     ; 13.914     ;
; 5.674 ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|q_a[6] ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.517     ; 13.810     ;
; 5.706 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a23                        ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.510     ; 13.785     ;
; 5.885 ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|q_a[6] ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.516     ; 13.600     ;
; 5.958 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_ebp3:auto_generated|q_a[7]                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.538     ; 13.505     ;
; 6.087 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_ebp3:auto_generated|q_a[7]                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.538     ; 13.376     ;
; 6.094 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_ebp3:auto_generated|q_a[6]                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.536     ; 13.371     ;
; 6.094 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a5                         ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.522     ; 13.385     ;
; 6.165 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a11                        ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.522     ; 13.314     ;
; 6.216 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a5                         ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.521     ; 13.264     ;
; 6.324 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a4                         ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.526     ; 13.151     ;
; 6.369 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a22                        ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 13.120     ;
; 6.384 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a3                         ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.507     ; 13.110     ;
; 6.389 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a29                        ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 13.100     ;
; 6.392 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a20                        ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.522     ; 13.087     ;
; 6.480 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a4                         ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.525     ; 12.996     ;
; 6.489 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a1                         ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.526     ; 12.986     ;
; 6.511 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a29                        ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.511     ; 12.979     ;
; 6.522 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a6                         ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.529     ; 12.950     ;
; 6.548 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a20                        ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.521     ; 12.932     ;
; 6.561 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a4                         ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.526     ; 12.914     ;
; 6.562 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a9                         ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.522     ; 12.917     ;
; 6.569 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a4                         ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.526     ; 12.906     ;
; 6.613 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_ebp3:auto_generated|q_a[6]                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.537     ; 12.851     ;
; 6.614 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a18                        ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.520     ; 12.867     ;
; 6.623 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a19                        ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.526     ; 12.852     ;
; 6.629 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a20                        ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.522     ; 12.850     ;
; 6.634 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a0                         ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.524     ; 12.843     ;
; 6.637 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a20                        ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.522     ; 12.842     ;
; 6.716 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a31                        ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.511     ; 12.774     ;
; 6.810 ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|q_a[2] ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.517     ; 12.674     ;
; 6.818 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a5                         ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.521     ; 12.662     ;
; 6.824 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_ebp3:auto_generated|q_a[6]                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.536     ; 12.641     ;
; 6.826 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a5                         ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.522     ; 12.653     ;
; 6.835 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[0]                                 ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.524     ; 12.642     ;
; 6.835 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a11                        ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.522     ; 12.644     ;
; 6.845 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a31                        ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.511     ; 12.645     ;
; 6.873 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a27                        ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.531     ; 12.597     ;
; 6.888 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a22                        ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.513     ; 12.600     ;
; 6.895 ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|q_a[0] ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.520     ; 12.586     ;
; 6.913 ; UK101keyboard:u9|keys[2][6]                                                                                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.178     ; 12.910     ;
; 6.948 ; UK101keyboard:u9|keys[4][7]                                                                                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.178     ; 12.875     ;
; 7.020 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a11                        ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.521     ; 12.460     ;
; 7.034 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a7                         ; T65:CPU|PC[15] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.534     ; 12.433     ;
; 7.041 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a6                         ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.530     ; 12.430     ;
; 7.054 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a3                         ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.507     ; 12.440     ;
; 7.055 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a25                        ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.526     ; 12.420     ;
; 7.077 ; UK101keyboard:u9|keys[4][7]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.178     ; 12.746     ;
; 7.083 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|out_address_reg_a[1]                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.165     ; 12.753     ;
; 7.099 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a22                        ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 12.390     ;
; 7.109 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a11                        ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.522     ; 12.370     ;
; 7.113 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a29                        ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.511     ; 12.377     ;
; 7.113 ; OutLatch:RingLeds1|Q_tmp[6]                                                                                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.191     ; 12.697     ;
; 7.120 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[6]                                 ; T65:CPU|PC[14] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.537     ; 12.344     ;
; 7.121 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a29                        ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 12.368     ;
; 7.146 ; UK101keyboard:u9|keys[1][6]                                                                                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.178     ; 12.677     ;
; 7.159 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a1                         ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.526     ; 12.316     ;
; 7.159 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a1                         ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.525     ; 12.317     ;
; 7.167 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a13                        ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 12.322     ;
; 7.199 ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|q_a[1] ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.517     ; 12.285     ;
; 7.203 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a18                        ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.519     ; 12.279     ;
; 7.210 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a4                         ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.525     ; 12.266     ;
; 7.212 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|out_address_reg_a[1]                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.165     ; 12.624     ;
; 7.221 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_ebp3:auto_generated|q_a[2]                                 ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.511     ; 12.269     ;
; 7.223 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a0                         ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.523     ; 12.255     ;
; 7.227 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a24                        ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.510     ; 12.264     ;
; 7.232 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a9                         ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.522     ; 12.247     ;
; 7.232 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a9                         ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.521     ; 12.248     ;
; 7.239 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a3                         ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.506     ; 12.256     ;
; 7.243 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a2                         ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.510     ; 12.248     ;
; 7.248 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a1                         ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.526     ; 12.227     ;
; 7.252 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a6                         ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.529     ; 12.220     ;
; 7.255 ; UK101keyboard:u9|keys[3][6]                                                                                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.178     ; 12.568     ;
; 7.278 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a20                        ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.521     ; 12.202     ;
; 7.284 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a18                        ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.520     ; 12.197     ;
; 7.289 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a13                        ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.511     ; 12.201     ;
; 7.290 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|out_address_reg_a[0]                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.165     ; 12.546     ;
; 7.292 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a18                        ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.520     ; 12.189     ;
; 7.293 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a19                        ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.526     ; 12.182     ;
; 7.304 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a0                         ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.524     ; 12.173     ;
; 7.312 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a0                         ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.524     ; 12.165     ;
; 7.321 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a9                         ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.522     ; 12.158     ;
; 7.327 ; UK101keyboard:u9|keys[4][5]                                                                                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.180     ; 12.494     ;
; 7.328 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a8                         ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.507     ; 12.166     ;
; 7.328 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a3                         ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.507     ; 12.166     ;
; 7.340 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_ebp3:auto_generated|q_a[0]                                 ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.525     ; 12.136     ;
; 7.373 ; UK101keyboard:u9|keys[7][6]                                                                                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.178     ; 12.450     ;
; 7.395 ; UK101keyboard:u9|keys[1][2]                                                                                                 ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.179     ; 12.427     ;
; 7.399 ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|q_a[2] ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.516     ; 12.086     ;
; 7.400 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a1                         ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.526     ; 12.075     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                       ;
+-------+-------------------+-----------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node                     ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-----------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 7.295 ; T65:CPU|PC[3]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.200     ; 12.506     ;
; 7.295 ; T65:CPU|PC[3]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.200     ; 12.506     ;
; 7.295 ; T65:CPU|PC[3]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.200     ; 12.506     ;
; 7.337 ; T65:CPU|IR[4]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.202     ; 12.462     ;
; 7.337 ; T65:CPU|IR[4]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.202     ; 12.462     ;
; 7.337 ; T65:CPU|IR[4]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.202     ; 12.462     ;
; 7.658 ; T65:CPU|DL[3]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 12.144     ;
; 7.658 ; T65:CPU|DL[3]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 12.144     ;
; 7.658 ; T65:CPU|DL[3]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 12.144     ;
; 7.694 ; T65:CPU|PC[3]     ; OutLatch:RingLeds1|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.188     ; 12.119     ;
; 7.694 ; T65:CPU|PC[3]     ; OutLatch:RingLeds1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.188     ; 12.119     ;
; 7.694 ; T65:CPU|PC[3]     ; OutLatch:RingLeds1|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.188     ; 12.119     ;
; 7.694 ; T65:CPU|PC[3]     ; OutLatch:RingLeds1|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.188     ; 12.119     ;
; 7.694 ; T65:CPU|PC[3]     ; OutLatch:RingLeds1|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.188     ; 12.119     ;
; 7.708 ; T65:CPU|MCycle[2] ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 12.095     ;
; 7.708 ; T65:CPU|MCycle[2] ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 12.095     ;
; 7.708 ; T65:CPU|MCycle[2] ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 12.095     ;
; 7.729 ; T65:CPU|MCycle[1] ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 12.074     ;
; 7.729 ; T65:CPU|MCycle[1] ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 12.074     ;
; 7.729 ; T65:CPU|MCycle[1] ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 12.074     ;
; 7.736 ; T65:CPU|IR[4]     ; OutLatch:RingLeds1|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 12.075     ;
; 7.736 ; T65:CPU|IR[4]     ; OutLatch:RingLeds1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 12.075     ;
; 7.736 ; T65:CPU|IR[4]     ; OutLatch:RingLeds1|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 12.075     ;
; 7.736 ; T65:CPU|IR[4]     ; OutLatch:RingLeds1|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 12.075     ;
; 7.736 ; T65:CPU|IR[4]     ; OutLatch:RingLeds1|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 12.075     ;
; 7.755 ; T65:CPU|PC[0]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.200     ; 12.046     ;
; 7.755 ; T65:CPU|PC[0]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.200     ; 12.046     ;
; 7.755 ; T65:CPU|PC[0]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.200     ; 12.046     ;
; 7.772 ; T65:CPU|DL[0]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 12.030     ;
; 7.772 ; T65:CPU|DL[0]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 12.030     ;
; 7.772 ; T65:CPU|DL[0]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 12.030     ;
; 7.773 ; T65:CPU|DL[1]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.200     ; 12.028     ;
; 7.773 ; T65:CPU|DL[1]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.200     ; 12.028     ;
; 7.773 ; T65:CPU|DL[1]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.200     ; 12.028     ;
; 7.789 ; T65:CPU|PC[1]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.200     ; 12.012     ;
; 7.789 ; T65:CPU|PC[1]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.200     ; 12.012     ;
; 7.789 ; T65:CPU|PC[1]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.200     ; 12.012     ;
; 7.863 ; T65:CPU|IR[1]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.202     ; 11.936     ;
; 7.863 ; T65:CPU|IR[1]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.202     ; 11.936     ;
; 7.863 ; T65:CPU|IR[1]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.202     ; 11.936     ;
; 7.908 ; T65:CPU|IR[2]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 11.894     ;
; 7.908 ; T65:CPU|IR[2]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 11.894     ;
; 7.908 ; T65:CPU|IR[2]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 11.894     ;
; 7.912 ; T65:CPU|DL[2]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 11.890     ;
; 7.912 ; T65:CPU|DL[2]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 11.890     ;
; 7.912 ; T65:CPU|DL[2]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 11.890     ;
; 7.968 ; T65:CPU|MCycle[0] ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 11.835     ;
; 7.968 ; T65:CPU|MCycle[0] ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 11.835     ;
; 7.968 ; T65:CPU|MCycle[0] ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 11.835     ;
; 7.976 ; T65:CPU|PC[2]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.200     ; 11.825     ;
; 7.976 ; T65:CPU|PC[2]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.200     ; 11.825     ;
; 7.976 ; T65:CPU|PC[2]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.200     ; 11.825     ;
; 8.036 ; T65:CPU|DL[5]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 11.766     ;
; 8.036 ; T65:CPU|DL[5]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 11.766     ;
; 8.036 ; T65:CPU|DL[5]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 11.766     ;
; 8.040 ; T65:CPU|IR[0]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 11.762     ;
; 8.040 ; T65:CPU|IR[0]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 11.762     ;
; 8.040 ; T65:CPU|IR[0]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 11.762     ;
; 8.055 ; T65:CPU|PC[4]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.200     ; 11.746     ;
; 8.055 ; T65:CPU|PC[4]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.200     ; 11.746     ;
; 8.055 ; T65:CPU|PC[4]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.200     ; 11.746     ;
; 8.057 ; T65:CPU|DL[3]     ; OutLatch:RingLeds1|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.187     ; 11.757     ;
; 8.057 ; T65:CPU|DL[3]     ; OutLatch:RingLeds1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.187     ; 11.757     ;
; 8.057 ; T65:CPU|DL[3]     ; OutLatch:RingLeds1|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.187     ; 11.757     ;
; 8.057 ; T65:CPU|DL[3]     ; OutLatch:RingLeds1|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.187     ; 11.757     ;
; 8.057 ; T65:CPU|DL[3]     ; OutLatch:RingLeds1|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.187     ; 11.757     ;
; 8.065 ; T65:CPU|PC[5]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.200     ; 11.736     ;
; 8.065 ; T65:CPU|PC[5]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.200     ; 11.736     ;
; 8.065 ; T65:CPU|PC[5]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.200     ; 11.736     ;
; 8.107 ; T65:CPU|MCycle[2] ; OutLatch:RingLeds1|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.186     ; 11.708     ;
; 8.107 ; T65:CPU|MCycle[2] ; OutLatch:RingLeds1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.186     ; 11.708     ;
; 8.107 ; T65:CPU|MCycle[2] ; OutLatch:RingLeds1|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.186     ; 11.708     ;
; 8.107 ; T65:CPU|MCycle[2] ; OutLatch:RingLeds1|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.186     ; 11.708     ;
; 8.107 ; T65:CPU|MCycle[2] ; OutLatch:RingLeds1|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.186     ; 11.708     ;
; 8.111 ; T65:CPU|DL[4]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 11.691     ;
; 8.111 ; T65:CPU|DL[4]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 11.691     ;
; 8.111 ; T65:CPU|DL[4]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 11.691     ;
; 8.128 ; T65:CPU|MCycle[1] ; OutLatch:RingLeds1|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.186     ; 11.687     ;
; 8.128 ; T65:CPU|MCycle[1] ; OutLatch:RingLeds1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.186     ; 11.687     ;
; 8.128 ; T65:CPU|MCycle[1] ; OutLatch:RingLeds1|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.186     ; 11.687     ;
; 8.128 ; T65:CPU|MCycle[1] ; OutLatch:RingLeds1|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.186     ; 11.687     ;
; 8.128 ; T65:CPU|MCycle[1] ; OutLatch:RingLeds1|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.186     ; 11.687     ;
; 8.154 ; T65:CPU|PC[0]     ; OutLatch:RingLeds1|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.188     ; 11.659     ;
; 8.154 ; T65:CPU|PC[0]     ; OutLatch:RingLeds1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.188     ; 11.659     ;
; 8.154 ; T65:CPU|PC[0]     ; OutLatch:RingLeds1|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.188     ; 11.659     ;
; 8.154 ; T65:CPU|PC[0]     ; OutLatch:RingLeds1|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.188     ; 11.659     ;
; 8.154 ; T65:CPU|PC[0]     ; OutLatch:RingLeds1|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.188     ; 11.659     ;
; 8.171 ; T65:CPU|DL[0]     ; OutLatch:RingLeds1|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.187     ; 11.643     ;
; 8.171 ; T65:CPU|DL[0]     ; OutLatch:RingLeds1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.187     ; 11.643     ;
; 8.171 ; T65:CPU|DL[0]     ; OutLatch:RingLeds1|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.187     ; 11.643     ;
; 8.171 ; T65:CPU|DL[0]     ; OutLatch:RingLeds1|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.187     ; 11.643     ;
; 8.171 ; T65:CPU|DL[0]     ; OutLatch:RingLeds1|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.187     ; 11.643     ;
; 8.172 ; T65:CPU|DL[1]     ; OutLatch:RingLeds1|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.188     ; 11.641     ;
; 8.172 ; T65:CPU|DL[1]     ; OutLatch:RingLeds1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.188     ; 11.641     ;
; 8.172 ; T65:CPU|DL[1]     ; OutLatch:RingLeds1|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.188     ; 11.641     ;
; 8.172 ; T65:CPU|DL[1]     ; OutLatch:RingLeds1|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.188     ; 11.641     ;
; 8.172 ; T65:CPU|DL[1]     ; OutLatch:RingLeds1|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.188     ; 11.641     ;
; 8.188 ; T65:CPU|PC[1]     ; OutLatch:RingLeds1|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.188     ; 11.625     ;
; 8.188 ; T65:CPU|PC[1]     ; OutLatch:RingLeds1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.188     ; 11.625     ;
; 8.188 ; T65:CPU|PC[1]     ; OutLatch:RingLeds1|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.188     ; 11.625     ;
+-------+-------------------+-----------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                        ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.189 ; T65:CPU|Write_Data_r[2]            ; w_kbRowSel[1]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.107      ; 4.296      ;
; 0.219 ; T65:CPU|Write_Data_r[2]            ; w_kbRowSel[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.301      ; 4.520      ;
; 0.408 ; T65:CPU|Write_Data_r[2]            ; w_kbRowSel[4]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.117      ; 4.525      ;
; 0.454 ; T65:CPU|P[7]                       ; T65:CPU|P[7]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; T65:CPU|P[1]                       ; T65:CPU|P[1]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; T65:CPU|MCycle[2]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; T65:CPU|MCycle[1]                  ; T65:CPU|MCycle[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; T65:CPU|RstCycle                   ; T65:CPU|RstCycle                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.456 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:UART|rxReadPointer[0] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:UART|rxReadPointer[2] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:UART|rxReadPointer[1] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:UART|rxReadPointer[3] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.467 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[0]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.758      ;
; 0.575 ; T65:CPU|X[7]                       ; w_kbRowSel[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.303      ; 4.878      ;
; 0.681 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.591      ; 4.484      ;
; 0.706 ; bufferedUART:UART|controlReg[5]    ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.998      ;
; 0.706 ; bufferedUART:UART|controlReg[6]    ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.998      ;
; 0.708 ; bufferedUART:UART|controlReg[7]    ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.000      ;
; 0.729 ; T65:CPU|X[6]                       ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.607      ; 4.548      ;
; 0.744 ; T65:CPU|Write_Data_r[2]            ; w_kbRowSel[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.116      ; 4.860      ;
; 0.749 ; T65:CPU|DL[2]                      ; T65:CPU|PC[2]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.042      ;
; 0.852 ; T65:CPU|MCycle[1]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.143      ;
; 0.864 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.155      ;
; 0.866 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.157      ;
; 0.877 ; T65:CPU|X[3]                       ; w_kbRowSel[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.117      ; 4.994      ;
; 1.010 ; T65:CPU|DL[6]                      ; T65:CPU|PC[6]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.303      ;
; 1.011 ; T65:CPU|S[0]                       ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.591      ; 4.814      ;
; 1.022 ; T65:CPU|Write_Data_r[2]            ; w_kbRowSel[0]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.301      ; 5.323      ;
; 1.024 ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.606      ; 4.842      ;
; 1.068 ; T65:CPU|DL[5]                      ; T65:CPU|PC[5]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.361      ;
; 1.075 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.606      ; 4.893      ;
; 1.075 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.606      ; 4.893      ;
; 1.075 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.606      ; 4.893      ;
; 1.131 ; bufferedUART:UART|txByteSent       ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.704      ; 5.067      ;
; 1.164 ; T65:CPU|PC[11]                     ; T65:CPU|PC[11]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.454      ;
; 1.186 ; T65:CPU|S[0]                       ; T65:CPU|S[0]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.478      ;
; 1.188 ; T65:CPU|PC[4]                      ; T65:CPU|PC[4]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.479      ;
; 1.193 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.427      ; 1.874      ;
; 1.200 ; T65:CPU|PC[6]                      ; T65:CPU|PC[6]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.492      ;
; 1.213 ; T65:CPU|X[1]                       ; w_kbRowSel[1]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.108      ; 5.321      ;
; 1.229 ; bufferedUART:UART|rxBuffer~16      ; bufferedUART:UART|dataOut[2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.629      ; 5.090      ;
; 1.247 ; T65:CPU|ABC[7]                     ; w_kbRowSel[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.303      ; 5.550      ;
; 1.257 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.547      ;
; 1.258 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.548      ;
; 1.259 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.549      ;
; 1.274 ; bufferedUART:UART|rxBuffer~21      ; bufferedUART:UART|dataOut[7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.652      ; 5.158      ;
; 1.278 ; T65:CPU|Write_Data_r[2]            ; w_kbRowSel[2]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.089      ; 5.367      ;
; 1.280 ; T65:CPU|P[7]                       ; w_kbRowSel[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.292      ; 5.572      ;
; 1.287 ; T65:CPU|BAH[5]                     ; T65:CPU|BAH[5]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.578      ;
; 1.293 ; T65:CPU|AD[7]                      ; T65:CPU|AD[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.584      ;
; 1.308 ; T65:CPU|Y[6]                       ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.597      ; 5.117      ;
; 1.311 ; T65:CPU|PC[15]                     ; T65:CPU|PC[15]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.602      ;
; 1.314 ; T65:CPU|DL[3]                      ; T65:CPU|PC[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.607      ;
; 1.315 ; T65:CPU|BAL[8]                     ; T65:CPU|BAL[8]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.606      ;
; 1.324 ; T65:CPU|P[2]                       ; T65:CPU|P[2]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.615      ;
; 1.327 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.427      ; 2.008      ;
; 1.333 ; T65:CPU|PC[12]                     ; T65:CPU|PC[12]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.623      ;
; 1.335 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.625      ;
; 1.337 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.627      ;
; 1.352 ; T65:CPU|DL[4]                      ; T65:CPU|PC[4]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.645      ;
; 1.362 ; T65:CPU|AD[0]                      ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.585      ; 5.159      ;
; 1.368 ; T65:CPU|ABC[6]                     ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.607      ; 5.187      ;
; 1.369 ; T65:CPU|S[7]                       ; T65:CPU|S[7]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.661      ;
; 1.374 ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.606      ; 5.192      ;
; 1.378 ; T65:CPU|PC[1]                      ; T65:CPU|PC[1]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.670      ;
; 1.381 ; T65:CPU|P[6]                       ; T65:CPU|P[6]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.672      ;
; 1.385 ; T65:CPU|PC[15]                     ; w_kbRowSel[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.295      ; 5.680      ;
; 1.392 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.682      ;
; 1.393 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.683      ;
; 1.394 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.684      ;
; 1.395 ; T65:CPU|PC[3]                      ; T65:CPU|PC[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.686      ;
; 1.395 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.685      ;
; 1.404 ; T65:CPU|PC[9]                      ; T65:CPU|PC[9]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.694      ;
; 1.405 ; T65:CPU|S[0]                       ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.606      ; 5.223      ;
; 1.405 ; T65:CPU|S[0]                       ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.606      ; 5.223      ;
; 1.405 ; T65:CPU|S[0]                       ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.606      ; 5.223      ;
; 1.415 ; T65:CPU|P[4]                       ; w_kbRowSel[4]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.117      ; 5.532      ;
; 1.419 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.615      ; 5.266      ;
; 1.419 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.640      ; 5.291      ;
; 1.419 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.640      ; 5.291      ;
; 1.426 ; T65:CPU|MCycle[2]                  ; T65:CPU|RstCycle                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.717      ;
; 1.428 ; T65:CPU|MCycle[2]                  ; T65:CPU|MCycle[0]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.719      ;
; 1.435 ; bufferedUART:UART|rxBuffer~20      ; bufferedUART:UART|dataOut[6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.654      ; 5.321      ;
; 1.460 ; T65:CPU|Set_Addr_To_r[1]           ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.591      ; 5.263      ;
; 1.462 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.607      ; 5.301      ;
; 1.472 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.762      ;
; 1.473 ; bufferedUART:UART|rxBuffer~19      ; bufferedUART:UART|dataOut[5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.654      ; 5.359      ;
; 1.477 ; T65:CPU|PC[8]                      ; T65:CPU|PC[8]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.767      ;
; 1.486 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.615      ; 5.333      ;
; 1.488 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.615      ; 5.335      ;
; 1.490 ; T65:CPU|P[3]                       ; T65:CPU|P[3]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.781      ;
; 1.496 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.615      ; 5.343      ;
; 1.496 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.615      ; 5.343      ;
; 1.496 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.615      ; 5.343      ;
; 1.506 ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.615      ; 5.353      ;
; 1.508 ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.615      ; 5.355      ;
; 1.513 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.628      ; 5.373      ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                                                                                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.425 ; bufferedUART:UART|rxCurrentByteBuffer[5]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.479      ; 1.158      ;
; 0.443 ; bufferedUART:UART|rxCurrentByteBuffer[0]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.479      ; 1.176      ;
; 0.445 ; bufferedUART:UART|rxCurrentByteBuffer[4]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.479      ; 1.178      ;
; 0.446 ; bufferedUART:UART|rxCurrentByteBuffer[7]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.479      ; 1.179      ;
; 0.449 ; bufferedUART:UART|rxCurrentByteBuffer[2]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.479      ; 1.182      ;
; 0.454 ; bufferedUART:UART|rxCurrentByteBuffer[1]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.479      ; 1.187      ;
; 0.455 ; bufferedUART:UART|txByteSent                    ; bufferedUART:UART|txByteSent                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:UART|txBitCount[3]                 ; bufferedUART:UART|txBitCount[3]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:UART|txBitCount[2]                 ; bufferedUART:UART|txBitCount[2]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:UART|txBitCount[1]                 ; bufferedUART:UART|txBitCount[1]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:UART|txBitCount[0]                 ; bufferedUART:UART|txBitCount[0]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:UART|rxdFiltered                   ; bufferedUART:UART|rxdFiltered                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[6][7]                     ; UK101keyboard:u9|keys[6][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[5][7]                     ; UK101keyboard:u9|keys[5][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[2][7]                     ; UK101keyboard:u9|keys[2][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[1][7]                     ; UK101keyboard:u9|keys[1][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[6][2]                     ; UK101keyboard:u9|keys[6][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[4][2]                     ; UK101keyboard:u9|keys[4][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[7][2]                     ; UK101keyboard:u9|keys[7][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[2][2]                     ; UK101keyboard:u9|keys[2][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[3][2]                     ; UK101keyboard:u9|keys[3][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[0][2]                     ; UK101keyboard:u9|keys[0][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[4][4]                     ; UK101keyboard:u9|keys[4][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[3][4]                     ; UK101keyboard:u9|keys[3][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[2][4]                     ; UK101keyboard:u9|keys[2][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[7][4]                     ; UK101keyboard:u9|keys[7][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[1][4]                     ; UK101keyboard:u9|keys[1][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[5][4]                     ; UK101keyboard:u9|keys[5][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[2][6]                     ; UK101keyboard:u9|keys[2][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[3][6]                     ; UK101keyboard:u9|keys[3][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[5][6]                     ; UK101keyboard:u9|keys[5][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[4][6]                     ; UK101keyboard:u9|keys[4][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[1][3]                     ; UK101keyboard:u9|keys[1][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[2][3]                     ; UK101keyboard:u9|keys[2][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[3][3]                     ; UK101keyboard:u9|keys[3][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[4][3]                     ; UK101keyboard:u9|keys[4][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[7][3]                     ; UK101keyboard:u9|keys[7][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[6][3]                     ; UK101keyboard:u9|keys[6][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[7][5]                     ; UK101keyboard:u9|keys[7][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[1][5]                     ; UK101keyboard:u9|keys[1][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[2][5]                     ; UK101keyboard:u9|keys[2][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[4][5]                     ; UK101keyboard:u9|keys[4][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[4][1]                     ; UK101keyboard:u9|keys[4][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[6][1]                     ; UK101keyboard:u9|keys[6][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|release                        ; UK101keyboard:u9|release                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|ps2_intf:ps2|parity            ; UK101keyboard:u9|ps2_intf:ps2|parity                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:UART|rxBitCount[2]                 ; bufferedUART:UART|rxBitCount[2]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:UART|rxBitCount[1]                 ; bufferedUART:UART|rxBitCount[1]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[5][3]                     ; UK101keyboard:u9|keys[5][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[0][1]                     ; UK101keyboard:u9|keys[0][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[3][1]                     ; UK101keyboard:u9|keys[3][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[2][1]                     ; UK101keyboard:u9|keys[2][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; UK101keyboard:u9|keys[0][0]                     ; UK101keyboard:u9|keys[0][0]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.456 ; UK101keyboard:u9|keys[3][7]                     ; UK101keyboard:u9|keys[3][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; UK101keyboard:u9|keys[4][7]                     ; UK101keyboard:u9|keys[4][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; UK101keyboard:u9|keys[7][7]                     ; UK101keyboard:u9|keys[7][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; UK101keyboard:u9|keys[1][2]                     ; UK101keyboard:u9|keys[1][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; UK101keyboard:u9|keys[6][4]                     ; UK101keyboard:u9|keys[6][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; UK101keyboard:u9|keys[1][6]                     ; UK101keyboard:u9|keys[1][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; UK101keyboard:u9|keys[0][6]                     ; UK101keyboard:u9|keys[0][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; UK101keyboard:u9|keys[7][6]                     ; UK101keyboard:u9|keys[7][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; UK101keyboard:u9|keys[6][6]                     ; UK101keyboard:u9|keys[6][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; UK101keyboard:u9|keys[5][5]                     ; UK101keyboard:u9|keys[5][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; UK101keyboard:u9|keys[6][5]                     ; UK101keyboard:u9|keys[6][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; UK101keyboard:u9|keys[3][5]                     ; UK101keyboard:u9|keys[3][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; UK101keyboard:u9|keys[1][1]                     ; UK101keyboard:u9|keys[1][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; UK101keyboard:u9|keys[7][1]                     ; UK101keyboard:u9|keys[7][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.746      ;
; 0.458 ; bufferedUART:UART|rxCurrentByteBuffer[6]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.479      ; 1.191      ;
; 0.459 ; pll|altpll_component|auto_generated|pll1|clk[1] ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a12~porta_we_reg ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.601      ; 5.334      ;
; 0.467 ; bufferedUART:UART|rxBitCount[0]                 ; bufferedUART:UART|rxBitCount[0]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.758      ;
; 0.467 ; w_serialClkCount[1]                             ; w_serialClkCount[1]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.758      ;
; 0.480 ; bufferedUART:UART|rxCurrentByteBuffer[3]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.479      ; 1.213      ;
; 0.506 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[8]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[7]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.797      ;
; 0.512 ; UK101keyboard:u9|ps2_intf:ps2|ps2_dat_in        ; UK101keyboard:u9|ps2_intf:ps2|parity                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.803      ;
; 0.514 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.805      ;
; 0.517 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[5]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.808      ;
; 0.518 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[2]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.809      ;
; 0.519 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[4]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.810      ;
; 0.528 ; bufferedUART:UART|rxCurrentByteBuffer[6]        ; bufferedUART:UART|rxCurrentByteBuffer[5]                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.819      ;
; 0.528 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[3]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.819      ;
; 0.528 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[4]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.819      ;
; 0.528 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[5]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.819      ;
; 0.529 ; bufferedUART:UART|rxCurrentByteBuffer[7]        ; bufferedUART:UART|rxCurrentByteBuffer[6]                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.820      ;
; 0.531 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[7]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[6]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.822      ;
; 0.536 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[2]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[1]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.827      ;
; 0.569 ; pll|altpll_component|auto_generated|pll1|clk[1] ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a12~porta_we_reg ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.601      ; 5.444      ;
; 0.629 ; bufferedUART:UART|txState.stopBit               ; bufferedUART:UART|txState.idle                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.920      ;
; 0.637 ; UK101keyboard:u9|ps2_intf:ps2|ps2_clk_in        ; UK101keyboard:u9|ps2_intf:ps2|clk_edge                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.928      ;
; 0.637 ; bufferedUART:UART|rxState.stopBit               ; bufferedUART:UART|rxState.idle                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.928      ;
; 0.661 ; bufferedUART:UART|txState.idle                  ; bufferedUART:UART|txState.dataBit                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.952      ;
; 0.688 ; w_serialClkCount[15]                            ; w_serialClkCount[15]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.980      ;
; 0.695 ; w_serialClkCount[15]                            ; w_serialClkEn                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.987      ;
; 0.703 ; bufferedUART:UART|rxState.dataBit               ; bufferedUART:UART|rxBitCount[3]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.994      ;
; 0.704 ; bufferedUART:UART|rxCurrentByteBuffer[3]        ; bufferedUART:UART|rxCurrentByteBuffer[2]                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.995      ;
; 0.706 ; pll|altpll_component|auto_generated|pll1|clk[1] ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_ebp3:auto_generated|ram_block1a0~porta_we_reg    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.601      ; 5.581      ;
; 0.707 ; bufferedUART:UART|rxState.idle                  ; bufferedUART:UART|rxState.dataBit                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.998      ;
+-------+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.467 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.758      ;
; 0.467 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.758      ;
; 0.671 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.961      ;
; 0.744 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.035      ;
; 0.755 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.046      ;
; 0.756 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.047      ;
; 0.756 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.047      ;
; 0.757 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.048      ;
; 0.758 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.049      ;
; 0.765 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.055      ;
; 0.765 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.055      ;
; 0.766 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.767 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.058      ;
; 0.768 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.059      ;
; 0.768 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.059      ;
; 0.768 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.058      ;
; 0.769 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.060      ;
; 0.772 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.063      ;
; 0.773 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.064      ;
; 0.775 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.065      ;
; 0.775 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.065      ;
; 0.775 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.065      ;
; 0.778 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.069      ;
; 0.781 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.071      ;
; 0.786 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.076      ;
; 0.791 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.082      ;
; 0.800 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.090      ;
; 0.803 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.093      ;
; 0.818 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.109      ;
; 0.854 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.145      ;
; 0.862 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.507      ;
; 0.866 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.513      ;
; 0.866 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 1.508      ;
; 0.889 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 1.533      ;
; 0.897 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 1.541      ;
; 0.901 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 1.543      ;
; 0.909 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 1.553      ;
; 0.910 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.557      ;
; 0.910 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.557      ;
; 0.919 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 1.563      ;
; 0.925 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.570      ;
; 0.931 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.576      ;
; 0.935 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 1.577      ;
; 0.944 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 1.586      ;
; 0.945 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 1.587      ;
; 0.958 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.603      ;
; 0.978 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.269      ;
; 0.978 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.268      ;
; 1.103 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.393      ;
; 1.109 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.400      ;
; 1.110 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.401      ;
; 1.110 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.401      ;
; 1.111 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.402      ;
; 1.112 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.402      ;
; 1.117 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.408      ;
; 1.118 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.409      ;
; 1.119 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.410      ;
; 1.120 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.411      ;
; 1.120 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.411      ;
; 1.120 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.411      ;
; 1.120 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.410      ;
; 1.124 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|hAct                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.417      ;
; 1.126 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.417      ;
; 1.126 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.417      ;
; 1.128 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.419      ;
; 1.128 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.419      ;
; 1.129 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.420      ;
; 1.129 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.420      ;
; 1.129 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.419      ;
; 1.129 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.419      ;
; 1.129 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.419      ;
; 1.134 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.425      ;
; 1.136 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.426      ;
; 1.136 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.426      ;
; 1.137 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.428      ;
; 1.138 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.428      ;
; 1.138 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.429      ;
; 1.145 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.435      ;
; 1.147 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.437      ;
; 1.152 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.443      ;
; 1.156 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.446      ;
; 1.161 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.451      ;
; 1.161 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.452      ;
; 1.170 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.460      ;
; 1.180 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.825      ;
; 1.181 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.828      ;
; 1.193 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 1.835      ;
; 1.194 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.485      ;
; 1.196 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.486      ;
; 1.205 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.850      ;
; 1.210 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.500      ;
; 1.241 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.532      ;
; 1.241 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.532      ;
; 1.242 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.533      ;
; 1.243 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.533      ;
; 1.245 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.892      ;
+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                       ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 16.238 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 3.104      ; 6.867      ;
; 16.238 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 3.104      ; 6.867      ;
; 16.238 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 3.104      ; 6.867      ;
; 16.238 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 3.104      ; 6.867      ;
; 16.238 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 3.104      ; 6.867      ;
; 16.238 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 3.104      ; 6.867      ;
; 16.582 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 3.115      ; 6.534      ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                      ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 17.387 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 2.526      ;
; 17.387 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 2.526      ;
; 17.387 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 2.526      ;
; 17.387 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 2.526      ;
; 17.387 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 2.526      ;
; 17.387 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 2.526      ;
; 17.425 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.099     ; 2.477      ;
; 17.425 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.099     ; 2.477      ;
; 17.425 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.099     ; 2.477      ;
; 17.425 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.099     ; 2.477      ;
; 17.425 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.099     ; 2.477      ;
; 17.425 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.099     ; 2.477      ;
; 17.425 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.099     ; 2.477      ;
; 17.438 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.099     ; 2.464      ;
; 17.438 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.099     ; 2.464      ;
; 17.438 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.099     ; 2.464      ;
; 17.438 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.099     ; 2.464      ;
; 17.438 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.099     ; 2.464      ;
; 17.438 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.099     ; 2.464      ;
; 17.508 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.097     ; 2.396      ;
; 17.508 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.097     ; 2.396      ;
; 17.508 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.097     ; 2.396      ;
; 17.508 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.097     ; 2.396      ;
; 17.508 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.097     ; 2.396      ;
; 17.508 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.097     ; 2.396      ;
; 17.508 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.097     ; 2.396      ;
; 17.508 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.097     ; 2.396      ;
; 17.529 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.085     ; 2.387      ;
; 17.529 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.085     ; 2.387      ;
; 17.529 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.085     ; 2.387      ;
; 17.529 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.085     ; 2.387      ;
; 17.529 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.085     ; 2.387      ;
; 17.529 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.085     ; 2.387      ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                      ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 1.957 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.242      ;
; 1.957 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.242      ;
; 1.957 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.242      ;
; 1.957 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.242      ;
; 1.957 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.242      ;
; 1.957 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.242      ;
; 1.979 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 2.252      ;
; 1.979 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 2.252      ;
; 1.979 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 2.252      ;
; 1.979 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 2.252      ;
; 1.979 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 2.252      ;
; 1.979 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 2.252      ;
; 1.979 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 2.252      ;
; 1.979 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 2.252      ;
; 2.042 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 2.347      ;
; 2.042 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 2.347      ;
; 2.042 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 2.347      ;
; 2.042 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 2.347      ;
; 2.042 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 2.347      ;
; 2.042 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 2.347      ;
; 2.051 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 2.356      ;
; 2.051 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 2.356      ;
; 2.051 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 2.356      ;
; 2.051 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 2.356      ;
; 2.051 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 2.356      ;
; 2.051 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 2.356      ;
; 2.051 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 2.356      ;
; 2.096 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.105      ; 2.413      ;
; 2.096 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.105      ; 2.413      ;
; 2.096 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.105      ; 2.413      ;
; 2.096 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.105      ; 2.413      ;
; 2.096 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.105      ; 2.413      ;
; 2.096 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.105      ; 2.413      ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                       ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 2.073 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.636      ; 5.941      ;
; 2.334 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.623      ; 6.189      ;
; 2.334 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.623      ; 6.189      ;
; 2.334 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.623      ; 6.189      ;
; 2.334 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.623      ; 6.189      ;
; 2.334 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.623      ; 6.189      ;
; 2.334 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.623      ; 6.189      ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                     ;
+------------+-----------------+-------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note ;
+------------+-----------------+-------------------------------------------------+------+
; 30.13 MHz  ; 30.13 MHz       ; pll|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 84.4 MHz   ; 84.4 MHz        ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 178.41 MHz ; 178.41 MHz      ; pll|altpll_component|auto_generated|pll1|clk[2] ;      ;
+------------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 3.535 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 5.408 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 8.121 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.165 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.402 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.418 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                    ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 16.284 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 17.554 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                    ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.760 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 1.823 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 7.389   ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 9.698   ; 0.000         ;
; i_clk                                           ; 9.846   ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 499.553 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                          ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 3.535  ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.343     ; 11.508     ;
; 3.677  ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.345     ; 11.364     ;
; 4.745  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 10.567     ;
; 4.888  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 10.427     ;
; 4.993  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 10.319     ;
; 5.040  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 10.275     ;
; 5.091  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 10.221     ;
; 5.225  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 10.090     ;
; 9.716  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.595      ;
; 9.857  ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.454      ;
; 10.026 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.285      ;
; 10.154 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.157      ;
; 10.296 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.015      ;
; 10.306 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 5.005      ;
; 10.928 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.387      ;
; 10.928 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.387      ;
; 10.928 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.387      ;
; 10.928 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.387      ;
; 10.928 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.387      ;
; 10.928 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.387      ;
; 10.928 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.387      ;
; 10.928 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.387      ;
; 10.928 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.387      ;
; 10.928 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.387      ;
; 10.943 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.372      ;
; 10.943 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.372      ;
; 10.943 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.372      ;
; 10.943 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.372      ;
; 10.943 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.372      ;
; 10.943 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.372      ;
; 10.943 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.372      ;
; 10.943 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.372      ;
; 10.943 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.372      ;
; 10.943 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.372      ;
; 10.945 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.366      ;
; 10.992 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.319      ;
; 10.992 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.319      ;
; 10.992 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.319      ;
; 10.992 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.319      ;
; 10.992 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.319      ;
; 10.992 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.319      ;
; 10.992 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.319      ;
; 10.992 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.319      ;
; 11.007 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.304      ;
; 11.007 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.304      ;
; 11.007 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.304      ;
; 11.007 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.304      ;
; 11.007 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.304      ;
; 11.007 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.304      ;
; 11.007 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.304      ;
; 11.007 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.304      ;
; 11.096 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.219      ;
; 11.096 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.219      ;
; 11.096 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.219      ;
; 11.096 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.219      ;
; 11.096 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.219      ;
; 11.096 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.219      ;
; 11.096 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.219      ;
; 11.096 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.219      ;
; 11.096 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.219      ;
; 11.096 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.219      ;
; 11.124 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.187      ;
; 11.160 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.151      ;
; 11.160 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.151      ;
; 11.160 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.151      ;
; 11.160 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.151      ;
; 11.160 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.151      ;
; 11.160 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.151      ;
; 11.160 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.151      ;
; 11.160 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.151      ;
; 11.241 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.074      ;
; 11.241 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.074      ;
; 11.241 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.074      ;
; 11.241 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.074      ;
; 11.241 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.074      ;
; 11.241 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.074      ;
; 11.241 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.074      ;
; 11.241 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.074      ;
; 11.241 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.074      ;
; 11.241 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 4.074      ;
; 11.258 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.053      ;
; 11.261 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.050      ;
; 11.305 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.006      ;
; 11.305 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.006      ;
; 11.305 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.006      ;
; 11.305 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.006      ;
; 11.305 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.006      ;
; 11.305 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.006      ;
; 11.305 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.006      ;
; 11.305 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.075     ; 4.006      ;
; 11.587 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 3.725      ;
; 11.587 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 3.725      ;
; 11.587 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 3.725      ;
; 11.587 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 3.725      ;
; 11.587 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 3.725      ;
; 11.587 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 3.725      ;
; 11.587 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 3.725      ;
; 11.587 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 3.725      ;
; 11.812 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 3.500      ;
; 11.812 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 3.500      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 5.408 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[6]                                 ; T65:CPU|BAL[7]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.461     ; 14.133     ;
; 5.442 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a7                         ; T65:CPU|BAL[7]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.462     ; 14.098     ;
; 5.635 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a7                         ; T65:CPU|BAL[8]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.462     ; 13.905     ;
; 5.860 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[6]                                 ; T65:CPU|BAL[6]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.461     ; 13.681     ;
; 5.876 ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|q_a[6] ; T65:CPU|BAL[7]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.452     ; 13.674     ;
; 5.992 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a15                        ; T65:CPU|BAL[7]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.463     ; 13.547     ;
; 6.028 ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|q_a[7] ; T65:CPU|BAL[7]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.454     ; 13.520     ;
; 6.091 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[6]                                 ; T65:CPU|BAL[8]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.461     ; 13.450     ;
; 6.185 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a15                        ; T65:CPU|BAL[8]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.463     ; 13.354     ;
; 6.221 ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|q_a[7] ; T65:CPU|BAL[8]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.454     ; 13.327     ;
; 6.286 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a23                        ; T65:CPU|BAL[7]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.450     ; 13.266     ;
; 6.328 ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|q_a[6] ; T65:CPU|BAL[6]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.452     ; 13.222     ;
; 6.479 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a23                        ; T65:CPU|BAL[8]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.450     ; 13.073     ;
; 6.559 ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|q_a[6] ; T65:CPU|BAL[8]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.452     ; 12.991     ;
; 6.628 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_ebp3:auto_generated|q_a[7]                                 ; T65:CPU|BAL[7]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.472     ; 12.902     ;
; 6.783 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_ebp3:auto_generated|q_a[6]                                 ; T65:CPU|BAL[7]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.473     ; 12.746     ;
; 6.821 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_ebp3:auto_generated|q_a[7]                                 ; T65:CPU|BAL[8]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.472     ; 12.709     ;
; 6.878 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a5                         ; T65:CPU|BAL[6]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.456     ; 12.668     ;
; 6.880 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a5                         ; T65:CPU|BAL[7]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.456     ; 12.666     ;
; 6.998 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a4                         ; T65:CPU|BAL[4]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.462     ; 12.542     ;
; 7.010 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a11                        ; T65:CPU|BAL[4]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.456     ; 12.536     ;
; 7.027 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a20                        ; T65:CPU|BAL[4]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.456     ; 12.519     ;
; 7.070 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a22                        ; T65:CPU|BAL[7]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.448     ; 12.484     ;
; 7.156 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a6                         ; T65:CPU|BAL[7]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.465     ; 12.381     ;
; 7.207 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a29                        ; T65:CPU|BAL[6]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.446     ; 12.349     ;
; 7.208 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a4                         ; T65:CPU|BAL[7]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.462     ; 12.332     ;
; 7.209 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a29                        ; T65:CPU|BAL[7]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.446     ; 12.347     ;
; 7.224 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a3                         ; T65:CPU|BAL[4]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.442     ; 12.336     ;
; 7.235 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_ebp3:auto_generated|q_a[6]                                 ; T65:CPU|BAL[6]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.473     ; 12.294     ;
; 7.237 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a20                        ; T65:CPU|BAL[7]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.456     ; 12.309     ;
; 7.274 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a4                         ; T65:CPU|BAL[6]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.462     ; 12.266     ;
; 7.277 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a1                         ; T65:CPU|BAL[4]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.459     ; 12.266     ;
; 7.289 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a4                         ; T65:CPU|BAL[5]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.462     ; 12.251     ;
; 7.303 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a20                        ; T65:CPU|BAL[6]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.456     ; 12.243     ;
; 7.313 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a18                        ; T65:CPU|BAL[4]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.454     ; 12.235     ;
; 7.318 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a20                        ; T65:CPU|BAL[5]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.456     ; 12.228     ;
; 7.323 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a0                         ; T65:CPU|BAL[4]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.462     ; 12.217     ;
; 7.351 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a9                         ; T65:CPU|BAL[4]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.456     ; 12.195     ;
; 7.379 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a31                        ; T65:CPU|BAL[7]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.451     ; 12.172     ;
; 7.433 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a19                        ; T65:CPU|BAL[4]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.459     ; 12.110     ;
; 7.451 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a5                         ; T65:CPU|BAL[5]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.456     ; 12.095     ;
; 7.466 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_ebp3:auto_generated|q_a[6]                                 ; T65:CPU|BAL[8]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.473     ; 12.063     ;
; 7.482 ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|q_a[2] ; T65:CPU|BAL[4]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.452     ; 12.068     ;
; 7.504 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[0]                                 ; T65:CPU|BAL[4]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.458     ; 12.040     ;
; 7.522 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a22                        ; T65:CPU|BAL[6]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.448     ; 12.032     ;
; 7.554 ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|q_a[0] ; T65:CPU|BAL[4]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.454     ; 11.994     ;
; 7.563 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a5                         ; T65:CPU|BAL[8]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.456     ; 11.983     ;
; 7.572 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a31                        ; T65:CPU|BAL[8]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.451     ; 11.979     ;
; 7.596 ; UK101keyboard:u9|keys[2][6]                                                                                                 ; T65:CPU|BAL[7]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.156     ; 12.250     ;
; 7.608 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a6                         ; T65:CPU|BAL[6]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.465     ; 11.929     ;
; 7.657 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a7                         ; T65:CPU|PC[15]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.471     ; 11.874     ;
; 7.667 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a11                        ; T65:CPU|BAL[6]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.456     ; 11.879     ;
; 7.678 ; UK101keyboard:u9|keys[4][7]                                                                                                 ; T65:CPU|BAL[7]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.154     ; 12.170     ;
; 7.683 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a27                        ; T65:CPU|BAL[4]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.464     ; 11.855     ;
; 7.706 ; OutLatch:RingLeds1|Q_tmp[6]                                                                                                 ; T65:CPU|BAL[7]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.168     ; 12.128     ;
; 7.715 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|out_address_reg_a[1]                 ; T65:CPU|BAL[7]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.146     ; 12.141     ;
; 7.718 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[6]                                 ; T65:CPU|PC[14]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.472     ; 11.812     ;
; 7.728 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a11                        ; T65:CPU|BAL[7]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.456     ; 11.818     ;
; 7.753 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a22                        ; T65:CPU|BAL[8]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.448     ; 11.801     ;
; 7.780 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a29                        ; T65:CPU|BAL[5]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.446     ; 11.776     ;
; 7.809 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a25                        ; T65:CPU|BAL[4]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.463     ; 11.730     ;
; 7.809 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a11                        ; T65:CPU|BAL[5]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.456     ; 11.737     ;
; 7.816 ; UK101keyboard:u9|keys[1][6]                                                                                                 ; T65:CPU|BAL[7]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.154     ; 12.032     ;
; 7.839 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a6                         ; T65:CPU|BAL[8]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.465     ; 11.698     ;
; 7.868 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a1                         ; T65:CPU|BAL[7]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.459     ; 11.675     ;
; 7.871 ; UK101keyboard:u9|keys[4][7]                                                                                                 ; T65:CPU|BAL[8]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.154     ; 11.977     ;
; 7.881 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a3                         ; T65:CPU|BAL[6]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.442     ; 11.679     ;
; 7.882 ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|q_a[1] ; T65:CPU|BAL[4]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.452     ; 11.668     ;
; 7.884 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_ebp3:auto_generated|q_a[2]                                 ; T65:CPU|BAL[4]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.450     ; 11.668     ;
; 7.891 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a4                         ; T65:CPU|BAL[8]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.462     ; 11.649     ;
; 7.892 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a29                        ; T65:CPU|BAL[8]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.446     ; 11.664     ;
; 7.895 ; UK101keyboard:u9|keys[3][6]                                                                                                 ; T65:CPU|BAL[7]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.156     ; 11.951     ;
; 7.903 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a24                        ; T65:CPU|BAL[4]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.444     ; 11.655     ;
; 7.904 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a18                        ; T65:CPU|BAL[7]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.454     ; 11.644     ;
; 7.905 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a2                         ; T65:CPU|BAL[4]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.444     ; 11.653     ;
; 7.907 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|out_address_reg_a[0]                 ; T65:CPU|BAL[7]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.146     ; 11.949     ;
; 7.908 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|out_address_reg_a[1]                 ; T65:CPU|BAL[8]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.146     ; 11.948     ;
; 7.914 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a0                         ; T65:CPU|BAL[7]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.462     ; 11.626     ;
; 7.920 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a20                        ; T65:CPU|BAL[8]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.456     ; 11.626     ;
; 7.934 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a1                         ; T65:CPU|BAL[6]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.459     ; 11.609     ;
; 7.935 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a13                        ; T65:CPU|BAL[6]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.450     ; 11.617     ;
; 7.937 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a13                        ; T65:CPU|BAL[7]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.450     ; 11.615     ;
; 7.942 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a3                         ; T65:CPU|BAL[7]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.442     ; 11.618     ;
; 7.942 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a9                         ; T65:CPU|BAL[7]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.456     ; 11.604     ;
; 7.949 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a1                         ; T65:CPU|BAL[5]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.459     ; 11.594     ;
; 7.970 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a18                        ; T65:CPU|BAL[6]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.454     ; 11.578     ;
; 7.975 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_ebp3:auto_generated|q_a[0]                                 ; T65:CPU|BAL[4]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.461     ; 11.566     ;
; 7.980 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a0                         ; T65:CPU|BAL[6]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.462     ; 11.560     ;
; 7.985 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a18                        ; T65:CPU|BAL[5]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.454     ; 11.563     ;
; 7.990 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a8                         ; T65:CPU|BAL[4]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.442     ; 11.570     ;
; 7.995 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a0                         ; T65:CPU|BAL[5]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.462     ; 11.545     ;
; 8.008 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a9                         ; T65:CPU|BAL[6]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.456     ; 11.538     ;
; 8.023 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a7                         ; T65:CPU|BusA_r[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.463     ; 11.516     ;
; 8.023 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a3                         ; T65:CPU|BAL[5]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.442     ; 11.537     ;
; 8.023 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a9                         ; T65:CPU|BAL[5]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.456     ; 11.523     ;
; 8.040 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a12                        ; T65:CPU|BAL[4]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.460     ; 11.502     ;
; 8.048 ; UK101keyboard:u9|keys[2][6]                                                                                                 ; T65:CPU|BAL[6]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.156     ; 11.798     ;
; 8.068 ; UK101keyboard:u9|keys[7][6]                                                                                                 ; T65:CPU|BAL[7]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.154     ; 11.780     ;
; 8.073 ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|q_a[2] ; T65:CPU|BAL[7]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.452     ; 11.477     ;
; 8.080 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a1                         ; T65:CPU|BAL[3]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.459     ; 11.463     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                        ;
+-------+-------------------+-----------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node                     ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-----------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 8.121 ; T65:CPU|IR[4]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 11.704     ;
; 8.121 ; T65:CPU|IR[4]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 11.704     ;
; 8.121 ; T65:CPU|IR[4]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 11.704     ;
; 8.138 ; T65:CPU|PC[3]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 11.687     ;
; 8.138 ; T65:CPU|PC[3]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 11.687     ;
; 8.138 ; T65:CPU|PC[3]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 11.687     ;
; 8.451 ; T65:CPU|MCycle[2] ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.174     ; 11.377     ;
; 8.451 ; T65:CPU|MCycle[2] ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.174     ; 11.377     ;
; 8.451 ; T65:CPU|MCycle[2] ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.174     ; 11.377     ;
; 8.473 ; T65:CPU|MCycle[1] ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.174     ; 11.355     ;
; 8.473 ; T65:CPU|MCycle[1] ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.174     ; 11.355     ;
; 8.473 ; T65:CPU|MCycle[1] ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.174     ; 11.355     ;
; 8.497 ; T65:CPU|IR[4]     ; OutLatch:RingLeds1|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 11.339     ;
; 8.497 ; T65:CPU|IR[4]     ; OutLatch:RingLeds1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 11.339     ;
; 8.497 ; T65:CPU|IR[4]     ; OutLatch:RingLeds1|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 11.339     ;
; 8.497 ; T65:CPU|IR[4]     ; OutLatch:RingLeds1|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 11.339     ;
; 8.497 ; T65:CPU|IR[4]     ; OutLatch:RingLeds1|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 11.339     ;
; 8.500 ; T65:CPU|PC[0]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 11.325     ;
; 8.500 ; T65:CPU|PC[0]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 11.325     ;
; 8.500 ; T65:CPU|PC[0]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 11.325     ;
; 8.511 ; T65:CPU|DL[3]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.176     ; 11.315     ;
; 8.511 ; T65:CPU|DL[3]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.176     ; 11.315     ;
; 8.511 ; T65:CPU|DL[3]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.176     ; 11.315     ;
; 8.514 ; T65:CPU|PC[3]     ; OutLatch:RingLeds1|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 11.322     ;
; 8.514 ; T65:CPU|PC[3]     ; OutLatch:RingLeds1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 11.322     ;
; 8.514 ; T65:CPU|PC[3]     ; OutLatch:RingLeds1|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 11.322     ;
; 8.514 ; T65:CPU|PC[3]     ; OutLatch:RingLeds1|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 11.322     ;
; 8.514 ; T65:CPU|PC[3]     ; OutLatch:RingLeds1|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 11.322     ;
; 8.514 ; T65:CPU|DL[0]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.176     ; 11.312     ;
; 8.514 ; T65:CPU|DL[0]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.176     ; 11.312     ;
; 8.514 ; T65:CPU|DL[0]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.176     ; 11.312     ;
; 8.522 ; T65:CPU|IR[1]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 11.303     ;
; 8.522 ; T65:CPU|IR[1]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 11.303     ;
; 8.522 ; T65:CPU|IR[1]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 11.303     ;
; 8.616 ; T65:CPU|IR[2]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.174     ; 11.212     ;
; 8.616 ; T65:CPU|IR[2]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.174     ; 11.212     ;
; 8.616 ; T65:CPU|IR[2]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.174     ; 11.212     ;
; 8.616 ; T65:CPU|DL[1]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 11.209     ;
; 8.616 ; T65:CPU|DL[1]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 11.209     ;
; 8.616 ; T65:CPU|DL[1]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 11.209     ;
; 8.626 ; T65:CPU|PC[1]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.176     ; 11.200     ;
; 8.626 ; T65:CPU|PC[1]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.176     ; 11.200     ;
; 8.626 ; T65:CPU|PC[1]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.176     ; 11.200     ;
; 8.636 ; T65:CPU|DL[2]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.176     ; 11.190     ;
; 8.636 ; T65:CPU|DL[2]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.176     ; 11.190     ;
; 8.636 ; T65:CPU|DL[2]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.176     ; 11.190     ;
; 8.690 ; T65:CPU|MCycle[0] ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.174     ; 11.138     ;
; 8.690 ; T65:CPU|MCycle[0] ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.174     ; 11.138     ;
; 8.690 ; T65:CPU|MCycle[0] ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.174     ; 11.138     ;
; 8.697 ; T65:CPU|PC[2]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.176     ; 11.129     ;
; 8.697 ; T65:CPU|PC[2]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.176     ; 11.129     ;
; 8.697 ; T65:CPU|PC[2]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.176     ; 11.129     ;
; 8.741 ; T65:CPU|IR[0]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.174     ; 11.087     ;
; 8.741 ; T65:CPU|IR[0]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.174     ; 11.087     ;
; 8.741 ; T65:CPU|IR[0]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.174     ; 11.087     ;
; 8.760 ; T65:CPU|PC[4]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 11.065     ;
; 8.760 ; T65:CPU|PC[4]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 11.065     ;
; 8.760 ; T65:CPU|PC[4]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 11.065     ;
; 8.815 ; T65:CPU|DL[4]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.176     ; 11.011     ;
; 8.815 ; T65:CPU|DL[4]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.176     ; 11.011     ;
; 8.815 ; T65:CPU|DL[4]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.176     ; 11.011     ;
; 8.827 ; T65:CPU|MCycle[2] ; OutLatch:RingLeds1|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.163     ; 11.012     ;
; 8.827 ; T65:CPU|MCycle[2] ; OutLatch:RingLeds1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.163     ; 11.012     ;
; 8.827 ; T65:CPU|MCycle[2] ; OutLatch:RingLeds1|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.163     ; 11.012     ;
; 8.827 ; T65:CPU|MCycle[2] ; OutLatch:RingLeds1|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.163     ; 11.012     ;
; 8.827 ; T65:CPU|MCycle[2] ; OutLatch:RingLeds1|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.163     ; 11.012     ;
; 8.838 ; T65:CPU|DL[5]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.176     ; 10.988     ;
; 8.838 ; T65:CPU|DL[5]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.176     ; 10.988     ;
; 8.838 ; T65:CPU|DL[5]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.176     ; 10.988     ;
; 8.849 ; T65:CPU|MCycle[1] ; OutLatch:RingLeds1|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.163     ; 10.990     ;
; 8.849 ; T65:CPU|MCycle[1] ; OutLatch:RingLeds1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.163     ; 10.990     ;
; 8.849 ; T65:CPU|MCycle[1] ; OutLatch:RingLeds1|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.163     ; 10.990     ;
; 8.849 ; T65:CPU|MCycle[1] ; OutLatch:RingLeds1|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.163     ; 10.990     ;
; 8.849 ; T65:CPU|MCycle[1] ; OutLatch:RingLeds1|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.163     ; 10.990     ;
; 8.863 ; T65:CPU|PC[5]     ; OutLatch:RingLeds1|Q_tmp[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.176     ; 10.963     ;
; 8.863 ; T65:CPU|PC[5]     ; OutLatch:RingLeds1|Q_tmp[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.176     ; 10.963     ;
; 8.863 ; T65:CPU|PC[5]     ; OutLatch:RingLeds1|Q_tmp[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.176     ; 10.963     ;
; 8.876 ; T65:CPU|PC[0]     ; OutLatch:RingLeds1|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 10.960     ;
; 8.876 ; T65:CPU|PC[0]     ; OutLatch:RingLeds1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 10.960     ;
; 8.876 ; T65:CPU|PC[0]     ; OutLatch:RingLeds1|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 10.960     ;
; 8.876 ; T65:CPU|PC[0]     ; OutLatch:RingLeds1|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 10.960     ;
; 8.876 ; T65:CPU|PC[0]     ; OutLatch:RingLeds1|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 10.960     ;
; 8.887 ; T65:CPU|DL[3]     ; OutLatch:RingLeds1|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.165     ; 10.950     ;
; 8.887 ; T65:CPU|DL[3]     ; OutLatch:RingLeds1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.165     ; 10.950     ;
; 8.887 ; T65:CPU|DL[3]     ; OutLatch:RingLeds1|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.165     ; 10.950     ;
; 8.887 ; T65:CPU|DL[3]     ; OutLatch:RingLeds1|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.165     ; 10.950     ;
; 8.887 ; T65:CPU|DL[3]     ; OutLatch:RingLeds1|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.165     ; 10.950     ;
; 8.890 ; T65:CPU|DL[0]     ; OutLatch:RingLeds1|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.165     ; 10.947     ;
; 8.890 ; T65:CPU|DL[0]     ; OutLatch:RingLeds1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.165     ; 10.947     ;
; 8.890 ; T65:CPU|DL[0]     ; OutLatch:RingLeds1|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.165     ; 10.947     ;
; 8.890 ; T65:CPU|DL[0]     ; OutLatch:RingLeds1|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.165     ; 10.947     ;
; 8.890 ; T65:CPU|DL[0]     ; OutLatch:RingLeds1|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.165     ; 10.947     ;
; 8.898 ; T65:CPU|IR[1]     ; OutLatch:RingLeds1|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 10.938     ;
; 8.898 ; T65:CPU|IR[1]     ; OutLatch:RingLeds1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 10.938     ;
; 8.898 ; T65:CPU|IR[1]     ; OutLatch:RingLeds1|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 10.938     ;
; 8.898 ; T65:CPU|IR[1]     ; OutLatch:RingLeds1|Q_tmp[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 10.938     ;
; 8.898 ; T65:CPU|IR[1]     ; OutLatch:RingLeds1|Q_tmp[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 10.938     ;
; 8.992 ; T65:CPU|IR[2]     ; OutLatch:RingLeds1|Q_tmp[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.163     ; 10.847     ;
; 8.992 ; T65:CPU|IR[2]     ; OutLatch:RingLeds1|Q_tmp[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.163     ; 10.847     ;
; 8.992 ; T65:CPU|IR[2]     ; OutLatch:RingLeds1|Q_tmp[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.163     ; 10.847     ;
+-------+-------------------+-----------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                         ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.165 ; T65:CPU|Write_Data_r[2]            ; w_kbRowSel[1]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.694      ; 3.859      ;
; 0.183 ; T65:CPU|Write_Data_r[2]            ; w_kbRowSel[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.872      ; 4.055      ;
; 0.364 ; T65:CPU|Write_Data_r[2]            ; w_kbRowSel[4]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.701      ; 4.065      ;
; 0.402 ; T65:CPU|MCycle[2]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; T65:CPU|MCycle[1]                  ; T65:CPU|MCycle[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; T65:CPU|RstCycle                   ; T65:CPU|RstCycle                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; T65:CPU|P[7]                       ; T65:CPU|P[7]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; T65:CPU|P[1]                       ; T65:CPU|P[1]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:UART|rxReadPointer[0] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:UART|rxReadPointer[2] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:UART|rxReadPointer[1] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:UART|rxReadPointer[3] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.417 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[0]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.495 ; T65:CPU|X[7]                       ; w_kbRowSel[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.873      ; 4.368      ;
; 0.544 ; T65:CPU|X[6]                       ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.318      ; 4.057      ;
; 0.547 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.307      ; 4.049      ;
; 0.634 ; T65:CPU|Write_Data_r[2]            ; w_kbRowSel[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.700      ; 4.334      ;
; 0.654 ; bufferedUART:UART|controlReg[6]    ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.919      ;
; 0.655 ; bufferedUART:UART|controlReg[5]    ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.920      ;
; 0.656 ; bufferedUART:UART|controlReg[7]    ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.921      ;
; 0.668 ; T65:CPU|DL[2]                      ; T65:CPU|PC[2]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.935      ;
; 0.758 ; T65:CPU|X[3]                       ; w_kbRowSel[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.701      ; 4.459      ;
; 0.798 ; T65:CPU|MCycle[1]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.065      ;
; 0.801 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.068      ;
; 0.804 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.071      ;
; 0.815 ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.317      ; 4.327      ;
; 0.844 ; T65:CPU|S[0]                       ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.307      ; 4.346      ;
; 0.860 ; T65:CPU|Write_Data_r[2]            ; w_kbRowSel[0]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.872      ; 4.732      ;
; 0.895 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.317      ; 4.407      ;
; 0.895 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.317      ; 4.407      ;
; 0.895 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.317      ; 4.407      ;
; 0.936 ; T65:CPU|DL[6]                      ; T65:CPU|PC[6]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.203      ;
; 0.957 ; T65:CPU|DL[5]                      ; T65:CPU|PC[5]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.224      ;
; 1.051 ; T65:CPU|X[1]                       ; w_kbRowSel[1]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.695      ; 4.746      ;
; 1.063 ; T65:CPU|Y[6]                       ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.311      ; 4.569      ;
; 1.073 ; T65:CPU|PC[11]                     ; T65:CPU|PC[11]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.339      ;
; 1.082 ; bufferedUART:UART|txByteSent       ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.408      ; 4.705      ;
; 1.083 ; bufferedUART:UART|rxBuffer~16      ; bufferedUART:UART|dataOut[2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.291      ; 4.589      ;
; 1.094 ; T65:CPU|S[0]                       ; T65:CPU|S[0]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.361      ;
; 1.096 ; T65:CPU|PC[4]                      ; T65:CPU|PC[4]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.362      ;
; 1.099 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.379      ; 1.708      ;
; 1.102 ; T65:CPU|ABC[7]                     ; w_kbRowSel[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.873      ; 4.975      ;
; 1.103 ; T65:CPU|Write_Data_r[2]            ; w_kbRowSel[2]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.678      ; 4.781      ;
; 1.103 ; bufferedUART:UART|rxBuffer~21      ; bufferedUART:UART|dataOut[7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.311      ; 4.629      ;
; 1.108 ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.317      ; 4.620      ;
; 1.115 ; T65:CPU|PC[6]                      ; T65:CPU|PC[6]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.381      ;
; 1.118 ; T65:CPU|ABC[6]                     ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.318      ; 4.631      ;
; 1.127 ; T65:CPU|P[7]                       ; w_kbRowSel[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.866      ; 4.993      ;
; 1.139 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.404      ;
; 1.140 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.405      ;
; 1.141 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.406      ;
; 1.154 ; T65:CPU|AD[0]                      ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.302      ; 4.651      ;
; 1.169 ; T65:CPU|DL[3]                      ; T65:CPU|PC[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.437      ;
; 1.176 ; T65:CPU|AD[7]                      ; T65:CPU|AD[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.443      ;
; 1.192 ; T65:CPU|S[0]                       ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.317      ; 4.704      ;
; 1.192 ; T65:CPU|S[0]                       ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.317      ; 4.704      ;
; 1.192 ; T65:CPU|S[0]                       ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.317      ; 4.704      ;
; 1.202 ; T65:CPU|BAH[5]                     ; T65:CPU|BAH[5]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.468      ;
; 1.203 ; T65:CPU|DL[4]                      ; T65:CPU|PC[4]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.471      ;
; 1.213 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.478      ;
; 1.216 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.481      ;
; 1.225 ; T65:CPU|PC[15]                     ; w_kbRowSel[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.866      ; 5.091      ;
; 1.226 ; T65:CPU|PC[15]                     ; T65:CPU|PC[15]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.492      ;
; 1.228 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.379      ; 1.837      ;
; 1.229 ; T65:CPU|BAL[8]                     ; T65:CPU|BAL[8]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.495      ;
; 1.237 ; T65:CPU|PC[1]                      ; T65:CPU|PC[1]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.503      ;
; 1.238 ; T65:CPU|P[2]                       ; T65:CPU|P[2]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.504      ;
; 1.245 ; T65:CPU|PC[12]                     ; T65:CPU|PC[12]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.511      ;
; 1.246 ; T65:CPU|PC[3]                      ; T65:CPU|PC[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.512      ;
; 1.246 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.281      ; 4.742      ;
; 1.250 ; T65:CPU|P[4]                       ; w_kbRowSel[4]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.701      ; 4.951      ;
; 1.250 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.301      ; 4.766      ;
; 1.250 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.301      ; 4.766      ;
; 1.252 ; T65:CPU|Set_Addr_To_r[1]           ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.307      ; 4.754      ;
; 1.256 ; bufferedUART:UART|rxBuffer~20      ; bufferedUART:UART|dataOut[6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.311      ; 4.782      ;
; 1.269 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.534      ;
; 1.270 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.535      ;
; 1.271 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.536      ;
; 1.272 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.537      ;
; 1.273 ; T65:CPU|S[7]                       ; T65:CPU|S[7]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.540      ;
; 1.277 ; T65:CPU|MCycle[2]                  ; T65:CPU|RstCycle                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.544      ;
; 1.279 ; T65:CPU|MCycle[2]                  ; T65:CPU|MCycle[0]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.546      ;
; 1.279 ; bufferedUART:UART|rxBuffer~19      ; bufferedUART:UART|dataOut[5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.311      ; 4.805      ;
; 1.286 ; T65:CPU|P[6]                       ; T65:CPU|P[6]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.553      ;
; 1.300 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.278      ; 4.793      ;
; 1.302 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.278      ; 4.795      ;
; 1.307 ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.278      ; 4.800      ;
; 1.309 ; T65:CPU|PC[9]                      ; T65:CPU|PC[9]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.575      ;
; 1.309 ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.278      ; 4.802      ;
; 1.322 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.281      ; 4.818      ;
; 1.322 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.281      ; 4.818      ;
; 1.322 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.281      ; 4.818      ;
; 1.340 ; T65:CPU|X[4]                       ; w_kbRowSel[4]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.697      ; 5.037      ;
; 1.346 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.611      ;
; 1.355 ; T65:CPU|PC[8]                      ; T65:CPU|PC[8]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.621      ;
; 1.363 ; T65:CPU|P[3]                       ; T65:CPU|P[3]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.629      ;
; 1.365 ; bufferedUART:UART|txByteSent       ; bufferedUART:UART|dataOut[1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.298      ; 4.878      ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                                                                                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.402 ; bufferedUART:UART|rxBitCount[2]                 ; bufferedUART:UART|rxBitCount[2]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; bufferedUART:UART|rxBitCount[1]                 ; bufferedUART:UART|rxBitCount[1]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[5][3]                     ; UK101keyboard:u9|keys[5][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[0][1]                     ; UK101keyboard:u9|keys[0][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[3][1]                     ; UK101keyboard:u9|keys[3][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[2][1]                     ; UK101keyboard:u9|keys[2][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[0][0]                     ; UK101keyboard:u9|keys[0][0]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; bufferedUART:UART|rxdFiltered                   ; bufferedUART:UART|rxdFiltered                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[6][7]                     ; UK101keyboard:u9|keys[6][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[5][7]                     ; UK101keyboard:u9|keys[5][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[3][7]                     ; UK101keyboard:u9|keys[3][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[4][7]                     ; UK101keyboard:u9|keys[4][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[2][7]                     ; UK101keyboard:u9|keys[2][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[1][7]                     ; UK101keyboard:u9|keys[1][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[7][7]                     ; UK101keyboard:u9|keys[7][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[6][2]                     ; UK101keyboard:u9|keys[6][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[4][2]                     ; UK101keyboard:u9|keys[4][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[7][2]                     ; UK101keyboard:u9|keys[7][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[2][2]                     ; UK101keyboard:u9|keys[2][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[3][2]                     ; UK101keyboard:u9|keys[3][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[1][2]                     ; UK101keyboard:u9|keys[1][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[0][2]                     ; UK101keyboard:u9|keys[0][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[4][4]                     ; UK101keyboard:u9|keys[4][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[3][4]                     ; UK101keyboard:u9|keys[3][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[2][4]                     ; UK101keyboard:u9|keys[2][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[6][4]                     ; UK101keyboard:u9|keys[6][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[7][4]                     ; UK101keyboard:u9|keys[7][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[1][4]                     ; UK101keyboard:u9|keys[1][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[5][4]                     ; UK101keyboard:u9|keys[5][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[2][6]                     ; UK101keyboard:u9|keys[2][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[3][6]                     ; UK101keyboard:u9|keys[3][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[1][6]                     ; UK101keyboard:u9|keys[1][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[0][6]                     ; UK101keyboard:u9|keys[0][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[7][6]                     ; UK101keyboard:u9|keys[7][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[6][6]                     ; UK101keyboard:u9|keys[6][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[5][6]                     ; UK101keyboard:u9|keys[5][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[4][6]                     ; UK101keyboard:u9|keys[4][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[1][3]                     ; UK101keyboard:u9|keys[1][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[2][3]                     ; UK101keyboard:u9|keys[2][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[3][3]                     ; UK101keyboard:u9|keys[3][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[4][3]                     ; UK101keyboard:u9|keys[4][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[7][3]                     ; UK101keyboard:u9|keys[7][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[6][3]                     ; UK101keyboard:u9|keys[6][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[5][5]                     ; UK101keyboard:u9|keys[5][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[6][5]                     ; UK101keyboard:u9|keys[6][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[7][5]                     ; UK101keyboard:u9|keys[7][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[1][5]                     ; UK101keyboard:u9|keys[1][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[2][5]                     ; UK101keyboard:u9|keys[2][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[3][5]                     ; UK101keyboard:u9|keys[3][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[4][5]                     ; UK101keyboard:u9|keys[4][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[1][1]                     ; UK101keyboard:u9|keys[1][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[7][1]                     ; UK101keyboard:u9|keys[7][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[4][1]                     ; UK101keyboard:u9|keys[4][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|keys[6][1]                     ; UK101keyboard:u9|keys[6][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|release                        ; UK101keyboard:u9|release                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|ps2_intf:ps2|parity            ; UK101keyboard:u9|ps2_intf:ps2|parity                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; bufferedUART:UART|txByteSent                    ; bufferedUART:UART|txByteSent                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:UART|txBitCount[3]                 ; bufferedUART:UART|txBitCount[3]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:UART|txBitCount[2]                 ; bufferedUART:UART|txBitCount[2]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:UART|txBitCount[1]                 ; bufferedUART:UART|txBitCount[1]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:UART|txBitCount[0]                 ; bufferedUART:UART|txBitCount[0]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.669      ;
; 0.407 ; bufferedUART:UART|rxCurrentByteBuffer[5]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.423      ; 1.060      ;
; 0.417 ; bufferedUART:UART|rxBitCount[0]                 ; bufferedUART:UART|rxBitCount[0]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.684      ;
; 0.418 ; w_serialClkCount[1]                             ; w_serialClkCount[1]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.684      ;
; 0.421 ; bufferedUART:UART|rxCurrentByteBuffer[4]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.423      ; 1.074      ;
; 0.424 ; bufferedUART:UART|rxCurrentByteBuffer[0]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.423      ; 1.077      ;
; 0.427 ; bufferedUART:UART|rxCurrentByteBuffer[7]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.423      ; 1.080      ;
; 0.428 ; bufferedUART:UART|rxCurrentByteBuffer[2]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.423      ; 1.081      ;
; 0.433 ; bufferedUART:UART|rxCurrentByteBuffer[1]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.423      ; 1.086      ;
; 0.435 ; bufferedUART:UART|rxCurrentByteBuffer[6]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.423      ; 1.088      ;
; 0.440 ; pll|altpll_component|auto_generated|pll1|clk[1] ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a12~porta_we_reg ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.056      ; 4.746      ;
; 0.453 ; bufferedUART:UART|rxCurrentByteBuffer[3]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.423      ; 1.106      ;
; 0.472 ; UK101keyboard:u9|ps2_intf:ps2|ps2_dat_in        ; UK101keyboard:u9|ps2_intf:ps2|parity                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.738      ;
; 0.473 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.739      ;
; 0.474 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[8]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[7]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.740      ;
; 0.484 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[4]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.751      ;
; 0.486 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[2]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.753      ;
; 0.486 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[5]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.753      ;
; 0.493 ; bufferedUART:UART|rxCurrentByteBuffer[7]        ; bufferedUART:UART|rxCurrentByteBuffer[6]                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.759      ;
; 0.493 ; bufferedUART:UART|rxCurrentByteBuffer[6]        ; bufferedUART:UART|rxCurrentByteBuffer[5]                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.759      ;
; 0.493 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[3]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.759      ;
; 0.493 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[4]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.759      ;
; 0.493 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[5]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.759      ;
; 0.496 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[7]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[6]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.762      ;
; 0.500 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[2]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[1]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.767      ;
; 0.579 ; pll|altpll_component|auto_generated|pll1|clk[1] ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a12~porta_we_reg ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.056      ; 4.885      ;
; 0.583 ; bufferedUART:UART|txState.stopBit               ; bufferedUART:UART|txState.idle                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.848      ;
; 0.589 ; UK101keyboard:u9|ps2_intf:ps2|ps2_clk_in        ; UK101keyboard:u9|ps2_intf:ps2|clk_edge                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.856      ;
; 0.590 ; bufferedUART:UART|rxState.stopBit               ; bufferedUART:UART|rxState.idle                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.857      ;
; 0.611 ; bufferedUART:UART|txState.idle                  ; bufferedUART:UART|txState.dataBit                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.876      ;
; 0.621 ; w_serialClkCount[15]                            ; w_serialClkCount[15]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.887      ;
; 0.626 ; bufferedUART:UART|rxCurrentByteBuffer[3]        ; bufferedUART:UART|rxCurrentByteBuffer[2]                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.892      ;
; 0.653 ; bufferedUART:UART|rxState.dataBit               ; bufferedUART:UART|rxBitCount[3]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.920      ;
; 0.655 ; w_serialClkCount[15]                            ; w_serialClkEn                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.921      ;
; 0.656 ; pll|altpll_component|auto_generated|pll1|clk[1] ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_ebp3:auto_generated|ram_block1a0~porta_we_reg    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.057      ; 4.963      ;
; 0.661 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[1]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[0]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.928      ;
+-------+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.418 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.620 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.886      ;
; 0.663 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.929      ;
; 0.703 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.969      ;
; 0.703 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.969      ;
; 0.704 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.970      ;
; 0.704 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.970      ;
; 0.707 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.973      ;
; 0.708 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.974      ;
; 0.709 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.975      ;
; 0.709 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.975      ;
; 0.711 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.977      ;
; 0.711 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.977      ;
; 0.713 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.979      ;
; 0.714 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.980      ;
; 0.714 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.980      ;
; 0.715 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.981      ;
; 0.717 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.983      ;
; 0.717 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.983      ;
; 0.717 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.983      ;
; 0.717 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.983      ;
; 0.717 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.983      ;
; 0.719 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.985      ;
; 0.719 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.985      ;
; 0.719 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.985      ;
; 0.722 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.988      ;
; 0.724 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.990      ;
; 0.728 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.994      ;
; 0.734 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.000      ;
; 0.744 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.010      ;
; 0.745 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.011      ;
; 0.760 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.026      ;
; 0.792 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 1.364      ;
; 0.795 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 1.365      ;
; 0.796 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.371      ;
; 0.797 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.063      ;
; 0.818 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 1.391      ;
; 0.830 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 1.403      ;
; 0.833 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 1.403      ;
; 0.835 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.410      ;
; 0.835 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 1.408      ;
; 0.836 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.411      ;
; 0.844 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 1.417      ;
; 0.855 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 1.427      ;
; 0.858 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 1.430      ;
; 0.861 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 1.431      ;
; 0.870 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 1.440      ;
; 0.870 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 1.440      ;
; 0.881 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 1.453      ;
; 0.889 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.155      ;
; 0.896 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.162      ;
; 1.003 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|hAct                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.272      ;
; 1.008 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.274      ;
; 1.015 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.281      ;
; 1.022 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.288      ;
; 1.025 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.291      ;
; 1.026 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.292      ;
; 1.027 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.293      ;
; 1.028 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.294      ;
; 1.028 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.294      ;
; 1.029 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.295      ;
; 1.030 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.296      ;
; 1.030 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.296      ;
; 1.031 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.297      ;
; 1.031 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.297      ;
; 1.032 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.298      ;
; 1.035 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.301      ;
; 1.035 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.301      ;
; 1.036 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.302      ;
; 1.036 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.302      ;
; 1.036 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.302      ;
; 1.037 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.303      ;
; 1.041 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.307      ;
; 1.043 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.309      ;
; 1.043 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.309      ;
; 1.043 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.309      ;
; 1.046 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.312      ;
; 1.047 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.313      ;
; 1.047 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.313      ;
; 1.048 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.314      ;
; 1.051 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.317      ;
; 1.051 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.317      ;
; 1.053 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.319      ;
; 1.062 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.328      ;
; 1.063 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.329      ;
; 1.069 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.335      ;
; 1.075 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.650      ;
; 1.076 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 1.648      ;
; 1.078 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.344      ;
; 1.086 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.352      ;
; 1.089 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 1.659      ;
; 1.100 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 1.672      ;
; 1.101 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.367      ;
; 1.121 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.387      ;
; 1.123 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.389      ;
; 1.124 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.390      ;
; 1.127 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.393      ;
; 1.127 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.393      ;
; 1.127 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.393      ;
+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 16.284 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.823      ; 6.541      ;
; 16.284 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.823      ; 6.541      ;
; 16.284 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.823      ; 6.541      ;
; 16.284 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.823      ; 6.541      ;
; 16.284 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.823      ; 6.541      ;
; 16.284 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.823      ; 6.541      ;
; 16.620 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.835      ; 6.217      ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                       ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 17.554 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 2.368      ;
; 17.554 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 2.368      ;
; 17.554 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 2.368      ;
; 17.554 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 2.368      ;
; 17.554 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 2.368      ;
; 17.554 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 2.368      ;
; 17.598 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 2.317      ;
; 17.598 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 2.317      ;
; 17.598 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 2.317      ;
; 17.598 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 2.317      ;
; 17.598 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 2.317      ;
; 17.598 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 2.317      ;
; 17.598 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 2.317      ;
; 17.609 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.086     ; 2.307      ;
; 17.609 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.086     ; 2.307      ;
; 17.609 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.086     ; 2.307      ;
; 17.609 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.086     ; 2.307      ;
; 17.609 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.086     ; 2.307      ;
; 17.609 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.086     ; 2.307      ;
; 17.664 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 2.250      ;
; 17.664 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 2.250      ;
; 17.664 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 2.250      ;
; 17.664 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 2.250      ;
; 17.664 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 2.250      ;
; 17.664 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 2.250      ;
; 17.664 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 2.250      ;
; 17.664 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 2.250      ;
; 17.685 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 2.241      ;
; 17.685 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 2.241      ;
; 17.685 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 2.241      ;
; 17.685 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 2.241      ;
; 17.685 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 2.241      ;
; 17.685 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 2.241      ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                       ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 1.760 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 2.021      ;
; 1.760 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 2.021      ;
; 1.760 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 2.021      ;
; 1.760 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 2.021      ;
; 1.760 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 2.021      ;
; 1.760 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 2.021      ;
; 1.784 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.053      ; 2.032      ;
; 1.784 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.053      ; 2.032      ;
; 1.784 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.053      ; 2.032      ;
; 1.784 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.053      ; 2.032      ;
; 1.784 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.053      ; 2.032      ;
; 1.784 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.053      ; 2.032      ;
; 1.784 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.053      ; 2.032      ;
; 1.784 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.053      ; 2.032      ;
; 1.839 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.120      ;
; 1.839 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.120      ;
; 1.839 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.120      ;
; 1.839 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.120      ;
; 1.839 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.120      ;
; 1.839 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.120      ;
; 1.847 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.128      ;
; 1.847 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.128      ;
; 1.847 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.128      ;
; 1.847 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.128      ;
; 1.847 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.128      ;
; 1.847 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.128      ;
; 1.847 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 2.128      ;
; 1.883 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 2.171      ;
; 1.883 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 2.171      ;
; 1.883 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 2.171      ;
; 1.883 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 2.171      ;
; 1.883 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 2.171      ;
; 1.883 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 2.171      ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 1.823 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.297      ; 5.335      ;
; 2.062 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.284      ; 5.561      ;
; 2.062 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.284      ; 5.561      ;
; 2.062 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.284      ; 5.561      ;
; 2.062 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.284      ; 5.561      ;
; 2.062 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.284      ; 5.561      ;
; 2.062 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.284      ; 5.561      ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 9.978  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 13.151 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 14.261 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                        ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; -0.106 ; -0.173        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.153  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.194  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                    ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 18.167 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 18.760 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                    ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.839 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.898 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 7.442   ; 0.000         ;
; i_clk                                           ; 9.412   ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 9.744   ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 499.692 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                          ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 9.978  ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.175     ; 5.218      ;
; 10.077 ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.177     ; 5.117      ;
; 10.435 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 4.899      ;
; 10.483 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 4.851      ;
; 10.543 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 4.791      ;
; 10.544 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 4.790      ;
; 10.577 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 4.757      ;
; 10.675 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 4.659      ;
; 12.806 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.039     ; 2.526      ;
; 12.878 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.039     ; 2.454      ;
; 12.965 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.039     ; 2.367      ;
; 13.024 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.039     ; 2.308      ;
; 13.079 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.039     ; 2.253      ;
; 13.080 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.039     ; 2.252      ;
; 13.363 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.972      ;
; 13.363 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.972      ;
; 13.363 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.972      ;
; 13.363 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.972      ;
; 13.363 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.972      ;
; 13.363 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.972      ;
; 13.363 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.972      ;
; 13.363 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.972      ;
; 13.363 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.972      ;
; 13.363 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.972      ;
; 13.365 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.968      ;
; 13.365 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.968      ;
; 13.365 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.968      ;
; 13.365 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.968      ;
; 13.365 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.968      ;
; 13.365 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.968      ;
; 13.365 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.968      ;
; 13.365 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.968      ;
; 13.376 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.039     ; 1.956      ;
; 13.389 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.946      ;
; 13.389 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.946      ;
; 13.389 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.946      ;
; 13.389 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.946      ;
; 13.389 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.946      ;
; 13.389 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.946      ;
; 13.389 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.946      ;
; 13.389 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.946      ;
; 13.389 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.946      ;
; 13.389 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.946      ;
; 13.391 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.942      ;
; 13.391 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.942      ;
; 13.391 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.942      ;
; 13.391 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.942      ;
; 13.391 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.942      ;
; 13.391 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.942      ;
; 13.391 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.942      ;
; 13.391 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.942      ;
; 13.454 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.881      ;
; 13.454 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.881      ;
; 13.454 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.881      ;
; 13.454 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.881      ;
; 13.454 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.881      ;
; 13.454 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.881      ;
; 13.454 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.881      ;
; 13.454 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.881      ;
; 13.454 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.881      ;
; 13.454 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.881      ;
; 13.456 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.877      ;
; 13.456 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.877      ;
; 13.456 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.877      ;
; 13.456 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.877      ;
; 13.456 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.877      ;
; 13.456 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.877      ;
; 13.456 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.877      ;
; 13.456 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.877      ;
; 13.462 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.039     ; 1.870      ;
; 13.463 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.039     ; 1.869      ;
; 13.465 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.039     ; 1.867      ;
; 13.533 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.802      ;
; 13.533 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.802      ;
; 13.533 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.802      ;
; 13.533 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.802      ;
; 13.533 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.802      ;
; 13.533 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.802      ;
; 13.533 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.802      ;
; 13.533 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.802      ;
; 13.533 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.802      ;
; 13.533 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.802      ;
; 13.535 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.798      ;
; 13.535 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.798      ;
; 13.535 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.798      ;
; 13.535 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.798      ;
; 13.535 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.798      ;
; 13.535 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.798      ;
; 13.535 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.798      ;
; 13.535 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.798      ;
; 13.656 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.679      ;
; 13.656 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.679      ;
; 13.656 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.679      ;
; 13.656 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.679      ;
; 13.656 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.679      ;
; 13.656 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.679      ;
; 13.656 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.679      ;
; 13.656 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.679      ;
; 13.732 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.603      ;
; 13.732 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.603      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 13.151 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a7                         ; T65:CPU|BAL[8]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.248     ; 6.588      ;
; 13.197 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[6]                                 ; T65:CPU|BAL[7]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.247     ; 6.543      ;
; 13.213 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a7                         ; T65:CPU|BAL[7]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.248     ; 6.526      ;
; 13.307 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[6]                                 ; T65:CPU|BAL[6]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.247     ; 6.433      ;
; 13.388 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[6]                                 ; T65:CPU|BAL[8]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.247     ; 6.352      ;
; 13.417 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a15                        ; T65:CPU|BAL[8]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.249     ; 6.321      ;
; 13.459 ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|q_a[7] ; T65:CPU|BAL[8]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 6.287      ;
; 13.479 ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|q_a[6] ; T65:CPU|BAL[7]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.239     ; 6.269      ;
; 13.479 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a15                        ; T65:CPU|BAL[7]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.249     ; 6.259      ;
; 13.521 ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|q_a[7] ; T65:CPU|BAL[7]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 6.225      ;
; 13.544 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a23                        ; T65:CPU|BAL[8]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 6.202      ;
; 13.589 ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|q_a[6] ; T65:CPU|BAL[6]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.239     ; 6.159      ;
; 13.606 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a23                        ; T65:CPU|BAL[7]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 6.140      ;
; 13.670 ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|q_a[6] ; T65:CPU|BAL[8]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.239     ; 6.078      ;
; 13.688 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_ebp3:auto_generated|q_a[7]                                 ; T65:CPU|BAL[8]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.255     ; 6.044      ;
; 13.750 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_ebp3:auto_generated|q_a[7]                                 ; T65:CPU|BAL[7]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.255     ; 5.982      ;
; 13.805 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a29                        ; T65:CPU|BAL[6]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.239     ; 5.943      ;
; 13.832 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a5                         ; T65:CPU|BAL[6]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.243     ; 5.912      ;
; 13.855 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a11                        ; T65:CPU|BAL[4]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.242     ; 5.890      ;
; 13.877 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a29                        ; T65:CPU|BAL[7]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.239     ; 5.871      ;
; 13.904 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a5                         ; T65:CPU|BAL[7]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.243     ; 5.840      ;
; 13.906 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a4                         ; T65:CPU|BAL[4]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.248     ; 5.833      ;
; 13.948 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_ebp3:auto_generated|q_a[6]                                 ; T65:CPU|BAL[7]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.254     ; 5.785      ;
; 13.952 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a9                         ; T65:CPU|BAL[4]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.242     ; 5.793      ;
; 13.953 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a1                         ; T65:CPU|BAL[4]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.246     ; 5.788      ;
; 13.971 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a4                         ; T65:CPU|BAL[6]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.248     ; 5.768      ;
; 13.983 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a3                         ; T65:CPU|BAL[4]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.770      ;
; 13.992 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a20                        ; T65:CPU|BAL[4]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.243     ; 5.752      ;
; 14.009 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[6]                                 ; T65:CPU|PC[14]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.253     ; 5.725      ;
; 14.043 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a4                         ; T65:CPU|BAL[7]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.248     ; 5.696      ;
; 14.052 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a19                        ; T65:CPU|BAL[4]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.246     ; 5.689      ;
; 14.057 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a22                        ; T65:CPU|BAL[7]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.240     ; 5.690      ;
; 14.057 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a20                        ; T65:CPU|BAL[6]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.243     ; 5.687      ;
; 14.058 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_ebp3:auto_generated|q_a[6]                                 ; T65:CPU|BAL[6]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.254     ; 5.675      ;
; 14.068 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a29                        ; T65:CPU|BAL[8]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.239     ; 5.680      ;
; 14.073 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a4                         ; T65:CPU|BAL[5]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.248     ; 5.666      ;
; 14.079 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a18                        ; T65:CPU|BAL[4]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 5.667      ;
; 14.086 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a31                        ; T65:CPU|BAL[8]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.242     ; 5.659      ;
; 14.095 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a5                         ; T65:CPU|BAL[8]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.243     ; 5.649      ;
; 14.098 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a11                        ; T65:CPU|BAL[6]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.242     ; 5.647      ;
; 14.129 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a7                         ; T65:CPU|PC[15]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.253     ; 5.605      ;
; 14.129 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a20                        ; T65:CPU|BAL[7]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.243     ; 5.615      ;
; 14.139 ; InternalRam8K:SRAM_8K|altsyncram:altsyncram_component|altsyncram_ebp3:auto_generated|q_a[6]                                 ; T65:CPU|BAL[8]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.254     ; 5.594      ;
; 14.148 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a31                        ; T65:CPU|BAL[7]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.242     ; 5.597      ;
; 14.159 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a27                        ; T65:CPU|BAL[4]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.246     ; 5.582      ;
; 14.159 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a20                        ; T65:CPU|BAL[5]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.243     ; 5.585      ;
; 14.160 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a29                        ; T65:CPU|BAL[5]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.239     ; 5.588      ;
; 14.167 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a22                        ; T65:CPU|BAL[6]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.240     ; 5.580      ;
; 14.170 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a11                        ; T65:CPU|BAL[7]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.242     ; 5.575      ;
; 14.171 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a6                         ; T65:CPU|BAL[7]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.246     ; 5.570      ;
; 14.187 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a5                         ; T65:CPU|BAL[5]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.243     ; 5.557      ;
; 14.195 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a9                         ; T65:CPU|BAL[6]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.242     ; 5.550      ;
; 14.196 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a1                         ; T65:CPU|BAL[6]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.246     ; 5.545      ;
; 14.200 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a11                        ; T65:CPU|BAL[5]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.242     ; 5.545      ;
; 14.204 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a0                         ; T65:CPU|BAL[4]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.248     ; 5.535      ;
; 14.226 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a3                         ; T65:CPU|BAL[6]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.527      ;
; 14.234 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a4                         ; T65:CPU|BAL[8]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.248     ; 5.505      ;
; 14.243 ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|q_a[2] ; T65:CPU|BAL[4]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.239     ; 5.505      ;
; 14.245 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a25                        ; T65:CPU|BAL[4]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.248     ; 5.494      ;
; 14.248 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a22                        ; T65:CPU|BAL[8]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.240     ; 5.499      ;
; 14.261 ; UK101keyboard:u9|keys[4][7]                                                                                                 ; T65:CPU|BAL[8]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 5.644      ;
; 14.267 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a9                         ; T65:CPU|BAL[7]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.242     ; 5.478      ;
; 14.268 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a1                         ; T65:CPU|BAL[7]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.246     ; 5.473      ;
; 14.281 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a6                         ; T65:CPU|BAL[6]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.246     ; 5.460      ;
; 14.287 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a13                        ; T65:CPU|BAL[6]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 5.459      ;
; 14.291 ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|q_a[6] ; T65:CPU|PC[14]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.451      ;
; 14.295 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a19                        ; T65:CPU|BAL[6]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.246     ; 5.446      ;
; 14.297 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a9                         ; T65:CPU|BAL[5]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.242     ; 5.448      ;
; 14.298 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a3                         ; T65:CPU|BAL[7]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.455      ;
; 14.298 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a1                         ; T65:CPU|BAL[5]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.246     ; 5.443      ;
; 14.304 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[0]                                 ; T65:CPU|BAL[4]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.438      ;
; 14.314 ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|q_a[0] ; T65:CPU|BAL[4]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 5.432      ;
; 14.320 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a20                        ; T65:CPU|BAL[8]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.243     ; 5.424      ;
; 14.322 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a18                        ; T65:CPU|BAL[6]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 5.424      ;
; 14.323 ; UK101keyboard:u9|keys[4][7]                                                                                                 ; T65:CPU|BAL[7]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 5.582      ;
; 14.327 ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|q_a[1] ; T65:CPU|BAL[4]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.239     ; 5.421      ;
; 14.328 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a3                         ; T65:CPU|BAL[5]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 5.425      ;
; 14.339 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|out_address_reg_a[1]                 ; T65:CPU|BAL[8]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 5.570      ;
; 14.355 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a9                         ; T65:CPU|BAL[2]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.242     ; 5.390      ;
; 14.356 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a1                         ; T65:CPU|BAL[2]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.246     ; 5.385      ;
; 14.358 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a7                         ; T65:CPU|BusA_r[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.249     ; 5.380      ;
; 14.359 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a13                        ; T65:CPU|BAL[7]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 5.387      ;
; 14.361 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a11                        ; T65:CPU|BAL[8]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.242     ; 5.384      ;
; 14.362 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a6                         ; T65:CPU|BAL[8]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.246     ; 5.379      ;
; 14.367 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a19                        ; T65:CPU|BAL[7]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.246     ; 5.374      ;
; 14.371 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a9                         ; T65:CPU|BAL[3]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.242     ; 5.374      ;
; 14.372 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a7                         ; T65:CPU|AD[7]     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.253     ; 5.362      ;
; 14.372 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a1                         ; T65:CPU|BAL[3]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.246     ; 5.369      ;
; 14.376 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a18                        ; T65:CPU|BAL[7]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 5.370      ;
; 14.391 ; UK101keyboard:u9|keys[2][6]                                                                                                 ; T65:CPU|BAL[7]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 5.512      ;
; 14.395 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a15                        ; T65:CPU|PC[15]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.254     ; 5.338      ;
; 14.397 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a19                        ; T65:CPU|BAL[5]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.246     ; 5.344      ;
; 14.399 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a24                        ; T65:CPU|BAL[4]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.236     ; 5.352      ;
; 14.401 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|out_address_reg_a[1]                 ; T65:CPU|BAL[7]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 5.508      ;
; 14.402 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a27                        ; T65:CPU|BAL[6]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.246     ; 5.339      ;
; 14.406 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a18                        ; T65:CPU|BAL[5]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 5.340      ;
; 14.410 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a21                        ; T65:CPU|BAL[6]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.239     ; 5.338      ;
; 14.416 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a7                         ; T65:CPU|DL[7]     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.251     ; 5.320      ;
; 14.420 ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|out_address_reg_a[0]                 ; T65:CPU|BAL[8]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 5.489      ;
; 14.428 ; OutLatch:RingLeds1|Q_tmp[6]                                                                                                 ; T65:CPU|BAL[7]    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 5.469      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                  ;
+--------+-------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node                                                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 14.261 ; T65:CPU|PC[3]     ; OutLatch:RingLeds1|Q_tmp[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 5.631      ;
; 14.261 ; T65:CPU|PC[3]     ; OutLatch:RingLeds1|Q_tmp[4]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 5.631      ;
; 14.261 ; T65:CPU|PC[3]     ; OutLatch:RingLeds1|Q_tmp[7]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 5.631      ;
; 14.355 ; T65:CPU|IR[4]     ; OutLatch:RingLeds1|Q_tmp[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 5.537      ;
; 14.355 ; T65:CPU|IR[4]     ; OutLatch:RingLeds1|Q_tmp[4]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 5.537      ;
; 14.355 ; T65:CPU|IR[4]     ; OutLatch:RingLeds1|Q_tmp[7]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 5.537      ;
; 14.450 ; T65:CPU|DL[3]     ; OutLatch:RingLeds1|Q_tmp[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.094     ; 5.443      ;
; 14.450 ; T65:CPU|DL[3]     ; OutLatch:RingLeds1|Q_tmp[4]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.094     ; 5.443      ;
; 14.450 ; T65:CPU|DL[3]     ; OutLatch:RingLeds1|Q_tmp[7]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.094     ; 5.443      ;
; 14.451 ; T65:CPU|PC[3]     ; OutLatch:RingLeds1|Q_tmp[0]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 5.447      ;
; 14.451 ; T65:CPU|PC[3]     ; OutLatch:RingLeds1|Q_tmp[5]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 5.447      ;
; 14.451 ; T65:CPU|PC[3]     ; OutLatch:RingLeds1|Q_tmp[3]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 5.447      ;
; 14.451 ; T65:CPU|PC[3]     ; OutLatch:RingLeds1|Q_tmp[6]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 5.447      ;
; 14.451 ; T65:CPU|PC[3]     ; OutLatch:RingLeds1|Q_tmp[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 5.447      ;
; 14.492 ; T65:CPU|MCycle[2] ; OutLatch:RingLeds1|Q_tmp[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 5.403      ;
; 14.492 ; T65:CPU|MCycle[2] ; OutLatch:RingLeds1|Q_tmp[4]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 5.403      ;
; 14.492 ; T65:CPU|MCycle[2] ; OutLatch:RingLeds1|Q_tmp[7]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 5.403      ;
; 14.496 ; T65:CPU|IR[1]     ; OutLatch:RingLeds1|Q_tmp[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 5.396      ;
; 14.496 ; T65:CPU|IR[1]     ; OutLatch:RingLeds1|Q_tmp[4]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 5.396      ;
; 14.496 ; T65:CPU|IR[1]     ; OutLatch:RingLeds1|Q_tmp[7]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 5.396      ;
; 14.503 ; T65:CPU|DL[1]     ; OutLatch:RingLeds1|Q_tmp[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 5.389      ;
; 14.503 ; T65:CPU|DL[1]     ; OutLatch:RingLeds1|Q_tmp[4]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 5.389      ;
; 14.503 ; T65:CPU|DL[1]     ; OutLatch:RingLeds1|Q_tmp[7]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 5.389      ;
; 14.506 ; T65:CPU|PC[1]     ; OutLatch:RingLeds1|Q_tmp[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.094     ; 5.387      ;
; 14.506 ; T65:CPU|PC[1]     ; OutLatch:RingLeds1|Q_tmp[4]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.094     ; 5.387      ;
; 14.506 ; T65:CPU|PC[1]     ; OutLatch:RingLeds1|Q_tmp[7]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.094     ; 5.387      ;
; 14.539 ; T65:CPU|PC[0]     ; OutLatch:RingLeds1|Q_tmp[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 5.353      ;
; 14.539 ; T65:CPU|PC[0]     ; OutLatch:RingLeds1|Q_tmp[4]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 5.353      ;
; 14.539 ; T65:CPU|PC[0]     ; OutLatch:RingLeds1|Q_tmp[7]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 5.353      ;
; 14.543 ; T65:CPU|DL[0]     ; OutLatch:RingLeds1|Q_tmp[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.094     ; 5.350      ;
; 14.543 ; T65:CPU|DL[0]     ; OutLatch:RingLeds1|Q_tmp[4]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.094     ; 5.350      ;
; 14.543 ; T65:CPU|DL[0]     ; OutLatch:RingLeds1|Q_tmp[7]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.094     ; 5.350      ;
; 14.545 ; T65:CPU|IR[4]     ; OutLatch:RingLeds1|Q_tmp[0]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 5.353      ;
; 14.545 ; T65:CPU|IR[4]     ; OutLatch:RingLeds1|Q_tmp[5]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 5.353      ;
; 14.545 ; T65:CPU|IR[4]     ; OutLatch:RingLeds1|Q_tmp[3]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 5.353      ;
; 14.545 ; T65:CPU|IR[4]     ; OutLatch:RingLeds1|Q_tmp[6]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 5.353      ;
; 14.545 ; T65:CPU|IR[4]     ; OutLatch:RingLeds1|Q_tmp[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 5.353      ;
; 14.557 ; T65:CPU|MCycle[1] ; OutLatch:RingLeds1|Q_tmp[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 5.338      ;
; 14.557 ; T65:CPU|MCycle[1] ; OutLatch:RingLeds1|Q_tmp[4]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 5.338      ;
; 14.557 ; T65:CPU|MCycle[1] ; OutLatch:RingLeds1|Q_tmp[7]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 5.338      ;
; 14.582 ; T65:CPU|IR[2]     ; OutLatch:RingLeds1|Q_tmp[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 5.313      ;
; 14.582 ; T65:CPU|IR[2]     ; OutLatch:RingLeds1|Q_tmp[4]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 5.313      ;
; 14.582 ; T65:CPU|IR[2]     ; OutLatch:RingLeds1|Q_tmp[7]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 5.313      ;
; 14.610 ; T65:CPU|DL[2]     ; OutLatch:RingLeds1|Q_tmp[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.094     ; 5.283      ;
; 14.610 ; T65:CPU|DL[2]     ; OutLatch:RingLeds1|Q_tmp[4]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.094     ; 5.283      ;
; 14.610 ; T65:CPU|DL[2]     ; OutLatch:RingLeds1|Q_tmp[7]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.094     ; 5.283      ;
; 14.622 ; T65:CPU|PC[2]     ; OutLatch:RingLeds1|Q_tmp[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.094     ; 5.271      ;
; 14.622 ; T65:CPU|PC[2]     ; OutLatch:RingLeds1|Q_tmp[4]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.094     ; 5.271      ;
; 14.622 ; T65:CPU|PC[2]     ; OutLatch:RingLeds1|Q_tmp[7]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.094     ; 5.271      ;
; 14.624 ; T65:CPU|DL[5]     ; OutLatch:RingLeds1|Q_tmp[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.094     ; 5.269      ;
; 14.624 ; T65:CPU|DL[5]     ; OutLatch:RingLeds1|Q_tmp[4]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.094     ; 5.269      ;
; 14.624 ; T65:CPU|DL[5]     ; OutLatch:RingLeds1|Q_tmp[7]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.094     ; 5.269      ;
; 14.625 ; T65:CPU|IR[0]     ; OutLatch:RingLeds1|Q_tmp[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 5.270      ;
; 14.625 ; T65:CPU|IR[0]     ; OutLatch:RingLeds1|Q_tmp[4]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 5.270      ;
; 14.625 ; T65:CPU|IR[0]     ; OutLatch:RingLeds1|Q_tmp[7]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 5.270      ;
; 14.640 ; T65:CPU|DL[3]     ; OutLatch:RingLeds1|Q_tmp[0]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 5.259      ;
; 14.640 ; T65:CPU|DL[3]     ; OutLatch:RingLeds1|Q_tmp[5]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 5.259      ;
; 14.640 ; T65:CPU|DL[3]     ; OutLatch:RingLeds1|Q_tmp[3]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 5.259      ;
; 14.640 ; T65:CPU|DL[3]     ; OutLatch:RingLeds1|Q_tmp[6]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 5.259      ;
; 14.640 ; T65:CPU|DL[3]     ; OutLatch:RingLeds1|Q_tmp[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 5.259      ;
; 14.641 ; T65:CPU|PC[5]     ; OutLatch:RingLeds1|Q_tmp[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.094     ; 5.252      ;
; 14.641 ; T65:CPU|PC[5]     ; OutLatch:RingLeds1|Q_tmp[4]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.094     ; 5.252      ;
; 14.641 ; T65:CPU|PC[5]     ; OutLatch:RingLeds1|Q_tmp[7]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.094     ; 5.252      ;
; 14.647 ; T65:CPU|PC[3]     ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.078      ; 5.440      ;
; 14.662 ; T65:CPU|MCycle[0] ; OutLatch:RingLeds1|Q_tmp[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 5.233      ;
; 14.662 ; T65:CPU|MCycle[0] ; OutLatch:RingLeds1|Q_tmp[4]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 5.233      ;
; 14.662 ; T65:CPU|MCycle[0] ; OutLatch:RingLeds1|Q_tmp[7]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 5.233      ;
; 14.680 ; T65:CPU|PC[4]     ; OutLatch:RingLeds1|Q_tmp[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 5.212      ;
; 14.680 ; T65:CPU|PC[4]     ; OutLatch:RingLeds1|Q_tmp[4]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 5.212      ;
; 14.680 ; T65:CPU|PC[4]     ; OutLatch:RingLeds1|Q_tmp[7]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 5.212      ;
; 14.682 ; T65:CPU|MCycle[2] ; OutLatch:RingLeds1|Q_tmp[0]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.086     ; 5.219      ;
; 14.682 ; T65:CPU|MCycle[2] ; OutLatch:RingLeds1|Q_tmp[5]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.086     ; 5.219      ;
; 14.682 ; T65:CPU|MCycle[2] ; OutLatch:RingLeds1|Q_tmp[3]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.086     ; 5.219      ;
; 14.682 ; T65:CPU|MCycle[2] ; OutLatch:RingLeds1|Q_tmp[6]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.086     ; 5.219      ;
; 14.682 ; T65:CPU|MCycle[2] ; OutLatch:RingLeds1|Q_tmp[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.086     ; 5.219      ;
; 14.684 ; T65:CPU|IR[4]     ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a4~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.078      ; 5.403      ;
; 14.686 ; T65:CPU|IR[1]     ; OutLatch:RingLeds1|Q_tmp[0]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 5.212      ;
; 14.686 ; T65:CPU|IR[1]     ; OutLatch:RingLeds1|Q_tmp[5]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 5.212      ;
; 14.686 ; T65:CPU|IR[1]     ; OutLatch:RingLeds1|Q_tmp[3]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 5.212      ;
; 14.686 ; T65:CPU|IR[1]     ; OutLatch:RingLeds1|Q_tmp[6]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 5.212      ;
; 14.686 ; T65:CPU|IR[1]     ; OutLatch:RingLeds1|Q_tmp[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 5.212      ;
; 14.693 ; T65:CPU|DL[1]     ; OutLatch:RingLeds1|Q_tmp[0]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 5.205      ;
; 14.693 ; T65:CPU|DL[1]     ; OutLatch:RingLeds1|Q_tmp[5]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 5.205      ;
; 14.693 ; T65:CPU|DL[1]     ; OutLatch:RingLeds1|Q_tmp[3]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 5.205      ;
; 14.693 ; T65:CPU|DL[1]     ; OutLatch:RingLeds1|Q_tmp[6]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 5.205      ;
; 14.693 ; T65:CPU|DL[1]     ; OutLatch:RingLeds1|Q_tmp[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 5.205      ;
; 14.695 ; T65:CPU|DL[4]     ; OutLatch:RingLeds1|Q_tmp[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.094     ; 5.198      ;
; 14.695 ; T65:CPU|DL[4]     ; OutLatch:RingLeds1|Q_tmp[4]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.094     ; 5.198      ;
; 14.695 ; T65:CPU|DL[4]     ; OutLatch:RingLeds1|Q_tmp[7]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.094     ; 5.198      ;
; 14.696 ; T65:CPU|PC[1]     ; OutLatch:RingLeds1|Q_tmp[0]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 5.203      ;
; 14.696 ; T65:CPU|PC[1]     ; OutLatch:RingLeds1|Q_tmp[5]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 5.203      ;
; 14.696 ; T65:CPU|PC[1]     ; OutLatch:RingLeds1|Q_tmp[3]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 5.203      ;
; 14.696 ; T65:CPU|PC[1]     ; OutLatch:RingLeds1|Q_tmp[6]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 5.203      ;
; 14.696 ; T65:CPU|PC[1]     ; OutLatch:RingLeds1|Q_tmp[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 5.203      ;
; 14.729 ; T65:CPU|PC[0]     ; OutLatch:RingLeds1|Q_tmp[0]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 5.169      ;
; 14.729 ; T65:CPU|PC[0]     ; OutLatch:RingLeds1|Q_tmp[5]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 5.169      ;
; 14.729 ; T65:CPU|PC[0]     ; OutLatch:RingLeds1|Q_tmp[3]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 5.169      ;
; 14.729 ; T65:CPU|PC[0]     ; OutLatch:RingLeds1|Q_tmp[6]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 5.169      ;
; 14.729 ; T65:CPU|PC[0]     ; OutLatch:RingLeds1|Q_tmp[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 5.169      ;
; 14.733 ; T65:CPU|DL[0]     ; OutLatch:RingLeds1|Q_tmp[0]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.088     ; 5.166      ;
+--------+-------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                          ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.106 ; T65:CPU|Write_Data_r[2]            ; w_kbRowSel[1]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.946      ; 1.840      ;
; -0.044 ; T65:CPU|Write_Data_r[2]            ; w_kbRowSel[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.024      ; 1.980      ;
; -0.023 ; T65:CPU|Write_Data_r[2]            ; w_kbRowSel[4]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.951      ; 1.928      ;
; 0.117  ; T65:CPU|Write_Data_r[2]            ; w_kbRowSel[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.950      ; 2.067      ;
; 0.123  ; T65:CPU|X[7]                       ; w_kbRowSel[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.024      ; 2.147      ;
; 0.187  ; T65:CPU|MCycle[2]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; T65:CPU|MCycle[1]                  ; T65:CPU|MCycle[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; T65:CPU|RstCycle                   ; T65:CPU|RstCycle                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; T65:CPU|P[7]                       ; T65:CPU|P[7]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; T65:CPU|P[1]                       ; T65:CPU|P[1]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188  ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; bufferedUART:UART|rxReadPointer[0] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; bufferedUART:UART|rxReadPointer[2] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; bufferedUART:UART|rxReadPointer[1] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; bufferedUART:UART|rxReadPointer[3] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.189  ; T65:CPU|X[3]                       ; w_kbRowSel[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.950      ; 2.139      ;
; 0.194  ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[0]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.213  ; T65:CPU|Write_Data_r[2]            ; w_kbRowSel[0]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.024      ; 2.237      ;
; 0.272  ; bufferedUART:UART|controlReg[5]    ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.391      ;
; 0.272  ; bufferedUART:UART|controlReg[6]    ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.391      ;
; 0.272  ; T65:CPU|BAL[0]                     ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.568      ; 1.924      ;
; 0.273  ; bufferedUART:UART|controlReg[7]    ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.392      ;
; 0.283  ; T65:CPU|DL[2]                      ; T65:CPU|PC[2]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.403      ;
; 0.302  ; T65:CPU|X[6]                       ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.574      ; 1.960      ;
; 0.335  ; T65:CPU|Write_Data_r[2]            ; w_kbRowSel[2]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.937      ; 2.272      ;
; 0.341  ; T65:CPU|X[1]                       ; w_kbRowSel[1]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.946      ; 2.287      ;
; 0.349  ; T65:CPU|MCycle[1]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.469      ;
; 0.352  ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.472      ;
; 0.355  ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.475      ;
; 0.375  ; T65:CPU|ABC[7]                     ; w_kbRowSel[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.024      ; 2.399      ;
; 0.398  ; T65:CPU|DL[6]                      ; T65:CPU|PC[6]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.518      ;
; 0.399  ; T65:CPU|P[7]                       ; w_kbRowSel[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.021      ; 2.420      ;
; 0.403  ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.574      ; 2.061      ;
; 0.408  ; T65:CPU|P[4]                       ; w_kbRowSel[4]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.951      ; 2.359      ;
; 0.416  ; T65:CPU|S[0]                       ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.568      ; 2.068      ;
; 0.417  ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.573      ; 2.074      ;
; 0.417  ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.573      ; 2.074      ;
; 0.417  ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.573      ; 2.074      ;
; 0.417  ; T65:CPU|DL[5]                      ; T65:CPU|PC[5]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.537      ;
; 0.459  ; T65:CPU|PC[11]                     ; T65:CPU|PC[11]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.579      ;
; 0.460  ; T65:CPU|PC[15]                     ; w_kbRowSel[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.018      ; 2.478      ;
; 0.469  ; T65:CPU|PC[4]                      ; T65:CPU|PC[4]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.589      ;
; 0.480  ; T65:CPU|PC[6]                      ; T65:CPU|PC[6]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.600      ;
; 0.487  ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.657      ; 2.248      ;
; 0.493  ; T65:CPU|S[0]                       ; T65:CPU|S[0]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.613      ;
; 0.498  ; bufferedUART:UART|rxBuffer~16      ; bufferedUART:UART|dataOut[2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.664      ; 2.266      ;
; 0.501  ; T65:CPU|P[3]                       ; w_kbRowSel[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.957      ; 2.458      ;
; 0.504  ; bufferedUART:UART|txByteSent       ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.624      ; 2.232      ;
; 0.507  ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.665      ; 2.276      ;
; 0.508  ; T65:CPU|X[4]                       ; w_kbRowSel[4]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.951      ; 2.459      ;
; 0.511  ; T65:CPU|BAH[5]                     ; T65:CPU|BAH[5]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.630      ;
; 0.513  ; T65:CPU|ABC[3]                     ; w_kbRowSel[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.950      ; 2.463      ;
; 0.514  ; T65:CPU|S[7]                       ; w_kbRowSel[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.023      ; 2.537      ;
; 0.515  ; T65:CPU|PC[11]                     ; w_kbRowSel[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.961      ; 2.476      ;
; 0.516  ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.574      ; 2.174      ;
; 0.516  ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.659      ; 2.279      ;
; 0.519  ; T65:CPU|DL[3]                      ; T65:CPU|PC[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.640      ;
; 0.519  ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.659      ; 2.282      ;
; 0.524  ; T65:CPU|P[2]                       ; T65:CPU|P[2]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.643      ;
; 0.525  ; T65:CPU|PC[15]                     ; T65:CPU|PC[15]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.645      ;
; 0.525  ; T65:CPU|AD[7]                      ; T65:CPU|AD[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.644      ;
; 0.527  ; T65:CPU|BAL[8]                     ; T65:CPU|BAL[8]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.647      ;
; 0.531  ; T65:CPU|PC[1]                      ; T65:CPU|PC[1]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.651      ;
; 0.533  ; T65:CPU|DL[4]                      ; T65:CPU|PC[4]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.654      ;
; 0.534  ; T65:CPU|PC[12]                     ; T65:CPU|PC[12]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.654      ;
; 0.534  ; T65:CPU|X[0]                       ; w_kbRowSel[0]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.024      ; 2.558      ;
; 0.535  ; T65:CPU|Y[6]                       ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.571      ; 2.190      ;
; 0.535  ; bufferedUART:UART|rxBuffer~21      ; bufferedUART:UART|dataOut[7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.675      ; 2.314      ;
; 0.537  ; T65:CPU|S[7]                       ; T65:CPU|S[7]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.657      ;
; 0.539  ; T65:CPU|X[6]                       ; w_kbRowSel[6]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.950      ; 2.489      ;
; 0.539  ; bufferedUART:UART|rxBuffer~20      ; bufferedUART:UART|dataOut[6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.676      ; 2.319      ;
; 0.541  ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.660      ;
; 0.542  ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.661      ;
; 0.542  ; bufferedUART:UART|rxBuffer~19      ; bufferedUART:UART|dataOut[5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.676      ; 2.322      ;
; 0.542  ; bufferedUART:UART|rxInPointer[0]   ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.657      ; 2.303      ;
; 0.544  ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.663      ;
; 0.544  ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.659      ; 2.307      ;
; 0.545  ; T65:CPU|PC[3]                      ; T65:CPU|PC[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.665      ;
; 0.545  ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.197      ; 0.846      ;
; 0.547  ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.659      ; 2.310      ;
; 0.548  ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.657      ; 2.309      ;
; 0.551  ; T65:CPU|P[1]                       ; w_kbRowSel[1]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.943      ; 2.494      ;
; 0.554  ; T65:CPU|P[6]                       ; T65:CPU|P[6]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.674      ;
; 0.556  ; T65:CPU|ABC[6]                     ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.574      ; 2.214      ;
; 0.557  ; T65:CPU|MCycle[2]                  ; T65:CPU|RstCycle                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.677      ;
; 0.559  ; T65:CPU|MCycle[2]                  ; T65:CPU|MCycle[0]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.679      ;
; 0.561  ; T65:CPU|PC[9]                      ; T65:CPU|PC[9]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.681      ;
; 0.561  ; T65:CPU|S[0]                       ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.573      ; 2.218      ;
; 0.561  ; T65:CPU|S[0]                       ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.573      ; 2.218      ;
; 0.561  ; T65:CPU|S[0]                       ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.573      ; 2.218      ;
; 0.562  ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.681      ;
; 0.562  ; bufferedUART:UART|rxInPointer[0]   ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.665      ; 2.331      ;
; 0.564  ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.657      ; 2.325      ;
; 0.565  ; bufferedUART:UART|txByteSent       ; bufferedUART:UART|dataOut[1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.669      ; 2.338      ;
; 0.566  ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.685      ;
; 0.567  ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.659      ; 2.330      ;
; 0.568  ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.665      ; 2.337      ;
; 0.570  ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.659      ; 2.333      ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                                                                                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.153 ; bufferedUART:UART|rxCurrentByteBuffer[4]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.478      ;
; 0.157 ; bufferedUART:UART|rxCurrentByteBuffer[5]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.482      ;
; 0.159 ; bufferedUART:UART|rxCurrentByteBuffer[7]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.484      ;
; 0.160 ; bufferedUART:UART|rxCurrentByteBuffer[2]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.485      ;
; 0.161 ; bufferedUART:UART|rxCurrentByteBuffer[1]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.486      ;
; 0.164 ; bufferedUART:UART|rxCurrentByteBuffer[0]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.489      ;
; 0.168 ; bufferedUART:UART|rxCurrentByteBuffer[3]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.493      ;
; 0.169 ; bufferedUART:UART|rxCurrentByteBuffer[6]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.494      ;
; 0.187 ; bufferedUART:UART|txByteSent                    ; bufferedUART:UART|txByteSent                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|txBitCount[3]                 ; bufferedUART:UART|txBitCount[3]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|txBitCount[2]                 ; bufferedUART:UART|txBitCount[2]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|txBitCount[1]                 ; bufferedUART:UART|txBitCount[1]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|txBitCount[0]                 ; bufferedUART:UART|txBitCount[0]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|rxdFiltered                   ; bufferedUART:UART|rxdFiltered                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|rxBitCount[2]                 ; bufferedUART:UART|rxBitCount[2]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|rxBitCount[1]                 ; bufferedUART:UART|rxBitCount[1]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[5][3]                     ; UK101keyboard:u9|keys[5][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[0][1]                     ; UK101keyboard:u9|keys[0][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[3][1]                     ; UK101keyboard:u9|keys[3][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[2][1]                     ; UK101keyboard:u9|keys[2][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[0][0]                     ; UK101keyboard:u9|keys[0][0]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[6][7]                     ; UK101keyboard:u9|keys[6][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[5][7]                     ; UK101keyboard:u9|keys[5][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[3][7]                     ; UK101keyboard:u9|keys[3][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[2][7]                     ; UK101keyboard:u9|keys[2][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[1][7]                     ; UK101keyboard:u9|keys[1][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[7][7]                     ; UK101keyboard:u9|keys[7][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[7][2]                     ; UK101keyboard:u9|keys[7][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[2][2]                     ; UK101keyboard:u9|keys[2][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[3][2]                     ; UK101keyboard:u9|keys[3][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[0][2]                     ; UK101keyboard:u9|keys[0][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[2][4]                     ; UK101keyboard:u9|keys[2][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[6][4]                     ; UK101keyboard:u9|keys[6][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[1][4]                     ; UK101keyboard:u9|keys[1][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[5][4]                     ; UK101keyboard:u9|keys[5][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[2][6]                     ; UK101keyboard:u9|keys[2][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[3][6]                     ; UK101keyboard:u9|keys[3][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[7][6]                     ; UK101keyboard:u9|keys[7][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[6][6]                     ; UK101keyboard:u9|keys[6][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[5][6]                     ; UK101keyboard:u9|keys[5][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[1][3]                     ; UK101keyboard:u9|keys[1][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[2][3]                     ; UK101keyboard:u9|keys[2][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[3][3]                     ; UK101keyboard:u9|keys[3][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[7][3]                     ; UK101keyboard:u9|keys[7][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[6][3]                     ; UK101keyboard:u9|keys[6][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[6][5]                     ; UK101keyboard:u9|keys[6][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[7][5]                     ; UK101keyboard:u9|keys[7][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[1][5]                     ; UK101keyboard:u9|keys[1][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[2][5]                     ; UK101keyboard:u9|keys[2][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[3][5]                     ; UK101keyboard:u9|keys[3][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[6][1]                     ; UK101keyboard:u9|keys[6][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|release                        ; UK101keyboard:u9|release                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; UK101keyboard:u9|keys[4][7]                     ; UK101keyboard:u9|keys[4][7]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; UK101keyboard:u9|keys[6][2]                     ; UK101keyboard:u9|keys[6][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; UK101keyboard:u9|keys[4][2]                     ; UK101keyboard:u9|keys[4][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; UK101keyboard:u9|keys[1][2]                     ; UK101keyboard:u9|keys[1][2]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; UK101keyboard:u9|keys[4][4]                     ; UK101keyboard:u9|keys[4][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; UK101keyboard:u9|keys[3][4]                     ; UK101keyboard:u9|keys[3][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; UK101keyboard:u9|keys[7][4]                     ; UK101keyboard:u9|keys[7][4]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; UK101keyboard:u9|keys[1][6]                     ; UK101keyboard:u9|keys[1][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; UK101keyboard:u9|keys[0][6]                     ; UK101keyboard:u9|keys[0][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; UK101keyboard:u9|keys[4][6]                     ; UK101keyboard:u9|keys[4][6]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; UK101keyboard:u9|keys[4][3]                     ; UK101keyboard:u9|keys[4][3]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; UK101keyboard:u9|keys[5][5]                     ; UK101keyboard:u9|keys[5][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; UK101keyboard:u9|keys[4][5]                     ; UK101keyboard:u9|keys[4][5]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; UK101keyboard:u9|keys[1][1]                     ; UK101keyboard:u9|keys[1][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; UK101keyboard:u9|keys[7][1]                     ; UK101keyboard:u9|keys[7][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; UK101keyboard:u9|keys[4][1]                     ; UK101keyboard:u9|keys[4][1]                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; UK101keyboard:u9|ps2_intf:ps2|parity            ; UK101keyboard:u9|ps2_intf:ps2|parity                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; bufferedUART:UART|rxBitCount[0]                 ; bufferedUART:UART|rxBitCount[0]                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; w_serialClkCount[1]                             ; w_serialClkCount[1]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.196 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[8]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[7]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.316      ;
; 0.203 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[2]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.322      ;
; 0.203 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[4]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.322      ;
; 0.203 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[5]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.322      ;
; 0.205 ; bufferedUART:UART|rxCurrentByteBuffer[7]        ; bufferedUART:UART|rxCurrentByteBuffer[6]                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; bufferedUART:UART|rxCurrentByteBuffer[6]        ; bufferedUART:UART|rxCurrentByteBuffer[5]                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[3]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[4]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[5]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.325      ;
; 0.208 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[7]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[6]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.328      ;
; 0.208 ; UK101keyboard:u9|ps2_intf:ps2|ps2_dat_in        ; UK101keyboard:u9|ps2_intf:ps2|parity                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.327      ;
; 0.209 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.328      ;
; 0.211 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[2]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[1]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.330      ;
; 0.224 ; pll|altpll_component|auto_generated|pll1|clk[1] ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a12~porta_we_reg ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.192      ; 2.540      ;
; 0.241 ; pll|altpll_component|auto_generated|pll1|clk[1] ; InternalRam32K:SRAM_32K|altsyncram:altsyncram_component|altsyncram_6dp3:auto_generated|ram_block1a12~porta_we_reg ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.192      ; 2.557      ;
; 0.254 ; bufferedUART:UART|txState.stopBit               ; bufferedUART:UART|txState.idle                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.374      ;
; 0.258 ; UK101keyboard:u9|ps2_intf:ps2|ps2_clk_in        ; UK101keyboard:u9|ps2_intf:ps2|clk_edge                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.377      ;
; 0.259 ; bufferedUART:UART|rxState.stopBit               ; bufferedUART:UART|rxState.idle                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.379      ;
; 0.264 ; w_serialClkCount[15]                            ; w_serialClkCount[15]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.384      ;
; 0.265 ; bufferedUART:UART|rxCurrentByteBuffer[3]        ; bufferedUART:UART|rxCurrentByteBuffer[2]                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.385      ;
; 0.270 ; bufferedUART:UART|txState.idle                  ; bufferedUART:UART|txState.dataBit                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.390      ;
; 0.274 ; w_serialClkCount[15]                            ; w_serialClkEn                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.394      ;
; 0.276 ; bufferedUART:UART|rxState.idle                  ; bufferedUART:UART|rxState.dataBit                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.396      ;
; 0.277 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[1]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[0]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.396      ;
; 0.277 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[7]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.396      ;
+-------+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.194 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.276 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.395      ;
; 0.287 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.407      ;
; 0.303 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.307 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.308 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.310 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.430      ;
; 0.311 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.431      ;
; 0.312 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.431      ;
; 0.313 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_vSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.433      ;
; 0.316 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.435      ;
; 0.316 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.435      ;
; 0.317 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.325 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.444      ;
; 0.325 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.444      ;
; 0.332 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.452      ;
; 0.340 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 0.620      ;
; 0.343 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[1]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|prescaleRow[0]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.463      ;
; 0.346 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.625      ;
; 0.349 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 0.626      ;
; 0.359 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 0.637      ;
; 0.360 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 0.638      ;
; 0.362 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 0.642      ;
; 0.362 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 0.642      ;
; 0.369 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 0.647      ;
; 0.374 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 0.652      ;
; 0.375 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 0.652      ;
; 0.381 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.660      ;
; 0.381 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.500      ;
; 0.382 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.502      ;
; 0.387 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 0.664      ;
; 0.388 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.667      ;
; 0.389 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 0.666      ;
; 0.390 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 0.667      ;
; 0.397 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.676      ;
; 0.447 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]   ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|hAct                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.570      ;
; 0.452 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.572      ;
; 0.453 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.573      ;
; 0.454 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[1]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.576      ;
; 0.460 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[0] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.580      ;
; 0.461 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.580      ;
; 0.461 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.580      ;
; 0.462 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.582      ;
; 0.463 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.583      ;
; 0.465 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.584      ;
; 0.465 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[3]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[6]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.468 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[8] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[9]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[2]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.469 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[5]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.469 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.471 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[2] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[4]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.591      ;
; 0.472 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.591      ;
; 0.474 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[7]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.593      ;
; 0.477 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.596      ;
; 0.478 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[1]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.598      ;
; 0.479 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[4]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.598      ;
; 0.480 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|n_hSync                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.599      ;
; 0.481 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[2]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.601      ;
; 0.483 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[3]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 0.763      ;
; 0.483 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.602      ;
; 0.486 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[10]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.605      ;
; 0.488 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.767      ;
; 0.493 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[0]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.613      ;
; 0.498 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[8]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.777      ;
; 0.500 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|horizCount[9]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a1~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 0.777      ;
; 0.515 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.635      ;
; 0.516 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[5] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[7]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.636      ;
; 0.516 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[1] ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|vertLineCount[3]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.636      ;
; 0.517 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[6]    ; Mem_Mapped_XVGA:MemMappedXVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_2sq3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 0.797      ;
; 0.517 ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[5]    ; Mem_Mapped_XVGA:MemMappedXVGA|Video_XVGA_64x32:Video_XVGA_64x32|theCharRow[7]                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 18.167 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.416      ; 3.236      ;
; 18.167 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.416      ; 3.236      ;
; 18.167 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.416      ; 3.236      ;
; 18.167 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.416      ; 3.236      ;
; 18.167 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.416      ; 3.236      ;
; 18.167 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.416      ; 3.236      ;
; 18.306 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.422      ; 3.103      ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                       ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 18.760 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.044     ; 1.183      ;
; 18.760 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.044     ; 1.183      ;
; 18.760 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.044     ; 1.183      ;
; 18.760 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.044     ; 1.183      ;
; 18.760 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.044     ; 1.183      ;
; 18.760 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.044     ; 1.183      ;
; 18.785 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.048     ; 1.154      ;
; 18.785 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.048     ; 1.154      ;
; 18.785 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.048     ; 1.154      ;
; 18.785 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.048     ; 1.154      ;
; 18.785 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.048     ; 1.154      ;
; 18.785 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.048     ; 1.154      ;
; 18.785 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.048     ; 1.154      ;
; 18.791 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.048     ; 1.148      ;
; 18.791 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.048     ; 1.148      ;
; 18.791 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.048     ; 1.148      ;
; 18.791 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.048     ; 1.148      ;
; 18.791 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.048     ; 1.148      ;
; 18.791 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.048     ; 1.148      ;
; 18.851 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.046     ; 1.090      ;
; 18.851 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.046     ; 1.090      ;
; 18.851 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.046     ; 1.090      ;
; 18.851 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.046     ; 1.090      ;
; 18.851 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.046     ; 1.090      ;
; 18.851 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.046     ; 1.090      ;
; 18.851 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.046     ; 1.090      ;
; 18.851 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.046     ; 1.090      ;
; 18.868 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.040     ; 1.079      ;
; 18.868 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.040     ; 1.079      ;
; 18.868 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.040     ; 1.079      ;
; 18.868 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.040     ; 1.079      ;
; 18.868 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.040     ; 1.079      ;
; 18.868 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.040     ; 1.079      ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                       ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.839 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.031      ; 0.954      ;
; 0.839 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.031      ; 0.954      ;
; 0.839 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.031      ; 0.954      ;
; 0.839 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.031      ; 0.954      ;
; 0.839 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.031      ; 0.954      ;
; 0.839 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.031      ; 0.954      ;
; 0.854 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.026      ; 0.964      ;
; 0.854 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.026      ; 0.964      ;
; 0.854 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.026      ; 0.964      ;
; 0.854 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.026      ; 0.964      ;
; 0.854 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.026      ; 0.964      ;
; 0.854 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.026      ; 0.964      ;
; 0.854 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.026      ; 0.964      ;
; 0.854 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.026      ; 0.964      ;
; 0.875 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.003      ;
; 0.875 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.003      ;
; 0.875 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.003      ;
; 0.875 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.003      ;
; 0.875 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.003      ;
; 0.875 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.003      ;
; 0.883 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.011      ;
; 0.883 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.011      ;
; 0.883 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.011      ;
; 0.883 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.011      ;
; 0.883 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.011      ;
; 0.883 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.011      ;
; 0.883 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.011      ;
; 0.896 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 1.028      ;
; 0.896 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 1.028      ;
; 0.896 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 1.028      ;
; 0.896 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 1.028      ;
; 0.896 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 1.028      ;
; 0.896 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 1.028      ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.898 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.667      ; 2.669      ;
; 1.025 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.661      ; 2.790      ;
; 1.025 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.661      ; 2.790      ;
; 1.025 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.661      ; 2.790      ;
; 1.025 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.661      ; 2.790      ;
; 1.025 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.661      ; 2.790      ;
; 1.025 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.661      ; 2.790      ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                          ;
+--------------------------------------------------+-------+--------+----------+---------+---------------------+
; Clock                                            ; Setup ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+-------+--------+----------+---------+---------------------+
; Worst-case Slack                                 ; 2.633 ; -0.106 ; 16.238   ; 0.839   ; 7.389               ;
;  i_clk                                           ; N/A   ; N/A    ; N/A      ; N/A     ; 9.412               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; 2.633 ; 0.194  ; N/A      ; N/A     ; 7.389               ;
;  pll|altpll_component|auto_generated|pll1|clk[1] ; 4.670 ; -0.106 ; 16.238   ; 0.898   ; 499.553             ;
;  pll|altpll_component|auto_generated|pll1|clk[2] ; 7.295 ; 0.153  ; 17.387   ; 0.839   ; 9.698               ;
; Design-wide TNS                                  ; 0.0   ; -0.173 ; 0.0      ; 0.0     ; 0.0                 ;
;  i_clk                                           ; N/A   ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000 ; -0.173 ; 0.000    ; 0.000   ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000 ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
+--------------------------------------------------+-------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_txd         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_rts         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Vid_Red[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Vid_Red[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Vid_Grn[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Vid_Grn[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Vid_Blu[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Vid_Blu[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Vid_hSync   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Vid_vSync   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED[0]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED[1]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED[2]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED[3]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED[4]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED[5]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED[6]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED[7]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_BUZZER      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sdRamCas    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sdRamRas    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sdRamWe     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sdRamCe     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamClk      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamClkEn    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[5]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[6]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[7]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[8]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[9]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[10] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[11] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[12] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[13] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[14] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdCS          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdMOSI        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdSCLK        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; driveLED      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sdRamData[0]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdRamData[1]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdRamData[2]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdRamData[3]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdRamData[4]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdRamData[5]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdRamData[6]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdRamData[7]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdRamData[8]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdRamData[9]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdRamData[10]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdRamData[11]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdRamData[12]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdRamData[13]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdRamData[14]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdRamData[15]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdMISO                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_n_reset               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_clk                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_DipSw[0]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_DipSw[1]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_DipSw[3]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_DipSw[4]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_DipSw[2]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_DipSw[5]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_DipSw[6]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_DipSw[7]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_cts                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_rxd                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_ps2Data               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i_ps2Clk                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_txd         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; o_rts         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; o_Vid_Red[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_Red[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_Grn[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_Grn[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_Blu[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_Blu[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_hSync   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_vSync   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; o_LED[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; o_LED[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; o_LED[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; o_LED[3]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; o_LED[4]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; o_LED[5]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; o_LED[6]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; o_LED[7]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; o_BUZZER      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; n_sdRamCas    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; n_sdRamRas    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; n_sdRamWe     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; n_sdRamCe     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdRamClk      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdRamClkEn    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdRamAddr[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdRamAddr[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdRamAddr[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdRamAddr[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0274 V           ; 0.217 V                              ; 0.244 V                              ; 1.1e-09 s                   ; 1.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0274 V          ; 0.217 V                             ; 0.244 V                             ; 1.1e-09 s                  ; 1.09e-09 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0274 V           ; 0.217 V                              ; 0.244 V                              ; 1.1e-09 s                   ; 1.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0274 V          ; 0.217 V                             ; 0.244 V                             ; 1.1e-09 s                  ; 1.09e-09 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdRamAddr[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdRamAddr[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdRamAddr[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.09 V              ; -0.00372 V          ; 0.146 V                              ; 0.214 V                              ; 6e-09 s                     ; 6.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.09 V             ; -0.00372 V         ; 0.146 V                             ; 0.214 V                             ; 6e-09 s                    ; 6.06e-09 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[13] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdRamAddr[14] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdCS          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdMOSI        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdSCLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; driveLED      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.63e-09 V                   ; 3.17 V              ; -0.0323 V           ; 0.146 V                              ; 0.09 V                               ; 4.42e-10 s                  ; 4e-10 s                     ; No                         ; Yes                        ; 3.08 V                      ; 3.63e-09 V                  ; 3.17 V             ; -0.0323 V          ; 0.146 V                             ; 0.09 V                              ; 4.42e-10 s                 ; 4e-10 s                    ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_txd         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; o_rts         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; o_Vid_Red[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; o_Vid_Red[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; o_Vid_Grn[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; o_Vid_Grn[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; o_Vid_Blu[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; o_Vid_Blu[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; o_Vid_hSync   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; o_Vid_vSync   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; o_LED[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; o_LED[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; o_LED[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; o_LED[3]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; o_LED[4]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; o_LED[5]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; o_LED[6]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; o_LED[7]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; o_BUZZER      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; n_sdRamCas    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; n_sdRamRas    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; n_sdRamWe     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; n_sdRamCe     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdRamClk      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdRamClkEn    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0127 V           ; 0.088 V                              ; 0.179 V                              ; 1.33e-09 s                  ; 1.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0127 V          ; 0.088 V                             ; 0.179 V                             ; 1.33e-09 s                 ; 1.36e-09 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0127 V           ; 0.088 V                              ; 0.179 V                              ; 1.33e-09 s                  ; 1.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0127 V          ; 0.088 V                             ; 0.179 V                             ; 1.33e-09 s                 ; 1.36e-09 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0014 V           ; 0.072 V                              ; 0.164 V                              ; 7.32e-09 s                  ; 7.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0014 V          ; 0.072 V                             ; 0.164 V                             ; 7.32e-09 s                 ; 7.62e-09 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[13] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[14] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdCS          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdMOSI        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdSCLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; driveLED      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-07 V                   ; 3.13 V              ; -0.0413 V           ; 0.178 V                              ; 0.078 V                              ; 4.81e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.58e-07 V                  ; 3.13 V             ; -0.0413 V          ; 0.178 V                             ; 0.078 V                             ; 4.81e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_txd         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; o_rts         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; o_Vid_Red[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; o_Vid_Red[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; o_Vid_Grn[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; o_Vid_Grn[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; o_Vid_Blu[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; o_Vid_Blu[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; o_Vid_hSync   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; o_Vid_vSync   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; o_LED[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; o_LED[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; o_LED[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; o_LED[3]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; o_LED[4]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; o_LED[5]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; o_LED[6]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; o_LED[7]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; o_BUZZER      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; n_sdRamCas    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; n_sdRamRas    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; n_sdRamWe     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; n_sdRamCe     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdRamClk      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdRamClkEn    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdRamAddr[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdRamAddr[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdRamAddr[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdRamAddr[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.51 V              ; -0.0513 V           ; 0.246 V                              ; 0.327 V                              ; 8.76e-10 s                  ; 8.99e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.51 V             ; -0.0513 V          ; 0.246 V                             ; 0.327 V                             ; 8.76e-10 s                 ; 8.99e-10 s                 ; No                        ; No                        ;
; sdRamAddr[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.51 V              ; -0.0513 V           ; 0.246 V                              ; 0.327 V                              ; 8.76e-10 s                  ; 8.99e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.51 V             ; -0.0513 V          ; 0.246 V                             ; 0.327 V                             ; 8.76e-10 s                 ; 8.99e-10 s                 ; No                        ; No                        ;
; sdRamAddr[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdRamAddr[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdRamAddr[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdRamAddr[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.47 V              ; -0.00753 V          ; 0.323 V                              ; 0.336 V                              ; 4.77e-09 s                  ; 5.18e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 3.12e-07 V                  ; 3.47 V             ; -0.00753 V         ; 0.323 V                             ; 0.336 V                             ; 4.77e-09 s                 ; 5.18e-09 s                 ; Yes                       ; No                        ;
; sdRamAddr[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[13] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdRamAddr[14] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdCS          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdMOSI        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdSCLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; driveLED      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.59e-08 V                   ; 3.58 V              ; -0.0705 V           ; 0.234 V                              ; 0.091 V                              ; 2.93e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.59e-08 V                  ; 3.58 V             ; -0.0705 V          ; 0.234 V                             ; 0.091 V                             ; 2.93e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                               ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 3706     ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 1729339  ; 166      ; 277      ; 174      ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 1854     ; 0        ; 78       ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 15516    ; 105      ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 2486     ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 3706     ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 1729339  ; 166      ; 277      ; 174      ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 1854     ; 0        ; 78       ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 15516    ; 105      ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 2486     ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                            ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 7        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 33       ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                             ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 7        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 33       ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 13    ; 13   ;
; Unconstrained Input Port Paths  ; 313   ; 313  ;
; Unconstrained Output Ports      ; 17    ; 17   ;
; Unconstrained Output Port Paths ; 17    ; 17   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                        ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; Target                                          ; Clock                                           ; Type      ; Status      ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; i_clk                                           ; i_clk                                           ; Base      ; Constrained ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_DipSw[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DipSw[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DipSw[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DipSw[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DipSw[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DipSw[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DipSw[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DipSw[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_cts      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_n_reset  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_ps2Clk   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_ps2Data  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_rxd      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; o_LED[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Blu[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Blu[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Grn[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Grn[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Red[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Red[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_hSync  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_vSync  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_rts        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_DipSw[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DipSw[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DipSw[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DipSw[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DipSw[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DipSw[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DipSw[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DipSw[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_cts      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_n_reset  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_ps2Clk   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_ps2Data  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_rxd      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; o_LED[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Blu[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Blu[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Grn[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Grn[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Red[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Red[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_hSync  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_vSync  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_rts        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Dec 01 10:47:10 2019
Info: Command: quartus_sta uk101 -c uk101
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'uk101.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name i_clk i_clk
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -multiply_by 13 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[0]} {pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[1]} {pll|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[2]} {pll|altpll_component|auto_generated|pll1|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 2.633
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.633               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.670               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     7.295               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.189
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.189               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.425               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.467               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 16.238
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.238               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    17.387               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 1.957
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.957               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     2.073               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 7.391
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.391               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.698               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.856               0.000 i_clk 
    Info (332119):   499.659               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.535
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.535               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.408               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     8.121               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.165
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.165               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.402               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.418               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 16.284
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.284               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    17.554               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 1.760
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.760               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.823               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 7.389
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.389               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.698               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.846               0.000 i_clk 
    Info (332119):   499.553               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 9.978
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.978               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    13.151               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    14.261               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case hold slack is -0.106
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.106              -0.173 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.153               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.194               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 18.167
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.167               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    18.760               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 0.839
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.839               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.898               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 7.442
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.442               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.412               0.000 i_clk 
    Info (332119):     9.744               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):   499.692               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4847 megabytes
    Info: Processing ended: Sun Dec 01 10:47:16 2019
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:07


