<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › plat-omap › sram.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>sram.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * linux/arch/arm/plat-omap/sram.c</span>
<span class="cm"> *</span>
<span class="cm"> * OMAP SRAM detection and management</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2005 Nokia Corporation</span>
<span class="cm"> * Written by Tony Lindgren &lt;tony@atomide.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2009 Texas Instruments</span>
<span class="cm"> * Added OMAP4 support - Santosh Shilimkar &lt;santosh.shilimkar@ti.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>
<span class="cp">#undef DEBUG</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>

<span class="cp">#include &lt;asm/tlb.h&gt;</span>
<span class="cp">#include &lt;asm/cacheflush.h&gt;</span>

<span class="cp">#include &lt;asm/mach/map.h&gt;</span>

<span class="cp">#include &lt;plat/sram.h&gt;</span>
<span class="cp">#include &lt;plat/board.h&gt;</span>
<span class="cp">#include &lt;plat/cpu.h&gt;</span>

<span class="cp">#include &quot;sram.h&quot;</span>

<span class="cm">/* XXX These &quot;sideways&quot; includes will disappear when sram.c becomes a driver */</span>
<span class="cp">#include &quot;../mach-omap2/iomap.h&quot;</span>
<span class="cp">#include &quot;../mach-omap2/prm2xxx_3xxx.h&quot;</span>
<span class="cp">#include &quot;../mach-omap2/sdrc.h&quot;</span>

<span class="cp">#define OMAP1_SRAM_PA		0x20000000</span>
<span class="cp">#define OMAP2_SRAM_PUB_PA	(OMAP2_SRAM_PA + 0xf800)</span>
<span class="cp">#define OMAP3_SRAM_PUB_PA       (OMAP3_SRAM_PA + 0x8000)</span>
<span class="cp">#ifdef CONFIG_OMAP4_ERRATA_I688</span>
<span class="cp">#define OMAP4_SRAM_PUB_PA	OMAP4_SRAM_PA</span>
<span class="cp">#else</span>
<span class="cp">#define OMAP4_SRAM_PUB_PA	(OMAP4_SRAM_PA + 0x4000)</span>
<span class="cp">#endif</span>

<span class="cp">#if defined(CONFIG_ARCH_OMAP2PLUS)</span>
<span class="cp">#define SRAM_BOOTLOADER_SZ	0x00</span>
<span class="cp">#else</span>
<span class="cp">#define SRAM_BOOTLOADER_SZ	0x80</span>
<span class="cp">#endif</span>

<span class="cp">#define OMAP24XX_VA_REQINFOPERM0	OMAP2_L3_IO_ADDRESS(0x68005048)</span>
<span class="cp">#define OMAP24XX_VA_READPERM0		OMAP2_L3_IO_ADDRESS(0x68005050)</span>
<span class="cp">#define OMAP24XX_VA_WRITEPERM0		OMAP2_L3_IO_ADDRESS(0x68005058)</span>

<span class="cp">#define OMAP34XX_VA_REQINFOPERM0	OMAP2_L3_IO_ADDRESS(0x68012848)</span>
<span class="cp">#define OMAP34XX_VA_READPERM0		OMAP2_L3_IO_ADDRESS(0x68012850)</span>
<span class="cp">#define OMAP34XX_VA_WRITEPERM0		OMAP2_L3_IO_ADDRESS(0x68012858)</span>
<span class="cp">#define OMAP34XX_VA_ADDR_MATCH2		OMAP2_L3_IO_ADDRESS(0x68012880)</span>
<span class="cp">#define OMAP34XX_VA_SMS_RG_ATT0		OMAP2_L3_IO_ADDRESS(0x6C000048)</span>

<span class="cp">#define GP_DEVICE		0x300</span>

<span class="cp">#define ROUND_DOWN(value,boundary)	((value) &amp; (~((boundary)-1)))</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">omap_sram_start</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">omap_sram_base</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">omap_sram_size</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">omap_sram_ceil</span><span class="p">;</span>

<span class="cm">/*</span>
<span class="cm"> * Depending on the target RAMFS firewall setup, the public usable amount of</span>
<span class="cm"> * SRAM varies.  The default accessible size for all device types is 2k. A GP</span>
<span class="cm"> * device allows ARM11 but not other initiators for full size. This</span>
<span class="cm"> * functionality seems ok until some nice security API happens.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">is_sram_locked</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">OMAP2_DEVICE_TYPE_GP</span> <span class="o">==</span> <span class="n">omap_type</span><span class="p">())</span> <span class="p">{</span>
		<span class="cm">/* RAMFW: R/W access to all initiators for all qualifier sets */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap242x</span><span class="p">())</span> <span class="p">{</span>
			<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0xFF</span><span class="p">,</span> <span class="n">OMAP24XX_VA_REQINFOPERM0</span><span class="p">);</span> <span class="cm">/* all q-vects */</span>
			<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0xCFDE</span><span class="p">,</span> <span class="n">OMAP24XX_VA_READPERM0</span><span class="p">);</span>  <span class="cm">/* all i-read */</span>
			<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0xCFDE</span><span class="p">,</span> <span class="n">OMAP24XX_VA_WRITEPERM0</span><span class="p">);</span> <span class="cm">/* all i-write */</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap34xx</span><span class="p">()</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">cpu_is_am33xx</span><span class="p">())</span> <span class="p">{</span>
			<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0xFFFF</span><span class="p">,</span> <span class="n">OMAP34XX_VA_REQINFOPERM0</span><span class="p">);</span> <span class="cm">/* all q-vects */</span>
			<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0xFFFF</span><span class="p">,</span> <span class="n">OMAP34XX_VA_READPERM0</span><span class="p">);</span>  <span class="cm">/* all i-read */</span>
			<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0xFFFF</span><span class="p">,</span> <span class="n">OMAP34XX_VA_WRITEPERM0</span><span class="p">);</span> <span class="cm">/* all i-write */</span>
			<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0x0</span><span class="p">,</span> <span class="n">OMAP34XX_VA_ADDR_MATCH2</span><span class="p">);</span>
			<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0xFFFFFFFF</span><span class="p">,</span> <span class="n">OMAP34XX_VA_SMS_RG_ATT0</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span> <span class="cm">/* assume locked with no PPA or security driver */</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * The amount of SRAM depends on the core type.</span>
<span class="cm"> * Note that we cannot try to test for SRAM here because writes</span>
<span class="cm"> * to secure SRAM will hang the system. Also the SRAM is not</span>
<span class="cm"> * yet mapped at this point.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">omap_detect_sram</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_class_is_omap2</span><span class="p">())</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">is_sram_locked</span><span class="p">())</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap34xx</span><span class="p">())</span> <span class="p">{</span>
				<span class="n">omap_sram_start</span> <span class="o">=</span> <span class="n">OMAP3_SRAM_PUB_PA</span><span class="p">;</span>
				<span class="k">if</span> <span class="p">((</span><span class="n">omap_type</span><span class="p">()</span> <span class="o">==</span> <span class="n">OMAP2_DEVICE_TYPE_EMU</span><span class="p">)</span> <span class="o">||</span>
				    <span class="p">(</span><span class="n">omap_type</span><span class="p">()</span> <span class="o">==</span> <span class="n">OMAP2_DEVICE_TYPE_SEC</span><span class="p">))</span> <span class="p">{</span>
					<span class="n">omap_sram_size</span> <span class="o">=</span> <span class="mh">0x7000</span><span class="p">;</span> <span class="cm">/* 28K */</span>
				<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
					<span class="n">omap_sram_size</span> <span class="o">=</span> <span class="mh">0x8000</span><span class="p">;</span> <span class="cm">/* 32K */</span>
				<span class="p">}</span>
			<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap44xx</span><span class="p">())</span> <span class="p">{</span>
				<span class="n">omap_sram_start</span> <span class="o">=</span> <span class="n">OMAP4_SRAM_PUB_PA</span><span class="p">;</span>
				<span class="n">omap_sram_size</span> <span class="o">=</span> <span class="mh">0xa000</span><span class="p">;</span> <span class="cm">/* 40K */</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">omap_sram_start</span> <span class="o">=</span> <span class="n">OMAP2_SRAM_PUB_PA</span><span class="p">;</span>
				<span class="n">omap_sram_size</span> <span class="o">=</span> <span class="mh">0x800</span><span class="p">;</span> <span class="cm">/* 2K */</span>
			<span class="p">}</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_am33xx</span><span class="p">())</span> <span class="p">{</span>
				<span class="n">omap_sram_start</span> <span class="o">=</span> <span class="n">AM33XX_SRAM_PA</span><span class="p">;</span>
				<span class="n">omap_sram_size</span> <span class="o">=</span> <span class="mh">0x10000</span><span class="p">;</span> <span class="cm">/* 64K */</span>
			<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap34xx</span><span class="p">())</span> <span class="p">{</span>
				<span class="n">omap_sram_start</span> <span class="o">=</span> <span class="n">OMAP3_SRAM_PA</span><span class="p">;</span>
				<span class="n">omap_sram_size</span> <span class="o">=</span> <span class="mh">0x10000</span><span class="p">;</span> <span class="cm">/* 64K */</span>
			<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap44xx</span><span class="p">())</span> <span class="p">{</span>
				<span class="n">omap_sram_start</span> <span class="o">=</span> <span class="n">OMAP4_SRAM_PA</span><span class="p">;</span>
				<span class="n">omap_sram_size</span> <span class="o">=</span> <span class="mh">0xe000</span><span class="p">;</span> <span class="cm">/* 56K */</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">omap_sram_start</span> <span class="o">=</span> <span class="n">OMAP2_SRAM_PA</span><span class="p">;</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap242x</span><span class="p">())</span>
					<span class="n">omap_sram_size</span> <span class="o">=</span> <span class="mh">0xa0000</span><span class="p">;</span> <span class="cm">/* 640K */</span>
				<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap243x</span><span class="p">())</span>
					<span class="n">omap_sram_size</span> <span class="o">=</span> <span class="mh">0x10000</span><span class="p">;</span> <span class="cm">/* 64K */</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">omap_sram_start</span> <span class="o">=</span> <span class="n">OMAP1_SRAM_PA</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap7xx</span><span class="p">())</span>
			<span class="n">omap_sram_size</span> <span class="o">=</span> <span class="mh">0x32000</span><span class="p">;</span>	<span class="cm">/* 200K */</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap15xx</span><span class="p">())</span>
			<span class="n">omap_sram_size</span> <span class="o">=</span> <span class="mh">0x30000</span><span class="p">;</span>	<span class="cm">/* 192K */</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap1610</span><span class="p">()</span> <span class="o">||</span> <span class="n">cpu_is_omap1611</span><span class="p">()</span> <span class="o">||</span>
				<span class="n">cpu_is_omap1621</span><span class="p">()</span> <span class="o">||</span> <span class="n">cpu_is_omap1710</span><span class="p">())</span>
			<span class="n">omap_sram_size</span> <span class="o">=</span> <span class="mh">0x4000</span><span class="p">;</span>	<span class="cm">/* 16K */</span>
		<span class="k">else</span> <span class="p">{</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;Could not detect SRAM size</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">omap_sram_size</span> <span class="o">=</span> <span class="mh">0x4000</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Note that we cannot use ioremap for SRAM, as clock init needs SRAM early.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">omap_map_sram</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">cached</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">omap_sram_size</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

<span class="cp">#ifdef CONFIG_OMAP4_ERRATA_I688</span>
		<span class="n">omap_sram_start</span> <span class="o">+=</span> <span class="n">PAGE_SIZE</span><span class="p">;</span>
		<span class="n">omap_sram_size</span> <span class="o">-=</span> <span class="n">SZ_16K</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap34xx</span><span class="p">())</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * SRAM must be marked as non-cached on OMAP3 since the</span>
<span class="cm">		 * CORE DPLL M2 divider change code (in SRAM) runs with the</span>
<span class="cm">		 * SDRAM controller disabled, and if it is marked cached,</span>
<span class="cm">		 * the ARM may attempt to write cache lines back to SDRAM</span>
<span class="cm">		 * which will cause the system to hang.</span>
<span class="cm">		 */</span>
		<span class="n">cached</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">omap_sram_start</span> <span class="o">=</span> <span class="n">ROUND_DOWN</span><span class="p">(</span><span class="n">omap_sram_start</span><span class="p">,</span> <span class="n">PAGE_SIZE</span><span class="p">);</span>
	<span class="n">omap_sram_base</span> <span class="o">=</span> <span class="n">__arm_ioremap_exec</span><span class="p">(</span><span class="n">omap_sram_start</span><span class="p">,</span> <span class="n">omap_sram_size</span><span class="p">,</span>
						<span class="n">cached</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">omap_sram_base</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;SRAM: Could not map</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">omap_sram_ceil</span> <span class="o">=</span> <span class="n">omap_sram_base</span> <span class="o">+</span> <span class="n">omap_sram_size</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Looks like we need to preserve some bootloader code at the</span>
<span class="cm">	 * beginning of SRAM for jumping to flash for reboot to work...</span>
<span class="cm">	 */</span>
	<span class="n">memset_io</span><span class="p">(</span><span class="n">omap_sram_base</span> <span class="o">+</span> <span class="n">SRAM_BOOTLOADER_SZ</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		  <span class="n">omap_sram_size</span> <span class="o">-</span> <span class="n">SRAM_BOOTLOADER_SZ</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Memory allocator for SRAM: calculates the new ceiling address</span>
<span class="cm"> * for pushing a function using the fncpy API.</span>
<span class="cm"> *</span>
<span class="cm"> * Note that fncpy requires the returned address to be aligned</span>
<span class="cm"> * to an 8-byte boundary.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="o">*</span><span class="nf">omap_sram_push_address</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">available</span><span class="p">,</span> <span class="n">new_ceil</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">omap_sram_ceil</span><span class="p">;</span>

	<span class="n">available</span> <span class="o">=</span> <span class="n">omap_sram_ceil</span> <span class="o">-</span> <span class="p">(</span><span class="n">omap_sram_base</span> <span class="o">+</span> <span class="n">SRAM_BOOTLOADER_SZ</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">&gt;</span> <span class="n">available</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;Not enough space in SRAM</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">new_ceil</span> <span class="o">-=</span> <span class="n">size</span><span class="p">;</span>
	<span class="n">new_ceil</span> <span class="o">=</span> <span class="n">ROUND_DOWN</span><span class="p">(</span><span class="n">new_ceil</span><span class="p">,</span> <span class="n">FNCPY_ALIGN</span><span class="p">);</span>
	<span class="n">omap_sram_ceil</span> <span class="o">=</span> <span class="n">IOMEM</span><span class="p">(</span><span class="n">new_ceil</span><span class="p">);</span>

	<span class="k">return</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">omap_sram_ceil</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_ARCH_OMAP1</span>

<span class="k">static</span> <span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">_omap_sram_reprogram_clock</span><span class="p">)(</span><span class="n">u32</span> <span class="n">dpllctl</span><span class="p">,</span> <span class="n">u32</span> <span class="n">ckctl</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">omap_sram_reprogram_clock</span><span class="p">(</span><span class="n">u32</span> <span class="n">dpllctl</span><span class="p">,</span> <span class="n">u32</span> <span class="n">ckctl</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="o">!</span><span class="n">_omap_sram_reprogram_clock</span><span class="p">);</span>
	<span class="cm">/* On 730, bit 13 must always be 1 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap7xx</span><span class="p">())</span>
		<span class="n">ckctl</span> <span class="o">|=</span> <span class="mh">0x2000</span><span class="p">;</span>
	<span class="n">_omap_sram_reprogram_clock</span><span class="p">(</span><span class="n">dpllctl</span><span class="p">,</span> <span class="n">ckctl</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">omap1_sram_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">_omap_sram_reprogram_clock</span> <span class="o">=</span>
			<span class="n">omap_sram_push</span><span class="p">(</span><span class="n">omap1_sram_reprogram_clock</span><span class="p">,</span>
					<span class="n">omap1_sram_reprogram_clock_sz</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#else</span>
<span class="cp">#define omap1_sram_init()	do {} while (0)</span>
<span class="cp">#endif</span>

<span class="cp">#if defined(CONFIG_ARCH_OMAP2)</span>

<span class="k">static</span> <span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">_omap2_sram_ddr_init</span><span class="p">)(</span><span class="n">u32</span> <span class="o">*</span><span class="n">slow_dll_ctrl</span><span class="p">,</span> <span class="n">u32</span> <span class="n">fast_dll_ctrl</span><span class="p">,</span>
			      <span class="n">u32</span> <span class="n">base_cs</span><span class="p">,</span> <span class="n">u32</span> <span class="n">force_unlock</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">omap2_sram_ddr_init</span><span class="p">(</span><span class="n">u32</span> <span class="o">*</span><span class="n">slow_dll_ctrl</span><span class="p">,</span> <span class="n">u32</span> <span class="n">fast_dll_ctrl</span><span class="p">,</span>
		   <span class="n">u32</span> <span class="n">base_cs</span><span class="p">,</span> <span class="n">u32</span> <span class="n">force_unlock</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="o">!</span><span class="n">_omap2_sram_ddr_init</span><span class="p">);</span>
	<span class="n">_omap2_sram_ddr_init</span><span class="p">(</span><span class="n">slow_dll_ctrl</span><span class="p">,</span> <span class="n">fast_dll_ctrl</span><span class="p">,</span>
			     <span class="n">base_cs</span><span class="p">,</span> <span class="n">force_unlock</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">_omap2_sram_reprogram_sdrc</span><span class="p">)(</span><span class="n">u32</span> <span class="n">perf_level</span><span class="p">,</span> <span class="n">u32</span> <span class="n">dll_val</span><span class="p">,</span>
					  <span class="n">u32</span> <span class="n">mem_type</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">omap2_sram_reprogram_sdrc</span><span class="p">(</span><span class="n">u32</span> <span class="n">perf_level</span><span class="p">,</span> <span class="n">u32</span> <span class="n">dll_val</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mem_type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="o">!</span><span class="n">_omap2_sram_reprogram_sdrc</span><span class="p">);</span>
	<span class="n">_omap2_sram_reprogram_sdrc</span><span class="p">(</span><span class="n">perf_level</span><span class="p">,</span> <span class="n">dll_val</span><span class="p">,</span> <span class="n">mem_type</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="p">(</span><span class="o">*</span><span class="n">_omap2_set_prcm</span><span class="p">)(</span><span class="n">u32</span> <span class="n">dpll_ctrl_val</span><span class="p">,</span> <span class="n">u32</span> <span class="n">sdrc_rfr_val</span><span class="p">,</span> <span class="kt">int</span> <span class="n">bypass</span><span class="p">);</span>

<span class="n">u32</span> <span class="nf">omap2_set_prcm</span><span class="p">(</span><span class="n">u32</span> <span class="n">dpll_ctrl_val</span><span class="p">,</span> <span class="n">u32</span> <span class="n">sdrc_rfr_val</span><span class="p">,</span> <span class="kt">int</span> <span class="n">bypass</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="o">!</span><span class="n">_omap2_set_prcm</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">_omap2_set_prcm</span><span class="p">(</span><span class="n">dpll_ctrl_val</span><span class="p">,</span> <span class="n">sdrc_rfr_val</span><span class="p">,</span> <span class="n">bypass</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="cp">#ifdef CONFIG_SOC_OMAP2420</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">omap242x_sram_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">_omap2_sram_ddr_init</span> <span class="o">=</span> <span class="n">omap_sram_push</span><span class="p">(</span><span class="n">omap242x_sram_ddr_init</span><span class="p">,</span>
					<span class="n">omap242x_sram_ddr_init_sz</span><span class="p">);</span>

	<span class="n">_omap2_sram_reprogram_sdrc</span> <span class="o">=</span> <span class="n">omap_sram_push</span><span class="p">(</span><span class="n">omap242x_sram_reprogram_sdrc</span><span class="p">,</span>
					    <span class="n">omap242x_sram_reprogram_sdrc_sz</span><span class="p">);</span>

	<span class="n">_omap2_set_prcm</span> <span class="o">=</span> <span class="n">omap_sram_push</span><span class="p">(</span><span class="n">omap242x_sram_set_prcm</span><span class="p">,</span>
					 <span class="n">omap242x_sram_set_prcm_sz</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#else</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">omap242x_sram_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="cp">#ifdef CONFIG_SOC_OMAP2430</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">omap243x_sram_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">_omap2_sram_ddr_init</span> <span class="o">=</span> <span class="n">omap_sram_push</span><span class="p">(</span><span class="n">omap243x_sram_ddr_init</span><span class="p">,</span>
					<span class="n">omap243x_sram_ddr_init_sz</span><span class="p">);</span>

	<span class="n">_omap2_sram_reprogram_sdrc</span> <span class="o">=</span> <span class="n">omap_sram_push</span><span class="p">(</span><span class="n">omap243x_sram_reprogram_sdrc</span><span class="p">,</span>
					    <span class="n">omap243x_sram_reprogram_sdrc_sz</span><span class="p">);</span>

	<span class="n">_omap2_set_prcm</span> <span class="o">=</span> <span class="n">omap_sram_push</span><span class="p">(</span><span class="n">omap243x_sram_set_prcm</span><span class="p">,</span>
					 <span class="n">omap243x_sram_set_prcm_sz</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#else</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">omap243x_sram_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="cp">#ifdef CONFIG_ARCH_OMAP3</span>

<span class="k">static</span> <span class="n">u32</span> <span class="p">(</span><span class="o">*</span><span class="n">_omap3_sram_configure_core_dpll</span><span class="p">)(</span>
			<span class="n">u32</span> <span class="n">m2</span><span class="p">,</span> <span class="n">u32</span> <span class="n">unlock_dll</span><span class="p">,</span> <span class="n">u32</span> <span class="n">f</span><span class="p">,</span> <span class="n">u32</span> <span class="n">inc</span><span class="p">,</span>
			<span class="n">u32</span> <span class="n">sdrc_rfr_ctrl_0</span><span class="p">,</span> <span class="n">u32</span> <span class="n">sdrc_actim_ctrl_a_0</span><span class="p">,</span>
			<span class="n">u32</span> <span class="n">sdrc_actim_ctrl_b_0</span><span class="p">,</span> <span class="n">u32</span> <span class="n">sdrc_mr_0</span><span class="p">,</span>
			<span class="n">u32</span> <span class="n">sdrc_rfr_ctrl_1</span><span class="p">,</span> <span class="n">u32</span> <span class="n">sdrc_actim_ctrl_a_1</span><span class="p">,</span>
			<span class="n">u32</span> <span class="n">sdrc_actim_ctrl_b_1</span><span class="p">,</span> <span class="n">u32</span> <span class="n">sdrc_mr_1</span><span class="p">);</span>

<span class="n">u32</span> <span class="nf">omap3_configure_core_dpll</span><span class="p">(</span><span class="n">u32</span> <span class="n">m2</span><span class="p">,</span> <span class="n">u32</span> <span class="n">unlock_dll</span><span class="p">,</span> <span class="n">u32</span> <span class="n">f</span><span class="p">,</span> <span class="n">u32</span> <span class="n">inc</span><span class="p">,</span>
			<span class="n">u32</span> <span class="n">sdrc_rfr_ctrl_0</span><span class="p">,</span> <span class="n">u32</span> <span class="n">sdrc_actim_ctrl_a_0</span><span class="p">,</span>
			<span class="n">u32</span> <span class="n">sdrc_actim_ctrl_b_0</span><span class="p">,</span> <span class="n">u32</span> <span class="n">sdrc_mr_0</span><span class="p">,</span>
			<span class="n">u32</span> <span class="n">sdrc_rfr_ctrl_1</span><span class="p">,</span> <span class="n">u32</span> <span class="n">sdrc_actim_ctrl_a_1</span><span class="p">,</span>
			<span class="n">u32</span> <span class="n">sdrc_actim_ctrl_b_1</span><span class="p">,</span> <span class="n">u32</span> <span class="n">sdrc_mr_1</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="o">!</span><span class="n">_omap3_sram_configure_core_dpll</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">_omap3_sram_configure_core_dpll</span><span class="p">(</span>
			<span class="n">m2</span><span class="p">,</span> <span class="n">unlock_dll</span><span class="p">,</span> <span class="n">f</span><span class="p">,</span> <span class="n">inc</span><span class="p">,</span>
			<span class="n">sdrc_rfr_ctrl_0</span><span class="p">,</span> <span class="n">sdrc_actim_ctrl_a_0</span><span class="p">,</span>
			<span class="n">sdrc_actim_ctrl_b_0</span><span class="p">,</span> <span class="n">sdrc_mr_0</span><span class="p">,</span>
			<span class="n">sdrc_rfr_ctrl_1</span><span class="p">,</span> <span class="n">sdrc_actim_ctrl_a_1</span><span class="p">,</span>
			<span class="n">sdrc_actim_ctrl_b_1</span><span class="p">,</span> <span class="n">sdrc_mr_1</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">omap3_sram_restore_context</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">omap_sram_ceil</span> <span class="o">=</span> <span class="n">omap_sram_base</span> <span class="o">+</span> <span class="n">omap_sram_size</span><span class="p">;</span>

	<span class="n">_omap3_sram_configure_core_dpll</span> <span class="o">=</span>
		<span class="n">omap_sram_push</span><span class="p">(</span><span class="n">omap3_sram_configure_core_dpll</span><span class="p">,</span>
			       <span class="n">omap3_sram_configure_core_dpll_sz</span><span class="p">);</span>
	<span class="n">omap_push_sram_idle</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">omap34xx_sram_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">omap3_sram_restore_context</span><span class="p">();</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#else</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">omap34xx_sram_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_ARCH_OMAP3 */</span><span class="cp"></span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">am33xx_sram_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="nf">omap_sram_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">omap_detect_sram</span><span class="p">();</span>
	<span class="n">omap_map_sram</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">cpu_class_is_omap2</span><span class="p">()))</span>
		<span class="n">omap1_sram_init</span><span class="p">();</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap242x</span><span class="p">())</span>
		<span class="n">omap242x_sram_init</span><span class="p">();</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap2430</span><span class="p">())</span>
		<span class="n">omap243x_sram_init</span><span class="p">();</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_am33xx</span><span class="p">())</span>
		<span class="n">am33xx_sram_init</span><span class="p">();</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap34xx</span><span class="p">())</span>
		<span class="n">omap34xx_sram_init</span><span class="p">();</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
