Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date              : Sat May 25 20:59:04 2024
| Host              : jubu running 64-bit Ubuntu 22.04.4 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file processor_timing_summary_routed.rpt -pb processor_timing_summary_routed.pb -rpx processor_timing_summary_routed.rpx -warn_on_violation
| Design            : processor
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  48          
DPIR-2     Warning           Asynchronous driver check    18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (48)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (104)
5. checking no_input_delay (45)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (48)
-------------------------
 There are 48 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (104)
--------------------------------------------------
 There are 104 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (45)
-------------------------------
 There are 45 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  153          inf        0.000                      0                  153           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           153 Endpoints
Min Delay           153 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instr[11]
                            (input port)
  Destination:            mem_addr[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.943ns  (logic 1.726ns (34.923%)  route 3.216ns (65.077%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L11                                               0.000     0.000 f  instr[11] (IN)
                         net (fo=0)                   0.000     0.000    instr_IBUF[11]_inst/I
    L11                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.518     0.518 f  instr_IBUF[11]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.518    instr_IBUF[11]_inst/OUT
    L11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.518 f  instr_IBUF[11]_inst/IBUFCTRL_INST/O
                         net (fo=25, routed)          1.245     1.763    data_sp/instr_IBUF[10]
    SLICE_X67Y276        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.145     1.908 r  data_sp/mem_addr_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.053     1.961    data_sp/mem_addr_OBUF[5]_inst_i_2_n_0
    SLICE_X67Y276        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101     2.062 r  data_sp/mem_addr_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.919     3.981    mem_addr_OBUF[5]
    A16                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.962     4.943 r  mem_addr_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.943    mem_addr[5]
    A16                                                               r  mem_addr[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instr[11]
                            (input port)
  Destination:            mem_addr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.934ns  (logic 1.725ns (34.967%)  route 3.208ns (65.034%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L11                                               0.000     0.000 f  instr[11] (IN)
                         net (fo=0)                   0.000     0.000    instr_IBUF[11]_inst/I
    L11                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.518     0.518 f  instr_IBUF[11]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.518    instr_IBUF[11]_inst/OUT
    L11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.518 f  instr_IBUF[11]_inst/IBUFCTRL_INST/O
                         net (fo=25, routed)          1.245     1.763    data_sp/instr_IBUF[10]
    SLICE_X67Y276        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.145     1.908 r  data_sp/mem_addr_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.050     1.958    data_sp/mem_addr_OBUF[5]_inst_i_2_n_0
    SLICE_X67Y276        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     2.058 r  data_sp/mem_addr_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.914     3.972    mem_addr_OBUF[4]
    A17                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.962     4.934 r  mem_addr_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.934    mem_addr[4]
    A17                                                               r  mem_addr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_data_in[10]
                            (input port)
  Destination:            acc_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.653ns  (logic 2.223ns (47.786%)  route 2.429ns (52.214%))
  Logic Levels:           9  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 IBUFCTRL=1 INBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 f  mem_data_in[10] (IN)
                         net (fo=0)                   0.000     0.000    mem_data_in_IBUF[10]_inst/I
    C7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.563     0.563 f  mem_data_in_IBUF[10]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.563    mem_data_in_IBUF[10]_inst/OUT
    C7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.563 f  mem_data_in_IBUF[10]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.988     2.552    alu/mul/A[10]
    DSP48E2_X7Y122       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[10]_A2_DATA[10])
                                                      0.192     2.744 r  alu/mul/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     2.744    alu/mul/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X7Y122       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.076     2.820 r  alu/mul/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000     2.820    alu/mul/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X7Y122       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_U[17])
                                                      0.505     3.325 f  alu/mul/DSP_MULTIPLIER_INST/U[17]
                         net (fo=1, routed)           0.000     3.325    alu/mul/DSP_MULTIPLIER.U<17>
    DSP48E2_X7Y122       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[17]_U_DATA[17])
                                                      0.047     3.372 r  alu/mul/DSP_M_DATA_INST/U_DATA[17]
                         net (fo=1, routed)           0.000     3.372    alu/mul/DSP_M_DATA.U_DATA<17>
    DSP48E2_X7Y122       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[17]_ALU_OUT[17])
                                                      0.585     3.957 f  alu/mul/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     3.957    alu/mul/DSP_ALU.ALU_OUT<17>
    DSP48E2_X7Y122       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.109     4.066 r  alu/mul/DSP_OUTPUT_INST/P[17]
                         net (fo=1, routed)           0.392     4.458    alu/mul__0[17]
    SLICE_X66Y307        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146     4.604 r  alu/acc[17]_i_1/O
                         net (fo=1, routed)           0.049     4.653    mux/out_mux[17]
    SLICE_X66Y307        FDCE                                         r  acc_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_data_in[10]
                            (input port)
  Destination:            acc_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.634ns  (logic 2.175ns (46.947%)  route 2.458ns (53.053%))
  Logic Levels:           9  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 IBUFCTRL=1 INBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 f  mem_data_in[10] (IN)
                         net (fo=0)                   0.000     0.000    mem_data_in_IBUF[10]_inst/I
    C7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.563     0.563 f  mem_data_in_IBUF[10]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.563    mem_data_in_IBUF[10]_inst/OUT
    C7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.563 f  mem_data_in_IBUF[10]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.988     2.552    alu/mul/A[10]
    DSP48E2_X7Y122       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[10]_A2_DATA[10])
                                                      0.192     2.744 r  alu/mul/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     2.744    alu/mul/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X7Y122       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.076     2.820 r  alu/mul/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000     2.820    alu/mul/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X7Y122       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_U[21])
                                                      0.505     3.325 f  alu/mul/DSP_MULTIPLIER_INST/U[21]
                         net (fo=1, routed)           0.000     3.325    alu/mul/DSP_MULTIPLIER.U<21>
    DSP48E2_X7Y122       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[21]_U_DATA[21])
                                                      0.047     3.372 r  alu/mul/DSP_M_DATA_INST/U_DATA[21]
                         net (fo=1, routed)           0.000     3.372    alu/mul/DSP_M_DATA.U_DATA<21>
    DSP48E2_X7Y122       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[21]_ALU_OUT[21])
                                                      0.585     3.957 f  alu/mul/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, routed)           0.000     3.957    alu/mul/DSP_ALU.ALU_OUT<21>
    DSP48E2_X7Y122       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[21]_P[21])
                                                      0.109     4.066 r  alu/mul/DSP_OUTPUT_INST/P[21]
                         net (fo=1, routed)           0.421     4.487    alu/mul__0[21]
    SLICE_X66Y307        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     4.585 r  alu/acc[21]_i_1/O
                         net (fo=1, routed)           0.049     4.634    mux/out_mux[21]
    SLICE_X66Y307        FDCE                                         r  acc_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_data_in[10]
                            (input port)
  Destination:            acc_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.629ns  (logic 2.201ns (47.559%)  route 2.427ns (52.441%))
  Logic Levels:           9  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 IBUFCTRL=1 INBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 f  mem_data_in[10] (IN)
                         net (fo=0)                   0.000     0.000    mem_data_in_IBUF[10]_inst/I
    C7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.563     0.563 f  mem_data_in_IBUF[10]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.563    mem_data_in_IBUF[10]_inst/OUT
    C7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.563 f  mem_data_in_IBUF[10]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.988     2.552    alu/mul/A[10]
    DSP48E2_X7Y122       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[10]_A2_DATA[10])
                                                      0.192     2.744 r  alu/mul/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     2.744    alu/mul/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X7Y122       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.076     2.820 r  alu/mul/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000     2.820    alu/mul/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X7Y122       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_U[29])
                                                      0.505     3.325 f  alu/mul/DSP_MULTIPLIER_INST/U[29]
                         net (fo=1, routed)           0.000     3.325    alu/mul/DSP_MULTIPLIER.U<29>
    DSP48E2_X7Y122       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[29]_U_DATA[29])
                                                      0.047     3.372 r  alu/mul/DSP_M_DATA_INST/U_DATA[29]
                         net (fo=1, routed)           0.000     3.372    alu/mul/DSP_M_DATA.U_DATA<29>
    DSP48E2_X7Y122       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[29]_ALU_OUT[29])
                                                      0.585     3.957 f  alu/mul/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, routed)           0.000     3.957    alu/mul/DSP_ALU.ALU_OUT<29>
    DSP48E2_X7Y122       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[29]_P[29])
                                                      0.109     4.066 r  alu/mul/DSP_OUTPUT_INST/P[29]
                         net (fo=1, routed)           0.390     4.456    alu/mul__0[29]
    SLICE_X68Y308        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     4.580 r  alu/acc[29]_i_1/O
                         net (fo=1, routed)           0.049     4.629    mux/out_mux[29]
    SLICE_X68Y308        FDCE                                         r  acc_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_data_in[10]
                            (input port)
  Destination:            acc_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.627ns  (logic 2.202ns (47.601%)  route 2.424ns (52.399%))
  Logic Levels:           9  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 IBUFCTRL=1 INBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 f  mem_data_in[10] (IN)
                         net (fo=0)                   0.000     0.000    mem_data_in_IBUF[10]_inst/I
    C7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.563     0.563 f  mem_data_in_IBUF[10]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.563    mem_data_in_IBUF[10]_inst/OUT
    C7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.563 f  mem_data_in_IBUF[10]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.988     2.552    alu/mul/A[10]
    DSP48E2_X7Y122       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[10]_A2_DATA[10])
                                                      0.192     2.744 r  alu/mul/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     2.744    alu/mul/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X7Y122       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.076     2.820 r  alu/mul/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000     2.820    alu/mul/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X7Y122       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_U[27])
                                                      0.505     3.325 f  alu/mul/DSP_MULTIPLIER_INST/U[27]
                         net (fo=1, routed)           0.000     3.325    alu/mul/DSP_MULTIPLIER.U<27>
    DSP48E2_X7Y122       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[27]_U_DATA[27])
                                                      0.047     3.372 r  alu/mul/DSP_M_DATA_INST/U_DATA[27]
                         net (fo=1, routed)           0.000     3.372    alu/mul/DSP_M_DATA.U_DATA<27>
    DSP48E2_X7Y122       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[27]_ALU_OUT[27])
                                                      0.585     3.957 f  alu/mul/DSP_ALU_INST/ALU_OUT[27]
                         net (fo=1, routed)           0.000     3.957    alu/mul/DSP_ALU.ALU_OUT<27>
    DSP48E2_X7Y122       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[27]_P[27])
                                                      0.109     4.066 r  alu/mul/DSP_OUTPUT_INST/P[27]
                         net (fo=1, routed)           0.378     4.444    alu/mul__0[27]
    SLICE_X67Y309        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     4.569 r  alu/acc[27]_i_1/O
                         net (fo=1, routed)           0.058     4.627    mux/out_mux[27]
    SLICE_X67Y309        FDCE                                         r  acc_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_data_in[10]
                            (input port)
  Destination:            acc_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.623ns  (logic 2.227ns (48.183%)  route 2.395ns (51.817%))
  Logic Levels:           9  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 IBUFCTRL=1 INBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 f  mem_data_in[10] (IN)
                         net (fo=0)                   0.000     0.000    mem_data_in_IBUF[10]_inst/I
    C7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.563     0.563 f  mem_data_in_IBUF[10]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.563    mem_data_in_IBUF[10]_inst/OUT
    C7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.563 f  mem_data_in_IBUF[10]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.988     2.552    alu/mul/A[10]
    DSP48E2_X7Y122       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[10]_A2_DATA[10])
                                                      0.192     2.744 r  alu/mul/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     2.744    alu/mul/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X7Y122       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.076     2.820 r  alu/mul/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000     2.820    alu/mul/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X7Y122       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_U[28])
                                                      0.505     3.325 f  alu/mul/DSP_MULTIPLIER_INST/U[28]
                         net (fo=1, routed)           0.000     3.325    alu/mul/DSP_MULTIPLIER.U<28>
    DSP48E2_X7Y122       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[28]_U_DATA[28])
                                                      0.047     3.372 r  alu/mul/DSP_M_DATA_INST/U_DATA[28]
                         net (fo=1, routed)           0.000     3.372    alu/mul/DSP_M_DATA.U_DATA<28>
    DSP48E2_X7Y122       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[28]_ALU_OUT[28])
                                                      0.585     3.957 f  alu/mul/DSP_ALU_INST/ALU_OUT[28]
                         net (fo=1, routed)           0.000     3.957    alu/mul/DSP_ALU.ALU_OUT<28>
    DSP48E2_X7Y122       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[28]_P[28])
                                                      0.109     4.066 r  alu/mul/DSP_OUTPUT_INST/P[28]
                         net (fo=1, routed)           0.348     4.414    alu/mul__0[28]
    SLICE_X67Y309        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     4.564 r  alu/acc[28]_i_1/O
                         net (fo=1, routed)           0.059     4.623    mux/out_mux[28]
    SLICE_X67Y309        FDCE                                         r  acc_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_data_in[10]
                            (input port)
  Destination:            acc_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.613ns  (logic 2.128ns (46.141%)  route 2.484ns (53.859%))
  Logic Levels:           9  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 IBUFCTRL=1 INBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 f  mem_data_in[10] (IN)
                         net (fo=0)                   0.000     0.000    mem_data_in_IBUF[10]_inst/I
    C7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.563     0.563 f  mem_data_in_IBUF[10]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.563    mem_data_in_IBUF[10]_inst/OUT
    C7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.563 f  mem_data_in_IBUF[10]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.988     2.552    alu/mul/A[10]
    DSP48E2_X7Y122       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[10]_A2_DATA[10])
                                                      0.192     2.744 r  alu/mul/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     2.744    alu/mul/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X7Y122       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.076     2.820 r  alu/mul/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000     2.820    alu/mul/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X7Y122       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_U[24])
                                                      0.505     3.325 f  alu/mul/DSP_MULTIPLIER_INST/U[24]
                         net (fo=1, routed)           0.000     3.325    alu/mul/DSP_MULTIPLIER.U<24>
    DSP48E2_X7Y122       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[24]_U_DATA[24])
                                                      0.047     3.372 r  alu/mul/DSP_M_DATA_INST/U_DATA[24]
                         net (fo=1, routed)           0.000     3.372    alu/mul/DSP_M_DATA.U_DATA<24>
    DSP48E2_X7Y122       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[24]_ALU_OUT[24])
                                                      0.585     3.957 f  alu/mul/DSP_ALU_INST/ALU_OUT[24]
                         net (fo=1, routed)           0.000     3.957    alu/mul/DSP_ALU.ALU_OUT<24>
    DSP48E2_X7Y122       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[24]_P[24])
                                                      0.109     4.066 r  alu/mul/DSP_OUTPUT_INST/P[24]
                         net (fo=1, routed)           0.424     4.490    alu/mul__0[24]
    SLICE_X67Y309        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     4.541 r  alu/acc[24]_i_1/O
                         net (fo=1, routed)           0.072     4.613    mux/out_mux[24]
    SLICE_X67Y309        FDCE                                         r  acc_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_data_in[10]
                            (input port)
  Destination:            acc_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.582ns  (logic 2.223ns (48.527%)  route 2.358ns (51.473%))
  Logic Levels:           9  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 IBUFCTRL=1 INBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 f  mem_data_in[10] (IN)
                         net (fo=0)                   0.000     0.000    mem_data_in_IBUF[10]_inst/I
    C7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.563     0.563 f  mem_data_in_IBUF[10]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.563    mem_data_in_IBUF[10]_inst/OUT
    C7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.563 f  mem_data_in_IBUF[10]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.988     2.552    alu/mul/A[10]
    DSP48E2_X7Y122       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[10]_A2_DATA[10])
                                                      0.192     2.744 r  alu/mul/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     2.744    alu/mul/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X7Y122       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.076     2.820 r  alu/mul/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000     2.820    alu/mul/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X7Y122       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_U[20])
                                                      0.505     3.325 f  alu/mul/DSP_MULTIPLIER_INST/U[20]
                         net (fo=1, routed)           0.000     3.325    alu/mul/DSP_MULTIPLIER.U<20>
    DSP48E2_X7Y122       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[20]_U_DATA[20])
                                                      0.047     3.372 r  alu/mul/DSP_M_DATA_INST/U_DATA[20]
                         net (fo=1, routed)           0.000     3.372    alu/mul/DSP_M_DATA.U_DATA<20>
    DSP48E2_X7Y122       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[20]_ALU_OUT[20])
                                                      0.585     3.957 f  alu/mul/DSP_ALU_INST/ALU_OUT[20]
                         net (fo=1, routed)           0.000     3.957    alu/mul/DSP_ALU.ALU_OUT<20>
    DSP48E2_X7Y122       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[20]_P[20])
                                                      0.109     4.066 r  alu/mul/DSP_OUTPUT_INST/P[20]
                         net (fo=1, routed)           0.320     4.386    alu/mul__0[20]
    SLICE_X66Y307        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     4.532 r  alu/acc[20]_i_1/O
                         net (fo=1, routed)           0.050     4.582    mux/out_mux[20]
    SLICE_X66Y307        FDCE                                         r  acc_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_data_in[10]
                            (input port)
  Destination:            acc_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.572ns  (logic 2.200ns (48.130%)  route 2.371ns (51.870%))
  Logic Levels:           9  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 IBUFCTRL=1 INBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 f  mem_data_in[10] (IN)
                         net (fo=0)                   0.000     0.000    mem_data_in_IBUF[10]_inst/I
    C7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.563     0.563 f  mem_data_in_IBUF[10]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.563    mem_data_in_IBUF[10]_inst/OUT
    C7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.563 f  mem_data_in_IBUF[10]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.988     2.552    alu/mul/A[10]
    DSP48E2_X7Y122       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[10]_A2_DATA[10])
                                                      0.192     2.744 r  alu/mul/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     2.744    alu/mul/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X7Y122       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.076     2.820 r  alu/mul/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000     2.820    alu/mul/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X7Y122       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_U[13])
                                                      0.505     3.325 f  alu/mul/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     3.325    alu/mul/DSP_MULTIPLIER.U<13>
    DSP48E2_X7Y122       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.047     3.372 r  alu/mul/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     3.372    alu/mul/DSP_M_DATA.U_DATA<13>
    DSP48E2_X7Y122       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.585     3.957 f  alu/mul/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     3.957    alu/mul/DSP_ALU.ALU_OUT<13>
    DSP48E2_X7Y122       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.109     4.066 r  alu/mul/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.333     4.399    alu/mul__0[13]
    SLICE_X68Y306        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     4.522 r  alu/acc[13]_i_1/O
                         net (fo=1, routed)           0.050     4.572    mux/out_mux[13]
    SLICE_X68Y306        FDCE                                         r  acc_reg[13]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pc/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pc/cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.097ns  (logic 0.059ns (60.530%)  route 0.038ns (39.470%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y275        FDCE                         0.000     0.000 r  pc/cnt_reg[0]/C
    SLICE_X66Y275        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  pc/cnt_reg[0]/Q
                         net (fo=8, routed)           0.032     0.071    pc/Q[0]
    SLICE_X66Y275        LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.020     0.091 r  pc/cnt[1]_i_1/O
                         net (fo=1, routed)           0.006     0.097    pc/p_0_in__0[1]
    SLICE_X66Y275        FDCE                                         r  pc/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pc/cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.097ns  (logic 0.059ns (60.530%)  route 0.038ns (39.470%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y275        FDCE                         0.000     0.000 r  pc/cnt_reg[0]/C
    SLICE_X66Y275        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  pc/cnt_reg[0]/Q
                         net (fo=8, routed)           0.032     0.071    pc/Q[0]
    SLICE_X66Y275        LUT5 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.020     0.091 r  pc/cnt[2]_i_1/O
                         net (fo=1, routed)           0.006     0.097    pc/p_0_in__0[2]
    SLICE_X66Y275        FDCE                                         r  pc/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            acc_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.099ns  (logic 0.053ns (53.338%)  route 0.046ns (46.662%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y308        FDCE                         0.000     0.000 r  acc_reg[25]/C
    SLICE_X68Y308        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  acc_reg[25]/Q
                         net (fo=4, routed)           0.030     0.069    alu/Q[25]
    SLICE_X68Y308        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     0.083 r  alu/acc[25]_i_1/O
                         net (fo=1, routed)           0.016     0.099    mux/out_mux[25]
    SLICE_X68Y308        FDCE                                         r  acc_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            acc_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.099ns  (logic 0.054ns (54.345%)  route 0.045ns (45.655%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y308        FDCE                         0.000     0.000 r  acc_reg[29]/C
    SLICE_X68Y308        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.039 r  acc_reg[29]/Q
                         net (fo=4, routed)           0.030     0.069    alu/Q[29]
    SLICE_X68Y308        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     0.084 r  alu/acc[29]_i_1/O
                         net (fo=1, routed)           0.015     0.099    mux/out_mux[29]
    SLICE_X68Y308        FDCE                                         r  acc_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pc/cnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.100ns  (logic 0.053ns (53.250%)  route 0.047ns (46.750%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y275        FDCE                         0.000     0.000 r  pc/cnt_reg[5]/C
    SLICE_X66Y275        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.039 r  pc/cnt_reg[5]/Q
                         net (fo=3, routed)           0.030     0.069    pc/Q[5]
    SLICE_X66Y275        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     0.083 r  pc/cnt[5]_i_1/O
                         net (fo=1, routed)           0.017     0.100    pc/p_0_in__0[5]
    SLICE_X66Y275        FDCE                                         r  pc/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pc/cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.100ns  (logic 0.053ns (53.200%)  route 0.047ns (46.800%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y275        FDCE                         0.000     0.000 r  pc/cnt_reg[3]/C
    SLICE_X66Y275        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  pc/cnt_reg[3]/Q
                         net (fo=5, routed)           0.031     0.070    pc/Q[3]
    SLICE_X66Y275        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     0.084 r  pc/cnt[3]_i_1/O
                         net (fo=1, routed)           0.016     0.100    pc/p_0_in__0[3]
    SLICE_X66Y275        FDCE                                         r  pc/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            acc_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.101ns  (logic 0.054ns (53.272%)  route 0.047ns (46.728%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y307        FDCE                         0.000     0.000 r  acc_reg[16]/C
    SLICE_X66Y307        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  acc_reg[16]/Q
                         net (fo=4, routed)           0.030     0.069    alu/Q[16]
    SLICE_X66Y307        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     0.084 r  alu/acc[16]_i_1/O
                         net (fo=1, routed)           0.017     0.101    mux/out_mux[16]
    SLICE_X66Y307        FDCE                                         r  acc_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            acc_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.101ns  (logic 0.053ns (52.286%)  route 0.048ns (47.714%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y308        FDCE                         0.000     0.000 r  acc_reg[26]/C
    SLICE_X68Y308        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.039 r  acc_reg[26]/Q
                         net (fo=4, routed)           0.031     0.070    alu/Q[26]
    SLICE_X68Y308        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.014     0.084 r  alu/acc[26]_i_1/O
                         net (fo=1, routed)           0.017     0.101    mux/out_mux[26]
    SLICE_X68Y308        FDCE                                         r  acc_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            acc_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.101ns  (logic 0.053ns (52.286%)  route 0.048ns (47.714%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y305        FDCE                         0.000     0.000 r  acc_reg[3]/C
    SLICE_X68Y305        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.039 r  acc_reg[3]/Q
                         net (fo=5, routed)           0.031     0.070    alu/Q[3]
    SLICE_X68Y305        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.014     0.084 r  alu/acc[3]_i_1/O
                         net (fo=1, routed)           0.017     0.101    mux/out_mux[3]
    SLICE_X68Y305        FDCE                                         r  acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            acc_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.103ns  (logic 0.053ns (51.432%)  route 0.050ns (48.568%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y305        FDCE                         0.000     0.000 r  acc_reg[1]/C
    SLICE_X68Y305        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  acc_reg[1]/Q
                         net (fo=5, routed)           0.034     0.073    alu/Q[1]
    SLICE_X68Y305        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     0.087 r  alu/acc[1]_i_1/O
                         net (fo=1, routed)           0.016     0.103    mux/out_mux[1]
    SLICE_X68Y305        FDCE                                         r  acc_reg[1]/D
  -------------------------------------------------------------------    -------------------





