##################################
# params.py
#
# jcarlin@hmc.edu 11 October 2025
# SPDX-License-Identifier: Apache-2.0
##################################

"""
Instruction parameter dataclass.
"""

from dataclasses import dataclass
from enum import Enum
from typing import Literal


class PresetMask(Enum):
    ZEROS = 0
    ONES = 1
    VLMAX_M1_ONES = 2
    VLMAX_D2_P1_ONES = 3


@dataclass
class InstructionParams:
    """
    Parameters for generating a single instruction test case.

    This dataclass holds all the information needed to generate a single
    instruction test, including register numbers, values, and flags.
    """

    # Integer registers
    rs1: int | None = None
    rs1_is_pair: bool = False
    rs2: int | None = None
    rs2_is_pair: bool = False
    rs3: int | None = None
    rs3_is_pair: bool = False
    rd: int | None = None
    rd_is_pair: bool = False
    temp_reg: int | None = None  # Temporary register for use in test setup/teardown

    # Integer register values
    rs1val: int | None = None
    rs1val_pointer: str | None = None  # Needed for vector load tests
    rs2val: int | None = None
    rs3val: int | None = None
    rdval: int | None = None
    temp_val: int | None = None

    # Float registers
    fs1: int | None = None
    fs2: int | None = None
    fs3: int | None = None
    fd: int | None = None
    temp_freg: int | None = None  # Temporary float register for use in test setup/teardown

    # Float register values
    fs1val: int | None = None
    fs2val: int | None = None
    fs3val: int | None = None
    fdval: int | None = None
    temp_fval: int | None = None

    # Vector registers
    vs1: int | None = None
    vs2: int | None = None
    vs3: int | None = None
    vd: int | None = None

    # Vector register pointers
    vs1_val_pointer: str | None = None
    vs2_val_pointer: str | None = None
    vs3_val_pointer: str | None = None
    vd_val_pointer: str | None = None

    # Other Vector Information
    lmul: int | float | None = None
    sew: int | None = None
    vl: int | Literal["vlmax", "random"] | None = None
    vstart: int | None = None
    vector_suite: Literal["length", "base"] | None = None
    vxrm: str | None = None  # Vector Fixed Point Rounding Mode
    ta: bool | None = None  # Tail Agnostic
    ma: bool | None = None  # Mask Agnostic
    egs: int | None = None  # Element Group Size
    ignore_vector_safety: bool = False  # Set this to disable vector safety (e.g. allow arbitrary index values)

    maskval: str | PresetMask | None = None

    # Immediate value
    immval: int | None = None

    # Flags
    frm: str | None = None  # Floating-point rounding mode tests
    csr_frm_val: int | None = None  # fcsr.frm value to set when frm="dyn"; None means randomly chosen
    aqrl: str | None = None  # Acquire/Release for atomic operations
    fflags: int | None = None  # Floating-point result flags

    # Internal params to pass to formatters
    fp_load_type: Literal["single", "double", "half", "quad"] | None = None  # Type for FP loads/stores

    @property
    def used_int_regs(self) -> list[int]:
        """Return list of all integer registers used in this test."""
        regs: list[int] = []
        for reg, reg_is_pair in [
            (self.rs1, self.rs1_is_pair),
            (self.rs2, self.rs2_is_pair),
            (self.rs3, self.rs3_is_pair),
            (self.rd, self.rd_is_pair),
            (self.temp_reg, False),
        ]:
            if reg is not None:
                regs.append(reg)
                if reg_is_pair:
                    regs.append(reg + 1)
        return regs

    @property
    def used_float_regs(self) -> list[int]:
        """Return list of all float registers used in this test."""
        regs: list[int] = [reg for reg in [self.fs1, self.fs2, self.fs3, self.fd, self.temp_freg] if reg is not None]
        return regs

    @property
    def used_vec_regs(self) -> list[int]:
        regs: list[int] = [reg for reg in [self.vd, self.vs1, self.vs2, self.vs3] if reg is not None]
        return regs
