# Compile of integration_phase_1.v was successful.
vsim -gui work.integration_1
# vsim -gui work.integration_1 
# Start time: 12:11:49 on Nov 17,2022
# Loading work.integration_1
# Loading work.instruction_memory
# Loading work.read_file
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage/read File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v Line: 13
add wave -position end  sim:/integration_1/alu_controls
add wave -position end  sim:/integration_1/clk
add wave -position end  sim:/integration_1/cs_alu_op
add wave -position end  sim:/integration_1/cs_call
add wave -position end  sim:/integration_1/cs_clrc
add wave -position end  sim:/integration_1/cs_int
add wave -position end  sim:/integration_1/cs_jc
add wave -position end  sim:/integration_1/cs_jmp
add wave -position end  sim:/integration_1/cs_jn
add wave -position end  sim:/integration_1/cs_jz
add wave -position end  sim:/integration_1/cs_ldd
add wave -position end  sim:/integration_1/cs_ldm
add wave -position end  sim:/integration_1/cs_mem_op
add wave -position end  sim:/integration_1/cs_mem_read
add wave -position end  sim:/integration_1/cs_mem_write
add wave -position end  sim:/integration_1/CS_NUM
add wave -position end  sim:/integration_1/cs_pop
add wave -position end  sim:/integration_1/cs_push
add wave -position end  sim:/integration_1/cs_reg_write
add wave -position end  sim:/integration_1/cs_reset
add wave -position end  sim:/integration_1/cs_ret
add wave -position end  sim:/integration_1/cs_rti
add wave -position end  sim:/integration_1/cs_setc
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Asmaa Adel  Hostname: ASMAA-ADEL  ProcessID: 12536
#           Attempting to use alternate WLF file "./wlft06rv5r".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft06rv5r
add wave -position end  sim:/integration_1/cs_std
add wave -position end  sim:/integration_1/data
add wave -position end  sim:/integration_1/flag
add wave -position end  sim:/integration_1/flag_result
add wave -position end  sim:/integration_1/immediate
add wave -position end  sim:/integration_1/instuction
add wave -position end  sim:/integration_1/mem_address
add wave -position end  sim:/integration_1/Num_alu
add wave -position end  sim:/integration_1/Num_of_bits
add wave -position end  sim:/integration_1/Num_of_registers
add wave -position end  sim:/integration_1/op2
add wave -position end  sim:/integration_1/op_code_width
add wave -position end  sim:/integration_1/pc
add wave -position end  sim:/integration_1/pc_modified
add wave -position end  sim:/integration_1/pc_width
add wave -position end  sim:/integration_1/pop_width
add wave -position end  sim:/integration_1/read_data1
add wave -position end  sim:/integration_1/read_data1_result
add wave -position end  sim:/integration_1/read_data2
add wave -position end  sim:/integration_1/read_data2_result
add wave -position end  sim:/integration_1/result
add wave -position end  sim:/integration_1/selector_1
add wave -position end  sim:/integration_1/selector_2
add wave -position end  sim:/integration_1/selector_3
add wave -position end  sim:/integration_1/selector_4
add wave -position end  sim:/integration_1/selector_5
add wave -position end  sim:/integration_1/selector_6
add wave -position end  sim:/integration_1/selector_7
add wave -position end  sim:/integration_1/sp
add wave -position end  sim:/integration_1/sp_jump
add wave -position end  sim:/integration_1/sp_width
add wave -position end  sim:/integration_1/value
add wave -position end  sim:/integration_1/write_data
add wave -position end  sim:/integration_1/z_value
run
# 0000100000100000
# 0000000000000111
# 0000100001000000
# 0000000000000011
# 0001100101000000
# 0000000000000000
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
force -freeze sim:/integration_1/clk 0 0, 1 {50 ps} -r 100
run
# Compile of integration_phase_1.v was successful.
vsim -gui work.integration_1
# End time: 12:13:54 on Nov 17,2022, Elapsed time: 0:02:05
# Errors: 0, Warnings: 6
# vsim -gui work.integration_1 
# Start time: 12:13:54 on Nov 17,2022
# Loading work.integration_1
# Loading work.instruction_memory
# Loading work.read_file
# Loading work.mux_generic
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage/read File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'sel'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/mux_generic.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/mux_1 File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 46
add wave -position end  sim:/integration_1/alu_controls
add wave -position end  sim:/integration_1/clk
add wave -position end  sim:/integration_1/cs_alu_op
add wave -position end  sim:/integration_1/cs_call
add wave -position end  sim:/integration_1/cs_clrc
add wave -position end  sim:/integration_1/cs_int
add wave -position end  sim:/integration_1/cs_jc
add wave -position end  sim:/integration_1/cs_jmp
add wave -position end  sim:/integration_1/cs_jn
add wave -position end  sim:/integration_1/cs_jz
add wave -position end  sim:/integration_1/cs_ldd
add wave -position end  sim:/integration_1/cs_ldm
add wave -position end  sim:/integration_1/cs_mem_op
add wave -position end  sim:/integration_1/cs_mem_read
add wave -position end  sim:/integration_1/cs_mem_write
add wave -position end  sim:/integration_1/CS_NUM
add wave -position end  sim:/integration_1/cs_pop
add wave -position end  sim:/integration_1/cs_push
add wave -position end  sim:/integration_1/cs_reg_write
add wave -position end  sim:/integration_1/cs_reset
add wave -position end  sim:/integration_1/cs_ret
add wave -position end  sim:/integration_1/cs_rti
add wave -position end  sim:/integration_1/cs_setc
add wave -position end  sim:/integration_1/cs_std
add wave -position end  sim:/integration_1/data
add wave -position end  sim:/integration_1/flag
add wave -position end  sim:/integration_1/flag_result
add wave -position end  sim:/integration_1/immediate
add wave -position end  sim:/integration_1/instuction
add wave -position end  sim:/integration_1/mem_address
add wave -position end  sim:/integration_1/Num_alu
add wave -position end  sim:/integration_1/Num_of_bits
add wave -position end  sim:/integration_1/Num_of_registers
add wave -position end  sim:/integration_1/op2
add wave -position end  sim:/integration_1/op_code_width
add wave -position end  sim:/integration_1/pc
add wave -position end  sim:/integration_1/pc_modified
add wave -position end  sim:/integration_1/pc_width
add wave -position end  sim:/integration_1/pop_width
add wave -position end  sim:/integration_1/read_data1
add wave -position end  sim:/integration_1/read_data1_result
add wave -position end  sim:/integration_1/read_data2
add wave -position end  sim:/integration_1/read_data2_result
add wave -position end  sim:/integration_1/result
add wave -position end  sim:/integration_1/selector_1
add wave -position end  sim:/integration_1/selector_2
add wave -position end  sim:/integration_1/selector_3
add wave -position end  sim:/integration_1/selector_4
add wave -position end  sim:/integration_1/selector_5
add wave -position end  sim:/integration_1/selector_6
add wave -position end  sim:/integration_1/selector_7
add wave -position end  sim:/integration_1/sp
add wave -position end  sim:/integration_1/sp_jump
add wave -position end  sim:/integration_1/sp_width
add wave -position end  sim:/integration_1/value
add wave -position end  sim:/integration_1/write_data
add wave -position end  sim:/integration_1/z_value
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Asmaa Adel  Hostname: ASMAA-ADEL  ProcessID: 12536
#           Attempting to use alternate WLF file "./wlftza1bax".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftza1bax
force -freeze sim:/integration_1/clk 0 0, 1 {50 ps} -r 100
run
# 0000100000100000
# 0000000000000111
# 0000100001000000
# 0000000000000011
# 0001100101000000
# 0000000000000000
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# Compile of integration_phase_1.v was successful.
vsim -gui work.integration_1
# End time: 12:16:11 on Nov 17,2022, Elapsed time: 0:02:17
# Errors: 0, Warnings: 6
# vsim -gui work.integration_1 
# Start time: 12:16:11 on Nov 17,2022
# Loading work.integration_1
# Loading work.instruction_memory
# Loading work.read_file
# Loading work.mux_generic
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage/read File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'sel'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/mux_generic.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/mux_1 File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 46
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'out'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/mux_1 File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 46
# Error loading design
# End time: 12:16:12 on Nov 17,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 3
# Compile of integration_phase_1.v was successful.
vsim -gui work.integration_1
# vsim -gui work.integration_1 
# Start time: 12:17:33 on Nov 17,2022
# Loading work.integration_1
# Loading work.instruction_memory
# Loading work.read_file
# Loading work.mux_generic
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage/read File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'sel'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/mux_generic.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/mux_1 File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 46
add wave -position end  sim:/integration_1/alu_controls
add wave -position end  sim:/integration_1/clk
add wave -position end  sim:/integration_1/cs_alu_op
add wave -position end  sim:/integration_1/cs_call
add wave -position end  sim:/integration_1/cs_clrc
add wave -position end  sim:/integration_1/cs_int
add wave -position end  sim:/integration_1/cs_jc
add wave -position end  sim:/integration_1/cs_jmp
add wave -position end  sim:/integration_1/cs_jn
add wave -position end  sim:/integration_1/cs_jz
add wave -position end  sim:/integration_1/cs_ldd
add wave -position end  sim:/integration_1/cs_ldm
add wave -position end  sim:/integration_1/cs_mem_op
add wave -position end  sim:/integration_1/cs_mem_read
add wave -position end  sim:/integration_1/cs_mem_write
add wave -position end  sim:/integration_1/CS_NUM
add wave -position end  sim:/integration_1/cs_pop
add wave -position end  sim:/integration_1/cs_push
add wave -position end  sim:/integration_1/cs_reg_write
add wave -position end  sim:/integration_1/cs_reset
add wave -position end  sim:/integration_1/cs_ret
add wave -position end  sim:/integration_1/cs_rti
add wave -position end  sim:/integration_1/cs_setc
add wave -position end  sim:/integration_1/cs_std
add wave -position end  sim:/integration_1/data
add wave -position end  sim:/integration_1/flag
add wave -position end  sim:/integration_1/flag_result
add wave -position end  sim:/integration_1/immediate
add wave -position end  sim:/integration_1/instuction
add wave -position end  sim:/integration_1/mem_address
add wave -position end  sim:/integration_1/Num_alu
add wave -position end  sim:/integration_1/Num_of_bits
add wave -position end  sim:/integration_1/Num_of_registers
add wave -position end  sim:/integration_1/op2
add wave -position end  sim:/integration_1/op_code_width
add wave -position end  sim:/integration_1/pc
add wave -position end  sim:/integration_1/pc_modified
add wave -position end  sim:/integration_1/pc_width
add wave -position end  sim:/integration_1/pop_width
add wave -position end  sim:/integration_1/read_data1
add wave -position end  sim:/integration_1/read_data1_result
add wave -position end  sim:/integration_1/read_data2
add wave -position end  sim:/integration_1/read_data2_result
add wave -position end  sim:/integration_1/result
add wave -position end  sim:/integration_1/selector_1
add wave -position end  sim:/integration_1/selector_2
add wave -position end  sim:/integration_1/selector_3
add wave -position end  sim:/integration_1/selector_4
add wave -position end  sim:/integration_1/selector_5
add wave -position end  sim:/integration_1/selector_6
add wave -position end  sim:/integration_1/selector_7
add wave -position end  sim:/integration_1/sp
add wave -position end  sim:/integration_1/sp_jump
add wave -position end  sim:/integration_1/sp_width
add wave -position end  sim:/integration_1/value
add wave -position end  sim:/integration_1/write_data
add wave -position end  sim:/integration_1/z_value
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Asmaa Adel  Hostname: ASMAA-ADEL  ProcessID: 12536
#           Attempting to use alternate WLF file "./wlfttszhz4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfttszhz4
run
# 0000100000100000
# 0000000000000111
# 0000100001000000
# 0000000000000011
# 0001100101000000
# 0000000000000000
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
force -freeze sim:/integration_1/clk 0 0, 1 {50 ps} -r 100
run
# Compile of integration_phase_1.v was successful.
vsim -gui work.integration_1
# End time: 12:19:28 on Nov 17,2022, Elapsed time: 0:01:55
# Errors: 0, Warnings: 7
# vsim -gui work.integration_1 
# Start time: 12:19:28 on Nov 17,2022
# Loading work.integration_1
# Loading work.instruction_memory
# Loading work.read_file
# Loading work.mux_generic
# Loading work.control_unit
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage/read File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'sel'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/mux_generic.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/mux_1 File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 46
add wave -position end  sim:/integration_1/alu_controls
add wave -position end  sim:/integration_1/clk
add wave -position end  sim:/integration_1/cs_alu_op
add wave -position end  sim:/integration_1/cs_call
add wave -position end  sim:/integration_1/cs_clrc
add wave -position end  sim:/integration_1/cs_int
add wave -position end  sim:/integration_1/cs_jc
add wave -position end  sim:/integration_1/cs_jmp
add wave -position end  sim:/integration_1/cs_jn
add wave -position end  sim:/integration_1/cs_jz
add wave -position end  sim:/integration_1/cs_ldd
add wave -position end  sim:/integration_1/cs_ldm
add wave -position end  sim:/integration_1/cs_mem_op
add wave -position end  sim:/integration_1/cs_mem_read
add wave -position end  sim:/integration_1/cs_mem_write
add wave -position end  sim:/integration_1/CS_NUM
add wave -position end  sim:/integration_1/cs_pop
add wave -position end  sim:/integration_1/cs_push
add wave -position end  sim:/integration_1/cs_reg_write
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Asmaa Adel  Hostname: ASMAA-ADEL  ProcessID: 12536
#           Attempting to use alternate WLF file "./wlftw2r1ch".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftw2r1ch
add wave -position end  sim:/integration_1/cs_reset
add wave -position end  sim:/integration_1/cs_ret
add wave -position end  sim:/integration_1/cs_rti
add wave -position end  sim:/integration_1/cs_setc
add wave -position end  sim:/integration_1/cs_std
add wave -position end  sim:/integration_1/data
add wave -position end  sim:/integration_1/flag
add wave -position end  sim:/integration_1/flag_result
add wave -position end  sim:/integration_1/immediate
add wave -position end  sim:/integration_1/instuction
add wave -position end  sim:/integration_1/mem_address
add wave -position end  sim:/integration_1/Num_alu
add wave -position end  sim:/integration_1/Num_of_bits
add wave -position end  sim:/integration_1/Num_of_registers
add wave -position end  sim:/integration_1/op2
add wave -position end  sim:/integration_1/op_code_width
add wave -position end  sim:/integration_1/pc
add wave -position end  sim:/integration_1/pc_modified
add wave -position end  sim:/integration_1/pc_width
add wave -position end  sim:/integration_1/pop_width
add wave -position end  sim:/integration_1/read_data1
add wave -position end  sim:/integration_1/read_data1_result
add wave -position end  sim:/integration_1/read_data2
add wave -position end  sim:/integration_1/read_data2_result
add wave -position end  sim:/integration_1/result
add wave -position end  sim:/integration_1/selector_1
add wave -position end  sim:/integration_1/selector_2
add wave -position end  sim:/integration_1/selector_3
add wave -position end  sim:/integration_1/selector_4
add wave -position end  sim:/integration_1/selector_5
add wave -position end  sim:/integration_1/selector_6
add wave -position end  sim:/integration_1/selector_7
add wave -position end  sim:/integration_1/sp
add wave -position end  sim:/integration_1/sp_jump
add wave -position end  sim:/integration_1/sp_width
add wave -position end  sim:/integration_1/value
add wave -position end  sim:/integration_1/write_data
add wave -position end  sim:/integration_1/z_value
run
# 0000100000100000
# 0000000000000111
# 0000100001000000
# 0000000000000011
# 0001100101000000
# 0000000000000000
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
force -freeze sim:/integration_1/clk 0 0, 1 {50 ps} -r 100
run
# Compile of integration_phase_1.v was successful.
vsim -gui work.integration_1
# End time: 12:21:12 on Nov 17,2022, Elapsed time: 0:01:44
# Errors: 0, Warnings: 6
# vsim -gui work.integration_1 
# Start time: 12:21:12 on Nov 17,2022
# Loading work.integration_1
# Loading work.instruction_memory
# Loading work.read_file
# Loading work.mux_generic
# Loading work.control_unit
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage/read File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'sel'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/mux_generic.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/mux_1 File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 46
add wave -position end  sim:/integration_1/alu_controls
add wave -position end  sim:/integration_1/clk
add wave -position end  sim:/integration_1/cs_alu_op
add wave -position end  sim:/integration_1/cs_call
add wave -position end  sim:/integration_1/cs_clrc
add wave -position end  sim:/integration_1/cs_int
add wave -position end  sim:/integration_1/cs_jc
add wave -position end  sim:/integration_1/cs_jmp
add wave -position end  sim:/integration_1/cs_jn
add wave -position end  sim:/integration_1/cs_jz
add wave -position end  sim:/integration_1/cs_ldd
add wave -position end  sim:/integration_1/cs_ldm
add wave -position end  sim:/integration_1/cs_mem_op
add wave -position end  sim:/integration_1/cs_mem_read
add wave -position end  sim:/integration_1/cs_mem_write
add wave -position end  sim:/integration_1/CS_NUM
add wave -position end  sim:/integration_1/cs_pop
add wave -position end  sim:/integration_1/cs_push
add wave -position end  sim:/integration_1/cs_reg_write
add wave -position end  sim:/integration_1/cs_reset
add wave -position end  sim:/integration_1/cs_ret
add wave -position end  sim:/integration_1/cs_rti
add wave -position end  sim:/integration_1/cs_setc
add wave -position end  sim:/integration_1/cs_std
add wave -position end  sim:/integration_1/data
add wave -position end  sim:/integration_1/flag
add wave -position end  sim:/integration_1/flag_result
add wave -position end  sim:/integration_1/immediate
add wave -position end  sim:/integration_1/instuction
add wave -position end  sim:/integration_1/mem_address
add wave -position end  sim:/integration_1/Num_alu
add wave -position end  sim:/integration_1/Num_of_bits
add wave -position end  sim:/integration_1/Num_of_registers
add wave -position end  sim:/integration_1/op2
add wave -position end  sim:/integration_1/op_code_width
add wave -position end  sim:/integration_1/pc
add wave -position end  sim:/integration_1/pc_modified
add wave -position end  sim:/integration_1/pc_width
add wave -position end  sim:/integration_1/pop_width
add wave -position end  sim:/integration_1/read_data1
add wave -position end  sim:/integration_1/read_data1_result
add wave -position end  sim:/integration_1/read_data2
add wave -position end  sim:/integration_1/read_data2_result
add wave -position end  sim:/integration_1/result
add wave -position end  sim:/integration_1/selector_1
add wave -position end  sim:/integration_1/selector_2
add wave -position end  sim:/integration_1/selector_3
add wave -position end  sim:/integration_1/selector_4
add wave -position end  sim:/integration_1/selector_5
add wave -position end  sim:/integration_1/selector_6
add wave -position end  sim:/integration_1/selector_7
add wave -position end  sim:/integration_1/sp
add wave -position end  sim:/integration_1/sp_jump
add wave -position end  sim:/integration_1/sp_width
add wave -position end  sim:/integration_1/value
add wave -position end  sim:/integration_1/write_data
add wave -position end  sim:/integration_1/z_value
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Asmaa Adel  Hostname: ASMAA-ADEL  ProcessID: 12536
#           Attempting to use alternate WLF file "./wlftw8svd4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftw8svd4
force -freeze sim:/integration_1/clk 0 0, 1 {50 ps} -r 100
run
# 0000100000100000
# 0000000000000111
# 0000100001000000
# 0000000000000011
# 0001100101000000
# 0000000000000000
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
force -freeze sim:/integration_1/clk 0 0, 1 {1 ps} -r 100
run
force -freeze sim:/integration_1/clk 1 0, 0 {50 ps} -r 100
run
vsim -gui work.integration_1
# End time: 12:26:14 on Nov 17,2022, Elapsed time: 0:05:02
# Errors: 0, Warnings: 5
# vsim -gui work.integration_1 
# Start time: 12:26:14 on Nov 17,2022
# Loading work.integration_1
# Loading work.instruction_memory
# Loading work.read_file
# Loading work.mux_generic
# Loading work.control_unit
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage/read File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'sel'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/mux_generic.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/mux_1 File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 46
add wave -position end  sim:/integration_1/alu_controls
add wave -position end  sim:/integration_1/clk
add wave -position end  sim:/integration_1/cs_alu_op
add wave -position end  sim:/integration_1/cs_call
add wave -position end  sim:/integration_1/cs_clrc
add wave -position end  sim:/integration_1/cs_int
add wave -position end  sim:/integration_1/cs_jc
add wave -position end  sim:/integration_1/cs_jmp
add wave -position end  sim:/integration_1/cs_jn
add wave -position end  sim:/integration_1/cs_jz
add wave -position end  sim:/integration_1/cs_ldd
add wave -position end  sim:/integration_1/cs_ldm
add wave -position end  sim:/integration_1/cs_mem_op
add wave -position end  sim:/integration_1/cs_mem_read
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Asmaa Adel  Hostname: ASMAA-ADEL  ProcessID: 12536
#           Attempting to use alternate WLF file "./wlftqcicag".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqcicag
add wave -position end  sim:/integration_1/cs_mem_write
add wave -position end  sim:/integration_1/CS_NUM
add wave -position end  sim:/integration_1/cs_pop
add wave -position end  sim:/integration_1/cs_push
add wave -position end  sim:/integration_1/cs_reg_write
add wave -position end  sim:/integration_1/cs_reset
add wave -position end  sim:/integration_1/cs_ret
add wave -position end  sim:/integration_1/cs_rti
add wave -position end  sim:/integration_1/cs_setc
add wave -position end  sim:/integration_1/cs_std
add wave -position end  sim:/integration_1/data
add wave -position end  sim:/integration_1/flag
add wave -position end  sim:/integration_1/flag_result
add wave -position end  sim:/integration_1/immediate
add wave -position end  sim:/integration_1/instuction
add wave -position end  sim:/integration_1/mem_address
add wave -position end  sim:/integration_1/Num_alu
add wave -position end  sim:/integration_1/Num_of_bits
add wave -position end  sim:/integration_1/Num_of_registers
add wave -position end  sim:/integration_1/op2
add wave -position end  sim:/integration_1/op_code_width
add wave -position end  sim:/integration_1/pc
add wave -position end  sim:/integration_1/pc_modified
add wave -position end  sim:/integration_1/pc_width
add wave -position end  sim:/integration_1/pop_width
add wave -position end  sim:/integration_1/read_data1
add wave -position end  sim:/integration_1/read_data1_result
add wave -position end  sim:/integration_1/read_data2
add wave -position end  sim:/integration_1/read_data2_result
add wave -position end  sim:/integration_1/result
add wave -position end  sim:/integration_1/selector_1
add wave -position end  sim:/integration_1/selector_2
add wave -position end  sim:/integration_1/selector_3
add wave -position end  sim:/integration_1/selector_4
add wave -position end  sim:/integration_1/selector_5
add wave -position end  sim:/integration_1/selector_6
add wave -position end  sim:/integration_1/selector_7
add wave -position end  sim:/integration_1/sp
add wave -position end  sim:/integration_1/sp_jump
add wave -position end  sim:/integration_1/sp_width
add wave -position end  sim:/integration_1/value
add wave -position end  sim:/integration_1/write_data
add wave -position end  sim:/integration_1/z_value
force -freeze sim:/integration_1/clk 1 0, 0 {50 ps} -r 100
run
# 0000100000100000
# 0000000000000111
# 0000100001000000
# 0000000000000011
# 0001100101000000
# 0000000000000000
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# Compile of alu.v was successful.
# Compile of control_unit.v was successful.
# Compile of instruction_memory.v failed with 2 errors.
# Compile of read_file.v was successful.
# Compile of data_stack_memory.v was successful.
# Compile of integration_file.v was successful.
# Compile of decode_ciruit.v was successful.
# Compile of mux_generic.v was successful.
# Compile of sign_extend.v was successful.
# Compile of integration_phase_1.v was successful.
# 10 compiles, 1 failed with 2 errors.
# Compile of instruction_memory.v failed with 2 errors.
# Compile of instruction_memory.v failed with 2 errors.
# Compile of instruction_memory.v was successful.
# Compile of integration_phase_1.v was successful.
vsim -gui work.integration_1
# End time: 12:46:22 on Nov 17,2022, Elapsed time: 0:20:08
# Errors: 0, Warnings: 10
# vsim -gui work.integration_1 
# Start time: 12:46:22 on Nov 17,2022
# Loading work.integration_1
# Loading work.instruction_memory
# Loading work.read_file
# Loading work.control_unit
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage/read File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v Line: 13
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'pc'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 34
# Error loading design
# End time: 12:46:22 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# Compile of integration_phase_1.v was successful.
vsim -gui work.integration_1
# vsim -gui work.integration_1 
# Start time: 12:47:15 on Nov 17,2022
# Loading work.integration_1
# Loading work.instruction_memory
# Loading work.read_file
# Loading work.control_unit
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage/read File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v Line: 13
add wave -position end  sim:/integration_1/alu_controls
add wave -position end  sim:/integration_1/clk
add wave -position end  sim:/integration_1/cs_alu_op
add wave -position end  sim:/integration_1/cs_call
add wave -position end  sim:/integration_1/cs_clrc
add wave -position end  sim:/integration_1/cs_int
add wave -position end  sim:/integration_1/cs_jc
add wave -position end  sim:/integration_1/cs_jmp
add wave -position end  sim:/integration_1/cs_jn
add wave -position end  sim:/integration_1/cs_jz
add wave -position end  sim:/integration_1/cs_ldd
add wave -position end  sim:/integration_1/cs_ldm
add wave -position end  sim:/integration_1/cs_mem_op
add wave -position end  sim:/integration_1/cs_mem_read
add wave -position end  sim:/integration_1/cs_mem_write
add wave -position end  sim:/integration_1/CS_NUM
add wave -position end  sim:/integration_1/cs_pop
add wave -position end  sim:/integration_1/cs_push
add wave -position end  sim:/integration_1/cs_reg_write
add wave -position end  sim:/integration_1/cs_reset
add wave -position end  sim:/integration_1/cs_ret
add wave -position end  sim:/integration_1/cs_rti
add wave -position end  sim:/integration_1/cs_setc
add wave -position end  sim:/integration_1/cs_std
add wave -position end  sim:/integration_1/data
add wave -position end  sim:/integration_1/flag
add wave -position end  sim:/integration_1/flag_result
add wave -position end  sim:/integration_1/immediate
add wave -position end  sim:/integration_1/instuction
add wave -position end  sim:/integration_1/mem_address
add wave -position end  sim:/integration_1/Num_alu
add wave -position end  sim:/integration_1/Num_of_bits
add wave -position end  sim:/integration_1/Num_of_registers
add wave -position end  sim:/integration_1/op2
add wave -position end  sim:/integration_1/op_code_width
add wave -position end  sim:/integration_1/pc
add wave -position end  sim:/integration_1/pc_modified
add wave -position end  sim:/integration_1/pc_width
add wave -position end  sim:/integration_1/pop_width
add wave -position end  sim:/integration_1/read_data1
add wave -position end  sim:/integration_1/read_data1_result
add wave -position end  sim:/integration_1/read_data2
add wave -position end  sim:/integration_1/read_data2_result
add wave -position end  sim:/integration_1/result
add wave -position end  sim:/integration_1/selector_1
add wave -position end  sim:/integration_1/selector_2
add wave -position end  sim:/integration_1/selector_3
add wave -position end  sim:/integration_1/selector_4
add wave -position end  sim:/integration_1/selector_5
add wave -position end  sim:/integration_1/selector_6
add wave -position end  sim:/integration_1/selector_7
add wave -position end  sim:/integration_1/sp
add wave -position end  sim:/integration_1/sp_jump
add wave -position end  sim:/integration_1/sp_width
add wave -position end  sim:/integration_1/value
add wave -position end  sim:/integration_1/write_data
add wave -position end  sim:/integration_1/z_value
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Asmaa Adel  Hostname: ASMAA-ADEL  ProcessID: 12536
#           Attempting to use alternate WLF file "./wlft8shjjg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8shjjg
run
# 0000100000100000
# 0000000000000111
# 0000100001000000
# 0000000000000011
# 0001100101000000
# 0000000000000000
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
vsim -gui work.integration_1
# End time: 12:47:35 on Nov 17,2022, Elapsed time: 0:00:20
# Errors: 0, Warnings: 5
# vsim -gui work.integration_1 
# Start time: 12:47:35 on Nov 17,2022
# Loading work.integration_1
# Loading work.instruction_memory
# Loading work.read_file
# Loading work.control_unit
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage/read File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v Line: 13
add wave -position end  sim:/integration_1/alu_controls
add wave -position end  sim:/integration_1/clk
add wave -position end  sim:/integration_1/cs_alu_op
add wave -position end  sim:/integration_1/cs_call
add wave -position end  sim:/integration_1/cs_clrc
add wave -position end  sim:/integration_1/cs_int
add wave -position end  sim:/integration_1/cs_jc
add wave -position end  sim:/integration_1/cs_jmp
add wave -position end  sim:/integration_1/cs_jn
add wave -position end  sim:/integration_1/cs_jz
add wave -position end  sim:/integration_1/cs_ldd
add wave -position end  sim:/integration_1/cs_ldm
add wave -position end  sim:/integration_1/cs_mem_op
add wave -position end  sim:/integration_1/cs_mem_read
add wave -position end  sim:/integration_1/cs_mem_write
add wave -position end  sim:/integration_1/CS_NUM
add wave -position end  sim:/integration_1/cs_pop
add wave -position end  sim:/integration_1/cs_push
add wave -position end  sim:/integration_1/cs_reg_write
add wave -position end  sim:/integration_1/cs_reset
add wave -position end  sim:/integration_1/cs_ret
add wave -position end  sim:/integration_1/cs_rti
add wave -position end  sim:/integration_1/cs_setc
add wave -position end  sim:/integration_1/cs_std
add wave -position end  sim:/integration_1/data
add wave -position end  sim:/integration_1/flag
add wave -position end  sim:/integration_1/flag_result
add wave -position end  sim:/integration_1/immediate
add wave -position end  sim:/integration_1/instuction
add wave -position end  sim:/integration_1/mem_address
add wave -position end  sim:/integration_1/Num_alu
add wave -position end  sim:/integration_1/Num_of_bits
add wave -position end  sim:/integration_1/Num_of_registers
add wave -position end  sim:/integration_1/op2
add wave -position end  sim:/integration_1/op_code_width
add wave -position end  sim:/integration_1/pc
add wave -position end  sim:/integration_1/pc_modified
add wave -position end  sim:/integration_1/pc_width
add wave -position end  sim:/integration_1/pop_width
add wave -position end  sim:/integration_1/read_data1
add wave -position end  sim:/integration_1/read_data1_result
add wave -position end  sim:/integration_1/read_data2
add wave -position end  sim:/integration_1/read_data2_result
add wave -position end  sim:/integration_1/result
add wave -position end  sim:/integration_1/selector_1
add wave -position end  sim:/integration_1/selector_2
add wave -position end  sim:/integration_1/selector_3
add wave -position end  sim:/integration_1/selector_4
add wave -position end  sim:/integration_1/selector_5
add wave -position end  sim:/integration_1/selector_6
add wave -position end  sim:/integration_1/selector_7
add wave -position end  sim:/integration_1/sp
add wave -position end  sim:/integration_1/sp_jump
add wave -position end  sim:/integration_1/sp_width
add wave -position end  sim:/integration_1/value
add wave -position end  sim:/integration_1/write_data
add wave -position end  sim:/integration_1/z_value
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Asmaa Adel  Hostname: ASMAA-ADEL  ProcessID: 12536
#           Attempting to use alternate WLF file "./wlft8rhyab".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8rhyab
force -freeze sim:/integration_1/clk 1 0, 0 {50 ps} -r 100
run
# 0000100000100000
# 0000000000000111
# 0000100001000000
# 0000000000000011
# 0001100101000000
# 0000000000000000
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# Compile of alu.v was successful.
# Compile of control_unit.v was successful.
# Compile of instruction_memory.v was successful.
# Compile of read_file.v was successful.
# Compile of data_stack_memory.v was successful.
# Compile of integration_file.v was successful.
# Compile of decode_ciruit.v was successful.
# Compile of mux_generic.v was successful.
# Compile of sign_extend.v was successful.
# Compile of integration_phase_1.v was successful.
# 10 compiles, 0 failed with no errors.
vsim -gui work.integration_1
# End time: 12:48:45 on Nov 17,2022, Elapsed time: 0:01:10
# Errors: 0, Warnings: 5
# vsim -gui work.integration_1 
# Start time: 12:48:45 on Nov 17,2022
# Loading work.integration_1
# Loading work.instruction_memory
# Loading work.read_file
# Loading work.control_unit
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage/read File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v Line: 13
add wave -position end  sim:/integration_1/alu_controls
add wave -position end  sim:/integration_1/clk
add wave -position end  sim:/integration_1/cs_alu_op
add wave -position end  sim:/integration_1/cs_call
add wave -position end  sim:/integration_1/cs_clrc
add wave -position end  sim:/integration_1/cs_int
add wave -position end  sim:/integration_1/cs_jc
add wave -position end  sim:/integration_1/cs_jmp
add wave -position end  sim:/integration_1/cs_jn
add wave -position end  sim:/integration_1/cs_jz
add wave -position end  sim:/integration_1/cs_ldd
add wave -position end  sim:/integration_1/cs_ldm
add wave -position end  sim:/integration_1/cs_mem_op
add wave -position end  sim:/integration_1/cs_mem_read
add wave -position end  sim:/integration_1/cs_mem_write
add wave -position end  sim:/integration_1/CS_NUM
add wave -position end  sim:/integration_1/cs_pop
add wave -position end  sim:/integration_1/cs_push
add wave -position end  sim:/integration_1/cs_reg_write
add wave -position end  sim:/integration_1/cs_reset
add wave -position end  sim:/integration_1/cs_ret
add wave -position end  sim:/integration_1/cs_rti
add wave -position end  sim:/integration_1/cs_setc
add wave -position end  sim:/integration_1/cs_std
add wave -position end  sim:/integration_1/data
add wave -position end  sim:/integration_1/flag
add wave -position end  sim:/integration_1/flag_result
add wave -position end  sim:/integration_1/immediate
add wave -position end  sim:/integration_1/instuction
add wave -position end  sim:/integration_1/mem_address
add wave -position end  sim:/integration_1/Num_alu
add wave -position end  sim:/integration_1/Num_of_bits
add wave -position end  sim:/integration_1/Num_of_registers
add wave -position end  sim:/integration_1/op2
add wave -position end  sim:/integration_1/op_code_width
add wave -position end  sim:/integration_1/pc
add wave -position end  sim:/integration_1/pc_modified
add wave -position end  sim:/integration_1/pc_width
add wave -position end  sim:/integration_1/pop_width
add wave -position end  sim:/integration_1/read_data1
add wave -position end  sim:/integration_1/read_data1_result
add wave -position end  sim:/integration_1/read_data2
add wave -position end  sim:/integration_1/read_data2_result
add wave -position end  sim:/integration_1/result
add wave -position end  sim:/integration_1/selector_1
add wave -position end  sim:/integration_1/selector_2
add wave -position end  sim:/integration_1/selector_3
add wave -position end  sim:/integration_1/selector_4
add wave -position end  sim:/integration_1/selector_5
add wave -position end  sim:/integration_1/selector_6
add wave -position end  sim:/integration_1/selector_7
add wave -position end  sim:/integration_1/sp
add wave -position end  sim:/integration_1/sp_jump
add wave -position end  sim:/integration_1/sp_width
add wave -position end  sim:/integration_1/value
add wave -position end  sim:/integration_1/write_data
add wave -position end  sim:/integration_1/z_value
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Asmaa Adel  Hostname: ASMAA-ADEL  ProcessID: 12536
#           Attempting to use alternate WLF file "./wlfti8zqev".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfti8zqev
force -freeze sim:/integration_1/clk 1 0, 0 {50 ps} -r 100
run
# 0000100000100000
# 0000000000000111
# 0000100001000000
# 0000000000000011
# 0001100101000000
# 0000000000000000
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# Compile of integration_phase_1.v was successful.
vsim -gui work.integration_1
# End time: 12:51:37 on Nov 17,2022, Elapsed time: 0:02:52
# Errors: 0, Warnings: 5
# vsim -gui work.integration_1 
# Start time: 12:51:37 on Nov 17,2022
# Loading work.integration_1
# Loading work.instruction_memory
# Loading work.read_file
# Loading work.control_unit
# Loading work.decode_ciruit
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage/read File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v Line: 13
add wave -position end  sim:/integration_1/alu_controls
add wave -position end  sim:/integration_1/clk
add wave -position end  sim:/integration_1/cs_alu_op
add wave -position end  sim:/integration_1/cs_call
add wave -position end  sim:/integration_1/cs_clrc
add wave -position end  sim:/integration_1/cs_int
add wave -position end  sim:/integration_1/cs_jc
add wave -position end  sim:/integration_1/cs_jmp
add wave -position end  sim:/integration_1/cs_jn
add wave -position end  sim:/integration_1/cs_jz
add wave -position end  sim:/integration_1/cs_ldd
add wave -position end  sim:/integration_1/cs_ldm
add wave -position end  sim:/integration_1/cs_mem_op
add wave -position end  sim:/integration_1/cs_mem_read
add wave -position end  sim:/integration_1/cs_mem_write
add wave -position end  sim:/integration_1/CS_NUM
add wave -position end  sim:/integration_1/cs_pop
add wave -position end  sim:/integration_1/cs_push
add wave -position end  sim:/integration_1/cs_reg_write
add wave -position end  sim:/integration_1/cs_reset
add wave -position end  sim:/integration_1/cs_ret
add wave -position end  sim:/integration_1/cs_rti
add wave -position end  sim:/integration_1/cs_setc
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Asmaa Adel  Hostname: ASMAA-ADEL  ProcessID: 12536
#           Attempting to use alternate WLF file "./wlftr965c3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftr965c3
add wave -position end  sim:/integration_1/cs_std
add wave -position end  sim:/integration_1/data
add wave -position end  sim:/integration_1/flag
add wave -position end  sim:/integration_1/flag_result
add wave -position end  sim:/integration_1/immediate
add wave -position end  sim:/integration_1/instuction
add wave -position end  sim:/integration_1/mem_address
add wave -position end  sim:/integration_1/Num_alu
add wave -position end  sim:/integration_1/Num_of_bits
add wave -position end  sim:/integration_1/Num_of_registers
add wave -position end  sim:/integration_1/op2
add wave -position end  sim:/integration_1/op_code_width
add wave -position end  sim:/integration_1/pc
add wave -position end  sim:/integration_1/pc_modified
add wave -position end  sim:/integration_1/pc_width
add wave -position end  sim:/integration_1/pop_width
add wave -position end  sim:/integration_1/read_data1
add wave -position end  sim:/integration_1/read_data1_result
add wave -position end  sim:/integration_1/read_data2
add wave -position end  sim:/integration_1/read_data2_result
add wave -position end  sim:/integration_1/result
add wave -position end  sim:/integration_1/selector_1
add wave -position end  sim:/integration_1/selector_2
add wave -position end  sim:/integration_1/selector_3
add wave -position end  sim:/integration_1/selector_4
add wave -position end  sim:/integration_1/selector_5
add wave -position end  sim:/integration_1/selector_6
add wave -position end  sim:/integration_1/selector_7
add wave -position end  sim:/integration_1/sp
add wave -position end  sim:/integration_1/sp_jump
add wave -position end  sim:/integration_1/sp_width
add wave -position end  sim:/integration_1/value
add wave -position end  sim:/integration_1/write_data
add wave -position end  sim:/integration_1/z_value
force -freeze sim:/integration_1/clk 1 0, 0 {50 ps} -r 100
run
# 0000100000100000
# 0000000000000111
# 0000100001000000
# 0000000000000011
# 0001100101000000
# 0000000000000000
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# Compile of integration_phase_1.v was successful.
vsim -gui work.integration_1
# End time: 12:54:59 on Nov 17,2022, Elapsed time: 0:03:22
# Errors: 0, Warnings: 5
# vsim -gui work.integration_1 
# Start time: 12:54:59 on Nov 17,2022
# Loading work.integration_1
# Loading work.instruction_memory
# Loading work.read_file
# Loading work.control_unit
# Loading work.decode_ciruit
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage/read File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'write_address'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/decode_ciruit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/decode_stage File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'read_address1'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/decode_ciruit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/decode_stage File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'read_address2'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/decode_ciruit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/decode_stage File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 58
add wave -position end  sim:/integration_1/alu_controls
add wave -position end  sim:/integration_1/clk
add wave -position end  sim:/integration_1/cs_alu_op
add wave -position end  sim:/integration_1/cs_call
add wave -position end  sim:/integration_1/cs_clrc
add wave -position end  sim:/integration_1/cs_int
add wave -position end  sim:/integration_1/cs_jc
add wave -position end  sim:/integration_1/cs_jmp
add wave -position end  sim:/integration_1/cs_jn
add wave -position end  sim:/integration_1/cs_jz
add wave -position end  sim:/integration_1/cs_ldd
add wave -position end  sim:/integration_1/cs_ldm
add wave -position end  sim:/integration_1/cs_mem_op
add wave -position end  sim:/integration_1/cs_mem_read
add wave -position end  sim:/integration_1/cs_mem_write
add wave -position end  sim:/integration_1/CS_NUM
add wave -position end  sim:/integration_1/cs_pop
add wave -position end  sim:/integration_1/cs_push
add wave -position end  sim:/integration_1/cs_reg_write
add wave -position end  sim:/integration_1/cs_reset
add wave -position end  sim:/integration_1/cs_ret
add wave -position end  sim:/integration_1/cs_rti
add wave -position end  sim:/integration_1/cs_setc
add wave -position end  sim:/integration_1/cs_std
add wave -position end  sim:/integration_1/data
add wave -position end  sim:/integration_1/flag
add wave -position end  sim:/integration_1/flag_result
add wave -position end  sim:/integration_1/immediate
add wave -position end  sim:/integration_1/instuction
add wave -position end  sim:/integration_1/mem_address
add wave -position end  sim:/integration_1/Num_alu
add wave -position end  sim:/integration_1/Num_of_bits
add wave -position end  sim:/integration_1/Num_of_registers
add wave -position end  sim:/integration_1/op2
add wave -position end  sim:/integration_1/op_code_width
add wave -position end  sim:/integration_1/pc
add wave -position end  sim:/integration_1/pc_modified
add wave -position end  sim:/integration_1/pc_width
add wave -position end  sim:/integration_1/pop_width
add wave -position end  sim:/integration_1/read_add_1
add wave -position end  sim:/integration_1/read_add_2
add wave -position end  sim:/integration_1/read_data1
add wave -position end  sim:/integration_1/read_data1_result
add wave -position end  sim:/integration_1/read_data2
add wave -position end  sim:/integration_1/read_data2_result
add wave -position end  sim:/integration_1/result
add wave -position end  sim:/integration_1/selector_1
add wave -position end  sim:/integration_1/selector_2
add wave -position end  sim:/integration_1/selector_3
add wave -position end  sim:/integration_1/selector_4
add wave -position end  sim:/integration_1/selector_5
add wave -position end  sim:/integration_1/selector_6
add wave -position end  sim:/integration_1/selector_7
add wave -position end  sim:/integration_1/sp
add wave -position end  sim:/integration_1/sp_jump
add wave -position end  sim:/integration_1/sp_width
add wave -position end  sim:/integration_1/value
add wave -position end  sim:/integration_1/write_data
add wave -position end  sim:/integration_1/z_value
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Asmaa Adel  Hostname: ASMAA-ADEL  ProcessID: 12536
#           Attempting to use alternate WLF file "./wlftfyi113".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftfyi113
force -freeze sim:/integration_1/clk 1 0, 0 {50 ps} -r 100
run
# 0000100000100000
# 0000000000000111
# 0000100001000000
# 0000000000000011
# 0001100101000000
# 0000000000000000
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# Compile of alu.v was successful.
# Compile of control_unit.v was successful.
# Compile of instruction_memory.v was successful.
# Compile of read_file.v was successful.
# Compile of data_stack_memory.v was successful.
# Compile of integration_file.v was successful.
# Compile of decode_ciruit.v was successful.
# Compile of mux_generic.v was successful.
# Compile of sign_extend.v was successful.
# Compile of integration_phase_1.v was successful.
# 10 compiles, 0 failed with no errors.
vsim -gui work.integration_1
# End time: 12:56:15 on Nov 17,2022, Elapsed time: 0:01:16
# Errors: 0, Warnings: 8
# vsim -gui work.integration_1 
# Start time: 12:56:15 on Nov 17,2022
# Loading work.integration_1
# Loading work.instruction_memory
# Loading work.read_file
# Loading work.control_unit
# Loading work.decode_ciruit
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage/read File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v Line: 13
add wave -position end  sim:/integration_1/alu_controls
add wave -position end  sim:/integration_1/clk
add wave -position end  sim:/integration_1/cs_alu_op
add wave -position end  sim:/integration_1/cs_call
add wave -position end  sim:/integration_1/cs_clrc
add wave -position end  sim:/integration_1/cs_int
add wave -position end  sim:/integration_1/cs_jc
add wave -position end  sim:/integration_1/cs_jmp
add wave -position end  sim:/integration_1/cs_jn
add wave -position end  sim:/integration_1/cs_jz
add wave -position end  sim:/integration_1/cs_ldd
add wave -position end  sim:/integration_1/cs_ldm
add wave -position end  sim:/integration_1/cs_mem_op
add wave -position end  sim:/integration_1/cs_mem_read
add wave -position end  sim:/integration_1/cs_mem_write
add wave -position end  sim:/integration_1/CS_NUM
add wave -position end  sim:/integration_1/cs_pop
add wave -position end  sim:/integration_1/cs_push
add wave -position end  sim:/integration_1/cs_reg_write
add wave -position end  sim:/integration_1/cs_reset
add wave -position end  sim:/integration_1/cs_ret
add wave -position end  sim:/integration_1/cs_rti
add wave -position end  sim:/integration_1/cs_setc
add wave -position end  sim:/integration_1/cs_std
add wave -position end  sim:/integration_1/data
add wave -position end  sim:/integration_1/flag
add wave -position end  sim:/integration_1/flag_result
add wave -position end  sim:/integration_1/immediate
add wave -position end  sim:/integration_1/instuction
add wave -position end  sim:/integration_1/mem_address
add wave -position end  sim:/integration_1/Num_alu
add wave -position end  sim:/integration_1/Num_of_bits
add wave -position end  sim:/integration_1/Num_of_registers
add wave -position end  sim:/integration_1/op2
add wave -position end  sim:/integration_1/op_code_width
add wave -position end  sim:/integration_1/pc
add wave -position end  sim:/integration_1/pc_modified
add wave -position end  sim:/integration_1/pc_width
add wave -position end  sim:/integration_1/pop_width
add wave -position end  sim:/integration_1/read_add_1
add wave -position end  sim:/integration_1/read_add_2
add wave -position end  sim:/integration_1/read_data1
add wave -position end  sim:/integration_1/read_data1_result
add wave -position end  sim:/integration_1/read_data2
add wave -position end  sim:/integration_1/read_data2_result
add wave -position end  sim:/integration_1/result
add wave -position end  sim:/integration_1/selector_1
add wave -position end  sim:/integration_1/selector_2
add wave -position end  sim:/integration_1/selector_3
add wave -position end  sim:/integration_1/selector_4
add wave -position end  sim:/integration_1/selector_5
add wave -position end  sim:/integration_1/selector_6
add wave -position end  sim:/integration_1/selector_7
add wave -position end  sim:/integration_1/sp
add wave -position end  sim:/integration_1/sp_jump
add wave -position end  sim:/integration_1/sp_width
add wave -position end  sim:/integration_1/value
add wave -position end  sim:/integration_1/write_data
add wave -position end  sim:/integration_1/z_value
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Asmaa Adel  Hostname: ASMAA-ADEL  ProcessID: 12536
#           Attempting to use alternate WLF file "./wlft9r8ib1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9r8ib1
force -freeze sim:/integration_1/clk 1 0, 0 {50 ps} -r 100
run
# 0000100000100000
# 0000000000000111
# 0000100001000000
# 0000000000000011
# 0001100101000000
# 0000000000000000
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# Compile of integration_phase_1.v was successful.
vsim -gui work.integration_1
# End time: 12:58:55 on Nov 17,2022, Elapsed time: 0:02:40
# Errors: 0, Warnings: 5
# vsim -gui work.integration_1 
# Start time: 12:58:55 on Nov 17,2022
# Loading work.integration_1
# Loading work.instruction_memory
# Loading work.read_file
# Loading work.control_unit
# Loading work.decode_ciruit
# Loading work.mux_generic
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage/read File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v Line: 13
add wave -position end  sim:/integration_1/alu_controls
add wave -position end  sim:/integration_1/clk
add wave -position end  sim:/integration_1/cs_alu_op
add wave -position end  sim:/integration_1/cs_call
add wave -position end  sim:/integration_1/cs_clrc
add wave -position end  sim:/integration_1/cs_int
add wave -position end  sim:/integration_1/cs_jc
add wave -position end  sim:/integration_1/cs_jmp
add wave -position end  sim:/integration_1/cs_jn
add wave -position end  sim:/integration_1/cs_jz
add wave -position end  sim:/integration_1/cs_ldd
add wave -position end  sim:/integration_1/cs_ldm
add wave -position end  sim:/integration_1/cs_mem_op
add wave -position end  sim:/integration_1/cs_mem_read
add wave -position end  sim:/integration_1/cs_mem_write
add wave -position end  sim:/integration_1/CS_NUM
add wave -position end  sim:/integration_1/cs_pop
add wave -position end  sim:/integration_1/cs_push
add wave -position end  sim:/integration_1/cs_reg_write
add wave -position end  sim:/integration_1/cs_reset
add wave -position end  sim:/integration_1/cs_ret
add wave -position end  sim:/integration_1/cs_rti
add wave -position end  sim:/integration_1/cs_setc
add wave -position end  sim:/integration_1/cs_std
add wave -position end  sim:/integration_1/data
add wave -position end  sim:/integration_1/flag
add wave -position end  sim:/integration_1/flag_result
add wave -position end  sim:/integration_1/immediate
add wave -position end  sim:/integration_1/instuction
add wave -position end  sim:/integration_1/mem_address
add wave -position end  sim:/integration_1/Num_alu
add wave -position end  sim:/integration_1/Num_of_bits
add wave -position end  sim:/integration_1/Num_of_registers
add wave -position end  sim:/integration_1/op2
add wave -position end  sim:/integration_1/op_code_width
add wave -position end  sim:/integration_1/pc
add wave -position end  sim:/integration_1/pc_modified
add wave -position end  sim:/integration_1/pc_width
add wave -position end  sim:/integration_1/pop_width
add wave -position end  sim:/integration_1/read_add_1
add wave -position end  sim:/integration_1/read_add_2
add wave -position end  sim:/integration_1/read_data1
add wave -position end  sim:/integration_1/read_data1_result
add wave -position end  sim:/integration_1/read_data2
add wave -position end  sim:/integration_1/read_data2_result
add wave -position end  sim:/integration_1/result
add wave -position end  sim:/integration_1/selector_1
add wave -position end  sim:/integration_1/selector_2
add wave -position end  sim:/integration_1/selector_3
add wave -position end  sim:/integration_1/selector_4
add wave -position end  sim:/integration_1/selector_5
add wave -position end  sim:/integration_1/selector_6
add wave -position end  sim:/integration_1/selector_7
add wave -position end  sim:/integration_1/sp
add wave -position end  sim:/integration_1/sp_jump
add wave -position end  sim:/integration_1/sp_width
add wave -position end  sim:/integration_1/value
add wave -position end  sim:/integration_1/write_data
add wave -position end  sim:/integration_1/z_value
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Asmaa Adel  Hostname: ASMAA-ADEL  ProcessID: 12536
#           Attempting to use alternate WLF file "./wlftxs14jh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxs14jh
force -freeze sim:/integration_1/clk 1 0, 0 {50 ps} -r 100
run
# 0000100000100000
# 0000000000000111
# 0000100001000000
# 0000000000000011
# 0001100101000000
# 0000000000000000
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# Compile of integration_phase_1.v was successful.
vsim -gui work.integration_1
# End time: 12:59:51 on Nov 17,2022, Elapsed time: 0:00:56
# Errors: 0, Warnings: 5
# vsim -gui work.integration_1 
# Start time: 12:59:51 on Nov 17,2022
# Loading work.integration_1
# Loading work.instruction_memory
# Loading work.read_file
# Loading work.control_unit
# Loading work.decode_ciruit
# Loading work.mux_generic
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage/read File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v Line: 13
add wave -position end  sim:/integration_1/alu_controls
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Asmaa Adel  Hostname: ASMAA-ADEL  ProcessID: 12536
#           Attempting to use alternate WLF file "./wlfti5evyq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfti5evyq
add wave -position end  sim:/integration_1/clk
add wave -position end  sim:/integration_1/cs_alu_op
add wave -position end  sim:/integration_1/cs_call
add wave -position end  sim:/integration_1/cs_clrc
add wave -position end  sim:/integration_1/cs_int
add wave -position end  sim:/integration_1/cs_jc
add wave -position end  sim:/integration_1/cs_jmp
add wave -position end  sim:/integration_1/cs_jn
add wave -position end  sim:/integration_1/cs_jz
add wave -position end  sim:/integration_1/cs_ldd
add wave -position end  sim:/integration_1/cs_ldm
add wave -position end  sim:/integration_1/cs_mem_op
add wave -position end  sim:/integration_1/cs_mem_read
add wave -position end  sim:/integration_1/cs_mem_write
add wave -position end  sim:/integration_1/CS_NUM
add wave -position end  sim:/integration_1/cs_pop
add wave -position end  sim:/integration_1/cs_push
add wave -position end  sim:/integration_1/cs_reg_write
add wave -position end  sim:/integration_1/cs_reset
add wave -position end  sim:/integration_1/cs_ret
add wave -position end  sim:/integration_1/cs_rti
add wave -position end  sim:/integration_1/cs_setc
add wave -position end  sim:/integration_1/cs_std
add wave -position end  sim:/integration_1/data
add wave -position end  sim:/integration_1/flag
add wave -position end  sim:/integration_1/flag_result
add wave -position end  sim:/integration_1/immediate
add wave -position end  sim:/integration_1/instuction
add wave -position end  sim:/integration_1/mem_address
add wave -position end  sim:/integration_1/Num_alu
add wave -position end  sim:/integration_1/Num_of_bits
add wave -position end  sim:/integration_1/Num_of_registers
add wave -position end  sim:/integration_1/op2
add wave -position end  sim:/integration_1/op_code_width
add wave -position end  sim:/integration_1/pc
add wave -position end  sim:/integration_1/pc_modified
add wave -position end  sim:/integration_1/pc_width
add wave -position end  sim:/integration_1/pop_width
add wave -position end  sim:/integration_1/read_add_1
add wave -position end  sim:/integration_1/read_add_2
add wave -position end  sim:/integration_1/read_data1
add wave -position end  sim:/integration_1/read_data1_result
add wave -position end  sim:/integration_1/read_data2
add wave -position end  sim:/integration_1/read_data2_result
add wave -position end  sim:/integration_1/result
add wave -position end  sim:/integration_1/selector_1
add wave -position end  sim:/integration_1/selector_2
add wave -position end  sim:/integration_1/selector_3
add wave -position end  sim:/integration_1/selector_4
add wave -position end  sim:/integration_1/selector_5
add wave -position end  sim:/integration_1/selector_6
add wave -position end  sim:/integration_1/selector_7
add wave -position end  sim:/integration_1/sp
add wave -position end  sim:/integration_1/sp_jump
add wave -position end  sim:/integration_1/sp_width
add wave -position end  sim:/integration_1/value
add wave -position end  sim:/integration_1/write_data
add wave -position end  sim:/integration_1/z_value
force -freeze sim:/integration_1/clk 1 0, 0 {50 ps} -r 100
run
# 0000100000100000
# 0000000000000111
# 0000100001000000
# 0000000000000011
# 0001100101000000
# 0000000000000000
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# Compile of integration_phase_1.v was successful.
vsim -gui work.integration_1
# End time: 13:01:00 on Nov 17,2022, Elapsed time: 0:01:09
# Errors: 0, Warnings: 5
# vsim -gui work.integration_1 
# Start time: 13:01:00 on Nov 17,2022
# Loading work.integration_1
# Loading work.instruction_memory
# Loading work.read_file
# Loading work.control_unit
# Loading work.decode_ciruit
# Loading work.mux_generic
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage/read File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'sel'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/mux_generic.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/mux_3 File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 104
add wave -position end  sim:/integration_1/alu_controls
add wave -position end  sim:/integration_1/clk
add wave -position end  sim:/integration_1/cs_alu_op
add wave -position end  sim:/integration_1/cs_call
add wave -position end  sim:/integration_1/cs_clrc
add wave -position end  sim:/integration_1/cs_int
add wave -position end  sim:/integration_1/cs_jc
add wave -position end  sim:/integration_1/cs_jmp
add wave -position end  sim:/integration_1/cs_jn
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Asmaa Adel  Hostname: ASMAA-ADEL  ProcessID: 12536
#           Attempting to use alternate WLF file "./wlfttnsfks".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfttnsfks
add wave -position end  sim:/integration_1/cs_jz
add wave -position end  sim:/integration_1/cs_ldd
add wave -position end  sim:/integration_1/cs_ldm
add wave -position end  sim:/integration_1/cs_mem_op
add wave -position end  sim:/integration_1/cs_mem_read
add wave -position end  sim:/integration_1/cs_mem_write
add wave -position end  sim:/integration_1/CS_NUM
add wave -position end  sim:/integration_1/cs_pop
add wave -position end  sim:/integration_1/cs_push
add wave -position end  sim:/integration_1/cs_reg_write
add wave -position end  sim:/integration_1/cs_reset
add wave -position end  sim:/integration_1/cs_ret
add wave -position end  sim:/integration_1/cs_rti
add wave -position end  sim:/integration_1/cs_setc
add wave -position end  sim:/integration_1/cs_std
add wave -position end  sim:/integration_1/data
add wave -position end  sim:/integration_1/flag
add wave -position end  sim:/integration_1/flag_result
add wave -position end  sim:/integration_1/immediate
add wave -position end  sim:/integration_1/instuction
add wave -position end  sim:/integration_1/mem_address
add wave -position end  sim:/integration_1/Num_alu
add wave -position end  sim:/integration_1/Num_of_bits
add wave -position end  sim:/integration_1/Num_of_registers
add wave -position end  sim:/integration_1/op2
add wave -position end  sim:/integration_1/op_code_width
add wave -position end  sim:/integration_1/pc
add wave -position end  sim:/integration_1/pc_modified
add wave -position end  sim:/integration_1/pc_width
add wave -position end  sim:/integration_1/pop_width
add wave -position end  sim:/integration_1/read_add_1
add wave -position end  sim:/integration_1/read_add_2
add wave -position end  sim:/integration_1/read_data1
add wave -position end  sim:/integration_1/read_data1_result
add wave -position end  sim:/integration_1/read_data2
add wave -position end  sim:/integration_1/read_data2_result
add wave -position end  sim:/integration_1/result
add wave -position end  sim:/integration_1/selector_1
add wave -position end  sim:/integration_1/selector_2
add wave -position end  sim:/integration_1/selector_3
add wave -position end  sim:/integration_1/selector_4
add wave -position end  sim:/integration_1/selector_5
add wave -position end  sim:/integration_1/selector_6
add wave -position end  sim:/integration_1/selector_7
add wave -position end  sim:/integration_1/sp
add wave -position end  sim:/integration_1/sp_jump
add wave -position end  sim:/integration_1/sp_width
add wave -position end  sim:/integration_1/value
add wave -position end  sim:/integration_1/write_data
add wave -position end  sim:/integration_1/z_value
force -freeze sim:/integration_1/clk 1 0, 0 {50 ps} -r 100
run
# 0000100000100000
# 0000000000000111
# 0000100001000000
# 0000000000000011
# 0001100101000000
# 0000000000000000
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# Compile of integration_phase_1.v was successful.
vsim -gui work.integration_1
# End time: 13:05:32 on Nov 17,2022, Elapsed time: 0:04:32
# Errors: 0, Warnings: 6
# vsim -gui work.integration_1 
# Start time: 13:05:32 on Nov 17,2022
# Loading work.integration_1
# Loading work.instruction_memory
# Loading work.read_file
# Loading work.control_unit
# Loading work.decode_ciruit
# Loading work.mux_generic
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage/read File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v Line: 13
add wave -position end  sim:/integration_1/alu_controls
add wave -position end  sim:/integration_1/clk
add wave -position end  sim:/integration_1/cs_alu_op
add wave -position end  sim:/integration_1/cs_call
add wave -position end  sim:/integration_1/cs_clrc
add wave -position end  sim:/integration_1/cs_int
add wave -position end  sim:/integration_1/cs_jc
add wave -position end  sim:/integration_1/cs_jmp
add wave -position end  sim:/integration_1/cs_jn
add wave -position end  sim:/integration_1/cs_jz
add wave -position end  sim:/integration_1/cs_ldd
add wave -position end  sim:/integration_1/cs_ldm
add wave -position end  sim:/integration_1/cs_mem_op
add wave -position end  sim:/integration_1/cs_mem_read
add wave -position end  sim:/integration_1/cs_mem_write
add wave -position end  sim:/integration_1/CS_NUM
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Asmaa Adel  Hostname: ASMAA-ADEL  ProcessID: 12536
#           Attempting to use alternate WLF file "./wlft7w52r4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7w52r4
add wave -position end  sim:/integration_1/cs_pop
add wave -position end  sim:/integration_1/cs_push
add wave -position end  sim:/integration_1/cs_reg_write
add wave -position end  sim:/integration_1/cs_reset
add wave -position end  sim:/integration_1/cs_ret
add wave -position end  sim:/integration_1/cs_rti
add wave -position end  sim:/integration_1/cs_setc
add wave -position end  sim:/integration_1/cs_std
add wave -position end  sim:/integration_1/data
add wave -position end  sim:/integration_1/flag
add wave -position end  sim:/integration_1/flag_result
add wave -position end  sim:/integration_1/immediate
add wave -position end  sim:/integration_1/instuction
add wave -position end  sim:/integration_1/mem_address
add wave -position end  sim:/integration_1/Num_alu
add wave -position end  sim:/integration_1/Num_of_bits
add wave -position end  sim:/integration_1/Num_of_registers
add wave -position end  sim:/integration_1/op2
add wave -position end  sim:/integration_1/op_code_width
add wave -position end  sim:/integration_1/pc
add wave -position end  sim:/integration_1/pc_modified
add wave -position end  sim:/integration_1/pc_width
add wave -position end  sim:/integration_1/pop_width
add wave -position end  sim:/integration_1/read_add_1
add wave -position end  sim:/integration_1/read_add_2
add wave -position end  sim:/integration_1/read_data1
add wave -position end  sim:/integration_1/read_data1_result
add wave -position end  sim:/integration_1/read_data2
add wave -position end  sim:/integration_1/read_data2_result
add wave -position end  sim:/integration_1/result
add wave -position end  sim:/integration_1/selector_1
add wave -position end  sim:/integration_1/selector_2
add wave -position end  sim:/integration_1/selector_3
add wave -position end  sim:/integration_1/selector_4
add wave -position end  sim:/integration_1/selector_5
add wave -position end  sim:/integration_1/selector_6
add wave -position end  sim:/integration_1/selector_7
add wave -position end  sim:/integration_1/sp
add wave -position end  sim:/integration_1/sp_jump
add wave -position end  sim:/integration_1/sp_width
add wave -position end  sim:/integration_1/value
add wave -position end  sim:/integration_1/write_data
add wave -position end  sim:/integration_1/z_value
force -freeze sim:/integration_1/clk 1 0, 0 {50 ps} -r 100
run
# 0000100000100000
# 0000000000000111
# 0000100001000000
# 0000000000000011
# 0001100101000000
# 0000000000000000
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# Compile of decode_ciruit.v was successful.
vsim -gui work.integration_1
# End time: 13:12:37 on Nov 17,2022, Elapsed time: 0:07:05
# Errors: 0, Warnings: 5
# vsim -gui work.integration_1 
# Start time: 13:12:37 on Nov 17,2022
# Loading work.integration_1
# Loading work.instruction_memory
# Loading work.read_file
# Loading work.control_unit
# Loading work.decode_ciruit
# Loading work.mux_generic
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage/read File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v Line: 13
add wave -position end  sim:/integration_1/alu_controls
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Asmaa Adel  Hostname: ASMAA-ADEL  ProcessID: 12536
#           Attempting to use alternate WLF file "./wlftejavdr".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftejavdr
add wave -position end  sim:/integration_1/clk
add wave -position end  sim:/integration_1/cs_alu_op
add wave -position end  sim:/integration_1/cs_call
add wave -position end  sim:/integration_1/cs_clrc
add wave -position end  sim:/integration_1/cs_int
add wave -position end  sim:/integration_1/cs_jc
add wave -position end  sim:/integration_1/cs_jmp
add wave -position end  sim:/integration_1/cs_jn
add wave -position end  sim:/integration_1/cs_jz
add wave -position end  sim:/integration_1/cs_ldd
add wave -position end  sim:/integration_1/cs_ldm
add wave -position end  sim:/integration_1/cs_mem_op
add wave -position end  sim:/integration_1/cs_mem_read
add wave -position end  sim:/integration_1/cs_mem_write
add wave -position end  sim:/integration_1/CS_NUM
add wave -position end  sim:/integration_1/cs_pop
add wave -position end  sim:/integration_1/cs_push
add wave -position end  sim:/integration_1/cs_reg_write
add wave -position end  sim:/integration_1/cs_reset
add wave -position end  sim:/integration_1/cs_ret
add wave -position end  sim:/integration_1/cs_rti
add wave -position end  sim:/integration_1/cs_setc
add wave -position end  sim:/integration_1/cs_std
add wave -position end  sim:/integration_1/data
add wave -position end  sim:/integration_1/flag
add wave -position end  sim:/integration_1/flag_result
add wave -position end  sim:/integration_1/immediate
add wave -position end  sim:/integration_1/instuction
add wave -position end  sim:/integration_1/mem_address
add wave -position end  sim:/integration_1/Num_alu
add wave -position end  sim:/integration_1/Num_of_bits
add wave -position end  sim:/integration_1/Num_of_registers
add wave -position end  sim:/integration_1/op2
add wave -position end  sim:/integration_1/op_code_width
add wave -position end  sim:/integration_1/pc
add wave -position end  sim:/integration_1/pc_modified
add wave -position end  sim:/integration_1/pc_width
add wave -position end  sim:/integration_1/pop_width
add wave -position end  sim:/integration_1/read_add_1
add wave -position end  sim:/integration_1/read_add_2
add wave -position end  sim:/integration_1/read_data1
add wave -position end  sim:/integration_1/read_data1_result
add wave -position end  sim:/integration_1/read_data2
add wave -position end  sim:/integration_1/read_data2_result
add wave -position end  sim:/integration_1/result
add wave -position end  sim:/integration_1/selector_1
add wave -position end  sim:/integration_1/selector_2
add wave -position end  sim:/integration_1/selector_3
add wave -position end  sim:/integration_1/selector_4
add wave -position end  sim:/integration_1/selector_5
add wave -position end  sim:/integration_1/selector_6
add wave -position end  sim:/integration_1/selector_7
add wave -position end  sim:/integration_1/sp
add wave -position end  sim:/integration_1/sp_jump
add wave -position end  sim:/integration_1/sp_width
add wave -position end  sim:/integration_1/value
add wave -position end  sim:/integration_1/write_data
add wave -position end  sim:/integration_1/z_value
force -freeze sim:/integration_1/clk 1 0, 0 {50 ps} -r 100
run
# 0000100000100000
# 0000000000000111
# 0000100001000000
# 0000000000000011
# 0001100101000000
# 0000000000000000
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# Compile of buffer.v failed with 1 errors.
# Compile of buffer.v was successful.
# Compile of alu.v was successful.
# Compile of control_unit.v was successful.
# Compile of instruction_memory.v failed with 1 errors.
# Compile of read_file.v was successful.
# Compile of data_stack_memory.v was successful.
# Compile of integration_file.v was successful.
# Compile of decode_ciruit.v was successful.
# Compile of mux_generic.v was successful.
# Compile of sign_extend.v was successful.
# Compile of integration_phase_1.v was successful.
# Compile of buffer.v was successful.
# 11 compiles, 1 failed with 1 error.
# Compile of instruction_memory.v was successful.
vsim -gui work.integration_1
# End time: 13:36:06 on Nov 17,2022, Elapsed time: 0:23:29
# Errors: 0, Warnings: 9
# vsim -gui work.integration_1 
# Start time: 13:36:06 on Nov 17,2022
# Loading work.integration_1
# Loading work.instruction_memory
# Loading work.read_file
# Loading work.mux_generic
# Loading work.control_unit
# Loading work.decode_ciruit
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage/read File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'sel'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/mux_generic.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/mux_1 File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 48
add wave -position end  sim:/integration_1/alu_controls
add wave -position end  sim:/integration_1/clk
add wave -position end  sim:/integration_1/cs_alu_op
add wave -position end  sim:/integration_1/cs_call
add wave -position end  sim:/integration_1/cs_clrc
add wave -position end  sim:/integration_1/cs_int
add wave -position end  sim:/integration_1/cs_jc
add wave -position end  sim:/integration_1/cs_jmp
add wave -position end  sim:/integration_1/cs_jn
add wave -position end  sim:/integration_1/cs_jz
add wave -position end  sim:/integration_1/cs_ldd
add wave -position end  sim:/integration_1/cs_ldm
add wave -position end  sim:/integration_1/cs_mem_op
add wave -position end  sim:/integration_1/cs_mem_read
add wave -position end  sim:/integration_1/cs_mem_write
add wave -position end  sim:/integration_1/CS_NUM
add wave -position end  sim:/integration_1/cs_pop
add wave -position end  sim:/integration_1/cs_push
add wave -position end  sim:/integration_1/cs_reg_write
add wave -position end  sim:/integration_1/cs_reset
add wave -position end  sim:/integration_1/cs_ret
add wave -position end  sim:/integration_1/cs_rti
add wave -position end  sim:/integration_1/cs_setc
add wave -position end  sim:/integration_1/cs_std
add wave -position end  sim:/integration_1/data
add wave -position end  sim:/integration_1/flag
add wave -position end  sim:/integration_1/flag_result
add wave -position end  sim:/integration_1/immediate
add wave -position end  sim:/integration_1/instuction
add wave -position end  sim:/integration_1/mem_address
add wave -position end  sim:/integration_1/Num_alu
add wave -position end  sim:/integration_1/Num_of_bits
add wave -position end  sim:/integration_1/Num_of_registers
add wave -position end  sim:/integration_1/op2
add wave -position end  sim:/integration_1/op_code_width
add wave -position end  sim:/integration_1/pc
add wave -position end  sim:/integration_1/pc_modified
add wave -position end  sim:/integration_1/pc_width
add wave -position end  sim:/integration_1/pop_width
add wave -position end  sim:/integration_1/read_add_1
add wave -position end  sim:/integration_1/read_add_2
add wave -position end  sim:/integration_1/read_data1
add wave -position end  sim:/integration_1/read_data1_result
add wave -position end  sim:/integration_1/read_data2
add wave -position end  sim:/integration_1/read_data2_result
add wave -position end  sim:/integration_1/result
add wave -position end  sim:/integration_1/selector_1
add wave -position end  sim:/integration_1/selector_2
add wave -position end  sim:/integration_1/selector_3
add wave -position end  sim:/integration_1/selector_4
add wave -position end  sim:/integration_1/selector_5
add wave -position end  sim:/integration_1/selector_6
add wave -position end  sim:/integration_1/selector_7
add wave -position end  sim:/integration_1/sp
add wave -position end  sim:/integration_1/sp_jump
add wave -position end  sim:/integration_1/sp_width
add wave -position end  sim:/integration_1/value
add wave -position end  sim:/integration_1/write_data
add wave -position end  sim:/integration_1/z_value
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Asmaa Adel  Hostname: ASMAA-ADEL  ProcessID: 12536
#           Attempting to use alternate WLF file "./wlftag4g6w".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftag4g6w
force -freeze sim:/integration_1/clk 1 0, 0 {50 ps} -r 100
run
# 0000100000100000
# 0000000000000111
# 0000100001000000
# 0000000000000011
# 0001100101000000
# 0000000000000000
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
vsim -gui work.integration_1
# End time: 13:38:40 on Nov 17,2022, Elapsed time: 0:02:34
# Errors: 0, Warnings: 5
# vsim -gui work.integration_1 
# Start time: 13:38:40 on Nov 17,2022
# Loading work.integration_1
# Loading work.instruction_memory
# Loading work.read_file
# Loading work.mux_generic
# Loading work.control_unit
# Loading work.decode_ciruit
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage/read File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'sel'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/mux_generic.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/mux_1 File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 48
add wave -position end  sim:/integration_1/alu_controls
add wave -position end  sim:/integration_1/clk
add wave -position end  sim:/integration_1/cs_alu_op
add wave -position end  sim:/integration_1/cs_call
add wave -position end  sim:/integration_1/cs_clrc
add wave -position end  sim:/integration_1/cs_int
add wave -position end  sim:/integration_1/cs_jc
add wave -position end  sim:/integration_1/cs_jmp
add wave -position end  sim:/integration_1/cs_jn
add wave -position end  sim:/integration_1/cs_jz
add wave -position end  sim:/integration_1/cs_ldd
add wave -position end  sim:/integration_1/cs_ldm
add wave -position end  sim:/integration_1/cs_mem_op
add wave -position end  sim:/integration_1/cs_mem_read
add wave -position end  sim:/integration_1/cs_mem_write
add wave -position end  sim:/integration_1/CS_NUM
add wave -position end  sim:/integration_1/cs_pop
add wave -position end  sim:/integration_1/cs_push
add wave -position end  sim:/integration_1/cs_reg_write
add wave -position end  sim:/integration_1/cs_reset
add wave -position end  sim:/integration_1/cs_ret
add wave -position end  sim:/integration_1/cs_rti
add wave -position end  sim:/integration_1/cs_setc
add wave -position end  sim:/integration_1/cs_std
add wave -position end  sim:/integration_1/data
add wave -position end  sim:/integration_1/flag
add wave -position end  sim:/integration_1/flag_result
add wave -position end  sim:/integration_1/immediate
add wave -position end  sim:/integration_1/instuction
add wave -position end  sim:/integration_1/mem_address
add wave -position end  sim:/integration_1/Num_alu
add wave -position end  sim:/integration_1/Num_of_bits
add wave -position end  sim:/integration_1/Num_of_registers
add wave -position end  sim:/integration_1/op2
add wave -position end  sim:/integration_1/op_code_width
add wave -position end  sim:/integration_1/pc
add wave -position end  sim:/integration_1/pc_modified
add wave -position end  sim:/integration_1/pc_width
add wave -position end  sim:/integration_1/pop_width
add wave -position end  sim:/integration_1/read_add_1
add wave -position end  sim:/integration_1/read_add_2
add wave -position end  sim:/integration_1/read_data1
add wave -position end  sim:/integration_1/read_data1_result
add wave -position end  sim:/integration_1/read_data2
add wave -position end  sim:/integration_1/read_data2_result
add wave -position end  sim:/integration_1/result
add wave -position end  sim:/integration_1/selector_1
add wave -position end  sim:/integration_1/selector_2
add wave -position end  sim:/integration_1/selector_3
add wave -position end  sim:/integration_1/selector_4
add wave -position end  sim:/integration_1/selector_5
add wave -position end  sim:/integration_1/selector_6
add wave -position end  sim:/integration_1/selector_7
add wave -position end  sim:/integration_1/sp
add wave -position end  sim:/integration_1/sp_jump
add wave -position end  sim:/integration_1/sp_width
add wave -position end  sim:/integration_1/value
add wave -position end  sim:/integration_1/write_data
add wave -position end  sim:/integration_1/z_value
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Asmaa Adel  Hostname: ASMAA-ADEL  ProcessID: 12536
#           Attempting to use alternate WLF file "./wlftajwbyn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftajwbyn
force -freeze sim:/integration_1/clk 0 0, 1 {50 ps} -r 100
run
# 0000100000100000
# 0000000000000111
# 0000100001000000
# 0000000000000011
# 0001100101000000
# 0000000000000000
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
vsim -gui work.integration_1
# End time: 13:40:16 on Nov 17,2022, Elapsed time: 0:01:36
# Errors: 0, Warnings: 5
# vsim -gui work.integration_1 
# Start time: 13:40:16 on Nov 17,2022
# Loading work.integration_1
# Loading work.instruction_memory
# Loading work.read_file
# Loading work.mux_generic
# Loading work.control_unit
# Loading work.decode_ciruit
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage/read File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'sel'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/mux_generic.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/mux_1 File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 48
add wave -position end  sim:/integration_1/alu_controls
add wave -position end  sim:/integration_1/clk
add wave -position end  sim:/integration_1/cs_alu_op
add wave -position end  sim:/integration_1/cs_call
add wave -position end  sim:/integration_1/cs_clrc
add wave -position end  sim:/integration_1/cs_int
add wave -position end  sim:/integration_1/cs_jc
add wave -position end  sim:/integration_1/cs_jmp
add wave -position end  sim:/integration_1/cs_jn
add wave -position end  sim:/integration_1/cs_jz
add wave -position end  sim:/integration_1/cs_ldd
add wave -position end  sim:/integration_1/cs_ldm
add wave -position end  sim:/integration_1/cs_mem_op
add wave -position end  sim:/integration_1/cs_mem_read
add wave -position end  sim:/integration_1/cs_mem_write
add wave -position end  sim:/integration_1/CS_NUM
add wave -position end  sim:/integration_1/cs_pop
add wave -position end  sim:/integration_1/cs_push
add wave -position end  sim:/integration_1/cs_reg_write
add wave -position end  sim:/integration_1/cs_reset
add wave -position end  sim:/integration_1/cs_ret
add wave -position end  sim:/integration_1/cs_rti
add wave -position end  sim:/integration_1/cs_setc
add wave -position end  sim:/integration_1/cs_std
add wave -position end  sim:/integration_1/data
add wave -position end  sim:/integration_1/flag
add wave -position end  sim:/integration_1/flag_result
add wave -position end  sim:/integration_1/immediate
add wave -position end  sim:/integration_1/instuction
add wave -position end  sim:/integration_1/mem_address
add wave -position end  sim:/integration_1/Num_alu
add wave -position end  sim:/integration_1/Num_of_bits
add wave -position end  sim:/integration_1/Num_of_registers
add wave -position end  sim:/integration_1/op2
add wave -position end  sim:/integration_1/op_code_width
add wave -position end  sim:/integration_1/pc
add wave -position end  sim:/integration_1/pc_modified
add wave -position end  sim:/integration_1/pc_width
add wave -position end  sim:/integration_1/pop_width
add wave -position end  sim:/integration_1/read_add_1
add wave -position end  sim:/integration_1/read_add_2
add wave -position end  sim:/integration_1/read_data1
add wave -position end  sim:/integration_1/read_data1_result
add wave -position end  sim:/integration_1/read_data2
add wave -position end  sim:/integration_1/read_data2_result
add wave -position end  sim:/integration_1/result
add wave -position end  sim:/integration_1/selector_1
add wave -position end  sim:/integration_1/selector_2
add wave -position end  sim:/integration_1/selector_3
add wave -position end  sim:/integration_1/selector_4
add wave -position end  sim:/integration_1/selector_5
add wave -position end  sim:/integration_1/selector_6
add wave -position end  sim:/integration_1/selector_7
add wave -position end  sim:/integration_1/sp
add wave -position end  sim:/integration_1/sp_jump
add wave -position end  sim:/integration_1/sp_width
add wave -position end  sim:/integration_1/value
add wave -position end  sim:/integration_1/write_data
add wave -position end  sim:/integration_1/z_value
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Asmaa Adel  Hostname: ASMAA-ADEL  ProcessID: 12536
#           Attempting to use alternate WLF file "./wlft1i5i0w".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1i5i0w
force -freeze sim:/integration_1/clk 0 0, 1 {50 ps} -r 100
run
# 0000000000000000
# 0000000000000000
# 0000100000100000
# 0000000000000111
# 0000100001000000
# 0000000000000011
# 0001100101000000
# 0000000000000000
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# Compile of alu.v was successful.
# Compile of control_unit.v was successful.
# Compile of instruction_memory.v was successful.
# Compile of read_file.v was successful.
# Compile of data_stack_memory.v was successful.
# Compile of integration_file.v was successful.
# Compile of decode_ciruit.v was successful.
# Compile of mux_generic.v was successful.
# Compile of sign_extend.v was successful.
# Compile of integration_phase_1.v was successful.
# Compile of buffer.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -gui work.integration_1
# End time: 13:57:16 on Nov 17,2022, Elapsed time: 0:17:00
# Errors: 0, Warnings: 6
# vsim -gui work.integration_1 
# Start time: 13:57:16 on Nov 17,2022
# Loading work.integration_1
# Loading work.instruction_memory
# Loading work.read_file
# Loading work.buffer
# Loading work.mux_generic
# Loading work.control_unit
# Loading work.decode_ciruit
# Loading work.alu
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage/read File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'sel'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/mux_generic.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/mux_1 File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (25) for port 'read_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_decode File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (70) for port 'write_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_decode File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'op1'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/alu.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/alu_stage File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'op2'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/alu.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/alu_stage File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'shamt'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/alu.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/alu_stage File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (1) for port 'alu_operation'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/alu.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/alu_stage File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 87
add wave -position end  sim:/integration_1/alu_controls
add wave -position end  sim:/integration_1/clk
add wave -position end  sim:/integration_1/cs_alu_op
add wave -position end  sim:/integration_1/cs_call
add wave -position end  sim:/integration_1/cs_clrc
add wave -position end  sim:/integration_1/cs_int
add wave -position end  sim:/integration_1/cs_jc
add wave -position end  sim:/integration_1/cs_jmp
add wave -position end  sim:/integration_1/cs_jn
add wave -position end  sim:/integration_1/cs_jz
add wave -position end  sim:/integration_1/cs_ldd
add wave -position end  sim:/integration_1/cs_ldm
add wave -position end  sim:/integration_1/cs_mem_op
add wave -position end  sim:/integration_1/cs_mem_read
add wave -position end  sim:/integration_1/cs_mem_write
add wave -position end  sim:/integration_1/CS_NUM
add wave -position end  sim:/integration_1/cs_pop
add wave -position end  sim:/integration_1/cs_push
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Asmaa Adel  Hostname: ASMAA-ADEL  ProcessID: 12536
#           Attempting to use alternate WLF file "./wlft42ebgi".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft42ebgi
add wave -position end  sim:/integration_1/cs_reg_write
add wave -position end  sim:/integration_1/cs_reset
add wave -position end  sim:/integration_1/cs_ret
add wave -position end  sim:/integration_1/cs_rti
add wave -position end  sim:/integration_1/cs_setc
add wave -position end  sim:/integration_1/cs_std
add wave -position end  sim:/integration_1/d_alu_controls
add wave -position end  sim:/integration_1/d_alu_op
add wave -position end  sim:/integration_1/d_call
add wave -position end  sim:/integration_1/d_clrc
add wave -position end  sim:/integration_1/d_int
add wave -position end  sim:/integration_1/d_jc
add wave -position end  sim:/integration_1/d_jmp
add wave -position end  sim:/integration_1/d_jn
add wave -position end  sim:/integration_1/d_jz
add wave -position end  sim:/integration_1/d_ldd
add wave -position end  sim:/integration_1/d_ldm
add wave -position end  sim:/integration_1/d_mem_op
add wave -position end  sim:/integration_1/d_mem_read
add wave -position end  sim:/integration_1/d_mem_write
add wave -position end  sim:/integration_1/d_pop
add wave -position end  sim:/integration_1/d_push
add wave -position end  sim:/integration_1/d_read_data1
add wave -position end  sim:/integration_1/d_read_data2
add wave -position end  sim:/integration_1/d_reg_write
add wave -position end  sim:/integration_1/d_reset
add wave -position end  sim:/integration_1/d_ret
add wave -position end  sim:/integration_1/d_rti
add wave -position end  sim:/integration_1/d_setc
add wave -position end  sim:/integration_1/d_shamt
add wave -position end  sim:/integration_1/d_std
add wave -position end  sim:/integration_1/data
add wave -position end  sim:/integration_1/flag
add wave -position end  sim:/integration_1/flag_result
add wave -position end  sim:/integration_1/immediate
add wave -position end  sim:/integration_1/immediate_f
add wave -position end  sim:/integration_1/instuction
add wave -position end  sim:/integration_1/instuction_f
add wave -position end  sim:/integration_1/mem_address
add wave -position end  sim:/integration_1/Num_alu
add wave -position end  sim:/integration_1/Num_of_bits
add wave -position end  sim:/integration_1/Num_of_registers
add wave -position end  sim:/integration_1/op2
add wave -position end  sim:/integration_1/op_code_width
add wave -position end  sim:/integration_1/pc
add wave -position end  sim:/integration_1/pc_modified
add wave -position end  sim:/integration_1/pc_width
add wave -position end  sim:/integration_1/pop_width
add wave -position end  sim:/integration_1/read_add_1
add wave -position end  sim:/integration_1/read_add_2
add wave -position end  sim:/integration_1/read_data1
add wave -position end  sim:/integration_1/read_data1_result
add wave -position end  sim:/integration_1/read_data2
add wave -position end  sim:/integration_1/read_data2_result
add wave -position end  sim:/integration_1/result
add wave -position end  sim:/integration_1/selector_1
add wave -position end  sim:/integration_1/selector_2
add wave -position end  sim:/integration_1/selector_3
add wave -position end  sim:/integration_1/selector_4
add wave -position end  sim:/integration_1/selector_5
add wave -position end  sim:/integration_1/selector_6
add wave -position end  sim:/integration_1/selector_7
add wave -position end  sim:/integration_1/sp
add wave -position end  sim:/integration_1/sp_jump
add wave -position end  sim:/integration_1/sp_width
add wave -position end  sim:/integration_1/value
add wave -position end  sim:/integration_1/write_data
add wave -position end  sim:/integration_1/z_value
force -freeze sim:/integration_1/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/integration_1/clk 0 0, 1 {50 ps} -r 100
run
# 0000000000000000
# 0000000000000000
# 0000100000100000
# 0000000000000111
# 0000100001000000
# 0000000000000011
# 0001100101000000
# 0000000000000000
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# Compile of control_unit.v was successful.
# Compile of integration_phase_1.v failed with 1 errors.
# Compile of integration_phase_1.v was successful.
vsim -gui work.integration_1
# End time: 15:13:50 on Nov 17,2022, Elapsed time: 1:16:34
# Errors: 0, Warnings: 14
# vsim -gui work.integration_1 
# Start time: 15:13:50 on Nov 17,2022
# Loading work.integration_1
# Loading work.instruction_memory
# Loading work.read_file
# Loading work.buffer
# Loading work.mux_generic
# Loading work.control_unit
# Loading work.decode_ciruit
# Loading work.alu
# Loading work.sign_extend
# Loading work.data_stack_memory
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage/read File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'sel'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/mux_generic.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/mux_1 File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (73) does not match connection size (89) for port 'read_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_decode File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 100
# ** Warning: (vsim-3015) [PCDPC] - Port size (73) does not match connection size (89) for port 'write_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_decode File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 100
# ** Warning: (vsim-3015) [PCDPC] - Port size (43) does not match connection size (91) for port 'read_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_alu File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (43) does not match connection size (91) for port 'write_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_alu File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (54) does not match connection size (86) for port 'read_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_mem File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 155
# ** Warning: (vsim-3015) [PCDPC] - Port size (54) does not match connection size (86) for port 'write_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_mem File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 155
add wave -position end  sim:/integration_1/alu_controls
add wave -position end  sim:/integration_1/clk
add wave -position end  sim:/integration_1/cs_alu_op
add wave -position end  sim:/integration_1/cs_call
add wave -position end  sim:/integration_1/cs_clrc
add wave -position end  sim:/integration_1/cs_int
add wave -position end  sim:/integration_1/cs_jc
add wave -position end  sim:/integration_1/cs_jmp
add wave -position end  sim:/integration_1/cs_jn
add wave -position end  sim:/integration_1/cs_jz
add wave -position end  sim:/integration_1/cs_ldd
add wave -position end  sim:/integration_1/cs_ldm
add wave -position end  sim:/integration_1/cs_mem_op
add wave -position end  sim:/integration_1/cs_mem_read
add wave -position end  sim:/integration_1/cs_mem_write
add wave -position end  sim:/integration_1/CS_NUM
add wave -position end  sim:/integration_1/cs_pop
add wave -position end  sim:/integration_1/cs_push
add wave -position end  sim:/integration_1/cs_reg_write
add wave -position end  sim:/integration_1/cs_reset
add wave -position end  sim:/integration_1/cs_ret
add wave -position end  sim:/integration_1/cs_rti
add wave -position end  sim:/integration_1/cs_setc
add wave -position end  sim:/integration_1/cs_std
add wave -position end  sim:/integration_1/d_alu_controls
add wave -position end  sim:/integration_1/d_alu_op
add wave -position end  sim:/integration_1/d_call
add wave -position end  sim:/integration_1/d_clrc
add wave -position end  sim:/integration_1/d_immediate
add wave -position end  sim:/integration_1/d_int
add wave -position end  sim:/integration_1/d_jc
add wave -position end  sim:/integration_1/d_jmp
add wave -position end  sim:/integration_1/d_jn
add wave -position end  sim:/integration_1/d_jz
add wave -position end  sim:/integration_1/d_ldd
add wave -position end  sim:/integration_1/d_ldm
add wave -position end  sim:/integration_1/d_mem_op
add wave -position end  sim:/integration_1/d_mem_read
add wave -position end  sim:/integration_1/d_mem_write
add wave -position end  sim:/integration_1/d_pop
add wave -position end  sim:/integration_1/d_push
add wave -position end  sim:/integration_1/d_read_add_2
add wave -position end  sim:/integration_1/d_read_data1
add wave -position end  sim:/integration_1/d_read_data2
add wave -position end  sim:/integration_1/d_reg_write
add wave -position end  sim:/integration_1/d_reset
add wave -position end  sim:/integration_1/d_ret
add wave -position end  sim:/integration_1/d_rti
add wave -position end  sim:/integration_1/d_setc
add wave -position end  sim:/integration_1/d_shamt
add wave -position end  sim:/integration_1/d_std
add wave -position end  sim:/integration_1/data
add wave -position end  sim:/integration_1/e_alu_op
add wave -position end  sim:/integration_1/e_call
add wave -position end  sim:/integration_1/e_clrc
add wave -position end  sim:/integration_1/e_flag
add wave -position end  sim:/integration_1/e_immediate
add wave -position end  sim:/integration_1/e_int
add wave -position end  sim:/integration_1/e_jc
add wave -position end  sim:/integration_1/e_jmp
add wave -position end  sim:/integration_1/e_jn
add wave -position end  sim:/integration_1/e_jz
add wave -position end  sim:/integration_1/e_ldd
add wave -position end  sim:/integration_1/e_ldm
add wave -position end  sim:/integration_1/e_mem_op
add wave -position end  sim:/integration_1/e_mem_read
add wave -position end  sim:/integration_1/e_mem_write
add wave -position end  sim:/integration_1/e_pop
add wave -position end  sim:/integration_1/e_push
add wave -position end  sim:/integration_1/e_read_add_2
add wave -position end  sim:/integration_1/e_read_data1
add wave -position end  sim:/integration_1/e_read_data2
add wave -position end  sim:/integration_1/e_reg_write
add wave -position end  sim:/integration_1/e_reset
add wave -position end  sim:/integration_1/e_result
add wave -position end  sim:/integration_1/e_ret
add wave -position end  sim:/integration_1/e_rti
add wave -position end  sim:/integration_1/e_setc
add wave -position end  sim:/integration_1/e_std
add wave -position end  sim:/integration_1/flag
add wave -position end  sim:/integration_1/flag_result
add wave -position end  sim:/integration_1/immediate
add wave -position end  sim:/integration_1/immediate_f
add wave -position end  sim:/integration_1/instuction
add wave -position end  sim:/integration_1/instuction_f
add wave -position end  sim:/integration_1/m_alu_op
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Asmaa Adel  Hostname: ASMAA-ADEL  ProcessID: 12536
#           Attempting to use alternate WLF file "./wlft7qaxi8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7qaxi8
add wave -position end  sim:/integration_1/m_call
add wave -position end  sim:/integration_1/m_clrc
add wave -position end  sim:/integration_1/m_data
add wave -position end  sim:/integration_1/m_immediate
add wave -position end  sim:/integration_1/m_int
add wave -position end  sim:/integration_1/m_jc
add wave -position end  sim:/integration_1/m_jmp
add wave -position end  sim:/integration_1/m_jn
add wave -position end  sim:/integration_1/m_jz
add wave -position end  sim:/integration_1/m_ldd
add wave -position end  sim:/integration_1/m_ldm
add wave -position end  sim:/integration_1/m_mem_op
add wave -position end  sim:/integration_1/m_pop
add wave -position end  sim:/integration_1/m_push
add wave -position end  sim:/integration_1/m_read_add_2
add wave -position end  sim:/integration_1/m_reg_write
add wave -position end  sim:/integration_1/m_reset
add wave -position end  sim:/integration_1/m_result
add wave -position end  sim:/integration_1/m_ret
add wave -position end  sim:/integration_1/m_rti
add wave -position end  sim:/integration_1/m_setc
add wave -position end  sim:/integration_1/m_std
add wave -position end  sim:/integration_1/mem_address
add wave -position end  sim:/integration_1/Num_alu
add wave -position end  sim:/integration_1/Num_of_bits
add wave -position end  sim:/integration_1/Num_of_registers
add wave -position end  sim:/integration_1/op2
add wave -position end  sim:/integration_1/op_code_width
add wave -position end  sim:/integration_1/pc
add wave -position end  sim:/integration_1/pc_modified
add wave -position end  sim:/integration_1/pc_width
add wave -position end  sim:/integration_1/pop_width
add wave -position end  sim:/integration_1/read_add_1
add wave -position end  sim:/integration_1/read_add_2
add wave -position end  sim:/integration_1/read_data1
add wave -position end  sim:/integration_1/read_data1_result
add wave -position end  sim:/integration_1/read_data2
add wave -position end  sim:/integration_1/read_data2_result
add wave -position end  sim:/integration_1/result
add wave -position end  sim:/integration_1/selector_1
add wave -position end  sim:/integration_1/selector_2
add wave -position end  sim:/integration_1/selector_3
add wave -position end  sim:/integration_1/selector_4
add wave -position end  sim:/integration_1/selector_5
add wave -position end  sim:/integration_1/selector_6
add wave -position end  sim:/integration_1/selector_7
add wave -position end  sim:/integration_1/sp
add wave -position end  sim:/integration_1/sp_jump
add wave -position end  sim:/integration_1/sp_width
add wave -position end  sim:/integration_1/value
add wave -position end  sim:/integration_1/write_data
add wave -position end  sim:/integration_1/z_value
force -freeze sim:/integration_1/clk 0 0, 1 {50 ps} -r 100
run
# 0000000000000000
# 0000000000000000
# 0000100000100000
# 0000000000000111
# 0000100001000000
# 0000000000000011
# 0001100101000000
# 0000000000000000
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# Compile of alu.v was successful.
# Compile of control_unit.v was successful.
# Compile of instruction_memory.v was successful.
# Compile of read_file.v was successful.
# Compile of data_stack_memory.v was successful.
# Compile of integration_file.v was successful.
# Compile of decode_ciruit.v was successful.
# Compile of mux_generic.v was successful.
# Compile of sign_extend.v was successful.
# Compile of integration_phase_1.v was successful.
# Compile of buffer.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -gui work.integration_1
# End time: 15:23:21 on Nov 17,2022, Elapsed time: 0:09:31
# Errors: 0, Warnings: 12
# vsim -gui work.integration_1 
# Start time: 15:23:21 on Nov 17,2022
# Loading work.integration_1
# Loading work.instruction_memory
# Loading work.read_file
# Loading work.buffer
# Loading work.mux_generic
# Loading work.control_unit
# Loading work.decode_ciruit
# Loading work.alu
# Loading work.sign_extend
# Loading work.data_stack_memory
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage/read File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'sel'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/mux_generic.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/mux_1 File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (57) does not match connection size (91) for port 'read_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_alu File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (57) does not match connection size (91) for port 'write_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_alu File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (70) does not match connection size (86) for port 'read_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_mem File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 155
# ** Warning: (vsim-3015) [PCDPC] - Port size (70) does not match connection size (86) for port 'write_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_mem File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 155
add wave -position end  sim:/integration_1/alu_controls
add wave -position end  sim:/integration_1/clk
add wave -position end  sim:/integration_1/cs_alu_op
add wave -position end  sim:/integration_1/cs_call
add wave -position end  sim:/integration_1/cs_clrc
add wave -position end  sim:/integration_1/cs_int
add wave -position end  sim:/integration_1/cs_jc
add wave -position end  sim:/integration_1/cs_jmp
add wave -position end  sim:/integration_1/cs_jn
add wave -position end  sim:/integration_1/cs_jz
add wave -position end  sim:/integration_1/cs_ldd
add wave -position end  sim:/integration_1/cs_ldm
add wave -position end  sim:/integration_1/cs_mem_op
add wave -position end  sim:/integration_1/cs_mem_read
add wave -position end  sim:/integration_1/cs_mem_write
add wave -position end  sim:/integration_1/CS_NUM
add wave -position end  sim:/integration_1/cs_pop
add wave -position end  sim:/integration_1/cs_push
add wave -position end  sim:/integration_1/cs_reg_write
add wave -position end  sim:/integration_1/cs_reset
add wave -position end  sim:/integration_1/cs_ret
add wave -position end  sim:/integration_1/cs_rti
add wave -position end  sim:/integration_1/cs_setc
add wave -position end  sim:/integration_1/cs_std
add wave -position end  sim:/integration_1/d_alu_controls
add wave -position end  sim:/integration_1/d_alu_op
add wave -position end  sim:/integration_1/d_call
add wave -position end  sim:/integration_1/d_clrc
add wave -position end  sim:/integration_1/d_immediate
add wave -position end  sim:/integration_1/d_int
add wave -position end  sim:/integration_1/d_jc
add wave -position end  sim:/integration_1/d_jmp
add wave -position end  sim:/integration_1/d_jn
add wave -position end  sim:/integration_1/d_jz
add wave -position end  sim:/integration_1/d_ldd
add wave -position end  sim:/integration_1/d_ldm
add wave -position end  sim:/integration_1/d_mem_op
add wave -position end  sim:/integration_1/d_mem_read
add wave -position end  sim:/integration_1/d_mem_write
add wave -position end  sim:/integration_1/d_pop
add wave -position end  sim:/integration_1/d_push
add wave -position end  sim:/integration_1/d_read_add_2
add wave -position end  sim:/integration_1/d_read_data1
add wave -position end  sim:/integration_1/d_read_data2
add wave -position end  sim:/integration_1/d_reg_write
add wave -position end  sim:/integration_1/d_reset
add wave -position end  sim:/integration_1/d_ret
add wave -position end  sim:/integration_1/d_rti
add wave -position end  sim:/integration_1/d_setc
add wave -position end  sim:/integration_1/d_shamt
add wave -position end  sim:/integration_1/d_std
add wave -position end  sim:/integration_1/data
add wave -position end  sim:/integration_1/e_alu_op
add wave -position end  sim:/integration_1/e_call
add wave -position end  sim:/integration_1/e_clrc
add wave -position end  sim:/integration_1/e_flag
add wave -position end  sim:/integration_1/e_immediate
add wave -position end  sim:/integration_1/e_int
add wave -position end  sim:/integration_1/e_jc
add wave -position end  sim:/integration_1/e_jmp
add wave -position end  sim:/integration_1/e_jn
add wave -position end  sim:/integration_1/e_jz
add wave -position end  sim:/integration_1/e_ldd
add wave -position end  sim:/integration_1/e_ldm
add wave -position end  sim:/integration_1/e_mem_op
add wave -position end  sim:/integration_1/e_mem_read
add wave -position end  sim:/integration_1/e_mem_write
add wave -position end  sim:/integration_1/e_pop
add wave -position end  sim:/integration_1/e_push
add wave -position end  sim:/integration_1/e_read_add_2
add wave -position end  sim:/integration_1/e_read_data1
add wave -position end  sim:/integration_1/e_read_data2
add wave -position end  sim:/integration_1/e_reg_write
add wave -position end  sim:/integration_1/e_reset
add wave -position end  sim:/integration_1/e_result
add wave -position end  sim:/integration_1/e_ret
add wave -position end  sim:/integration_1/e_rti
add wave -position end  sim:/integration_1/e_setc
add wave -position end  sim:/integration_1/e_std
add wave -position end  sim:/integration_1/flag
add wave -position end  sim:/integration_1/flag_result
add wave -position end  sim:/integration_1/immediate
add wave -position end  sim:/integration_1/immediate_f
add wave -position end  sim:/integration_1/instuction
add wave -position end  sim:/integration_1/instuction_f
add wave -position end  sim:/integration_1/m_alu_op
add wave -position end  sim:/integration_1/m_call
add wave -position end  sim:/integration_1/m_clrc
add wave -position end  sim:/integration_1/m_data
add wave -position end  sim:/integration_1/m_immediate
add wave -position end  sim:/integration_1/m_int
add wave -position end  sim:/integration_1/m_jc
add wave -position end  sim:/integration_1/m_jmp
add wave -position end  sim:/integration_1/m_jn
add wave -position end  sim:/integration_1/m_jz
add wave -position end  sim:/integration_1/m_ldd
add wave -position end  sim:/integration_1/m_ldm
add wave -position end  sim:/integration_1/m_mem_op
add wave -position end  sim:/integration_1/m_pop
add wave -position end  sim:/integration_1/m_push
add wave -position end  sim:/integration_1/m_read_add_2
add wave -position end  sim:/integration_1/m_reg_write
add wave -position end  sim:/integration_1/m_reset
add wave -position end  sim:/integration_1/m_result
add wave -position end  sim:/integration_1/m_ret
add wave -position end  sim:/integration_1/m_rti
add wave -position end  sim:/integration_1/m_setc
add wave -position end  sim:/integration_1/m_std
add wave -position end  sim:/integration_1/mem_address
add wave -position end  sim:/integration_1/Num_alu
add wave -position end  sim:/integration_1/Num_of_bits
add wave -position end  sim:/integration_1/Num_of_registers
add wave -position end  sim:/integration_1/op2
add wave -position end  sim:/integration_1/op_code_width
add wave -position end  sim:/integration_1/pc
add wave -position end  sim:/integration_1/pc_modified
add wave -position end  sim:/integration_1/pc_width
add wave -position end  sim:/integration_1/pop_width
add wave -position end  sim:/integration_1/read_add_1
add wave -position end  sim:/integration_1/read_add_2
add wave -position end  sim:/integration_1/read_data1
add wave -position end  sim:/integration_1/read_data1_result
add wave -position end  sim:/integration_1/read_data2
add wave -position end  sim:/integration_1/read_data2_result
add wave -position end  sim:/integration_1/result
add wave -position end  sim:/integration_1/selector_1
add wave -position end  sim:/integration_1/selector_2
add wave -position end  sim:/integration_1/selector_3
add wave -position end  sim:/integration_1/selector_4
add wave -position end  sim:/integration_1/selector_5
add wave -position end  sim:/integration_1/selector_6
add wave -position end  sim:/integration_1/selector_7
add wave -position end  sim:/integration_1/sp
add wave -position end  sim:/integration_1/sp_jump
add wave -position end  sim:/integration_1/sp_width
add wave -position end  sim:/integration_1/value
add wave -position end  sim:/integration_1/write_data
add wave -position end  sim:/integration_1/z_value
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Asmaa Adel  Hostname: ASMAA-ADEL  ProcessID: 12536
#           Attempting to use alternate WLF file "./wlftrzvfet".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftrzvfet
force -freeze sim:/integration_1/clk 0 0, 1 {50 ps} -r 100
run
# 0000000000000000
# 0000000000000000
# 0000100000100000
# 0000000000000111
# 0000100001000000
# 0000000000000011
# 0001100101000000
# 0000000000000000
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# Compile of integration_phase_1.v was successful.
vsim -gui work.integration_1
# End time: 15:29:56 on Nov 17,2022, Elapsed time: 0:06:35
# Errors: 0, Warnings: 10
# vsim -gui work.integration_1 
# Start time: 15:29:56 on Nov 17,2022
# Loading work.integration_1
# Loading work.instruction_memory
# Loading work.read_file
# Loading work.buffer
# Loading work.mux_generic
# Loading work.control_unit
# Loading work.decode_ciruit
# Loading work.alu
# Loading work.sign_extend
# Loading work.data_stack_memory
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage/read File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'sel'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/mux_generic.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/mux_1 File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (70) does not match connection size (86) for port 'read_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_mem File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 155
# ** Warning: (vsim-3015) [PCDPC] - Port size (70) does not match connection size (86) for port 'write_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_mem File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 155
add wave -position end  sim:/integration_1/alu_controls
add wave -position end  sim:/integration_1/clk
add wave -position end  sim:/integration_1/cs_alu_op
add wave -position end  sim:/integration_1/cs_call
add wave -position end  sim:/integration_1/cs_clrc
add wave -position end  sim:/integration_1/cs_int
add wave -position end  sim:/integration_1/cs_jc
add wave -position end  sim:/integration_1/cs_jmp
add wave -position end  sim:/integration_1/cs_jn
add wave -position end  sim:/integration_1/cs_jz
add wave -position end  sim:/integration_1/cs_ldd
add wave -position end  sim:/integration_1/cs_ldm
add wave -position end  sim:/integration_1/cs_mem_op
add wave -position end  sim:/integration_1/cs_mem_read
add wave -position end  sim:/integration_1/cs_mem_write
add wave -position end  sim:/integration_1/CS_NUM
add wave -position end  sim:/integration_1/cs_pop
add wave -position end  sim:/integration_1/cs_push
add wave -position end  sim:/integration_1/cs_reg_write
add wave -position end  sim:/integration_1/cs_reset
add wave -position end  sim:/integration_1/cs_ret
add wave -position end  sim:/integration_1/cs_rti
add wave -position end  sim:/integration_1/cs_setc
add wave -position end  sim:/integration_1/cs_std
add wave -position end  sim:/integration_1/d_alu_controls
add wave -position end  sim:/integration_1/d_alu_op
add wave -position end  sim:/integration_1/d_call
add wave -position end  sim:/integration_1/d_clrc
add wave -position end  sim:/integration_1/d_immediate
add wave -position end  sim:/integration_1/d_int
add wave -position end  sim:/integration_1/d_jc
add wave -position end  sim:/integration_1/d_jmp
add wave -position end  sim:/integration_1/d_jn
add wave -position end  sim:/integration_1/d_jz
add wave -position end  sim:/integration_1/d_ldd
add wave -position end  sim:/integration_1/d_ldm
add wave -position end  sim:/integration_1/d_mem_op
add wave -position end  sim:/integration_1/d_mem_read
add wave -position end  sim:/integration_1/d_mem_write
add wave -position end  sim:/integration_1/d_pop
add wave -position end  sim:/integration_1/d_push
add wave -position end  sim:/integration_1/d_read_add_2
add wave -position end  sim:/integration_1/d_read_data1
add wave -position end  sim:/integration_1/d_read_data2
add wave -position end  sim:/integration_1/d_reg_write
add wave -position end  sim:/integration_1/d_reset
add wave -position end  sim:/integration_1/d_ret
add wave -position end  sim:/integration_1/d_rti
add wave -position end  sim:/integration_1/d_setc
add wave -position end  sim:/integration_1/d_shamt
add wave -position end  sim:/integration_1/d_std
add wave -position end  sim:/integration_1/data
add wave -position end  sim:/integration_1/e_alu_op
add wave -position end  sim:/integration_1/e_call
add wave -position end  sim:/integration_1/e_clrc
add wave -position end  sim:/integration_1/e_flag
add wave -position end  sim:/integration_1/e_immediate
add wave -position end  sim:/integration_1/e_int
add wave -position end  sim:/integration_1/e_jc
add wave -position end  sim:/integration_1/e_jmp
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Asmaa Adel  Hostname: ASMAA-ADEL  ProcessID: 12536
#           Attempting to use alternate WLF file "./wlft2m5qr7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2m5qr7
add wave -position end  sim:/integration_1/e_jn
add wave -position end  sim:/integration_1/e_jz
add wave -position end  sim:/integration_1/e_ldd
add wave -position end  sim:/integration_1/e_ldm
add wave -position end  sim:/integration_1/e_mem_op
add wave -position end  sim:/integration_1/e_mem_read
add wave -position end  sim:/integration_1/e_mem_write
add wave -position end  sim:/integration_1/e_pop
add wave -position end  sim:/integration_1/e_push
add wave -position end  sim:/integration_1/e_read_add_2
add wave -position end  sim:/integration_1/e_read_data1
add wave -position end  sim:/integration_1/e_read_data2
add wave -position end  sim:/integration_1/e_reg_write
add wave -position end  sim:/integration_1/e_reset
add wave -position end  sim:/integration_1/e_result
add wave -position end  sim:/integration_1/e_ret
add wave -position end  sim:/integration_1/e_rti
add wave -position end  sim:/integration_1/e_setc
add wave -position end  sim:/integration_1/e_std
add wave -position end  sim:/integration_1/flag
add wave -position end  sim:/integration_1/flag_result
add wave -position end  sim:/integration_1/immediate
add wave -position end  sim:/integration_1/immediate_f
add wave -position end  sim:/integration_1/instuction
add wave -position end  sim:/integration_1/instuction_f
add wave -position end  sim:/integration_1/m_alu_op
add wave -position end  sim:/integration_1/m_call
add wave -position end  sim:/integration_1/m_clrc
add wave -position end  sim:/integration_1/m_data
add wave -position end  sim:/integration_1/m_immediate
add wave -position end  sim:/integration_1/m_int
add wave -position end  sim:/integration_1/m_jc
add wave -position end  sim:/integration_1/m_jmp
add wave -position end  sim:/integration_1/m_jn
add wave -position end  sim:/integration_1/m_jz
add wave -position end  sim:/integration_1/m_ldd
add wave -position end  sim:/integration_1/m_ldm
add wave -position end  sim:/integration_1/m_mem_op
add wave -position end  sim:/integration_1/m_pop
add wave -position end  sim:/integration_1/m_push
add wave -position end  sim:/integration_1/m_read_add_2
add wave -position end  sim:/integration_1/m_reg_write
add wave -position end  sim:/integration_1/m_reset
add wave -position end  sim:/integration_1/m_result
add wave -position end  sim:/integration_1/m_ret
add wave -position end  sim:/integration_1/m_rti
add wave -position end  sim:/integration_1/m_setc
add wave -position end  sim:/integration_1/m_std
add wave -position end  sim:/integration_1/mem_address
add wave -position end  sim:/integration_1/Num_alu
add wave -position end  sim:/integration_1/Num_of_bits
add wave -position end  sim:/integration_1/Num_of_registers
add wave -position end  sim:/integration_1/op2
add wave -position end  sim:/integration_1/op_code_width
add wave -position end  sim:/integration_1/pc
add wave -position end  sim:/integration_1/pc_modified
add wave -position end  sim:/integration_1/pc_width
add wave -position end  sim:/integration_1/pop_width
add wave -position end  sim:/integration_1/read_add_1
add wave -position end  sim:/integration_1/read_add_2
add wave -position end  sim:/integration_1/read_data1
add wave -position end  sim:/integration_1/read_data1_result
add wave -position end  sim:/integration_1/read_data2
add wave -position end  sim:/integration_1/read_data2_result
add wave -position end  sim:/integration_1/result
add wave -position end  sim:/integration_1/selector_1
add wave -position end  sim:/integration_1/selector_2
add wave -position end  sim:/integration_1/selector_3
add wave -position end  sim:/integration_1/selector_4
add wave -position end  sim:/integration_1/selector_5
add wave -position end  sim:/integration_1/selector_6
add wave -position end  sim:/integration_1/selector_7
add wave -position end  sim:/integration_1/sp
add wave -position end  sim:/integration_1/sp_jump
add wave -position end  sim:/integration_1/sp_width
add wave -position end  sim:/integration_1/value
add wave -position end  sim:/integration_1/write_data
add wave -position end  sim:/integration_1/z_value
force -freeze sim:/integration_1/clk 0 0, 1 {50 ps} -r 100
run
# 0000000000000000
# 0000000000000000
# 0000100000100000
# 0000000000000111
# 0000100001000000
# 0000000000000011
# 0001100101000000
# 0000000000000000
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# Compile of alu.v was successful.
# Load canceled
vsim -gui work.integration_1
# End time: 16:47:29 on Nov 17,2022, Elapsed time: 1:17:33
# Errors: 0, Warnings: 8
# vsim -gui work.integration_1 
# Start time: 16:47:29 on Nov 17,2022
# Loading work.integration_1
# Loading work.instruction_memory
# Loading work.read_file
# Loading work.buffer
# Loading work.mux_generic
# Loading work.control_unit
# Loading work.decode_ciruit
# Loading work.alu
# Loading work.sign_extend
# Loading work.data_stack_memory
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage/read File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'sel'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/mux_generic.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/mux_1 File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (70) does not match connection size (86) for port 'read_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_mem File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 155
# ** Warning: (vsim-3015) [PCDPC] - Port size (70) does not match connection size (86) for port 'write_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_mem File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 155
add wave -position end  sim:/integration_1/alu_controls
add wave -position end  sim:/integration_1/clk
add wave -position end  sim:/integration_1/cs_alu_op
add wave -position end  sim:/integration_1/cs_call
add wave -position end  sim:/integration_1/cs_clrc
add wave -position end  sim:/integration_1/cs_int
add wave -position end  sim:/integration_1/cs_jc
add wave -position end  sim:/integration_1/cs_jmp
add wave -position end  sim:/integration_1/cs_jn
add wave -position end  sim:/integration_1/cs_jz
add wave -position end  sim:/integration_1/cs_ldd
add wave -position end  sim:/integration_1/cs_ldm
add wave -position end  sim:/integration_1/cs_mem_op
add wave -position end  sim:/integration_1/cs_mem_read
add wave -position end  sim:/integration_1/cs_mem_write
add wave -position end  sim:/integration_1/CS_NUM
add wave -position end  sim:/integration_1/cs_pop
add wave -position end  sim:/integration_1/cs_push
add wave -position end  sim:/integration_1/cs_reg_write
add wave -position end  sim:/integration_1/cs_reset
add wave -position end  sim:/integration_1/cs_ret
add wave -position end  sim:/integration_1/cs_rti
add wave -position end  sim:/integration_1/cs_setc
add wave -position end  sim:/integration_1/cs_std
add wave -position end  sim:/integration_1/d_alu_controls
add wave -position end  sim:/integration_1/d_alu_op
add wave -position end  sim:/integration_1/d_call
add wave -position end  sim:/integration_1/d_clrc
add wave -position end  sim:/integration_1/d_immediate
add wave -position end  sim:/integration_1/d_int
add wave -position end  sim:/integration_1/d_jc
add wave -position end  sim:/integration_1/d_jmp
add wave -position end  sim:/integration_1/d_jn
add wave -position end  sim:/integration_1/d_jz
add wave -position end  sim:/integration_1/d_ldd
add wave -position end  sim:/integration_1/d_ldm
add wave -position end  sim:/integration_1/d_mem_op
add wave -position end  sim:/integration_1/d_mem_read
add wave -position end  sim:/integration_1/d_mem_write
add wave -position end  sim:/integration_1/d_pop
add wave -position end  sim:/integration_1/d_push
add wave -position end  sim:/integration_1/d_read_add_2
add wave -position end  sim:/integration_1/d_read_data1
add wave -position end  sim:/integration_1/d_read_data2
add wave -position end  sim:/integration_1/d_reg_write
add wave -position end  sim:/integration_1/d_reset
add wave -position end  sim:/integration_1/d_ret
add wave -position end  sim:/integration_1/d_rti
add wave -position end  sim:/integration_1/d_setc
add wave -position end  sim:/integration_1/d_shamt
add wave -position end  sim:/integration_1/d_std
add wave -position end  sim:/integration_1/data
add wave -position end  sim:/integration_1/e_alu_op
add wave -position end  sim:/integration_1/e_call
add wave -position end  sim:/integration_1/e_clrc
add wave -position end  sim:/integration_1/e_flag
add wave -position end  sim:/integration_1/e_immediate
add wave -position end  sim:/integration_1/e_int
add wave -position end  sim:/integration_1/e_jc
add wave -position end  sim:/integration_1/e_jmp
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Asmaa Adel  Hostname: ASMAA-ADEL  ProcessID: 12536
#           Attempting to use alternate WLF file "./wlft0mdawq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0mdawq
add wave -position end  sim:/integration_1/e_jn
add wave -position end  sim:/integration_1/e_jz
add wave -position end  sim:/integration_1/e_ldd
add wave -position end  sim:/integration_1/e_ldm
add wave -position end  sim:/integration_1/e_mem_op
add wave -position end  sim:/integration_1/e_mem_read
add wave -position end  sim:/integration_1/e_mem_write
add wave -position end  sim:/integration_1/e_pop
add wave -position end  sim:/integration_1/e_push
add wave -position end  sim:/integration_1/e_read_add_2
add wave -position end  sim:/integration_1/e_read_data1
add wave -position end  sim:/integration_1/e_read_data2
add wave -position end  sim:/integration_1/e_reg_write
add wave -position end  sim:/integration_1/e_reset
add wave -position end  sim:/integration_1/e_result
add wave -position end  sim:/integration_1/e_ret
add wave -position end  sim:/integration_1/e_rti
add wave -position end  sim:/integration_1/e_setc
add wave -position end  sim:/integration_1/e_std
add wave -position end  sim:/integration_1/flag
add wave -position end  sim:/integration_1/flag_result
add wave -position end  sim:/integration_1/immediate
add wave -position end  sim:/integration_1/immediate_f
add wave -position end  sim:/integration_1/instuction
add wave -position end  sim:/integration_1/instuction_f
add wave -position end  sim:/integration_1/m_alu_op
add wave -position end  sim:/integration_1/m_call
add wave -position end  sim:/integration_1/m_clrc
add wave -position end  sim:/integration_1/m_data
add wave -position end  sim:/integration_1/m_immediate
add wave -position end  sim:/integration_1/m_int
add wave -position end  sim:/integration_1/m_jc
add wave -position end  sim:/integration_1/m_jmp
add wave -position end  sim:/integration_1/m_jn
add wave -position end  sim:/integration_1/m_jz
add wave -position end  sim:/integration_1/m_ldd
add wave -position end  sim:/integration_1/m_ldm
add wave -position end  sim:/integration_1/m_mem_op
add wave -position end  sim:/integration_1/m_pop
add wave -position end  sim:/integration_1/m_push
add wave -position end  sim:/integration_1/m_read_add_2
add wave -position end  sim:/integration_1/m_reg_write
add wave -position end  sim:/integration_1/m_reset
add wave -position end  sim:/integration_1/m_result
add wave -position end  sim:/integration_1/m_ret
add wave -position end  sim:/integration_1/m_rti
add wave -position end  sim:/integration_1/m_setc
add wave -position end  sim:/integration_1/m_std
add wave -position end  sim:/integration_1/mem_address
add wave -position end  sim:/integration_1/Num_alu
add wave -position end  sim:/integration_1/Num_of_bits
add wave -position end  sim:/integration_1/Num_of_registers
add wave -position end  sim:/integration_1/op2
add wave -position end  sim:/integration_1/op_code_width
add wave -position end  sim:/integration_1/pc
add wave -position end  sim:/integration_1/pc_modified
add wave -position end  sim:/integration_1/pc_width
add wave -position end  sim:/integration_1/pop_width
add wave -position end  sim:/integration_1/read_add_1
add wave -position end  sim:/integration_1/read_add_2
add wave -position end  sim:/integration_1/read_data1
add wave -position end  sim:/integration_1/read_data1_result
add wave -position end  sim:/integration_1/read_data2
add wave -position end  sim:/integration_1/read_data2_result
add wave -position end  sim:/integration_1/result
add wave -position end  sim:/integration_1/selector_1
add wave -position end  sim:/integration_1/selector_2
add wave -position end  sim:/integration_1/selector_3
add wave -position end  sim:/integration_1/selector_4
add wave -position end  sim:/integration_1/selector_5
add wave -position end  sim:/integration_1/selector_6
add wave -position end  sim:/integration_1/selector_7
add wave -position end  sim:/integration_1/sp
add wave -position end  sim:/integration_1/sp_jump
add wave -position end  sim:/integration_1/sp_width
add wave -position end  sim:/integration_1/value
add wave -position end  sim:/integration_1/write_data
add wave -position end  sim:/integration_1/z_value
force -freeze sim:/integration_1/clk 0 0, 1 {50 ps} -r 100
run
# 0000000000000000
# 0000000000000000
# 0000100000100000
# 0000000000000111
# 0000100001000000
# 0000000000000011
# 0001100101000000
# 0000000000000000
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# Compile of decode_ciruit.v was successful.
vsim -gui work.integration_1
# End time: 16:55:08 on Nov 17,2022, Elapsed time: 0:07:39
# Errors: 0, Warnings: 8
# vsim -gui work.integration_1 
# Start time: 16:55:08 on Nov 17,2022
# Loading work.integration_1
# Loading work.instruction_memory
# Loading work.read_file
# Loading work.buffer
# Loading work.mux_generic
# Loading work.control_unit
# Loading work.decode_ciruit
# Loading work.alu
# Loading work.sign_extend
# Loading work.data_stack_memory
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage/read File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'sel'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/mux_generic.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/mux_1 File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (70) does not match connection size (86) for port 'read_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_mem File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 155
# ** Warning: (vsim-3015) [PCDPC] - Port size (70) does not match connection size (86) for port 'write_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_mem File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 155
add wave -position end  sim:/integration_1/alu_controls
add wave -position end  sim:/integration_1/clk
add wave -position end  sim:/integration_1/cs_alu_op
add wave -position end  sim:/integration_1/cs_call
add wave -position end  sim:/integration_1/cs_clrc
add wave -position end  sim:/integration_1/cs_int
add wave -position end  sim:/integration_1/cs_jc
add wave -position end  sim:/integration_1/cs_jmp
add wave -position end  sim:/integration_1/cs_jn
add wave -position end  sim:/integration_1/cs_jz
add wave -position end  sim:/integration_1/cs_ldd
add wave -position end  sim:/integration_1/cs_ldm
add wave -position end  sim:/integration_1/cs_mem_op
add wave -position end  sim:/integration_1/cs_mem_read
add wave -position end  sim:/integration_1/cs_mem_write
add wave -position end  sim:/integration_1/CS_NUM
add wave -position end  sim:/integration_1/cs_pop
add wave -position end  sim:/integration_1/cs_push
add wave -position end  sim:/integration_1/cs_reg_write
add wave -position end  sim:/integration_1/cs_reset
add wave -position end  sim:/integration_1/cs_ret
add wave -position end  sim:/integration_1/cs_rti
add wave -position end  sim:/integration_1/cs_setc
add wave -position end  sim:/integration_1/cs_std
add wave -position end  sim:/integration_1/d_alu_controls
add wave -position end  sim:/integration_1/d_alu_op
add wave -position end  sim:/integration_1/d_call
add wave -position end  sim:/integration_1/d_clrc
add wave -position end  sim:/integration_1/d_immediate
add wave -position end  sim:/integration_1/d_int
add wave -position end  sim:/integration_1/d_jc
add wave -position end  sim:/integration_1/d_jmp
add wave -position end  sim:/integration_1/d_jn
add wave -position end  sim:/integration_1/d_jz
add wave -position end  sim:/integration_1/d_ldd
add wave -position end  sim:/integration_1/d_ldm
add wave -position end  sim:/integration_1/d_mem_op
add wave -position end  sim:/integration_1/d_mem_read
add wave -position end  sim:/integration_1/d_mem_write
add wave -position end  sim:/integration_1/d_pop
add wave -position end  sim:/integration_1/d_push
add wave -position end  sim:/integration_1/d_read_add_2
add wave -position end  sim:/integration_1/d_read_data1
add wave -position end  sim:/integration_1/d_read_data2
add wave -position end  sim:/integration_1/d_reg_write
add wave -position end  sim:/integration_1/d_reset
add wave -position end  sim:/integration_1/d_ret
add wave -position end  sim:/integration_1/d_rti
add wave -position end  sim:/integration_1/d_setc
add wave -position end  sim:/integration_1/d_shamt
add wave -position end  sim:/integration_1/d_std
add wave -position end  sim:/integration_1/data
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Asmaa Adel  Hostname: ASMAA-ADEL  ProcessID: 12536
#           Attempting to use alternate WLF file "./wlftntzbiv".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftntzbiv
add wave -position end  sim:/integration_1/e_alu_op
add wave -position end  sim:/integration_1/e_call
add wave -position end  sim:/integration_1/e_clrc
add wave -position end  sim:/integration_1/e_flag
add wave -position end  sim:/integration_1/e_immediate
add wave -position end  sim:/integration_1/e_int
add wave -position end  sim:/integration_1/e_jc
add wave -position end  sim:/integration_1/e_jmp
add wave -position end  sim:/integration_1/e_jn
add wave -position end  sim:/integration_1/e_jz
add wave -position end  sim:/integration_1/e_ldd
add wave -position end  sim:/integration_1/e_ldm
add wave -position end  sim:/integration_1/e_mem_op
add wave -position end  sim:/integration_1/e_mem_read
add wave -position end  sim:/integration_1/e_mem_write
add wave -position end  sim:/integration_1/e_pop
add wave -position end  sim:/integration_1/e_push
add wave -position end  sim:/integration_1/e_read_add_2
add wave -position end  sim:/integration_1/e_read_data1
add wave -position end  sim:/integration_1/e_read_data2
add wave -position end  sim:/integration_1/e_reg_write
add wave -position end  sim:/integration_1/e_reset
add wave -position end  sim:/integration_1/e_result
add wave -position end  sim:/integration_1/e_ret
add wave -position end  sim:/integration_1/e_rti
add wave -position end  sim:/integration_1/e_setc
add wave -position end  sim:/integration_1/e_std
add wave -position end  sim:/integration_1/flag
add wave -position end  sim:/integration_1/flag_result
add wave -position end  sim:/integration_1/immediate
add wave -position end  sim:/integration_1/immediate_f
add wave -position end  sim:/integration_1/instuction
add wave -position end  sim:/integration_1/instuction_f
add wave -position end  sim:/integration_1/m_alu_op
add wave -position end  sim:/integration_1/m_call
add wave -position end  sim:/integration_1/m_clrc
add wave -position end  sim:/integration_1/m_data
add wave -position end  sim:/integration_1/m_immediate
add wave -position end  sim:/integration_1/m_int
add wave -position end  sim:/integration_1/m_jc
add wave -position end  sim:/integration_1/m_jmp
add wave -position end  sim:/integration_1/m_jn
add wave -position end  sim:/integration_1/m_jz
add wave -position end  sim:/integration_1/m_ldd
add wave -position end  sim:/integration_1/m_ldm
add wave -position end  sim:/integration_1/m_mem_op
add wave -position end  sim:/integration_1/m_pop
add wave -position end  sim:/integration_1/m_push
add wave -position end  sim:/integration_1/m_read_add_2
add wave -position end  sim:/integration_1/m_reg_write
add wave -position end  sim:/integration_1/m_reset
add wave -position end  sim:/integration_1/m_result
add wave -position end  sim:/integration_1/m_ret
add wave -position end  sim:/integration_1/m_rti
add wave -position end  sim:/integration_1/m_setc
add wave -position end  sim:/integration_1/m_std
add wave -position end  sim:/integration_1/mem_address
add wave -position end  sim:/integration_1/Num_alu
add wave -position end  sim:/integration_1/Num_of_bits
add wave -position end  sim:/integration_1/Num_of_registers
add wave -position end  sim:/integration_1/op2
add wave -position end  sim:/integration_1/op_code_width
add wave -position end  sim:/integration_1/pc
add wave -position end  sim:/integration_1/pc_modified
add wave -position end  sim:/integration_1/pc_width
add wave -position end  sim:/integration_1/pop_width
add wave -position end  sim:/integration_1/read_add_1
add wave -position end  sim:/integration_1/read_add_2
add wave -position end  sim:/integration_1/read_data1
add wave -position end  sim:/integration_1/read_data1_result
add wave -position end  sim:/integration_1/read_data2
add wave -position end  sim:/integration_1/read_data2_result
add wave -position end  sim:/integration_1/result
add wave -position end  sim:/integration_1/selector_1
add wave -position end  sim:/integration_1/selector_2
add wave -position end  sim:/integration_1/selector_3
add wave -position end  sim:/integration_1/selector_4
add wave -position end  sim:/integration_1/selector_5
add wave -position end  sim:/integration_1/selector_6
add wave -position end  sim:/integration_1/selector_7
add wave -position end  sim:/integration_1/sp
add wave -position end  sim:/integration_1/sp_jump
add wave -position end  sim:/integration_1/sp_width
add wave -position end  sim:/integration_1/value
add wave -position end  sim:/integration_1/write_data
add wave -position end  sim:/integration_1/z_value
force -freeze sim:/integration_1/clk 0 0, 1 {50 ps} -r 100
run
# 0000000000000000
# 0000000000000000
# 0000100000100000
# 0000000000000111
# 0000100001000000
# 0000000000000011
# 0001100101000000
# 0000000000000000
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
vsim -gui work.decode_ciruit
# End time: 16:57:05 on Nov 17,2022, Elapsed time: 0:01:57
# Errors: 0, Warnings: 7
# vsim -gui work.decode_ciruit 
# Start time: 16:57:05 on Nov 17,2022
# Loading work.decode_ciruit
add wave -position end  sim:/decode_ciruit/address_width
add wave -position end  sim:/decode_ciruit/array_reg
add wave -position end  sim:/decode_ciruit/clk
add wave -position end  sim:/decode_ciruit/data_width
add wave -position end  sim:/decode_ciruit/i
add wave -position end  sim:/decode_ciruit/read_address1
add wave -position end  sim:/decode_ciruit/read_address2
add wave -position end  sim:/decode_ciruit/read_data1
add wave -position end  sim:/decode_ciruit/read_data2
add wave -position end  sim:/decode_ciruit/write_address
add wave -position end  sim:/decode_ciruit/write_data
add wave -position end  sim:/decode_ciruit/write_enable
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Asmaa Adel  Hostname: ASMAA-ADEL  ProcessID: 12536
#           Attempting to use alternate WLF file "./wlftg52qyz".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftg52qyz
force -freeze sim:/decode_ciruit/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/decode_ciruit/read_address1 0 0
force -freeze sim:/decode_ciruit/read_address2 1 0
force -freeze sim:/decode_ciruit/write_data 1 0
force -freeze sim:/decode_ciruit/write_enable 1 0
force -freeze sim:/decode_ciruit/write_address 0 0
run
force -freeze sim:/decode_ciruit/write_address 1 0
force -freeze sim:/decode_ciruit/write_data 0000000000000010 0
run
vsim -gui work.integration_1
# End time: 17:00:48 on Nov 17,2022, Elapsed time: 0:03:43
# Errors: 0, Warnings: 3
# vsim -gui work.integration_1 
# Start time: 17:00:48 on Nov 17,2022
# Loading work.integration_1
# Loading work.instruction_memory
# Loading work.read_file
# Loading work.buffer
# Loading work.mux_generic
# Loading work.control_unit
# Loading work.decode_ciruit
# Loading work.alu
# Loading work.sign_extend
# Loading work.data_stack_memory
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage/read File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'sel'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/mux_generic.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/mux_1 File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (70) does not match connection size (86) for port 'read_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_mem File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 155
# ** Warning: (vsim-3015) [PCDPC] - Port size (70) does not match connection size (86) for port 'write_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_mem File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 155
add wave -position end  sim:/integration_1/alu_controls
add wave -position end  sim:/integration_1/clk
add wave -position end  sim:/integration_1/cs_alu_op
add wave -position end  sim:/integration_1/cs_call
add wave -position end  sim:/integration_1/cs_clrc
add wave -position end  sim:/integration_1/cs_int
add wave -position end  sim:/integration_1/cs_jc
add wave -position end  sim:/integration_1/cs_jmp
add wave -position end  sim:/integration_1/cs_jn
add wave -position end  sim:/integration_1/cs_jz
add wave -position end  sim:/integration_1/cs_ldd
add wave -position end  sim:/integration_1/cs_ldm
add wave -position end  sim:/integration_1/cs_mem_op
add wave -position end  sim:/integration_1/cs_mem_read
add wave -position end  sim:/integration_1/cs_mem_write
add wave -position end  sim:/integration_1/CS_NUM
add wave -position end  sim:/integration_1/cs_pop
add wave -position end  sim:/integration_1/cs_push
add wave -position end  sim:/integration_1/cs_reg_write
add wave -position end  sim:/integration_1/cs_reset
add wave -position end  sim:/integration_1/cs_ret
add wave -position end  sim:/integration_1/cs_rti
add wave -position end  sim:/integration_1/cs_setc
add wave -position end  sim:/integration_1/cs_std
add wave -position end  sim:/integration_1/d_alu_controls
add wave -position end  sim:/integration_1/d_alu_op
add wave -position end  sim:/integration_1/d_call
add wave -position end  sim:/integration_1/d_clrc
add wave -position end  sim:/integration_1/d_immediate
add wave -position end  sim:/integration_1/d_int
add wave -position end  sim:/integration_1/d_jc
add wave -position end  sim:/integration_1/d_jmp
add wave -position end  sim:/integration_1/d_jn
add wave -position end  sim:/integration_1/d_jz
add wave -position end  sim:/integration_1/d_ldd
add wave -position end  sim:/integration_1/d_ldm
add wave -position end  sim:/integration_1/d_mem_op
add wave -position end  sim:/integration_1/d_mem_read
add wave -position end  sim:/integration_1/d_mem_write
add wave -position end  sim:/integration_1/d_pop
add wave -position end  sim:/integration_1/d_push
add wave -position end  sim:/integration_1/d_read_add_2
add wave -position end  sim:/integration_1/d_read_data1
add wave -position end  sim:/integration_1/d_read_data2
add wave -position end  sim:/integration_1/d_reg_write
add wave -position end  sim:/integration_1/d_reset
add wave -position end  sim:/integration_1/d_ret
add wave -position end  sim:/integration_1/d_rti
add wave -position end  sim:/integration_1/d_setc
add wave -position end  sim:/integration_1/d_shamt
add wave -position end  sim:/integration_1/d_std
add wave -position end  sim:/integration_1/data
add wave -position end  sim:/integration_1/e_alu_op
add wave -position end  sim:/integration_1/e_call
add wave -position end  sim:/integration_1/e_clrc
add wave -position end  sim:/integration_1/e_flag
add wave -position end  sim:/integration_1/e_immediate
add wave -position end  sim:/integration_1/e_int
add wave -position end  sim:/integration_1/e_jc
add wave -position end  sim:/integration_1/e_jmp
add wave -position end  sim:/integration_1/e_jn
add wave -position end  sim:/integration_1/e_jz
add wave -position end  sim:/integration_1/e_ldd
add wave -position end  sim:/integration_1/e_ldm
add wave -position end  sim:/integration_1/e_mem_op
add wave -position end  sim:/integration_1/e_mem_read
add wave -position end  sim:/integration_1/e_mem_write
add wave -position end  sim:/integration_1/e_pop
add wave -position end  sim:/integration_1/e_push
add wave -position end  sim:/integration_1/e_read_add_2
add wave -position end  sim:/integration_1/e_read_data1
add wave -position end  sim:/integration_1/e_read_data2
add wave -position end  sim:/integration_1/e_reg_write
add wave -position end  sim:/integration_1/e_reset
add wave -position end  sim:/integration_1/e_result
add wave -position end  sim:/integration_1/e_ret
add wave -position end  sim:/integration_1/e_rti
add wave -position end  sim:/integration_1/e_setc
add wave -position end  sim:/integration_1/e_std
add wave -position end  sim:/integration_1/flag
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Asmaa Adel  Hostname: ASMAA-ADEL  ProcessID: 12536
#           Attempting to use alternate WLF file "./wlftjc5b6e".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjc5b6e
add wave -position end  sim:/integration_1/flag_result
add wave -position end  sim:/integration_1/immediate
add wave -position end  sim:/integration_1/immediate_f
add wave -position end  sim:/integration_1/instuction
add wave -position end  sim:/integration_1/instuction_f
add wave -position end  sim:/integration_1/m_alu_op
add wave -position end  sim:/integration_1/m_call
add wave -position end  sim:/integration_1/m_clrc
add wave -position end  sim:/integration_1/m_data
add wave -position end  sim:/integration_1/m_immediate
add wave -position end  sim:/integration_1/m_int
add wave -position end  sim:/integration_1/m_jc
add wave -position end  sim:/integration_1/m_jmp
add wave -position end  sim:/integration_1/m_jn
add wave -position end  sim:/integration_1/m_jz
add wave -position end  sim:/integration_1/m_ldd
add wave -position end  sim:/integration_1/m_ldm
add wave -position end  sim:/integration_1/m_mem_op
add wave -position end  sim:/integration_1/m_pop
add wave -position end  sim:/integration_1/m_push
add wave -position end  sim:/integration_1/m_read_add_2
add wave -position end  sim:/integration_1/m_reg_write
add wave -position end  sim:/integration_1/m_reset
add wave -position end  sim:/integration_1/m_result
add wave -position end  sim:/integration_1/m_ret
add wave -position end  sim:/integration_1/m_rti
add wave -position end  sim:/integration_1/m_setc
add wave -position end  sim:/integration_1/m_std
add wave -position end  sim:/integration_1/mem_address
add wave -position end  sim:/integration_1/Num_alu
add wave -position end  sim:/integration_1/Num_of_bits
add wave -position end  sim:/integration_1/Num_of_registers
add wave -position end  sim:/integration_1/op2
add wave -position end  sim:/integration_1/op_code_width
add wave -position end  sim:/integration_1/pc
add wave -position end  sim:/integration_1/pc_modified
add wave -position end  sim:/integration_1/pc_width
add wave -position end  sim:/integration_1/pop_width
add wave -position end  sim:/integration_1/read_add_1
add wave -position end  sim:/integration_1/read_add_2
add wave -position end  sim:/integration_1/read_data1
add wave -position end  sim:/integration_1/read_data1_result
add wave -position end  sim:/integration_1/read_data2
add wave -position end  sim:/integration_1/read_data2_result
add wave -position end  sim:/integration_1/result
add wave -position end  sim:/integration_1/selector_1
add wave -position end  sim:/integration_1/selector_2
add wave -position end  sim:/integration_1/selector_3
add wave -position end  sim:/integration_1/selector_4
add wave -position end  sim:/integration_1/selector_5
add wave -position end  sim:/integration_1/selector_6
add wave -position end  sim:/integration_1/selector_7
add wave -position end  sim:/integration_1/sp
add wave -position end  sim:/integration_1/sp_jump
add wave -position end  sim:/integration_1/sp_width
add wave -position end  sim:/integration_1/value
add wave -position end  sim:/integration_1/write_data
add wave -position end  sim:/integration_1/z_value
force -freeze sim:/integration_1/clk 0 0, 1 {50 ps} -r 100
run
# 0000000000000000
# 0000000000000000
# 0000100000100000
# 0000000000000111
# 0000100001000000
# 0000000000000011
# 0001100101000000
# 0000000000000000
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# 0000000000001111
# 0000000000000011
# 0000000000001001
# Compile of control_unit.v was successful.
vsim -gui work.integration_1
# End time: 17:05:55 on Nov 17,2022, Elapsed time: 0:05:07
# Errors: 0, Warnings: 8
# vsim -gui work.integration_1 
# Start time: 17:05:55 on Nov 17,2022
# Loading work.integration_1
# Loading work.instruction_memory
# Loading work.read_file
# Loading work.buffer
# Loading work.mux_generic
# Loading work.control_unit
# Loading work.decode_ciruit
# Loading work.alu
# Loading work.sign_extend
# Loading work.data_stack_memory
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage/read File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'sel'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/mux_generic.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/mux_1 File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (70) does not match connection size (86) for port 'read_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_mem File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 155
# ** Warning: (vsim-3015) [PCDPC] - Port size (70) does not match connection size (86) for port 'write_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_mem File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 155
add wave -position end  sim:/integration_1/alu_controls
add wave -position end  sim:/integration_1/clk
add wave -position end  sim:/integration_1/cs_alu_op
add wave -position end  sim:/integration_1/cs_call
add wave -position end  sim:/integration_1/cs_clrc
add wave -position end  sim:/integration_1/cs_int
add wave -position end  sim:/integration_1/cs_jc
add wave -position end  sim:/integration_1/cs_jmp
add wave -position end  sim:/integration_1/cs_jn
add wave -position end  sim:/integration_1/cs_jz
add wave -position end  sim:/integration_1/cs_ldd
add wave -position end  sim:/integration_1/cs_ldm
add wave -position end  sim:/integration_1/cs_mem_op
add wave -position end  sim:/integration_1/cs_mem_read
add wave -position end  sim:/integration_1/cs_mem_write
add wave -position end  sim:/integration_1/CS_NUM
add wave -position end  sim:/integration_1/cs_pop
add wave -position end  sim:/integration_1/cs_push
add wave -position end  sim:/integration_1/cs_reg_write
add wave -position end  sim:/integration_1/cs_reset
add wave -position end  sim:/integration_1/cs_ret
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Asmaa Adel  Hostname: ASMAA-ADEL  ProcessID: 12536
#           Attempting to use alternate WLF file "./wlft2kky18".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2kky18
add wave -position end  sim:/integration_1/cs_rti
add wave -position end  sim:/integration_1/cs_setc
add wave -position end  sim:/integration_1/cs_std
add wave -position end  sim:/integration_1/d_alu_controls
add wave -position end  sim:/integration_1/d_alu_op
add wave -position end  sim:/integration_1/d_call
add wave -position end  sim:/integration_1/d_clrc
add wave -position end  sim:/integration_1/d_immediate
add wave -position end  sim:/integration_1/d_int
add wave -position end  sim:/integration_1/d_jc
add wave -position end  sim:/integration_1/d_jmp
add wave -position end  sim:/integration_1/d_jn
add wave -position end  sim:/integration_1/d_jz
add wave -position end  sim:/integration_1/d_ldd
add wave -position end  sim:/integration_1/d_ldm
add wave -position end  sim:/integration_1/d_mem_op
add wave -position end  sim:/integration_1/d_mem_read
add wave -position end  sim:/integration_1/d_mem_write
add wave -position end  sim:/integration_1/d_pop
add wave -position end  sim:/integration_1/d_push
add wave -position end  sim:/integration_1/d_read_add_2
add wave -position end  sim:/integration_1/d_read_data1
add wave -position end  sim:/integration_1/d_read_data2
add wave -position end  sim:/integration_1/d_reg_write
add wave -position end  sim:/integration_1/d_reset
add wave -position end  sim:/integration_1/d_ret
add wave -position end  sim:/integration_1/d_rti
add wave -position end  sim:/integration_1/d_setc
add wave -position end  sim:/integration_1/d_shamt
add wave -position end  sim:/integration_1/d_std
add wave -position end  sim:/integration_1/data
add wave -position end  sim:/integration_1/e_alu_op
add wave -position end  sim:/integration_1/e_call
add wave -position end  sim:/integration_1/e_clrc
add wave -position end  sim:/integration_1/e_flag
add wave -position end  sim:/integration_1/e_immediate
add wave -position end  sim:/integration_1/e_int
add wave -position end  sim:/integration_1/e_jc
add wave -position end  sim:/integration_1/e_jmp
add wave -position end  sim:/integration_1/e_jn
add wave -position end  sim:/integration_1/e_jz
add wave -position end  sim:/integration_1/e_ldd
add wave -position end  sim:/integration_1/e_ldm
add wave -position end  sim:/integration_1/e_mem_op
add wave -position end  sim:/integration_1/e_mem_read
add wave -position end  sim:/integration_1/e_mem_write
add wave -position end  sim:/integration_1/e_pop
add wave -position end  sim:/integration_1/e_push
add wave -position end  sim:/integration_1/e_read_add_2
add wave -position end  sim:/integration_1/e_read_data1
add wave -position end  sim:/integration_1/e_read_data2
add wave -position end  sim:/integration_1/e_reg_write
add wave -position end  sim:/integration_1/e_reset
add wave -position end  sim:/integration_1/e_result
add wave -position end  sim:/integration_1/e_ret
add wave -position end  sim:/integration_1/e_rti
add wave -position end  sim:/integration_1/e_setc
add wave -position end  sim:/integration_1/e_std
add wave -position end  sim:/integration_1/flag
add wave -position end  sim:/integration_1/flag_result
add wave -position end  sim:/integration_1/immediate
add wave -position end  sim:/integration_1/immediate_f
add wave -position end  sim:/integration_1/instuction
add wave -position end  sim:/integration_1/instuction_f
add wave -position end  sim:/integration_1/m_alu_op
add wave -position end  sim:/integration_1/m_call
add wave -position end  sim:/integration_1/m_clrc
add wave -position end  sim:/integration_1/m_data
add wave -position end  sim:/integration_1/m_immediate
add wave -position end  sim:/integration_1/m_int
add wave -position end  sim:/integration_1/m_jc
add wave -position end  sim:/integration_1/m_jmp
add wave -position end  sim:/integration_1/m_jn
add wave -position end  sim:/integration_1/m_jz
add wave -position end  sim:/integration_1/m_ldd
add wave -position end  sim:/integration_1/m_ldm
add wave -position end  sim:/integration_1/m_mem_op
add wave -position end  sim:/integration_1/m_pop
add wave -position end  sim:/integration_1/m_push
add wave -position end  sim:/integration_1/m_read_add_2
add wave -position end  sim:/integration_1/m_reg_write
add wave -position end  sim:/integration_1/m_reset
add wave -position end  sim:/integration_1/m_result
add wave -position end  sim:/integration_1/m_ret
add wave -position end  sim:/integration_1/m_rti
add wave -position end  sim:/integration_1/m_setc
add wave -position end  sim:/integration_1/m_std
add wave -position end  sim:/integration_1/mem_address
add wave -position end  sim:/integration_1/Num_alu
add wave -position end  sim:/integration_1/Num_of_bits
add wave -position end  sim:/integration_1/Num_of_registers
add wave -position end  sim:/integration_1/op2
add wave -position end  sim:/integration_1/op_code_width
add wave -position end  sim:/integration_1/pc
add wave -position end  sim:/integration_1/pc_modified
add wave -position end  sim:/integration_1/pc_width
add wave -position end  sim:/integration_1/pop_width
add wave -position end  sim:/integration_1/read_add_1
add wave -position end  sim:/integration_1/read_add_2
add wave -position end  sim:/integration_1/read_data1
add wave -position end  sim:/integration_1/read_data1_result
add wave -position end  sim:/integration_1/read_data2
add wave -position end  sim:/integration_1/read_data2_result
add wave -position end  sim:/integration_1/result
add wave -position end  sim:/integration_1/selector_1
add wave -position end  sim:/integration_1/selector_2
add wave -position end  sim:/integration_1/selector_3
add wave -position end  sim:/integration_1/selector_4
add wave -position end  sim:/integration_1/selector_5
add wave -position end  sim:/integration_1/selector_6
add wave -position end  sim:/integration_1/selector_7
add wave -position end  sim:/integration_1/sp
add wave -position end  sim:/integration_1/sp_jump
add wave -position end  sim:/integration_1/sp_width
add wave -position end  sim:/integration_1/value
add wave -position end  sim:/integration_1/write_data
add wave -position end  sim:/integration_1/z_value
force -freeze sim:/integration_1/clk 0 0, 1 {50 ps} -r 100
run
# 0000000000000000
# 0000000000000000
# 0000100000100000
# 0000000000000111
# 0000100001000000
# 0000000000000011
# 0010100000000000
# 0010100000000000
# 0010100000000000
# 0001100101000000
vsim -gui work.integration_1
# End time: 17:06:43 on Nov 17,2022, Elapsed time: 0:00:48
# Errors: 0, Warnings: 7
# vsim -gui work.integration_1 
# Start time: 17:06:43 on Nov 17,2022
# Loading work.integration_1
# Loading work.instruction_memory
# Loading work.read_file
# Loading work.buffer
# Loading work.mux_generic
# Loading work.control_unit
# Loading work.decode_ciruit
# Loading work.alu
# Loading work.sign_extend
# Loading work.data_stack_memory
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage/read File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'sel'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/mux_generic.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/mux_1 File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (70) does not match connection size (86) for port 'read_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_mem File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 155
# ** Warning: (vsim-3015) [PCDPC] - Port size (70) does not match connection size (86) for port 'write_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_mem File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 155
add wave -position end  sim:/integration_1/alu_controls
add wave -position end  sim:/integration_1/clk
add wave -position end  sim:/integration_1/cs_alu_op
add wave -position end  sim:/integration_1/cs_call
add wave -position end  sim:/integration_1/cs_clrc
add wave -position end  sim:/integration_1/cs_int
add wave -position end  sim:/integration_1/cs_jc
add wave -position end  sim:/integration_1/cs_jmp
add wave -position end  sim:/integration_1/cs_jn
add wave -position end  sim:/integration_1/cs_jz
add wave -position end  sim:/integration_1/cs_ldd
add wave -position end  sim:/integration_1/cs_ldm
add wave -position end  sim:/integration_1/cs_mem_op
add wave -position end  sim:/integration_1/cs_mem_read
add wave -position end  sim:/integration_1/cs_mem_write
add wave -position end  sim:/integration_1/CS_NUM
add wave -position end  sim:/integration_1/cs_pop
add wave -position end  sim:/integration_1/cs_push
add wave -position end  sim:/integration_1/cs_reg_write
add wave -position end  sim:/integration_1/cs_reset
add wave -position end  sim:/integration_1/cs_ret
add wave -position end  sim:/integration_1/cs_rti
add wave -position end  sim:/integration_1/cs_setc
add wave -position end  sim:/integration_1/cs_std
add wave -position end  sim:/integration_1/d_alu_controls
add wave -position end  sim:/integration_1/d_alu_op
add wave -position end  sim:/integration_1/d_call
add wave -position end  sim:/integration_1/d_clrc
add wave -position end  sim:/integration_1/d_immediate
add wave -position end  sim:/integration_1/d_int
add wave -position end  sim:/integration_1/d_jc
add wave -position end  sim:/integration_1/d_jmp
add wave -position end  sim:/integration_1/d_jn
add wave -position end  sim:/integration_1/d_jz
add wave -position end  sim:/integration_1/d_ldd
add wave -position end  sim:/integration_1/d_ldm
add wave -position end  sim:/integration_1/d_mem_op
add wave -position end  sim:/integration_1/d_mem_read
add wave -position end  sim:/integration_1/d_mem_write
add wave -position end  sim:/integration_1/d_pop
add wave -position end  sim:/integration_1/d_push
add wave -position end  sim:/integration_1/d_read_add_2
add wave -position end  sim:/integration_1/d_read_data1
add wave -position end  sim:/integration_1/d_read_data2
add wave -position end  sim:/integration_1/d_reg_write
add wave -position end  sim:/integration_1/d_reset
add wave -position end  sim:/integration_1/d_ret
add wave -position end  sim:/integration_1/d_rti
add wave -position end  sim:/integration_1/d_setc
add wave -position end  sim:/integration_1/d_shamt
add wave -position end  sim:/integration_1/d_std
add wave -position end  sim:/integration_1/data
add wave -position end  sim:/integration_1/e_alu_op
add wave -position end  sim:/integration_1/e_call
add wave -position end  sim:/integration_1/e_clrc
add wave -position end  sim:/integration_1/e_flag
add wave -position end  sim:/integration_1/e_immediate
add wave -position end  sim:/integration_1/e_int
add wave -position end  sim:/integration_1/e_jc
add wave -position end  sim:/integration_1/e_jmp
add wave -position end  sim:/integration_1/e_jn
add wave -position end  sim:/integration_1/e_jz
add wave -position end  sim:/integration_1/e_ldd
add wave -position end  sim:/integration_1/e_ldm
add wave -position end  sim:/integration_1/e_mem_op
add wave -position end  sim:/integration_1/e_mem_read
add wave -position end  sim:/integration_1/e_mem_write
add wave -position end  sim:/integration_1/e_pop
add wave -position end  sim:/integration_1/e_push
add wave -position end  sim:/integration_1/e_read_add_2
add wave -position end  sim:/integration_1/e_read_data1
add wave -position end  sim:/integration_1/e_read_data2
add wave -position end  sim:/integration_1/e_reg_write
add wave -position end  sim:/integration_1/e_reset
add wave -position end  sim:/integration_1/e_result
add wave -position end  sim:/integration_1/e_ret
add wave -position end  sim:/integration_1/e_rti
add wave -position end  sim:/integration_1/e_setc
add wave -position end  sim:/integration_1/e_std
add wave -position end  sim:/integration_1/flag
add wave -position end  sim:/integration_1/flag_result
add wave -position end  sim:/integration_1/immediate
add wave -position end  sim:/integration_1/immediate_f
add wave -position end  sim:/integration_1/instuction
add wave -position end  sim:/integration_1/instuction_f
add wave -position end  sim:/integration_1/m_alu_op
add wave -position end  sim:/integration_1/m_call
add wave -position end  sim:/integration_1/m_clrc
add wave -position end  sim:/integration_1/m_data
add wave -position end  sim:/integration_1/m_immediate
add wave -position end  sim:/integration_1/m_int
add wave -position end  sim:/integration_1/m_jc
add wave -position end  sim:/integration_1/m_jmp
add wave -position end  sim:/integration_1/m_jn
add wave -position end  sim:/integration_1/m_jz
add wave -position end  sim:/integration_1/m_ldd
add wave -position end  sim:/integration_1/m_ldm
add wave -position end  sim:/integration_1/m_mem_op
add wave -position end  sim:/integration_1/m_pop
add wave -position end  sim:/integration_1/m_push
add wave -position end  sim:/integration_1/m_read_add_2
add wave -position end  sim:/integration_1/m_reg_write
add wave -position end  sim:/integration_1/m_reset
add wave -position end  sim:/integration_1/m_result
add wave -position end  sim:/integration_1/m_ret
add wave -position end  sim:/integration_1/m_rti
add wave -position end  sim:/integration_1/m_setc
add wave -position end  sim:/integration_1/m_std
add wave -position end  sim:/integration_1/mem_address
add wave -position end  sim:/integration_1/Num_alu
add wave -position end  sim:/integration_1/Num_of_bits
add wave -position end  sim:/integration_1/Num_of_registers
add wave -position end  sim:/integration_1/op2
add wave -position end  sim:/integration_1/op_code_width
add wave -position end  sim:/integration_1/pc
add wave -position end  sim:/integration_1/pc_modified
add wave -position end  sim:/integration_1/pc_width
add wave -position end  sim:/integration_1/pop_width
add wave -position end  sim:/integration_1/read_add_1
add wave -position end  sim:/integration_1/read_add_2
add wave -position end  sim:/integration_1/read_data1
add wave -position end  sim:/integration_1/read_data1_result
add wave -position end  sim:/integration_1/read_data2
add wave -position end  sim:/integration_1/read_data2_result
add wave -position end  sim:/integration_1/result
add wave -position end  sim:/integration_1/selector_1
add wave -position end  sim:/integration_1/selector_2
add wave -position end  sim:/integration_1/selector_3
add wave -position end  sim:/integration_1/selector_4
add wave -position end  sim:/integration_1/selector_5
add wave -position end  sim:/integration_1/selector_6
add wave -position end  sim:/integration_1/selector_7
add wave -position end  sim:/integration_1/sp
add wave -position end  sim:/integration_1/sp_jump
add wave -position end  sim:/integration_1/sp_width
add wave -position end  sim:/integration_1/value
add wave -position end  sim:/integration_1/write_data
add wave -position end  sim:/integration_1/z_value
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Asmaa Adel  Hostname: ASMAA-ADEL  ProcessID: 12536
#           Attempting to use alternate WLF file "./wlftv8k9sa".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftv8k9sa
force -freeze sim:/integration_1/clk 0 0, 1 {50 ps} -r 100
vsim -gui work.integration_1
# End time: 17:07:10 on Nov 17,2022, Elapsed time: 0:00:27
# Errors: 0, Warnings: 7
# vsim -gui work.integration_1 
# Start time: 17:07:10 on Nov 17,2022
# Loading work.integration_1
# Loading work.instruction_memory
# Loading work.read_file
# Loading work.buffer
# Loading work.mux_generic
# Loading work.control_unit
# Loading work.decode_ciruit
# Loading work.alu
# Loading work.sign_extend
# Loading work.data_stack_memory
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage/read File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'sel'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/mux_generic.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/mux_1 File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (70) does not match connection size (86) for port 'read_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_mem File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 155
# ** Warning: (vsim-3015) [PCDPC] - Port size (70) does not match connection size (86) for port 'write_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_mem File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 155
add wave -position end  sim:/integration_1/alu_controls
add wave -position end  sim:/integration_1/clk
add wave -position end  sim:/integration_1/cs_alu_op
add wave -position end  sim:/integration_1/cs_call
add wave -position end  sim:/integration_1/cs_clrc
add wave -position end  sim:/integration_1/cs_int
add wave -position end  sim:/integration_1/cs_jc
add wave -position end  sim:/integration_1/cs_jmp
add wave -position end  sim:/integration_1/cs_jn
add wave -position end  sim:/integration_1/cs_jz
add wave -position end  sim:/integration_1/cs_ldd
add wave -position end  sim:/integration_1/cs_ldm
add wave -position end  sim:/integration_1/cs_mem_op
add wave -position end  sim:/integration_1/cs_mem_read
add wave -position end  sim:/integration_1/cs_mem_write
add wave -position end  sim:/integration_1/CS_NUM
add wave -position end  sim:/integration_1/cs_pop
add wave -position end  sim:/integration_1/cs_push
add wave -position end  sim:/integration_1/cs_reg_write
add wave -position end  sim:/integration_1/cs_reset
add wave -position end  sim:/integration_1/cs_ret
add wave -position end  sim:/integration_1/cs_rti
add wave -position end  sim:/integration_1/cs_setc
add wave -position end  sim:/integration_1/cs_std
add wave -position end  sim:/integration_1/d_alu_controls
add wave -position end  sim:/integration_1/d_alu_op
add wave -position end  sim:/integration_1/d_call
add wave -position end  sim:/integration_1/d_clrc
add wave -position end  sim:/integration_1/d_immediate
add wave -position end  sim:/integration_1/d_int
add wave -position end  sim:/integration_1/d_jc
add wave -position end  sim:/integration_1/d_jmp
add wave -position end  sim:/integration_1/d_jn
add wave -position end  sim:/integration_1/d_jz
add wave -position end  sim:/integration_1/d_ldd
add wave -position end  sim:/integration_1/d_ldm
add wave -position end  sim:/integration_1/d_mem_op
add wave -position end  sim:/integration_1/d_mem_read
add wave -position end  sim:/integration_1/d_mem_write
add wave -position end  sim:/integration_1/d_pop
add wave -position end  sim:/integration_1/d_push
add wave -position end  sim:/integration_1/d_read_add_2
add wave -position end  sim:/integration_1/d_read_data1
add wave -position end  sim:/integration_1/d_read_data2
add wave -position end  sim:/integration_1/d_reg_write
add wave -position end  sim:/integration_1/d_reset
add wave -position end  sim:/integration_1/d_ret
add wave -position end  sim:/integration_1/d_rti
add wave -position end  sim:/integration_1/d_setc
add wave -position end  sim:/integration_1/d_shamt
add wave -position end  sim:/integration_1/d_std
add wave -position end  sim:/integration_1/data
add wave -position end  sim:/integration_1/e_alu_op
add wave -position end  sim:/integration_1/e_call
add wave -position end  sim:/integration_1/e_clrc
add wave -position end  sim:/integration_1/e_flag
add wave -position end  sim:/integration_1/e_immediate
add wave -position end  sim:/integration_1/e_int
add wave -position end  sim:/integration_1/e_jc
add wave -position end  sim:/integration_1/e_jmp
add wave -position end  sim:/integration_1/e_jn
add wave -position end  sim:/integration_1/e_jz
add wave -position end  sim:/integration_1/e_ldd
add wave -position end  sim:/integration_1/e_ldm
add wave -position end  sim:/integration_1/e_mem_op
add wave -position end  sim:/integration_1/e_mem_read
add wave -position end  sim:/integration_1/e_mem_write
add wave -position end  sim:/integration_1/e_pop
add wave -position end  sim:/integration_1/e_push
add wave -position end  sim:/integration_1/e_read_add_2
add wave -position end  sim:/integration_1/e_read_data1
add wave -position end  sim:/integration_1/e_read_data2
add wave -position end  sim:/integration_1/e_reg_write
add wave -position end  sim:/integration_1/e_reset
add wave -position end  sim:/integration_1/e_result
add wave -position end  sim:/integration_1/e_ret
add wave -position end  sim:/integration_1/e_rti
add wave -position end  sim:/integration_1/e_setc
add wave -position end  sim:/integration_1/e_std
add wave -position end  sim:/integration_1/flag
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Asmaa Adel  Hostname: ASMAA-ADEL  ProcessID: 12536
#           Attempting to use alternate WLF file "./wlft95g7qt".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft95g7qt
add wave -position end  sim:/integration_1/flag_result
add wave -position end  sim:/integration_1/immediate
add wave -position end  sim:/integration_1/immediate_f
add wave -position end  sim:/integration_1/instuction
add wave -position end  sim:/integration_1/instuction_f
add wave -position end  sim:/integration_1/m_alu_op
add wave -position end  sim:/integration_1/m_call
add wave -position end  sim:/integration_1/m_clrc
add wave -position end  sim:/integration_1/m_data
add wave -position end  sim:/integration_1/m_immediate
add wave -position end  sim:/integration_1/m_int
add wave -position end  sim:/integration_1/m_jc
add wave -position end  sim:/integration_1/m_jmp
add wave -position end  sim:/integration_1/m_jn
add wave -position end  sim:/integration_1/m_jz
add wave -position end  sim:/integration_1/m_ldd
add wave -position end  sim:/integration_1/m_ldm
add wave -position end  sim:/integration_1/m_mem_op
add wave -position end  sim:/integration_1/m_pop
add wave -position end  sim:/integration_1/m_push
add wave -position end  sim:/integration_1/m_read_add_2
add wave -position end  sim:/integration_1/m_reg_write
add wave -position end  sim:/integration_1/m_reset
add wave -position end  sim:/integration_1/m_result
add wave -position end  sim:/integration_1/m_ret
add wave -position end  sim:/integration_1/m_rti
add wave -position end  sim:/integration_1/m_setc
add wave -position end  sim:/integration_1/m_std
add wave -position end  sim:/integration_1/mem_address
add wave -position end  sim:/integration_1/Num_alu
add wave -position end  sim:/integration_1/Num_of_bits
add wave -position end  sim:/integration_1/Num_of_registers
add wave -position end  sim:/integration_1/op2
add wave -position end  sim:/integration_1/op_code_width
add wave -position end  sim:/integration_1/pc
add wave -position end  sim:/integration_1/pc_modified
add wave -position end  sim:/integration_1/pc_width
add wave -position end  sim:/integration_1/pop_width
add wave -position end  sim:/integration_1/read_add_1
add wave -position end  sim:/integration_1/read_add_2
add wave -position end  sim:/integration_1/read_data1
add wave -position end  sim:/integration_1/read_data1_result
add wave -position end  sim:/integration_1/read_data2
add wave -position end  sim:/integration_1/read_data2_result
add wave -position end  sim:/integration_1/result
add wave -position end  sim:/integration_1/selector_1
add wave -position end  sim:/integration_1/selector_2
add wave -position end  sim:/integration_1/selector_3
add wave -position end  sim:/integration_1/selector_4
add wave -position end  sim:/integration_1/selector_5
add wave -position end  sim:/integration_1/selector_6
add wave -position end  sim:/integration_1/selector_7
add wave -position end  sim:/integration_1/sp
add wave -position end  sim:/integration_1/sp_jump
add wave -position end  sim:/integration_1/sp_width
add wave -position end  sim:/integration_1/value
add wave -position end  sim:/integration_1/write_data
add wave -position end  sim:/integration_1/z_value
force -freeze sim:/integration_1/clk 0 0, 1 {50 ps} -r 100
run
# 0000000000000000
# 0000000000000000
# 0000100000100000
# 0000000000000111
# 0000100001000000
# 0000000000000011
# 0010100000000000
# 0010100000000000
# 0010100000000000
# 0001100101000000
vsim -gui work.integration_1
# End time: 17:08:59 on Nov 17,2022, Elapsed time: 0:01:49
# Errors: 0, Warnings: 7
# vsim -gui work.integration_1 
# Start time: 17:08:59 on Nov 17,2022
# Loading work.integration_1
# Loading work.instruction_memory
# Loading work.read_file
# Loading work.buffer
# Loading work.mux_generic
# Loading work.control_unit
# Loading work.decode_ciruit
# Loading work.alu
# Loading work.sign_extend
# Loading work.data_stack_memory
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage/read File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'sel'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/mux_generic.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/mux_1 File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (70) does not match connection size (86) for port 'read_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_mem File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 155
# ** Warning: (vsim-3015) [PCDPC] - Port size (70) does not match connection size (86) for port 'write_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_mem File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 155
add wave -position end  sim:/integration_1/alu_controls
add wave -position end  sim:/integration_1/clk
add wave -position end  sim:/integration_1/cs_alu_op
add wave -position end  sim:/integration_1/cs_call
add wave -position end  sim:/integration_1/cs_clrc
add wave -position end  sim:/integration_1/cs_int
add wave -position end  sim:/integration_1/cs_jc
add wave -position end  sim:/integration_1/cs_jmp
add wave -position end  sim:/integration_1/cs_jn
add wave -position end  sim:/integration_1/cs_jz
add wave -position end  sim:/integration_1/cs_ldd
add wave -position end  sim:/integration_1/cs_ldm
add wave -position end  sim:/integration_1/cs_mem_op
add wave -position end  sim:/integration_1/cs_mem_read
add wave -position end  sim:/integration_1/cs_mem_write
add wave -position end  sim:/integration_1/CS_NUM
add wave -position end  sim:/integration_1/cs_pop
add wave -position end  sim:/integration_1/cs_push
add wave -position end  sim:/integration_1/cs_reg_write
add wave -position end  sim:/integration_1/cs_reset
add wave -position end  sim:/integration_1/cs_ret
add wave -position end  sim:/integration_1/cs_rti
add wave -position end  sim:/integration_1/cs_setc
add wave -position end  sim:/integration_1/cs_std
add wave -position end  sim:/integration_1/d_alu_controls
add wave -position end  sim:/integration_1/d_alu_op
add wave -position end  sim:/integration_1/d_call
add wave -position end  sim:/integration_1/d_clrc
add wave -position end  sim:/integration_1/d_immediate
add wave -position end  sim:/integration_1/d_int
add wave -position end  sim:/integration_1/d_jc
add wave -position end  sim:/integration_1/d_jmp
add wave -position end  sim:/integration_1/d_jn
add wave -position end  sim:/integration_1/d_jz
add wave -position end  sim:/integration_1/d_ldd
add wave -position end  sim:/integration_1/d_ldm
add wave -position end  sim:/integration_1/d_mem_op
add wave -position end  sim:/integration_1/d_mem_read
add wave -position end  sim:/integration_1/d_mem_write
add wave -position end  sim:/integration_1/d_pop
add wave -position end  sim:/integration_1/d_push
add wave -position end  sim:/integration_1/d_read_add_2
add wave -position end  sim:/integration_1/d_read_data1
add wave -position end  sim:/integration_1/d_read_data2
add wave -position end  sim:/integration_1/d_reg_write
add wave -position end  sim:/integration_1/d_reset
add wave -position end  sim:/integration_1/d_ret
add wave -position end  sim:/integration_1/d_rti
add wave -position end  sim:/integration_1/d_setc
add wave -position end  sim:/integration_1/d_shamt
add wave -position end  sim:/integration_1/d_std
add wave -position end  sim:/integration_1/data
add wave -position end  sim:/integration_1/e_alu_op
add wave -position end  sim:/integration_1/e_call
add wave -position end  sim:/integration_1/e_clrc
add wave -position end  sim:/integration_1/e_flag
add wave -position end  sim:/integration_1/e_immediate
add wave -position end  sim:/integration_1/e_int
add wave -position end  sim:/integration_1/e_jc
add wave -position end  sim:/integration_1/e_jmp
add wave -position end  sim:/integration_1/e_jn
add wave -position end  sim:/integration_1/e_jz
add wave -position end  sim:/integration_1/e_ldd
add wave -position end  sim:/integration_1/e_ldm
add wave -position end  sim:/integration_1/e_mem_op
add wave -position end  sim:/integration_1/e_mem_read
add wave -position end  sim:/integration_1/e_mem_write
add wave -position end  sim:/integration_1/e_pop
add wave -position end  sim:/integration_1/e_push
add wave -position end  sim:/integration_1/e_read_add_2
add wave -position end  sim:/integration_1/e_read_data1
add wave -position end  sim:/integration_1/e_read_data2
add wave -position end  sim:/integration_1/e_reg_write
add wave -position end  sim:/integration_1/e_reset
add wave -position end  sim:/integration_1/e_result
add wave -position end  sim:/integration_1/e_ret
add wave -position end  sim:/integration_1/e_rti
add wave -position end  sim:/integration_1/e_setc
add wave -position end  sim:/integration_1/e_std
add wave -position end  sim:/integration_1/flag
add wave -position end  sim:/integration_1/flag_result
add wave -position end  sim:/integration_1/immediate
add wave -position end  sim:/integration_1/immediate_f
add wave -position end  sim:/integration_1/instuction
add wave -position end  sim:/integration_1/instuction_f
add wave -position end  sim:/integration_1/m_alu_op
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Asmaa Adel  Hostname: ASMAA-ADEL  ProcessID: 12536
#           Attempting to use alternate WLF file "./wlftjjn0dg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjjn0dg
add wave -position end  sim:/integration_1/m_call
add wave -position end  sim:/integration_1/m_clrc
add wave -position end  sim:/integration_1/m_data
add wave -position end  sim:/integration_1/m_immediate
add wave -position end  sim:/integration_1/m_int
add wave -position end  sim:/integration_1/m_jc
add wave -position end  sim:/integration_1/m_jmp
add wave -position end  sim:/integration_1/m_jn
add wave -position end  sim:/integration_1/m_jz
add wave -position end  sim:/integration_1/m_ldd
add wave -position end  sim:/integration_1/m_ldm
add wave -position end  sim:/integration_1/m_mem_op
add wave -position end  sim:/integration_1/m_pop
add wave -position end  sim:/integration_1/m_push
add wave -position end  sim:/integration_1/m_read_add_2
add wave -position end  sim:/integration_1/m_reg_write
add wave -position end  sim:/integration_1/m_reset
add wave -position end  sim:/integration_1/m_result
add wave -position end  sim:/integration_1/m_ret
add wave -position end  sim:/integration_1/m_rti
add wave -position end  sim:/integration_1/m_setc
add wave -position end  sim:/integration_1/m_std
add wave -position end  sim:/integration_1/mem_address
add wave -position end  sim:/integration_1/Num_alu
add wave -position end  sim:/integration_1/Num_of_bits
add wave -position end  sim:/integration_1/Num_of_registers
add wave -position end  sim:/integration_1/op2
add wave -position end  sim:/integration_1/op_code_width
add wave -position end  sim:/integration_1/pc
add wave -position end  sim:/integration_1/pc_modified
add wave -position end  sim:/integration_1/pc_width
add wave -position end  sim:/integration_1/pop_width
add wave -position end  sim:/integration_1/read_add_1
add wave -position end  sim:/integration_1/read_add_2
add wave -position end  sim:/integration_1/read_data1
add wave -position end  sim:/integration_1/read_data1_result
add wave -position end  sim:/integration_1/read_data2
add wave -position end  sim:/integration_1/read_data2_result
add wave -position end  sim:/integration_1/result
add wave -position end  sim:/integration_1/selector_1
add wave -position end  sim:/integration_1/selector_2
add wave -position end  sim:/integration_1/selector_3
add wave -position end  sim:/integration_1/selector_4
add wave -position end  sim:/integration_1/selector_5
add wave -position end  sim:/integration_1/selector_6
add wave -position end  sim:/integration_1/selector_7
add wave -position end  sim:/integration_1/sp
add wave -position end  sim:/integration_1/sp_jump
add wave -position end  sim:/integration_1/sp_width
add wave -position end  sim:/integration_1/value
add wave -position end  sim:/integration_1/write_data
add wave -position end  sim:/integration_1/z_value
force -freeze sim:/integration_1/clk 0 0, 1 {50 ps} -r 100
run
# 0000000000000000
# 0000000000000000
# 0000100000100000
# 0000000000000111
# 0010100000000000
# 0010100000000000
# 0010100000000000
# 0000100001000000
# 0000000000000011
# 0010100000000000
# 0010100000000000
# 0010100000000000
# 0010100000000000
# 0001100101000000
vsim -gui work.integration_1
# End time: 17:09:41 on Nov 17,2022, Elapsed time: 0:00:42
# Errors: 0, Warnings: 7
# vsim -gui work.integration_1 
# Start time: 17:09:41 on Nov 17,2022
# Loading work.integration_1
# Loading work.instruction_memory
# Loading work.read_file
# Loading work.buffer
# Loading work.mux_generic
# Loading work.control_unit
# Loading work.decode_ciruit
# Loading work.alu
# Loading work.sign_extend
# Loading work.data_stack_memory
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage/read File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'sel'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/mux_generic.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/mux_1 File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (70) does not match connection size (86) for port 'read_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_mem File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 155
# ** Warning: (vsim-3015) [PCDPC] - Port size (70) does not match connection size (86) for port 'write_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_mem File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 155
add wave -position end  sim:/integration_1/alu_controls
add wave -position end  sim:/integration_1/clk
add wave -position end  sim:/integration_1/cs_alu_op
add wave -position end  sim:/integration_1/cs_call
add wave -position end  sim:/integration_1/cs_clrc
add wave -position end  sim:/integration_1/cs_int
add wave -position end  sim:/integration_1/cs_jc
add wave -position end  sim:/integration_1/cs_jmp
add wave -position end  sim:/integration_1/cs_jn
add wave -position end  sim:/integration_1/cs_jz
add wave -position end  sim:/integration_1/cs_ldd
add wave -position end  sim:/integration_1/cs_ldm
add wave -position end  sim:/integration_1/cs_mem_op
add wave -position end  sim:/integration_1/cs_mem_read
add wave -position end  sim:/integration_1/cs_mem_write
add wave -position end  sim:/integration_1/CS_NUM
add wave -position end  sim:/integration_1/cs_pop
add wave -position end  sim:/integration_1/cs_push
add wave -position end  sim:/integration_1/cs_reg_write
add wave -position end  sim:/integration_1/cs_reset
add wave -position end  sim:/integration_1/cs_ret
add wave -position end  sim:/integration_1/cs_rti
add wave -position end  sim:/integration_1/cs_setc
add wave -position end  sim:/integration_1/cs_std
add wave -position end  sim:/integration_1/d_alu_controls
add wave -position end  sim:/integration_1/d_alu_op
add wave -position end  sim:/integration_1/d_call
add wave -position end  sim:/integration_1/d_clrc
add wave -position end  sim:/integration_1/d_immediate
add wave -position end  sim:/integration_1/d_int
add wave -position end  sim:/integration_1/d_jc
add wave -position end  sim:/integration_1/d_jmp
add wave -position end  sim:/integration_1/d_jn
add wave -position end  sim:/integration_1/d_jz
add wave -position end  sim:/integration_1/d_ldd
add wave -position end  sim:/integration_1/d_ldm
add wave -position end  sim:/integration_1/d_mem_op
add wave -position end  sim:/integration_1/d_mem_read
add wave -position end  sim:/integration_1/d_mem_write
add wave -position end  sim:/integration_1/d_pop
add wave -position end  sim:/integration_1/d_push
add wave -position end  sim:/integration_1/d_read_add_2
add wave -position end  sim:/integration_1/d_read_data1
add wave -position end  sim:/integration_1/d_read_data2
add wave -position end  sim:/integration_1/d_reg_write
add wave -position end  sim:/integration_1/d_reset
add wave -position end  sim:/integration_1/d_ret
add wave -position end  sim:/integration_1/d_rti
add wave -position end  sim:/integration_1/d_setc
add wave -position end  sim:/integration_1/d_shamt
add wave -position end  sim:/integration_1/d_std
add wave -position end  sim:/integration_1/data
add wave -position end  sim:/integration_1/e_alu_op
add wave -position end  sim:/integration_1/e_call
add wave -position end  sim:/integration_1/e_clrc
add wave -position end  sim:/integration_1/e_flag
add wave -position end  sim:/integration_1/e_immediate
add wave -position end  sim:/integration_1/e_int
add wave -position end  sim:/integration_1/e_jc
add wave -position end  sim:/integration_1/e_jmp
add wave -position end  sim:/integration_1/e_jn
add wave -position end  sim:/integration_1/e_jz
add wave -position end  sim:/integration_1/e_ldd
add wave -position end  sim:/integration_1/e_ldm
add wave -position end  sim:/integration_1/e_mem_op
add wave -position end  sim:/integration_1/e_mem_read
add wave -position end  sim:/integration_1/e_mem_write
add wave -position end  sim:/integration_1/e_pop
add wave -position end  sim:/integration_1/e_push
add wave -position end  sim:/integration_1/e_read_add_2
add wave -position end  sim:/integration_1/e_read_data1
add wave -position end  sim:/integration_1/e_read_data2
add wave -position end  sim:/integration_1/e_reg_write
add wave -position end  sim:/integration_1/e_reset
add wave -position end  sim:/integration_1/e_result
add wave -position end  sim:/integration_1/e_ret
add wave -position end  sim:/integration_1/e_rti
add wave -position end  sim:/integration_1/e_setc
add wave -position end  sim:/integration_1/e_std
add wave -position end  sim:/integration_1/flag
add wave -position end  sim:/integration_1/flag_result
add wave -position end  sim:/integration_1/immediate
add wave -position end  sim:/integration_1/immediate_f
add wave -position end  sim:/integration_1/instuction
add wave -position end  sim:/integration_1/instuction_f
add wave -position end  sim:/integration_1/m_alu_op
add wave -position end  sim:/integration_1/m_call
add wave -position end  sim:/integration_1/m_clrc
add wave -position end  sim:/integration_1/m_data
add wave -position end  sim:/integration_1/m_immediate
add wave -position end  sim:/integration_1/m_int
add wave -position end  sim:/integration_1/m_jc
add wave -position end  sim:/integration_1/m_jmp
add wave -position end  sim:/integration_1/m_jn
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Asmaa Adel  Hostname: ASMAA-ADEL  ProcessID: 12536
#           Attempting to use alternate WLF file "./wlfth910r9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfth910r9
add wave -position end  sim:/integration_1/m_jz
add wave -position end  sim:/integration_1/m_ldd
add wave -position end  sim:/integration_1/m_ldm
add wave -position end  sim:/integration_1/m_mem_op
add wave -position end  sim:/integration_1/m_pop
add wave -position end  sim:/integration_1/m_push
add wave -position end  sim:/integration_1/m_read_add_2
add wave -position end  sim:/integration_1/m_reg_write
add wave -position end  sim:/integration_1/m_reset
add wave -position end  sim:/integration_1/m_result
add wave -position end  sim:/integration_1/m_ret
add wave -position end  sim:/integration_1/m_rti
add wave -position end  sim:/integration_1/m_setc
add wave -position end  sim:/integration_1/m_std
add wave -position end  sim:/integration_1/mem_address
add wave -position end  sim:/integration_1/Num_alu
add wave -position end  sim:/integration_1/Num_of_bits
add wave -position end  sim:/integration_1/Num_of_registers
add wave -position end  sim:/integration_1/op2
add wave -position end  sim:/integration_1/op_code_width
add wave -position end  sim:/integration_1/pc
add wave -position end  sim:/integration_1/pc_modified
add wave -position end  sim:/integration_1/pc_width
add wave -position end  sim:/integration_1/pop_width
add wave -position end  sim:/integration_1/read_add_1
add wave -position end  sim:/integration_1/read_add_2
add wave -position end  sim:/integration_1/read_data1
add wave -position end  sim:/integration_1/read_data1_result
add wave -position end  sim:/integration_1/read_data2
add wave -position end  sim:/integration_1/read_data2_result
add wave -position end  sim:/integration_1/result
add wave -position end  sim:/integration_1/selector_1
add wave -position end  sim:/integration_1/selector_2
add wave -position end  sim:/integration_1/selector_3
add wave -position end  sim:/integration_1/selector_4
add wave -position end  sim:/integration_1/selector_5
add wave -position end  sim:/integration_1/selector_6
add wave -position end  sim:/integration_1/selector_7
add wave -position end  sim:/integration_1/sp
add wave -position end  sim:/integration_1/sp_jump
add wave -position end  sim:/integration_1/sp_width
add wave -position end  sim:/integration_1/value
add wave -position end  sim:/integration_1/write_data
add wave -position end  sim:/integration_1/z_value
force -freeze sim:/integration_1/clk 0 0, 1 {50 ps} -r 100
run
# 0000000000000000
# 0000000000000000
# 0000100000100000
# 0000000000000111
# 0010100000000000
# 0010100000000000
# 0010100000000000
# 0000100001000000
# 0000000000000011
# 0010100000000000
# 0010100000000000
# 0010100000000000
# 0010100000000000
# 0001100101000000
