Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1ea97f2240274605b36f3c38d6d6a066 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_top_hog_behav xil_defaultlib.testbench_top_hog -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.hogpack
Compiling architecture behavioral of entity xil_defaultlib.FIFO_control [\FIFO_control(pbw=8,hp=34)\]
Compiling architecture behavioral of entity xil_defaultlib.horizontal_gradient [\horizontal_gradient(mbw=8,pbw=8...]
Compiling architecture behavioral of entity xil_defaultlib.vertical_gradient [\vertical_gradient(mbw=8,pbw=8,h...]
Compiling architecture behavioral of entity xil_defaultlib.edge_detection [\edge_detection(mbw=8,pbw=8,hp=3...]
Compiling architecture behavioral of entity xil_defaultlib.hog_cell_histogram_with_fifo [\hog_cell_histogram_with_fifo(fi...]
Compiling architecture behavioral of entity xil_defaultlib.hog_block_histogram [\hog_block_histogram(bin_width=1...]
Compiling architecture behavioral of entity xil_defaultlib.top_hog_axi [top_hog_axi_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench_top_hog
Built simulation snapshot testbench_top_hog_behav
