

================================================================
== Vivado HLS Report for 'max_pool_2'
================================================================
* Date:           Thu Aug  8 19:57:20 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       mp2_fp4
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.357|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  802|  802|  802|  802|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                      |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name              | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Col_Loop_Pool_Row_Loop  |  800|  800|         2|          1|          1|   800|    yes   |
        +--------------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    423|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    144|    -|
|Register         |        -|      -|      69|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      69|    567|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1494_fu_477_p2     |     *    |      0|  0|  13|           4|           4|
    |add_ln10_fu_229_p2       |     +    |      0|  0|  14|          10|           1|
    |add_ln13_1_fu_553_p2     |     +    |      0|  0|  15|           7|           1|
    |add_ln1494_1_fu_497_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln1494_2_fu_508_p2   |     +    |      0|  0|  15|           8|           8|
    |add_ln1494_3_fu_522_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln1494_fu_483_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln16_fu_539_p2       |     +    |      0|  0|  15|           5|           1|
    |add_ln203_1_fu_634_p2    |     +    |      0|  0|  15|           6|           6|
    |add_ln203_2_fu_648_p2    |     +    |      0|  0|  14|          10|          10|
    |add_ln203_fu_584_p2      |     +    |      0|  0|  15|           6|           6|
    |c_fu_391_p2              |     +    |      0|  0|  12|           3|           1|
    |f_fu_235_p2              |     +    |      0|  0|  15|           5|           1|
    |i_fu_467_p2              |     +    |      0|  0|  13|           4|           4|
    |mpr_fu_533_p2            |     +    |      0|  0|  10|           2|           1|
    |r_fu_313_p2              |     +    |      0|  0|  12|           3|           1|
    |and_ln13_fu_385_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln29_1_fu_307_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_fu_295_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_223_p2      |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln13_fu_241_p2      |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln1494_1_fu_611_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_fu_597_p2    |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln16_fu_301_p2      |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln20_1_fu_626_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln20_fu_289_p2      |   icmp   |      0|  0|   9|           2|           3|
    |or_ln13_1_fu_379_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln13_fu_319_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln16_1_fu_403_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln16_fu_397_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln27_1_fu_437_p2      |    or    |      0|  0|   4|           4|           1|
    |or_ln27_fu_217_p2        |    or    |      0|  0|   4|           4|           1|
    |max_pool_out_V_d0        |  select  |      0|  0|  14|           1|          14|
    |select_ln13_1_fu_341_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln13_2_fu_349_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln13_3_fu_357_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln13_4_fu_365_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln13_5_fu_559_p3  |  select  |      0|  0|   7|           1|           1|
    |select_ln13_fu_325_p3    |  select  |      0|  0|   3|           1|           1|
    |select_ln16_1_fu_409_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln16_2_fu_425_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln16_3_fu_443_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln16_4_fu_455_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln16_5_fu_545_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln16_fu_590_p3    |  select  |      0|  0|  14|           1|           1|
    |select_ln29_2_fu_247_p3  |  select  |      0|  0|   3|           1|           1|
    |select_ln29_3_fu_255_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln29_4_fu_275_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln29_fu_603_p3    |  select  |      0|  0|  14|           1|          14|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |xor_ln13_fu_373_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln29_fu_283_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 423|         196|         206|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1         |  15|          3|    1|          3|
    |ap_phi_mux_c_0_phi_fu_179_p4    |   9|          2|    3|          6|
    |ap_phi_mux_f_0_phi_fu_135_p4    |   9|          2|    5|         10|
    |ap_phi_mux_mpr_0_phi_fu_202_p4  |   9|          2|    2|          4|
    |ap_phi_mux_r_0_phi_fu_157_p4    |   9|          2|    3|          6|
    |c_0_reg_175                     |   9|          2|    3|          6|
    |f_0_reg_131                     |   9|          2|    5|         10|
    |indvar_flatten22_reg_142        |   9|          2|    7|         14|
    |indvar_flatten59_reg_120        |   9|          2|   10|         20|
    |indvar_flatten_reg_164          |   9|          2|    5|         10|
    |max_0_reg_186                   |   9|          2|   14|         28|
    |mpr_0_reg_198                   |   9|          2|    2|          4|
    |r_0_reg_153                     |   9|          2|    3|          6|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 144|         31|   64|        131|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |c_0_reg_175               |   3|   0|    3|          0|
    |f_0_reg_131               |   5|   0|    5|          0|
    |icmp_ln10_reg_659         |   1|   0|    1|          0|
    |indvar_flatten22_reg_142  |   7|   0|    7|          0|
    |indvar_flatten59_reg_120  |  10|   0|   10|          0|
    |indvar_flatten_reg_164    |   5|   0|    5|          0|
    |max_0_reg_186             |  14|   0|   14|          0|
    |mpr_0_reg_198             |   2|   0|    2|          0|
    |mpr_reg_702               |   2|   0|    2|          0|
    |or_ln16_1_reg_681         |   1|   0|    1|          0|
    |r_0_reg_153               |   3|   0|    3|          0|
    |select_ln13_2_reg_674     |   3|   0|    3|          0|
    |select_ln16_4_reg_686     |   3|   0|    3|          0|
    |select_ln29_3_reg_668     |   5|   0|    5|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  69|   0|   69|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   max_pool_2   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   max_pool_2   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   max_pool_2   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   max_pool_2   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   max_pool_2   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   max_pool_2   | return value |
|conv_out_V_address0      | out |   11|  ap_memory |   conv_out_V   |     array    |
|conv_out_V_ce0           | out |    1|  ap_memory |   conv_out_V   |     array    |
|conv_out_V_q0            |  in |   14|  ap_memory |   conv_out_V   |     array    |
|conv_out_V_address1      | out |   11|  ap_memory |   conv_out_V   |     array    |
|conv_out_V_ce1           | out |    1|  ap_memory |   conv_out_V   |     array    |
|conv_out_V_q1            |  in |   14|  ap_memory |   conv_out_V   |     array    |
|max_pool_out_V_address0  | out |    9|  ap_memory | max_pool_out_V |     array    |
|max_pool_out_V_ce0       | out |    1|  ap_memory | max_pool_out_V |     array    |
|max_pool_out_V_we0       | out |    1|  ap_memory | max_pool_out_V |     array    |
|max_pool_out_V_d0        | out |   14|  ap_memory | max_pool_out_V |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

