//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-22781540
// Cuda compilation tools, release 9.0, V9.0.176
// Based on LLVM 3.4svn
//

.version 6.0
.target sm_30
.address_size 64

	// .globl	_Z12simpleKernelPiS_i

.visible .entry _Z12simpleKernelPiS_i(
	.param .u64 _Z12simpleKernelPiS_i_param_0,
	.param .u64 _Z12simpleKernelPiS_i_param_1,
	.param .u32 _Z12simpleKernelPiS_i_param_2
)
{
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<8>;


	ld.param.u64 	%rd1, [_Z12simpleKernelPiS_i_param_0];
	ld.param.u64 	%rd2, [_Z12simpleKernelPiS_i_param_1];
	ld.param.u32 	%r1, [_Z12simpleKernelPiS_i_param_2];
	cvta.to.global.u64 	%rd3, %rd1;
	cvta.to.global.u64 	%rd4, %rd2;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r4, %tid.x;
	mad.lo.s32 	%r5, %r3, %r2, %r4;
	mul.wide.s32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.u32 	%r6, [%rd6];
	div.s32 	%r7, %r6, %r1;
	add.s64 	%rd7, %rd3, %rd5;
	st.global.u32 	[%rd7], %r7;
	ret;
}


