
prog_Mini-projSlave.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dae8  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002008  0800dcb8  0800dcb8  0001dcb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fcc0  0800fcc0  00020058  2**0
                  CONTENTS
  4 .ARM          00000008  0800fcc0  0800fcc0  0001fcc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fcc8  0800fcc8  00020058  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fcc8  0800fcc8  0001fcc8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800fccc  0800fccc  0001fccc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000058  20000000  0800fcd0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00008c7c  20000058  0800fd28  00020058  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20008cd4  0800fd28  00028cd4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020058  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002bf18  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000053b2  00000000  00000000  0004bfa0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000025d0  00000000  00000000  00051358  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002348  00000000  00000000  00053928  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002deda  00000000  00000000  00055c70  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001f02f  00000000  00000000  00083b4a  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    001147a6  00000000  00000000  000a2b79  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001b731f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a02c  00000000  00000000  001b739c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000058 	.word	0x20000058
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800dca0 	.word	0x0800dca0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000005c 	.word	0x2000005c
 800020c:	0800dca0 	.word	0x0800dca0

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295
 8000220:	f04f 30ff 	movne.w	r0, #4294967295
 8000224:	f000 b972 	b.w	800050c <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9e08      	ldr	r6, [sp, #32]
 8000246:	4604      	mov	r4, r0
 8000248:	4688      	mov	r8, r1
 800024a:	2b00      	cmp	r3, #0
 800024c:	d14b      	bne.n	80002e6 <__udivmoddi4+0xa6>
 800024e:	428a      	cmp	r2, r1
 8000250:	4615      	mov	r5, r2
 8000252:	d967      	bls.n	8000324 <__udivmoddi4+0xe4>
 8000254:	fab2 f282 	clz	r2, r2
 8000258:	b14a      	cbz	r2, 800026e <__udivmoddi4+0x2e>
 800025a:	f1c2 0720 	rsb	r7, r2, #32
 800025e:	fa01 f302 	lsl.w	r3, r1, r2
 8000262:	fa20 f707 	lsr.w	r7, r0, r7
 8000266:	4095      	lsls	r5, r2
 8000268:	ea47 0803 	orr.w	r8, r7, r3
 800026c:	4094      	lsls	r4, r2
 800026e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000272:	0c23      	lsrs	r3, r4, #16
 8000274:	fbb8 f7fe 	udiv	r7, r8, lr
 8000278:	fa1f fc85 	uxth.w	ip, r5
 800027c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000280:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000284:	fb07 f10c 	mul.w	r1, r7, ip
 8000288:	4299      	cmp	r1, r3
 800028a:	d909      	bls.n	80002a0 <__udivmoddi4+0x60>
 800028c:	18eb      	adds	r3, r5, r3
 800028e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000292:	f080 811b 	bcs.w	80004cc <__udivmoddi4+0x28c>
 8000296:	4299      	cmp	r1, r3
 8000298:	f240 8118 	bls.w	80004cc <__udivmoddi4+0x28c>
 800029c:	3f02      	subs	r7, #2
 800029e:	442b      	add	r3, r5
 80002a0:	1a5b      	subs	r3, r3, r1
 80002a2:	b2a4      	uxth	r4, r4
 80002a4:	fbb3 f0fe 	udiv	r0, r3, lr
 80002a8:	fb0e 3310 	mls	r3, lr, r0, r3
 80002ac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002b0:	fb00 fc0c 	mul.w	ip, r0, ip
 80002b4:	45a4      	cmp	ip, r4
 80002b6:	d909      	bls.n	80002cc <__udivmoddi4+0x8c>
 80002b8:	192c      	adds	r4, r5, r4
 80002ba:	f100 33ff 	add.w	r3, r0, #4294967295
 80002be:	f080 8107 	bcs.w	80004d0 <__udivmoddi4+0x290>
 80002c2:	45a4      	cmp	ip, r4
 80002c4:	f240 8104 	bls.w	80004d0 <__udivmoddi4+0x290>
 80002c8:	3802      	subs	r0, #2
 80002ca:	442c      	add	r4, r5
 80002cc:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002d0:	eba4 040c 	sub.w	r4, r4, ip
 80002d4:	2700      	movs	r7, #0
 80002d6:	b11e      	cbz	r6, 80002e0 <__udivmoddi4+0xa0>
 80002d8:	40d4      	lsrs	r4, r2
 80002da:	2300      	movs	r3, #0
 80002dc:	e9c6 4300 	strd	r4, r3, [r6]
 80002e0:	4639      	mov	r1, r7
 80002e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d909      	bls.n	80002fe <__udivmoddi4+0xbe>
 80002ea:	2e00      	cmp	r6, #0
 80002ec:	f000 80eb 	beq.w	80004c6 <__udivmoddi4+0x286>
 80002f0:	2700      	movs	r7, #0
 80002f2:	e9c6 0100 	strd	r0, r1, [r6]
 80002f6:	4638      	mov	r0, r7
 80002f8:	4639      	mov	r1, r7
 80002fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002fe:	fab3 f783 	clz	r7, r3
 8000302:	2f00      	cmp	r7, #0
 8000304:	d147      	bne.n	8000396 <__udivmoddi4+0x156>
 8000306:	428b      	cmp	r3, r1
 8000308:	d302      	bcc.n	8000310 <__udivmoddi4+0xd0>
 800030a:	4282      	cmp	r2, r0
 800030c:	f200 80fa 	bhi.w	8000504 <__udivmoddi4+0x2c4>
 8000310:	1a84      	subs	r4, r0, r2
 8000312:	eb61 0303 	sbc.w	r3, r1, r3
 8000316:	2001      	movs	r0, #1
 8000318:	4698      	mov	r8, r3
 800031a:	2e00      	cmp	r6, #0
 800031c:	d0e0      	beq.n	80002e0 <__udivmoddi4+0xa0>
 800031e:	e9c6 4800 	strd	r4, r8, [r6]
 8000322:	e7dd      	b.n	80002e0 <__udivmoddi4+0xa0>
 8000324:	b902      	cbnz	r2, 8000328 <__udivmoddi4+0xe8>
 8000326:	deff      	udf	#255	; 0xff
 8000328:	fab2 f282 	clz	r2, r2
 800032c:	2a00      	cmp	r2, #0
 800032e:	f040 808f 	bne.w	8000450 <__udivmoddi4+0x210>
 8000332:	1b49      	subs	r1, r1, r5
 8000334:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000338:	fa1f f885 	uxth.w	r8, r5
 800033c:	2701      	movs	r7, #1
 800033e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000342:	0c23      	lsrs	r3, r4, #16
 8000344:	fb0e 111c 	mls	r1, lr, ip, r1
 8000348:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800034c:	fb08 f10c 	mul.w	r1, r8, ip
 8000350:	4299      	cmp	r1, r3
 8000352:	d907      	bls.n	8000364 <__udivmoddi4+0x124>
 8000354:	18eb      	adds	r3, r5, r3
 8000356:	f10c 30ff 	add.w	r0, ip, #4294967295
 800035a:	d202      	bcs.n	8000362 <__udivmoddi4+0x122>
 800035c:	4299      	cmp	r1, r3
 800035e:	f200 80cd 	bhi.w	80004fc <__udivmoddi4+0x2bc>
 8000362:	4684      	mov	ip, r0
 8000364:	1a59      	subs	r1, r3, r1
 8000366:	b2a3      	uxth	r3, r4
 8000368:	fbb1 f0fe 	udiv	r0, r1, lr
 800036c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000370:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000374:	fb08 f800 	mul.w	r8, r8, r0
 8000378:	45a0      	cmp	r8, r4
 800037a:	d907      	bls.n	800038c <__udivmoddi4+0x14c>
 800037c:	192c      	adds	r4, r5, r4
 800037e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000382:	d202      	bcs.n	800038a <__udivmoddi4+0x14a>
 8000384:	45a0      	cmp	r8, r4
 8000386:	f200 80b6 	bhi.w	80004f6 <__udivmoddi4+0x2b6>
 800038a:	4618      	mov	r0, r3
 800038c:	eba4 0408 	sub.w	r4, r4, r8
 8000390:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000394:	e79f      	b.n	80002d6 <__udivmoddi4+0x96>
 8000396:	f1c7 0c20 	rsb	ip, r7, #32
 800039a:	40bb      	lsls	r3, r7
 800039c:	fa22 fe0c 	lsr.w	lr, r2, ip
 80003a0:	ea4e 0e03 	orr.w	lr, lr, r3
 80003a4:	fa01 f407 	lsl.w	r4, r1, r7
 80003a8:	fa20 f50c 	lsr.w	r5, r0, ip
 80003ac:	fa21 f30c 	lsr.w	r3, r1, ip
 80003b0:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80003b4:	4325      	orrs	r5, r4
 80003b6:	fbb3 f9f8 	udiv	r9, r3, r8
 80003ba:	0c2c      	lsrs	r4, r5, #16
 80003bc:	fb08 3319 	mls	r3, r8, r9, r3
 80003c0:	fa1f fa8e 	uxth.w	sl, lr
 80003c4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80003c8:	fb09 f40a 	mul.w	r4, r9, sl
 80003cc:	429c      	cmp	r4, r3
 80003ce:	fa02 f207 	lsl.w	r2, r2, r7
 80003d2:	fa00 f107 	lsl.w	r1, r0, r7
 80003d6:	d90b      	bls.n	80003f0 <__udivmoddi4+0x1b0>
 80003d8:	eb1e 0303 	adds.w	r3, lr, r3
 80003dc:	f109 30ff 	add.w	r0, r9, #4294967295
 80003e0:	f080 8087 	bcs.w	80004f2 <__udivmoddi4+0x2b2>
 80003e4:	429c      	cmp	r4, r3
 80003e6:	f240 8084 	bls.w	80004f2 <__udivmoddi4+0x2b2>
 80003ea:	f1a9 0902 	sub.w	r9, r9, #2
 80003ee:	4473      	add	r3, lr
 80003f0:	1b1b      	subs	r3, r3, r4
 80003f2:	b2ad      	uxth	r5, r5
 80003f4:	fbb3 f0f8 	udiv	r0, r3, r8
 80003f8:	fb08 3310 	mls	r3, r8, r0, r3
 80003fc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000400:	fb00 fa0a 	mul.w	sl, r0, sl
 8000404:	45a2      	cmp	sl, r4
 8000406:	d908      	bls.n	800041a <__udivmoddi4+0x1da>
 8000408:	eb1e 0404 	adds.w	r4, lr, r4
 800040c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000410:	d26b      	bcs.n	80004ea <__udivmoddi4+0x2aa>
 8000412:	45a2      	cmp	sl, r4
 8000414:	d969      	bls.n	80004ea <__udivmoddi4+0x2aa>
 8000416:	3802      	subs	r0, #2
 8000418:	4474      	add	r4, lr
 800041a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800041e:	fba0 8902 	umull	r8, r9, r0, r2
 8000422:	eba4 040a 	sub.w	r4, r4, sl
 8000426:	454c      	cmp	r4, r9
 8000428:	46c2      	mov	sl, r8
 800042a:	464b      	mov	r3, r9
 800042c:	d354      	bcc.n	80004d8 <__udivmoddi4+0x298>
 800042e:	d051      	beq.n	80004d4 <__udivmoddi4+0x294>
 8000430:	2e00      	cmp	r6, #0
 8000432:	d069      	beq.n	8000508 <__udivmoddi4+0x2c8>
 8000434:	ebb1 050a 	subs.w	r5, r1, sl
 8000438:	eb64 0403 	sbc.w	r4, r4, r3
 800043c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000440:	40fd      	lsrs	r5, r7
 8000442:	40fc      	lsrs	r4, r7
 8000444:	ea4c 0505 	orr.w	r5, ip, r5
 8000448:	e9c6 5400 	strd	r5, r4, [r6]
 800044c:	2700      	movs	r7, #0
 800044e:	e747      	b.n	80002e0 <__udivmoddi4+0xa0>
 8000450:	f1c2 0320 	rsb	r3, r2, #32
 8000454:	fa20 f703 	lsr.w	r7, r0, r3
 8000458:	4095      	lsls	r5, r2
 800045a:	fa01 f002 	lsl.w	r0, r1, r2
 800045e:	fa21 f303 	lsr.w	r3, r1, r3
 8000462:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000466:	4338      	orrs	r0, r7
 8000468:	0c01      	lsrs	r1, r0, #16
 800046a:	fbb3 f7fe 	udiv	r7, r3, lr
 800046e:	fa1f f885 	uxth.w	r8, r5
 8000472:	fb0e 3317 	mls	r3, lr, r7, r3
 8000476:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800047a:	fb07 f308 	mul.w	r3, r7, r8
 800047e:	428b      	cmp	r3, r1
 8000480:	fa04 f402 	lsl.w	r4, r4, r2
 8000484:	d907      	bls.n	8000496 <__udivmoddi4+0x256>
 8000486:	1869      	adds	r1, r5, r1
 8000488:	f107 3cff 	add.w	ip, r7, #4294967295
 800048c:	d22f      	bcs.n	80004ee <__udivmoddi4+0x2ae>
 800048e:	428b      	cmp	r3, r1
 8000490:	d92d      	bls.n	80004ee <__udivmoddi4+0x2ae>
 8000492:	3f02      	subs	r7, #2
 8000494:	4429      	add	r1, r5
 8000496:	1acb      	subs	r3, r1, r3
 8000498:	b281      	uxth	r1, r0
 800049a:	fbb3 f0fe 	udiv	r0, r3, lr
 800049e:	fb0e 3310 	mls	r3, lr, r0, r3
 80004a2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004a6:	fb00 f308 	mul.w	r3, r0, r8
 80004aa:	428b      	cmp	r3, r1
 80004ac:	d907      	bls.n	80004be <__udivmoddi4+0x27e>
 80004ae:	1869      	adds	r1, r5, r1
 80004b0:	f100 3cff 	add.w	ip, r0, #4294967295
 80004b4:	d217      	bcs.n	80004e6 <__udivmoddi4+0x2a6>
 80004b6:	428b      	cmp	r3, r1
 80004b8:	d915      	bls.n	80004e6 <__udivmoddi4+0x2a6>
 80004ba:	3802      	subs	r0, #2
 80004bc:	4429      	add	r1, r5
 80004be:	1ac9      	subs	r1, r1, r3
 80004c0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80004c4:	e73b      	b.n	800033e <__udivmoddi4+0xfe>
 80004c6:	4637      	mov	r7, r6
 80004c8:	4630      	mov	r0, r6
 80004ca:	e709      	b.n	80002e0 <__udivmoddi4+0xa0>
 80004cc:	4607      	mov	r7, r0
 80004ce:	e6e7      	b.n	80002a0 <__udivmoddi4+0x60>
 80004d0:	4618      	mov	r0, r3
 80004d2:	e6fb      	b.n	80002cc <__udivmoddi4+0x8c>
 80004d4:	4541      	cmp	r1, r8
 80004d6:	d2ab      	bcs.n	8000430 <__udivmoddi4+0x1f0>
 80004d8:	ebb8 0a02 	subs.w	sl, r8, r2
 80004dc:	eb69 020e 	sbc.w	r2, r9, lr
 80004e0:	3801      	subs	r0, #1
 80004e2:	4613      	mov	r3, r2
 80004e4:	e7a4      	b.n	8000430 <__udivmoddi4+0x1f0>
 80004e6:	4660      	mov	r0, ip
 80004e8:	e7e9      	b.n	80004be <__udivmoddi4+0x27e>
 80004ea:	4618      	mov	r0, r3
 80004ec:	e795      	b.n	800041a <__udivmoddi4+0x1da>
 80004ee:	4667      	mov	r7, ip
 80004f0:	e7d1      	b.n	8000496 <__udivmoddi4+0x256>
 80004f2:	4681      	mov	r9, r0
 80004f4:	e77c      	b.n	80003f0 <__udivmoddi4+0x1b0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	442c      	add	r4, r5
 80004fa:	e747      	b.n	800038c <__udivmoddi4+0x14c>
 80004fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000500:	442b      	add	r3, r5
 8000502:	e72f      	b.n	8000364 <__udivmoddi4+0x124>
 8000504:	4638      	mov	r0, r7
 8000506:	e708      	b.n	800031a <__udivmoddi4+0xda>
 8000508:	4637      	mov	r7, r6
 800050a:	e6e9      	b.n	80002e0 <__udivmoddi4+0xa0>

0800050c <__aeabi_idiv0>:
 800050c:	4770      	bx	lr
 800050e:	bf00      	nop

08000510 <vApplicationIdleHook>:
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);
void vApplicationMallocFailedHook(void);

/* USER CODE BEGIN 2 */
__weak void vApplicationIdleHook( void )
{
 8000510:	b480      	push	{r7}
 8000512:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
}
 8000514:	bf00      	nop
 8000516:	46bd      	mov	sp, r7
 8000518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800051c:	4770      	bx	lr

0800051e <vApplicationStackOverflowHook>:
/* USER CODE END 2 */

/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 800051e:	b480      	push	{r7}
 8000520:	b083      	sub	sp, #12
 8000522:	af00      	add	r7, sp, #0
 8000524:	6078      	str	r0, [r7, #4]
 8000526:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 8000528:	bf00      	nop
 800052a:	370c      	adds	r7, #12
 800052c:	46bd      	mov	sp, r7
 800052e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000532:	4770      	bx	lr

08000534 <vApplicationMallocFailedHook>:
/* USER CODE END 4 */

/* USER CODE BEGIN 5 */
__weak void vApplicationMallocFailedHook(void)
{
 8000534:	b480      	push	{r7}
 8000536:	af00      	add	r7, sp, #0
   demo application. If heap_1.c or heap_2.c are used, then the size of the
   heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
   FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
   to query the size of free heap space that remains (although it does not
   provide information on how the remaining heap might be fragmented). */
}
 8000538:	bf00      	nop
 800053a:	46bd      	mov	sp, r7
 800053c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000540:	4770      	bx	lr
	...

08000544 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000544:	b480      	push	{r7}
 8000546:	b085      	sub	sp, #20
 8000548:	af00      	add	r7, sp, #0
 800054a:	60f8      	str	r0, [r7, #12]
 800054c:	60b9      	str	r1, [r7, #8]
 800054e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000550:	68fb      	ldr	r3, [r7, #12]
 8000552:	4a07      	ldr	r2, [pc, #28]	; (8000570 <vApplicationGetIdleTaskMemory+0x2c>)
 8000554:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000556:	68bb      	ldr	r3, [r7, #8]
 8000558:	4a06      	ldr	r2, [pc, #24]	; (8000574 <vApplicationGetIdleTaskMemory+0x30>)
 800055a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	2280      	movs	r2, #128	; 0x80
 8000560:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000562:	bf00      	nop
 8000564:	3714      	adds	r7, #20
 8000566:	46bd      	mov	sp, r7
 8000568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop
 8000570:	20000074 	.word	0x20000074
 8000574:	200000cc 	.word	0x200000cc

08000578 <ft5336_Init>:
  *         from MCU to FT5336 : ie I2C channel initialization (if required).
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_Init(uint16_t DeviceAddr)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b082      	sub	sp, #8
 800057c:	af00      	add	r7, sp, #0
 800057e:	4603      	mov	r3, r0
 8000580:	80fb      	strh	r3, [r7, #6]
  /* Wait at least 200ms after power up before accessing registers
   * Trsi timing (Time of starting to report point after resetting) from FT5336GQQ datasheet */
  TS_IO_Delay(200);
 8000582:	20c8      	movs	r0, #200	; 0xc8
 8000584:	f001 ffc0 	bl	8002508 <TS_IO_Delay>

  /* Initialize I2C link if needed */
  ft5336_I2C_InitializeIfRequired();
 8000588:	f000 f9b4 	bl	80008f4 <ft5336_I2C_InitializeIfRequired>
}
 800058c:	bf00      	nop
 800058e:	3708      	adds	r7, #8
 8000590:	46bd      	mov	sp, r7
 8000592:	bd80      	pop	{r7, pc}

08000594 <ft5336_Reset>:
  *         @note : Not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_Reset(uint16_t DeviceAddr)
{
 8000594:	b480      	push	{r7}
 8000596:	b083      	sub	sp, #12
 8000598:	af00      	add	r7, sp, #0
 800059a:	4603      	mov	r3, r0
 800059c:	80fb      	strh	r3, [r7, #6]
  /* Do nothing */
  /* No software reset sequence available in FT5336 IC */
}
 800059e:	bf00      	nop
 80005a0:	370c      	adds	r7, #12
 80005a2:	46bd      	mov	sp, r7
 80005a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a8:	4770      	bx	lr

080005aa <ft5336_ReadID>:
  *         able to read the FT5336 device ID, and verify this is a FT5336.
  * @param  DeviceAddr: I2C FT5336 Slave address.
  * @retval The Device ID (two bytes).
  */
uint16_t ft5336_ReadID(uint16_t DeviceAddr)
{
 80005aa:	b580      	push	{r7, lr}
 80005ac:	b084      	sub	sp, #16
 80005ae:	af00      	add	r7, sp, #0
 80005b0:	4603      	mov	r3, r0
 80005b2:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t ucReadId = 0;
 80005b4:	2300      	movs	r3, #0
 80005b6:	737b      	strb	r3, [r7, #13]
  uint8_t nbReadAttempts = 0;
 80005b8:	2300      	movs	r3, #0
 80005ba:	73fb      	strb	r3, [r7, #15]
  uint8_t bFoundDevice = 0; /* Device not found by default */
 80005bc:	2300      	movs	r3, #0
 80005be:	73bb      	strb	r3, [r7, #14]

  /* Initialize I2C link if needed */
  ft5336_I2C_InitializeIfRequired();
 80005c0:	f000 f998 	bl	80008f4 <ft5336_I2C_InitializeIfRequired>

  /* At maximum 4 attempts to read ID : exit at first finding of the searched device ID */
  for(nbReadAttempts = 0; ((nbReadAttempts < 3) && !(bFoundDevice)); nbReadAttempts++)
 80005c4:	2300      	movs	r3, #0
 80005c6:	73fb      	strb	r3, [r7, #15]
 80005c8:	e010      	b.n	80005ec <ft5336_ReadID+0x42>
  {
    /* Read register FT5336_CHIP_ID_REG as DeviceID detection */
    ucReadId = TS_IO_Read(DeviceAddr, FT5336_CHIP_ID_REG);
 80005ca:	88fb      	ldrh	r3, [r7, #6]
 80005cc:	b2db      	uxtb	r3, r3
 80005ce:	21a8      	movs	r1, #168	; 0xa8
 80005d0:	4618      	mov	r0, r3
 80005d2:	f001 ff7b 	bl	80024cc <TS_IO_Read>
 80005d6:	4603      	mov	r3, r0
 80005d8:	737b      	strb	r3, [r7, #13]

    /* Found the searched device ID ? */
    if(ucReadId == FT5336_ID_VALUE)
 80005da:	7b7b      	ldrb	r3, [r7, #13]
 80005dc:	b2db      	uxtb	r3, r3
 80005de:	2b51      	cmp	r3, #81	; 0x51
 80005e0:	d101      	bne.n	80005e6 <ft5336_ReadID+0x3c>
    {
      /* Set device as found */
      bFoundDevice = 1;
 80005e2:	2301      	movs	r3, #1
 80005e4:	73bb      	strb	r3, [r7, #14]
  for(nbReadAttempts = 0; ((nbReadAttempts < 3) && !(bFoundDevice)); nbReadAttempts++)
 80005e6:	7bfb      	ldrb	r3, [r7, #15]
 80005e8:	3301      	adds	r3, #1
 80005ea:	73fb      	strb	r3, [r7, #15]
 80005ec:	7bfb      	ldrb	r3, [r7, #15]
 80005ee:	2b02      	cmp	r3, #2
 80005f0:	d802      	bhi.n	80005f8 <ft5336_ReadID+0x4e>
 80005f2:	7bbb      	ldrb	r3, [r7, #14]
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d0e8      	beq.n	80005ca <ft5336_ReadID+0x20>
    }
  }

  /* Return the device ID value */
  return (ucReadId);
 80005f8:	7b7b      	ldrb	r3, [r7, #13]
 80005fa:	b2db      	uxtb	r3, r3
 80005fc:	b29b      	uxth	r3, r3
}
 80005fe:	4618      	mov	r0, r3
 8000600:	3710      	adds	r7, #16
 8000602:	46bd      	mov	sp, r7
 8000604:	bd80      	pop	{r7, pc}

08000606 <ft5336_TS_Start>:
  * @brief  Configures the touch Screen IC device to start detecting touches
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address).
  * @retval None.
  */
void ft5336_TS_Start(uint16_t DeviceAddr)
{
 8000606:	b580      	push	{r7, lr}
 8000608:	b082      	sub	sp, #8
 800060a:	af00      	add	r7, sp, #0
 800060c:	4603      	mov	r3, r0
 800060e:	80fb      	strh	r3, [r7, #6]
  /* Minimum static configuration of FT5336 */
  FT5336_ASSERT(ft5336_TS_Configure(DeviceAddr));
 8000610:	88fb      	ldrh	r3, [r7, #6]
 8000612:	4618      	mov	r0, r3
 8000614:	f000 f97e 	bl	8000914 <ft5336_TS_Configure>

  /* By default set FT5336 IC in Polling mode : no INT generation on FT5336 for new touch available */
  /* Note TS_INT is active low                                                                      */
  ft5336_TS_DisableIT(DeviceAddr);
 8000618:	88fb      	ldrh	r3, [r7, #6]
 800061a:	4618      	mov	r0, r3
 800061c:	f000 f932 	bl	8000884 <ft5336_TS_DisableIT>
}
 8000620:	bf00      	nop
 8000622:	3708      	adds	r7, #8
 8000624:	46bd      	mov	sp, r7
 8000626:	bd80      	pop	{r7, pc}

08000628 <ft5336_TS_DetectTouch>:
  *         variables).
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval : Number of active touches detected (can be 0, 1 or 2).
  */
uint8_t ft5336_TS_DetectTouch(uint16_t DeviceAddr)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	b084      	sub	sp, #16
 800062c:	af00      	add	r7, sp, #0
 800062e:	4603      	mov	r3, r0
 8000630:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t nbTouch = 0;
 8000632:	2300      	movs	r3, #0
 8000634:	73fb      	strb	r3, [r7, #15]

  /* Read register FT5336_TD_STAT_REG to check number of touches detection */
  nbTouch = TS_IO_Read(DeviceAddr, FT5336_TD_STAT_REG);
 8000636:	88fb      	ldrh	r3, [r7, #6]
 8000638:	b2db      	uxtb	r3, r3
 800063a:	2102      	movs	r1, #2
 800063c:	4618      	mov	r0, r3
 800063e:	f001 ff45 	bl	80024cc <TS_IO_Read>
 8000642:	4603      	mov	r3, r0
 8000644:	73fb      	strb	r3, [r7, #15]
  nbTouch &= FT5336_TD_STAT_MASK;
 8000646:	7bfb      	ldrb	r3, [r7, #15]
 8000648:	b2db      	uxtb	r3, r3
 800064a:	f003 030f 	and.w	r3, r3, #15
 800064e:	b2db      	uxtb	r3, r3
 8000650:	73fb      	strb	r3, [r7, #15]

  if(nbTouch > FT5336_MAX_DETECTABLE_TOUCH)
 8000652:	7bfb      	ldrb	r3, [r7, #15]
 8000654:	b2db      	uxtb	r3, r3
 8000656:	2b05      	cmp	r3, #5
 8000658:	d901      	bls.n	800065e <ft5336_TS_DetectTouch+0x36>
  {
    /* If invalid number of touch detected, set it to zero */
    nbTouch = 0;
 800065a:	2300      	movs	r3, #0
 800065c:	73fb      	strb	r3, [r7, #15]
  }

  /* Update ft5336 driver internal global : current number of active touches */
  ft5336_handle.currActiveTouchNb = nbTouch;
 800065e:	7bfb      	ldrb	r3, [r7, #15]
 8000660:	b2da      	uxtb	r2, r3
 8000662:	4b05      	ldr	r3, [pc, #20]	; (8000678 <ft5336_TS_DetectTouch+0x50>)
 8000664:	705a      	strb	r2, [r3, #1]

  /* Reset current active touch index on which to work on */
  ft5336_handle.currActiveTouchIdx = 0;
 8000666:	4b04      	ldr	r3, [pc, #16]	; (8000678 <ft5336_TS_DetectTouch+0x50>)
 8000668:	2200      	movs	r2, #0
 800066a:	709a      	strb	r2, [r3, #2]

  return(nbTouch);
 800066c:	7bfb      	ldrb	r3, [r7, #15]
 800066e:	b2db      	uxtb	r3, r3
}
 8000670:	4618      	mov	r0, r3
 8000672:	3710      	adds	r7, #16
 8000674:	46bd      	mov	sp, r7
 8000676:	bd80      	pop	{r7, pc}
 8000678:	200002cc 	.word	0x200002cc

0800067c <ft5336_TS_GetXY>:
  * @param  X: Pointer to X position value
  * @param  Y: Pointer to Y position value
  * @retval None.
  */
void ft5336_TS_GetXY(uint16_t DeviceAddr, uint16_t *X, uint16_t *Y)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	b086      	sub	sp, #24
 8000680:	af00      	add	r7, sp, #0
 8000682:	4603      	mov	r3, r0
 8000684:	60b9      	str	r1, [r7, #8]
 8000686:	607a      	str	r2, [r7, #4]
 8000688:	81fb      	strh	r3, [r7, #14]
  volatile uint8_t ucReadData = 0;
 800068a:	2300      	movs	r3, #0
 800068c:	74fb      	strb	r3, [r7, #19]
  static uint16_t coord;
  uint8_t regAddressXLow = 0;
 800068e:	2300      	movs	r3, #0
 8000690:	75fb      	strb	r3, [r7, #23]
  uint8_t regAddressXHigh = 0;
 8000692:	2300      	movs	r3, #0
 8000694:	75bb      	strb	r3, [r7, #22]
  uint8_t regAddressYLow = 0;
 8000696:	2300      	movs	r3, #0
 8000698:	757b      	strb	r3, [r7, #21]
  uint8_t regAddressYHigh = 0;
 800069a:	2300      	movs	r3, #0
 800069c:	753b      	strb	r3, [r7, #20]

  if(ft5336_handle.currActiveTouchIdx < ft5336_handle.currActiveTouchNb)
 800069e:	4b6d      	ldr	r3, [pc, #436]	; (8000854 <ft5336_TS_GetXY+0x1d8>)
 80006a0:	789a      	ldrb	r2, [r3, #2]
 80006a2:	4b6c      	ldr	r3, [pc, #432]	; (8000854 <ft5336_TS_GetXY+0x1d8>)
 80006a4:	785b      	ldrb	r3, [r3, #1]
 80006a6:	429a      	cmp	r2, r3
 80006a8:	f080 80cf 	bcs.w	800084a <ft5336_TS_GetXY+0x1ce>
  {
    switch(ft5336_handle.currActiveTouchIdx)
 80006ac:	4b69      	ldr	r3, [pc, #420]	; (8000854 <ft5336_TS_GetXY+0x1d8>)
 80006ae:	789b      	ldrb	r3, [r3, #2]
 80006b0:	2b09      	cmp	r3, #9
 80006b2:	d871      	bhi.n	8000798 <ft5336_TS_GetXY+0x11c>
 80006b4:	a201      	add	r2, pc, #4	; (adr r2, 80006bc <ft5336_TS_GetXY+0x40>)
 80006b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006ba:	bf00      	nop
 80006bc:	080006e5 	.word	0x080006e5
 80006c0:	080006f7 	.word	0x080006f7
 80006c4:	08000709 	.word	0x08000709
 80006c8:	0800071b 	.word	0x0800071b
 80006cc:	0800072d 	.word	0x0800072d
 80006d0:	0800073f 	.word	0x0800073f
 80006d4:	08000751 	.word	0x08000751
 80006d8:	08000763 	.word	0x08000763
 80006dc:	08000775 	.word	0x08000775
 80006e0:	08000787 	.word	0x08000787
    {
    case 0 :
      regAddressXLow  = FT5336_P1_XL_REG;
 80006e4:	2304      	movs	r3, #4
 80006e6:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P1_XH_REG;
 80006e8:	2303      	movs	r3, #3
 80006ea:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P1_YL_REG;
 80006ec:	2306      	movs	r3, #6
 80006ee:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P1_YH_REG;
 80006f0:	2305      	movs	r3, #5
 80006f2:	753b      	strb	r3, [r7, #20]
      break;
 80006f4:	e051      	b.n	800079a <ft5336_TS_GetXY+0x11e>

    case 1 :
      regAddressXLow  = FT5336_P2_XL_REG;
 80006f6:	230a      	movs	r3, #10
 80006f8:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P2_XH_REG;
 80006fa:	2309      	movs	r3, #9
 80006fc:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P2_YL_REG;
 80006fe:	230c      	movs	r3, #12
 8000700:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P2_YH_REG;
 8000702:	230b      	movs	r3, #11
 8000704:	753b      	strb	r3, [r7, #20]
      break;
 8000706:	e048      	b.n	800079a <ft5336_TS_GetXY+0x11e>

    case 2 :
      regAddressXLow  = FT5336_P3_XL_REG;
 8000708:	2310      	movs	r3, #16
 800070a:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P3_XH_REG;
 800070c:	230f      	movs	r3, #15
 800070e:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P3_YL_REG;
 8000710:	2312      	movs	r3, #18
 8000712:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P3_YH_REG;
 8000714:	2311      	movs	r3, #17
 8000716:	753b      	strb	r3, [r7, #20]
      break;
 8000718:	e03f      	b.n	800079a <ft5336_TS_GetXY+0x11e>

    case 3 :
      regAddressXLow  = FT5336_P4_XL_REG;
 800071a:	2316      	movs	r3, #22
 800071c:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P4_XH_REG;
 800071e:	2315      	movs	r3, #21
 8000720:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P4_YL_REG;
 8000722:	2318      	movs	r3, #24
 8000724:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P4_YH_REG;
 8000726:	2317      	movs	r3, #23
 8000728:	753b      	strb	r3, [r7, #20]
      break;
 800072a:	e036      	b.n	800079a <ft5336_TS_GetXY+0x11e>

    case 4 :
      regAddressXLow  = FT5336_P5_XL_REG;
 800072c:	231c      	movs	r3, #28
 800072e:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P5_XH_REG;
 8000730:	231b      	movs	r3, #27
 8000732:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P5_YL_REG;
 8000734:	231e      	movs	r3, #30
 8000736:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P5_YH_REG;
 8000738:	231d      	movs	r3, #29
 800073a:	753b      	strb	r3, [r7, #20]
      break;
 800073c:	e02d      	b.n	800079a <ft5336_TS_GetXY+0x11e>

    case 5 :
      regAddressXLow  = FT5336_P6_XL_REG;
 800073e:	2322      	movs	r3, #34	; 0x22
 8000740:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P6_XH_REG;
 8000742:	2321      	movs	r3, #33	; 0x21
 8000744:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P6_YL_REG;
 8000746:	2324      	movs	r3, #36	; 0x24
 8000748:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P6_YH_REG;
 800074a:	2323      	movs	r3, #35	; 0x23
 800074c:	753b      	strb	r3, [r7, #20]
      break;
 800074e:	e024      	b.n	800079a <ft5336_TS_GetXY+0x11e>

    case 6 :
      regAddressXLow  = FT5336_P7_XL_REG;
 8000750:	2328      	movs	r3, #40	; 0x28
 8000752:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P7_XH_REG;
 8000754:	2327      	movs	r3, #39	; 0x27
 8000756:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P7_YL_REG;
 8000758:	232a      	movs	r3, #42	; 0x2a
 800075a:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P7_YH_REG;
 800075c:	2329      	movs	r3, #41	; 0x29
 800075e:	753b      	strb	r3, [r7, #20]
      break;
 8000760:	e01b      	b.n	800079a <ft5336_TS_GetXY+0x11e>

    case 7 :
      regAddressXLow  = FT5336_P8_XL_REG;
 8000762:	232e      	movs	r3, #46	; 0x2e
 8000764:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P8_XH_REG;
 8000766:	232d      	movs	r3, #45	; 0x2d
 8000768:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P8_YL_REG;
 800076a:	2330      	movs	r3, #48	; 0x30
 800076c:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P8_YH_REG;
 800076e:	232f      	movs	r3, #47	; 0x2f
 8000770:	753b      	strb	r3, [r7, #20]
      break;
 8000772:	e012      	b.n	800079a <ft5336_TS_GetXY+0x11e>

    case 8 :
      regAddressXLow  = FT5336_P9_XL_REG;
 8000774:	2334      	movs	r3, #52	; 0x34
 8000776:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P9_XH_REG;
 8000778:	2333      	movs	r3, #51	; 0x33
 800077a:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P9_YL_REG;
 800077c:	2336      	movs	r3, #54	; 0x36
 800077e:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P9_YH_REG;
 8000780:	2335      	movs	r3, #53	; 0x35
 8000782:	753b      	strb	r3, [r7, #20]
      break;
 8000784:	e009      	b.n	800079a <ft5336_TS_GetXY+0x11e>

    case 9 :
      regAddressXLow  = FT5336_P10_XL_REG;
 8000786:	233a      	movs	r3, #58	; 0x3a
 8000788:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P10_XH_REG;
 800078a:	2339      	movs	r3, #57	; 0x39
 800078c:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P10_YL_REG;
 800078e:	233c      	movs	r3, #60	; 0x3c
 8000790:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P10_YH_REG;
 8000792:	233b      	movs	r3, #59	; 0x3b
 8000794:	753b      	strb	r3, [r7, #20]
      break;
 8000796:	e000      	b.n	800079a <ft5336_TS_GetXY+0x11e>

    default :
      break;
 8000798:	bf00      	nop

    } /* end switch(ft5336_handle.currActiveTouchIdx) */

    /* Read low part of X position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXLow);
 800079a:	89fb      	ldrh	r3, [r7, #14]
 800079c:	b2db      	uxtb	r3, r3
 800079e:	7dfa      	ldrb	r2, [r7, #23]
 80007a0:	4611      	mov	r1, r2
 80007a2:	4618      	mov	r0, r3
 80007a4:	f001 fe92 	bl	80024cc <TS_IO_Read>
 80007a8:	4603      	mov	r3, r0
 80007aa:	74fb      	strb	r3, [r7, #19]
    coord = (ucReadData & FT5336_TOUCH_POS_LSB_MASK) >> FT5336_TOUCH_POS_LSB_SHIFT;
 80007ac:	7cfb      	ldrb	r3, [r7, #19]
 80007ae:	b2db      	uxtb	r3, r3
 80007b0:	b29a      	uxth	r2, r3
 80007b2:	4b29      	ldr	r3, [pc, #164]	; (8000858 <ft5336_TS_GetXY+0x1dc>)
 80007b4:	801a      	strh	r2, [r3, #0]

    /* Read high part of X position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXHigh);
 80007b6:	89fb      	ldrh	r3, [r7, #14]
 80007b8:	b2db      	uxtb	r3, r3
 80007ba:	7dba      	ldrb	r2, [r7, #22]
 80007bc:	4611      	mov	r1, r2
 80007be:	4618      	mov	r0, r3
 80007c0:	f001 fe84 	bl	80024cc <TS_IO_Read>
 80007c4:	4603      	mov	r3, r0
 80007c6:	74fb      	strb	r3, [r7, #19]
    coord |= ((ucReadData & FT5336_TOUCH_POS_MSB_MASK) >> FT5336_TOUCH_POS_MSB_SHIFT) << 8;
 80007c8:	7cfb      	ldrb	r3, [r7, #19]
 80007ca:	b2db      	uxtb	r3, r3
 80007cc:	021b      	lsls	r3, r3, #8
 80007ce:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80007d2:	b21a      	sxth	r2, r3
 80007d4:	4b20      	ldr	r3, [pc, #128]	; (8000858 <ft5336_TS_GetXY+0x1dc>)
 80007d6:	881b      	ldrh	r3, [r3, #0]
 80007d8:	b21b      	sxth	r3, r3
 80007da:	4313      	orrs	r3, r2
 80007dc:	b21b      	sxth	r3, r3
 80007de:	b29a      	uxth	r2, r3
 80007e0:	4b1d      	ldr	r3, [pc, #116]	; (8000858 <ft5336_TS_GetXY+0x1dc>)
 80007e2:	801a      	strh	r2, [r3, #0]

    /* Send back ready X position to caller */
    *X = coord;
 80007e4:	4b1c      	ldr	r3, [pc, #112]	; (8000858 <ft5336_TS_GetXY+0x1dc>)
 80007e6:	881a      	ldrh	r2, [r3, #0]
 80007e8:	68bb      	ldr	r3, [r7, #8]
 80007ea:	801a      	strh	r2, [r3, #0]

    /* Read low part of Y position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressYLow);
 80007ec:	89fb      	ldrh	r3, [r7, #14]
 80007ee:	b2db      	uxtb	r3, r3
 80007f0:	7d7a      	ldrb	r2, [r7, #21]
 80007f2:	4611      	mov	r1, r2
 80007f4:	4618      	mov	r0, r3
 80007f6:	f001 fe69 	bl	80024cc <TS_IO_Read>
 80007fa:	4603      	mov	r3, r0
 80007fc:	74fb      	strb	r3, [r7, #19]
    coord = (ucReadData & FT5336_TOUCH_POS_LSB_MASK) >> FT5336_TOUCH_POS_LSB_SHIFT;
 80007fe:	7cfb      	ldrb	r3, [r7, #19]
 8000800:	b2db      	uxtb	r3, r3
 8000802:	b29a      	uxth	r2, r3
 8000804:	4b14      	ldr	r3, [pc, #80]	; (8000858 <ft5336_TS_GetXY+0x1dc>)
 8000806:	801a      	strh	r2, [r3, #0]

    /* Read high part of Y position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressYHigh);
 8000808:	89fb      	ldrh	r3, [r7, #14]
 800080a:	b2db      	uxtb	r3, r3
 800080c:	7d3a      	ldrb	r2, [r7, #20]
 800080e:	4611      	mov	r1, r2
 8000810:	4618      	mov	r0, r3
 8000812:	f001 fe5b 	bl	80024cc <TS_IO_Read>
 8000816:	4603      	mov	r3, r0
 8000818:	74fb      	strb	r3, [r7, #19]
    coord |= ((ucReadData & FT5336_TOUCH_POS_MSB_MASK) >> FT5336_TOUCH_POS_MSB_SHIFT) << 8;
 800081a:	7cfb      	ldrb	r3, [r7, #19]
 800081c:	b2db      	uxtb	r3, r3
 800081e:	021b      	lsls	r3, r3, #8
 8000820:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8000824:	b21a      	sxth	r2, r3
 8000826:	4b0c      	ldr	r3, [pc, #48]	; (8000858 <ft5336_TS_GetXY+0x1dc>)
 8000828:	881b      	ldrh	r3, [r3, #0]
 800082a:	b21b      	sxth	r3, r3
 800082c:	4313      	orrs	r3, r2
 800082e:	b21b      	sxth	r3, r3
 8000830:	b29a      	uxth	r2, r3
 8000832:	4b09      	ldr	r3, [pc, #36]	; (8000858 <ft5336_TS_GetXY+0x1dc>)
 8000834:	801a      	strh	r2, [r3, #0]

    /* Send back ready Y position to caller */
    *Y = coord;
 8000836:	4b08      	ldr	r3, [pc, #32]	; (8000858 <ft5336_TS_GetXY+0x1dc>)
 8000838:	881a      	ldrh	r2, [r3, #0]
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	801a      	strh	r2, [r3, #0]

    ft5336_handle.currActiveTouchIdx++; /* next call will work on next touch */
 800083e:	4b05      	ldr	r3, [pc, #20]	; (8000854 <ft5336_TS_GetXY+0x1d8>)
 8000840:	789b      	ldrb	r3, [r3, #2]
 8000842:	3301      	adds	r3, #1
 8000844:	b2da      	uxtb	r2, r3
 8000846:	4b03      	ldr	r3, [pc, #12]	; (8000854 <ft5336_TS_GetXY+0x1d8>)
 8000848:	709a      	strb	r2, [r3, #2]

  } /* of if(ft5336_handle.currActiveTouchIdx < ft5336_handle.currActiveTouchNb) */
}
 800084a:	bf00      	nop
 800084c:	3718      	adds	r7, #24
 800084e:	46bd      	mov	sp, r7
 8000850:	bd80      	pop	{r7, pc}
 8000852:	bf00      	nop
 8000854:	200002cc 	.word	0x200002cc
 8000858:	200002d0 	.word	0x200002d0

0800085c <ft5336_TS_EnableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT5336).
  * @retval None
  */
void ft5336_TS_EnableIT(uint16_t DeviceAddr)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b084      	sub	sp, #16
 8000860:	af00      	add	r7, sp, #0
 8000862:	4603      	mov	r3, r0
 8000864:	80fb      	strh	r3, [r7, #6]
   uint8_t regValue = 0;
 8000866:	2300      	movs	r3, #0
 8000868:	73fb      	strb	r3, [r7, #15]
   regValue = (FT5336_G_MODE_INTERRUPT_TRIGGER & (FT5336_G_MODE_INTERRUPT_MASK >> FT5336_G_MODE_INTERRUPT_SHIFT)) << FT5336_G_MODE_INTERRUPT_SHIFT;
 800086a:	2301      	movs	r3, #1
 800086c:	73fb      	strb	r3, [r7, #15]

   /* Set interrupt trigger mode in FT5336_GMODE_REG */
   TS_IO_Write(DeviceAddr, FT5336_GMODE_REG, regValue);
 800086e:	88fb      	ldrh	r3, [r7, #6]
 8000870:	b2db      	uxtb	r3, r3
 8000872:	7bfa      	ldrb	r2, [r7, #15]
 8000874:	21a4      	movs	r1, #164	; 0xa4
 8000876:	4618      	mov	r0, r3
 8000878:	f001 fe0e 	bl	8002498 <TS_IO_Write>
}
 800087c:	bf00      	nop
 800087e:	3710      	adds	r7, #16
 8000880:	46bd      	mov	sp, r7
 8000882:	bd80      	pop	{r7, pc}

08000884 <ft5336_TS_DisableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT5336).
  * @retval None
  */
void ft5336_TS_DisableIT(uint16_t DeviceAddr)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b084      	sub	sp, #16
 8000888:	af00      	add	r7, sp, #0
 800088a:	4603      	mov	r3, r0
 800088c:	80fb      	strh	r3, [r7, #6]
  uint8_t regValue = 0;
 800088e:	2300      	movs	r3, #0
 8000890:	73fb      	strb	r3, [r7, #15]
  regValue = (FT5336_G_MODE_INTERRUPT_POLLING & (FT5336_G_MODE_INTERRUPT_MASK >> FT5336_G_MODE_INTERRUPT_SHIFT)) << FT5336_G_MODE_INTERRUPT_SHIFT;
 8000892:	2300      	movs	r3, #0
 8000894:	73fb      	strb	r3, [r7, #15]

  /* Set interrupt polling mode in FT5336_GMODE_REG */
  TS_IO_Write(DeviceAddr, FT5336_GMODE_REG, regValue);
 8000896:	88fb      	ldrh	r3, [r7, #6]
 8000898:	b2db      	uxtb	r3, r3
 800089a:	7bfa      	ldrb	r2, [r7, #15]
 800089c:	21a4      	movs	r1, #164	; 0xa4
 800089e:	4618      	mov	r0, r3
 80008a0:	f001 fdfa 	bl	8002498 <TS_IO_Write>
}
 80008a4:	bf00      	nop
 80008a6:	3710      	adds	r7, #16
 80008a8:	46bd      	mov	sp, r7
 80008aa:	bd80      	pop	{r7, pc}

080008ac <ft5336_TS_ITStatus>:
  *         @note : This feature is not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval TS interrupts status : always return 0 here
  */
uint8_t ft5336_TS_ITStatus(uint16_t DeviceAddr)
{
 80008ac:	b480      	push	{r7}
 80008ae:	b083      	sub	sp, #12
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	4603      	mov	r3, r0
 80008b4:	80fb      	strh	r3, [r7, #6]
  /* Always return 0 as feature not applicable to FT5336 */
  return 0;
 80008b6:	2300      	movs	r3, #0
}
 80008b8:	4618      	mov	r0, r3
 80008ba:	370c      	adds	r7, #12
 80008bc:	46bd      	mov	sp, r7
 80008be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c2:	4770      	bx	lr

080008c4 <ft5336_TS_ClearIT>:
  *         @note : This feature is not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_TS_ClearIT(uint16_t DeviceAddr)
{
 80008c4:	b480      	push	{r7}
 80008c6:	b083      	sub	sp, #12
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	4603      	mov	r3, r0
 80008cc:	80fb      	strh	r3, [r7, #6]
  /* Nothing to be done here for FT5336 */
}
 80008ce:	bf00      	nop
 80008d0:	370c      	adds	r7, #12
 80008d2:	46bd      	mov	sp, r7
 80008d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d8:	4770      	bx	lr
	...

080008dc <ft5336_Get_I2C_InitializedStatus>:
  * @brief  Return the status of I2C was initialized or not.
  * @param  None.
  * @retval : I2C initialization status.
  */
static uint8_t ft5336_Get_I2C_InitializedStatus(void)
{
 80008dc:	b480      	push	{r7}
 80008de:	af00      	add	r7, sp, #0
  return(ft5336_handle.i2cInitialized);
 80008e0:	4b03      	ldr	r3, [pc, #12]	; (80008f0 <ft5336_Get_I2C_InitializedStatus+0x14>)
 80008e2:	781b      	ldrb	r3, [r3, #0]
}
 80008e4:	4618      	mov	r0, r3
 80008e6:	46bd      	mov	sp, r7
 80008e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ec:	4770      	bx	lr
 80008ee:	bf00      	nop
 80008f0:	200002cc 	.word	0x200002cc

080008f4 <ft5336_I2C_InitializeIfRequired>:
  * @brief  I2C initialize if needed.
  * @param  None.
  * @retval : None.
  */
static void ft5336_I2C_InitializeIfRequired(void)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	af00      	add	r7, sp, #0
  if(ft5336_Get_I2C_InitializedStatus() == FT5336_I2C_NOT_INITIALIZED)
 80008f8:	f7ff fff0 	bl	80008dc <ft5336_Get_I2C_InitializedStatus>
 80008fc:	4603      	mov	r3, r0
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d104      	bne.n	800090c <ft5336_I2C_InitializeIfRequired+0x18>
  {
    /* Initialize TS IO BUS layer (I2C) */
    TS_IO_Init();
 8000902:	f001 fdbf 	bl	8002484 <TS_IO_Init>

    /* Set state to initialized */
    ft5336_handle.i2cInitialized = FT5336_I2C_INITIALIZED;
 8000906:	4b02      	ldr	r3, [pc, #8]	; (8000910 <ft5336_I2C_InitializeIfRequired+0x1c>)
 8000908:	2201      	movs	r2, #1
 800090a:	701a      	strb	r2, [r3, #0]
  }
}
 800090c:	bf00      	nop
 800090e:	bd80      	pop	{r7, pc}
 8000910:	200002cc 	.word	0x200002cc

08000914 <ft5336_TS_Configure>:
  * @brief  Basic static configuration of TouchScreen
  * @param  DeviceAddr: FT5336 Device address for communication on I2C Bus.
  * @retval Status FT5336_STATUS_OK or FT5336_STATUS_NOT_OK.
  */
static uint32_t ft5336_TS_Configure(uint16_t DeviceAddr)
{
 8000914:	b480      	push	{r7}
 8000916:	b085      	sub	sp, #20
 8000918:	af00      	add	r7, sp, #0
 800091a:	4603      	mov	r3, r0
 800091c:	80fb      	strh	r3, [r7, #6]
  uint32_t status = FT5336_STATUS_OK;
 800091e:	2300      	movs	r3, #0
 8000920:	60fb      	str	r3, [r7, #12]

  /* Nothing special to be done for FT5336 */

  return(status);
 8000922:	68fb      	ldr	r3, [r7, #12]
}
 8000924:	4618      	mov	r0, r3
 8000926:	3714      	adds	r7, #20
 8000928:	46bd      	mov	sp, r7
 800092a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092e:	4770      	bx	lr

08000930 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000930:	b5b0      	push	{r4, r5, r7, lr}
 8000932:	b0a2      	sub	sp, #136	; 0x88
 8000934:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000936:	f003 ffc8 	bl	80048ca <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800093a:	f000 f8e7 	bl	8000b0c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800093e:	f000 ff59 	bl	80017f4 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000942:	f000 fa93 	bl	8000e6c <MX_I2C1_Init>
  MX_I2C3_Init();
 8000946:	f000 fad1 	bl	8000eec <MX_I2C3_Init>
  MX_LTDC_Init();
 800094a:	f000 fb0f 	bl	8000f6c <MX_LTDC_Init>
  MX_RTC_Init();
 800094e:	f000 fb8f 	bl	8001070 <MX_RTC_Init>
  MX_SPI2_Init();
 8000952:	f000 fc33 	bl	80011bc <MX_SPI2_Init>
  MX_TIM1_Init();
 8000956:	f000 fc6f 	bl	8001238 <MX_TIM1_Init>
  MX_TIM2_Init();
 800095a:	f000 fcc1 	bl	80012e0 <MX_TIM2_Init>
  MX_TIM3_Init();
 800095e:	f000 fd0d 	bl	800137c <MX_TIM3_Init>
  MX_TIM5_Init();
 8000962:	f000 fd71 	bl	8001448 <MX_TIM5_Init>
  MX_TIM8_Init();
 8000966:	f000 fdbd 	bl	80014e4 <MX_TIM8_Init>
  MX_USART1_UART_Init();
 800096a:	f000 fe95 	bl	8001698 <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 800096e:	f000 fec3 	bl	80016f8 <MX_USART6_UART_Init>
  MX_ADC1_Init();
 8000972:	f000 f97b 	bl	8000c6c <MX_ADC1_Init>
  MX_DAC_Init();
 8000976:	f000 fa1d 	bl	8000db4 <MX_DAC_Init>
  MX_UART7_Init();
 800097a:	f000 fe5d 	bl	8001638 <MX_UART7_Init>
  MX_FMC_Init();
 800097e:	f000 feeb 	bl	8001758 <MX_FMC_Init>
  MX_DMA2D_Init();
 8000982:	f000 fa41 	bl	8000e08 <MX_DMA2D_Init>
  MX_ADC3_Init();
 8000986:	f000 f9c3 	bl	8000d10 <MX_ADC3_Init>
  /* USER CODE BEGIN 2 */
	BSP_LCD_Init();
 800098a:	f001 fdc9 	bl	8002520 <BSP_LCD_Init>
	BSP_LCD_LayerDefaultInit(0, LCD_FB_START_ADDRESS);
 800098e:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 8000992:	2000      	movs	r0, #0
 8000994:	f001 fe5c 	bl	8002650 <BSP_LCD_LayerDefaultInit>
	BSP_LCD_LayerDefaultInit(1,
			LCD_FB_START_ADDRESS + BSP_LCD_GetXSize() * BSP_LCD_GetYSize() * 4);
 8000998:	f001 fe32 	bl	8002600 <BSP_LCD_GetXSize>
 800099c:	4604      	mov	r4, r0
 800099e:	f001 fe43 	bl	8002628 <BSP_LCD_GetYSize>
 80009a2:	4603      	mov	r3, r0
 80009a4:	fb03 f304 	mul.w	r3, r3, r4
	BSP_LCD_LayerDefaultInit(1,
 80009a8:	f103 5340 	add.w	r3, r3, #805306368	; 0x30000000
 80009ac:	009b      	lsls	r3, r3, #2
 80009ae:	4619      	mov	r1, r3
 80009b0:	2001      	movs	r0, #1
 80009b2:	f001 fe4d 	bl	8002650 <BSP_LCD_LayerDefaultInit>
	BSP_LCD_DisplayOn();
 80009b6:	f002 fcc5 	bl	8003344 <BSP_LCD_DisplayOn>
	BSP_LCD_SelectLayer(1);
 80009ba:	2001      	movs	r0, #1
 80009bc:	f001 fea8 	bl	8002710 <BSP_LCD_SelectLayer>
	BSP_LCD_Clear(LCD_COLOR_BLACK);
 80009c0:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 80009c4:	f001 ff16 	bl	80027f4 <BSP_LCD_Clear>
	BSP_LCD_SetFont(&Font12);
 80009c8:	4842      	ldr	r0, [pc, #264]	; (8000ad4 <main+0x1a4>)
 80009ca:	f001 fee3 	bl	8002794 <BSP_LCD_SetFont>
	BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 80009ce:	f04f 30ff 	mov.w	r0, #4294967295
 80009d2:	f001 fead 	bl	8002730 <BSP_LCD_SetTextColor>
	BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 80009d6:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 80009da:	f001 fec1 	bl	8002760 <BSP_LCD_SetBackColor>

	BSP_TS_Init(BSP_LCD_GetXSize(), BSP_LCD_GetYSize());
 80009de:	f001 fe0f 	bl	8002600 <BSP_LCD_GetXSize>
 80009e2:	4603      	mov	r3, r0
 80009e4:	b29c      	uxth	r4, r3
 80009e6:	f001 fe1f 	bl	8002628 <BSP_LCD_GetYSize>
 80009ea:	4603      	mov	r3, r0
 80009ec:	b29b      	uxth	r3, r3
 80009ee:	4619      	mov	r1, r3
 80009f0:	4620      	mov	r0, r4
 80009f2:	f003 f935 	bl	8003c60 <BSP_TS_Init>
	HAL_UART_Receive_IT(&huart7,rxbuffer,6);
 80009f6:	2206      	movs	r2, #6
 80009f8:	4937      	ldr	r1, [pc, #220]	; (8000ad8 <main+0x1a8>)
 80009fa:	4838      	ldr	r0, [pc, #224]	; (8000adc <main+0x1ac>)
 80009fc:	f009 fd58 	bl	800a4b0 <HAL_UART_Receive_IT>
  /* USER CODE END 2 */

  /* Create the mutex(es) */
  /* definition and creation of myMutex_LCD */
  osMutexDef(myMutex_LCD);
 8000a00:	2300      	movs	r3, #0
 8000a02:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8000a06:	2300      	movs	r3, #0
 8000a08:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  myMutex_LCDHandle = osMutexCreate(osMutex(myMutex_LCD));
 8000a0c:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8000a10:	4618      	mov	r0, r3
 8000a12:	f00a fe3c 	bl	800b68e <osMutexCreate>
 8000a16:	4602      	mov	r2, r0
 8000a18:	4b31      	ldr	r3, [pc, #196]	; (8000ae0 <main+0x1b0>)
 8000a1a:	601a      	str	r2, [r3, #0]
	/* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of myQueueU2H */
  osMessageQDef(myQueueU2H, 1, uint8_t);
 8000a1c:	4b31      	ldr	r3, [pc, #196]	; (8000ae4 <main+0x1b4>)
 8000a1e:	f107 0470 	add.w	r4, r7, #112	; 0x70
 8000a22:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000a24:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  myQueueU2HHandle = osMessageCreate(osMessageQ(myQueueU2H), NULL);
 8000a28:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000a2c:	2100      	movs	r1, #0
 8000a2e:	4618      	mov	r0, r3
 8000a30:	f00a fe45 	bl	800b6be <osMessageCreate>
 8000a34:	4602      	mov	r2, r0
 8000a36:	4b2c      	ldr	r3, [pc, #176]	; (8000ae8 <main+0x1b8>)
 8000a38:	601a      	str	r2, [r3, #0]
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityIdle, 0, 128);
 8000a3a:	4b2c      	ldr	r3, [pc, #176]	; (8000aec <main+0x1bc>)
 8000a3c:	f107 0454 	add.w	r4, r7, #84	; 0x54
 8000a40:	461d      	mov	r5, r3
 8000a42:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a44:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a46:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000a4a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000a4e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000a52:	2100      	movs	r1, #0
 8000a54:	4618      	mov	r0, r3
 8000a56:	f00a fdba 	bl	800b5ce <osThreadCreate>
 8000a5a:	4602      	mov	r2, r0
 8000a5c:	4b24      	ldr	r3, [pc, #144]	; (8000af0 <main+0x1c0>)
 8000a5e:	601a      	str	r2, [r3, #0]

  /* definition and creation of RRacket */
  osThreadDef(RRacket, StartRRacket, osPriorityAboveNormal, 0, 1024);
 8000a60:	4b24      	ldr	r3, [pc, #144]	; (8000af4 <main+0x1c4>)
 8000a62:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8000a66:	461d      	mov	r5, r3
 8000a68:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a6a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a6c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000a70:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  RRacketHandle = osThreadCreate(osThread(RRacket), NULL);
 8000a74:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000a78:	2100      	movs	r1, #0
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	f00a fda7 	bl	800b5ce <osThreadCreate>
 8000a80:	4602      	mov	r2, r0
 8000a82:	4b1d      	ldr	r3, [pc, #116]	; (8000af8 <main+0x1c8>)
 8000a84:	601a      	str	r2, [r3, #0]

  /* definition and creation of BallDisplay */
  osThreadDef(BallDisplay, StartBall, osPriorityHigh, 0, 1024);
 8000a86:	4b1d      	ldr	r3, [pc, #116]	; (8000afc <main+0x1cc>)
 8000a88:	f107 041c 	add.w	r4, r7, #28
 8000a8c:	461d      	mov	r5, r3
 8000a8e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a90:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a92:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000a96:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  BallDisplayHandle = osThreadCreate(osThread(BallDisplay), NULL);
 8000a9a:	f107 031c 	add.w	r3, r7, #28
 8000a9e:	2100      	movs	r1, #0
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	f00a fd94 	bl	800b5ce <osThreadCreate>
 8000aa6:	4602      	mov	r2, r0
 8000aa8:	4b15      	ldr	r3, [pc, #84]	; (8000b00 <main+0x1d0>)
 8000aaa:	601a      	str	r2, [r3, #0]

  /* definition and creation of BgChanger */
  osThreadDef(BgChanger, StartBgChanger, osPriorityBelowNormal, 0, 1024);
 8000aac:	4b15      	ldr	r3, [pc, #84]	; (8000b04 <main+0x1d4>)
 8000aae:	463c      	mov	r4, r7
 8000ab0:	461d      	mov	r5, r3
 8000ab2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ab4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ab6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000aba:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  BgChangerHandle = osThreadCreate(osThread(BgChanger), NULL);
 8000abe:	463b      	mov	r3, r7
 8000ac0:	2100      	movs	r1, #0
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	f00a fd83 	bl	800b5ce <osThreadCreate>
 8000ac8:	4602      	mov	r2, r0
 8000aca:	4b0f      	ldr	r3, [pc, #60]	; (8000b08 <main+0x1d8>)
 8000acc:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000ace:	f00a fd77 	bl	800b5c0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8000ad2:	e7fe      	b.n	8000ad2 <main+0x1a2>
 8000ad4:	2000003c 	.word	0x2000003c
 8000ad8:	20008ba0 	.word	0x20008ba0
 8000adc:	2000869c 	.word	0x2000869c
 8000ae0:	20008b9c 	.word	0x20008b9c
 8000ae4:	0800dcb8 	.word	0x0800dcb8
 8000ae8:	20008bb0 	.word	0x20008bb0
 8000aec:	0800dcd4 	.word	0x0800dcd4
 8000af0:	200085e8 	.word	0x200085e8
 8000af4:	0800dcf8 	.word	0x0800dcf8
 8000af8:	20008a18 	.word	0x20008a18
 8000afc:	0800dd20 	.word	0x0800dd20
 8000b00:	20008bac 	.word	0x20008bac
 8000b04:	0800dd48 	.word	0x0800dd48
 8000b08:	20008960 	.word	0x20008960

08000b0c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b0b4      	sub	sp, #208	; 0xd0
 8000b10:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b12:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8000b16:	2230      	movs	r2, #48	; 0x30
 8000b18:	2100      	movs	r1, #0
 8000b1a:	4618      	mov	r0, r3
 8000b1c:	f00d f8b7 	bl	800dc8e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b20:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8000b24:	2200      	movs	r2, #0
 8000b26:	601a      	str	r2, [r3, #0]
 8000b28:	605a      	str	r2, [r3, #4]
 8000b2a:	609a      	str	r2, [r3, #8]
 8000b2c:	60da      	str	r2, [r3, #12]
 8000b2e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b30:	f107 0308 	add.w	r3, r7, #8
 8000b34:	2284      	movs	r2, #132	; 0x84
 8000b36:	2100      	movs	r1, #0
 8000b38:	4618      	mov	r0, r3
 8000b3a:	f00d f8a8 	bl	800dc8e <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000b3e:	f006 fd15 	bl	800756c <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b42:	4b47      	ldr	r3, [pc, #284]	; (8000c60 <SystemClock_Config+0x154>)
 8000b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b46:	4a46      	ldr	r2, [pc, #280]	; (8000c60 <SystemClock_Config+0x154>)
 8000b48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b4c:	6413      	str	r3, [r2, #64]	; 0x40
 8000b4e:	4b44      	ldr	r3, [pc, #272]	; (8000c60 <SystemClock_Config+0x154>)
 8000b50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b56:	607b      	str	r3, [r7, #4]
 8000b58:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000b5a:	4b42      	ldr	r3, [pc, #264]	; (8000c64 <SystemClock_Config+0x158>)
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	4a41      	ldr	r2, [pc, #260]	; (8000c64 <SystemClock_Config+0x158>)
 8000b60:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000b64:	6013      	str	r3, [r2, #0]
 8000b66:	4b3f      	ldr	r3, [pc, #252]	; (8000c64 <SystemClock_Config+0x158>)
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000b6e:	603b      	str	r3, [r7, #0]
 8000b70:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8000b72:	2309      	movs	r3, #9
 8000b74:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b78:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000b7c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000b80:	2301      	movs	r3, #1
 8000b82:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b86:	2302      	movs	r3, #2
 8000b88:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b8c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000b90:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000b94:	2319      	movs	r3, #25
 8000b96:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  RCC_OscInitStruct.PLL.PLLN = 400;
 8000b9a:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8000b9e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000ba2:	2302      	movs	r3, #2
 8000ba4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8000ba8:	2309      	movs	r3, #9
 8000baa:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bae:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	f006 fd3a 	bl	800762c <HAL_RCC_OscConfig>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d001      	beq.n	8000bc2 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8000bbe:	f001 fb07 	bl	80021d0 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000bc2:	f006 fce3 	bl	800758c <HAL_PWREx_EnableOverDrive>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d001      	beq.n	8000bd0 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000bcc:	f001 fb00 	bl	80021d0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bd0:	230f      	movs	r3, #15
 8000bd2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000bd6:	2302      	movs	r3, #2
 8000bd8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000be2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000be6:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000bea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000bee:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 8000bf2:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8000bf6:	2106      	movs	r1, #6
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	f006 ffbb 	bl	8007b74 <HAL_RCC_ClockConfig>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d001      	beq.n	8000c08 <SystemClock_Config+0xfc>
  {
    Error_Handler();
 8000c04:	f001 fae4 	bl	80021d0 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC|RCC_PERIPHCLK_RTC
 8000c08:	4b17      	ldr	r3, [pc, #92]	; (8000c68 <SystemClock_Config+0x15c>)
 8000c0a:	60bb      	str	r3, [r7, #8]
                              |RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART6
                              |RCC_PERIPHCLK_UART7|RCC_PERIPHCLK_I2C1
                              |RCC_PERIPHCLK_I2C3;
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 8000c0c:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8000c10:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 8000c12:	2305      	movs	r3, #5
 8000c14:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8000c16:	2302      	movs	r3, #2
 8000c18:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 8000c1a:	2303      	movs	r3, #3
 8000c1c:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 8000c1e:	2301      	movs	r3, #1
 8000c20:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8000c22:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000c26:	637b      	str	r3, [r7, #52]	; 0x34
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000c28:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000c2c:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000c2e:	2300      	movs	r3, #0
 8000c30:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 8000c32:	2300      	movs	r3, #0
 8000c34:	663b      	str	r3, [r7, #96]	; 0x60
  PeriphClkInitStruct.Uart7ClockSelection = RCC_UART7CLKSOURCE_PCLK1;
 8000c36:	2300      	movs	r3, #0
 8000c38:	667b      	str	r3, [r7, #100]	; 0x64
  PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	66fb      	str	r3, [r7, #108]	; 0x6c
  PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8000c3e:	2300      	movs	r3, #0
 8000c40:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c42:	f107 0308 	add.w	r3, r7, #8
 8000c46:	4618      	mov	r0, r3
 8000c48:	f007 f998 	bl	8007f7c <HAL_RCCEx_PeriphCLKConfig>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d001      	beq.n	8000c56 <SystemClock_Config+0x14a>
  {
    Error_Handler();
 8000c52:	f001 fabd 	bl	80021d0 <Error_Handler>
  }
}
 8000c56:	bf00      	nop
 8000c58:	37d0      	adds	r7, #208	; 0xd0
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bd80      	pop	{r7, pc}
 8000c5e:	bf00      	nop
 8000c60:	40023800 	.word	0x40023800
 8000c64:	40007000 	.word	0x40007000
 8000c68:	00015868 	.word	0x00015868

08000c6c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b084      	sub	sp, #16
 8000c70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000c72:	463b      	mov	r3, r7
 8000c74:	2200      	movs	r2, #0
 8000c76:	601a      	str	r2, [r3, #0]
 8000c78:	605a      	str	r2, [r3, #4]
 8000c7a:	609a      	str	r2, [r3, #8]
 8000c7c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000c7e:	4b21      	ldr	r3, [pc, #132]	; (8000d04 <MX_ADC1_Init+0x98>)
 8000c80:	4a21      	ldr	r2, [pc, #132]	; (8000d08 <MX_ADC1_Init+0x9c>)
 8000c82:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000c84:	4b1f      	ldr	r3, [pc, #124]	; (8000d04 <MX_ADC1_Init+0x98>)
 8000c86:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000c8a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000c8c:	4b1d      	ldr	r3, [pc, #116]	; (8000d04 <MX_ADC1_Init+0x98>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000c92:	4b1c      	ldr	r3, [pc, #112]	; (8000d04 <MX_ADC1_Init+0x98>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000c98:	4b1a      	ldr	r3, [pc, #104]	; (8000d04 <MX_ADC1_Init+0x98>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000c9e:	4b19      	ldr	r3, [pc, #100]	; (8000d04 <MX_ADC1_Init+0x98>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000ca6:	4b17      	ldr	r3, [pc, #92]	; (8000d04 <MX_ADC1_Init+0x98>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000cac:	4b15      	ldr	r3, [pc, #84]	; (8000d04 <MX_ADC1_Init+0x98>)
 8000cae:	4a17      	ldr	r2, [pc, #92]	; (8000d0c <MX_ADC1_Init+0xa0>)
 8000cb0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000cb2:	4b14      	ldr	r3, [pc, #80]	; (8000d04 <MX_ADC1_Init+0x98>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000cb8:	4b12      	ldr	r3, [pc, #72]	; (8000d04 <MX_ADC1_Init+0x98>)
 8000cba:	2201      	movs	r2, #1
 8000cbc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000cbe:	4b11      	ldr	r3, [pc, #68]	; (8000d04 <MX_ADC1_Init+0x98>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000cc6:	4b0f      	ldr	r3, [pc, #60]	; (8000d04 <MX_ADC1_Init+0x98>)
 8000cc8:	2201      	movs	r2, #1
 8000cca:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000ccc:	480d      	ldr	r0, [pc, #52]	; (8000d04 <MX_ADC1_Init+0x98>)
 8000cce:	f003 fe4b 	bl	8004968 <HAL_ADC_Init>
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d001      	beq.n	8000cdc <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000cd8:	f001 fa7a 	bl	80021d0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000ce0:	2301      	movs	r3, #1
 8000ce2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ce8:	463b      	mov	r3, r7
 8000cea:	4619      	mov	r1, r3
 8000cec:	4805      	ldr	r0, [pc, #20]	; (8000d04 <MX_ADC1_Init+0x98>)
 8000cee:	f003 ffd1 	bl	8004c94 <HAL_ADC_ConfigChannel>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d001      	beq.n	8000cfc <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000cf8:	f001 fa6a 	bl	80021d0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000cfc:	bf00      	nop
 8000cfe:	3710      	adds	r7, #16
 8000d00:	46bd      	mov	sp, r7
 8000d02:	bd80      	pop	{r7, pc}
 8000d04:	200088d0 	.word	0x200088d0
 8000d08:	40012000 	.word	0x40012000
 8000d0c:	0f000001 	.word	0x0f000001

08000d10 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b084      	sub	sp, #16
 8000d14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000d16:	463b      	mov	r3, r7
 8000d18:	2200      	movs	r2, #0
 8000d1a:	601a      	str	r2, [r3, #0]
 8000d1c:	605a      	str	r2, [r3, #4]
 8000d1e:	609a      	str	r2, [r3, #8]
 8000d20:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 8000d22:	4b21      	ldr	r3, [pc, #132]	; (8000da8 <MX_ADC3_Init+0x98>)
 8000d24:	4a21      	ldr	r2, [pc, #132]	; (8000dac <MX_ADC3_Init+0x9c>)
 8000d26:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000d28:	4b1f      	ldr	r3, [pc, #124]	; (8000da8 <MX_ADC3_Init+0x98>)
 8000d2a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000d2e:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000d30:	4b1d      	ldr	r3, [pc, #116]	; (8000da8 <MX_ADC3_Init+0x98>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000d36:	4b1c      	ldr	r3, [pc, #112]	; (8000da8 <MX_ADC3_Init+0x98>)
 8000d38:	2200      	movs	r2, #0
 8000d3a:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8000d3c:	4b1a      	ldr	r3, [pc, #104]	; (8000da8 <MX_ADC3_Init+0x98>)
 8000d3e:	2200      	movs	r2, #0
 8000d40:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000d42:	4b19      	ldr	r3, [pc, #100]	; (8000da8 <MX_ADC3_Init+0x98>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000d4a:	4b17      	ldr	r3, [pc, #92]	; (8000da8 <MX_ADC3_Init+0x98>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d50:	4b15      	ldr	r3, [pc, #84]	; (8000da8 <MX_ADC3_Init+0x98>)
 8000d52:	4a17      	ldr	r2, [pc, #92]	; (8000db0 <MX_ADC3_Init+0xa0>)
 8000d54:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000d56:	4b14      	ldr	r3, [pc, #80]	; (8000da8 <MX_ADC3_Init+0x98>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8000d5c:	4b12      	ldr	r3, [pc, #72]	; (8000da8 <MX_ADC3_Init+0x98>)
 8000d5e:	2201      	movs	r2, #1
 8000d60:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8000d62:	4b11      	ldr	r3, [pc, #68]	; (8000da8 <MX_ADC3_Init+0x98>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d6a:	4b0f      	ldr	r3, [pc, #60]	; (8000da8 <MX_ADC3_Init+0x98>)
 8000d6c:	2201      	movs	r2, #1
 8000d6e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000d70:	480d      	ldr	r0, [pc, #52]	; (8000da8 <MX_ADC3_Init+0x98>)
 8000d72:	f003 fdf9 	bl	8004968 <HAL_ADC_Init>
 8000d76:	4603      	mov	r3, r0
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d001      	beq.n	8000d80 <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 8000d7c:	f001 fa28 	bl	80021d0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000d80:	2308      	movs	r3, #8
 8000d82:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000d84:	2301      	movs	r3, #1
 8000d86:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000d8c:	463b      	mov	r3, r7
 8000d8e:	4619      	mov	r1, r3
 8000d90:	4805      	ldr	r0, [pc, #20]	; (8000da8 <MX_ADC3_Init+0x98>)
 8000d92:	f003 ff7f 	bl	8004c94 <HAL_ADC_ConfigChannel>
 8000d96:	4603      	mov	r3, r0
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d001      	beq.n	8000da0 <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8000d9c:	f001 fa18 	bl	80021d0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000da0:	bf00      	nop
 8000da2:	3710      	adds	r7, #16
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bd80      	pop	{r7, pc}
 8000da8:	20008918 	.word	0x20008918
 8000dac:	40012200 	.word	0x40012200
 8000db0:	0f000001 	.word	0x0f000001

08000db4 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b082      	sub	sp, #8
 8000db8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000dba:	463b      	mov	r3, r7
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	601a      	str	r2, [r3, #0]
 8000dc0:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8000dc2:	4b0f      	ldr	r3, [pc, #60]	; (8000e00 <MX_DAC_Init+0x4c>)
 8000dc4:	4a0f      	ldr	r2, [pc, #60]	; (8000e04 <MX_DAC_Init+0x50>)
 8000dc6:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8000dc8:	480d      	ldr	r0, [pc, #52]	; (8000e00 <MX_DAC_Init+0x4c>)
 8000dca:	f004 fa89 	bl	80052e0 <HAL_DAC_Init>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d001      	beq.n	8000dd8 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8000dd4:	f001 f9fc 	bl	80021d0 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000de0:	463b      	mov	r3, r7
 8000de2:	2200      	movs	r2, #0
 8000de4:	4619      	mov	r1, r3
 8000de6:	4806      	ldr	r0, [pc, #24]	; (8000e00 <MX_DAC_Init+0x4c>)
 8000de8:	f004 faf0 	bl	80053cc <HAL_DAC_ConfigChannel>
 8000dec:	4603      	mov	r3, r0
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d001      	beq.n	8000df6 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8000df2:	f001 f9ed 	bl	80021d0 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8000df6:	bf00      	nop
 8000df8:	3708      	adds	r7, #8
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	200089e4 	.word	0x200089e4
 8000e04:	40007400 	.word	0x40007400

08000e08 <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8000e0c:	4b15      	ldr	r3, [pc, #84]	; (8000e64 <MX_DMA2D_Init+0x5c>)
 8000e0e:	4a16      	ldr	r2, [pc, #88]	; (8000e68 <MX_DMA2D_Init+0x60>)
 8000e10:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 8000e12:	4b14      	ldr	r3, [pc, #80]	; (8000e64 <MX_DMA2D_Init+0x5c>)
 8000e14:	2200      	movs	r2, #0
 8000e16:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8000e18:	4b12      	ldr	r3, [pc, #72]	; (8000e64 <MX_DMA2D_Init+0x5c>)
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 8000e1e:	4b11      	ldr	r3, [pc, #68]	; (8000e64 <MX_DMA2D_Init+0x5c>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8000e24:	4b0f      	ldr	r3, [pc, #60]	; (8000e64 <MX_DMA2D_Init+0x5c>)
 8000e26:	2200      	movs	r2, #0
 8000e28:	629a      	str	r2, [r3, #40]	; 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 8000e2a:	4b0e      	ldr	r3, [pc, #56]	; (8000e64 <MX_DMA2D_Init+0x5c>)
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8000e30:	4b0c      	ldr	r3, [pc, #48]	; (8000e64 <MX_DMA2D_Init+0x5c>)
 8000e32:	2200      	movs	r2, #0
 8000e34:	631a      	str	r2, [r3, #48]	; 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8000e36:	4b0b      	ldr	r3, [pc, #44]	; (8000e64 <MX_DMA2D_Init+0x5c>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8000e3c:	4809      	ldr	r0, [pc, #36]	; (8000e64 <MX_DMA2D_Init+0x5c>)
 8000e3e:	f004 fcfb 	bl	8005838 <HAL_DMA2D_Init>
 8000e42:	4603      	mov	r3, r0
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d001      	beq.n	8000e4c <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 8000e48:	f001 f9c2 	bl	80021d0 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8000e4c:	2101      	movs	r1, #1
 8000e4e:	4805      	ldr	r0, [pc, #20]	; (8000e64 <MX_DMA2D_Init+0x5c>)
 8000e50:	f004 fe50 	bl	8005af4 <HAL_DMA2D_ConfigLayer>
 8000e54:	4603      	mov	r3, r0
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d001      	beq.n	8000e5e <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 8000e5a:	f001 f9b9 	bl	80021d0 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 8000e5e:	bf00      	nop
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	bf00      	nop
 8000e64:	20008ae8 	.word	0x20008ae8
 8000e68:	4002b000 	.word	0x4002b000

08000e6c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000e70:	4b1b      	ldr	r3, [pc, #108]	; (8000ee0 <MX_I2C1_Init+0x74>)
 8000e72:	4a1c      	ldr	r2, [pc, #112]	; (8000ee4 <MX_I2C1_Init+0x78>)
 8000e74:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00C0EAFF;
 8000e76:	4b1a      	ldr	r3, [pc, #104]	; (8000ee0 <MX_I2C1_Init+0x74>)
 8000e78:	4a1b      	ldr	r2, [pc, #108]	; (8000ee8 <MX_I2C1_Init+0x7c>)
 8000e7a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000e7c:	4b18      	ldr	r3, [pc, #96]	; (8000ee0 <MX_I2C1_Init+0x74>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e82:	4b17      	ldr	r3, [pc, #92]	; (8000ee0 <MX_I2C1_Init+0x74>)
 8000e84:	2201      	movs	r2, #1
 8000e86:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e88:	4b15      	ldr	r3, [pc, #84]	; (8000ee0 <MX_I2C1_Init+0x74>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000e8e:	4b14      	ldr	r3, [pc, #80]	; (8000ee0 <MX_I2C1_Init+0x74>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000e94:	4b12      	ldr	r3, [pc, #72]	; (8000ee0 <MX_I2C1_Init+0x74>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e9a:	4b11      	ldr	r3, [pc, #68]	; (8000ee0 <MX_I2C1_Init+0x74>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000ea0:	4b0f      	ldr	r3, [pc, #60]	; (8000ee0 <MX_I2C1_Init+0x74>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000ea6:	480e      	ldr	r0, [pc, #56]	; (8000ee0 <MX_I2C1_Init+0x74>)
 8000ea8:	f005 fa38 	bl	800631c <HAL_I2C_Init>
 8000eac:	4603      	mov	r3, r0
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d001      	beq.n	8000eb6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000eb2:	f001 f98d 	bl	80021d0 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000eb6:	2100      	movs	r1, #0
 8000eb8:	4809      	ldr	r0, [pc, #36]	; (8000ee0 <MX_I2C1_Init+0x74>)
 8000eba:	f005 ff47 	bl	8006d4c <HAL_I2CEx_ConfigAnalogFilter>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d001      	beq.n	8000ec8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000ec4:	f001 f984 	bl	80021d0 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000ec8:	2100      	movs	r1, #0
 8000eca:	4805      	ldr	r0, [pc, #20]	; (8000ee0 <MX_I2C1_Init+0x74>)
 8000ecc:	f005 ff89 	bl	8006de2 <HAL_I2CEx_ConfigDigitalFilter>
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d001      	beq.n	8000eda <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000ed6:	f001 f97b 	bl	80021d0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000eda:	bf00      	nop
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	2000875c 	.word	0x2000875c
 8000ee4:	40005400 	.word	0x40005400
 8000ee8:	00c0eaff 	.word	0x00c0eaff

08000eec <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000ef0:	4b1b      	ldr	r3, [pc, #108]	; (8000f60 <MX_I2C3_Init+0x74>)
 8000ef2:	4a1c      	ldr	r2, [pc, #112]	; (8000f64 <MX_I2C3_Init+0x78>)
 8000ef4:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00C0EAFF;
 8000ef6:	4b1a      	ldr	r3, [pc, #104]	; (8000f60 <MX_I2C3_Init+0x74>)
 8000ef8:	4a1b      	ldr	r2, [pc, #108]	; (8000f68 <MX_I2C3_Init+0x7c>)
 8000efa:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8000efc:	4b18      	ldr	r3, [pc, #96]	; (8000f60 <MX_I2C3_Init+0x74>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f02:	4b17      	ldr	r3, [pc, #92]	; (8000f60 <MX_I2C3_Init+0x74>)
 8000f04:	2201      	movs	r2, #1
 8000f06:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f08:	4b15      	ldr	r3, [pc, #84]	; (8000f60 <MX_I2C3_Init+0x74>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8000f0e:	4b14      	ldr	r3, [pc, #80]	; (8000f60 <MX_I2C3_Init+0x74>)
 8000f10:	2200      	movs	r2, #0
 8000f12:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000f14:	4b12      	ldr	r3, [pc, #72]	; (8000f60 <MX_I2C3_Init+0x74>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000f1a:	4b11      	ldr	r3, [pc, #68]	; (8000f60 <MX_I2C3_Init+0x74>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000f20:	4b0f      	ldr	r3, [pc, #60]	; (8000f60 <MX_I2C3_Init+0x74>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000f26:	480e      	ldr	r0, [pc, #56]	; (8000f60 <MX_I2C3_Init+0x74>)
 8000f28:	f005 f9f8 	bl	800631c <HAL_I2C_Init>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d001      	beq.n	8000f36 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8000f32:	f001 f94d 	bl	80021d0 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000f36:	2100      	movs	r1, #0
 8000f38:	4809      	ldr	r0, [pc, #36]	; (8000f60 <MX_I2C3_Init+0x74>)
 8000f3a:	f005 ff07 	bl	8006d4c <HAL_I2CEx_ConfigAnalogFilter>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d001      	beq.n	8000f48 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8000f44:	f001 f944 	bl	80021d0 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8000f48:	2100      	movs	r1, #0
 8000f4a:	4805      	ldr	r0, [pc, #20]	; (8000f60 <MX_I2C3_Init+0x74>)
 8000f4c:	f005 ff49 	bl	8006de2 <HAL_I2CEx_ConfigDigitalFilter>
 8000f50:	4603      	mov	r3, r0
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d001      	beq.n	8000f5a <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8000f56:	f001 f93b 	bl	80021d0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8000f5a:	bf00      	nop
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	bf00      	nop
 8000f60:	200085ec 	.word	0x200085ec
 8000f64:	40005c00 	.word	0x40005c00
 8000f68:	00c0eaff 	.word	0x00c0eaff

08000f6c <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b08e      	sub	sp, #56	; 0x38
 8000f70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8000f72:	1d3b      	adds	r3, r7, #4
 8000f74:	2234      	movs	r2, #52	; 0x34
 8000f76:	2100      	movs	r1, #0
 8000f78:	4618      	mov	r0, r3
 8000f7a:	f00c fe88 	bl	800dc8e <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8000f7e:	4b3a      	ldr	r3, [pc, #232]	; (8001068 <MX_LTDC_Init+0xfc>)
 8000f80:	4a3a      	ldr	r2, [pc, #232]	; (800106c <MX_LTDC_Init+0x100>)
 8000f82:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8000f84:	4b38      	ldr	r3, [pc, #224]	; (8001068 <MX_LTDC_Init+0xfc>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8000f8a:	4b37      	ldr	r3, [pc, #220]	; (8001068 <MX_LTDC_Init+0xfc>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8000f90:	4b35      	ldr	r3, [pc, #212]	; (8001068 <MX_LTDC_Init+0xfc>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8000f96:	4b34      	ldr	r3, [pc, #208]	; (8001068 <MX_LTDC_Init+0xfc>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 40;
 8000f9c:	4b32      	ldr	r3, [pc, #200]	; (8001068 <MX_LTDC_Init+0xfc>)
 8000f9e:	2228      	movs	r2, #40	; 0x28
 8000fa0:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 9;
 8000fa2:	4b31      	ldr	r3, [pc, #196]	; (8001068 <MX_LTDC_Init+0xfc>)
 8000fa4:	2209      	movs	r2, #9
 8000fa6:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 53;
 8000fa8:	4b2f      	ldr	r3, [pc, #188]	; (8001068 <MX_LTDC_Init+0xfc>)
 8000faa:	2235      	movs	r2, #53	; 0x35
 8000fac:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 11;
 8000fae:	4b2e      	ldr	r3, [pc, #184]	; (8001068 <MX_LTDC_Init+0xfc>)
 8000fb0:	220b      	movs	r2, #11
 8000fb2:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 533;
 8000fb4:	4b2c      	ldr	r3, [pc, #176]	; (8001068 <MX_LTDC_Init+0xfc>)
 8000fb6:	f240 2215 	movw	r2, #533	; 0x215
 8000fba:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 283;
 8000fbc:	4b2a      	ldr	r3, [pc, #168]	; (8001068 <MX_LTDC_Init+0xfc>)
 8000fbe:	f240 121b 	movw	r2, #283	; 0x11b
 8000fc2:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc.Init.TotalWidth = 565;
 8000fc4:	4b28      	ldr	r3, [pc, #160]	; (8001068 <MX_LTDC_Init+0xfc>)
 8000fc6:	f240 2235 	movw	r2, #565	; 0x235
 8000fca:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 285;
 8000fcc:	4b26      	ldr	r3, [pc, #152]	; (8001068 <MX_LTDC_Init+0xfc>)
 8000fce:	f240 121d 	movw	r2, #285	; 0x11d
 8000fd2:	631a      	str	r2, [r3, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8000fd4:	4b24      	ldr	r3, [pc, #144]	; (8001068 <MX_LTDC_Init+0xfc>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 8000fdc:	4b22      	ldr	r3, [pc, #136]	; (8001068 <MX_LTDC_Init+0xfc>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 8000fe4:	4b20      	ldr	r3, [pc, #128]	; (8001068 <MX_LTDC_Init+0xfc>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8000fec:	481e      	ldr	r0, [pc, #120]	; (8001068 <MX_LTDC_Init+0xfc>)
 8000fee:	f005 ff45 	bl	8006e7c <HAL_LTDC_Init>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d001      	beq.n	8000ffc <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 8000ff8:	f001 f8ea 	bl	80021d0 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 480;
 8001000:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8001004:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 8001006:	2300      	movs	r3, #0
 8001008:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 272;
 800100a:	f44f 7388 	mov.w	r3, #272	; 0x110
 800100e:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8001010:	2302      	movs	r3, #2
 8001012:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 8001014:	23ff      	movs	r3, #255	; 0xff
 8001016:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 8001018:	2300      	movs	r3, #0
 800101a:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 800101c:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001020:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8001022:	2307      	movs	r3, #7
 8001024:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg.FBStartAdress = 0xC0000000;
 8001026:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
 800102a:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg.ImageWidth = 480;
 800102c:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8001030:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg.ImageHeight = 272;
 8001032:	f44f 7388 	mov.w	r3, #272	; 0x110
 8001036:	633b      	str	r3, [r7, #48]	; 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8001038:	2300      	movs	r3, #0
 800103a:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  pLayerCfg.Backcolor.Green = 0;
 800103e:	2300      	movs	r3, #0
 8001040:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  pLayerCfg.Backcolor.Red = 0;
 8001044:	2300      	movs	r3, #0
 8001046:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 800104a:	1d3b      	adds	r3, r7, #4
 800104c:	2200      	movs	r2, #0
 800104e:	4619      	mov	r1, r3
 8001050:	4805      	ldr	r0, [pc, #20]	; (8001068 <MX_LTDC_Init+0xfc>)
 8001052:	f006 f8a5 	bl	80071a0 <HAL_LTDC_ConfigLayer>
 8001056:	4603      	mov	r3, r0
 8001058:	2b00      	cmp	r3, #0
 800105a:	d001      	beq.n	8001060 <MX_LTDC_Init+0xf4>
  {
    Error_Handler();
 800105c:	f001 f8b8 	bl	80021d0 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8001060:	bf00      	nop
 8001062:	3738      	adds	r7, #56	; 0x38
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}
 8001068:	20008828 	.word	0x20008828
 800106c:	40016800 	.word	0x40016800

08001070 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b092      	sub	sp, #72	; 0x48
 8001074:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001076:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800107a:	2200      	movs	r2, #0
 800107c:	601a      	str	r2, [r3, #0]
 800107e:	605a      	str	r2, [r3, #4]
 8001080:	609a      	str	r2, [r3, #8]
 8001082:	60da      	str	r2, [r3, #12]
 8001084:	611a      	str	r2, [r3, #16]
 8001086:	615a      	str	r2, [r3, #20]
  RTC_DateTypeDef sDate = {0};
 8001088:	2300      	movs	r3, #0
 800108a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RTC_AlarmTypeDef sAlarm = {0};
 800108c:	463b      	mov	r3, r7
 800108e:	222c      	movs	r2, #44	; 0x2c
 8001090:	2100      	movs	r1, #0
 8001092:	4618      	mov	r0, r3
 8001094:	f00c fdfb 	bl	800dc8e <memset>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001098:	4b46      	ldr	r3, [pc, #280]	; (80011b4 <MX_RTC_Init+0x144>)
 800109a:	4a47      	ldr	r2, [pc, #284]	; (80011b8 <MX_RTC_Init+0x148>)
 800109c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800109e:	4b45      	ldr	r3, [pc, #276]	; (80011b4 <MX_RTC_Init+0x144>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80010a4:	4b43      	ldr	r3, [pc, #268]	; (80011b4 <MX_RTC_Init+0x144>)
 80010a6:	227f      	movs	r2, #127	; 0x7f
 80010a8:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80010aa:	4b42      	ldr	r3, [pc, #264]	; (80011b4 <MX_RTC_Init+0x144>)
 80010ac:	22ff      	movs	r2, #255	; 0xff
 80010ae:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80010b0:	4b40      	ldr	r3, [pc, #256]	; (80011b4 <MX_RTC_Init+0x144>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80010b6:	4b3f      	ldr	r3, [pc, #252]	; (80011b4 <MX_RTC_Init+0x144>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80010bc:	4b3d      	ldr	r3, [pc, #244]	; (80011b4 <MX_RTC_Init+0x144>)
 80010be:	2200      	movs	r2, #0
 80010c0:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80010c2:	483c      	ldr	r0, [pc, #240]	; (80011b4 <MX_RTC_Init+0x144>)
 80010c4:	f007 fb48 	bl	8008758 <HAL_RTC_Init>
 80010c8:	4603      	mov	r3, r0
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d001      	beq.n	80010d2 <MX_RTC_Init+0x62>
  {
    Error_Handler();
 80010ce:	f001 f87f 	bl	80021d0 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80010d2:	2300      	movs	r3, #0
 80010d4:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  sTime.Minutes = 0x0;
 80010d8:	2300      	movs	r3, #0
 80010da:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  sTime.Seconds = 0x0;
 80010de:	2300      	movs	r3, #0
 80010e0:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80010e4:	2300      	movs	r3, #0
 80010e6:	643b      	str	r3, [r7, #64]	; 0x40
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80010e8:	2300      	movs	r3, #0
 80010ea:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80010ec:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80010f0:	2201      	movs	r2, #1
 80010f2:	4619      	mov	r1, r3
 80010f4:	482f      	ldr	r0, [pc, #188]	; (80011b4 <MX_RTC_Init+0x144>)
 80010f6:	f007 fbab 	bl	8008850 <HAL_RTC_SetTime>
 80010fa:	4603      	mov	r3, r0
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d001      	beq.n	8001104 <MX_RTC_Init+0x94>
  {
    Error_Handler();
 8001100:	f001 f866 	bl	80021d0 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001104:	2301      	movs	r3, #1
 8001106:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  sDate.Month = RTC_MONTH_JANUARY;
 800110a:	2301      	movs	r3, #1
 800110c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  sDate.Date = 0x1;
 8001110:	2301      	movs	r3, #1
 8001112:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  sDate.Year = 0x0;
 8001116:	2300      	movs	r3, #0
 8001118:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800111c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001120:	2201      	movs	r2, #1
 8001122:	4619      	mov	r1, r3
 8001124:	4823      	ldr	r0, [pc, #140]	; (80011b4 <MX_RTC_Init+0x144>)
 8001126:	f007 fc51 	bl	80089cc <HAL_RTC_SetDate>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d001      	beq.n	8001134 <MX_RTC_Init+0xc4>
  {
    Error_Handler();
 8001130:	f001 f84e 	bl	80021d0 <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8001134:	2300      	movs	r3, #0
 8001136:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8001138:	2300      	movs	r3, #0
 800113a:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 800113c:	2300      	movs	r3, #0
 800113e:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8001140:	2300      	movs	r3, #0
 8001142:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001144:	2300      	movs	r3, #0
 8001146:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001148:	2300      	movs	r3, #0
 800114a:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 800114c:	2300      	movs	r3, #0
 800114e:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8001150:	2300      	movs	r3, #0
 8001152:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8001154:	2300      	movs	r3, #0
 8001156:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmDateWeekDay = 0x1;
 8001158:	2301      	movs	r3, #1
 800115a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  sAlarm.Alarm = RTC_ALARM_A;
 800115e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001162:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8001164:	463b      	mov	r3, r7
 8001166:	2201      	movs	r2, #1
 8001168:	4619      	mov	r1, r3
 800116a:	4812      	ldr	r0, [pc, #72]	; (80011b4 <MX_RTC_Init+0x144>)
 800116c:	f007 fcd6 	bl	8008b1c <HAL_RTC_SetAlarm>
 8001170:	4603      	mov	r3, r0
 8001172:	2b00      	cmp	r3, #0
 8001174:	d001      	beq.n	800117a <MX_RTC_Init+0x10a>
  {
    Error_Handler();
 8001176:	f001 f82b 	bl	80021d0 <Error_Handler>
  }
  /** Enable the Alarm B
  */
  sAlarm.Alarm = RTC_ALARM_B;
 800117a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800117e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8001180:	463b      	mov	r3, r7
 8001182:	2201      	movs	r2, #1
 8001184:	4619      	mov	r1, r3
 8001186:	480b      	ldr	r0, [pc, #44]	; (80011b4 <MX_RTC_Init+0x144>)
 8001188:	f007 fcc8 	bl	8008b1c <HAL_RTC_SetAlarm>
 800118c:	4603      	mov	r3, r0
 800118e:	2b00      	cmp	r3, #0
 8001190:	d001      	beq.n	8001196 <MX_RTC_Init+0x126>
  {
    Error_Handler();
 8001192:	f001 f81d 	bl	80021d0 <Error_Handler>
  }
  /** Enable the TimeStamp
  */
  if (HAL_RTCEx_SetTimeStamp(&hrtc, RTC_TIMESTAMPEDGE_RISING, RTC_TIMESTAMPPIN_POS1) != HAL_OK)
 8001196:	2202      	movs	r2, #2
 8001198:	2100      	movs	r1, #0
 800119a:	4806      	ldr	r0, [pc, #24]	; (80011b4 <MX_RTC_Init+0x144>)
 800119c:	f007 fe48 	bl	8008e30 <HAL_RTCEx_SetTimeStamp>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d001      	beq.n	80011aa <MX_RTC_Init+0x13a>
  {
    Error_Handler();
 80011a6:	f001 f813 	bl	80021d0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80011aa:	bf00      	nop
 80011ac:	3748      	adds	r7, #72	; 0x48
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	bf00      	nop
 80011b4:	200089f8 	.word	0x200089f8
 80011b8:	40002800 	.word	0x40002800

080011bc <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80011c0:	4b1b      	ldr	r3, [pc, #108]	; (8001230 <MX_SPI2_Init+0x74>)
 80011c2:	4a1c      	ldr	r2, [pc, #112]	; (8001234 <MX_SPI2_Init+0x78>)
 80011c4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80011c6:	4b1a      	ldr	r3, [pc, #104]	; (8001230 <MX_SPI2_Init+0x74>)
 80011c8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80011cc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80011ce:	4b18      	ldr	r3, [pc, #96]	; (8001230 <MX_SPI2_Init+0x74>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 80011d4:	4b16      	ldr	r3, [pc, #88]	; (8001230 <MX_SPI2_Init+0x74>)
 80011d6:	f44f 7240 	mov.w	r2, #768	; 0x300
 80011da:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80011dc:	4b14      	ldr	r3, [pc, #80]	; (8001230 <MX_SPI2_Init+0x74>)
 80011de:	2200      	movs	r2, #0
 80011e0:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80011e2:	4b13      	ldr	r3, [pc, #76]	; (8001230 <MX_SPI2_Init+0x74>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80011e8:	4b11      	ldr	r3, [pc, #68]	; (8001230 <MX_SPI2_Init+0x74>)
 80011ea:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80011ee:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80011f0:	4b0f      	ldr	r3, [pc, #60]	; (8001230 <MX_SPI2_Init+0x74>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80011f6:	4b0e      	ldr	r3, [pc, #56]	; (8001230 <MX_SPI2_Init+0x74>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80011fc:	4b0c      	ldr	r3, [pc, #48]	; (8001230 <MX_SPI2_Init+0x74>)
 80011fe:	2200      	movs	r2, #0
 8001200:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001202:	4b0b      	ldr	r3, [pc, #44]	; (8001230 <MX_SPI2_Init+0x74>)
 8001204:	2200      	movs	r2, #0
 8001206:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001208:	4b09      	ldr	r3, [pc, #36]	; (8001230 <MX_SPI2_Init+0x74>)
 800120a:	2207      	movs	r2, #7
 800120c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800120e:	4b08      	ldr	r3, [pc, #32]	; (8001230 <MX_SPI2_Init+0x74>)
 8001210:	2200      	movs	r2, #0
 8001212:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001214:	4b06      	ldr	r3, [pc, #24]	; (8001230 <MX_SPI2_Init+0x74>)
 8001216:	2208      	movs	r2, #8
 8001218:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800121a:	4805      	ldr	r0, [pc, #20]	; (8001230 <MX_SPI2_Init+0x74>)
 800121c:	f007 fedd 	bl	8008fda <HAL_SPI_Init>
 8001220:	4603      	mov	r3, r0
 8001222:	2b00      	cmp	r3, #0
 8001224:	d001      	beq.n	800122a <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8001226:	f000 ffd3 	bl	80021d0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800122a:	bf00      	nop
 800122c:	bd80      	pop	{r7, pc}
 800122e:	bf00      	nop
 8001230:	20008638 	.word	0x20008638
 8001234:	40003800 	.word	0x40003800

08001238 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b088      	sub	sp, #32
 800123c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800123e:	f107 0310 	add.w	r3, r7, #16
 8001242:	2200      	movs	r2, #0
 8001244:	601a      	str	r2, [r3, #0]
 8001246:	605a      	str	r2, [r3, #4]
 8001248:	609a      	str	r2, [r3, #8]
 800124a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800124c:	1d3b      	adds	r3, r7, #4
 800124e:	2200      	movs	r2, #0
 8001250:	601a      	str	r2, [r3, #0]
 8001252:	605a      	str	r2, [r3, #4]
 8001254:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001256:	4b20      	ldr	r3, [pc, #128]	; (80012d8 <MX_TIM1_Init+0xa0>)
 8001258:	4a20      	ldr	r2, [pc, #128]	; (80012dc <MX_TIM1_Init+0xa4>)
 800125a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800125c:	4b1e      	ldr	r3, [pc, #120]	; (80012d8 <MX_TIM1_Init+0xa0>)
 800125e:	2200      	movs	r2, #0
 8001260:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001262:	4b1d      	ldr	r3, [pc, #116]	; (80012d8 <MX_TIM1_Init+0xa0>)
 8001264:	2200      	movs	r2, #0
 8001266:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001268:	4b1b      	ldr	r3, [pc, #108]	; (80012d8 <MX_TIM1_Init+0xa0>)
 800126a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800126e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001270:	4b19      	ldr	r3, [pc, #100]	; (80012d8 <MX_TIM1_Init+0xa0>)
 8001272:	2200      	movs	r2, #0
 8001274:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001276:	4b18      	ldr	r3, [pc, #96]	; (80012d8 <MX_TIM1_Init+0xa0>)
 8001278:	2200      	movs	r2, #0
 800127a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800127c:	4b16      	ldr	r3, [pc, #88]	; (80012d8 <MX_TIM1_Init+0xa0>)
 800127e:	2200      	movs	r2, #0
 8001280:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001282:	4815      	ldr	r0, [pc, #84]	; (80012d8 <MX_TIM1_Init+0xa0>)
 8001284:	f007 ff3b 	bl	80090fe <HAL_TIM_Base_Init>
 8001288:	4603      	mov	r3, r0
 800128a:	2b00      	cmp	r3, #0
 800128c:	d001      	beq.n	8001292 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 800128e:	f000 ff9f 	bl	80021d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001292:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001296:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001298:	f107 0310 	add.w	r3, r7, #16
 800129c:	4619      	mov	r1, r3
 800129e:	480e      	ldr	r0, [pc, #56]	; (80012d8 <MX_TIM1_Init+0xa0>)
 80012a0:	f008 f9ee 	bl	8009680 <HAL_TIM_ConfigClockSource>
 80012a4:	4603      	mov	r3, r0
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d001      	beq.n	80012ae <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 80012aa:	f000 ff91 	bl	80021d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012ae:	2300      	movs	r3, #0
 80012b0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80012b2:	2300      	movs	r3, #0
 80012b4:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012b6:	2300      	movs	r3, #0
 80012b8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80012ba:	1d3b      	adds	r3, r7, #4
 80012bc:	4619      	mov	r1, r3
 80012be:	4806      	ldr	r0, [pc, #24]	; (80012d8 <MX_TIM1_Init+0xa0>)
 80012c0:	f008 ff22 	bl	800a108 <HAL_TIMEx_MasterConfigSynchronization>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d001      	beq.n	80012ce <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80012ca:	f000 ff81 	bl	80021d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80012ce:	bf00      	nop
 80012d0:	3720      	adds	r7, #32
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	20008a1c 	.word	0x20008a1c
 80012dc:	40010000 	.word	0x40010000

080012e0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b088      	sub	sp, #32
 80012e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012e6:	f107 0310 	add.w	r3, r7, #16
 80012ea:	2200      	movs	r2, #0
 80012ec:	601a      	str	r2, [r3, #0]
 80012ee:	605a      	str	r2, [r3, #4]
 80012f0:	609a      	str	r2, [r3, #8]
 80012f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012f4:	1d3b      	adds	r3, r7, #4
 80012f6:	2200      	movs	r2, #0
 80012f8:	601a      	str	r2, [r3, #0]
 80012fa:	605a      	str	r2, [r3, #4]
 80012fc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80012fe:	4b1e      	ldr	r3, [pc, #120]	; (8001378 <MX_TIM2_Init+0x98>)
 8001300:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001304:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001306:	4b1c      	ldr	r3, [pc, #112]	; (8001378 <MX_TIM2_Init+0x98>)
 8001308:	2200      	movs	r2, #0
 800130a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800130c:	4b1a      	ldr	r3, [pc, #104]	; (8001378 <MX_TIM2_Init+0x98>)
 800130e:	2200      	movs	r2, #0
 8001310:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001312:	4b19      	ldr	r3, [pc, #100]	; (8001378 <MX_TIM2_Init+0x98>)
 8001314:	f04f 32ff 	mov.w	r2, #4294967295
 8001318:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800131a:	4b17      	ldr	r3, [pc, #92]	; (8001378 <MX_TIM2_Init+0x98>)
 800131c:	2200      	movs	r2, #0
 800131e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001320:	4b15      	ldr	r3, [pc, #84]	; (8001378 <MX_TIM2_Init+0x98>)
 8001322:	2200      	movs	r2, #0
 8001324:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001326:	4814      	ldr	r0, [pc, #80]	; (8001378 <MX_TIM2_Init+0x98>)
 8001328:	f007 fee9 	bl	80090fe <HAL_TIM_Base_Init>
 800132c:	4603      	mov	r3, r0
 800132e:	2b00      	cmp	r3, #0
 8001330:	d001      	beq.n	8001336 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001332:	f000 ff4d 	bl	80021d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001336:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800133a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800133c:	f107 0310 	add.w	r3, r7, #16
 8001340:	4619      	mov	r1, r3
 8001342:	480d      	ldr	r0, [pc, #52]	; (8001378 <MX_TIM2_Init+0x98>)
 8001344:	f008 f99c 	bl	8009680 <HAL_TIM_ConfigClockSource>
 8001348:	4603      	mov	r3, r0
 800134a:	2b00      	cmp	r3, #0
 800134c:	d001      	beq.n	8001352 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800134e:	f000 ff3f 	bl	80021d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001352:	2300      	movs	r3, #0
 8001354:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001356:	2300      	movs	r3, #0
 8001358:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800135a:	1d3b      	adds	r3, r7, #4
 800135c:	4619      	mov	r1, r3
 800135e:	4806      	ldr	r0, [pc, #24]	; (8001378 <MX_TIM2_Init+0x98>)
 8001360:	f008 fed2 	bl	800a108 <HAL_TIMEx_MasterConfigSynchronization>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d001      	beq.n	800136e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800136a:	f000 ff31 	bl	80021d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800136e:	bf00      	nop
 8001370:	3720      	adds	r7, #32
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	20008b28 	.word	0x20008b28

0800137c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b08c      	sub	sp, #48	; 0x30
 8001380:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001382:	f107 0320 	add.w	r3, r7, #32
 8001386:	2200      	movs	r2, #0
 8001388:	601a      	str	r2, [r3, #0]
 800138a:	605a      	str	r2, [r3, #4]
 800138c:	609a      	str	r2, [r3, #8]
 800138e:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001390:	f107 030c 	add.w	r3, r7, #12
 8001394:	2200      	movs	r2, #0
 8001396:	601a      	str	r2, [r3, #0]
 8001398:	605a      	str	r2, [r3, #4]
 800139a:	609a      	str	r2, [r3, #8]
 800139c:	60da      	str	r2, [r3, #12]
 800139e:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013a0:	463b      	mov	r3, r7
 80013a2:	2200      	movs	r2, #0
 80013a4:	601a      	str	r2, [r3, #0]
 80013a6:	605a      	str	r2, [r3, #4]
 80013a8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80013aa:	4b25      	ldr	r3, [pc, #148]	; (8001440 <MX_TIM3_Init+0xc4>)
 80013ac:	4a25      	ldr	r2, [pc, #148]	; (8001444 <MX_TIM3_Init+0xc8>)
 80013ae:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80013b0:	4b23      	ldr	r3, [pc, #140]	; (8001440 <MX_TIM3_Init+0xc4>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013b6:	4b22      	ldr	r3, [pc, #136]	; (8001440 <MX_TIM3_Init+0xc4>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80013bc:	4b20      	ldr	r3, [pc, #128]	; (8001440 <MX_TIM3_Init+0xc4>)
 80013be:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80013c2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013c4:	4b1e      	ldr	r3, [pc, #120]	; (8001440 <MX_TIM3_Init+0xc4>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013ca:	4b1d      	ldr	r3, [pc, #116]	; (8001440 <MX_TIM3_Init+0xc4>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80013d0:	481b      	ldr	r0, [pc, #108]	; (8001440 <MX_TIM3_Init+0xc4>)
 80013d2:	f007 fe94 	bl	80090fe <HAL_TIM_Base_Init>
 80013d6:	4603      	mov	r3, r0
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d001      	beq.n	80013e0 <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 80013dc:	f000 fef8 	bl	80021d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013e4:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80013e6:	f107 0320 	add.w	r3, r7, #32
 80013ea:	4619      	mov	r1, r3
 80013ec:	4814      	ldr	r0, [pc, #80]	; (8001440 <MX_TIM3_Init+0xc4>)
 80013ee:	f008 f947 	bl	8009680 <HAL_TIM_ConfigClockSource>
 80013f2:	4603      	mov	r3, r0
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d001      	beq.n	80013fc <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 80013f8:	f000 feea 	bl	80021d0 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 80013fc:	2300      	movs	r3, #0
 80013fe:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8001400:	2300      	movs	r3, #0
 8001402:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 8001404:	f107 030c 	add.w	r3, r7, #12
 8001408:	4619      	mov	r1, r3
 800140a:	480d      	ldr	r0, [pc, #52]	; (8001440 <MX_TIM3_Init+0xc4>)
 800140c:	f008 f9f2 	bl	80097f4 <HAL_TIM_SlaveConfigSynchro>
 8001410:	4603      	mov	r3, r0
 8001412:	2b00      	cmp	r3, #0
 8001414:	d001      	beq.n	800141a <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8001416:	f000 fedb 	bl	80021d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800141a:	2300      	movs	r3, #0
 800141c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800141e:	2300      	movs	r3, #0
 8001420:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001422:	463b      	mov	r3, r7
 8001424:	4619      	mov	r1, r3
 8001426:	4806      	ldr	r0, [pc, #24]	; (8001440 <MX_TIM3_Init+0xc4>)
 8001428:	f008 fe6e 	bl	800a108 <HAL_TIMEx_MasterConfigSynchronization>
 800142c:	4603      	mov	r3, r0
 800142e:	2b00      	cmp	r3, #0
 8001430:	d001      	beq.n	8001436 <MX_TIM3_Init+0xba>
  {
    Error_Handler();
 8001432:	f000 fecd 	bl	80021d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001436:	bf00      	nop
 8001438:	3730      	adds	r7, #48	; 0x30
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}
 800143e:	bf00      	nop
 8001440:	200087e8 	.word	0x200087e8
 8001444:	40000400 	.word	0x40000400

08001448 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b088      	sub	sp, #32
 800144c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800144e:	f107 0310 	add.w	r3, r7, #16
 8001452:	2200      	movs	r2, #0
 8001454:	601a      	str	r2, [r3, #0]
 8001456:	605a      	str	r2, [r3, #4]
 8001458:	609a      	str	r2, [r3, #8]
 800145a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800145c:	1d3b      	adds	r3, r7, #4
 800145e:	2200      	movs	r2, #0
 8001460:	601a      	str	r2, [r3, #0]
 8001462:	605a      	str	r2, [r3, #4]
 8001464:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001466:	4b1d      	ldr	r3, [pc, #116]	; (80014dc <MX_TIM5_Init+0x94>)
 8001468:	4a1d      	ldr	r2, [pc, #116]	; (80014e0 <MX_TIM5_Init+0x98>)
 800146a:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 800146c:	4b1b      	ldr	r3, [pc, #108]	; (80014dc <MX_TIM5_Init+0x94>)
 800146e:	2200      	movs	r2, #0
 8001470:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001472:	4b1a      	ldr	r3, [pc, #104]	; (80014dc <MX_TIM5_Init+0x94>)
 8001474:	2200      	movs	r2, #0
 8001476:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001478:	4b18      	ldr	r3, [pc, #96]	; (80014dc <MX_TIM5_Init+0x94>)
 800147a:	f04f 32ff 	mov.w	r2, #4294967295
 800147e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001480:	4b16      	ldr	r3, [pc, #88]	; (80014dc <MX_TIM5_Init+0x94>)
 8001482:	2200      	movs	r2, #0
 8001484:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001486:	4b15      	ldr	r3, [pc, #84]	; (80014dc <MX_TIM5_Init+0x94>)
 8001488:	2200      	movs	r2, #0
 800148a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800148c:	4813      	ldr	r0, [pc, #76]	; (80014dc <MX_TIM5_Init+0x94>)
 800148e:	f007 fe36 	bl	80090fe <HAL_TIM_Base_Init>
 8001492:	4603      	mov	r3, r0
 8001494:	2b00      	cmp	r3, #0
 8001496:	d001      	beq.n	800149c <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8001498:	f000 fe9a 	bl	80021d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800149c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014a0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80014a2:	f107 0310 	add.w	r3, r7, #16
 80014a6:	4619      	mov	r1, r3
 80014a8:	480c      	ldr	r0, [pc, #48]	; (80014dc <MX_TIM5_Init+0x94>)
 80014aa:	f008 f8e9 	bl	8009680 <HAL_TIM_ConfigClockSource>
 80014ae:	4603      	mov	r3, r0
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d001      	beq.n	80014b8 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 80014b4:	f000 fe8c 	bl	80021d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014b8:	2300      	movs	r3, #0
 80014ba:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014bc:	2300      	movs	r3, #0
 80014be:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80014c0:	1d3b      	adds	r3, r7, #4
 80014c2:	4619      	mov	r1, r3
 80014c4:	4805      	ldr	r0, [pc, #20]	; (80014dc <MX_TIM5_Init+0x94>)
 80014c6:	f008 fe1f 	bl	800a108 <HAL_TIMEx_MasterConfigSynchronization>
 80014ca:	4603      	mov	r3, r0
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d001      	beq.n	80014d4 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 80014d0:	f000 fe7e 	bl	80021d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80014d4:	bf00      	nop
 80014d6:	3720      	adds	r7, #32
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	200087a8 	.word	0x200087a8
 80014e0:	40000c00 	.word	0x40000c00

080014e4 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b09a      	sub	sp, #104	; 0x68
 80014e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014ea:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80014ee:	2200      	movs	r2, #0
 80014f0:	601a      	str	r2, [r3, #0]
 80014f2:	605a      	str	r2, [r3, #4]
 80014f4:	609a      	str	r2, [r3, #8]
 80014f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014f8:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80014fc:	2200      	movs	r2, #0
 80014fe:	601a      	str	r2, [r3, #0]
 8001500:	605a      	str	r2, [r3, #4]
 8001502:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001504:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001508:	2200      	movs	r2, #0
 800150a:	601a      	str	r2, [r3, #0]
 800150c:	605a      	str	r2, [r3, #4]
 800150e:	609a      	str	r2, [r3, #8]
 8001510:	60da      	str	r2, [r3, #12]
 8001512:	611a      	str	r2, [r3, #16]
 8001514:	615a      	str	r2, [r3, #20]
 8001516:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001518:	1d3b      	adds	r3, r7, #4
 800151a:	222c      	movs	r2, #44	; 0x2c
 800151c:	2100      	movs	r1, #0
 800151e:	4618      	mov	r0, r3
 8001520:	f00c fbb5 	bl	800dc8e <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001524:	4b42      	ldr	r3, [pc, #264]	; (8001630 <MX_TIM8_Init+0x14c>)
 8001526:	4a43      	ldr	r2, [pc, #268]	; (8001634 <MX_TIM8_Init+0x150>)
 8001528:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 800152a:	4b41      	ldr	r3, [pc, #260]	; (8001630 <MX_TIM8_Init+0x14c>)
 800152c:	2200      	movs	r2, #0
 800152e:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001530:	4b3f      	ldr	r3, [pc, #252]	; (8001630 <MX_TIM8_Init+0x14c>)
 8001532:	2200      	movs	r2, #0
 8001534:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8001536:	4b3e      	ldr	r3, [pc, #248]	; (8001630 <MX_TIM8_Init+0x14c>)
 8001538:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800153c:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800153e:	4b3c      	ldr	r3, [pc, #240]	; (8001630 <MX_TIM8_Init+0x14c>)
 8001540:	2200      	movs	r2, #0
 8001542:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001544:	4b3a      	ldr	r3, [pc, #232]	; (8001630 <MX_TIM8_Init+0x14c>)
 8001546:	2200      	movs	r2, #0
 8001548:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800154a:	4b39      	ldr	r3, [pc, #228]	; (8001630 <MX_TIM8_Init+0x14c>)
 800154c:	2200      	movs	r2, #0
 800154e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001550:	4837      	ldr	r0, [pc, #220]	; (8001630 <MX_TIM8_Init+0x14c>)
 8001552:	f007 fdd4 	bl	80090fe <HAL_TIM_Base_Init>
 8001556:	4603      	mov	r3, r0
 8001558:	2b00      	cmp	r3, #0
 800155a:	d001      	beq.n	8001560 <MX_TIM8_Init+0x7c>
  {
    Error_Handler();
 800155c:	f000 fe38 	bl	80021d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001560:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001564:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001566:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800156a:	4619      	mov	r1, r3
 800156c:	4830      	ldr	r0, [pc, #192]	; (8001630 <MX_TIM8_Init+0x14c>)
 800156e:	f008 f887 	bl	8009680 <HAL_TIM_ConfigClockSource>
 8001572:	4603      	mov	r3, r0
 8001574:	2b00      	cmp	r3, #0
 8001576:	d001      	beq.n	800157c <MX_TIM8_Init+0x98>
  {
    Error_Handler();
 8001578:	f000 fe2a 	bl	80021d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 800157c:	482c      	ldr	r0, [pc, #176]	; (8001630 <MX_TIM8_Init+0x14c>)
 800157e:	f007 fe13 	bl	80091a8 <HAL_TIM_PWM_Init>
 8001582:	4603      	mov	r3, r0
 8001584:	2b00      	cmp	r3, #0
 8001586:	d001      	beq.n	800158c <MX_TIM8_Init+0xa8>
  {
    Error_Handler();
 8001588:	f000 fe22 	bl	80021d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800158c:	2300      	movs	r3, #0
 800158e:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001590:	2300      	movs	r3, #0
 8001592:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001594:	2300      	movs	r3, #0
 8001596:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001598:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800159c:	4619      	mov	r1, r3
 800159e:	4824      	ldr	r0, [pc, #144]	; (8001630 <MX_TIM8_Init+0x14c>)
 80015a0:	f008 fdb2 	bl	800a108 <HAL_TIMEx_MasterConfigSynchronization>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d001      	beq.n	80015ae <MX_TIM8_Init+0xca>
  {
    Error_Handler();
 80015aa:	f000 fe11 	bl	80021d0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015ae:	2360      	movs	r3, #96	; 0x60
 80015b0:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 80015b2:	2300      	movs	r3, #0
 80015b4:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015b6:	2300      	movs	r3, #0
 80015b8:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015ba:	2300      	movs	r3, #0
 80015bc:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80015be:	2300      	movs	r3, #0
 80015c0:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80015c2:	2300      	movs	r3, #0
 80015c4:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80015c6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80015ca:	220c      	movs	r2, #12
 80015cc:	4619      	mov	r1, r3
 80015ce:	4818      	ldr	r0, [pc, #96]	; (8001630 <MX_TIM8_Init+0x14c>)
 80015d0:	f007 ff3e 	bl	8009450 <HAL_TIM_PWM_ConfigChannel>
 80015d4:	4603      	mov	r3, r0
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d001      	beq.n	80015de <MX_TIM8_Init+0xfa>
  {
    Error_Handler();
 80015da:	f000 fdf9 	bl	80021d0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80015de:	2300      	movs	r3, #0
 80015e0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80015e2:	2300      	movs	r3, #0
 80015e4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80015e6:	2300      	movs	r3, #0
 80015e8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80015ea:	2300      	movs	r3, #0
 80015ec:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80015ee:	2300      	movs	r3, #0
 80015f0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80015f2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80015f6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80015f8:	2300      	movs	r3, #0
 80015fa:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80015fc:	2300      	movs	r3, #0
 80015fe:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001600:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001604:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001606:	2300      	movs	r3, #0
 8001608:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800160a:	2300      	movs	r3, #0
 800160c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800160e:	1d3b      	adds	r3, r7, #4
 8001610:	4619      	mov	r1, r3
 8001612:	4807      	ldr	r0, [pc, #28]	; (8001630 <MX_TIM8_Init+0x14c>)
 8001614:	f008 fe06 	bl	800a224 <HAL_TIMEx_ConfigBreakDeadTime>
 8001618:	4603      	mov	r3, r0
 800161a:	2b00      	cmp	r3, #0
 800161c:	d001      	beq.n	8001622 <MX_TIM8_Init+0x13e>
  {
    Error_Handler();
 800161e:	f000 fdd7 	bl	80021d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8001622:	4803      	ldr	r0, [pc, #12]	; (8001630 <MX_TIM8_Init+0x14c>)
 8001624:	f002 fed0 	bl	80043c8 <HAL_TIM_MspPostInit>

}
 8001628:	bf00      	nop
 800162a:	3768      	adds	r7, #104	; 0x68
 800162c:	46bd      	mov	sp, r7
 800162e:	bd80      	pop	{r7, pc}
 8001630:	2000871c 	.word	0x2000871c
 8001634:	40010400 	.word	0x40010400

08001638 <MX_UART7_Init>:
  * @brief UART7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART7_Init(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	af00      	add	r7, sp, #0
  /* USER CODE END UART7_Init 0 */

  /* USER CODE BEGIN UART7_Init 1 */

  /* USER CODE END UART7_Init 1 */
  huart7.Instance = UART7;
 800163c:	4b14      	ldr	r3, [pc, #80]	; (8001690 <MX_UART7_Init+0x58>)
 800163e:	4a15      	ldr	r2, [pc, #84]	; (8001694 <MX_UART7_Init+0x5c>)
 8001640:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 115200;
 8001642:	4b13      	ldr	r3, [pc, #76]	; (8001690 <MX_UART7_Init+0x58>)
 8001644:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001648:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 800164a:	4b11      	ldr	r3, [pc, #68]	; (8001690 <MX_UART7_Init+0x58>)
 800164c:	2200      	movs	r2, #0
 800164e:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 8001650:	4b0f      	ldr	r3, [pc, #60]	; (8001690 <MX_UART7_Init+0x58>)
 8001652:	2200      	movs	r2, #0
 8001654:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 8001656:	4b0e      	ldr	r3, [pc, #56]	; (8001690 <MX_UART7_Init+0x58>)
 8001658:	2200      	movs	r2, #0
 800165a:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 800165c:	4b0c      	ldr	r3, [pc, #48]	; (8001690 <MX_UART7_Init+0x58>)
 800165e:	220c      	movs	r2, #12
 8001660:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001662:	4b0b      	ldr	r3, [pc, #44]	; (8001690 <MX_UART7_Init+0x58>)
 8001664:	2200      	movs	r2, #0
 8001666:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 8001668:	4b09      	ldr	r3, [pc, #36]	; (8001690 <MX_UART7_Init+0x58>)
 800166a:	2200      	movs	r2, #0
 800166c:	61da      	str	r2, [r3, #28]
  huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800166e:	4b08      	ldr	r3, [pc, #32]	; (8001690 <MX_UART7_Init+0x58>)
 8001670:	2200      	movs	r2, #0
 8001672:	621a      	str	r2, [r3, #32]
  huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001674:	4b06      	ldr	r3, [pc, #24]	; (8001690 <MX_UART7_Init+0x58>)
 8001676:	2200      	movs	r2, #0
 8001678:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart7) != HAL_OK)
 800167a:	4805      	ldr	r0, [pc, #20]	; (8001690 <MX_UART7_Init+0x58>)
 800167c:	f008 fe6e 	bl	800a35c <HAL_UART_Init>
 8001680:	4603      	mov	r3, r0
 8001682:	2b00      	cmp	r3, #0
 8001684:	d001      	beq.n	800168a <MX_UART7_Init+0x52>
  {
    Error_Handler();
 8001686:	f000 fda3 	bl	80021d0 <Error_Handler>
  }
  /* USER CODE BEGIN UART7_Init 2 */

  /* USER CODE END UART7_Init 2 */

}
 800168a:	bf00      	nop
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	2000869c 	.word	0x2000869c
 8001694:	40007800 	.word	0x40007800

08001698 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800169c:	4b14      	ldr	r3, [pc, #80]	; (80016f0 <MX_USART1_UART_Init+0x58>)
 800169e:	4a15      	ldr	r2, [pc, #84]	; (80016f4 <MX_USART1_UART_Init+0x5c>)
 80016a0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80016a2:	4b13      	ldr	r3, [pc, #76]	; (80016f0 <MX_USART1_UART_Init+0x58>)
 80016a4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80016a8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80016aa:	4b11      	ldr	r3, [pc, #68]	; (80016f0 <MX_USART1_UART_Init+0x58>)
 80016ac:	2200      	movs	r2, #0
 80016ae:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80016b0:	4b0f      	ldr	r3, [pc, #60]	; (80016f0 <MX_USART1_UART_Init+0x58>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80016b6:	4b0e      	ldr	r3, [pc, #56]	; (80016f0 <MX_USART1_UART_Init+0x58>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80016bc:	4b0c      	ldr	r3, [pc, #48]	; (80016f0 <MX_USART1_UART_Init+0x58>)
 80016be:	220c      	movs	r2, #12
 80016c0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016c2:	4b0b      	ldr	r3, [pc, #44]	; (80016f0 <MX_USART1_UART_Init+0x58>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80016c8:	4b09      	ldr	r3, [pc, #36]	; (80016f0 <MX_USART1_UART_Init+0x58>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80016ce:	4b08      	ldr	r3, [pc, #32]	; (80016f0 <MX_USART1_UART_Init+0x58>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80016d4:	4b06      	ldr	r3, [pc, #24]	; (80016f0 <MX_USART1_UART_Init+0x58>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80016da:	4805      	ldr	r0, [pc, #20]	; (80016f0 <MX_USART1_UART_Init+0x58>)
 80016dc:	f008 fe3e 	bl	800a35c <HAL_UART_Init>
 80016e0:	4603      	mov	r3, r0
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d001      	beq.n	80016ea <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80016e6:	f000 fd73 	bl	80021d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80016ea:	bf00      	nop
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	bf00      	nop
 80016f0:	20008964 	.word	0x20008964
 80016f4:	40011000 	.word	0x40011000

080016f8 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80016fc:	4b14      	ldr	r3, [pc, #80]	; (8001750 <MX_USART6_UART_Init+0x58>)
 80016fe:	4a15      	ldr	r2, [pc, #84]	; (8001754 <MX_USART6_UART_Init+0x5c>)
 8001700:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8001702:	4b13      	ldr	r3, [pc, #76]	; (8001750 <MX_USART6_UART_Init+0x58>)
 8001704:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001708:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800170a:	4b11      	ldr	r3, [pc, #68]	; (8001750 <MX_USART6_UART_Init+0x58>)
 800170c:	2200      	movs	r2, #0
 800170e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001710:	4b0f      	ldr	r3, [pc, #60]	; (8001750 <MX_USART6_UART_Init+0x58>)
 8001712:	2200      	movs	r2, #0
 8001714:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001716:	4b0e      	ldr	r3, [pc, #56]	; (8001750 <MX_USART6_UART_Init+0x58>)
 8001718:	2200      	movs	r2, #0
 800171a:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 800171c:	4b0c      	ldr	r3, [pc, #48]	; (8001750 <MX_USART6_UART_Init+0x58>)
 800171e:	220c      	movs	r2, #12
 8001720:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001722:	4b0b      	ldr	r3, [pc, #44]	; (8001750 <MX_USART6_UART_Init+0x58>)
 8001724:	2200      	movs	r2, #0
 8001726:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001728:	4b09      	ldr	r3, [pc, #36]	; (8001750 <MX_USART6_UART_Init+0x58>)
 800172a:	2200      	movs	r2, #0
 800172c:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800172e:	4b08      	ldr	r3, [pc, #32]	; (8001750 <MX_USART6_UART_Init+0x58>)
 8001730:	2200      	movs	r2, #0
 8001732:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001734:	4b06      	ldr	r3, [pc, #24]	; (8001750 <MX_USART6_UART_Init+0x58>)
 8001736:	2200      	movs	r2, #0
 8001738:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800173a:	4805      	ldr	r0, [pc, #20]	; (8001750 <MX_USART6_UART_Init+0x58>)
 800173c:	f008 fe0e 	bl	800a35c <HAL_UART_Init>
 8001740:	4603      	mov	r3, r0
 8001742:	2b00      	cmp	r3, #0
 8001744:	d001      	beq.n	800174a <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 8001746:	f000 fd43 	bl	80021d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800174a:	bf00      	nop
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	20008a68 	.word	0x20008a68
 8001754:	40011400 	.word	0x40011400

08001758 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b088      	sub	sp, #32
 800175c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 800175e:	1d3b      	adds	r3, r7, #4
 8001760:	2200      	movs	r2, #0
 8001762:	601a      	str	r2, [r3, #0]
 8001764:	605a      	str	r2, [r3, #4]
 8001766:	609a      	str	r2, [r3, #8]
 8001768:	60da      	str	r2, [r3, #12]
 800176a:	611a      	str	r2, [r3, #16]
 800176c:	615a      	str	r2, [r3, #20]
 800176e:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8001770:	4b1e      	ldr	r3, [pc, #120]	; (80017ec <MX_FMC_Init+0x94>)
 8001772:	4a1f      	ldr	r2, [pc, #124]	; (80017f0 <MX_FMC_Init+0x98>)
 8001774:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 8001776:	4b1d      	ldr	r3, [pc, #116]	; (80017ec <MX_FMC_Init+0x94>)
 8001778:	2200      	movs	r2, #0
 800177a:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 800177c:	4b1b      	ldr	r3, [pc, #108]	; (80017ec <MX_FMC_Init+0x94>)
 800177e:	2200      	movs	r2, #0
 8001780:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8001782:	4b1a      	ldr	r3, [pc, #104]	; (80017ec <MX_FMC_Init+0x94>)
 8001784:	2204      	movs	r2, #4
 8001786:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8001788:	4b18      	ldr	r3, [pc, #96]	; (80017ec <MX_FMC_Init+0x94>)
 800178a:	2210      	movs	r2, #16
 800178c:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 800178e:	4b17      	ldr	r3, [pc, #92]	; (80017ec <MX_FMC_Init+0x94>)
 8001790:	2240      	movs	r2, #64	; 0x40
 8001792:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_1;
 8001794:	4b15      	ldr	r3, [pc, #84]	; (80017ec <MX_FMC_Init+0x94>)
 8001796:	2280      	movs	r2, #128	; 0x80
 8001798:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 800179a:	4b14      	ldr	r3, [pc, #80]	; (80017ec <MX_FMC_Init+0x94>)
 800179c:	2200      	movs	r2, #0
 800179e:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_DISABLE;
 80017a0:	4b12      	ldr	r3, [pc, #72]	; (80017ec <MX_FMC_Init+0x94>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 80017a6:	4b11      	ldr	r3, [pc, #68]	; (80017ec <MX_FMC_Init+0x94>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 80017ac:	4b0f      	ldr	r3, [pc, #60]	; (80017ec <MX_FMC_Init+0x94>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 16;
 80017b2:	2310      	movs	r3, #16
 80017b4:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 16;
 80017b6:	2310      	movs	r3, #16
 80017b8:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 16;
 80017ba:	2310      	movs	r3, #16
 80017bc:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 16;
 80017be:	2310      	movs	r3, #16
 80017c0:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 16;
 80017c2:	2310      	movs	r3, #16
 80017c4:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 16;
 80017c6:	2310      	movs	r3, #16
 80017c8:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 16;
 80017ca:	2310      	movs	r3, #16
 80017cc:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 80017ce:	1d3b      	adds	r3, r7, #4
 80017d0:	4619      	mov	r1, r3
 80017d2:	4806      	ldr	r0, [pc, #24]	; (80017ec <MX_FMC_Init+0x94>)
 80017d4:	f007 fb82 	bl	8008edc <HAL_SDRAM_Init>
 80017d8:	4603      	mov	r3, r0
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d001      	beq.n	80017e2 <MX_FMC_Init+0x8a>
  {
    Error_Handler( );
 80017de:	f000 fcf7 	bl	80021d0 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 80017e2:	bf00      	nop
 80017e4:	3720      	adds	r7, #32
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop
 80017ec:	20008b68 	.word	0x20008b68
 80017f0:	a0000140 	.word	0xa0000140

080017f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b090      	sub	sp, #64	; 0x40
 80017f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017fa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80017fe:	2200      	movs	r2, #0
 8001800:	601a      	str	r2, [r3, #0]
 8001802:	605a      	str	r2, [r3, #4]
 8001804:	609a      	str	r2, [r3, #8]
 8001806:	60da      	str	r2, [r3, #12]
 8001808:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800180a:	4bb0      	ldr	r3, [pc, #704]	; (8001acc <MX_GPIO_Init+0x2d8>)
 800180c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800180e:	4aaf      	ldr	r2, [pc, #700]	; (8001acc <MX_GPIO_Init+0x2d8>)
 8001810:	f043 0310 	orr.w	r3, r3, #16
 8001814:	6313      	str	r3, [r2, #48]	; 0x30
 8001816:	4bad      	ldr	r3, [pc, #692]	; (8001acc <MX_GPIO_Init+0x2d8>)
 8001818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800181a:	f003 0310 	and.w	r3, r3, #16
 800181e:	62bb      	str	r3, [r7, #40]	; 0x28
 8001820:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001822:	4baa      	ldr	r3, [pc, #680]	; (8001acc <MX_GPIO_Init+0x2d8>)
 8001824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001826:	4aa9      	ldr	r2, [pc, #676]	; (8001acc <MX_GPIO_Init+0x2d8>)
 8001828:	f043 0302 	orr.w	r3, r3, #2
 800182c:	6313      	str	r3, [r2, #48]	; 0x30
 800182e:	4ba7      	ldr	r3, [pc, #668]	; (8001acc <MX_GPIO_Init+0x2d8>)
 8001830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001832:	f003 0302 	and.w	r3, r3, #2
 8001836:	627b      	str	r3, [r7, #36]	; 0x24
 8001838:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800183a:	4ba4      	ldr	r3, [pc, #656]	; (8001acc <MX_GPIO_Init+0x2d8>)
 800183c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800183e:	4aa3      	ldr	r2, [pc, #652]	; (8001acc <MX_GPIO_Init+0x2d8>)
 8001840:	f043 0301 	orr.w	r3, r3, #1
 8001844:	6313      	str	r3, [r2, #48]	; 0x30
 8001846:	4ba1      	ldr	r3, [pc, #644]	; (8001acc <MX_GPIO_Init+0x2d8>)
 8001848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800184a:	f003 0301 	and.w	r3, r3, #1
 800184e:	623b      	str	r3, [r7, #32]
 8001850:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001852:	4b9e      	ldr	r3, [pc, #632]	; (8001acc <MX_GPIO_Init+0x2d8>)
 8001854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001856:	4a9d      	ldr	r2, [pc, #628]	; (8001acc <MX_GPIO_Init+0x2d8>)
 8001858:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800185c:	6313      	str	r3, [r2, #48]	; 0x30
 800185e:	4b9b      	ldr	r3, [pc, #620]	; (8001acc <MX_GPIO_Init+0x2d8>)
 8001860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001862:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001866:	61fb      	str	r3, [r7, #28]
 8001868:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 800186a:	4b98      	ldr	r3, [pc, #608]	; (8001acc <MX_GPIO_Init+0x2d8>)
 800186c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800186e:	4a97      	ldr	r2, [pc, #604]	; (8001acc <MX_GPIO_Init+0x2d8>)
 8001870:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001874:	6313      	str	r3, [r2, #48]	; 0x30
 8001876:	4b95      	ldr	r3, [pc, #596]	; (8001acc <MX_GPIO_Init+0x2d8>)
 8001878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800187a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800187e:	61bb      	str	r3, [r7, #24]
 8001880:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001882:	4b92      	ldr	r3, [pc, #584]	; (8001acc <MX_GPIO_Init+0x2d8>)
 8001884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001886:	4a91      	ldr	r2, [pc, #580]	; (8001acc <MX_GPIO_Init+0x2d8>)
 8001888:	f043 0308 	orr.w	r3, r3, #8
 800188c:	6313      	str	r3, [r2, #48]	; 0x30
 800188e:	4b8f      	ldr	r3, [pc, #572]	; (8001acc <MX_GPIO_Init+0x2d8>)
 8001890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001892:	f003 0308 	and.w	r3, r3, #8
 8001896:	617b      	str	r3, [r7, #20]
 8001898:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800189a:	4b8c      	ldr	r3, [pc, #560]	; (8001acc <MX_GPIO_Init+0x2d8>)
 800189c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800189e:	4a8b      	ldr	r2, [pc, #556]	; (8001acc <MX_GPIO_Init+0x2d8>)
 80018a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018a4:	6313      	str	r3, [r2, #48]	; 0x30
 80018a6:	4b89      	ldr	r3, [pc, #548]	; (8001acc <MX_GPIO_Init+0x2d8>)
 80018a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018ae:	613b      	str	r3, [r7, #16]
 80018b0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 80018b2:	4b86      	ldr	r3, [pc, #536]	; (8001acc <MX_GPIO_Init+0x2d8>)
 80018b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018b6:	4a85      	ldr	r2, [pc, #532]	; (8001acc <MX_GPIO_Init+0x2d8>)
 80018b8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80018bc:	6313      	str	r3, [r2, #48]	; 0x30
 80018be:	4b83      	ldr	r3, [pc, #524]	; (8001acc <MX_GPIO_Init+0x2d8>)
 80018c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80018c6:	60fb      	str	r3, [r7, #12]
 80018c8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018ca:	4b80      	ldr	r3, [pc, #512]	; (8001acc <MX_GPIO_Init+0x2d8>)
 80018cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ce:	4a7f      	ldr	r2, [pc, #508]	; (8001acc <MX_GPIO_Init+0x2d8>)
 80018d0:	f043 0304 	orr.w	r3, r3, #4
 80018d4:	6313      	str	r3, [r2, #48]	; 0x30
 80018d6:	4b7d      	ldr	r3, [pc, #500]	; (8001acc <MX_GPIO_Init+0x2d8>)
 80018d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018da:	f003 0304 	and.w	r3, r3, #4
 80018de:	60bb      	str	r3, [r7, #8]
 80018e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80018e2:	4b7a      	ldr	r3, [pc, #488]	; (8001acc <MX_GPIO_Init+0x2d8>)
 80018e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018e6:	4a79      	ldr	r2, [pc, #484]	; (8001acc <MX_GPIO_Init+0x2d8>)
 80018e8:	f043 0320 	orr.w	r3, r3, #32
 80018ec:	6313      	str	r3, [r2, #48]	; 0x30
 80018ee:	4b77      	ldr	r3, [pc, #476]	; (8001acc <MX_GPIO_Init+0x2d8>)
 80018f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018f2:	f003 0320 	and.w	r3, r3, #32
 80018f6:	607b      	str	r3, [r7, #4]
 80018f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80018fa:	4b74      	ldr	r3, [pc, #464]	; (8001acc <MX_GPIO_Init+0x2d8>)
 80018fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018fe:	4a73      	ldr	r2, [pc, #460]	; (8001acc <MX_GPIO_Init+0x2d8>)
 8001900:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001904:	6313      	str	r3, [r2, #48]	; 0x30
 8001906:	4b71      	ldr	r3, [pc, #452]	; (8001acc <MX_GPIO_Init+0x2d8>)
 8001908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800190a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800190e:	603b      	str	r3, [r7, #0]
 8001910:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8001912:	2200      	movs	r2, #0
 8001914:	2110      	movs	r1, #16
 8001916:	486e      	ldr	r0, [pc, #440]	; (8001ad0 <MX_GPIO_Init+0x2dc>)
 8001918:	f004 fce6 	bl	80062e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LED14_Pin|LED15_Pin, GPIO_PIN_RESET);
 800191c:	2200      	movs	r2, #0
 800191e:	2160      	movs	r1, #96	; 0x60
 8001920:	486c      	ldr	r0, [pc, #432]	; (8001ad4 <MX_GPIO_Init+0x2e0>)
 8001922:	f004 fce1 	bl	80062e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001926:	2201      	movs	r2, #1
 8001928:	2120      	movs	r1, #32
 800192a:	486b      	ldr	r0, [pc, #428]	; (8001ad8 <MX_GPIO_Init+0x2e4>)
 800192c:	f004 fcdc 	bl	80062e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED16_GPIO_Port, LED16_Pin, GPIO_PIN_RESET);
 8001930:	2200      	movs	r2, #0
 8001932:	2108      	movs	r1, #8
 8001934:	4868      	ldr	r0, [pc, #416]	; (8001ad8 <MX_GPIO_Init+0x2e4>)
 8001936:	f004 fcd7 	bl	80062e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 800193a:	2200      	movs	r2, #0
 800193c:	2108      	movs	r1, #8
 800193e:	4867      	ldr	r0, [pc, #412]	; (8001adc <MX_GPIO_Init+0x2e8>)
 8001940:	f004 fcd2 	bl	80062e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_SET);
 8001944:	2201      	movs	r2, #1
 8001946:	2108      	movs	r1, #8
 8001948:	4865      	ldr	r0, [pc, #404]	; (8001ae0 <MX_GPIO_Init+0x2ec>)
 800194a:	f004 fccd 	bl	80062e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_Port, LCD_DISP_Pin, GPIO_PIN_SET);
 800194e:	2201      	movs	r2, #1
 8001950:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001954:	4861      	ldr	r0, [pc, #388]	; (8001adc <MX_GPIO_Init+0x2e8>)
 8001956:	f004 fcc7 	bl	80062e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, LED13_Pin|LED17_Pin|LED11_Pin|LED12_Pin
 800195a:	2200      	movs	r2, #0
 800195c:	f645 6140 	movw	r1, #24128	; 0x5e40
 8001960:	4860      	ldr	r0, [pc, #384]	; (8001ae4 <MX_GPIO_Init+0x2f0>)
 8001962:	f004 fcc1 	bl	80062e8 <HAL_GPIO_WritePin>
                          |LED2_Pin|LED18_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EXT_RST_GPIO_Port, EXT_RST_Pin, GPIO_PIN_RESET);
 8001966:	2200      	movs	r2, #0
 8001968:	2108      	movs	r1, #8
 800196a:	485f      	ldr	r0, [pc, #380]	; (8001ae8 <MX_GPIO_Init+0x2f4>)
 800196c:	f004 fcbc 	bl	80062e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001970:	2308      	movs	r3, #8
 8001972:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001974:	2300      	movs	r3, #0
 8001976:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001978:	2300      	movs	r3, #0
 800197a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800197c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001980:	4619      	mov	r1, r3
 8001982:	4854      	ldr	r0, [pc, #336]	; (8001ad4 <MX_GPIO_Init+0x2e0>)
 8001984:	f004 f9e4 	bl	8005d50 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_D7_Pin ULPI_D6_Pin ULPI_D5_Pin ULPI_D2_Pin
                           ULPI_D1_Pin ULPI_D4_Pin */
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D2_Pin
 8001988:	f643 0323 	movw	r3, #14371	; 0x3823
 800198c:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |ULPI_D1_Pin|ULPI_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800198e:	2302      	movs	r3, #2
 8001990:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001992:	2300      	movs	r3, #0
 8001994:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001996:	2303      	movs	r3, #3
 8001998:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 800199a:	230a      	movs	r3, #10
 800199c:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800199e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80019a2:	4619      	mov	r1, r3
 80019a4:	484a      	ldr	r0, [pc, #296]	; (8001ad0 <MX_GPIO_Init+0x2dc>)
 80019a6:	f004 f9d3 	bl	8005d50 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 80019aa:	2310      	movs	r3, #16
 80019ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019ae:	2301      	movs	r3, #1
 80019b0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b2:	2300      	movs	r3, #0
 80019b4:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019b6:	2300      	movs	r3, #0
 80019b8:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 80019ba:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80019be:	4619      	mov	r1, r3
 80019c0:	4843      	ldr	r0, [pc, #268]	; (8001ad0 <MX_GPIO_Init+0x2dc>)
 80019c2:	f004 f9c5 	bl	8005d50 <HAL_GPIO_Init>

  /*Configure GPIO pins : BP2_Pin BP1_Pin */
  GPIO_InitStruct.Pin = BP2_Pin|BP1_Pin;
 80019c6:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 80019ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019cc:	2300      	movs	r3, #0
 80019ce:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d0:	2300      	movs	r3, #0
 80019d2:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019d4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80019d8:	4619      	mov	r1, r3
 80019da:	4844      	ldr	r0, [pc, #272]	; (8001aec <MX_GPIO_Init+0x2f8>)
 80019dc:	f004 f9b8 	bl	8005d50 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED14_Pin LED15_Pin */
  GPIO_InitStruct.Pin = LED14_Pin|LED15_Pin;
 80019e0:	2360      	movs	r3, #96	; 0x60
 80019e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019e4:	2301      	movs	r3, #1
 80019e6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e8:	2300      	movs	r3, #0
 80019ea:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ec:	2300      	movs	r3, #0
 80019ee:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80019f0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80019f4:	4619      	mov	r1, r3
 80019f6:	4837      	ldr	r0, [pc, #220]	; (8001ad4 <MX_GPIO_Init+0x2e0>)
 80019f8:	f004 f9aa 	bl	8005d50 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 80019fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a00:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a02:	2300      	movs	r3, #0
 8001a04:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a06:	2300      	movs	r3, #0
 8001a08:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001a0a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a0e:	4619      	mov	r1, r3
 8001a10:	4837      	ldr	r0, [pc, #220]	; (8001af0 <MX_GPIO_Init+0x2fc>)
 8001a12:	f004 f99d 	bl	8005d50 <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_INT_Pin */
  GPIO_InitStruct.Pin = Audio_INT_Pin;
 8001a16:	2340      	movs	r3, #64	; 0x40
 8001a18:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001a1a:	4b36      	ldr	r3, [pc, #216]	; (8001af4 <MX_GPIO_Init+0x300>)
 8001a1c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 8001a22:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a26:	4619      	mov	r1, r3
 8001a28:	482b      	ldr	r0, [pc, #172]	; (8001ad8 <MX_GPIO_Init+0x2e4>)
 8001a2a:	f004 f991 	bl	8005d50 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_PowerSwitchOn_Pin LED16_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|LED16_Pin;
 8001a2e:	2328      	movs	r3, #40	; 0x28
 8001a30:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a32:	2301      	movs	r3, #1
 8001a34:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a36:	2300      	movs	r3, #0
 8001a38:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a3e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a42:	4619      	mov	r1, r3
 8001a44:	4824      	ldr	r0, [pc, #144]	; (8001ad8 <MX_GPIO_Init+0x2e4>)
 8001a46:	f004 f983 	bl	8005d50 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED3_Pin LCD_DISP_Pin */
  GPIO_InitStruct.Pin = LED3_Pin|LCD_DISP_Pin;
 8001a4a:	f241 0308 	movw	r3, #4104	; 0x1008
 8001a4e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a50:	2301      	movs	r3, #1
 8001a52:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a54:	2300      	movs	r3, #0
 8001a56:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001a5c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a60:	4619      	mov	r1, r3
 8001a62:	481e      	ldr	r0, [pc, #120]	; (8001adc <MX_GPIO_Init+0x2e8>)
 8001a64:	f004 f974 	bl	8005d50 <HAL_GPIO_Init>

  /*Configure GPIO pin : uSD_Detect_Pin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 8001a68:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a6c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a72:	2300      	movs	r3, #0
 8001a74:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 8001a76:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a7a:	4619      	mov	r1, r3
 8001a7c:	481e      	ldr	r0, [pc, #120]	; (8001af8 <MX_GPIO_Init+0x304>)
 8001a7e:	f004 f967 	bl	8005d50 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_BL_CTRL_Pin */
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 8001a82:	2308      	movs	r3, #8
 8001a84:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a86:	2301      	movs	r3, #1
 8001a88:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 8001a92:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a96:	4619      	mov	r1, r3
 8001a98:	4811      	ldr	r0, [pc, #68]	; (8001ae0 <MX_GPIO_Init+0x2ec>)
 8001a9a:	f004 f959 	bl	8005d50 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001a9e:	2310      	movs	r3, #16
 8001aa0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001aaa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001aae:	4619      	mov	r1, r3
 8001ab0:	4809      	ldr	r0, [pc, #36]	; (8001ad8 <MX_GPIO_Init+0x2e4>)
 8001ab2:	f004 f94d 	bl	8005d50 <HAL_GPIO_Init>

  /*Configure GPIO pins : TP3_Pin NC2_Pin */
  GPIO_InitStruct.Pin = TP3_Pin|NC2_Pin;
 8001ab6:	f248 0304 	movw	r3, #32772	; 0x8004
 8001aba:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001abc:	2300      	movs	r3, #0
 8001abe:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001ac4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001ac8:	4619      	mov	r1, r3
 8001aca:	e017      	b.n	8001afc <MX_GPIO_Init+0x308>
 8001acc:	40023800 	.word	0x40023800
 8001ad0:	40020400 	.word	0x40020400
 8001ad4:	40021000 	.word	0x40021000
 8001ad8:	40020c00 	.word	0x40020c00
 8001adc:	40022000 	.word	0x40022000
 8001ae0:	40022800 	.word	0x40022800
 8001ae4:	40021c00 	.word	0x40021c00
 8001ae8:	40021800 	.word	0x40021800
 8001aec:	40020000 	.word	0x40020000
 8001af0:	40022400 	.word	0x40022400
 8001af4:	10120000 	.word	0x10120000
 8001af8:	40020800 	.word	0x40020800
 8001afc:	4836      	ldr	r0, [pc, #216]	; (8001bd8 <MX_GPIO_Init+0x3e4>)
 8001afe:	f004 f927 	bl	8005d50 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED13_Pin LED17_Pin LED11_Pin LED12_Pin
                           LED2_Pin LED18_Pin */
  GPIO_InitStruct.Pin = LED13_Pin|LED17_Pin|LED11_Pin|LED12_Pin
 8001b02:	f645 6340 	movw	r3, #24128	; 0x5e40
 8001b06:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |LED2_Pin|LED18_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b08:	2301      	movs	r3, #1
 8001b0a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b10:	2300      	movs	r3, #0
 8001b12:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001b14:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b18:	4619      	mov	r1, r3
 8001b1a:	482f      	ldr	r0, [pc, #188]	; (8001bd8 <MX_GPIO_Init+0x3e4>)
 8001b1c:	f004 f918 	bl	8005d50 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_INT_Pin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 8001b20:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001b24:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001b26:	4b2d      	ldr	r3, [pc, #180]	; (8001bdc <MX_GPIO_Init+0x3e8>)
 8001b28:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 8001b2e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b32:	4619      	mov	r1, r3
 8001b34:	482a      	ldr	r0, [pc, #168]	; (8001be0 <MX_GPIO_Init+0x3ec>)
 8001b36:	f004 f90b 	bl	8005d50 <HAL_GPIO_Init>

  /*Configure GPIO pin : ULPI_NXT_Pin */
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 8001b3a:	2310      	movs	r3, #16
 8001b3c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b3e:	2302      	movs	r3, #2
 8001b40:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b42:	2300      	movs	r3, #0
 8001b44:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b46:	2303      	movs	r3, #3
 8001b48:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001b4a:	230a      	movs	r3, #10
 8001b4c:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 8001b4e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b52:	4619      	mov	r1, r3
 8001b54:	4820      	ldr	r0, [pc, #128]	; (8001bd8 <MX_GPIO_Init+0x3e4>)
 8001b56:	f004 f8fb 	bl	8005d50 <HAL_GPIO_Init>

  /*Configure GPIO pins : BP_JOYSTICK_Pin RMII_RXER_Pin */
  GPIO_InitStruct.Pin = BP_JOYSTICK_Pin|RMII_RXER_Pin;
 8001b5a:	2384      	movs	r3, #132	; 0x84
 8001b5c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b62:	2300      	movs	r3, #0
 8001b64:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001b66:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b6a:	4619      	mov	r1, r3
 8001b6c:	481d      	ldr	r0, [pc, #116]	; (8001be4 <MX_GPIO_Init+0x3f0>)
 8001b6e:	f004 f8ef 	bl	8005d50 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_STP_Pin ULPI_DIR_Pin */
  GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 8001b72:	2305      	movs	r3, #5
 8001b74:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b76:	2302      	movs	r3, #2
 8001b78:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b7e:	2303      	movs	r3, #3
 8001b80:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001b82:	230a      	movs	r3, #10
 8001b84:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b86:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b8a:	4619      	mov	r1, r3
 8001b8c:	4816      	ldr	r0, [pc, #88]	; (8001be8 <MX_GPIO_Init+0x3f4>)
 8001b8e:	f004 f8df 	bl	8005d50 <HAL_GPIO_Init>

  /*Configure GPIO pin : EXT_RST_Pin */
  GPIO_InitStruct.Pin = EXT_RST_Pin;
 8001b92:	2308      	movs	r3, #8
 8001b94:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b96:	2301      	movs	r3, #1
 8001b98:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(EXT_RST_GPIO_Port, &GPIO_InitStruct);
 8001ba2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001ba6:	4619      	mov	r1, r3
 8001ba8:	480e      	ldr	r0, [pc, #56]	; (8001be4 <MX_GPIO_Init+0x3f0>)
 8001baa:	f004 f8d1 	bl	8005d50 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_CLK_Pin ULPI_D0_Pin */
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 8001bae:	2328      	movs	r3, #40	; 0x28
 8001bb0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bb2:	2302      	movs	r3, #2
 8001bb4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bba:	2303      	movs	r3, #3
 8001bbc:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001bbe:	230a      	movs	r3, #10
 8001bc0:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bc2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	4808      	ldr	r0, [pc, #32]	; (8001bec <MX_GPIO_Init+0x3f8>)
 8001bca:	f004 f8c1 	bl	8005d50 <HAL_GPIO_Init>

}
 8001bce:	bf00      	nop
 8001bd0:	3740      	adds	r7, #64	; 0x40
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	bf00      	nop
 8001bd8:	40021c00 	.word	0x40021c00
 8001bdc:	10120000 	.word	0x10120000
 8001be0:	40022000 	.word	0x40022000
 8001be4:	40021800 	.word	0x40021800
 8001be8:	40020800 	.word	0x40020800
 8001bec:	40020000 	.word	0x40020000

08001bf0 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b084      	sub	sp, #16
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
	uint16_t x_ballemaster;
	//Réception du rayon de la balle, des coordonnées de la balle, du drapeau de perte
	r_balle = rxbuffer[1];
 8001bf8:	4b2f      	ldr	r3, [pc, #188]	; (8001cb8 <HAL_UART_RxCpltCallback+0xc8>)
 8001bfa:	785b      	ldrb	r3, [r3, #1]
 8001bfc:	b29a      	uxth	r2, r3
 8001bfe:	4b2f      	ldr	r3, [pc, #188]	; (8001cbc <HAL_UART_RxCpltCallback+0xcc>)
 8001c00:	801a      	strh	r2, [r3, #0]
	x_ballemaster = (((uint16_t)rxbuffer[2] << 8) | rxbuffer[3]);
 8001c02:	4b2d      	ldr	r3, [pc, #180]	; (8001cb8 <HAL_UART_RxCpltCallback+0xc8>)
 8001c04:	789b      	ldrb	r3, [r3, #2]
 8001c06:	021b      	lsls	r3, r3, #8
 8001c08:	b21a      	sxth	r2, r3
 8001c0a:	4b2b      	ldr	r3, [pc, #172]	; (8001cb8 <HAL_UART_RxCpltCallback+0xc8>)
 8001c0c:	78db      	ldrb	r3, [r3, #3]
 8001c0e:	b21b      	sxth	r3, r3
 8001c10:	4313      	orrs	r3, r2
 8001c12:	b21b      	sxth	r3, r3
 8001c14:	81fb      	strh	r3, [r7, #14]
	y_balle = (((uint16_t)rxbuffer[4] << 8) | rxbuffer[5]);
 8001c16:	4b28      	ldr	r3, [pc, #160]	; (8001cb8 <HAL_UART_RxCpltCallback+0xc8>)
 8001c18:	791b      	ldrb	r3, [r3, #4]
 8001c1a:	021b      	lsls	r3, r3, #8
 8001c1c:	b21a      	sxth	r2, r3
 8001c1e:	4b26      	ldr	r3, [pc, #152]	; (8001cb8 <HAL_UART_RxCpltCallback+0xc8>)
 8001c20:	795b      	ldrb	r3, [r3, #5]
 8001c22:	b21b      	sxth	r3, r3
 8001c24:	4313      	orrs	r3, r2
 8001c26:	b21b      	sxth	r3, r3
 8001c28:	b29a      	uxth	r2, r3
 8001c2a:	4b25      	ldr	r3, [pc, #148]	; (8001cc0 <HAL_UART_RxCpltCallback+0xd0>)
 8001c2c:	801a      	strh	r2, [r3, #0]
	lost = 0;//rxbuffer[6];
 8001c2e:	4b25      	ldr	r3, [pc, #148]	; (8001cc4 <HAL_UART_RxCpltCallback+0xd4>)
 8001c30:	2200      	movs	r2, #0
 8001c32:	701a      	strb	r2, [r3, #0]

	//Offset et cadrage des coordonées de la raquette droite
	x_balle = x_ballemaster-480;
 8001c34:	89fb      	ldrh	r3, [r7, #14]
 8001c36:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8001c3a:	b29b      	uxth	r3, r3
 8001c3c:	b21a      	sxth	r2, r3
 8001c3e:	4b22      	ldr	r3, [pc, #136]	; (8001cc8 <HAL_UART_RxCpltCallback+0xd8>)
 8001c40:	801a      	strh	r2, [r3, #0]
	r_balle = 8; //Forçage temporaire
 8001c42:	4b1e      	ldr	r3, [pc, #120]	; (8001cbc <HAL_UART_RxCpltCallback+0xcc>)
 8001c44:	2208      	movs	r2, #8
 8001c46:	801a      	strh	r2, [r3, #0]
	if(x_balle > 479 - r_balle) x_balle = 479 - r_balle;
 8001c48:	4b1f      	ldr	r3, [pc, #124]	; (8001cc8 <HAL_UART_RxCpltCallback+0xd8>)
 8001c4a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c4e:	461a      	mov	r2, r3
 8001c50:	4b1a      	ldr	r3, [pc, #104]	; (8001cbc <HAL_UART_RxCpltCallback+0xcc>)
 8001c52:	881b      	ldrh	r3, [r3, #0]
 8001c54:	4619      	mov	r1, r3
 8001c56:	f240 13df 	movw	r3, #479	; 0x1df
 8001c5a:	1a5b      	subs	r3, r3, r1
 8001c5c:	429a      	cmp	r2, r3
 8001c5e:	dd08      	ble.n	8001c72 <HAL_UART_RxCpltCallback+0x82>
 8001c60:	4b16      	ldr	r3, [pc, #88]	; (8001cbc <HAL_UART_RxCpltCallback+0xcc>)
 8001c62:	881a      	ldrh	r2, [r3, #0]
 8001c64:	f240 13df 	movw	r3, #479	; 0x1df
 8001c68:	1a9b      	subs	r3, r3, r2
 8001c6a:	b29b      	uxth	r3, r3
 8001c6c:	b21a      	sxth	r2, r3
 8001c6e:	4b16      	ldr	r3, [pc, #88]	; (8001cc8 <HAL_UART_RxCpltCallback+0xd8>)
 8001c70:	801a      	strh	r2, [r3, #0]
	if(y_balle < r_balle) y_balle=r_balle;
 8001c72:	4b13      	ldr	r3, [pc, #76]	; (8001cc0 <HAL_UART_RxCpltCallback+0xd0>)
 8001c74:	881a      	ldrh	r2, [r3, #0]
 8001c76:	4b11      	ldr	r3, [pc, #68]	; (8001cbc <HAL_UART_RxCpltCallback+0xcc>)
 8001c78:	881b      	ldrh	r3, [r3, #0]
 8001c7a:	429a      	cmp	r2, r3
 8001c7c:	d203      	bcs.n	8001c86 <HAL_UART_RxCpltCallback+0x96>
 8001c7e:	4b0f      	ldr	r3, [pc, #60]	; (8001cbc <HAL_UART_RxCpltCallback+0xcc>)
 8001c80:	881a      	ldrh	r2, [r3, #0]
 8001c82:	4b0f      	ldr	r3, [pc, #60]	; (8001cc0 <HAL_UART_RxCpltCallback+0xd0>)
 8001c84:	801a      	strh	r2, [r3, #0]
	if(y_balle > 272 - r_balle) y_balle = 272 - r_balle;
 8001c86:	4b0e      	ldr	r3, [pc, #56]	; (8001cc0 <HAL_UART_RxCpltCallback+0xd0>)
 8001c88:	881b      	ldrh	r3, [r3, #0]
 8001c8a:	461a      	mov	r2, r3
 8001c8c:	4b0b      	ldr	r3, [pc, #44]	; (8001cbc <HAL_UART_RxCpltCallback+0xcc>)
 8001c8e:	881b      	ldrh	r3, [r3, #0]
 8001c90:	f5c3 7388 	rsb	r3, r3, #272	; 0x110
 8001c94:	429a      	cmp	r2, r3
 8001c96:	dd06      	ble.n	8001ca6 <HAL_UART_RxCpltCallback+0xb6>
 8001c98:	4b08      	ldr	r3, [pc, #32]	; (8001cbc <HAL_UART_RxCpltCallback+0xcc>)
 8001c9a:	881b      	ldrh	r3, [r3, #0]
 8001c9c:	f5c3 7388 	rsb	r3, r3, #272	; 0x110
 8001ca0:	b29a      	uxth	r2, r3
 8001ca2:	4b07      	ldr	r3, [pc, #28]	; (8001cc0 <HAL_UART_RxCpltCallback+0xd0>)
 8001ca4:	801a      	strh	r2, [r3, #0]

	//Attente d'une nouvelle réception sur interruption
	HAL_UART_Receive_IT(&huart7, rxbuffer, 6);
 8001ca6:	2206      	movs	r2, #6
 8001ca8:	4903      	ldr	r1, [pc, #12]	; (8001cb8 <HAL_UART_RxCpltCallback+0xc8>)
 8001caa:	4808      	ldr	r0, [pc, #32]	; (8001ccc <HAL_UART_RxCpltCallback+0xdc>)
 8001cac:	f008 fc00 	bl	800a4b0 <HAL_UART_Receive_IT>

}
 8001cb0:	bf00      	nop
 8001cb2:	3710      	adds	r7, #16
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}
 8001cb8:	20008ba0 	.word	0x20008ba0
 8001cbc:	20000030 	.word	0x20000030
 8001cc0:	2000002e 	.word	0x2000002e
 8001cc4:	200002d2 	.word	0x200002d2
 8001cc8:	2000002c 	.word	0x2000002c
 8001ccc:	2000869c 	.word	0x2000869c

08001cd0 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b082      	sub	sp, #8
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	/* Infinite loop */
	for (;;) {
		osDelay(200);
 8001cd8:	20c8      	movs	r0, #200	; 0xc8
 8001cda:	f009 fcc4 	bl	800b666 <osDelay>
 8001cde:	e7fb      	b.n	8001cd8 <StartDefaultTask+0x8>

08001ce0 <StartRRacket>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartRRacket */
void StartRRacket(void const * argument)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b08a      	sub	sp, #40	; 0x28
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartRRacket */

	//Initialisation des variables pour le joystick
	int32_t joystick_h, joystick_v;
	joystick_h = 0;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	623b      	str	r3, [r7, #32]
	joystick_v = 0;
 8001cec:	2300      	movs	r3, #0
 8001cee:	61fb      	str	r3, [r7, #28]

	//Initialisation du stockage des coordonnées de la raquette droite
	int16_t x_RRacket_hold =479-50-width_rackets/2;
 8001cf0:	f240 13a9 	movw	r3, #425	; 0x1a9
 8001cf4:	84fb      	strh	r3, [r7, #38]	; 0x26
	int16_t y_RRacket_hold = 136-height_rackets/2;
 8001cf6:	2374      	movs	r3, #116	; 0x74
 8001cf8:	84bb      	strh	r3, [r7, #36]	; 0x24

	//Initialisation du CAN du joystick (ADC_CHANNEL_8)
	ADC_ChannelConfTypeDef sConfig = { 0 };
 8001cfa:	f107 030c 	add.w	r3, r7, #12
 8001cfe:	2200      	movs	r2, #0
 8001d00:	601a      	str	r2, [r3, #0]
 8001d02:	605a      	str	r2, [r3, #4]
 8001d04:	609a      	str	r2, [r3, #8]
 8001d06:	60da      	str	r2, [r3, #12]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8001d08:	2301      	movs	r3, #1
 8001d0a:	613b      	str	r3, [r7, #16]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	617b      	str	r3, [r7, #20]
	HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 8001d10:	f107 030c 	add.w	r3, r7, #12
 8001d14:	4619      	mov	r1, r3
 8001d16:	486a      	ldr	r0, [pc, #424]	; (8001ec0 <StartRRacket+0x1e0>)
 8001d18:	f002 ffbc 	bl	8004c94 <HAL_ADC_ConfigChannel>

	/* Infinite loop */
	for(;;){
		//Capture des valeurs des joysticks sur ADC_CHANNEL_8
		sConfig.Channel = ADC_CHANNEL_8;
 8001d1c:	2308      	movs	r3, #8
 8001d1e:	60fb      	str	r3, [r7, #12]
		HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 8001d20:	f107 030c 	add.w	r3, r7, #12
 8001d24:	4619      	mov	r1, r3
 8001d26:	4866      	ldr	r0, [pc, #408]	; (8001ec0 <StartRRacket+0x1e0>)
 8001d28:	f002 ffb4 	bl	8004c94 <HAL_ADC_ConfigChannel>
		HAL_ADC_Start(&hadc3);
 8001d2c:	4864      	ldr	r0, [pc, #400]	; (8001ec0 <StartRRacket+0x1e0>)
 8001d2e:	f002 fe5f 	bl	80049f0 <HAL_ADC_Start>
		while (HAL_ADC_PollForConversion(&hadc3, 100) != HAL_OK)
 8001d32:	bf00      	nop
 8001d34:	2164      	movs	r1, #100	; 0x64
 8001d36:	4862      	ldr	r0, [pc, #392]	; (8001ec0 <StartRRacket+0x1e0>)
 8001d38:	f002 ff1a 	bl	8004b70 <HAL_ADC_PollForConversion>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d1f8      	bne.n	8001d34 <StartRRacket+0x54>
			;
		joystick_v = HAL_ADC_GetValue(&hadc3);
 8001d42:	485f      	ldr	r0, [pc, #380]	; (8001ec0 <StartRRacket+0x1e0>)
 8001d44:	f002 ff98 	bl	8004c78 <HAL_ADC_GetValue>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	61fb      	str	r3, [r7, #28]
		HAL_ADC_Start(&hadc1);
 8001d4c:	485d      	ldr	r0, [pc, #372]	; (8001ec4 <StartRRacket+0x1e4>)
 8001d4e:	f002 fe4f 	bl	80049f0 <HAL_ADC_Start>
		while (HAL_ADC_PollForConversion(&hadc1, 100) != HAL_OK)
 8001d52:	bf00      	nop
 8001d54:	2164      	movs	r1, #100	; 0x64
 8001d56:	485b      	ldr	r0, [pc, #364]	; (8001ec4 <StartRRacket+0x1e4>)
 8001d58:	f002 ff0a 	bl	8004b70 <HAL_ADC_PollForConversion>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d1f8      	bne.n	8001d54 <StartRRacket+0x74>
			;
		joystick_h = HAL_ADC_GetValue(&hadc1);
 8001d62:	4858      	ldr	r0, [pc, #352]	; (8001ec4 <StartRRacket+0x1e4>)
 8001d64:	f002 ff88 	bl	8004c78 <HAL_ADC_GetValue>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	623b      	str	r3, [r7, #32]

		//Actualisation des coordonnées de la raquette droite, le joystick
		//horizontal nécessite une corrcetion pour ne pas dériver
		x_RRacket -= (joystick_h - 2018)/100;
 8001d6c:	6a3b      	ldr	r3, [r7, #32]
 8001d6e:	f2a3 73e2 	subw	r3, r3, #2018	; 0x7e2
 8001d72:	4a55      	ldr	r2, [pc, #340]	; (8001ec8 <StartRRacket+0x1e8>)
 8001d74:	fb82 1203 	smull	r1, r2, r2, r3
 8001d78:	1152      	asrs	r2, r2, #5
 8001d7a:	17db      	asrs	r3, r3, #31
 8001d7c:	1a9b      	subs	r3, r3, r2
 8001d7e:	b29a      	uxth	r2, r3
 8001d80:	4b52      	ldr	r3, [pc, #328]	; (8001ecc <StartRRacket+0x1ec>)
 8001d82:	881b      	ldrh	r3, [r3, #0]
 8001d84:	4413      	add	r3, r2
 8001d86:	b29a      	uxth	r2, r3
 8001d88:	4b50      	ldr	r3, [pc, #320]	; (8001ecc <StartRRacket+0x1ec>)
 8001d8a:	801a      	strh	r2, [r3, #0]
		y_RRacket -= (joystick_v - 2080)/150;
 8001d8c:	69fb      	ldr	r3, [r7, #28]
 8001d8e:	f5a3 6302 	sub.w	r3, r3, #2080	; 0x820
 8001d92:	4a4f      	ldr	r2, [pc, #316]	; (8001ed0 <StartRRacket+0x1f0>)
 8001d94:	fb82 1203 	smull	r1, r2, r2, r3
 8001d98:	1112      	asrs	r2, r2, #4
 8001d9a:	17db      	asrs	r3, r3, #31
 8001d9c:	1a9b      	subs	r3, r3, r2
 8001d9e:	b29a      	uxth	r2, r3
 8001da0:	4b4c      	ldr	r3, [pc, #304]	; (8001ed4 <StartRRacket+0x1f4>)
 8001da2:	881b      	ldrh	r3, [r3, #0]
 8001da4:	4413      	add	r3, r2
 8001da6:	b29a      	uxth	r2, r3
 8001da8:	4b4a      	ldr	r3, [pc, #296]	; (8001ed4 <StartRRacket+0x1f4>)
 8001daa:	801a      	strh	r2, [r3, #0]

		// Cadrage des coordonnées RRacket
		if (x_RRacket <= 240) x_RRacket = 240;
 8001dac:	4b47      	ldr	r3, [pc, #284]	; (8001ecc <StartRRacket+0x1ec>)
 8001dae:	881b      	ldrh	r3, [r3, #0]
 8001db0:	2bf0      	cmp	r3, #240	; 0xf0
 8001db2:	d802      	bhi.n	8001dba <StartRRacket+0xda>
 8001db4:	4b45      	ldr	r3, [pc, #276]	; (8001ecc <StartRRacket+0x1ec>)
 8001db6:	22f0      	movs	r2, #240	; 0xf0
 8001db8:	801a      	strh	r2, [r3, #0]
		if (x_RRacket >= 479 - width_rackets) x_RRacket = 479 - width_rackets;
 8001dba:	4b44      	ldr	r3, [pc, #272]	; (8001ecc <StartRRacket+0x1ec>)
 8001dbc:	881b      	ldrh	r3, [r3, #0]
 8001dbe:	f5b3 7feb 	cmp.w	r3, #470	; 0x1d6
 8001dc2:	d903      	bls.n	8001dcc <StartRRacket+0xec>
 8001dc4:	4b41      	ldr	r3, [pc, #260]	; (8001ecc <StartRRacket+0x1ec>)
 8001dc6:	f240 12d7 	movw	r2, #471	; 0x1d7
 8001dca:	801a      	strh	r2, [r3, #0]
		if (y_RRacket <= 0) y_RRacket = 0;
 8001dcc:	4b41      	ldr	r3, [pc, #260]	; (8001ed4 <StartRRacket+0x1f4>)
 8001dce:	881b      	ldrh	r3, [r3, #0]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d102      	bne.n	8001dda <StartRRacket+0xfa>
 8001dd4:	4b3f      	ldr	r3, [pc, #252]	; (8001ed4 <StartRRacket+0x1f4>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	801a      	strh	r2, [r3, #0]
		if (y_RRacket + height_rackets >= 272) y_RRacket = 272 - height_rackets;
 8001dda:	4b3e      	ldr	r3, [pc, #248]	; (8001ed4 <StartRRacket+0x1f4>)
 8001ddc:	881b      	ldrh	r3, [r3, #0]
 8001dde:	3328      	adds	r3, #40	; 0x28
 8001de0:	f5b3 7f88 	cmp.w	r3, #272	; 0x110
 8001de4:	db02      	blt.n	8001dec <StartRRacket+0x10c>
 8001de6:	4b3b      	ldr	r3, [pc, #236]	; (8001ed4 <StartRRacket+0x1f4>)
 8001de8:	22e8      	movs	r2, #232	; 0xe8
 8001dea:	801a      	strh	r2, [r3, #0]

		//Tracé de RRacket
		//Accaparement de la ressource
		xSemaphoreTake(myMutex_LCDHandle, portMAX_DELAY);
 8001dec:	4b3a      	ldr	r3, [pc, #232]	; (8001ed8 <StartRRacket+0x1f8>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f04f 31ff 	mov.w	r1, #4294967295
 8001df4:	4618      	mov	r0, r3
 8001df6:	f009 ffd5 	bl	800bda4 <xQueueSemaphoreTake>

		//Effaçage du précedent rectangle
		BSP_LCD_SetTextColor(couleur==0?LCD_COLOR_WHITE:LCD_COLOR_BLACK);
 8001dfa:	4b38      	ldr	r3, [pc, #224]	; (8001edc <StartRRacket+0x1fc>)
 8001dfc:	781b      	ldrb	r3, [r3, #0]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d102      	bne.n	8001e08 <StartRRacket+0x128>
 8001e02:	f04f 33ff 	mov.w	r3, #4294967295
 8001e06:	e001      	b.n	8001e0c <StartRRacket+0x12c>
 8001e08:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	f000 fc8f 	bl	8002730 <BSP_LCD_SetTextColor>
		BSP_LCD_FillRect(x_RRacket_hold, y_RRacket_hold, width_rackets,
 8001e12:	8cf8      	ldrh	r0, [r7, #38]	; 0x26
 8001e14:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 8001e16:	2328      	movs	r3, #40	; 0x28
 8001e18:	2208      	movs	r2, #8
 8001e1a:	f001 f895 	bl	8002f48 <BSP_LCD_FillRect>
				height_rackets);

		//Création du nouveau rectangle
		BSP_LCD_SetTextColor(couleur==0?LCD_COLOR_BLACK:LCD_COLOR_WHITE);
 8001e1e:	4b2f      	ldr	r3, [pc, #188]	; (8001edc <StartRRacket+0x1fc>)
 8001e20:	781b      	ldrb	r3, [r3, #0]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d102      	bne.n	8001e2c <StartRRacket+0x14c>
 8001e26:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8001e2a:	e001      	b.n	8001e30 <StartRRacket+0x150>
 8001e2c:	f04f 33ff 	mov.w	r3, #4294967295
 8001e30:	4618      	mov	r0, r3
 8001e32:	f000 fc7d 	bl	8002730 <BSP_LCD_SetTextColor>
		BSP_LCD_FillRect(x_RRacket, y_RRacket, width_rackets, height_rackets);
 8001e36:	4b25      	ldr	r3, [pc, #148]	; (8001ecc <StartRRacket+0x1ec>)
 8001e38:	8818      	ldrh	r0, [r3, #0]
 8001e3a:	4b26      	ldr	r3, [pc, #152]	; (8001ed4 <StartRRacket+0x1f4>)
 8001e3c:	8819      	ldrh	r1, [r3, #0]
 8001e3e:	2328      	movs	r3, #40	; 0x28
 8001e40:	2208      	movs	r2, #8
 8001e42:	f001 f881 	bl	8002f48 <BSP_LCD_FillRect>

		//Libération de la ressource
		xSemaphoreGive(myMutex_LCDHandle);
 8001e46:	4b24      	ldr	r3, [pc, #144]	; (8001ed8 <StartRRacket+0x1f8>)
 8001e48:	6818      	ldr	r0, [r3, #0]
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	2100      	movs	r1, #0
 8001e50:	f009 fea6 	bl	800bba0 <xQueueGenericSend>

		if((x_RRacket!=x_RRacket_hold) || (y_RRacket!=y_RRacket_hold)){
 8001e54:	4b1d      	ldr	r3, [pc, #116]	; (8001ecc <StartRRacket+0x1ec>)
 8001e56:	881b      	ldrh	r3, [r3, #0]
 8001e58:	461a      	mov	r2, r3
 8001e5a:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8001e5e:	429a      	cmp	r2, r3
 8001e60:	d106      	bne.n	8001e70 <StartRRacket+0x190>
 8001e62:	4b1c      	ldr	r3, [pc, #112]	; (8001ed4 <StartRRacket+0x1f4>)
 8001e64:	881b      	ldrh	r3, [r3, #0]
 8001e66:	461a      	mov	r2, r3
 8001e68:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8001e6c:	429a      	cmp	r2, r3
 8001e6e:	d01c      	beq.n	8001eaa <StartRRacket+0x1ca>
			//Si la raquette a bougé, on envoie les nouvelles coordonnées par liaison série
			txbuffer[0]=(x_RRacket & 0xFF00) >> 8;
 8001e70:	4b16      	ldr	r3, [pc, #88]	; (8001ecc <StartRRacket+0x1ec>)
 8001e72:	881b      	ldrh	r3, [r3, #0]
 8001e74:	0a1b      	lsrs	r3, r3, #8
 8001e76:	b29b      	uxth	r3, r3
 8001e78:	b2da      	uxtb	r2, r3
 8001e7a:	4b19      	ldr	r3, [pc, #100]	; (8001ee0 <StartRRacket+0x200>)
 8001e7c:	701a      	strb	r2, [r3, #0]
			txbuffer[1]= x_RRacket & 0x00FF;
 8001e7e:	4b13      	ldr	r3, [pc, #76]	; (8001ecc <StartRRacket+0x1ec>)
 8001e80:	881b      	ldrh	r3, [r3, #0]
 8001e82:	b2da      	uxtb	r2, r3
 8001e84:	4b16      	ldr	r3, [pc, #88]	; (8001ee0 <StartRRacket+0x200>)
 8001e86:	705a      	strb	r2, [r3, #1]
			txbuffer[2]=(y_RRacket & 0xFF00) >> 8;
 8001e88:	4b12      	ldr	r3, [pc, #72]	; (8001ed4 <StartRRacket+0x1f4>)
 8001e8a:	881b      	ldrh	r3, [r3, #0]
 8001e8c:	0a1b      	lsrs	r3, r3, #8
 8001e8e:	b29b      	uxth	r3, r3
 8001e90:	b2da      	uxtb	r2, r3
 8001e92:	4b13      	ldr	r3, [pc, #76]	; (8001ee0 <StartRRacket+0x200>)
 8001e94:	709a      	strb	r2, [r3, #2]
			txbuffer[3]=y_RRacket & 0x00FF;
 8001e96:	4b0f      	ldr	r3, [pc, #60]	; (8001ed4 <StartRRacket+0x1f4>)
 8001e98:	881b      	ldrh	r3, [r3, #0]
 8001e9a:	b2da      	uxtb	r2, r3
 8001e9c:	4b10      	ldr	r3, [pc, #64]	; (8001ee0 <StartRRacket+0x200>)
 8001e9e:	70da      	strb	r2, [r3, #3]

			HAL_UART_Transmit_IT(&huart7,txbuffer,4);
 8001ea0:	2204      	movs	r2, #4
 8001ea2:	490f      	ldr	r1, [pc, #60]	; (8001ee0 <StartRRacket+0x200>)
 8001ea4:	480f      	ldr	r0, [pc, #60]	; (8001ee4 <StartRRacket+0x204>)
 8001ea6:	f008 faa7 	bl	800a3f8 <HAL_UART_Transmit_IT>
		}


		//Stockage des dernières coordonnées de la raquette droite
		x_RRacket_hold = x_RRacket;
 8001eaa:	4b08      	ldr	r3, [pc, #32]	; (8001ecc <StartRRacket+0x1ec>)
 8001eac:	881b      	ldrh	r3, [r3, #0]
 8001eae:	84fb      	strh	r3, [r7, #38]	; 0x26
		y_RRacket_hold = y_RRacket;
 8001eb0:	4b08      	ldr	r3, [pc, #32]	; (8001ed4 <StartRRacket+0x1f4>)
 8001eb2:	881b      	ldrh	r3, [r3, #0]
 8001eb4:	84bb      	strh	r3, [r7, #36]	; 0x24
		osDelay(100);
 8001eb6:	2064      	movs	r0, #100	; 0x64
 8001eb8:	f009 fbd5 	bl	800b666 <osDelay>
		sConfig.Channel = ADC_CHANNEL_8;
 8001ebc:	e72e      	b.n	8001d1c <StartRRacket+0x3c>
 8001ebe:	bf00      	nop
 8001ec0:	20008918 	.word	0x20008918
 8001ec4:	200088d0 	.word	0x200088d0
 8001ec8:	51eb851f 	.word	0x51eb851f
 8001ecc:	20000028 	.word	0x20000028
 8001ed0:	1b4e81b5 	.word	0x1b4e81b5
 8001ed4:	2000002a 	.word	0x2000002a
 8001ed8:	20008b9c 	.word	0x20008b9c
 8001edc:	20000032 	.word	0x20000032
 8001ee0:	20008a5c 	.word	0x20008a5c
 8001ee4:	2000869c 	.word	0x2000869c

08001ee8 <StartBall>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartBall */
void StartBall(void const * argument)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b092      	sub	sp, #72	; 0x48
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartBall */

	//Initialisation de la régularité de lancement de la tache
	TickType_t xFrequency=15;
 8001ef0:	230f      	movs	r3, #15
 8001ef2:	643b      	str	r3, [r7, #64]	; 0x40
	TickType_t xLastWakeTime=xTaskGetTickCount();
 8001ef4:	f00a fd62 	bl	800c9bc <xTaskGetTickCount>
 8001ef8:	4603      	mov	r3, r0
 8001efa:	63fb      	str	r3, [r7, #60]	; 0x3c

	//Initialisation des anciennes coordonnées de la balle
	int16_t x_balle_hold = 8;
 8001efc:	2308      	movs	r3, #8
 8001efe:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
	int16_t y_balle_hold = 136;
 8001f02:	2388      	movs	r3, #136	; 0x88
 8001f04:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
  /* Infinite loop */
  for(;;)
  {

	  if(lost == 1){
 8001f08:	4b65      	ldr	r3, [pc, #404]	; (80020a0 <StartBall+0x1b8>)
 8001f0a:	f993 3000 	ldrsb.w	r3, [r3]
 8001f0e:	2b01      	cmp	r3, #1
 8001f10:	d116      	bne.n	8001f40 <StartBall+0x58>
		  //Si la balle touche le bord gauche de l'écran, on a perdu
		  //Capture de la ressource
		  xSemaphoreTake(myMutex_LCDHandle, portMAX_DELAY);
 8001f12:	4b64      	ldr	r3, [pc, #400]	; (80020a4 <StartBall+0x1bc>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f04f 31ff 	mov.w	r1, #4294967295
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	f009 ff42 	bl	800bda4 <xQueueSemaphoreTake>

		  //Affichage du message de perte sous le chronomètre
		  BSP_LCD_DisplayStringAtLine(2, (uint8_t*) "Perdu");
 8001f20:	4961      	ldr	r1, [pc, #388]	; (80020a8 <StartBall+0x1c0>)
 8001f22:	2002      	movs	r0, #2
 8001f24:	f000 fd96 	bl	8002a54 <BSP_LCD_DisplayStringAtLine>

		  //Libération de la ressource
		  xSemaphoreGive(myMutex_LCDHandle);
 8001f28:	4b5e      	ldr	r3, [pc, #376]	; (80020a4 <StartBall+0x1bc>)
 8001f2a:	6818      	ldr	r0, [r3, #0]
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	2200      	movs	r2, #0
 8001f30:	2100      	movs	r1, #0
 8001f32:	f009 fe35 	bl	800bba0 <xQueueGenericSend>

		  //Mise en pause du déplacement de la balle
		  vTaskSuspend(BallDisplayHandle);
 8001f36:	4b5d      	ldr	r3, [pc, #372]	; (80020ac <StartBall+0x1c4>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f00a fb9c 	bl	800c678 <vTaskSuspend>
	  }



	  //Capture de la ressource
	  xSemaphoreTake(myMutex_LCDHandle, portMAX_DELAY);
 8001f40:	4b58      	ldr	r3, [pc, #352]	; (80020a4 <StartBall+0x1bc>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f04f 31ff 	mov.w	r1, #4294967295
 8001f48:	4618      	mov	r0, r3
 8001f4a:	f009 ff2b 	bl	800bda4 <xQueueSemaphoreTake>

	  //Effaçage des anciens dessins
	  if(x_balle_hold >= 0){
 8001f4e:	f9b7 3046 	ldrsh.w	r3, [r7, #70]	; 0x46
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	db15      	blt.n	8001f82 <StartBall+0x9a>
		  //Effaçage de l'ancienne balle
		  BSP_LCD_SetTextColor(couleur==0?LCD_COLOR_WHITE:LCD_COLOR_BLACK);
 8001f56:	4b56      	ldr	r3, [pc, #344]	; (80020b0 <StartBall+0x1c8>)
 8001f58:	781b      	ldrb	r3, [r3, #0]
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d102      	bne.n	8001f64 <StartBall+0x7c>
 8001f5e:	f04f 33ff 	mov.w	r3, #4294967295
 8001f62:	e001      	b.n	8001f68 <StartBall+0x80>
 8001f64:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f000 fbe1 	bl	8002730 <BSP_LCD_SetTextColor>
		  BSP_LCD_FillCircle(x_balle_hold, y_balle_hold, r_balle);
 8001f6e:	f8b7 0046 	ldrh.w	r0, [r7, #70]	; 0x46
 8001f72:	f8b7 1044 	ldrh.w	r1, [r7, #68]	; 0x44
 8001f76:	4b4f      	ldr	r3, [pc, #316]	; (80020b4 <StartBall+0x1cc>)
 8001f78:	881b      	ldrh	r3, [r3, #0]
 8001f7a:	461a      	mov	r2, r3
 8001f7c:	f001 f85e 	bl	800303c <BSP_LCD_FillCircle>
 8001f80:	e02c      	b.n	8001fdc <StartBall+0xf4>
	  }
	  else{
		  //Effaçage de l'ancien triangle
		  BSP_LCD_SetTextColor(couleur==0?LCD_COLOR_WHITE:LCD_COLOR_BLACK);
 8001f82:	4b4b      	ldr	r3, [pc, #300]	; (80020b0 <StartBall+0x1c8>)
 8001f84:	781b      	ldrb	r3, [r3, #0]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d102      	bne.n	8001f90 <StartBall+0xa8>
 8001f8a:	f04f 33ff 	mov.w	r3, #4294967295
 8001f8e:	e001      	b.n	8001f94 <StartBall+0xac>
 8001f90:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8001f94:	4618      	mov	r0, r3
 8001f96:	f000 fbcb 	bl	8002730 <BSP_LCD_SetTextColor>
		  Point Point1 = {6,y_balle_hold+3};
 8001f9a:	2306      	movs	r3, #6
 8001f9c:	873b      	strh	r3, [r7, #56]	; 0x38
 8001f9e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8001fa2:	3303      	adds	r3, #3
 8001fa4:	b29b      	uxth	r3, r3
 8001fa6:	b21b      	sxth	r3, r3
 8001fa8:	877b      	strh	r3, [r7, #58]	; 0x3a
		  Point Point2 = {0,y_balle_hold};
 8001faa:	2300      	movs	r3, #0
 8001fac:	86bb      	strh	r3, [r7, #52]	; 0x34
 8001fae:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8001fb2:	86fb      	strh	r3, [r7, #54]	; 0x36
		  Point Point3 = {6,y_balle_hold-3};
 8001fb4:	2306      	movs	r3, #6
 8001fb6:	863b      	strh	r3, [r7, #48]	; 0x30
 8001fb8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8001fbc:	3b03      	subs	r3, #3
 8001fbe:	b29b      	uxth	r3, r3
 8001fc0:	b21b      	sxth	r3, r3
 8001fc2:	867b      	strh	r3, [r7, #50]	; 0x32

		  Point Points[3] = {Point1, Point2, Point3};
 8001fc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001fc6:	627b      	str	r3, [r7, #36]	; 0x24
 8001fc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001fca:	62bb      	str	r3, [r7, #40]	; 0x28
 8001fcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001fce:	62fb      	str	r3, [r7, #44]	; 0x2c
		  BSP_LCD_FillPolygon(Points,3);
 8001fd0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001fd4:	2103      	movs	r1, #3
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	f001 f8d0 	bl	800317c <BSP_LCD_FillPolygon>
	  }

	  //Affichage des nouveaux dessins
	  if(x_balle >= 0){
 8001fdc:	4b36      	ldr	r3, [pc, #216]	; (80020b8 <StartBall+0x1d0>)
 8001fde:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	db17      	blt.n	8002016 <StartBall+0x12e>
		  //Affichage de la nouvelle balle
		  BSP_LCD_SetTextColor(couleur==0?LCD_COLOR_BLACK:LCD_COLOR_WHITE);
 8001fe6:	4b32      	ldr	r3, [pc, #200]	; (80020b0 <StartBall+0x1c8>)
 8001fe8:	781b      	ldrb	r3, [r3, #0]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d102      	bne.n	8001ff4 <StartBall+0x10c>
 8001fee:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8001ff2:	e001      	b.n	8001ff8 <StartBall+0x110>
 8001ff4:	f04f 33ff 	mov.w	r3, #4294967295
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	f000 fb99 	bl	8002730 <BSP_LCD_SetTextColor>
		  BSP_LCD_FillCircle(x_balle, y_balle, r_balle);
 8001ffe:	4b2e      	ldr	r3, [pc, #184]	; (80020b8 <StartBall+0x1d0>)
 8002000:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002004:	b298      	uxth	r0, r3
 8002006:	4b2d      	ldr	r3, [pc, #180]	; (80020bc <StartBall+0x1d4>)
 8002008:	8819      	ldrh	r1, [r3, #0]
 800200a:	4b2a      	ldr	r3, [pc, #168]	; (80020b4 <StartBall+0x1cc>)
 800200c:	881b      	ldrh	r3, [r3, #0]
 800200e:	461a      	mov	r2, r3
 8002010:	f001 f814 	bl	800303c <BSP_LCD_FillCircle>
 8002014:	e02d      	b.n	8002072 <StartBall+0x18a>
	  }
	  else{
		  //Affichage du nouveau triangle
		  BSP_LCD_SetTextColor(couleur==0?LCD_COLOR_BLACK:LCD_COLOR_WHITE);
 8002016:	4b26      	ldr	r3, [pc, #152]	; (80020b0 <StartBall+0x1c8>)
 8002018:	781b      	ldrb	r3, [r3, #0]
 800201a:	2b00      	cmp	r3, #0
 800201c:	d102      	bne.n	8002024 <StartBall+0x13c>
 800201e:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8002022:	e001      	b.n	8002028 <StartBall+0x140>
 8002024:	f04f 33ff 	mov.w	r3, #4294967295
 8002028:	4618      	mov	r0, r3
 800202a:	f000 fb81 	bl	8002730 <BSP_LCD_SetTextColor>
		  Point Point1 = {6,y_balle+3};
 800202e:	2306      	movs	r3, #6
 8002030:	843b      	strh	r3, [r7, #32]
 8002032:	4b22      	ldr	r3, [pc, #136]	; (80020bc <StartBall+0x1d4>)
 8002034:	881b      	ldrh	r3, [r3, #0]
 8002036:	3303      	adds	r3, #3
 8002038:	b29b      	uxth	r3, r3
 800203a:	b21b      	sxth	r3, r3
 800203c:	847b      	strh	r3, [r7, #34]	; 0x22
		  Point Point2 = {0,y_balle};
 800203e:	2300      	movs	r3, #0
 8002040:	83bb      	strh	r3, [r7, #28]
 8002042:	4b1e      	ldr	r3, [pc, #120]	; (80020bc <StartBall+0x1d4>)
 8002044:	881b      	ldrh	r3, [r3, #0]
 8002046:	b21b      	sxth	r3, r3
 8002048:	83fb      	strh	r3, [r7, #30]
		  Point Point3 = {6,y_balle-3};
 800204a:	2306      	movs	r3, #6
 800204c:	833b      	strh	r3, [r7, #24]
 800204e:	4b1b      	ldr	r3, [pc, #108]	; (80020bc <StartBall+0x1d4>)
 8002050:	881b      	ldrh	r3, [r3, #0]
 8002052:	3b03      	subs	r3, #3
 8002054:	b29b      	uxth	r3, r3
 8002056:	b21b      	sxth	r3, r3
 8002058:	837b      	strh	r3, [r7, #26]

		  Point Points[3] = {Point1, Point2, Point3};
 800205a:	6a3b      	ldr	r3, [r7, #32]
 800205c:	60fb      	str	r3, [r7, #12]
 800205e:	69fb      	ldr	r3, [r7, #28]
 8002060:	613b      	str	r3, [r7, #16]
 8002062:	69bb      	ldr	r3, [r7, #24]
 8002064:	617b      	str	r3, [r7, #20]
		  BSP_LCD_FillPolygon(Points,3);
 8002066:	f107 030c 	add.w	r3, r7, #12
 800206a:	2103      	movs	r1, #3
 800206c:	4618      	mov	r0, r3
 800206e:	f001 f885 	bl	800317c <BSP_LCD_FillPolygon>
	  }

	  //Libération de la ressource
	 xSemaphoreGive(myMutex_LCDHandle);
 8002072:	4b0c      	ldr	r3, [pc, #48]	; (80020a4 <StartBall+0x1bc>)
 8002074:	6818      	ldr	r0, [r3, #0]
 8002076:	2300      	movs	r3, #0
 8002078:	2200      	movs	r2, #0
 800207a:	2100      	movs	r1, #0
 800207c:	f009 fd90 	bl	800bba0 <xQueueGenericSend>

	 //Stockage du dernier emplacement de dessin
	 x_balle_hold=x_balle;
 8002080:	4b0d      	ldr	r3, [pc, #52]	; (80020b8 <StartBall+0x1d0>)
 8002082:	881b      	ldrh	r3, [r3, #0]
 8002084:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
	 y_balle_hold=y_balle;
 8002088:	4b0c      	ldr	r3, [pc, #48]	; (80020bc <StartBall+0x1d4>)
 800208a:	881b      	ldrh	r3, [r3, #0]
 800208c:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44

	 vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8002090:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002094:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002096:	4618      	mov	r0, r3
 8002098:	f00a fa38 	bl	800c50c <vTaskDelayUntil>
	  if(lost == 1){
 800209c:	e734      	b.n	8001f08 <StartBall+0x20>
 800209e:	bf00      	nop
 80020a0:	200002d2 	.word	0x200002d2
 80020a4:	20008b9c 	.word	0x20008b9c
 80020a8:	0800dd64 	.word	0x0800dd64
 80020ac:	20008bac 	.word	0x20008bac
 80020b0:	20000032 	.word	0x20000032
 80020b4:	20000030 	.word	0x20000030
 80020b8:	2000002c 	.word	0x2000002c
 80020bc:	2000002e 	.word	0x2000002e

080020c0 <StartBgChanger>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartBgChanger */
void StartBgChanger(void const * argument)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b084      	sub	sp, #16
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartBgChanger */
	//Initialisation de l'état de BP1 et de l'état
	uint8_t BP1=1;
 80020c8:	2301      	movs	r3, #1
 80020ca:	73bb      	strb	r3, [r7, #14]
	uint8_t state=0;
 80020cc:	2300      	movs	r3, #0
 80020ce:	73fb      	strb	r3, [r7, #15]
  /* Infinite loop */
  for(;;)
  {
	  //Lecture de l'état du BP1
	  BP1 = HAL_GPIO_ReadPin(BP1_GPIO_Port, BP1_Pin);
 80020d0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80020d4:	4832      	ldr	r0, [pc, #200]	; (80021a0 <StartBgChanger+0xe0>)
 80020d6:	f004 f8ef 	bl	80062b8 <HAL_GPIO_ReadPin>
 80020da:	4603      	mov	r3, r0
 80020dc:	73bb      	strb	r3, [r7, #14]

	  //Machine à états
	  switch(state){
 80020de:	7bfb      	ldrb	r3, [r7, #15]
 80020e0:	2b01      	cmp	r3, #1
 80020e2:	d009      	beq.n	80020f8 <StartBgChanger+0x38>
 80020e4:	2b02      	cmp	r3, #2
 80020e6:	d04d      	beq.n	8002184 <StartBgChanger+0xc4>
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d154      	bne.n	8002196 <StartBgChanger+0xd6>
		  case 0:
			  //Attente d'un changement d'état (d'un appui sur BP1)
			  if(!BP1) state = 1;
 80020ec:	7bbb      	ldrb	r3, [r7, #14]
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d14e      	bne.n	8002190 <StartBgChanger+0xd0>
 80020f2:	2301      	movs	r3, #1
 80020f4:	73fb      	strb	r3, [r7, #15]
			  break;
 80020f6:	e04b      	b.n	8002190 <StartBgChanger+0xd0>
		  case 1:
			  //Changement de la couleur
			  couleur = !couleur;
 80020f8:	4b2a      	ldr	r3, [pc, #168]	; (80021a4 <StartBgChanger+0xe4>)
 80020fa:	781b      	ldrb	r3, [r3, #0]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	bf0c      	ite	eq
 8002100:	2301      	moveq	r3, #1
 8002102:	2300      	movne	r3, #0
 8002104:	b2db      	uxtb	r3, r3
 8002106:	461a      	mov	r2, r3
 8002108:	4b26      	ldr	r3, [pc, #152]	; (80021a4 <StartBgChanger+0xe4>)
 800210a:	701a      	strb	r2, [r3, #0]
			  if(couleur==0){
 800210c:	4b25      	ldr	r3, [pc, #148]	; (80021a4 <StartBgChanger+0xe4>)
 800210e:	781b      	ldrb	r3, [r3, #0]
 8002110:	2b00      	cmp	r3, #0
 8002112:	d11a      	bne.n	800214a <StartBgChanger+0x8a>
				  //Capture de la ressource
				  xSemaphoreTake(myMutex_LCDHandle, portMAX_DELAY);
 8002114:	4b24      	ldr	r3, [pc, #144]	; (80021a8 <StartBgChanger+0xe8>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f04f 31ff 	mov.w	r1, #4294967295
 800211c:	4618      	mov	r0, r3
 800211e:	f009 fe41 	bl	800bda4 <xQueueSemaphoreTake>

				  //Nettoyage et recoloration du LCD en noir sur fond blanc
				  BSP_LCD_Clear(LCD_COLOR_WHITE);
 8002122:	f04f 30ff 	mov.w	r0, #4294967295
 8002126:	f000 fb65 	bl	80027f4 <BSP_LCD_Clear>
				  BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 800212a:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 800212e:	f000 faff 	bl	8002730 <BSP_LCD_SetTextColor>
				  BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 8002132:	f04f 30ff 	mov.w	r0, #4294967295
 8002136:	f000 fb13 	bl	8002760 <BSP_LCD_SetBackColor>

				  //Libération de la ressource
				  xSemaphoreGive(myMutex_LCDHandle);
 800213a:	4b1b      	ldr	r3, [pc, #108]	; (80021a8 <StartBgChanger+0xe8>)
 800213c:	6818      	ldr	r0, [r3, #0]
 800213e:	2300      	movs	r3, #0
 8002140:	2200      	movs	r2, #0
 8002142:	2100      	movs	r1, #0
 8002144:	f009 fd2c 	bl	800bba0 <xQueueGenericSend>
 8002148:	e019      	b.n	800217e <StartBgChanger+0xbe>
			  }
			  else{
				  //Capture de la ressource
				  xSemaphoreTake(myMutex_LCDHandle, portMAX_DELAY);
 800214a:	4b17      	ldr	r3, [pc, #92]	; (80021a8 <StartBgChanger+0xe8>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f04f 31ff 	mov.w	r1, #4294967295
 8002152:	4618      	mov	r0, r3
 8002154:	f009 fe26 	bl	800bda4 <xQueueSemaphoreTake>

				  //Nettoyage et recoloration du LCD en blanc sur fond noir
				  BSP_LCD_Clear(LCD_COLOR_BLACK);
 8002158:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 800215c:	f000 fb4a 	bl	80027f4 <BSP_LCD_Clear>
				  BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8002160:	f04f 30ff 	mov.w	r0, #4294967295
 8002164:	f000 fae4 	bl	8002730 <BSP_LCD_SetTextColor>
				  BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 8002168:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 800216c:	f000 faf8 	bl	8002760 <BSP_LCD_SetBackColor>

				  //Libération de la ressource
				  xSemaphoreGive(myMutex_LCDHandle);
 8002170:	4b0d      	ldr	r3, [pc, #52]	; (80021a8 <StartBgChanger+0xe8>)
 8002172:	6818      	ldr	r0, [r3, #0]
 8002174:	2300      	movs	r3, #0
 8002176:	2200      	movs	r2, #0
 8002178:	2100      	movs	r1, #0
 800217a:	f009 fd11 	bl	800bba0 <xQueueGenericSend>
			  }

			  //Changement d'état
			  state = 2;
 800217e:	2302      	movs	r3, #2
 8002180:	73fb      	strb	r3, [r7, #15]
			  break;
 8002182:	e008      	b.n	8002196 <StartBgChanger+0xd6>
		  case 2:
			  //Attente d'un changement d'état (relachement du bouton BP1)
			  if(BP1) state = 0;
 8002184:	7bbb      	ldrb	r3, [r7, #14]
 8002186:	2b00      	cmp	r3, #0
 8002188:	d004      	beq.n	8002194 <StartBgChanger+0xd4>
 800218a:	2300      	movs	r3, #0
 800218c:	73fb      	strb	r3, [r7, #15]
			  break;
 800218e:	e001      	b.n	8002194 <StartBgChanger+0xd4>
			  break;
 8002190:	bf00      	nop
 8002192:	e000      	b.n	8002196 <StartBgChanger+0xd6>
			  break;
 8002194:	bf00      	nop
	  }
  osDelay(400);
 8002196:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800219a:	f009 fa64 	bl	800b666 <osDelay>
	  BP1 = HAL_GPIO_ReadPin(BP1_GPIO_Port, BP1_Pin);
 800219e:	e797      	b.n	80020d0 <StartBgChanger+0x10>
 80021a0:	40020000 	.word	0x40020000
 80021a4:	20000032 	.word	0x20000032
 80021a8:	20008b9c 	.word	0x20008b9c

080021ac <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b082      	sub	sp, #8
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4a04      	ldr	r2, [pc, #16]	; (80021cc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d101      	bne.n	80021c2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80021be:	f002 fb91 	bl	80048e4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80021c2:	bf00      	nop
 80021c4:	3708      	adds	r7, #8
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bd80      	pop	{r7, pc}
 80021ca:	bf00      	nop
 80021cc:	40001000 	.word	0x40001000

080021d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80021d0:	b480      	push	{r7}
 80021d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80021d4:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80021d6:	e7fe      	b.n	80021d6 <Error_Handler+0x6>

080021d8 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b08c      	sub	sp, #48	; 0x30
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;
  
  if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	4a51      	ldr	r2, [pc, #324]	; (8002328 <I2Cx_MspInit+0x150>)
 80021e4:	4293      	cmp	r3, r2
 80021e6:	d14d      	bne.n	8002284 <I2Cx_MspInit+0xac>
  {
    /* AUDIO and LCD I2C MSP init */

    /*** Configure the GPIOs ***/
    /* Enable GPIO clock */
    DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 80021e8:	4b50      	ldr	r3, [pc, #320]	; (800232c <I2Cx_MspInit+0x154>)
 80021ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ec:	4a4f      	ldr	r2, [pc, #316]	; (800232c <I2Cx_MspInit+0x154>)
 80021ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80021f2:	6313      	str	r3, [r2, #48]	; 0x30
 80021f4:	4b4d      	ldr	r3, [pc, #308]	; (800232c <I2Cx_MspInit+0x154>)
 80021f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021fc:	61bb      	str	r3, [r7, #24]
 80021fe:	69bb      	ldr	r3, [r7, #24]

    /* Configure I2C Tx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SCL_PIN;
 8002200:	2380      	movs	r3, #128	; 0x80
 8002202:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8002204:	2312      	movs	r3, #18
 8002206:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 8002208:	2300      	movs	r3, #0
 800220a:	627b      	str	r3, [r7, #36]	; 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 800220c:	2302      	movs	r3, #2
 800220e:	62bb      	str	r3, [r7, #40]	; 0x28
    gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SCL_SDA_AF;
 8002210:	2304      	movs	r3, #4
 8002212:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8002214:	f107 031c 	add.w	r3, r7, #28
 8002218:	4619      	mov	r1, r3
 800221a:	4845      	ldr	r0, [pc, #276]	; (8002330 <I2Cx_MspInit+0x158>)
 800221c:	f003 fd98 	bl	8005d50 <HAL_GPIO_Init>

    /* Configure I2C Rx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SDA_PIN;
 8002220:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002224:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8002226:	f107 031c 	add.w	r3, r7, #28
 800222a:	4619      	mov	r1, r3
 800222c:	4840      	ldr	r0, [pc, #256]	; (8002330 <I2Cx_MspInit+0x158>)
 800222e:	f003 fd8f 	bl	8005d50 <HAL_GPIO_Init>

    /*** Configure the I2C peripheral ***/
    /* Enable I2C clock */
    DISCOVERY_AUDIO_I2Cx_CLK_ENABLE();
 8002232:	4b3e      	ldr	r3, [pc, #248]	; (800232c <I2Cx_MspInit+0x154>)
 8002234:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002236:	4a3d      	ldr	r2, [pc, #244]	; (800232c <I2Cx_MspInit+0x154>)
 8002238:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800223c:	6413      	str	r3, [r2, #64]	; 0x40
 800223e:	4b3b      	ldr	r3, [pc, #236]	; (800232c <I2Cx_MspInit+0x154>)
 8002240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002242:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002246:	617b      	str	r3, [r7, #20]
 8002248:	697b      	ldr	r3, [r7, #20]

    /* Force the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_FORCE_RESET();
 800224a:	4b38      	ldr	r3, [pc, #224]	; (800232c <I2Cx_MspInit+0x154>)
 800224c:	6a1b      	ldr	r3, [r3, #32]
 800224e:	4a37      	ldr	r2, [pc, #220]	; (800232c <I2Cx_MspInit+0x154>)
 8002250:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002254:	6213      	str	r3, [r2, #32]

    /* Release the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_RELEASE_RESET();
 8002256:	4b35      	ldr	r3, [pc, #212]	; (800232c <I2Cx_MspInit+0x154>)
 8002258:	6a1b      	ldr	r3, [r3, #32]
 800225a:	4a34      	ldr	r2, [pc, #208]	; (800232c <I2Cx_MspInit+0x154>)
 800225c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002260:	6213      	str	r3, [r2, #32]

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 8002262:	2200      	movs	r2, #0
 8002264:	210f      	movs	r1, #15
 8002266:	2048      	movs	r0, #72	; 0x48
 8002268:	f003 f810 	bl	800528c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_EV_IRQn);
 800226c:	2048      	movs	r0, #72	; 0x48
 800226e:	f003 f829 	bl	80052c4 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 8002272:	2200      	movs	r2, #0
 8002274:	210f      	movs	r1, #15
 8002276:	2049      	movs	r0, #73	; 0x49
 8002278:	f003 f808 	bl	800528c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_ER_IRQn);
 800227c:	2049      	movs	r0, #73	; 0x49
 800227e:	f003 f821 	bl	80052c4 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
  }
}
 8002282:	e04d      	b.n	8002320 <I2Cx_MspInit+0x148>
    DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8002284:	4b29      	ldr	r3, [pc, #164]	; (800232c <I2Cx_MspInit+0x154>)
 8002286:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002288:	4a28      	ldr	r2, [pc, #160]	; (800232c <I2Cx_MspInit+0x154>)
 800228a:	f043 0302 	orr.w	r3, r3, #2
 800228e:	6313      	str	r3, [r2, #48]	; 0x30
 8002290:	4b26      	ldr	r3, [pc, #152]	; (800232c <I2Cx_MspInit+0x154>)
 8002292:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002294:	f003 0302 	and.w	r3, r3, #2
 8002298:	613b      	str	r3, [r7, #16]
 800229a:	693b      	ldr	r3, [r7, #16]
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SCL_PIN;
 800229c:	f44f 7380 	mov.w	r3, #256	; 0x100
 80022a0:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 80022a2:	2312      	movs	r3, #18
 80022a4:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 80022a6:	2300      	movs	r3, #0
 80022a8:	627b      	str	r3, [r7, #36]	; 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 80022aa:	2302      	movs	r3, #2
 80022ac:	62bb      	str	r3, [r7, #40]	; 0x28
    gpio_init_structure.Alternate = DISCOVERY_EXT_I2Cx_SCL_SDA_AF;
 80022ae:	2304      	movs	r3, #4
 80022b0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80022b2:	f107 031c 	add.w	r3, r7, #28
 80022b6:	4619      	mov	r1, r3
 80022b8:	481e      	ldr	r0, [pc, #120]	; (8002334 <I2Cx_MspInit+0x15c>)
 80022ba:	f003 fd49 	bl	8005d50 <HAL_GPIO_Init>
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SDA_PIN;
 80022be:	f44f 7300 	mov.w	r3, #512	; 0x200
 80022c2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80022c4:	f107 031c 	add.w	r3, r7, #28
 80022c8:	4619      	mov	r1, r3
 80022ca:	481a      	ldr	r0, [pc, #104]	; (8002334 <I2Cx_MspInit+0x15c>)
 80022cc:	f003 fd40 	bl	8005d50 <HAL_GPIO_Init>
    DISCOVERY_EXT_I2Cx_CLK_ENABLE();
 80022d0:	4b16      	ldr	r3, [pc, #88]	; (800232c <I2Cx_MspInit+0x154>)
 80022d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022d4:	4a15      	ldr	r2, [pc, #84]	; (800232c <I2Cx_MspInit+0x154>)
 80022d6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80022da:	6413      	str	r3, [r2, #64]	; 0x40
 80022dc:	4b13      	ldr	r3, [pc, #76]	; (800232c <I2Cx_MspInit+0x154>)
 80022de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022e4:	60fb      	str	r3, [r7, #12]
 80022e6:	68fb      	ldr	r3, [r7, #12]
    DISCOVERY_EXT_I2Cx_FORCE_RESET();
 80022e8:	4b10      	ldr	r3, [pc, #64]	; (800232c <I2Cx_MspInit+0x154>)
 80022ea:	6a1b      	ldr	r3, [r3, #32]
 80022ec:	4a0f      	ldr	r2, [pc, #60]	; (800232c <I2Cx_MspInit+0x154>)
 80022ee:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80022f2:	6213      	str	r3, [r2, #32]
    DISCOVERY_EXT_I2Cx_RELEASE_RESET();
 80022f4:	4b0d      	ldr	r3, [pc, #52]	; (800232c <I2Cx_MspInit+0x154>)
 80022f6:	6a1b      	ldr	r3, [r3, #32]
 80022f8:	4a0c      	ldr	r2, [pc, #48]	; (800232c <I2Cx_MspInit+0x154>)
 80022fa:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80022fe:	6213      	str	r3, [r2, #32]
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_EV_IRQn, 0x0F, 0);
 8002300:	2200      	movs	r2, #0
 8002302:	210f      	movs	r1, #15
 8002304:	201f      	movs	r0, #31
 8002306:	f002 ffc1 	bl	800528c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_EV_IRQn);
 800230a:	201f      	movs	r0, #31
 800230c:	f002 ffda 	bl	80052c4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
 8002310:	2200      	movs	r2, #0
 8002312:	210f      	movs	r1, #15
 8002314:	2020      	movs	r0, #32
 8002316:	f002 ffb9 	bl	800528c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
 800231a:	2020      	movs	r0, #32
 800231c:	f002 ffd2 	bl	80052c4 <HAL_NVIC_EnableIRQ>
}
 8002320:	bf00      	nop
 8002322:	3730      	adds	r7, #48	; 0x30
 8002324:	46bd      	mov	sp, r7
 8002326:	bd80      	pop	{r7, pc}
 8002328:	200002d4 	.word	0x200002d4
 800232c:	40023800 	.word	0x40023800
 8002330:	40021c00 	.word	0x40021c00
 8002334:	40020400 	.word	0x40020400

08002338 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b082      	sub	sp, #8
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
  if(HAL_I2C_GetState(i2c_handler) == HAL_I2C_STATE_RESET)
 8002340:	6878      	ldr	r0, [r7, #4]
 8002342:	f004 fad9 	bl	80068f8 <HAL_I2C_GetState>
 8002346:	4603      	mov	r3, r0
 8002348:	2b00      	cmp	r3, #0
 800234a:	d125      	bne.n	8002398 <I2Cx_Init+0x60>
  {
    if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	4a14      	ldr	r2, [pc, #80]	; (80023a0 <I2Cx_Init+0x68>)
 8002350:	4293      	cmp	r3, r2
 8002352:	d103      	bne.n	800235c <I2Cx_Init+0x24>
    {
      /* Audio and LCD I2C configuration */
      i2c_handler->Instance = DISCOVERY_AUDIO_I2Cx;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	4a13      	ldr	r2, [pc, #76]	; (80023a4 <I2Cx_Init+0x6c>)
 8002358:	601a      	str	r2, [r3, #0]
 800235a:	e002      	b.n	8002362 <I2Cx_Init+0x2a>
    }
    else
    {
      /* External, camera and Arduino connector  I2C configuration */
      i2c_handler->Instance = DISCOVERY_EXT_I2Cx;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	4a12      	ldr	r2, [pc, #72]	; (80023a8 <I2Cx_Init+0x70>)
 8002360:	601a      	str	r2, [r3, #0]
    }
    i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	4a11      	ldr	r2, [pc, #68]	; (80023ac <I2Cx_Init+0x74>)
 8002366:	605a      	str	r2, [r3, #4]
    i2c_handler->Init.OwnAddress1      = 0;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2200      	movs	r2, #0
 800236c:	609a      	str	r2, [r3, #8]
    i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	2201      	movs	r2, #1
 8002372:	60da      	str	r2, [r3, #12]
    i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	2200      	movs	r2, #0
 8002378:	611a      	str	r2, [r3, #16]
    i2c_handler->Init.OwnAddress2      = 0;
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	2200      	movs	r2, #0
 800237e:	615a      	str	r2, [r3, #20]
    i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	2200      	movs	r2, #0
 8002384:	61da      	str	r2, [r3, #28]
    i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	2200      	movs	r2, #0
 800238a:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(i2c_handler);
 800238c:	6878      	ldr	r0, [r7, #4]
 800238e:	f7ff ff23 	bl	80021d8 <I2Cx_MspInit>
    HAL_I2C_Init(i2c_handler);
 8002392:	6878      	ldr	r0, [r7, #4]
 8002394:	f003 ffc2 	bl	800631c <HAL_I2C_Init>
  }
}
 8002398:	bf00      	nop
 800239a:	3708      	adds	r7, #8
 800239c:	46bd      	mov	sp, r7
 800239e:	bd80      	pop	{r7, pc}
 80023a0:	200002d4 	.word	0x200002d4
 80023a4:	40005c00 	.word	0x40005c00
 80023a8:	40005400 	.word	0x40005400
 80023ac:	40912732 	.word	0x40912732

080023b0 <I2Cx_ReadMultiple>:
                                           uint8_t Addr,
                                           uint16_t Reg,
                                           uint16_t MemAddress,
                                           uint8_t *Buffer,
                                           uint16_t Length)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b08a      	sub	sp, #40	; 0x28
 80023b4:	af04      	add	r7, sp, #16
 80023b6:	60f8      	str	r0, [r7, #12]
 80023b8:	4608      	mov	r0, r1
 80023ba:	4611      	mov	r1, r2
 80023bc:	461a      	mov	r2, r3
 80023be:	4603      	mov	r3, r0
 80023c0:	72fb      	strb	r3, [r7, #11]
 80023c2:	460b      	mov	r3, r1
 80023c4:	813b      	strh	r3, [r7, #8]
 80023c6:	4613      	mov	r3, r2
 80023c8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80023ca:	2300      	movs	r3, #0
 80023cc:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 80023ce:	7afb      	ldrb	r3, [r7, #11]
 80023d0:	b299      	uxth	r1, r3
 80023d2:	88f8      	ldrh	r0, [r7, #6]
 80023d4:	893a      	ldrh	r2, [r7, #8]
 80023d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80023da:	9302      	str	r3, [sp, #8]
 80023dc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80023de:	9301      	str	r3, [sp, #4]
 80023e0:	6a3b      	ldr	r3, [r7, #32]
 80023e2:	9300      	str	r3, [sp, #0]
 80023e4:	4603      	mov	r3, r0
 80023e6:	68f8      	ldr	r0, [r7, #12]
 80023e8:	f004 f96c 	bl	80066c4 <HAL_I2C_Mem_Read>
 80023ec:	4603      	mov	r3, r0
 80023ee:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 80023f0:	7dfb      	ldrb	r3, [r7, #23]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d004      	beq.n	8002400 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 80023f6:	7afb      	ldrb	r3, [r7, #11]
 80023f8:	4619      	mov	r1, r3
 80023fa:	68f8      	ldr	r0, [r7, #12]
 80023fc:	f000 f832 	bl	8002464 <I2Cx_Error>
  }
  return status;    
 8002400:	7dfb      	ldrb	r3, [r7, #23]
}
 8002402:	4618      	mov	r0, r3
 8002404:	3718      	adds	r7, #24
 8002406:	46bd      	mov	sp, r7
 8002408:	bd80      	pop	{r7, pc}

0800240a <I2Cx_WriteMultiple>:
                                            uint8_t Addr,
                                            uint16_t Reg,
                                            uint16_t MemAddress,
                                            uint8_t *Buffer,
                                            uint16_t Length)
{
 800240a:	b580      	push	{r7, lr}
 800240c:	b08a      	sub	sp, #40	; 0x28
 800240e:	af04      	add	r7, sp, #16
 8002410:	60f8      	str	r0, [r7, #12]
 8002412:	4608      	mov	r0, r1
 8002414:	4611      	mov	r1, r2
 8002416:	461a      	mov	r2, r3
 8002418:	4603      	mov	r3, r0
 800241a:	72fb      	strb	r3, [r7, #11]
 800241c:	460b      	mov	r3, r1
 800241e:	813b      	strh	r3, [r7, #8]
 8002420:	4613      	mov	r3, r2
 8002422:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8002424:	2300      	movs	r3, #0
 8002426:	75fb      	strb	r3, [r7, #23]
  
  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8002428:	7afb      	ldrb	r3, [r7, #11]
 800242a:	b299      	uxth	r1, r3
 800242c:	88f8      	ldrh	r0, [r7, #6]
 800242e:	893a      	ldrh	r2, [r7, #8]
 8002430:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002434:	9302      	str	r3, [sp, #8]
 8002436:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002438:	9301      	str	r3, [sp, #4]
 800243a:	6a3b      	ldr	r3, [r7, #32]
 800243c:	9300      	str	r3, [sp, #0]
 800243e:	4603      	mov	r3, r0
 8002440:	68f8      	ldr	r0, [r7, #12]
 8002442:	f004 f82b 	bl	800649c <HAL_I2C_Mem_Write>
 8002446:	4603      	mov	r3, r0
 8002448:	75fb      	strb	r3, [r7, #23]
  
  /* Check the communication status */
  if(status != HAL_OK)
 800244a:	7dfb      	ldrb	r3, [r7, #23]
 800244c:	2b00      	cmp	r3, #0
 800244e:	d004      	beq.n	800245a <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8002450:	7afb      	ldrb	r3, [r7, #11]
 8002452:	4619      	mov	r1, r3
 8002454:	68f8      	ldr	r0, [r7, #12]
 8002456:	f000 f805 	bl	8002464 <I2Cx_Error>
  }
  return status;
 800245a:	7dfb      	ldrb	r3, [r7, #23]
}
 800245c:	4618      	mov	r0, r3
 800245e:	3718      	adds	r7, #24
 8002460:	46bd      	mov	sp, r7
 8002462:	bd80      	pop	{r7, pc}

08002464 <I2Cx_Error>:
  * @param  i2c_handler : I2C handler
  * @param  Addr: I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b082      	sub	sp, #8
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
 800246c:	460b      	mov	r3, r1
 800246e:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8002470:	6878      	ldr	r0, [r7, #4]
 8002472:	f003 ffe3 	bl	800643c <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8002476:	6878      	ldr	r0, [r7, #4]
 8002478:	f7ff ff5e 	bl	8002338 <I2Cx_Init>
}
 800247c:	bf00      	nop
 800247e:	3708      	adds	r7, #8
 8002480:	46bd      	mov	sp, r7
 8002482:	bd80      	pop	{r7, pc}

08002484 <TS_IO_Init>:
/**
  * @brief  Initializes Touchscreen low level.
  * @retval None
  */
void TS_IO_Init(void)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cAudioHandler);
 8002488:	4802      	ldr	r0, [pc, #8]	; (8002494 <TS_IO_Init+0x10>)
 800248a:	f7ff ff55 	bl	8002338 <I2Cx_Init>
}
 800248e:	bf00      	nop
 8002490:	bd80      	pop	{r7, pc}
 8002492:	bf00      	nop
 8002494:	200002d4 	.word	0x200002d4

08002498 <TS_IO_Write>:
  * @param  Reg: Reg address
  * @param  Value: Data to be written
  * @retval None
  */
void TS_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b084      	sub	sp, #16
 800249c:	af02      	add	r7, sp, #8
 800249e:	4603      	mov	r3, r0
 80024a0:	71fb      	strb	r3, [r7, #7]
 80024a2:	460b      	mov	r3, r1
 80024a4:	71bb      	strb	r3, [r7, #6]
 80024a6:	4613      	mov	r3, r2
 80024a8:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cAudioHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 80024aa:	79bb      	ldrb	r3, [r7, #6]
 80024ac:	b29a      	uxth	r2, r3
 80024ae:	79f9      	ldrb	r1, [r7, #7]
 80024b0:	2301      	movs	r3, #1
 80024b2:	9301      	str	r3, [sp, #4]
 80024b4:	1d7b      	adds	r3, r7, #5
 80024b6:	9300      	str	r3, [sp, #0]
 80024b8:	2301      	movs	r3, #1
 80024ba:	4803      	ldr	r0, [pc, #12]	; (80024c8 <TS_IO_Write+0x30>)
 80024bc:	f7ff ffa5 	bl	800240a <I2Cx_WriteMultiple>
}
 80024c0:	bf00      	nop
 80024c2:	3708      	adds	r7, #8
 80024c4:	46bd      	mov	sp, r7
 80024c6:	bd80      	pop	{r7, pc}
 80024c8:	200002d4 	.word	0x200002d4

080024cc <TS_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address
  * @retval Data to be read
  */
uint8_t TS_IO_Read(uint8_t Addr, uint8_t Reg)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b086      	sub	sp, #24
 80024d0:	af02      	add	r7, sp, #8
 80024d2:	4603      	mov	r3, r0
 80024d4:	460a      	mov	r2, r1
 80024d6:	71fb      	strb	r3, [r7, #7]
 80024d8:	4613      	mov	r3, r2
 80024da:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 80024dc:	2300      	movs	r3, #0
 80024de:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 80024e0:	79bb      	ldrb	r3, [r7, #6]
 80024e2:	b29a      	uxth	r2, r3
 80024e4:	79f9      	ldrb	r1, [r7, #7]
 80024e6:	2301      	movs	r3, #1
 80024e8:	9301      	str	r3, [sp, #4]
 80024ea:	f107 030f 	add.w	r3, r7, #15
 80024ee:	9300      	str	r3, [sp, #0]
 80024f0:	2301      	movs	r3, #1
 80024f2:	4804      	ldr	r0, [pc, #16]	; (8002504 <TS_IO_Read+0x38>)
 80024f4:	f7ff ff5c 	bl	80023b0 <I2Cx_ReadMultiple>

  return read_value;
 80024f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80024fa:	4618      	mov	r0, r3
 80024fc:	3710      	adds	r7, #16
 80024fe:	46bd      	mov	sp, r7
 8002500:	bd80      	pop	{r7, pc}
 8002502:	bf00      	nop
 8002504:	200002d4 	.word	0x200002d4

08002508 <TS_IO_Delay>:
  * @brief  TS delay
  * @param  Delay: Delay in ms
  * @retval None
  */
void TS_IO_Delay(uint32_t Delay)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b082      	sub	sp, #8
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8002510:	6878      	ldr	r0, [r7, #4]
 8002512:	f002 fa07 	bl	8004924 <HAL_Delay>
}
 8002516:	bf00      	nop
 8002518:	3708      	adds	r7, #8
 800251a:	46bd      	mov	sp, r7
 800251c:	bd80      	pop	{r7, pc}
	...

08002520 <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{    
 8002520:	b580      	push	{r7, lr}
 8002522:	af00      	add	r7, sp, #0
  /* Select the used LCD */

  /* The RK043FN48H LCD 480x272 is selected */
  /* Timing Configuration */
  hLtdcHandler.Init.HorizontalSync = (RK043FN48H_HSYNC - 1);
 8002524:	4b31      	ldr	r3, [pc, #196]	; (80025ec <BSP_LCD_Init+0xcc>)
 8002526:	2228      	movs	r2, #40	; 0x28
 8002528:	615a      	str	r2, [r3, #20]
  hLtdcHandler.Init.VerticalSync = (RK043FN48H_VSYNC - 1);
 800252a:	4b30      	ldr	r3, [pc, #192]	; (80025ec <BSP_LCD_Init+0xcc>)
 800252c:	2209      	movs	r2, #9
 800252e:	619a      	str	r2, [r3, #24]
  hLtdcHandler.Init.AccumulatedHBP = (RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 8002530:	4b2e      	ldr	r3, [pc, #184]	; (80025ec <BSP_LCD_Init+0xcc>)
 8002532:	2235      	movs	r2, #53	; 0x35
 8002534:	61da      	str	r2, [r3, #28]
  hLtdcHandler.Init.AccumulatedVBP = (RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 8002536:	4b2d      	ldr	r3, [pc, #180]	; (80025ec <BSP_LCD_Init+0xcc>)
 8002538:	220b      	movs	r2, #11
 800253a:	621a      	str	r2, [r3, #32]
  hLtdcHandler.Init.AccumulatedActiveH = (RK043FN48H_HEIGHT + RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 800253c:	4b2b      	ldr	r3, [pc, #172]	; (80025ec <BSP_LCD_Init+0xcc>)
 800253e:	f240 121b 	movw	r2, #283	; 0x11b
 8002542:	629a      	str	r2, [r3, #40]	; 0x28
  hLtdcHandler.Init.AccumulatedActiveW = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 8002544:	4b29      	ldr	r3, [pc, #164]	; (80025ec <BSP_LCD_Init+0xcc>)
 8002546:	f240 2215 	movw	r2, #533	; 0x215
 800254a:	625a      	str	r2, [r3, #36]	; 0x24
  hLtdcHandler.Init.TotalHeigh = (RK043FN48H_HEIGHT + RK043FN48H_VSYNC + RK043FN48H_VBP + RK043FN48H_VFP - 1);
 800254c:	4b27      	ldr	r3, [pc, #156]	; (80025ec <BSP_LCD_Init+0xcc>)
 800254e:	f240 121d 	movw	r2, #285	; 0x11d
 8002552:	631a      	str	r2, [r3, #48]	; 0x30
  hLtdcHandler.Init.TotalWidth = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP + RK043FN48H_HFP - 1);
 8002554:	4b25      	ldr	r3, [pc, #148]	; (80025ec <BSP_LCD_Init+0xcc>)
 8002556:	f240 2235 	movw	r2, #565	; 0x235
 800255a:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* LCD clock configuration */
  BSP_LCD_ClockConfig(&hLtdcHandler, NULL);
 800255c:	2100      	movs	r1, #0
 800255e:	4823      	ldr	r0, [pc, #140]	; (80025ec <BSP_LCD_Init+0xcc>)
 8002560:	f000 ffe8 	bl	8003534 <BSP_LCD_ClockConfig>

  /* Initialize the LCD pixel width and pixel height */
  hLtdcHandler.LayerCfg->ImageWidth  = RK043FN48H_WIDTH;
 8002564:	4b21      	ldr	r3, [pc, #132]	; (80025ec <BSP_LCD_Init+0xcc>)
 8002566:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800256a:	661a      	str	r2, [r3, #96]	; 0x60
  hLtdcHandler.LayerCfg->ImageHeight = RK043FN48H_HEIGHT;
 800256c:	4b1f      	ldr	r3, [pc, #124]	; (80025ec <BSP_LCD_Init+0xcc>)
 800256e:	f44f 7288 	mov.w	r2, #272	; 0x110
 8002572:	665a      	str	r2, [r3, #100]	; 0x64

  /* Background value */
  hLtdcHandler.Init.Backcolor.Blue = 0;
 8002574:	4b1d      	ldr	r3, [pc, #116]	; (80025ec <BSP_LCD_Init+0xcc>)
 8002576:	2200      	movs	r2, #0
 8002578:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hLtdcHandler.Init.Backcolor.Green = 0;
 800257c:	4b1b      	ldr	r3, [pc, #108]	; (80025ec <BSP_LCD_Init+0xcc>)
 800257e:	2200      	movs	r2, #0
 8002580:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hLtdcHandler.Init.Backcolor.Red = 0;
 8002584:	4b19      	ldr	r3, [pc, #100]	; (80025ec <BSP_LCD_Init+0xcc>)
 8002586:	2200      	movs	r2, #0
 8002588:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  
  /* Polarity */
  hLtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 800258c:	4b17      	ldr	r3, [pc, #92]	; (80025ec <BSP_LCD_Init+0xcc>)
 800258e:	2200      	movs	r2, #0
 8002590:	605a      	str	r2, [r3, #4]
  hLtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL; 
 8002592:	4b16      	ldr	r3, [pc, #88]	; (80025ec <BSP_LCD_Init+0xcc>)
 8002594:	2200      	movs	r2, #0
 8002596:	609a      	str	r2, [r3, #8]
  hLtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;  
 8002598:	4b14      	ldr	r3, [pc, #80]	; (80025ec <BSP_LCD_Init+0xcc>)
 800259a:	2200      	movs	r2, #0
 800259c:	60da      	str	r2, [r3, #12]
  hLtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 800259e:	4b13      	ldr	r3, [pc, #76]	; (80025ec <BSP_LCD_Init+0xcc>)
 80025a0:	2200      	movs	r2, #0
 80025a2:	611a      	str	r2, [r3, #16]
  hLtdcHandler.Instance = LTDC;
 80025a4:	4b11      	ldr	r3, [pc, #68]	; (80025ec <BSP_LCD_Init+0xcc>)
 80025a6:	4a12      	ldr	r2, [pc, #72]	; (80025f0 <BSP_LCD_Init+0xd0>)
 80025a8:	601a      	str	r2, [r3, #0]

  if(HAL_LTDC_GetState(&hLtdcHandler) == HAL_LTDC_STATE_RESET)
 80025aa:	4810      	ldr	r0, [pc, #64]	; (80025ec <BSP_LCD_Init+0xcc>)
 80025ac:	f004 fe36 	bl	800721c <HAL_LTDC_GetState>
 80025b0:	4603      	mov	r3, r0
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d103      	bne.n	80025be <BSP_LCD_Init+0x9e>
  {
    /* Initialize the LCD Msp: this __weak function can be rewritten by the application */
    BSP_LCD_MspInit(&hLtdcHandler, NULL);
 80025b6:	2100      	movs	r1, #0
 80025b8:	480c      	ldr	r0, [pc, #48]	; (80025ec <BSP_LCD_Init+0xcc>)
 80025ba:	f000 fee1 	bl	8003380 <BSP_LCD_MspInit>
  }
  HAL_LTDC_Init(&hLtdcHandler);
 80025be:	480b      	ldr	r0, [pc, #44]	; (80025ec <BSP_LCD_Init+0xcc>)
 80025c0:	f004 fc5c 	bl	8006e7c <HAL_LTDC_Init>

  /* Assert display enable LCD_DISP pin */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);
 80025c4:	2201      	movs	r2, #1
 80025c6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80025ca:	480a      	ldr	r0, [pc, #40]	; (80025f4 <BSP_LCD_Init+0xd4>)
 80025cc:	f003 fe8c 	bl	80062e8 <HAL_GPIO_WritePin>

  /* Assert backlight LCD_BL_CTRL pin */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);
 80025d0:	2201      	movs	r2, #1
 80025d2:	2108      	movs	r1, #8
 80025d4:	4808      	ldr	r0, [pc, #32]	; (80025f8 <BSP_LCD_Init+0xd8>)
 80025d6:	f003 fe87 	bl	80062e8 <HAL_GPIO_WritePin>

#if !defined(DATA_IN_ExtSDRAM)
  /* Initialize the SDRAM */
  BSP_SDRAM_Init();
 80025da:	f001 f98b 	bl	80038f4 <BSP_SDRAM_Init>
#endif
    
  /* Initialize the font */
  BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 80025de:	4807      	ldr	r0, [pc, #28]	; (80025fc <BSP_LCD_Init+0xdc>)
 80025e0:	f000 f8d8 	bl	8002794 <BSP_LCD_SetFont>
  
  return LCD_OK;
 80025e4:	2300      	movs	r3, #0
}
 80025e6:	4618      	mov	r0, r3
 80025e8:	bd80      	pop	{r7, pc}
 80025ea:	bf00      	nop
 80025ec:	20008bb4 	.word	0x20008bb4
 80025f0:	40016800 	.word	0x40016800
 80025f4:	40022000 	.word	0x40022000
 80025f8:	40022800 	.word	0x40022800
 80025fc:	20000034 	.word	0x20000034

08002600 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.
  * @retval Used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 8002600:	b480      	push	{r7}
 8002602:	af00      	add	r7, sp, #0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageWidth;
 8002604:	4b06      	ldr	r3, [pc, #24]	; (8002620 <BSP_LCD_GetXSize+0x20>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	4a06      	ldr	r2, [pc, #24]	; (8002624 <BSP_LCD_GetXSize+0x24>)
 800260a:	2134      	movs	r1, #52	; 0x34
 800260c:	fb01 f303 	mul.w	r3, r1, r3
 8002610:	4413      	add	r3, r2
 8002612:	3360      	adds	r3, #96	; 0x60
 8002614:	681b      	ldr	r3, [r3, #0]
}
 8002616:	4618      	mov	r0, r3
 8002618:	46bd      	mov	sp, r7
 800261a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261e:	4770      	bx	lr
 8002620:	20000360 	.word	0x20000360
 8002624:	20008bb4 	.word	0x20008bb4

08002628 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.
  * @retval Used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 8002628:	b480      	push	{r7}
 800262a:	af00      	add	r7, sp, #0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageHeight;
 800262c:	4b06      	ldr	r3, [pc, #24]	; (8002648 <BSP_LCD_GetYSize+0x20>)
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4a06      	ldr	r2, [pc, #24]	; (800264c <BSP_LCD_GetYSize+0x24>)
 8002632:	2134      	movs	r1, #52	; 0x34
 8002634:	fb01 f303 	mul.w	r3, r1, r3
 8002638:	4413      	add	r3, r2
 800263a:	3364      	adds	r3, #100	; 0x64
 800263c:	681b      	ldr	r3, [r3, #0]
}
 800263e:	4618      	mov	r0, r3
 8002640:	46bd      	mov	sp, r7
 8002642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002646:	4770      	bx	lr
 8002648:	20000360 	.word	0x20000360
 800264c:	20008bb4 	.word	0x20008bb4

08002650 <BSP_LCD_LayerDefaultInit>:
  * @param  LayerIndex: Layer foreground or background
  * @param  FB_Address: Layer frame buffer
  * @retval None
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 8002650:	b580      	push	{r7, lr}
 8002652:	b090      	sub	sp, #64	; 0x40
 8002654:	af00      	add	r7, sp, #0
 8002656:	4603      	mov	r3, r0
 8002658:	6039      	str	r1, [r7, #0]
 800265a:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef  layer_cfg;

  /* Layer Init */
  layer_cfg.WindowX0 = 0;
 800265c:	2300      	movs	r3, #0
 800265e:	60fb      	str	r3, [r7, #12]
  layer_cfg.WindowX1 = BSP_LCD_GetXSize();
 8002660:	f7ff ffce 	bl	8002600 <BSP_LCD_GetXSize>
 8002664:	4603      	mov	r3, r0
 8002666:	613b      	str	r3, [r7, #16]
  layer_cfg.WindowY0 = 0;
 8002668:	2300      	movs	r3, #0
 800266a:	617b      	str	r3, [r7, #20]
  layer_cfg.WindowY1 = BSP_LCD_GetYSize(); 
 800266c:	f7ff ffdc 	bl	8002628 <BSP_LCD_GetYSize>
 8002670:	4603      	mov	r3, r0
 8002672:	61bb      	str	r3, [r7, #24]
  layer_cfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8002674:	2300      	movs	r3, #0
 8002676:	61fb      	str	r3, [r7, #28]
  layer_cfg.FBStartAdress = FB_Address;
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	633b      	str	r3, [r7, #48]	; 0x30
  layer_cfg.Alpha = 255;
 800267c:	23ff      	movs	r3, #255	; 0xff
 800267e:	623b      	str	r3, [r7, #32]
  layer_cfg.Alpha0 = 0;
 8002680:	2300      	movs	r3, #0
 8002682:	627b      	str	r3, [r7, #36]	; 0x24
  layer_cfg.Backcolor.Blue = 0;
 8002684:	2300      	movs	r3, #0
 8002686:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  layer_cfg.Backcolor.Green = 0;
 800268a:	2300      	movs	r3, #0
 800268c:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  layer_cfg.Backcolor.Red = 0;
 8002690:	2300      	movs	r3, #0
 8002692:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  layer_cfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8002696:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800269a:	62bb      	str	r3, [r7, #40]	; 0x28
  layer_cfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 800269c:	2307      	movs	r3, #7
 800269e:	62fb      	str	r3, [r7, #44]	; 0x2c
  layer_cfg.ImageWidth = BSP_LCD_GetXSize();
 80026a0:	f7ff ffae 	bl	8002600 <BSP_LCD_GetXSize>
 80026a4:	4603      	mov	r3, r0
 80026a6:	637b      	str	r3, [r7, #52]	; 0x34
  layer_cfg.ImageHeight = BSP_LCD_GetYSize();
 80026a8:	f7ff ffbe 	bl	8002628 <BSP_LCD_GetYSize>
 80026ac:	4603      	mov	r3, r0
 80026ae:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&hLtdcHandler, &layer_cfg, LayerIndex); 
 80026b0:	88fa      	ldrh	r2, [r7, #6]
 80026b2:	f107 030c 	add.w	r3, r7, #12
 80026b6:	4619      	mov	r1, r3
 80026b8:	4812      	ldr	r0, [pc, #72]	; (8002704 <BSP_LCD_LayerDefaultInit+0xb4>)
 80026ba:	f004 fd71 	bl	80071a0 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 80026be:	88fa      	ldrh	r2, [r7, #6]
 80026c0:	4911      	ldr	r1, [pc, #68]	; (8002708 <BSP_LCD_LayerDefaultInit+0xb8>)
 80026c2:	4613      	mov	r3, r2
 80026c4:	005b      	lsls	r3, r3, #1
 80026c6:	4413      	add	r3, r2
 80026c8:	009b      	lsls	r3, r3, #2
 80026ca:	440b      	add	r3, r1
 80026cc:	3304      	adds	r3, #4
 80026ce:	f04f 32ff 	mov.w	r2, #4294967295
 80026d2:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 80026d4:	88fa      	ldrh	r2, [r7, #6]
 80026d6:	490c      	ldr	r1, [pc, #48]	; (8002708 <BSP_LCD_LayerDefaultInit+0xb8>)
 80026d8:	4613      	mov	r3, r2
 80026da:	005b      	lsls	r3, r3, #1
 80026dc:	4413      	add	r3, r2
 80026de:	009b      	lsls	r3, r3, #2
 80026e0:	440b      	add	r3, r1
 80026e2:	3308      	adds	r3, #8
 80026e4:	4a09      	ldr	r2, [pc, #36]	; (800270c <BSP_LCD_LayerDefaultInit+0xbc>)
 80026e6:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 80026e8:	88fa      	ldrh	r2, [r7, #6]
 80026ea:	4907      	ldr	r1, [pc, #28]	; (8002708 <BSP_LCD_LayerDefaultInit+0xb8>)
 80026ec:	4613      	mov	r3, r2
 80026ee:	005b      	lsls	r3, r3, #1
 80026f0:	4413      	add	r3, r2
 80026f2:	009b      	lsls	r3, r3, #2
 80026f4:	440b      	add	r3, r1
 80026f6:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 80026fa:	601a      	str	r2, [r3, #0]
}
 80026fc:	bf00      	nop
 80026fe:	3740      	adds	r7, #64	; 0x40
 8002700:	46bd      	mov	sp, r7
 8002702:	bd80      	pop	{r7, pc}
 8002704:	20008bb4 	.word	0x20008bb4
 8002708:	20000364 	.word	0x20000364
 800270c:	20000034 	.word	0x20000034

08002710 <BSP_LCD_SelectLayer>:
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: Layer foreground or background
  * @retval None
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 8002710:	b480      	push	{r7}
 8002712:	b083      	sub	sp, #12
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 8002718:	4a04      	ldr	r2, [pc, #16]	; (800272c <BSP_LCD_SelectLayer+0x1c>)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6013      	str	r3, [r2, #0]
} 
 800271e:	bf00      	nop
 8002720:	370c      	adds	r7, #12
 8002722:	46bd      	mov	sp, r7
 8002724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002728:	4770      	bx	lr
 800272a:	bf00      	nop
 800272c:	20000360 	.word	0x20000360

08002730 <BSP_LCD_SetTextColor>:
  * @brief  Sets the LCD text color.
  * @param  Color: Text color code ARGB(8-8-8-8)
  * @retval None
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 8002730:	b480      	push	{r7}
 8002732:	b083      	sub	sp, #12
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 8002738:	4b07      	ldr	r3, [pc, #28]	; (8002758 <BSP_LCD_SetTextColor+0x28>)
 800273a:	681a      	ldr	r2, [r3, #0]
 800273c:	4907      	ldr	r1, [pc, #28]	; (800275c <BSP_LCD_SetTextColor+0x2c>)
 800273e:	4613      	mov	r3, r2
 8002740:	005b      	lsls	r3, r3, #1
 8002742:	4413      	add	r3, r2
 8002744:	009b      	lsls	r3, r3, #2
 8002746:	440b      	add	r3, r1
 8002748:	687a      	ldr	r2, [r7, #4]
 800274a:	601a      	str	r2, [r3, #0]
}
 800274c:	bf00      	nop
 800274e:	370c      	adds	r7, #12
 8002750:	46bd      	mov	sp, r7
 8002752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002756:	4770      	bx	lr
 8002758:	20000360 	.word	0x20000360
 800275c:	20000364 	.word	0x20000364

08002760 <BSP_LCD_SetBackColor>:
  * @brief  Sets the LCD background color.
  * @param  Color: Layer background color code ARGB(8-8-8-8)
  * @retval None
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 8002760:	b480      	push	{r7}
 8002762:	b083      	sub	sp, #12
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 8002768:	4b08      	ldr	r3, [pc, #32]	; (800278c <BSP_LCD_SetBackColor+0x2c>)
 800276a:	681a      	ldr	r2, [r3, #0]
 800276c:	4908      	ldr	r1, [pc, #32]	; (8002790 <BSP_LCD_SetBackColor+0x30>)
 800276e:	4613      	mov	r3, r2
 8002770:	005b      	lsls	r3, r3, #1
 8002772:	4413      	add	r3, r2
 8002774:	009b      	lsls	r3, r3, #2
 8002776:	440b      	add	r3, r1
 8002778:	3304      	adds	r3, #4
 800277a:	687a      	ldr	r2, [r7, #4]
 800277c:	601a      	str	r2, [r3, #0]
}
 800277e:	bf00      	nop
 8002780:	370c      	adds	r7, #12
 8002782:	46bd      	mov	sp, r7
 8002784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002788:	4770      	bx	lr
 800278a:	bf00      	nop
 800278c:	20000360 	.word	0x20000360
 8002790:	20000364 	.word	0x20000364

08002794 <BSP_LCD_SetFont>:
  * @brief  Sets the LCD text font.
  * @param  fonts: Layer font to be used
  * @retval None
  */
void BSP_LCD_SetFont(sFONT *fonts)
{
 8002794:	b480      	push	{r7}
 8002796:	b083      	sub	sp, #12
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = fonts;
 800279c:	4b08      	ldr	r3, [pc, #32]	; (80027c0 <BSP_LCD_SetFont+0x2c>)
 800279e:	681a      	ldr	r2, [r3, #0]
 80027a0:	4908      	ldr	r1, [pc, #32]	; (80027c4 <BSP_LCD_SetFont+0x30>)
 80027a2:	4613      	mov	r3, r2
 80027a4:	005b      	lsls	r3, r3, #1
 80027a6:	4413      	add	r3, r2
 80027a8:	009b      	lsls	r3, r3, #2
 80027aa:	440b      	add	r3, r1
 80027ac:	3308      	adds	r3, #8
 80027ae:	687a      	ldr	r2, [r7, #4]
 80027b0:	601a      	str	r2, [r3, #0]
}
 80027b2:	bf00      	nop
 80027b4:	370c      	adds	r7, #12
 80027b6:	46bd      	mov	sp, r7
 80027b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027bc:	4770      	bx	lr
 80027be:	bf00      	nop
 80027c0:	20000360 	.word	0x20000360
 80027c4:	20000364 	.word	0x20000364

080027c8 <BSP_LCD_GetFont>:
/**
  * @brief  Gets the LCD text font.
  * @retval Used layer font
  */
sFONT *BSP_LCD_GetFont(void)
{
 80027c8:	b480      	push	{r7}
 80027ca:	af00      	add	r7, sp, #0
  return DrawProp[ActiveLayer].pFont;
 80027cc:	4b07      	ldr	r3, [pc, #28]	; (80027ec <BSP_LCD_GetFont+0x24>)
 80027ce:	681a      	ldr	r2, [r3, #0]
 80027d0:	4907      	ldr	r1, [pc, #28]	; (80027f0 <BSP_LCD_GetFont+0x28>)
 80027d2:	4613      	mov	r3, r2
 80027d4:	005b      	lsls	r3, r3, #1
 80027d6:	4413      	add	r3, r2
 80027d8:	009b      	lsls	r3, r3, #2
 80027da:	440b      	add	r3, r1
 80027dc:	3308      	adds	r3, #8
 80027de:	681b      	ldr	r3, [r3, #0]
}
 80027e0:	4618      	mov	r0, r3
 80027e2:	46bd      	mov	sp, r7
 80027e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e8:	4770      	bx	lr
 80027ea:	bf00      	nop
 80027ec:	20000360 	.word	0x20000360
 80027f0:	20000364 	.word	0x20000364

080027f4 <BSP_LCD_Clear>:
  * @brief  Clears the hole LCD.
  * @param  Color: Color of the background
  * @retval None
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 80027f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80027f6:	b085      	sub	sp, #20
 80027f8:	af02      	add	r7, sp, #8
 80027fa:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */ 
  LL_FillBuffer(ActiveLayer, (uint32_t *)(hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 80027fc:	4b0f      	ldr	r3, [pc, #60]	; (800283c <BSP_LCD_Clear+0x48>)
 80027fe:	681c      	ldr	r4, [r3, #0]
 8002800:	4b0e      	ldr	r3, [pc, #56]	; (800283c <BSP_LCD_Clear+0x48>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4a0e      	ldr	r2, [pc, #56]	; (8002840 <BSP_LCD_Clear+0x4c>)
 8002806:	2134      	movs	r1, #52	; 0x34
 8002808:	fb01 f303 	mul.w	r3, r1, r3
 800280c:	4413      	add	r3, r2
 800280e:	335c      	adds	r3, #92	; 0x5c
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	461d      	mov	r5, r3
 8002814:	f7ff fef4 	bl	8002600 <BSP_LCD_GetXSize>
 8002818:	4606      	mov	r6, r0
 800281a:	f7ff ff05 	bl	8002628 <BSP_LCD_GetYSize>
 800281e:	4602      	mov	r2, r0
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	9301      	str	r3, [sp, #4]
 8002824:	2300      	movs	r3, #0
 8002826:	9300      	str	r3, [sp, #0]
 8002828:	4613      	mov	r3, r2
 800282a:	4632      	mov	r2, r6
 800282c:	4629      	mov	r1, r5
 800282e:	4620      	mov	r0, r4
 8002830:	f001 f814 	bl	800385c <LL_FillBuffer>
}
 8002834:	bf00      	nop
 8002836:	370c      	adds	r7, #12
 8002838:	46bd      	mov	sp, r7
 800283a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800283c:	20000360 	.word	0x20000360
 8002840:	20008bb4 	.word	0x20008bb4

08002844 <BSP_LCD_DisplayChar>:
  * @param  Ascii: Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E 
  * @retval None
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8002844:	b590      	push	{r4, r7, lr}
 8002846:	b083      	sub	sp, #12
 8002848:	af00      	add	r7, sp, #0
 800284a:	4603      	mov	r3, r0
 800284c:	80fb      	strh	r3, [r7, #6]
 800284e:	460b      	mov	r3, r1
 8002850:	80bb      	strh	r3, [r7, #4]
 8002852:	4613      	mov	r3, r2
 8002854:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8002856:	4b1b      	ldr	r3, [pc, #108]	; (80028c4 <BSP_LCD_DisplayChar+0x80>)
 8002858:	681a      	ldr	r2, [r3, #0]
 800285a:	491b      	ldr	r1, [pc, #108]	; (80028c8 <BSP_LCD_DisplayChar+0x84>)
 800285c:	4613      	mov	r3, r2
 800285e:	005b      	lsls	r3, r3, #1
 8002860:	4413      	add	r3, r2
 8002862:	009b      	lsls	r3, r3, #2
 8002864:	440b      	add	r3, r1
 8002866:	3308      	adds	r3, #8
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	6819      	ldr	r1, [r3, #0]
 800286c:	78fb      	ldrb	r3, [r7, #3]
 800286e:	f1a3 0020 	sub.w	r0, r3, #32
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8002872:	4b14      	ldr	r3, [pc, #80]	; (80028c4 <BSP_LCD_DisplayChar+0x80>)
 8002874:	681a      	ldr	r2, [r3, #0]
 8002876:	4c14      	ldr	r4, [pc, #80]	; (80028c8 <BSP_LCD_DisplayChar+0x84>)
 8002878:	4613      	mov	r3, r2
 800287a:	005b      	lsls	r3, r3, #1
 800287c:	4413      	add	r3, r2
 800287e:	009b      	lsls	r3, r3, #2
 8002880:	4423      	add	r3, r4
 8002882:	3308      	adds	r3, #8
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8002888:	fb03 f000 	mul.w	r0, r3, r0
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 800288c:	4b0d      	ldr	r3, [pc, #52]	; (80028c4 <BSP_LCD_DisplayChar+0x80>)
 800288e:	681a      	ldr	r2, [r3, #0]
 8002890:	4c0d      	ldr	r4, [pc, #52]	; (80028c8 <BSP_LCD_DisplayChar+0x84>)
 8002892:	4613      	mov	r3, r2
 8002894:	005b      	lsls	r3, r3, #1
 8002896:	4413      	add	r3, r2
 8002898:	009b      	lsls	r3, r3, #2
 800289a:	4423      	add	r3, r4
 800289c:	3308      	adds	r3, #8
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	889b      	ldrh	r3, [r3, #4]
 80028a2:	3307      	adds	r3, #7
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	da00      	bge.n	80028aa <BSP_LCD_DisplayChar+0x66>
 80028a8:	3307      	adds	r3, #7
 80028aa:	10db      	asrs	r3, r3, #3
 80028ac:	fb03 f300 	mul.w	r3, r3, r0
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 80028b0:	18ca      	adds	r2, r1, r3
 80028b2:	88b9      	ldrh	r1, [r7, #4]
 80028b4:	88fb      	ldrh	r3, [r7, #6]
 80028b6:	4618      	mov	r0, r3
 80028b8:	f000 fe58 	bl	800356c <DrawChar>
}
 80028bc:	bf00      	nop
 80028be:	370c      	adds	r7, #12
 80028c0:	46bd      	mov	sp, r7
 80028c2:	bd90      	pop	{r4, r7, pc}
 80028c4:	20000360 	.word	0x20000360
 80028c8:	20000364 	.word	0x20000364

080028cc <BSP_LCD_DisplayStringAt>:
  *            @arg  RIGHT_MODE
  *            @arg  LEFT_MODE   
  * @retval None
  */
void BSP_LCD_DisplayStringAt(uint16_t Xpos, uint16_t Ypos, uint8_t *Text, Text_AlignModeTypdef Mode)
{
 80028cc:	b5b0      	push	{r4, r5, r7, lr}
 80028ce:	b088      	sub	sp, #32
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	60ba      	str	r2, [r7, #8]
 80028d4:	461a      	mov	r2, r3
 80028d6:	4603      	mov	r3, r0
 80028d8:	81fb      	strh	r3, [r7, #14]
 80028da:	460b      	mov	r3, r1
 80028dc:	81bb      	strh	r3, [r7, #12]
 80028de:	4613      	mov	r3, r2
 80028e0:	71fb      	strb	r3, [r7, #7]
  uint16_t ref_column = 1, i = 0;
 80028e2:	2301      	movs	r3, #1
 80028e4:	83fb      	strh	r3, [r7, #30]
 80028e6:	2300      	movs	r3, #0
 80028e8:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0; 
 80028ea:	2300      	movs	r3, #0
 80028ec:	61bb      	str	r3, [r7, #24]
 80028ee:	2300      	movs	r3, #0
 80028f0:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = Text;
 80028f2:	68bb      	ldr	r3, [r7, #8]
 80028f4:	617b      	str	r3, [r7, #20]
  
  /* Get the text size */
  while (*ptr++) size ++ ;
 80028f6:	e002      	b.n	80028fe <BSP_LCD_DisplayStringAt+0x32>
 80028f8:	69bb      	ldr	r3, [r7, #24]
 80028fa:	3301      	adds	r3, #1
 80028fc:	61bb      	str	r3, [r7, #24]
 80028fe:	697b      	ldr	r3, [r7, #20]
 8002900:	1c5a      	adds	r2, r3, #1
 8002902:	617a      	str	r2, [r7, #20]
 8002904:	781b      	ldrb	r3, [r3, #0]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d1f6      	bne.n	80028f8 <BSP_LCD_DisplayStringAt+0x2c>
  
  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 800290a:	f7ff fe79 	bl	8002600 <BSP_LCD_GetXSize>
 800290e:	4b4f      	ldr	r3, [pc, #316]	; (8002a4c <BSP_LCD_DisplayStringAt+0x180>)
 8002910:	681a      	ldr	r2, [r3, #0]
 8002912:	494f      	ldr	r1, [pc, #316]	; (8002a50 <BSP_LCD_DisplayStringAt+0x184>)
 8002914:	4613      	mov	r3, r2
 8002916:	005b      	lsls	r3, r3, #1
 8002918:	4413      	add	r3, r2
 800291a:	009b      	lsls	r3, r3, #2
 800291c:	440b      	add	r3, r1
 800291e:	3308      	adds	r3, #8
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	889b      	ldrh	r3, [r3, #4]
 8002924:	fbb0 f3f3 	udiv	r3, r0, r3
 8002928:	613b      	str	r3, [r7, #16]
  
  switch (Mode)
 800292a:	79fb      	ldrb	r3, [r7, #7]
 800292c:	2b02      	cmp	r3, #2
 800292e:	d01c      	beq.n	800296a <BSP_LCD_DisplayStringAt+0x9e>
 8002930:	2b03      	cmp	r3, #3
 8002932:	d017      	beq.n	8002964 <BSP_LCD_DisplayStringAt+0x98>
 8002934:	2b01      	cmp	r3, #1
 8002936:	d12e      	bne.n	8002996 <BSP_LCD_DisplayStringAt+0xca>
  {
  case CENTER_MODE:
    {
      ref_column = Xpos + ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 8002938:	693a      	ldr	r2, [r7, #16]
 800293a:	69bb      	ldr	r3, [r7, #24]
 800293c:	1ad1      	subs	r1, r2, r3
 800293e:	4b43      	ldr	r3, [pc, #268]	; (8002a4c <BSP_LCD_DisplayStringAt+0x180>)
 8002940:	681a      	ldr	r2, [r3, #0]
 8002942:	4843      	ldr	r0, [pc, #268]	; (8002a50 <BSP_LCD_DisplayStringAt+0x184>)
 8002944:	4613      	mov	r3, r2
 8002946:	005b      	lsls	r3, r3, #1
 8002948:	4413      	add	r3, r2
 800294a:	009b      	lsls	r3, r3, #2
 800294c:	4403      	add	r3, r0
 800294e:	3308      	adds	r3, #8
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	889b      	ldrh	r3, [r3, #4]
 8002954:	fb03 f301 	mul.w	r3, r3, r1
 8002958:	085b      	lsrs	r3, r3, #1
 800295a:	b29a      	uxth	r2, r3
 800295c:	89fb      	ldrh	r3, [r7, #14]
 800295e:	4413      	add	r3, r2
 8002960:	83fb      	strh	r3, [r7, #30]
      break;
 8002962:	e01b      	b.n	800299c <BSP_LCD_DisplayStringAt+0xd0>
    }
  case LEFT_MODE:
    {
      ref_column = Xpos;
 8002964:	89fb      	ldrh	r3, [r7, #14]
 8002966:	83fb      	strh	r3, [r7, #30]
      break;
 8002968:	e018      	b.n	800299c <BSP_LCD_DisplayStringAt+0xd0>
    }
  case RIGHT_MODE:
    {
      ref_column = - Xpos + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 800296a:	693a      	ldr	r2, [r7, #16]
 800296c:	69bb      	ldr	r3, [r7, #24]
 800296e:	1ad3      	subs	r3, r2, r3
 8002970:	b299      	uxth	r1, r3
 8002972:	4b36      	ldr	r3, [pc, #216]	; (8002a4c <BSP_LCD_DisplayStringAt+0x180>)
 8002974:	681a      	ldr	r2, [r3, #0]
 8002976:	4836      	ldr	r0, [pc, #216]	; (8002a50 <BSP_LCD_DisplayStringAt+0x184>)
 8002978:	4613      	mov	r3, r2
 800297a:	005b      	lsls	r3, r3, #1
 800297c:	4413      	add	r3, r2
 800297e:	009b      	lsls	r3, r3, #2
 8002980:	4403      	add	r3, r0
 8002982:	3308      	adds	r3, #8
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	889b      	ldrh	r3, [r3, #4]
 8002988:	fb11 f303 	smulbb	r3, r1, r3
 800298c:	b29a      	uxth	r2, r3
 800298e:	89fb      	ldrh	r3, [r7, #14]
 8002990:	1ad3      	subs	r3, r2, r3
 8002992:	83fb      	strh	r3, [r7, #30]
      break;
 8002994:	e002      	b.n	800299c <BSP_LCD_DisplayStringAt+0xd0>
    }    
  default:
    {
      ref_column = Xpos;
 8002996:	89fb      	ldrh	r3, [r7, #14]
 8002998:	83fb      	strh	r3, [r7, #30]
      break;
 800299a:	bf00      	nop
    }
  }
  
  /* Check that the Start column is located in the screen */
  if ((ref_column < 1) || (ref_column >= 0x8000))
 800299c:	8bfb      	ldrh	r3, [r7, #30]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d003      	beq.n	80029aa <BSP_LCD_DisplayStringAt+0xde>
 80029a2:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	da1d      	bge.n	80029e6 <BSP_LCD_DisplayStringAt+0x11a>
  {
    ref_column = 1;
 80029aa:	2301      	movs	r3, #1
 80029ac:	83fb      	strh	r3, [r7, #30]
  }

  /* Send the string character by character on LCD */
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 80029ae:	e01a      	b.n	80029e6 <BSP_LCD_DisplayStringAt+0x11a>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(ref_column, Ypos, *Text);
 80029b0:	68bb      	ldr	r3, [r7, #8]
 80029b2:	781a      	ldrb	r2, [r3, #0]
 80029b4:	89b9      	ldrh	r1, [r7, #12]
 80029b6:	8bfb      	ldrh	r3, [r7, #30]
 80029b8:	4618      	mov	r0, r3
 80029ba:	f7ff ff43 	bl	8002844 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    ref_column += DrawProp[ActiveLayer].pFont->Width;
 80029be:	4b23      	ldr	r3, [pc, #140]	; (8002a4c <BSP_LCD_DisplayStringAt+0x180>)
 80029c0:	681a      	ldr	r2, [r3, #0]
 80029c2:	4923      	ldr	r1, [pc, #140]	; (8002a50 <BSP_LCD_DisplayStringAt+0x184>)
 80029c4:	4613      	mov	r3, r2
 80029c6:	005b      	lsls	r3, r3, #1
 80029c8:	4413      	add	r3, r2
 80029ca:	009b      	lsls	r3, r3, #2
 80029cc:	440b      	add	r3, r1
 80029ce:	3308      	adds	r3, #8
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	889a      	ldrh	r2, [r3, #4]
 80029d4:	8bfb      	ldrh	r3, [r7, #30]
 80029d6:	4413      	add	r3, r2
 80029d8:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    Text++;
 80029da:	68bb      	ldr	r3, [r7, #8]
 80029dc:	3301      	adds	r3, #1
 80029de:	60bb      	str	r3, [r7, #8]
    i++;
 80029e0:	8bbb      	ldrh	r3, [r7, #28]
 80029e2:	3301      	adds	r3, #1
 80029e4:	83bb      	strh	r3, [r7, #28]
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 80029e6:	68bb      	ldr	r3, [r7, #8]
 80029e8:	781b      	ldrb	r3, [r3, #0]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	bf14      	ite	ne
 80029ee:	2301      	movne	r3, #1
 80029f0:	2300      	moveq	r3, #0
 80029f2:	b2dc      	uxtb	r4, r3
 80029f4:	f7ff fe04 	bl	8002600 <BSP_LCD_GetXSize>
 80029f8:	4605      	mov	r5, r0
 80029fa:	8bb9      	ldrh	r1, [r7, #28]
 80029fc:	4b13      	ldr	r3, [pc, #76]	; (8002a4c <BSP_LCD_DisplayStringAt+0x180>)
 80029fe:	681a      	ldr	r2, [r3, #0]
 8002a00:	4813      	ldr	r0, [pc, #76]	; (8002a50 <BSP_LCD_DisplayStringAt+0x184>)
 8002a02:	4613      	mov	r3, r2
 8002a04:	005b      	lsls	r3, r3, #1
 8002a06:	4413      	add	r3, r2
 8002a08:	009b      	lsls	r3, r3, #2
 8002a0a:	4403      	add	r3, r0
 8002a0c:	3308      	adds	r3, #8
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	889b      	ldrh	r3, [r3, #4]
 8002a12:	fb03 f301 	mul.w	r3, r3, r1
 8002a16:	1aeb      	subs	r3, r5, r3
 8002a18:	b299      	uxth	r1, r3
 8002a1a:	4b0c      	ldr	r3, [pc, #48]	; (8002a4c <BSP_LCD_DisplayStringAt+0x180>)
 8002a1c:	681a      	ldr	r2, [r3, #0]
 8002a1e:	480c      	ldr	r0, [pc, #48]	; (8002a50 <BSP_LCD_DisplayStringAt+0x184>)
 8002a20:	4613      	mov	r3, r2
 8002a22:	005b      	lsls	r3, r3, #1
 8002a24:	4413      	add	r3, r2
 8002a26:	009b      	lsls	r3, r3, #2
 8002a28:	4403      	add	r3, r0
 8002a2a:	3308      	adds	r3, #8
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	889b      	ldrh	r3, [r3, #4]
 8002a30:	4299      	cmp	r1, r3
 8002a32:	bf2c      	ite	cs
 8002a34:	2301      	movcs	r3, #1
 8002a36:	2300      	movcc	r3, #0
 8002a38:	b2db      	uxtb	r3, r3
 8002a3a:	4023      	ands	r3, r4
 8002a3c:	b2db      	uxtb	r3, r3
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d1b6      	bne.n	80029b0 <BSP_LCD_DisplayStringAt+0xe4>
  }  
}
 8002a42:	bf00      	nop
 8002a44:	3720      	adds	r7, #32
 8002a46:	46bd      	mov	sp, r7
 8002a48:	bdb0      	pop	{r4, r5, r7, pc}
 8002a4a:	bf00      	nop
 8002a4c:	20000360 	.word	0x20000360
 8002a50:	20000364 	.word	0x20000364

08002a54 <BSP_LCD_DisplayStringAtLine>:
  * @param  Line: Line where to display the character shape
  * @param  ptr: Pointer to string to display on LCD
  * @retval None
  */
void BSP_LCD_DisplayStringAtLine(uint16_t Line, uint8_t *ptr)
{  
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b082      	sub	sp, #8
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	6039      	str	r1, [r7, #0]
 8002a5e:	80fb      	strh	r3, [r7, #6]
  BSP_LCD_DisplayStringAt(0, LINE(Line), ptr, LEFT_MODE);
 8002a60:	f7ff feb2 	bl	80027c8 <BSP_LCD_GetFont>
 8002a64:	4603      	mov	r3, r0
 8002a66:	88db      	ldrh	r3, [r3, #6]
 8002a68:	88fa      	ldrh	r2, [r7, #6]
 8002a6a:	fb12 f303 	smulbb	r3, r2, r3
 8002a6e:	b299      	uxth	r1, r3
 8002a70:	2303      	movs	r3, #3
 8002a72:	683a      	ldr	r2, [r7, #0]
 8002a74:	2000      	movs	r0, #0
 8002a76:	f7ff ff29 	bl	80028cc <BSP_LCD_DisplayStringAt>
}
 8002a7a:	bf00      	nop
 8002a7c:	3708      	adds	r7, #8
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd80      	pop	{r7, pc}
	...

08002a84 <BSP_LCD_DrawHLine>:
  * @param  Ypos: Y position
  * @param  Length: Line length
  * @retval None
  */
void BSP_LCD_DrawHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 8002a84:	b5b0      	push	{r4, r5, r7, lr}
 8002a86:	b086      	sub	sp, #24
 8002a88:	af02      	add	r7, sp, #8
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	80fb      	strh	r3, [r7, #6]
 8002a8e:	460b      	mov	r3, r1
 8002a90:	80bb      	strh	r3, [r7, #4]
 8002a92:	4613      	mov	r3, r2
 8002a94:	807b      	strh	r3, [r7, #2]
  uint32_t  Xaddress = 0;
 8002a96:	2300      	movs	r3, #0
 8002a98:	60fb      	str	r3, [r7, #12]
  
  /* Get the line address */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8002a9a:	4b26      	ldr	r3, [pc, #152]	; (8002b34 <BSP_LCD_DrawHLine+0xb0>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	4a26      	ldr	r2, [pc, #152]	; (8002b38 <BSP_LCD_DrawHLine+0xb4>)
 8002aa0:	2134      	movs	r1, #52	; 0x34
 8002aa2:	fb01 f303 	mul.w	r3, r1, r3
 8002aa6:	4413      	add	r3, r2
 8002aa8:	3348      	adds	r3, #72	; 0x48
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	2b02      	cmp	r3, #2
 8002aae:	d114      	bne.n	8002ada <BSP_LCD_DrawHLine+0x56>
  { /* RGB565 format */
    Xaddress = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 2*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8002ab0:	4b20      	ldr	r3, [pc, #128]	; (8002b34 <BSP_LCD_DrawHLine+0xb0>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	4a20      	ldr	r2, [pc, #128]	; (8002b38 <BSP_LCD_DrawHLine+0xb4>)
 8002ab6:	2134      	movs	r1, #52	; 0x34
 8002ab8:	fb01 f303 	mul.w	r3, r1, r3
 8002abc:	4413      	add	r3, r2
 8002abe:	335c      	adds	r3, #92	; 0x5c
 8002ac0:	681c      	ldr	r4, [r3, #0]
 8002ac2:	f7ff fd9d 	bl	8002600 <BSP_LCD_GetXSize>
 8002ac6:	4602      	mov	r2, r0
 8002ac8:	88bb      	ldrh	r3, [r7, #4]
 8002aca:	fb03 f202 	mul.w	r2, r3, r2
 8002ace:	88fb      	ldrh	r3, [r7, #6]
 8002ad0:	4413      	add	r3, r2
 8002ad2:	005b      	lsls	r3, r3, #1
 8002ad4:	4423      	add	r3, r4
 8002ad6:	60fb      	str	r3, [r7, #12]
 8002ad8:	e013      	b.n	8002b02 <BSP_LCD_DrawHLine+0x7e>
  }
  else
  { /* ARGB8888 format */
    Xaddress = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8002ada:	4b16      	ldr	r3, [pc, #88]	; (8002b34 <BSP_LCD_DrawHLine+0xb0>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	4a16      	ldr	r2, [pc, #88]	; (8002b38 <BSP_LCD_DrawHLine+0xb4>)
 8002ae0:	2134      	movs	r1, #52	; 0x34
 8002ae2:	fb01 f303 	mul.w	r3, r1, r3
 8002ae6:	4413      	add	r3, r2
 8002ae8:	335c      	adds	r3, #92	; 0x5c
 8002aea:	681c      	ldr	r4, [r3, #0]
 8002aec:	f7ff fd88 	bl	8002600 <BSP_LCD_GetXSize>
 8002af0:	4602      	mov	r2, r0
 8002af2:	88bb      	ldrh	r3, [r7, #4]
 8002af4:	fb03 f202 	mul.w	r2, r3, r2
 8002af8:	88fb      	ldrh	r3, [r7, #6]
 8002afa:	4413      	add	r3, r2
 8002afc:	009b      	lsls	r3, r3, #2
 8002afe:	4423      	add	r3, r4
 8002b00:	60fb      	str	r3, [r7, #12]
  }
  
  /* Write line */
  LL_FillBuffer(ActiveLayer, (uint32_t *)Xaddress, Length, 1, 0, DrawProp[ActiveLayer].TextColor);
 8002b02:	4b0c      	ldr	r3, [pc, #48]	; (8002b34 <BSP_LCD_DrawHLine+0xb0>)
 8002b04:	6818      	ldr	r0, [r3, #0]
 8002b06:	68fc      	ldr	r4, [r7, #12]
 8002b08:	887d      	ldrh	r5, [r7, #2]
 8002b0a:	4b0a      	ldr	r3, [pc, #40]	; (8002b34 <BSP_LCD_DrawHLine+0xb0>)
 8002b0c:	681a      	ldr	r2, [r3, #0]
 8002b0e:	490b      	ldr	r1, [pc, #44]	; (8002b3c <BSP_LCD_DrawHLine+0xb8>)
 8002b10:	4613      	mov	r3, r2
 8002b12:	005b      	lsls	r3, r3, #1
 8002b14:	4413      	add	r3, r2
 8002b16:	009b      	lsls	r3, r3, #2
 8002b18:	440b      	add	r3, r1
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	9301      	str	r3, [sp, #4]
 8002b1e:	2300      	movs	r3, #0
 8002b20:	9300      	str	r3, [sp, #0]
 8002b22:	2301      	movs	r3, #1
 8002b24:	462a      	mov	r2, r5
 8002b26:	4621      	mov	r1, r4
 8002b28:	f000 fe98 	bl	800385c <LL_FillBuffer>
}
 8002b2c:	bf00      	nop
 8002b2e:	3710      	adds	r7, #16
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bdb0      	pop	{r4, r5, r7, pc}
 8002b34:	20000360 	.word	0x20000360
 8002b38:	20008bb4 	.word	0x20008bb4
 8002b3c:	20000364 	.word	0x20000364

08002b40 <BSP_LCD_DrawLine>:
  * @param  x2: Point 2 X position
  * @param  y2: Point 2 Y position
  * @retval None
  */
void BSP_LCD_DrawLine(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2)
{
 8002b40:	b590      	push	{r4, r7, lr}
 8002b42:	b08b      	sub	sp, #44	; 0x2c
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	4604      	mov	r4, r0
 8002b48:	4608      	mov	r0, r1
 8002b4a:	4611      	mov	r1, r2
 8002b4c:	461a      	mov	r2, r3
 8002b4e:	4623      	mov	r3, r4
 8002b50:	80fb      	strh	r3, [r7, #6]
 8002b52:	4603      	mov	r3, r0
 8002b54:	80bb      	strh	r3, [r7, #4]
 8002b56:	460b      	mov	r3, r1
 8002b58:	807b      	strh	r3, [r7, #2]
 8002b5a:	4613      	mov	r3, r2
 8002b5c:	803b      	strh	r3, [r7, #0]
  int16_t deltax = 0, deltay = 0, x = 0, y = 0, xinc1 = 0, xinc2 = 0, 
 8002b5e:	2300      	movs	r3, #0
 8002b60:	823b      	strh	r3, [r7, #16]
 8002b62:	2300      	movs	r3, #0
 8002b64:	81fb      	strh	r3, [r7, #14]
 8002b66:	2300      	movs	r3, #0
 8002b68:	84fb      	strh	r3, [r7, #38]	; 0x26
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	84bb      	strh	r3, [r7, #36]	; 0x24
 8002b6e:	2300      	movs	r3, #0
 8002b70:	847b      	strh	r3, [r7, #34]	; 0x22
 8002b72:	2300      	movs	r3, #0
 8002b74:	843b      	strh	r3, [r7, #32]
  yinc1 = 0, yinc2 = 0, den = 0, num = 0, num_add = 0, num_pixels = 0, 
 8002b76:	2300      	movs	r3, #0
 8002b78:	83fb      	strh	r3, [r7, #30]
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	83bb      	strh	r3, [r7, #28]
 8002b7e:	2300      	movs	r3, #0
 8002b80:	837b      	strh	r3, [r7, #26]
 8002b82:	2300      	movs	r3, #0
 8002b84:	833b      	strh	r3, [r7, #24]
 8002b86:	2300      	movs	r3, #0
 8002b88:	82fb      	strh	r3, [r7, #22]
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	82bb      	strh	r3, [r7, #20]
  curpixel = 0;
 8002b8e:	2300      	movs	r3, #0
 8002b90:	827b      	strh	r3, [r7, #18]
  
  deltax = ABS(x2 - x1);        /* The difference between the x's */
 8002b92:	887a      	ldrh	r2, [r7, #2]
 8002b94:	88fb      	ldrh	r3, [r7, #6]
 8002b96:	1ad3      	subs	r3, r2, r3
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	bfb8      	it	lt
 8002b9c:	425b      	neglt	r3, r3
 8002b9e:	823b      	strh	r3, [r7, #16]
  deltay = ABS(y2 - y1);        /* The difference between the y's */
 8002ba0:	883a      	ldrh	r2, [r7, #0]
 8002ba2:	88bb      	ldrh	r3, [r7, #4]
 8002ba4:	1ad3      	subs	r3, r2, r3
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	bfb8      	it	lt
 8002baa:	425b      	neglt	r3, r3
 8002bac:	81fb      	strh	r3, [r7, #14]
  x = x1;                       /* Start x off at the first pixel */
 8002bae:	88fb      	ldrh	r3, [r7, #6]
 8002bb0:	84fb      	strh	r3, [r7, #38]	; 0x26
  y = y1;                       /* Start y off at the first pixel */
 8002bb2:	88bb      	ldrh	r3, [r7, #4]
 8002bb4:	84bb      	strh	r3, [r7, #36]	; 0x24
  
  if (x2 >= x1)                 /* The x-values are increasing */
 8002bb6:	887a      	ldrh	r2, [r7, #2]
 8002bb8:	88fb      	ldrh	r3, [r7, #6]
 8002bba:	429a      	cmp	r2, r3
 8002bbc:	d304      	bcc.n	8002bc8 <BSP_LCD_DrawLine+0x88>
  {
    xinc1 = 1;
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	847b      	strh	r3, [r7, #34]	; 0x22
    xinc2 = 1;
 8002bc2:	2301      	movs	r3, #1
 8002bc4:	843b      	strh	r3, [r7, #32]
 8002bc6:	e005      	b.n	8002bd4 <BSP_LCD_DrawLine+0x94>
  }
  else                          /* The x-values are decreasing */
  {
    xinc1 = -1;
 8002bc8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002bcc:	847b      	strh	r3, [r7, #34]	; 0x22
    xinc2 = -1;
 8002bce:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002bd2:	843b      	strh	r3, [r7, #32]
  }
  
  if (y2 >= y1)                 /* The y-values are increasing */
 8002bd4:	883a      	ldrh	r2, [r7, #0]
 8002bd6:	88bb      	ldrh	r3, [r7, #4]
 8002bd8:	429a      	cmp	r2, r3
 8002bda:	d304      	bcc.n	8002be6 <BSP_LCD_DrawLine+0xa6>
  {
    yinc1 = 1;
 8002bdc:	2301      	movs	r3, #1
 8002bde:	83fb      	strh	r3, [r7, #30]
    yinc2 = 1;
 8002be0:	2301      	movs	r3, #1
 8002be2:	83bb      	strh	r3, [r7, #28]
 8002be4:	e005      	b.n	8002bf2 <BSP_LCD_DrawLine+0xb2>
  }
  else                          /* The y-values are decreasing */
  {
    yinc1 = -1;
 8002be6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002bea:	83fb      	strh	r3, [r7, #30]
    yinc2 = -1;
 8002bec:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002bf0:	83bb      	strh	r3, [r7, #28]
  }
  
  if (deltax >= deltay)         /* There is at least one x-value for every y-value */
 8002bf2:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8002bf6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002bfa:	429a      	cmp	r2, r3
 8002bfc:	db11      	blt.n	8002c22 <BSP_LCD_DrawLine+0xe2>
  {
    xinc1 = 0;                  /* Don't change the x when numerator >= denominator */
 8002bfe:	2300      	movs	r3, #0
 8002c00:	847b      	strh	r3, [r7, #34]	; 0x22
    yinc2 = 0;                  /* Don't change the y for every iteration */
 8002c02:	2300      	movs	r3, #0
 8002c04:	83bb      	strh	r3, [r7, #28]
    den = deltax;
 8002c06:	8a3b      	ldrh	r3, [r7, #16]
 8002c08:	837b      	strh	r3, [r7, #26]
    num = deltax / 2;
 8002c0a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	da00      	bge.n	8002c14 <BSP_LCD_DrawLine+0xd4>
 8002c12:	3301      	adds	r3, #1
 8002c14:	105b      	asrs	r3, r3, #1
 8002c16:	833b      	strh	r3, [r7, #24]
    num_add = deltay;
 8002c18:	89fb      	ldrh	r3, [r7, #14]
 8002c1a:	82fb      	strh	r3, [r7, #22]
    num_pixels = deltax;         /* There are more x-values than y-values */
 8002c1c:	8a3b      	ldrh	r3, [r7, #16]
 8002c1e:	82bb      	strh	r3, [r7, #20]
 8002c20:	e010      	b.n	8002c44 <BSP_LCD_DrawLine+0x104>
  }
  else                          /* There is at least one y-value for every x-value */
  {
    xinc2 = 0;                  /* Don't change the x for every iteration */
 8002c22:	2300      	movs	r3, #0
 8002c24:	843b      	strh	r3, [r7, #32]
    yinc1 = 0;                  /* Don't change the y when numerator >= denominator */
 8002c26:	2300      	movs	r3, #0
 8002c28:	83fb      	strh	r3, [r7, #30]
    den = deltay;
 8002c2a:	89fb      	ldrh	r3, [r7, #14]
 8002c2c:	837b      	strh	r3, [r7, #26]
    num = deltay / 2;
 8002c2e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	da00      	bge.n	8002c38 <BSP_LCD_DrawLine+0xf8>
 8002c36:	3301      	adds	r3, #1
 8002c38:	105b      	asrs	r3, r3, #1
 8002c3a:	833b      	strh	r3, [r7, #24]
    num_add = deltax;
 8002c3c:	8a3b      	ldrh	r3, [r7, #16]
 8002c3e:	82fb      	strh	r3, [r7, #22]
    num_pixels = deltay;         /* There are more y-values than x-values */
 8002c40:	89fb      	ldrh	r3, [r7, #14]
 8002c42:	82bb      	strh	r3, [r7, #20]
  }
  
  for (curpixel = 0; curpixel <= num_pixels; curpixel++)
 8002c44:	2300      	movs	r3, #0
 8002c46:	827b      	strh	r3, [r7, #18]
 8002c48:	e038      	b.n	8002cbc <BSP_LCD_DrawLine+0x17c>
  {
    BSP_LCD_DrawPixel(x, y, DrawProp[ActiveLayer].TextColor);   /* Draw the current pixel */
 8002c4a:	8cf8      	ldrh	r0, [r7, #38]	; 0x26
 8002c4c:	8cbc      	ldrh	r4, [r7, #36]	; 0x24
 8002c4e:	4b20      	ldr	r3, [pc, #128]	; (8002cd0 <BSP_LCD_DrawLine+0x190>)
 8002c50:	681a      	ldr	r2, [r3, #0]
 8002c52:	4920      	ldr	r1, [pc, #128]	; (8002cd4 <BSP_LCD_DrawLine+0x194>)
 8002c54:	4613      	mov	r3, r2
 8002c56:	005b      	lsls	r3, r3, #1
 8002c58:	4413      	add	r3, r2
 8002c5a:	009b      	lsls	r3, r3, #2
 8002c5c:	440b      	add	r3, r1
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	461a      	mov	r2, r3
 8002c62:	4621      	mov	r1, r4
 8002c64:	f000 f928 	bl	8002eb8 <BSP_LCD_DrawPixel>
    num += num_add;                            /* Increase the numerator by the top of the fraction */
 8002c68:	8b3a      	ldrh	r2, [r7, #24]
 8002c6a:	8afb      	ldrh	r3, [r7, #22]
 8002c6c:	4413      	add	r3, r2
 8002c6e:	b29b      	uxth	r3, r3
 8002c70:	833b      	strh	r3, [r7, #24]
    if (num >= den)                           /* Check if numerator >= denominator */
 8002c72:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8002c76:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8002c7a:	429a      	cmp	r2, r3
 8002c7c:	db0e      	blt.n	8002c9c <BSP_LCD_DrawLine+0x15c>
    {
      num -= den;                             /* Calculate the new numerator value */
 8002c7e:	8b3a      	ldrh	r2, [r7, #24]
 8002c80:	8b7b      	ldrh	r3, [r7, #26]
 8002c82:	1ad3      	subs	r3, r2, r3
 8002c84:	b29b      	uxth	r3, r3
 8002c86:	833b      	strh	r3, [r7, #24]
      x += xinc1;                             /* Change the x as appropriate */
 8002c88:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8002c8a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002c8c:	4413      	add	r3, r2
 8002c8e:	b29b      	uxth	r3, r3
 8002c90:	84fb      	strh	r3, [r7, #38]	; 0x26
      y += yinc1;                             /* Change the y as appropriate */
 8002c92:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002c94:	8bfb      	ldrh	r3, [r7, #30]
 8002c96:	4413      	add	r3, r2
 8002c98:	b29b      	uxth	r3, r3
 8002c9a:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    x += xinc2;                               /* Change the x as appropriate */
 8002c9c:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8002c9e:	8c3b      	ldrh	r3, [r7, #32]
 8002ca0:	4413      	add	r3, r2
 8002ca2:	b29b      	uxth	r3, r3
 8002ca4:	84fb      	strh	r3, [r7, #38]	; 0x26
    y += yinc2;                               /* Change the y as appropriate */
 8002ca6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002ca8:	8bbb      	ldrh	r3, [r7, #28]
 8002caa:	4413      	add	r3, r2
 8002cac:	b29b      	uxth	r3, r3
 8002cae:	84bb      	strh	r3, [r7, #36]	; 0x24
  for (curpixel = 0; curpixel <= num_pixels; curpixel++)
 8002cb0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002cb4:	b29b      	uxth	r3, r3
 8002cb6:	3301      	adds	r3, #1
 8002cb8:	b29b      	uxth	r3, r3
 8002cba:	827b      	strh	r3, [r7, #18]
 8002cbc:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8002cc0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002cc4:	429a      	cmp	r2, r3
 8002cc6:	ddc0      	ble.n	8002c4a <BSP_LCD_DrawLine+0x10a>
  }
}
 8002cc8:	bf00      	nop
 8002cca:	372c      	adds	r7, #44	; 0x2c
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	bd90      	pop	{r4, r7, pc}
 8002cd0:	20000360 	.word	0x20000360
 8002cd4:	20000364 	.word	0x20000364

08002cd8 <BSP_LCD_DrawCircle>:
  * @param  Ypos: Y position
  * @param  Radius: Circle radius
  * @retval None
  */
void BSP_LCD_DrawCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 8002cd8:	b590      	push	{r4, r7, lr}
 8002cda:	b087      	sub	sp, #28
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	4603      	mov	r3, r0
 8002ce0:	80fb      	strh	r3, [r7, #6]
 8002ce2:	460b      	mov	r3, r1
 8002ce4:	80bb      	strh	r3, [r7, #4]
 8002ce6:	4613      	mov	r3, r2
 8002ce8:	807b      	strh	r3, [r7, #2]
  int32_t   decision;    /* Decision Variable */ 
  uint32_t  current_x;   /* Current X Value */
  uint32_t  current_y;   /* Current Y Value */
  
  decision = 3 - (Radius << 1);
 8002cea:	887b      	ldrh	r3, [r7, #2]
 8002cec:	005b      	lsls	r3, r3, #1
 8002cee:	f1c3 0303 	rsb	r3, r3, #3
 8002cf2:	617b      	str	r3, [r7, #20]
  current_x = 0;
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	613b      	str	r3, [r7, #16]
  current_y = Radius;
 8002cf8:	887b      	ldrh	r3, [r7, #2]
 8002cfa:	60fb      	str	r3, [r7, #12]
  
  while (current_x <= current_y)
 8002cfc:	e0cf      	b.n	8002e9e <BSP_LCD_DrawCircle+0x1c6>
  {
    BSP_LCD_DrawPixel((Xpos + current_x), (Ypos - current_y), DrawProp[ActiveLayer].TextColor);
 8002cfe:	693b      	ldr	r3, [r7, #16]
 8002d00:	b29a      	uxth	r2, r3
 8002d02:	88fb      	ldrh	r3, [r7, #6]
 8002d04:	4413      	add	r3, r2
 8002d06:	b298      	uxth	r0, r3
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	b29b      	uxth	r3, r3
 8002d0c:	88ba      	ldrh	r2, [r7, #4]
 8002d0e:	1ad3      	subs	r3, r2, r3
 8002d10:	b29c      	uxth	r4, r3
 8002d12:	4b67      	ldr	r3, [pc, #412]	; (8002eb0 <BSP_LCD_DrawCircle+0x1d8>)
 8002d14:	681a      	ldr	r2, [r3, #0]
 8002d16:	4967      	ldr	r1, [pc, #412]	; (8002eb4 <BSP_LCD_DrawCircle+0x1dc>)
 8002d18:	4613      	mov	r3, r2
 8002d1a:	005b      	lsls	r3, r3, #1
 8002d1c:	4413      	add	r3, r2
 8002d1e:	009b      	lsls	r3, r3, #2
 8002d20:	440b      	add	r3, r1
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	461a      	mov	r2, r3
 8002d26:	4621      	mov	r1, r4
 8002d28:	f000 f8c6 	bl	8002eb8 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_x), (Ypos - current_y), DrawProp[ActiveLayer].TextColor);
 8002d2c:	693b      	ldr	r3, [r7, #16]
 8002d2e:	b29b      	uxth	r3, r3
 8002d30:	88fa      	ldrh	r2, [r7, #6]
 8002d32:	1ad3      	subs	r3, r2, r3
 8002d34:	b298      	uxth	r0, r3
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	b29b      	uxth	r3, r3
 8002d3a:	88ba      	ldrh	r2, [r7, #4]
 8002d3c:	1ad3      	subs	r3, r2, r3
 8002d3e:	b29c      	uxth	r4, r3
 8002d40:	4b5b      	ldr	r3, [pc, #364]	; (8002eb0 <BSP_LCD_DrawCircle+0x1d8>)
 8002d42:	681a      	ldr	r2, [r3, #0]
 8002d44:	495b      	ldr	r1, [pc, #364]	; (8002eb4 <BSP_LCD_DrawCircle+0x1dc>)
 8002d46:	4613      	mov	r3, r2
 8002d48:	005b      	lsls	r3, r3, #1
 8002d4a:	4413      	add	r3, r2
 8002d4c:	009b      	lsls	r3, r3, #2
 8002d4e:	440b      	add	r3, r1
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	461a      	mov	r2, r3
 8002d54:	4621      	mov	r1, r4
 8002d56:	f000 f8af 	bl	8002eb8 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos + current_y), (Ypos - current_x), DrawProp[ActiveLayer].TextColor);
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	b29a      	uxth	r2, r3
 8002d5e:	88fb      	ldrh	r3, [r7, #6]
 8002d60:	4413      	add	r3, r2
 8002d62:	b298      	uxth	r0, r3
 8002d64:	693b      	ldr	r3, [r7, #16]
 8002d66:	b29b      	uxth	r3, r3
 8002d68:	88ba      	ldrh	r2, [r7, #4]
 8002d6a:	1ad3      	subs	r3, r2, r3
 8002d6c:	b29c      	uxth	r4, r3
 8002d6e:	4b50      	ldr	r3, [pc, #320]	; (8002eb0 <BSP_LCD_DrawCircle+0x1d8>)
 8002d70:	681a      	ldr	r2, [r3, #0]
 8002d72:	4950      	ldr	r1, [pc, #320]	; (8002eb4 <BSP_LCD_DrawCircle+0x1dc>)
 8002d74:	4613      	mov	r3, r2
 8002d76:	005b      	lsls	r3, r3, #1
 8002d78:	4413      	add	r3, r2
 8002d7a:	009b      	lsls	r3, r3, #2
 8002d7c:	440b      	add	r3, r1
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	461a      	mov	r2, r3
 8002d82:	4621      	mov	r1, r4
 8002d84:	f000 f898 	bl	8002eb8 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_y), (Ypos - current_x), DrawProp[ActiveLayer].TextColor);
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	b29b      	uxth	r3, r3
 8002d8c:	88fa      	ldrh	r2, [r7, #6]
 8002d8e:	1ad3      	subs	r3, r2, r3
 8002d90:	b298      	uxth	r0, r3
 8002d92:	693b      	ldr	r3, [r7, #16]
 8002d94:	b29b      	uxth	r3, r3
 8002d96:	88ba      	ldrh	r2, [r7, #4]
 8002d98:	1ad3      	subs	r3, r2, r3
 8002d9a:	b29c      	uxth	r4, r3
 8002d9c:	4b44      	ldr	r3, [pc, #272]	; (8002eb0 <BSP_LCD_DrawCircle+0x1d8>)
 8002d9e:	681a      	ldr	r2, [r3, #0]
 8002da0:	4944      	ldr	r1, [pc, #272]	; (8002eb4 <BSP_LCD_DrawCircle+0x1dc>)
 8002da2:	4613      	mov	r3, r2
 8002da4:	005b      	lsls	r3, r3, #1
 8002da6:	4413      	add	r3, r2
 8002da8:	009b      	lsls	r3, r3, #2
 8002daa:	440b      	add	r3, r1
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	461a      	mov	r2, r3
 8002db0:	4621      	mov	r1, r4
 8002db2:	f000 f881 	bl	8002eb8 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos + current_x), (Ypos + current_y), DrawProp[ActiveLayer].TextColor);
 8002db6:	693b      	ldr	r3, [r7, #16]
 8002db8:	b29a      	uxth	r2, r3
 8002dba:	88fb      	ldrh	r3, [r7, #6]
 8002dbc:	4413      	add	r3, r2
 8002dbe:	b298      	uxth	r0, r3
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	b29a      	uxth	r2, r3
 8002dc4:	88bb      	ldrh	r3, [r7, #4]
 8002dc6:	4413      	add	r3, r2
 8002dc8:	b29c      	uxth	r4, r3
 8002dca:	4b39      	ldr	r3, [pc, #228]	; (8002eb0 <BSP_LCD_DrawCircle+0x1d8>)
 8002dcc:	681a      	ldr	r2, [r3, #0]
 8002dce:	4939      	ldr	r1, [pc, #228]	; (8002eb4 <BSP_LCD_DrawCircle+0x1dc>)
 8002dd0:	4613      	mov	r3, r2
 8002dd2:	005b      	lsls	r3, r3, #1
 8002dd4:	4413      	add	r3, r2
 8002dd6:	009b      	lsls	r3, r3, #2
 8002dd8:	440b      	add	r3, r1
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	461a      	mov	r2, r3
 8002dde:	4621      	mov	r1, r4
 8002de0:	f000 f86a 	bl	8002eb8 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_x), (Ypos + current_y), DrawProp[ActiveLayer].TextColor);
 8002de4:	693b      	ldr	r3, [r7, #16]
 8002de6:	b29b      	uxth	r3, r3
 8002de8:	88fa      	ldrh	r2, [r7, #6]
 8002dea:	1ad3      	subs	r3, r2, r3
 8002dec:	b298      	uxth	r0, r3
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	b29a      	uxth	r2, r3
 8002df2:	88bb      	ldrh	r3, [r7, #4]
 8002df4:	4413      	add	r3, r2
 8002df6:	b29c      	uxth	r4, r3
 8002df8:	4b2d      	ldr	r3, [pc, #180]	; (8002eb0 <BSP_LCD_DrawCircle+0x1d8>)
 8002dfa:	681a      	ldr	r2, [r3, #0]
 8002dfc:	492d      	ldr	r1, [pc, #180]	; (8002eb4 <BSP_LCD_DrawCircle+0x1dc>)
 8002dfe:	4613      	mov	r3, r2
 8002e00:	005b      	lsls	r3, r3, #1
 8002e02:	4413      	add	r3, r2
 8002e04:	009b      	lsls	r3, r3, #2
 8002e06:	440b      	add	r3, r1
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	461a      	mov	r2, r3
 8002e0c:	4621      	mov	r1, r4
 8002e0e:	f000 f853 	bl	8002eb8 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos + current_y), (Ypos + current_x), DrawProp[ActiveLayer].TextColor);
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	b29a      	uxth	r2, r3
 8002e16:	88fb      	ldrh	r3, [r7, #6]
 8002e18:	4413      	add	r3, r2
 8002e1a:	b298      	uxth	r0, r3
 8002e1c:	693b      	ldr	r3, [r7, #16]
 8002e1e:	b29a      	uxth	r2, r3
 8002e20:	88bb      	ldrh	r3, [r7, #4]
 8002e22:	4413      	add	r3, r2
 8002e24:	b29c      	uxth	r4, r3
 8002e26:	4b22      	ldr	r3, [pc, #136]	; (8002eb0 <BSP_LCD_DrawCircle+0x1d8>)
 8002e28:	681a      	ldr	r2, [r3, #0]
 8002e2a:	4922      	ldr	r1, [pc, #136]	; (8002eb4 <BSP_LCD_DrawCircle+0x1dc>)
 8002e2c:	4613      	mov	r3, r2
 8002e2e:	005b      	lsls	r3, r3, #1
 8002e30:	4413      	add	r3, r2
 8002e32:	009b      	lsls	r3, r3, #2
 8002e34:	440b      	add	r3, r1
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	461a      	mov	r2, r3
 8002e3a:	4621      	mov	r1, r4
 8002e3c:	f000 f83c 	bl	8002eb8 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_y), (Ypos + current_x), DrawProp[ActiveLayer].TextColor);
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	b29b      	uxth	r3, r3
 8002e44:	88fa      	ldrh	r2, [r7, #6]
 8002e46:	1ad3      	subs	r3, r2, r3
 8002e48:	b298      	uxth	r0, r3
 8002e4a:	693b      	ldr	r3, [r7, #16]
 8002e4c:	b29a      	uxth	r2, r3
 8002e4e:	88bb      	ldrh	r3, [r7, #4]
 8002e50:	4413      	add	r3, r2
 8002e52:	b29c      	uxth	r4, r3
 8002e54:	4b16      	ldr	r3, [pc, #88]	; (8002eb0 <BSP_LCD_DrawCircle+0x1d8>)
 8002e56:	681a      	ldr	r2, [r3, #0]
 8002e58:	4916      	ldr	r1, [pc, #88]	; (8002eb4 <BSP_LCD_DrawCircle+0x1dc>)
 8002e5a:	4613      	mov	r3, r2
 8002e5c:	005b      	lsls	r3, r3, #1
 8002e5e:	4413      	add	r3, r2
 8002e60:	009b      	lsls	r3, r3, #2
 8002e62:	440b      	add	r3, r1
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	461a      	mov	r2, r3
 8002e68:	4621      	mov	r1, r4
 8002e6a:	f000 f825 	bl	8002eb8 <BSP_LCD_DrawPixel>
    
    if (decision < 0)
 8002e6e:	697b      	ldr	r3, [r7, #20]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	da06      	bge.n	8002e82 <BSP_LCD_DrawCircle+0x1aa>
    { 
      decision += (current_x << 2) + 6;
 8002e74:	693b      	ldr	r3, [r7, #16]
 8002e76:	009a      	lsls	r2, r3, #2
 8002e78:	697b      	ldr	r3, [r7, #20]
 8002e7a:	4413      	add	r3, r2
 8002e7c:	3306      	adds	r3, #6
 8002e7e:	617b      	str	r3, [r7, #20]
 8002e80:	e00a      	b.n	8002e98 <BSP_LCD_DrawCircle+0x1c0>
    }
    else
    {
      decision += ((current_x - current_y) << 2) + 10;
 8002e82:	693a      	ldr	r2, [r7, #16]
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	1ad3      	subs	r3, r2, r3
 8002e88:	009a      	lsls	r2, r3, #2
 8002e8a:	697b      	ldr	r3, [r7, #20]
 8002e8c:	4413      	add	r3, r2
 8002e8e:	330a      	adds	r3, #10
 8002e90:	617b      	str	r3, [r7, #20]
      current_y--;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	3b01      	subs	r3, #1
 8002e96:	60fb      	str	r3, [r7, #12]
    }
    current_x++;
 8002e98:	693b      	ldr	r3, [r7, #16]
 8002e9a:	3301      	adds	r3, #1
 8002e9c:	613b      	str	r3, [r7, #16]
  while (current_x <= current_y)
 8002e9e:	693a      	ldr	r2, [r7, #16]
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	429a      	cmp	r2, r3
 8002ea4:	f67f af2b 	bls.w	8002cfe <BSP_LCD_DrawCircle+0x26>
  } 
}
 8002ea8:	bf00      	nop
 8002eaa:	371c      	adds	r7, #28
 8002eac:	46bd      	mov	sp, r7
 8002eae:	bd90      	pop	{r4, r7, pc}
 8002eb0:	20000360 	.word	0x20000360
 8002eb4:	20000364 	.word	0x20000364

08002eb8 <BSP_LCD_DrawPixel>:
  * @param  Ypos: Y position
  * @param  RGB_Code: Pixel color in ARGB mode (8-8-8-8)
  * @retval None
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 8002eb8:	b5b0      	push	{r4, r5, r7, lr}
 8002eba:	b082      	sub	sp, #8
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	603a      	str	r2, [r7, #0]
 8002ec2:	80fb      	strh	r3, [r7, #6]
 8002ec4:	460b      	mov	r3, r1
 8002ec6:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8002ec8:	4b1d      	ldr	r3, [pc, #116]	; (8002f40 <BSP_LCD_DrawPixel+0x88>)
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	4a1d      	ldr	r2, [pc, #116]	; (8002f44 <BSP_LCD_DrawPixel+0x8c>)
 8002ece:	2134      	movs	r1, #52	; 0x34
 8002ed0:	fb01 f303 	mul.w	r3, r1, r3
 8002ed4:	4413      	add	r3, r2
 8002ed6:	3348      	adds	r3, #72	; 0x48
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	2b02      	cmp	r3, #2
 8002edc:	d116      	bne.n	8002f0c <BSP_LCD_DrawPixel+0x54>
  { /* RGB565 format */
    *(__IO uint16_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos))) = (uint16_t)RGB_Code;
 8002ede:	4b18      	ldr	r3, [pc, #96]	; (8002f40 <BSP_LCD_DrawPixel+0x88>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	4a18      	ldr	r2, [pc, #96]	; (8002f44 <BSP_LCD_DrawPixel+0x8c>)
 8002ee4:	2134      	movs	r1, #52	; 0x34
 8002ee6:	fb01 f303 	mul.w	r3, r1, r3
 8002eea:	4413      	add	r3, r2
 8002eec:	335c      	adds	r3, #92	; 0x5c
 8002eee:	681c      	ldr	r4, [r3, #0]
 8002ef0:	88bd      	ldrh	r5, [r7, #4]
 8002ef2:	f7ff fb85 	bl	8002600 <BSP_LCD_GetXSize>
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	fb03 f205 	mul.w	r2, r3, r5
 8002efc:	88fb      	ldrh	r3, [r7, #6]
 8002efe:	4413      	add	r3, r2
 8002f00:	005b      	lsls	r3, r3, #1
 8002f02:	4423      	add	r3, r4
 8002f04:	683a      	ldr	r2, [r7, #0]
 8002f06:	b292      	uxth	r2, r2
 8002f08:	801a      	strh	r2, [r3, #0]
  }
  else
  { /* ARGB8888 format */
    *(__IO uint32_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
  }
}
 8002f0a:	e015      	b.n	8002f38 <BSP_LCD_DrawPixel+0x80>
    *(__IO uint32_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8002f0c:	4b0c      	ldr	r3, [pc, #48]	; (8002f40 <BSP_LCD_DrawPixel+0x88>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a0c      	ldr	r2, [pc, #48]	; (8002f44 <BSP_LCD_DrawPixel+0x8c>)
 8002f12:	2134      	movs	r1, #52	; 0x34
 8002f14:	fb01 f303 	mul.w	r3, r1, r3
 8002f18:	4413      	add	r3, r2
 8002f1a:	335c      	adds	r3, #92	; 0x5c
 8002f1c:	681c      	ldr	r4, [r3, #0]
 8002f1e:	88bd      	ldrh	r5, [r7, #4]
 8002f20:	f7ff fb6e 	bl	8002600 <BSP_LCD_GetXSize>
 8002f24:	4603      	mov	r3, r0
 8002f26:	fb03 f205 	mul.w	r2, r3, r5
 8002f2a:	88fb      	ldrh	r3, [r7, #6]
 8002f2c:	4413      	add	r3, r2
 8002f2e:	009b      	lsls	r3, r3, #2
 8002f30:	4423      	add	r3, r4
 8002f32:	461a      	mov	r2, r3
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	6013      	str	r3, [r2, #0]
}
 8002f38:	bf00      	nop
 8002f3a:	3708      	adds	r7, #8
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	bdb0      	pop	{r4, r5, r7, pc}
 8002f40:	20000360 	.word	0x20000360
 8002f44:	20008bb4 	.word	0x20008bb4

08002f48 <BSP_LCD_FillRect>:
  * @param  Width: Rectangle width  
  * @param  Height: Rectangle height
  * @retval None
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8002f48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f4c:	b086      	sub	sp, #24
 8002f4e:	af02      	add	r7, sp, #8
 8002f50:	4604      	mov	r4, r0
 8002f52:	4608      	mov	r0, r1
 8002f54:	4611      	mov	r1, r2
 8002f56:	461a      	mov	r2, r3
 8002f58:	4623      	mov	r3, r4
 8002f5a:	80fb      	strh	r3, [r7, #6]
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	80bb      	strh	r3, [r7, #4]
 8002f60:	460b      	mov	r3, r1
 8002f62:	807b      	strh	r3, [r7, #2]
 8002f64:	4613      	mov	r3, r2
 8002f66:	803b      	strh	r3, [r7, #0]
  uint32_t  x_address = 0;
 8002f68:	2300      	movs	r3, #0
 8002f6a:	60fb      	str	r3, [r7, #12]
  
  /* Set the text color */
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8002f6c:	4b30      	ldr	r3, [pc, #192]	; (8003030 <BSP_LCD_FillRect+0xe8>)
 8002f6e:	681a      	ldr	r2, [r3, #0]
 8002f70:	4930      	ldr	r1, [pc, #192]	; (8003034 <BSP_LCD_FillRect+0xec>)
 8002f72:	4613      	mov	r3, r2
 8002f74:	005b      	lsls	r3, r3, #1
 8002f76:	4413      	add	r3, r2
 8002f78:	009b      	lsls	r3, r3, #2
 8002f7a:	440b      	add	r3, r1
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	4618      	mov	r0, r3
 8002f80:	f7ff fbd6 	bl	8002730 <BSP_LCD_SetTextColor>
  
  /* Get the rectangle start address */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8002f84:	4b2a      	ldr	r3, [pc, #168]	; (8003030 <BSP_LCD_FillRect+0xe8>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	4a2b      	ldr	r2, [pc, #172]	; (8003038 <BSP_LCD_FillRect+0xf0>)
 8002f8a:	2134      	movs	r1, #52	; 0x34
 8002f8c:	fb01 f303 	mul.w	r3, r1, r3
 8002f90:	4413      	add	r3, r2
 8002f92:	3348      	adds	r3, #72	; 0x48
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	2b02      	cmp	r3, #2
 8002f98:	d114      	bne.n	8002fc4 <BSP_LCD_FillRect+0x7c>
  { /* RGB565 format */
    x_address = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 2*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8002f9a:	4b25      	ldr	r3, [pc, #148]	; (8003030 <BSP_LCD_FillRect+0xe8>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4a26      	ldr	r2, [pc, #152]	; (8003038 <BSP_LCD_FillRect+0xf0>)
 8002fa0:	2134      	movs	r1, #52	; 0x34
 8002fa2:	fb01 f303 	mul.w	r3, r1, r3
 8002fa6:	4413      	add	r3, r2
 8002fa8:	335c      	adds	r3, #92	; 0x5c
 8002faa:	681c      	ldr	r4, [r3, #0]
 8002fac:	f7ff fb28 	bl	8002600 <BSP_LCD_GetXSize>
 8002fb0:	4602      	mov	r2, r0
 8002fb2:	88bb      	ldrh	r3, [r7, #4]
 8002fb4:	fb03 f202 	mul.w	r2, r3, r2
 8002fb8:	88fb      	ldrh	r3, [r7, #6]
 8002fba:	4413      	add	r3, r2
 8002fbc:	005b      	lsls	r3, r3, #1
 8002fbe:	4423      	add	r3, r4
 8002fc0:	60fb      	str	r3, [r7, #12]
 8002fc2:	e013      	b.n	8002fec <BSP_LCD_FillRect+0xa4>
  }
  else
  { /* ARGB8888 format */
    x_address = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8002fc4:	4b1a      	ldr	r3, [pc, #104]	; (8003030 <BSP_LCD_FillRect+0xe8>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4a1b      	ldr	r2, [pc, #108]	; (8003038 <BSP_LCD_FillRect+0xf0>)
 8002fca:	2134      	movs	r1, #52	; 0x34
 8002fcc:	fb01 f303 	mul.w	r3, r1, r3
 8002fd0:	4413      	add	r3, r2
 8002fd2:	335c      	adds	r3, #92	; 0x5c
 8002fd4:	681c      	ldr	r4, [r3, #0]
 8002fd6:	f7ff fb13 	bl	8002600 <BSP_LCD_GetXSize>
 8002fda:	4602      	mov	r2, r0
 8002fdc:	88bb      	ldrh	r3, [r7, #4]
 8002fde:	fb03 f202 	mul.w	r2, r3, r2
 8002fe2:	88fb      	ldrh	r3, [r7, #6]
 8002fe4:	4413      	add	r3, r2
 8002fe6:	009b      	lsls	r3, r3, #2
 8002fe8:	4423      	add	r3, r4
 8002fea:	60fb      	str	r3, [r7, #12]
  }
  /* Fill the rectangle */
  LL_FillBuffer(ActiveLayer, (uint32_t *)x_address, Width, Height, (BSP_LCD_GetXSize() - Width), DrawProp[ActiveLayer].TextColor);
 8002fec:	4b10      	ldr	r3, [pc, #64]	; (8003030 <BSP_LCD_FillRect+0xe8>)
 8002fee:	681c      	ldr	r4, [r3, #0]
 8002ff0:	68fd      	ldr	r5, [r7, #12]
 8002ff2:	887e      	ldrh	r6, [r7, #2]
 8002ff4:	f8b7 8000 	ldrh.w	r8, [r7]
 8002ff8:	f7ff fb02 	bl	8002600 <BSP_LCD_GetXSize>
 8002ffc:	4602      	mov	r2, r0
 8002ffe:	887b      	ldrh	r3, [r7, #2]
 8003000:	1ad1      	subs	r1, r2, r3
 8003002:	4b0b      	ldr	r3, [pc, #44]	; (8003030 <BSP_LCD_FillRect+0xe8>)
 8003004:	681a      	ldr	r2, [r3, #0]
 8003006:	480b      	ldr	r0, [pc, #44]	; (8003034 <BSP_LCD_FillRect+0xec>)
 8003008:	4613      	mov	r3, r2
 800300a:	005b      	lsls	r3, r3, #1
 800300c:	4413      	add	r3, r2
 800300e:	009b      	lsls	r3, r3, #2
 8003010:	4403      	add	r3, r0
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	9301      	str	r3, [sp, #4]
 8003016:	9100      	str	r1, [sp, #0]
 8003018:	4643      	mov	r3, r8
 800301a:	4632      	mov	r2, r6
 800301c:	4629      	mov	r1, r5
 800301e:	4620      	mov	r0, r4
 8003020:	f000 fc1c 	bl	800385c <LL_FillBuffer>
}
 8003024:	bf00      	nop
 8003026:	3710      	adds	r7, #16
 8003028:	46bd      	mov	sp, r7
 800302a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800302e:	bf00      	nop
 8003030:	20000360 	.word	0x20000360
 8003034:	20000364 	.word	0x20000364
 8003038:	20008bb4 	.word	0x20008bb4

0800303c <BSP_LCD_FillCircle>:
  * @param  Ypos: Y position
  * @param  Radius: Circle radius
  * @retval None
  */
void BSP_LCD_FillCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b086      	sub	sp, #24
 8003040:	af00      	add	r7, sp, #0
 8003042:	4603      	mov	r3, r0
 8003044:	80fb      	strh	r3, [r7, #6]
 8003046:	460b      	mov	r3, r1
 8003048:	80bb      	strh	r3, [r7, #4]
 800304a:	4613      	mov	r3, r2
 800304c:	807b      	strh	r3, [r7, #2]
  int32_t  decision;     /* Decision Variable */ 
  uint32_t  current_x;   /* Current X Value */
  uint32_t  current_y;   /* Current Y Value */
  
  decision = 3 - (Radius << 1);
 800304e:	887b      	ldrh	r3, [r7, #2]
 8003050:	005b      	lsls	r3, r3, #1
 8003052:	f1c3 0303 	rsb	r3, r3, #3
 8003056:	617b      	str	r3, [r7, #20]
  
  current_x = 0;
 8003058:	2300      	movs	r3, #0
 800305a:	613b      	str	r3, [r7, #16]
  current_y = Radius;
 800305c:	887b      	ldrh	r3, [r7, #2]
 800305e:	60fb      	str	r3, [r7, #12]
  
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8003060:	4b44      	ldr	r3, [pc, #272]	; (8003174 <BSP_LCD_FillCircle+0x138>)
 8003062:	681a      	ldr	r2, [r3, #0]
 8003064:	4944      	ldr	r1, [pc, #272]	; (8003178 <BSP_LCD_FillCircle+0x13c>)
 8003066:	4613      	mov	r3, r2
 8003068:	005b      	lsls	r3, r3, #1
 800306a:	4413      	add	r3, r2
 800306c:	009b      	lsls	r3, r3, #2
 800306e:	440b      	add	r3, r1
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	4618      	mov	r0, r3
 8003074:	f7ff fb5c 	bl	8002730 <BSP_LCD_SetTextColor>
  
  while (current_x <= current_y)
 8003078:	e061      	b.n	800313e <BSP_LCD_FillCircle+0x102>
  {
    if(current_y > 0) 
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	2b00      	cmp	r3, #0
 800307e:	d021      	beq.n	80030c4 <BSP_LCD_FillCircle+0x88>
    {
      BSP_LCD_DrawHLine(Xpos - current_y, Ypos + current_x, 2*current_y);
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	b29b      	uxth	r3, r3
 8003084:	88fa      	ldrh	r2, [r7, #6]
 8003086:	1ad3      	subs	r3, r2, r3
 8003088:	b298      	uxth	r0, r3
 800308a:	693b      	ldr	r3, [r7, #16]
 800308c:	b29a      	uxth	r2, r3
 800308e:	88bb      	ldrh	r3, [r7, #4]
 8003090:	4413      	add	r3, r2
 8003092:	b299      	uxth	r1, r3
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	b29b      	uxth	r3, r3
 8003098:	005b      	lsls	r3, r3, #1
 800309a:	b29b      	uxth	r3, r3
 800309c:	461a      	mov	r2, r3
 800309e:	f7ff fcf1 	bl	8002a84 <BSP_LCD_DrawHLine>
      BSP_LCD_DrawHLine(Xpos - current_y, Ypos - current_x, 2*current_y);
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	b29b      	uxth	r3, r3
 80030a6:	88fa      	ldrh	r2, [r7, #6]
 80030a8:	1ad3      	subs	r3, r2, r3
 80030aa:	b298      	uxth	r0, r3
 80030ac:	693b      	ldr	r3, [r7, #16]
 80030ae:	b29b      	uxth	r3, r3
 80030b0:	88ba      	ldrh	r2, [r7, #4]
 80030b2:	1ad3      	subs	r3, r2, r3
 80030b4:	b299      	uxth	r1, r3
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	b29b      	uxth	r3, r3
 80030ba:	005b      	lsls	r3, r3, #1
 80030bc:	b29b      	uxth	r3, r3
 80030be:	461a      	mov	r2, r3
 80030c0:	f7ff fce0 	bl	8002a84 <BSP_LCD_DrawHLine>
    }
    
    if(current_x > 0) 
 80030c4:	693b      	ldr	r3, [r7, #16]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d021      	beq.n	800310e <BSP_LCD_FillCircle+0xd2>
    {
      BSP_LCD_DrawHLine(Xpos - current_x, Ypos - current_y, 2*current_x);
 80030ca:	693b      	ldr	r3, [r7, #16]
 80030cc:	b29b      	uxth	r3, r3
 80030ce:	88fa      	ldrh	r2, [r7, #6]
 80030d0:	1ad3      	subs	r3, r2, r3
 80030d2:	b298      	uxth	r0, r3
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	b29b      	uxth	r3, r3
 80030d8:	88ba      	ldrh	r2, [r7, #4]
 80030da:	1ad3      	subs	r3, r2, r3
 80030dc:	b299      	uxth	r1, r3
 80030de:	693b      	ldr	r3, [r7, #16]
 80030e0:	b29b      	uxth	r3, r3
 80030e2:	005b      	lsls	r3, r3, #1
 80030e4:	b29b      	uxth	r3, r3
 80030e6:	461a      	mov	r2, r3
 80030e8:	f7ff fccc 	bl	8002a84 <BSP_LCD_DrawHLine>
      BSP_LCD_DrawHLine(Xpos - current_x, Ypos + current_y, 2*current_x);
 80030ec:	693b      	ldr	r3, [r7, #16]
 80030ee:	b29b      	uxth	r3, r3
 80030f0:	88fa      	ldrh	r2, [r7, #6]
 80030f2:	1ad3      	subs	r3, r2, r3
 80030f4:	b298      	uxth	r0, r3
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	b29a      	uxth	r2, r3
 80030fa:	88bb      	ldrh	r3, [r7, #4]
 80030fc:	4413      	add	r3, r2
 80030fe:	b299      	uxth	r1, r3
 8003100:	693b      	ldr	r3, [r7, #16]
 8003102:	b29b      	uxth	r3, r3
 8003104:	005b      	lsls	r3, r3, #1
 8003106:	b29b      	uxth	r3, r3
 8003108:	461a      	mov	r2, r3
 800310a:	f7ff fcbb 	bl	8002a84 <BSP_LCD_DrawHLine>
    }
    if (decision < 0)
 800310e:	697b      	ldr	r3, [r7, #20]
 8003110:	2b00      	cmp	r3, #0
 8003112:	da06      	bge.n	8003122 <BSP_LCD_FillCircle+0xe6>
    { 
      decision += (current_x << 2) + 6;
 8003114:	693b      	ldr	r3, [r7, #16]
 8003116:	009a      	lsls	r2, r3, #2
 8003118:	697b      	ldr	r3, [r7, #20]
 800311a:	4413      	add	r3, r2
 800311c:	3306      	adds	r3, #6
 800311e:	617b      	str	r3, [r7, #20]
 8003120:	e00a      	b.n	8003138 <BSP_LCD_FillCircle+0xfc>
    }
    else
    {
      decision += ((current_x - current_y) << 2) + 10;
 8003122:	693a      	ldr	r2, [r7, #16]
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	1ad3      	subs	r3, r2, r3
 8003128:	009a      	lsls	r2, r3, #2
 800312a:	697b      	ldr	r3, [r7, #20]
 800312c:	4413      	add	r3, r2
 800312e:	330a      	adds	r3, #10
 8003130:	617b      	str	r3, [r7, #20]
      current_y--;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	3b01      	subs	r3, #1
 8003136:	60fb      	str	r3, [r7, #12]
    }
    current_x++;
 8003138:	693b      	ldr	r3, [r7, #16]
 800313a:	3301      	adds	r3, #1
 800313c:	613b      	str	r3, [r7, #16]
  while (current_x <= current_y)
 800313e:	693a      	ldr	r2, [r7, #16]
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	429a      	cmp	r2, r3
 8003144:	d999      	bls.n	800307a <BSP_LCD_FillCircle+0x3e>
  }
  
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8003146:	4b0b      	ldr	r3, [pc, #44]	; (8003174 <BSP_LCD_FillCircle+0x138>)
 8003148:	681a      	ldr	r2, [r3, #0]
 800314a:	490b      	ldr	r1, [pc, #44]	; (8003178 <BSP_LCD_FillCircle+0x13c>)
 800314c:	4613      	mov	r3, r2
 800314e:	005b      	lsls	r3, r3, #1
 8003150:	4413      	add	r3, r2
 8003152:	009b      	lsls	r3, r3, #2
 8003154:	440b      	add	r3, r1
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4618      	mov	r0, r3
 800315a:	f7ff fae9 	bl	8002730 <BSP_LCD_SetTextColor>
  BSP_LCD_DrawCircle(Xpos, Ypos, Radius);
 800315e:	887a      	ldrh	r2, [r7, #2]
 8003160:	88b9      	ldrh	r1, [r7, #4]
 8003162:	88fb      	ldrh	r3, [r7, #6]
 8003164:	4618      	mov	r0, r3
 8003166:	f7ff fdb7 	bl	8002cd8 <BSP_LCD_DrawCircle>
}
 800316a:	bf00      	nop
 800316c:	3718      	adds	r7, #24
 800316e:	46bd      	mov	sp, r7
 8003170:	bd80      	pop	{r7, pc}
 8003172:	bf00      	nop
 8003174:	20000360 	.word	0x20000360
 8003178:	20000364 	.word	0x20000364

0800317c <BSP_LCD_FillPolygon>:
  * @param  Points: Pointer to the points array
  * @param  PointCount: Number of points
  * @retval None
  */
void BSP_LCD_FillPolygon(pPoint Points, uint16_t PointCount)
{
 800317c:	b5b0      	push	{r4, r5, r7, lr}
 800317e:	b08c      	sub	sp, #48	; 0x30
 8003180:	af02      	add	r7, sp, #8
 8003182:	6078      	str	r0, [r7, #4]
 8003184:	460b      	mov	r3, r1
 8003186:	807b      	strh	r3, [r7, #2]
  int16_t X = 0, Y = 0, X2 = 0, Y2 = 0, X_center = 0, Y_center = 0, X_first = 0, Y_first = 0, pixelX = 0, pixelY = 0, counter = 0;
 8003188:	2300      	movs	r3, #0
 800318a:	833b      	strh	r3, [r7, #24]
 800318c:	2300      	movs	r3, #0
 800318e:	82fb      	strh	r3, [r7, #22]
 8003190:	2300      	movs	r3, #0
 8003192:	84fb      	strh	r3, [r7, #38]	; 0x26
 8003194:	2300      	movs	r3, #0
 8003196:	84bb      	strh	r3, [r7, #36]	; 0x24
 8003198:	2300      	movs	r3, #0
 800319a:	82bb      	strh	r3, [r7, #20]
 800319c:	2300      	movs	r3, #0
 800319e:	827b      	strh	r3, [r7, #18]
 80031a0:	2300      	movs	r3, #0
 80031a2:	823b      	strh	r3, [r7, #16]
 80031a4:	2300      	movs	r3, #0
 80031a6:	81fb      	strh	r3, [r7, #14]
 80031a8:	2300      	movs	r3, #0
 80031aa:	81bb      	strh	r3, [r7, #12]
 80031ac:	2300      	movs	r3, #0
 80031ae:	817b      	strh	r3, [r7, #10]
 80031b0:	2300      	movs	r3, #0
 80031b2:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t  image_left = 0, image_right = 0, image_top = 0, image_bottom = 0;
 80031b4:	2300      	movs	r3, #0
 80031b6:	843b      	strh	r3, [r7, #32]
 80031b8:	2300      	movs	r3, #0
 80031ba:	83fb      	strh	r3, [r7, #30]
 80031bc:	2300      	movs	r3, #0
 80031be:	83bb      	strh	r3, [r7, #28]
 80031c0:	2300      	movs	r3, #0
 80031c2:	837b      	strh	r3, [r7, #26]
  
  image_left = image_right = Points->X;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80031ca:	83fb      	strh	r3, [r7, #30]
 80031cc:	8bfb      	ldrh	r3, [r7, #30]
 80031ce:	843b      	strh	r3, [r7, #32]
  image_top= image_bottom = Points->Y;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80031d6:	837b      	strh	r3, [r7, #26]
 80031d8:	8b7b      	ldrh	r3, [r7, #26]
 80031da:	83bb      	strh	r3, [r7, #28]
  
  for(counter = 1; counter < PointCount; counter++)
 80031dc:	2301      	movs	r3, #1
 80031de:	847b      	strh	r3, [r7, #34]	; 0x22
 80031e0:	e02f      	b.n	8003242 <BSP_LCD_FillPolygon+0xc6>
  {
    pixelX = POLY_X(counter);
 80031e2:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 80031e6:	009b      	lsls	r3, r3, #2
 80031e8:	687a      	ldr	r2, [r7, #4]
 80031ea:	4413      	add	r3, r2
 80031ec:	881b      	ldrh	r3, [r3, #0]
 80031ee:	81bb      	strh	r3, [r7, #12]
    if(pixelX < image_left)
 80031f0:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80031f4:	8c3b      	ldrh	r3, [r7, #32]
 80031f6:	429a      	cmp	r2, r3
 80031f8:	da01      	bge.n	80031fe <BSP_LCD_FillPolygon+0x82>
    {
      image_left = pixelX;
 80031fa:	89bb      	ldrh	r3, [r7, #12]
 80031fc:	843b      	strh	r3, [r7, #32]
    }
    if(pixelX > image_right)
 80031fe:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8003202:	8bfb      	ldrh	r3, [r7, #30]
 8003204:	429a      	cmp	r2, r3
 8003206:	dd01      	ble.n	800320c <BSP_LCD_FillPolygon+0x90>
    {
      image_right = pixelX;
 8003208:	89bb      	ldrh	r3, [r7, #12]
 800320a:	83fb      	strh	r3, [r7, #30]
    }
    
    pixelY = POLY_Y(counter);
 800320c:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8003210:	009b      	lsls	r3, r3, #2
 8003212:	687a      	ldr	r2, [r7, #4]
 8003214:	4413      	add	r3, r2
 8003216:	885b      	ldrh	r3, [r3, #2]
 8003218:	817b      	strh	r3, [r7, #10]
    if(pixelY < image_top)
 800321a:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800321e:	8bbb      	ldrh	r3, [r7, #28]
 8003220:	429a      	cmp	r2, r3
 8003222:	da01      	bge.n	8003228 <BSP_LCD_FillPolygon+0xac>
    { 
      image_top = pixelY;
 8003224:	897b      	ldrh	r3, [r7, #10]
 8003226:	83bb      	strh	r3, [r7, #28]
    }
    if(pixelY > image_bottom)
 8003228:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800322c:	8b7b      	ldrh	r3, [r7, #26]
 800322e:	429a      	cmp	r2, r3
 8003230:	dd01      	ble.n	8003236 <BSP_LCD_FillPolygon+0xba>
    {
      image_bottom = pixelY;
 8003232:	897b      	ldrh	r3, [r7, #10]
 8003234:	837b      	strh	r3, [r7, #26]
  for(counter = 1; counter < PointCount; counter++)
 8003236:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 800323a:	b29b      	uxth	r3, r3
 800323c:	3301      	adds	r3, #1
 800323e:	b29b      	uxth	r3, r3
 8003240:	847b      	strh	r3, [r7, #34]	; 0x22
 8003242:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	; 0x22
 8003246:	887b      	ldrh	r3, [r7, #2]
 8003248:	429a      	cmp	r2, r3
 800324a:	dbca      	blt.n	80031e2 <BSP_LCD_FillPolygon+0x66>
    }
  }  
  
  if(PointCount < 2)
 800324c:	887b      	ldrh	r3, [r7, #2]
 800324e:	2b01      	cmp	r3, #1
 8003250:	d974      	bls.n	800333c <BSP_LCD_FillPolygon+0x1c0>
  {
    return;
  }
  
  X_center = (image_left + image_right)/2;
 8003252:	8c3a      	ldrh	r2, [r7, #32]
 8003254:	8bfb      	ldrh	r3, [r7, #30]
 8003256:	4413      	add	r3, r2
 8003258:	2b00      	cmp	r3, #0
 800325a:	da00      	bge.n	800325e <BSP_LCD_FillPolygon+0xe2>
 800325c:	3301      	adds	r3, #1
 800325e:	105b      	asrs	r3, r3, #1
 8003260:	82bb      	strh	r3, [r7, #20]
  Y_center = (image_bottom + image_top)/2;
 8003262:	8b7a      	ldrh	r2, [r7, #26]
 8003264:	8bbb      	ldrh	r3, [r7, #28]
 8003266:	4413      	add	r3, r2
 8003268:	2b00      	cmp	r3, #0
 800326a:	da00      	bge.n	800326e <BSP_LCD_FillPolygon+0xf2>
 800326c:	3301      	adds	r3, #1
 800326e:	105b      	asrs	r3, r3, #1
 8003270:	827b      	strh	r3, [r7, #18]
  
  X_first = Points->X;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	881b      	ldrh	r3, [r3, #0]
 8003276:	823b      	strh	r3, [r7, #16]
  Y_first = Points->Y;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	885b      	ldrh	r3, [r3, #2]
 800327c:	81fb      	strh	r3, [r7, #14]
  
  while(--PointCount)
 800327e:	e032      	b.n	80032e6 <BSP_LCD_FillPolygon+0x16a>
  {
    X = Points->X;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	881b      	ldrh	r3, [r3, #0]
 8003284:	833b      	strh	r3, [r7, #24]
    Y = Points->Y;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	885b      	ldrh	r3, [r3, #2]
 800328a:	82fb      	strh	r3, [r7, #22]
    Points++;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	3304      	adds	r3, #4
 8003290:	607b      	str	r3, [r7, #4]
    X2 = Points->X;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	881b      	ldrh	r3, [r3, #0]
 8003296:	84fb      	strh	r3, [r7, #38]	; 0x26
    Y2 = Points->Y;    
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	885b      	ldrh	r3, [r3, #2]
 800329c:	84bb      	strh	r3, [r7, #36]	; 0x24
    
    FillTriangle(X, X2, X_center, Y, Y2, Y_center);
 800329e:	8b38      	ldrh	r0, [r7, #24]
 80032a0:	8cf9      	ldrh	r1, [r7, #38]	; 0x26
 80032a2:	8abc      	ldrh	r4, [r7, #20]
 80032a4:	8afd      	ldrh	r5, [r7, #22]
 80032a6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80032a8:	8a7a      	ldrh	r2, [r7, #18]
 80032aa:	9201      	str	r2, [sp, #4]
 80032ac:	9300      	str	r3, [sp, #0]
 80032ae:	462b      	mov	r3, r5
 80032b0:	4622      	mov	r2, r4
 80032b2:	f000 fa13 	bl	80036dc <FillTriangle>
    FillTriangle(X, X_center, X2, Y, Y_center, Y2);
 80032b6:	8b38      	ldrh	r0, [r7, #24]
 80032b8:	8ab9      	ldrh	r1, [r7, #20]
 80032ba:	8cfc      	ldrh	r4, [r7, #38]	; 0x26
 80032bc:	8afd      	ldrh	r5, [r7, #22]
 80032be:	8a7b      	ldrh	r3, [r7, #18]
 80032c0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80032c2:	9201      	str	r2, [sp, #4]
 80032c4:	9300      	str	r3, [sp, #0]
 80032c6:	462b      	mov	r3, r5
 80032c8:	4622      	mov	r2, r4
 80032ca:	f000 fa07 	bl	80036dc <FillTriangle>
    FillTriangle(X_center, X2, X, Y_center, Y2, Y);   
 80032ce:	8ab8      	ldrh	r0, [r7, #20]
 80032d0:	8cf9      	ldrh	r1, [r7, #38]	; 0x26
 80032d2:	8b3c      	ldrh	r4, [r7, #24]
 80032d4:	8a7d      	ldrh	r5, [r7, #18]
 80032d6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80032d8:	8afa      	ldrh	r2, [r7, #22]
 80032da:	9201      	str	r2, [sp, #4]
 80032dc:	9300      	str	r3, [sp, #0]
 80032de:	462b      	mov	r3, r5
 80032e0:	4622      	mov	r2, r4
 80032e2:	f000 f9fb 	bl	80036dc <FillTriangle>
  while(--PointCount)
 80032e6:	887b      	ldrh	r3, [r7, #2]
 80032e8:	3b01      	subs	r3, #1
 80032ea:	807b      	strh	r3, [r7, #2]
 80032ec:	887b      	ldrh	r3, [r7, #2]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d1c6      	bne.n	8003280 <BSP_LCD_FillPolygon+0x104>
  }
  
  FillTriangle(X_first, X2, X_center, Y_first, Y2, Y_center);
 80032f2:	8a38      	ldrh	r0, [r7, #16]
 80032f4:	8cf9      	ldrh	r1, [r7, #38]	; 0x26
 80032f6:	8abc      	ldrh	r4, [r7, #20]
 80032f8:	89fd      	ldrh	r5, [r7, #14]
 80032fa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80032fc:	8a7a      	ldrh	r2, [r7, #18]
 80032fe:	9201      	str	r2, [sp, #4]
 8003300:	9300      	str	r3, [sp, #0]
 8003302:	462b      	mov	r3, r5
 8003304:	4622      	mov	r2, r4
 8003306:	f000 f9e9 	bl	80036dc <FillTriangle>
  FillTriangle(X_first, X_center, X2, Y_first, Y_center, Y2);
 800330a:	8a38      	ldrh	r0, [r7, #16]
 800330c:	8ab9      	ldrh	r1, [r7, #20]
 800330e:	8cfc      	ldrh	r4, [r7, #38]	; 0x26
 8003310:	89fd      	ldrh	r5, [r7, #14]
 8003312:	8a7b      	ldrh	r3, [r7, #18]
 8003314:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003316:	9201      	str	r2, [sp, #4]
 8003318:	9300      	str	r3, [sp, #0]
 800331a:	462b      	mov	r3, r5
 800331c:	4622      	mov	r2, r4
 800331e:	f000 f9dd 	bl	80036dc <FillTriangle>
  FillTriangle(X_center, X2, X_first, Y_center, Y2, Y_first);   
 8003322:	8ab8      	ldrh	r0, [r7, #20]
 8003324:	8cf9      	ldrh	r1, [r7, #38]	; 0x26
 8003326:	8a3c      	ldrh	r4, [r7, #16]
 8003328:	8a7d      	ldrh	r5, [r7, #18]
 800332a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800332c:	89fa      	ldrh	r2, [r7, #14]
 800332e:	9201      	str	r2, [sp, #4]
 8003330:	9300      	str	r3, [sp, #0]
 8003332:	462b      	mov	r3, r5
 8003334:	4622      	mov	r2, r4
 8003336:	f000 f9d1 	bl	80036dc <FillTriangle>
 800333a:	e000      	b.n	800333e <BSP_LCD_FillPolygon+0x1c2>
    return;
 800333c:	bf00      	nop
}
 800333e:	3728      	adds	r7, #40	; 0x28
 8003340:	46bd      	mov	sp, r7
 8003342:	bdb0      	pop	{r4, r5, r7, pc}

08003344 <BSP_LCD_DisplayOn>:
/**
  * @brief  Enables the display.
  * @retval None
  */
void BSP_LCD_DisplayOn(void)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	af00      	add	r7, sp, #0
  /* Display On */
  __HAL_LTDC_ENABLE(&hLtdcHandler);
 8003348:	4b0a      	ldr	r3, [pc, #40]	; (8003374 <BSP_LCD_DisplayOn+0x30>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	699a      	ldr	r2, [r3, #24]
 800334e:	4b09      	ldr	r3, [pc, #36]	; (8003374 <BSP_LCD_DisplayOn+0x30>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f042 0201 	orr.w	r2, r2, #1
 8003356:	619a      	str	r2, [r3, #24]
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);        /* Assert LCD_DISP pin */
 8003358:	2201      	movs	r2, #1
 800335a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800335e:	4806      	ldr	r0, [pc, #24]	; (8003378 <BSP_LCD_DisplayOn+0x34>)
 8003360:	f002 ffc2 	bl	80062e8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);  /* Assert LCD_BL_CTRL pin */
 8003364:	2201      	movs	r2, #1
 8003366:	2108      	movs	r1, #8
 8003368:	4804      	ldr	r0, [pc, #16]	; (800337c <BSP_LCD_DisplayOn+0x38>)
 800336a:	f002 ffbd 	bl	80062e8 <HAL_GPIO_WritePin>
}
 800336e:	bf00      	nop
 8003370:	bd80      	pop	{r7, pc}
 8003372:	bf00      	nop
 8003374:	20008bb4 	.word	0x20008bb4
 8003378:	40022000 	.word	0x40022000
 800337c:	40022800 	.word	0x40022800

08003380 <BSP_LCD_MspInit>:
  * @param  hltdc: LTDC handle
  * @param  Params
  * @retval None
  */
__weak void BSP_LCD_MspInit(LTDC_HandleTypeDef *hltdc, void *Params)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	b090      	sub	sp, #64	; 0x40
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
 8003388:	6039      	str	r1, [r7, #0]
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable the LTDC and DMA2D clocks */
  __HAL_RCC_LTDC_CLK_ENABLE();
 800338a:	4b64      	ldr	r3, [pc, #400]	; (800351c <BSP_LCD_MspInit+0x19c>)
 800338c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800338e:	4a63      	ldr	r2, [pc, #396]	; (800351c <BSP_LCD_MspInit+0x19c>)
 8003390:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003394:	6453      	str	r3, [r2, #68]	; 0x44
 8003396:	4b61      	ldr	r3, [pc, #388]	; (800351c <BSP_LCD_MspInit+0x19c>)
 8003398:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800339a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800339e:	62bb      	str	r3, [r7, #40]	; 0x28
 80033a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_DMA2D_CLK_ENABLE();
 80033a2:	4b5e      	ldr	r3, [pc, #376]	; (800351c <BSP_LCD_MspInit+0x19c>)
 80033a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033a6:	4a5d      	ldr	r2, [pc, #372]	; (800351c <BSP_LCD_MspInit+0x19c>)
 80033a8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80033ac:	6313      	str	r3, [r2, #48]	; 0x30
 80033ae:	4b5b      	ldr	r3, [pc, #364]	; (800351c <BSP_LCD_MspInit+0x19c>)
 80033b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033b2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80033b6:	627b      	str	r3, [r7, #36]	; 0x24
 80033b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80033ba:	4b58      	ldr	r3, [pc, #352]	; (800351c <BSP_LCD_MspInit+0x19c>)
 80033bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033be:	4a57      	ldr	r2, [pc, #348]	; (800351c <BSP_LCD_MspInit+0x19c>)
 80033c0:	f043 0310 	orr.w	r3, r3, #16
 80033c4:	6313      	str	r3, [r2, #48]	; 0x30
 80033c6:	4b55      	ldr	r3, [pc, #340]	; (800351c <BSP_LCD_MspInit+0x19c>)
 80033c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033ca:	f003 0310 	and.w	r3, r3, #16
 80033ce:	623b      	str	r3, [r7, #32]
 80033d0:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80033d2:	4b52      	ldr	r3, [pc, #328]	; (800351c <BSP_LCD_MspInit+0x19c>)
 80033d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033d6:	4a51      	ldr	r2, [pc, #324]	; (800351c <BSP_LCD_MspInit+0x19c>)
 80033d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80033dc:	6313      	str	r3, [r2, #48]	; 0x30
 80033de:	4b4f      	ldr	r3, [pc, #316]	; (800351c <BSP_LCD_MspInit+0x19c>)
 80033e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033e6:	61fb      	str	r3, [r7, #28]
 80033e8:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80033ea:	4b4c      	ldr	r3, [pc, #304]	; (800351c <BSP_LCD_MspInit+0x19c>)
 80033ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033ee:	4a4b      	ldr	r2, [pc, #300]	; (800351c <BSP_LCD_MspInit+0x19c>)
 80033f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033f4:	6313      	str	r3, [r2, #48]	; 0x30
 80033f6:	4b49      	ldr	r3, [pc, #292]	; (800351c <BSP_LCD_MspInit+0x19c>)
 80033f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033fe:	61bb      	str	r3, [r7, #24]
 8003400:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8003402:	4b46      	ldr	r3, [pc, #280]	; (800351c <BSP_LCD_MspInit+0x19c>)
 8003404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003406:	4a45      	ldr	r2, [pc, #276]	; (800351c <BSP_LCD_MspInit+0x19c>)
 8003408:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800340c:	6313      	str	r3, [r2, #48]	; 0x30
 800340e:	4b43      	ldr	r3, [pc, #268]	; (800351c <BSP_LCD_MspInit+0x19c>)
 8003410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003412:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003416:	617b      	str	r3, [r7, #20]
 8003418:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 800341a:	4b40      	ldr	r3, [pc, #256]	; (800351c <BSP_LCD_MspInit+0x19c>)
 800341c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800341e:	4a3f      	ldr	r2, [pc, #252]	; (800351c <BSP_LCD_MspInit+0x19c>)
 8003420:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003424:	6313      	str	r3, [r2, #48]	; 0x30
 8003426:	4b3d      	ldr	r3, [pc, #244]	; (800351c <BSP_LCD_MspInit+0x19c>)
 8003428:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800342a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800342e:	613b      	str	r3, [r7, #16]
 8003430:	693b      	ldr	r3, [r7, #16]
  LCD_DISP_GPIO_CLK_ENABLE();
 8003432:	4b3a      	ldr	r3, [pc, #232]	; (800351c <BSP_LCD_MspInit+0x19c>)
 8003434:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003436:	4a39      	ldr	r2, [pc, #228]	; (800351c <BSP_LCD_MspInit+0x19c>)
 8003438:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800343c:	6313      	str	r3, [r2, #48]	; 0x30
 800343e:	4b37      	ldr	r3, [pc, #220]	; (800351c <BSP_LCD_MspInit+0x19c>)
 8003440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003442:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003446:	60fb      	str	r3, [r7, #12]
 8003448:	68fb      	ldr	r3, [r7, #12]
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 800344a:	4b34      	ldr	r3, [pc, #208]	; (800351c <BSP_LCD_MspInit+0x19c>)
 800344c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800344e:	4a33      	ldr	r2, [pc, #204]	; (800351c <BSP_LCD_MspInit+0x19c>)
 8003450:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003454:	6313      	str	r3, [r2, #48]	; 0x30
 8003456:	4b31      	ldr	r3, [pc, #196]	; (800351c <BSP_LCD_MspInit+0x19c>)
 8003458:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800345a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800345e:	60bb      	str	r3, [r7, #8]
 8003460:	68bb      	ldr	r3, [r7, #8]

  /*** LTDC Pins configuration ***/
  /* GPIOE configuration */
  gpio_init_structure.Pin       = GPIO_PIN_4;
 8003462:	2310      	movs	r3, #16
 8003464:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8003466:	2302      	movs	r3, #2
 8003468:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Pull      = GPIO_NOPULL;
 800346a:	2300      	movs	r3, #0
 800346c:	637b      	str	r3, [r7, #52]	; 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 800346e:	2302      	movs	r3, #2
 8003470:	63bb      	str	r3, [r7, #56]	; 0x38
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;  
 8003472:	230e      	movs	r3, #14
 8003474:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 8003476:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800347a:	4619      	mov	r1, r3
 800347c:	4828      	ldr	r0, [pc, #160]	; (8003520 <BSP_LCD_MspInit+0x1a0>)
 800347e:	f002 fc67 	bl	8005d50 <HAL_GPIO_Init>

  /* GPIOG configuration */
  gpio_init_structure.Pin       = GPIO_PIN_12;
 8003482:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003486:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8003488:	2302      	movs	r3, #2
 800348a:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF9_LTDC;
 800348c:	2309      	movs	r3, #9
 800348e:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 8003490:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003494:	4619      	mov	r1, r3
 8003496:	4823      	ldr	r0, [pc, #140]	; (8003524 <BSP_LCD_MspInit+0x1a4>)
 8003498:	f002 fc5a 	bl	8005d50 <HAL_GPIO_Init>

  /* GPIOI LTDC alternate configuration */
  gpio_init_structure.Pin       = GPIO_PIN_9 | GPIO_PIN_10 | \
 800349c:	f44f 4366 	mov.w	r3, #58880	; 0xe600
 80034a0:	62fb      	str	r3, [r7, #44]	; 0x2c
                                  GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80034a2:	2302      	movs	r3, #2
 80034a4:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 80034a6:	230e      	movs	r3, #14
 80034a8:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOI, &gpio_init_structure);
 80034aa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80034ae:	4619      	mov	r1, r3
 80034b0:	481d      	ldr	r0, [pc, #116]	; (8003528 <BSP_LCD_MspInit+0x1a8>)
 80034b2:	f002 fc4d 	bl	8005d50 <HAL_GPIO_Init>

  /* GPIOJ configuration */  
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | \
 80034b6:	f64e 73ff 	movw	r3, #61439	; 0xefff
 80034ba:	62fb      	str	r3, [r7, #44]	; 0x2c
                                  GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | \
                                  GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | \
                                  GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80034bc:	2302      	movs	r3, #2
 80034be:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 80034c0:	230e      	movs	r3, #14
 80034c2:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOJ, &gpio_init_structure);  
 80034c4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80034c8:	4619      	mov	r1, r3
 80034ca:	4818      	ldr	r0, [pc, #96]	; (800352c <BSP_LCD_MspInit+0x1ac>)
 80034cc:	f002 fc40 	bl	8005d50 <HAL_GPIO_Init>

  /* GPIOK configuration */  
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_4 | \
 80034d0:	23f7      	movs	r3, #247	; 0xf7
 80034d2:	62fb      	str	r3, [r7, #44]	; 0x2c
                                  GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80034d4:	2302      	movs	r3, #2
 80034d6:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 80034d8:	230e      	movs	r3, #14
 80034da:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOK, &gpio_init_structure);
 80034dc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80034e0:	4619      	mov	r1, r3
 80034e2:	4813      	ldr	r0, [pc, #76]	; (8003530 <BSP_LCD_MspInit+0x1b0>)
 80034e4:	f002 fc34 	bl	8005d50 <HAL_GPIO_Init>

  /* LCD_DISP GPIO configuration */
  gpio_init_structure.Pin       = LCD_DISP_PIN;     /* LCD_DISP pin has to be manually controlled */
 80034e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80034ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 80034ee:	2301      	movs	r3, #1
 80034f0:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD_DISP_GPIO_PORT, &gpio_init_structure);
 80034f2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80034f6:	4619      	mov	r1, r3
 80034f8:	480b      	ldr	r0, [pc, #44]	; (8003528 <BSP_LCD_MspInit+0x1a8>)
 80034fa:	f002 fc29 	bl	8005d50 <HAL_GPIO_Init>

  /* LCD_BL_CTRL GPIO configuration */
  gpio_init_structure.Pin       = LCD_BL_CTRL_PIN;  /* LCD_BL_CTRL pin has to be manually controlled */
 80034fe:	2308      	movs	r3, #8
 8003500:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 8003502:	2301      	movs	r3, #1
 8003504:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_PORT, &gpio_init_structure);
 8003506:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800350a:	4619      	mov	r1, r3
 800350c:	4808      	ldr	r0, [pc, #32]	; (8003530 <BSP_LCD_MspInit+0x1b0>)
 800350e:	f002 fc1f 	bl	8005d50 <HAL_GPIO_Init>
}
 8003512:	bf00      	nop
 8003514:	3740      	adds	r7, #64	; 0x40
 8003516:	46bd      	mov	sp, r7
 8003518:	bd80      	pop	{r7, pc}
 800351a:	bf00      	nop
 800351c:	40023800 	.word	0x40023800
 8003520:	40021000 	.word	0x40021000
 8003524:	40021800 	.word	0x40021800
 8003528:	40022000 	.word	0x40022000
 800352c:	40022400 	.word	0x40022400
 8003530:	40022800 	.word	0x40022800

08003534 <BSP_LCD_ClockConfig>:
  * @note   This API is called by BSP_LCD_Init()
  *         Being __weak it can be overwritten by the application
  * @retval None
  */
__weak void BSP_LCD_ClockConfig(LTDC_HandleTypeDef *hltdc, void *Params)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b082      	sub	sp, #8
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
 800353c:	6039      	str	r1, [r7, #0]
  /* RK043FN48H LCD clock configuration */
  /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
  /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/5 = 38.4 Mhz */
  /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_4 = 38.4/4 = 9.6Mhz */
  periph_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800353e:	4b0a      	ldr	r3, [pc, #40]	; (8003568 <BSP_LCD_ClockConfig+0x34>)
 8003540:	2208      	movs	r2, #8
 8003542:	601a      	str	r2, [r3, #0]
  periph_clk_init_struct.PLLSAI.PLLSAIN = 192;
 8003544:	4b08      	ldr	r3, [pc, #32]	; (8003568 <BSP_LCD_ClockConfig+0x34>)
 8003546:	22c0      	movs	r2, #192	; 0xc0
 8003548:	615a      	str	r2, [r3, #20]
  periph_clk_init_struct.PLLSAI.PLLSAIR = RK043FN48H_FREQUENCY_DIVIDER;
 800354a:	4b07      	ldr	r3, [pc, #28]	; (8003568 <BSP_LCD_ClockConfig+0x34>)
 800354c:	2205      	movs	r2, #5
 800354e:	61da      	str	r2, [r3, #28]
  periph_clk_init_struct.PLLSAIDivR = RCC_PLLSAIDIVR_4;
 8003550:	4b05      	ldr	r3, [pc, #20]	; (8003568 <BSP_LCD_ClockConfig+0x34>)
 8003552:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003556:	62da      	str	r2, [r3, #44]	; 0x2c
  HAL_RCCEx_PeriphCLKConfig(&periph_clk_init_struct);
 8003558:	4803      	ldr	r0, [pc, #12]	; (8003568 <BSP_LCD_ClockConfig+0x34>)
 800355a:	f004 fd0f 	bl	8007f7c <HAL_RCCEx_PeriphCLKConfig>
}
 800355e:	bf00      	nop
 8003560:	3708      	adds	r7, #8
 8003562:	46bd      	mov	sp, r7
 8003564:	bd80      	pop	{r7, pc}
 8003566:	bf00      	nop
 8003568:	2000037c 	.word	0x2000037c

0800356c <DrawChar>:
  * @param  Ypos: Start column address
  * @param  c: Pointer to the character data
  * @retval None
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	b088      	sub	sp, #32
 8003570:	af00      	add	r7, sp, #0
 8003572:	4603      	mov	r3, r0
 8003574:	603a      	str	r2, [r7, #0]
 8003576:	80fb      	strh	r3, [r7, #6]
 8003578:	460b      	mov	r3, r1
 800357a:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 800357c:	2300      	movs	r3, #0
 800357e:	61fb      	str	r3, [r7, #28]
 8003580:	2300      	movs	r3, #0
 8003582:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t  offset;
  uint8_t  *pchar;
  uint32_t line;
  
  height = DrawProp[ActiveLayer].pFont->Height;
 8003584:	4b53      	ldr	r3, [pc, #332]	; (80036d4 <DrawChar+0x168>)
 8003586:	681a      	ldr	r2, [r3, #0]
 8003588:	4953      	ldr	r1, [pc, #332]	; (80036d8 <DrawChar+0x16c>)
 800358a:	4613      	mov	r3, r2
 800358c:	005b      	lsls	r3, r3, #1
 800358e:	4413      	add	r3, r2
 8003590:	009b      	lsls	r3, r3, #2
 8003592:	440b      	add	r3, r1
 8003594:	3308      	adds	r3, #8
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	88db      	ldrh	r3, [r3, #6]
 800359a:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 800359c:	4b4d      	ldr	r3, [pc, #308]	; (80036d4 <DrawChar+0x168>)
 800359e:	681a      	ldr	r2, [r3, #0]
 80035a0:	494d      	ldr	r1, [pc, #308]	; (80036d8 <DrawChar+0x16c>)
 80035a2:	4613      	mov	r3, r2
 80035a4:	005b      	lsls	r3, r3, #1
 80035a6:	4413      	add	r3, r2
 80035a8:	009b      	lsls	r3, r3, #2
 80035aa:	440b      	add	r3, r1
 80035ac:	3308      	adds	r3, #8
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	889b      	ldrh	r3, [r3, #4]
 80035b2:	823b      	strh	r3, [r7, #16]
  
  offset =  8 *((width + 7)/8) -  width ;
 80035b4:	8a3b      	ldrh	r3, [r7, #16]
 80035b6:	3307      	adds	r3, #7
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	da00      	bge.n	80035be <DrawChar+0x52>
 80035bc:	3307      	adds	r3, #7
 80035be:	10db      	asrs	r3, r3, #3
 80035c0:	b2db      	uxtb	r3, r3
 80035c2:	00db      	lsls	r3, r3, #3
 80035c4:	b2da      	uxtb	r2, r3
 80035c6:	8a3b      	ldrh	r3, [r7, #16]
 80035c8:	b2db      	uxtb	r3, r3
 80035ca:	1ad3      	subs	r3, r2, r3
 80035cc:	73fb      	strb	r3, [r7, #15]
  
  for(i = 0; i < height; i++)
 80035ce:	2300      	movs	r3, #0
 80035d0:	61fb      	str	r3, [r7, #28]
 80035d2:	e076      	b.n	80036c2 <DrawChar+0x156>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 80035d4:	8a3b      	ldrh	r3, [r7, #16]
 80035d6:	3307      	adds	r3, #7
 80035d8:	2b00      	cmp	r3, #0
 80035da:	da00      	bge.n	80035de <DrawChar+0x72>
 80035dc:	3307      	adds	r3, #7
 80035de:	10db      	asrs	r3, r3, #3
 80035e0:	461a      	mov	r2, r3
 80035e2:	69fb      	ldr	r3, [r7, #28]
 80035e4:	fb03 f302 	mul.w	r3, r3, r2
 80035e8:	683a      	ldr	r2, [r7, #0]
 80035ea:	4413      	add	r3, r2
 80035ec:	60bb      	str	r3, [r7, #8]
    
    switch(((width + 7)/8))
 80035ee:	8a3b      	ldrh	r3, [r7, #16]
 80035f0:	3307      	adds	r3, #7
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	da00      	bge.n	80035f8 <DrawChar+0x8c>
 80035f6:	3307      	adds	r3, #7
 80035f8:	10db      	asrs	r3, r3, #3
 80035fa:	2b01      	cmp	r3, #1
 80035fc:	d002      	beq.n	8003604 <DrawChar+0x98>
 80035fe:	2b02      	cmp	r3, #2
 8003600:	d004      	beq.n	800360c <DrawChar+0xa0>
 8003602:	e00c      	b.n	800361e <DrawChar+0xb2>
    {
      
    case 1:
      line =  pchar[0];      
 8003604:	68bb      	ldr	r3, [r7, #8]
 8003606:	781b      	ldrb	r3, [r3, #0]
 8003608:	617b      	str	r3, [r7, #20]
      break;
 800360a:	e016      	b.n	800363a <DrawChar+0xce>
      
    case 2:
      line =  (pchar[0]<< 8) | pchar[1];      
 800360c:	68bb      	ldr	r3, [r7, #8]
 800360e:	781b      	ldrb	r3, [r3, #0]
 8003610:	021b      	lsls	r3, r3, #8
 8003612:	68ba      	ldr	r2, [r7, #8]
 8003614:	3201      	adds	r2, #1
 8003616:	7812      	ldrb	r2, [r2, #0]
 8003618:	4313      	orrs	r3, r2
 800361a:	617b      	str	r3, [r7, #20]
      break;
 800361c:	e00d      	b.n	800363a <DrawChar+0xce>
      
    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
 800361e:	68bb      	ldr	r3, [r7, #8]
 8003620:	781b      	ldrb	r3, [r3, #0]
 8003622:	041a      	lsls	r2, r3, #16
 8003624:	68bb      	ldr	r3, [r7, #8]
 8003626:	3301      	adds	r3, #1
 8003628:	781b      	ldrb	r3, [r3, #0]
 800362a:	021b      	lsls	r3, r3, #8
 800362c:	4313      	orrs	r3, r2
 800362e:	68ba      	ldr	r2, [r7, #8]
 8003630:	3202      	adds	r2, #2
 8003632:	7812      	ldrb	r2, [r2, #0]
 8003634:	4313      	orrs	r3, r2
 8003636:	617b      	str	r3, [r7, #20]
      break;
 8003638:	bf00      	nop
    } 
    
    for (j = 0; j < width; j++)
 800363a:	2300      	movs	r3, #0
 800363c:	61bb      	str	r3, [r7, #24]
 800363e:	e036      	b.n	80036ae <DrawChar+0x142>
    {
      if(line & (1 << (width- j + offset- 1))) 
 8003640:	8a3a      	ldrh	r2, [r7, #16]
 8003642:	69bb      	ldr	r3, [r7, #24]
 8003644:	1ad2      	subs	r2, r2, r3
 8003646:	7bfb      	ldrb	r3, [r7, #15]
 8003648:	4413      	add	r3, r2
 800364a:	3b01      	subs	r3, #1
 800364c:	2201      	movs	r2, #1
 800364e:	fa02 f303 	lsl.w	r3, r2, r3
 8003652:	461a      	mov	r2, r3
 8003654:	697b      	ldr	r3, [r7, #20]
 8003656:	4013      	ands	r3, r2
 8003658:	2b00      	cmp	r3, #0
 800365a:	d012      	beq.n	8003682 <DrawChar+0x116>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 800365c:	69bb      	ldr	r3, [r7, #24]
 800365e:	b29a      	uxth	r2, r3
 8003660:	88fb      	ldrh	r3, [r7, #6]
 8003662:	4413      	add	r3, r2
 8003664:	b298      	uxth	r0, r3
 8003666:	4b1b      	ldr	r3, [pc, #108]	; (80036d4 <DrawChar+0x168>)
 8003668:	681a      	ldr	r2, [r3, #0]
 800366a:	491b      	ldr	r1, [pc, #108]	; (80036d8 <DrawChar+0x16c>)
 800366c:	4613      	mov	r3, r2
 800366e:	005b      	lsls	r3, r3, #1
 8003670:	4413      	add	r3, r2
 8003672:	009b      	lsls	r3, r3, #2
 8003674:	440b      	add	r3, r1
 8003676:	681a      	ldr	r2, [r3, #0]
 8003678:	88bb      	ldrh	r3, [r7, #4]
 800367a:	4619      	mov	r1, r3
 800367c:	f7ff fc1c 	bl	8002eb8 <BSP_LCD_DrawPixel>
 8003680:	e012      	b.n	80036a8 <DrawChar+0x13c>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 8003682:	69bb      	ldr	r3, [r7, #24]
 8003684:	b29a      	uxth	r2, r3
 8003686:	88fb      	ldrh	r3, [r7, #6]
 8003688:	4413      	add	r3, r2
 800368a:	b298      	uxth	r0, r3
 800368c:	4b11      	ldr	r3, [pc, #68]	; (80036d4 <DrawChar+0x168>)
 800368e:	681a      	ldr	r2, [r3, #0]
 8003690:	4911      	ldr	r1, [pc, #68]	; (80036d8 <DrawChar+0x16c>)
 8003692:	4613      	mov	r3, r2
 8003694:	005b      	lsls	r3, r3, #1
 8003696:	4413      	add	r3, r2
 8003698:	009b      	lsls	r3, r3, #2
 800369a:	440b      	add	r3, r1
 800369c:	3304      	adds	r3, #4
 800369e:	681a      	ldr	r2, [r3, #0]
 80036a0:	88bb      	ldrh	r3, [r7, #4]
 80036a2:	4619      	mov	r1, r3
 80036a4:	f7ff fc08 	bl	8002eb8 <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 80036a8:	69bb      	ldr	r3, [r7, #24]
 80036aa:	3301      	adds	r3, #1
 80036ac:	61bb      	str	r3, [r7, #24]
 80036ae:	8a3b      	ldrh	r3, [r7, #16]
 80036b0:	69ba      	ldr	r2, [r7, #24]
 80036b2:	429a      	cmp	r2, r3
 80036b4:	d3c4      	bcc.n	8003640 <DrawChar+0xd4>
      } 
    }
    Ypos++;
 80036b6:	88bb      	ldrh	r3, [r7, #4]
 80036b8:	3301      	adds	r3, #1
 80036ba:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 80036bc:	69fb      	ldr	r3, [r7, #28]
 80036be:	3301      	adds	r3, #1
 80036c0:	61fb      	str	r3, [r7, #28]
 80036c2:	8a7b      	ldrh	r3, [r7, #18]
 80036c4:	69fa      	ldr	r2, [r7, #28]
 80036c6:	429a      	cmp	r2, r3
 80036c8:	d384      	bcc.n	80035d4 <DrawChar+0x68>
  }
}
 80036ca:	bf00      	nop
 80036cc:	3720      	adds	r7, #32
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bd80      	pop	{r7, pc}
 80036d2:	bf00      	nop
 80036d4:	20000360 	.word	0x20000360
 80036d8:	20000364 	.word	0x20000364

080036dc <FillTriangle>:
  * @param  x3: Point 3 X position
  * @param  y3: Point 3 Y position
  * @retval None
  */
static void FillTriangle(uint16_t x1, uint16_t x2, uint16_t x3, uint16_t y1, uint16_t y2, uint16_t y3)
{ 
 80036dc:	b590      	push	{r4, r7, lr}
 80036de:	b08b      	sub	sp, #44	; 0x2c
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	4604      	mov	r4, r0
 80036e4:	4608      	mov	r0, r1
 80036e6:	4611      	mov	r1, r2
 80036e8:	461a      	mov	r2, r3
 80036ea:	4623      	mov	r3, r4
 80036ec:	80fb      	strh	r3, [r7, #6]
 80036ee:	4603      	mov	r3, r0
 80036f0:	80bb      	strh	r3, [r7, #4]
 80036f2:	460b      	mov	r3, r1
 80036f4:	807b      	strh	r3, [r7, #2]
 80036f6:	4613      	mov	r3, r2
 80036f8:	803b      	strh	r3, [r7, #0]
  int16_t deltax = 0, deltay = 0, x = 0, y = 0, xinc1 = 0, xinc2 = 0, 
 80036fa:	2300      	movs	r3, #0
 80036fc:	823b      	strh	r3, [r7, #16]
 80036fe:	2300      	movs	r3, #0
 8003700:	81fb      	strh	r3, [r7, #14]
 8003702:	2300      	movs	r3, #0
 8003704:	84fb      	strh	r3, [r7, #38]	; 0x26
 8003706:	2300      	movs	r3, #0
 8003708:	84bb      	strh	r3, [r7, #36]	; 0x24
 800370a:	2300      	movs	r3, #0
 800370c:	847b      	strh	r3, [r7, #34]	; 0x22
 800370e:	2300      	movs	r3, #0
 8003710:	843b      	strh	r3, [r7, #32]
  yinc1 = 0, yinc2 = 0, den = 0, num = 0, num_add = 0, num_pixels = 0,
 8003712:	2300      	movs	r3, #0
 8003714:	83fb      	strh	r3, [r7, #30]
 8003716:	2300      	movs	r3, #0
 8003718:	83bb      	strh	r3, [r7, #28]
 800371a:	2300      	movs	r3, #0
 800371c:	837b      	strh	r3, [r7, #26]
 800371e:	2300      	movs	r3, #0
 8003720:	833b      	strh	r3, [r7, #24]
 8003722:	2300      	movs	r3, #0
 8003724:	82fb      	strh	r3, [r7, #22]
 8003726:	2300      	movs	r3, #0
 8003728:	82bb      	strh	r3, [r7, #20]
  curpixel = 0;
 800372a:	2300      	movs	r3, #0
 800372c:	827b      	strh	r3, [r7, #18]
  
  deltax = ABS(x2 - x1);        /* The difference between the x's */
 800372e:	88ba      	ldrh	r2, [r7, #4]
 8003730:	88fb      	ldrh	r3, [r7, #6]
 8003732:	1ad3      	subs	r3, r2, r3
 8003734:	2b00      	cmp	r3, #0
 8003736:	bfb8      	it	lt
 8003738:	425b      	neglt	r3, r3
 800373a:	823b      	strh	r3, [r7, #16]
  deltay = ABS(y2 - y1);        /* The difference between the y's */
 800373c:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 800373e:	883b      	ldrh	r3, [r7, #0]
 8003740:	1ad3      	subs	r3, r2, r3
 8003742:	2b00      	cmp	r3, #0
 8003744:	bfb8      	it	lt
 8003746:	425b      	neglt	r3, r3
 8003748:	81fb      	strh	r3, [r7, #14]
  x = x1;                       /* Start x off at the first pixel */
 800374a:	88fb      	ldrh	r3, [r7, #6]
 800374c:	84fb      	strh	r3, [r7, #38]	; 0x26
  y = y1;                       /* Start y off at the first pixel */
 800374e:	883b      	ldrh	r3, [r7, #0]
 8003750:	84bb      	strh	r3, [r7, #36]	; 0x24
  
  if (x2 >= x1)                 /* The x-values are increasing */
 8003752:	88ba      	ldrh	r2, [r7, #4]
 8003754:	88fb      	ldrh	r3, [r7, #6]
 8003756:	429a      	cmp	r2, r3
 8003758:	d304      	bcc.n	8003764 <FillTriangle+0x88>
  {
    xinc1 = 1;
 800375a:	2301      	movs	r3, #1
 800375c:	847b      	strh	r3, [r7, #34]	; 0x22
    xinc2 = 1;
 800375e:	2301      	movs	r3, #1
 8003760:	843b      	strh	r3, [r7, #32]
 8003762:	e005      	b.n	8003770 <FillTriangle+0x94>
  }
  else                          /* The x-values are decreasing */
  {
    xinc1 = -1;
 8003764:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003768:	847b      	strh	r3, [r7, #34]	; 0x22
    xinc2 = -1;
 800376a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800376e:	843b      	strh	r3, [r7, #32]
  }
  
  if (y2 >= y1)                 /* The y-values are increasing */
 8003770:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8003772:	883b      	ldrh	r3, [r7, #0]
 8003774:	429a      	cmp	r2, r3
 8003776:	d304      	bcc.n	8003782 <FillTriangle+0xa6>
  {
    yinc1 = 1;
 8003778:	2301      	movs	r3, #1
 800377a:	83fb      	strh	r3, [r7, #30]
    yinc2 = 1;
 800377c:	2301      	movs	r3, #1
 800377e:	83bb      	strh	r3, [r7, #28]
 8003780:	e005      	b.n	800378e <FillTriangle+0xb2>
  }
  else                          /* The y-values are decreasing */
  {
    yinc1 = -1;
 8003782:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003786:	83fb      	strh	r3, [r7, #30]
    yinc2 = -1;
 8003788:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800378c:	83bb      	strh	r3, [r7, #28]
  }
  
  if (deltax >= deltay)         /* There is at least one x-value for every y-value */
 800378e:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8003792:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003796:	429a      	cmp	r2, r3
 8003798:	db11      	blt.n	80037be <FillTriangle+0xe2>
  {
    xinc1 = 0;                  /* Don't change the x when numerator >= denominator */
 800379a:	2300      	movs	r3, #0
 800379c:	847b      	strh	r3, [r7, #34]	; 0x22
    yinc2 = 0;                  /* Don't change the y for every iteration */
 800379e:	2300      	movs	r3, #0
 80037a0:	83bb      	strh	r3, [r7, #28]
    den = deltax;
 80037a2:	8a3b      	ldrh	r3, [r7, #16]
 80037a4:	837b      	strh	r3, [r7, #26]
    num = deltax / 2;
 80037a6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	da00      	bge.n	80037b0 <FillTriangle+0xd4>
 80037ae:	3301      	adds	r3, #1
 80037b0:	105b      	asrs	r3, r3, #1
 80037b2:	833b      	strh	r3, [r7, #24]
    num_add = deltay;
 80037b4:	89fb      	ldrh	r3, [r7, #14]
 80037b6:	82fb      	strh	r3, [r7, #22]
    num_pixels = deltax;         /* There are more x-values than y-values */
 80037b8:	8a3b      	ldrh	r3, [r7, #16]
 80037ba:	82bb      	strh	r3, [r7, #20]
 80037bc:	e010      	b.n	80037e0 <FillTriangle+0x104>
  }
  else                          /* There is at least one y-value for every x-value */
  {
    xinc2 = 0;                  /* Don't change the x for every iteration */
 80037be:	2300      	movs	r3, #0
 80037c0:	843b      	strh	r3, [r7, #32]
    yinc1 = 0;                  /* Don't change the y when numerator >= denominator */
 80037c2:	2300      	movs	r3, #0
 80037c4:	83fb      	strh	r3, [r7, #30]
    den = deltay;
 80037c6:	89fb      	ldrh	r3, [r7, #14]
 80037c8:	837b      	strh	r3, [r7, #26]
    num = deltay / 2;
 80037ca:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	da00      	bge.n	80037d4 <FillTriangle+0xf8>
 80037d2:	3301      	adds	r3, #1
 80037d4:	105b      	asrs	r3, r3, #1
 80037d6:	833b      	strh	r3, [r7, #24]
    num_add = deltax;
 80037d8:	8a3b      	ldrh	r3, [r7, #16]
 80037da:	82fb      	strh	r3, [r7, #22]
    num_pixels = deltay;         /* There are more y-values than x-values */
 80037dc:	89fb      	ldrh	r3, [r7, #14]
 80037de:	82bb      	strh	r3, [r7, #20]
  }
  
  for (curpixel = 0; curpixel <= num_pixels; curpixel++)
 80037e0:	2300      	movs	r3, #0
 80037e2:	827b      	strh	r3, [r7, #18]
 80037e4:	e02f      	b.n	8003846 <FillTriangle+0x16a>
  {
    BSP_LCD_DrawLine(x, y, x3, y3);
 80037e6:	8cf8      	ldrh	r0, [r7, #38]	; 0x26
 80037e8:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 80037ea:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80037ec:	887a      	ldrh	r2, [r7, #2]
 80037ee:	f7ff f9a7 	bl	8002b40 <BSP_LCD_DrawLine>
    
    num += num_add;              /* Increase the numerator by the top of the fraction */
 80037f2:	8b3a      	ldrh	r2, [r7, #24]
 80037f4:	8afb      	ldrh	r3, [r7, #22]
 80037f6:	4413      	add	r3, r2
 80037f8:	b29b      	uxth	r3, r3
 80037fa:	833b      	strh	r3, [r7, #24]
    if (num >= den)             /* Check if numerator >= denominator */
 80037fc:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8003800:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8003804:	429a      	cmp	r2, r3
 8003806:	db0e      	blt.n	8003826 <FillTriangle+0x14a>
    {
      num -= den;               /* Calculate the new numerator value */
 8003808:	8b3a      	ldrh	r2, [r7, #24]
 800380a:	8b7b      	ldrh	r3, [r7, #26]
 800380c:	1ad3      	subs	r3, r2, r3
 800380e:	b29b      	uxth	r3, r3
 8003810:	833b      	strh	r3, [r7, #24]
      x += xinc1;               /* Change the x as appropriate */
 8003812:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8003814:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8003816:	4413      	add	r3, r2
 8003818:	b29b      	uxth	r3, r3
 800381a:	84fb      	strh	r3, [r7, #38]	; 0x26
      y += yinc1;               /* Change the y as appropriate */
 800381c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800381e:	8bfb      	ldrh	r3, [r7, #30]
 8003820:	4413      	add	r3, r2
 8003822:	b29b      	uxth	r3, r3
 8003824:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    x += xinc2;                 /* Change the x as appropriate */
 8003826:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8003828:	8c3b      	ldrh	r3, [r7, #32]
 800382a:	4413      	add	r3, r2
 800382c:	b29b      	uxth	r3, r3
 800382e:	84fb      	strh	r3, [r7, #38]	; 0x26
    y += yinc2;                 /* Change the y as appropriate */
 8003830:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003832:	8bbb      	ldrh	r3, [r7, #28]
 8003834:	4413      	add	r3, r2
 8003836:	b29b      	uxth	r3, r3
 8003838:	84bb      	strh	r3, [r7, #36]	; 0x24
  for (curpixel = 0; curpixel <= num_pixels; curpixel++)
 800383a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800383e:	b29b      	uxth	r3, r3
 8003840:	3301      	adds	r3, #1
 8003842:	b29b      	uxth	r3, r3
 8003844:	827b      	strh	r3, [r7, #18]
 8003846:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 800384a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800384e:	429a      	cmp	r2, r3
 8003850:	ddc9      	ble.n	80037e6 <FillTriangle+0x10a>
  } 
}
 8003852:	bf00      	nop
 8003854:	372c      	adds	r7, #44	; 0x2c
 8003856:	46bd      	mov	sp, r7
 8003858:	bd90      	pop	{r4, r7, pc}
	...

0800385c <LL_FillBuffer>:
  * @param  OffLine: Offset
  * @param  ColorIndex: Color index
  * @retval None
  */
static void LL_FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 800385c:	b580      	push	{r7, lr}
 800385e:	b086      	sub	sp, #24
 8003860:	af02      	add	r7, sp, #8
 8003862:	60f8      	str	r0, [r7, #12]
 8003864:	60b9      	str	r1, [r7, #8]
 8003866:	607a      	str	r2, [r7, #4]
 8003868:	603b      	str	r3, [r7, #0]
  /* Register to memory mode with ARGB8888 as color Mode */ 
  hDma2dHandler.Init.Mode         = DMA2D_R2M;
 800386a:	4b1e      	ldr	r3, [pc, #120]	; (80038e4 <LL_FillBuffer+0x88>)
 800386c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8003870:	605a      	str	r2, [r3, #4]
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8003872:	4b1d      	ldr	r3, [pc, #116]	; (80038e8 <LL_FillBuffer+0x8c>)
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	4a1d      	ldr	r2, [pc, #116]	; (80038ec <LL_FillBuffer+0x90>)
 8003878:	2134      	movs	r1, #52	; 0x34
 800387a:	fb01 f303 	mul.w	r3, r1, r3
 800387e:	4413      	add	r3, r2
 8003880:	3348      	adds	r3, #72	; 0x48
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	2b02      	cmp	r3, #2
 8003886:	d103      	bne.n	8003890 <LL_FillBuffer+0x34>
  { /* RGB565 format */ 
    hDma2dHandler.Init.ColorMode    = DMA2D_RGB565;
 8003888:	4b16      	ldr	r3, [pc, #88]	; (80038e4 <LL_FillBuffer+0x88>)
 800388a:	2202      	movs	r2, #2
 800388c:	609a      	str	r2, [r3, #8]
 800388e:	e002      	b.n	8003896 <LL_FillBuffer+0x3a>
  }
  else
  { /* ARGB8888 format */
    hDma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 8003890:	4b14      	ldr	r3, [pc, #80]	; (80038e4 <LL_FillBuffer+0x88>)
 8003892:	2200      	movs	r2, #0
 8003894:	609a      	str	r2, [r3, #8]
  }
  hDma2dHandler.Init.OutputOffset = OffLine;      
 8003896:	4a13      	ldr	r2, [pc, #76]	; (80038e4 <LL_FillBuffer+0x88>)
 8003898:	69bb      	ldr	r3, [r7, #24]
 800389a:	60d3      	str	r3, [r2, #12]
  
  hDma2dHandler.Instance = DMA2D;
 800389c:	4b11      	ldr	r3, [pc, #68]	; (80038e4 <LL_FillBuffer+0x88>)
 800389e:	4a14      	ldr	r2, [pc, #80]	; (80038f0 <LL_FillBuffer+0x94>)
 80038a0:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hDma2dHandler) == HAL_OK) 
 80038a2:	4810      	ldr	r0, [pc, #64]	; (80038e4 <LL_FillBuffer+0x88>)
 80038a4:	f001 ffc8 	bl	8005838 <HAL_DMA2D_Init>
 80038a8:	4603      	mov	r3, r0
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d115      	bne.n	80038da <LL_FillBuffer+0x7e>
  {
    if(HAL_DMA2D_ConfigLayer(&hDma2dHandler, LayerIndex) == HAL_OK) 
 80038ae:	68f9      	ldr	r1, [r7, #12]
 80038b0:	480c      	ldr	r0, [pc, #48]	; (80038e4 <LL_FillBuffer+0x88>)
 80038b2:	f002 f91f 	bl	8005af4 <HAL_DMA2D_ConfigLayer>
 80038b6:	4603      	mov	r3, r0
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d10e      	bne.n	80038da <LL_FillBuffer+0x7e>
    {
      if (HAL_DMA2D_Start(&hDma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 80038bc:	68ba      	ldr	r2, [r7, #8]
 80038be:	683b      	ldr	r3, [r7, #0]
 80038c0:	9300      	str	r3, [sp, #0]
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	69f9      	ldr	r1, [r7, #28]
 80038c6:	4807      	ldr	r0, [pc, #28]	; (80038e4 <LL_FillBuffer+0x88>)
 80038c8:	f002 f800 	bl	80058cc <HAL_DMA2D_Start>
 80038cc:	4603      	mov	r3, r0
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d103      	bne.n	80038da <LL_FillBuffer+0x7e>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&hDma2dHandler, 10);
 80038d2:	210a      	movs	r1, #10
 80038d4:	4803      	ldr	r0, [pc, #12]	; (80038e4 <LL_FillBuffer+0x88>)
 80038d6:	f002 f824 	bl	8005922 <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 80038da:	bf00      	nop
 80038dc:	3710      	adds	r7, #16
 80038de:	46bd      	mov	sp, r7
 80038e0:	bd80      	pop	{r7, pc}
 80038e2:	bf00      	nop
 80038e4:	20000320 	.word	0x20000320
 80038e8:	20000360 	.word	0x20000360
 80038ec:	20008bb4 	.word	0x20008bb4
 80038f0:	4002b000 	.word	0x4002b000

080038f4 <BSP_SDRAM_Init>:
/**
  * @brief  Initializes the SDRAM device.
  * @retval SDRAM status
  */
uint8_t BSP_SDRAM_Init(void)
{ 
 80038f4:	b580      	push	{r7, lr}
 80038f6:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;
  /* SDRAM device configuration */
  sdramHandle.Instance = FMC_SDRAM_DEVICE;
 80038f8:	4b29      	ldr	r3, [pc, #164]	; (80039a0 <BSP_SDRAM_Init+0xac>)
 80038fa:	4a2a      	ldr	r2, [pc, #168]	; (80039a4 <BSP_SDRAM_Init+0xb0>)
 80038fc:	601a      	str	r2, [r3, #0]
    
  /* Timing configuration for 100Mhz as SD clock frequency (System clock is up to 200Mhz) */
  Timing.LoadToActiveDelay    = 2;
 80038fe:	4b2a      	ldr	r3, [pc, #168]	; (80039a8 <BSP_SDRAM_Init+0xb4>)
 8003900:	2202      	movs	r2, #2
 8003902:	601a      	str	r2, [r3, #0]
  Timing.ExitSelfRefreshDelay = 7;
 8003904:	4b28      	ldr	r3, [pc, #160]	; (80039a8 <BSP_SDRAM_Init+0xb4>)
 8003906:	2207      	movs	r2, #7
 8003908:	605a      	str	r2, [r3, #4]
  Timing.SelfRefreshTime      = 4;
 800390a:	4b27      	ldr	r3, [pc, #156]	; (80039a8 <BSP_SDRAM_Init+0xb4>)
 800390c:	2204      	movs	r2, #4
 800390e:	609a      	str	r2, [r3, #8]
  Timing.RowCycleDelay        = 7;
 8003910:	4b25      	ldr	r3, [pc, #148]	; (80039a8 <BSP_SDRAM_Init+0xb4>)
 8003912:	2207      	movs	r2, #7
 8003914:	60da      	str	r2, [r3, #12]
  Timing.WriteRecoveryTime    = 2;
 8003916:	4b24      	ldr	r3, [pc, #144]	; (80039a8 <BSP_SDRAM_Init+0xb4>)
 8003918:	2202      	movs	r2, #2
 800391a:	611a      	str	r2, [r3, #16]
  Timing.RPDelay              = 2;
 800391c:	4b22      	ldr	r3, [pc, #136]	; (80039a8 <BSP_SDRAM_Init+0xb4>)
 800391e:	2202      	movs	r2, #2
 8003920:	615a      	str	r2, [r3, #20]
  Timing.RCDDelay             = 2;
 8003922:	4b21      	ldr	r3, [pc, #132]	; (80039a8 <BSP_SDRAM_Init+0xb4>)
 8003924:	2202      	movs	r2, #2
 8003926:	619a      	str	r2, [r3, #24]
  
  sdramHandle.Init.SDBank             = FMC_SDRAM_BANK1;
 8003928:	4b1d      	ldr	r3, [pc, #116]	; (80039a0 <BSP_SDRAM_Init+0xac>)
 800392a:	2200      	movs	r2, #0
 800392c:	605a      	str	r2, [r3, #4]
  sdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 800392e:	4b1c      	ldr	r3, [pc, #112]	; (80039a0 <BSP_SDRAM_Init+0xac>)
 8003930:	2200      	movs	r2, #0
 8003932:	609a      	str	r2, [r3, #8]
  sdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8003934:	4b1a      	ldr	r3, [pc, #104]	; (80039a0 <BSP_SDRAM_Init+0xac>)
 8003936:	2204      	movs	r2, #4
 8003938:	60da      	str	r2, [r3, #12]
  sdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 800393a:	4b19      	ldr	r3, [pc, #100]	; (80039a0 <BSP_SDRAM_Init+0xac>)
 800393c:	2210      	movs	r2, #16
 800393e:	611a      	str	r2, [r3, #16]
  sdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8003940:	4b17      	ldr	r3, [pc, #92]	; (80039a0 <BSP_SDRAM_Init+0xac>)
 8003942:	2240      	movs	r2, #64	; 0x40
 8003944:	615a      	str	r2, [r3, #20]
  sdramHandle.Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_2;
 8003946:	4b16      	ldr	r3, [pc, #88]	; (80039a0 <BSP_SDRAM_Init+0xac>)
 8003948:	f44f 7280 	mov.w	r2, #256	; 0x100
 800394c:	619a      	str	r2, [r3, #24]
  sdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 800394e:	4b14      	ldr	r3, [pc, #80]	; (80039a0 <BSP_SDRAM_Init+0xac>)
 8003950:	2200      	movs	r2, #0
 8003952:	61da      	str	r2, [r3, #28]
  sdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8003954:	4b12      	ldr	r3, [pc, #72]	; (80039a0 <BSP_SDRAM_Init+0xac>)
 8003956:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800395a:	621a      	str	r2, [r3, #32]
  sdramHandle.Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
 800395c:	4b10      	ldr	r3, [pc, #64]	; (80039a0 <BSP_SDRAM_Init+0xac>)
 800395e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003962:	625a      	str	r2, [r3, #36]	; 0x24
  sdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;
 8003964:	4b0e      	ldr	r3, [pc, #56]	; (80039a0 <BSP_SDRAM_Init+0xac>)
 8003966:	2200      	movs	r2, #0
 8003968:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* SDRAM controller initialization */

  BSP_SDRAM_MspInit(&sdramHandle, NULL); /* __weak function can be rewritten by the application */
 800396a:	2100      	movs	r1, #0
 800396c:	480c      	ldr	r0, [pc, #48]	; (80039a0 <BSP_SDRAM_Init+0xac>)
 800396e:	f000 f87f 	bl	8003a70 <BSP_SDRAM_MspInit>

  if(HAL_SDRAM_Init(&sdramHandle, &Timing) != HAL_OK)
 8003972:	490d      	ldr	r1, [pc, #52]	; (80039a8 <BSP_SDRAM_Init+0xb4>)
 8003974:	480a      	ldr	r0, [pc, #40]	; (80039a0 <BSP_SDRAM_Init+0xac>)
 8003976:	f005 fab1 	bl	8008edc <HAL_SDRAM_Init>
 800397a:	4603      	mov	r3, r0
 800397c:	2b00      	cmp	r3, #0
 800397e:	d003      	beq.n	8003988 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 8003980:	4b0a      	ldr	r3, [pc, #40]	; (80039ac <BSP_SDRAM_Init+0xb8>)
 8003982:	2201      	movs	r2, #1
 8003984:	701a      	strb	r2, [r3, #0]
 8003986:	e002      	b.n	800398e <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 8003988:	4b08      	ldr	r3, [pc, #32]	; (80039ac <BSP_SDRAM_Init+0xb8>)
 800398a:	2200      	movs	r2, #0
 800398c:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 800398e:	f240 6003 	movw	r0, #1539	; 0x603
 8003992:	f000 f80d 	bl	80039b0 <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 8003996:	4b05      	ldr	r3, [pc, #20]	; (80039ac <BSP_SDRAM_Init+0xb8>)
 8003998:	781b      	ldrb	r3, [r3, #0]
}
 800399a:	4618      	mov	r0, r3
 800399c:	bd80      	pop	{r7, pc}
 800399e:	bf00      	nop
 80039a0:	20008c5c 	.word	0x20008c5c
 80039a4:	a0000140 	.word	0xa0000140
 80039a8:	20000400 	.word	0x20000400
 80039ac:	20000044 	.word	0x20000044

080039b0 <BSP_SDRAM_Initialization_sequence>:
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  * @retval None
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b084      	sub	sp, #16
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd = 0;
 80039b8:	2300      	movs	r3, #0
 80039ba:	60fb      	str	r3, [r7, #12]
  
  /* Step 1: Configure a clock configuration enable command */
  Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 80039bc:	4b2a      	ldr	r3, [pc, #168]	; (8003a68 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80039be:	2201      	movs	r2, #1
 80039c0:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 80039c2:	4b29      	ldr	r3, [pc, #164]	; (8003a68 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80039c4:	2210      	movs	r2, #16
 80039c6:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 80039c8:	4b27      	ldr	r3, [pc, #156]	; (8003a68 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80039ca:	2201      	movs	r2, #1
 80039cc:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 80039ce:	4b26      	ldr	r3, [pc, #152]	; (8003a68 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80039d0:	2200      	movs	r2, #0
 80039d2:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 80039d4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80039d8:	4923      	ldr	r1, [pc, #140]	; (8003a68 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80039da:	4824      	ldr	r0, [pc, #144]	; (8003a6c <BSP_SDRAM_Initialization_sequence+0xbc>)
 80039dc:	f005 fab2 	bl	8008f44 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 80039e0:	2001      	movs	r0, #1
 80039e2:	f000 ff9f 	bl	8004924 <HAL_Delay>
    
  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_PALL;
 80039e6:	4b20      	ldr	r3, [pc, #128]	; (8003a68 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80039e8:	2202      	movs	r2, #2
 80039ea:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 80039ec:	4b1e      	ldr	r3, [pc, #120]	; (8003a68 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80039ee:	2210      	movs	r2, #16
 80039f0:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 80039f2:	4b1d      	ldr	r3, [pc, #116]	; (8003a68 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80039f4:	2201      	movs	r2, #1
 80039f6:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 80039f8:	4b1b      	ldr	r3, [pc, #108]	; (8003a68 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80039fa:	2200      	movs	r2, #0
 80039fc:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);  
 80039fe:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003a02:	4919      	ldr	r1, [pc, #100]	; (8003a68 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003a04:	4819      	ldr	r0, [pc, #100]	; (8003a6c <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003a06:	f005 fa9d 	bl	8008f44 <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8003a0a:	4b17      	ldr	r3, [pc, #92]	; (8003a68 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003a0c:	2203      	movs	r2, #3
 8003a0e:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8003a10:	4b15      	ldr	r3, [pc, #84]	; (8003a68 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003a12:	2210      	movs	r2, #16
 8003a14:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 8;
 8003a16:	4b14      	ldr	r3, [pc, #80]	; (8003a68 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003a18:	2208      	movs	r2, #8
 8003a1a:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8003a1c:	4b12      	ldr	r3, [pc, #72]	; (8003a68 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003a1e:	2200      	movs	r2, #0
 8003a20:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8003a22:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003a26:	4910      	ldr	r1, [pc, #64]	; (8003a68 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003a28:	4810      	ldr	r0, [pc, #64]	; (8003a6c <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003a2a:	f005 fa8b 	bl	8008f44 <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
 8003a2e:	f44f 7308 	mov.w	r3, #544	; 0x220
 8003a32:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |\
                     SDRAM_MODEREG_CAS_LATENCY_2           |\
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |\
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;
 8003a34:	4b0c      	ldr	r3, [pc, #48]	; (8003a68 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003a36:	2204      	movs	r2, #4
 8003a38:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8003a3a:	4b0b      	ldr	r3, [pc, #44]	; (8003a68 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003a3c:	2210      	movs	r2, #16
 8003a3e:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8003a40:	4b09      	ldr	r3, [pc, #36]	; (8003a68 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003a42:	2201      	movs	r2, #1
 8003a44:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = tmpmrd;
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	4a07      	ldr	r2, [pc, #28]	; (8003a68 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003a4a:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8003a4c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003a50:	4905      	ldr	r1, [pc, #20]	; (8003a68 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003a52:	4806      	ldr	r0, [pc, #24]	; (8003a6c <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003a54:	f005 fa76 	bl	8008f44 <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&sdramHandle, RefreshCount); 
 8003a58:	6879      	ldr	r1, [r7, #4]
 8003a5a:	4804      	ldr	r0, [pc, #16]	; (8003a6c <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003a5c:	f005 fa9d 	bl	8008f9a <HAL_SDRAM_ProgramRefreshRate>
}
 8003a60:	bf00      	nop
 8003a62:	3710      	adds	r7, #16
 8003a64:	46bd      	mov	sp, r7
 8003a66:	bd80      	pop	{r7, pc}
 8003a68:	2000041c 	.word	0x2000041c
 8003a6c:	20008c5c 	.word	0x20008c5c

08003a70 <BSP_SDRAM_MspInit>:
  * @param  hsdram: SDRAM handle
  * @param  Params
  * @retval None
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{  
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b090      	sub	sp, #64	; 0x40
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
 8003a78:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dma_handle;
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8003a7a:	4b70      	ldr	r3, [pc, #448]	; (8003c3c <BSP_SDRAM_MspInit+0x1cc>)
 8003a7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a7e:	4a6f      	ldr	r2, [pc, #444]	; (8003c3c <BSP_SDRAM_MspInit+0x1cc>)
 8003a80:	f043 0301 	orr.w	r3, r3, #1
 8003a84:	6393      	str	r3, [r2, #56]	; 0x38
 8003a86:	4b6d      	ldr	r3, [pc, #436]	; (8003c3c <BSP_SDRAM_MspInit+0x1cc>)
 8003a88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a8a:	f003 0301 	and.w	r3, r3, #1
 8003a8e:	62bb      	str	r3, [r7, #40]	; 0x28
 8003a90:	6abb      	ldr	r3, [r7, #40]	; 0x28
  
  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 8003a92:	4b6a      	ldr	r3, [pc, #424]	; (8003c3c <BSP_SDRAM_MspInit+0x1cc>)
 8003a94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a96:	4a69      	ldr	r2, [pc, #420]	; (8003c3c <BSP_SDRAM_MspInit+0x1cc>)
 8003a98:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003a9c:	6313      	str	r3, [r2, #48]	; 0x30
 8003a9e:	4b67      	ldr	r3, [pc, #412]	; (8003c3c <BSP_SDRAM_MspInit+0x1cc>)
 8003aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aa2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003aa6:	627b      	str	r3, [r7, #36]	; 0x24
 8003aa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003aaa:	4b64      	ldr	r3, [pc, #400]	; (8003c3c <BSP_SDRAM_MspInit+0x1cc>)
 8003aac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aae:	4a63      	ldr	r2, [pc, #396]	; (8003c3c <BSP_SDRAM_MspInit+0x1cc>)
 8003ab0:	f043 0304 	orr.w	r3, r3, #4
 8003ab4:	6313      	str	r3, [r2, #48]	; 0x30
 8003ab6:	4b61      	ldr	r3, [pc, #388]	; (8003c3c <BSP_SDRAM_MspInit+0x1cc>)
 8003ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aba:	f003 0304 	and.w	r3, r3, #4
 8003abe:	623b      	str	r3, [r7, #32]
 8003ac0:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003ac2:	4b5e      	ldr	r3, [pc, #376]	; (8003c3c <BSP_SDRAM_MspInit+0x1cc>)
 8003ac4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ac6:	4a5d      	ldr	r2, [pc, #372]	; (8003c3c <BSP_SDRAM_MspInit+0x1cc>)
 8003ac8:	f043 0308 	orr.w	r3, r3, #8
 8003acc:	6313      	str	r3, [r2, #48]	; 0x30
 8003ace:	4b5b      	ldr	r3, [pc, #364]	; (8003c3c <BSP_SDRAM_MspInit+0x1cc>)
 8003ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ad2:	f003 0308 	and.w	r3, r3, #8
 8003ad6:	61fb      	str	r3, [r7, #28]
 8003ad8:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003ada:	4b58      	ldr	r3, [pc, #352]	; (8003c3c <BSP_SDRAM_MspInit+0x1cc>)
 8003adc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ade:	4a57      	ldr	r2, [pc, #348]	; (8003c3c <BSP_SDRAM_MspInit+0x1cc>)
 8003ae0:	f043 0310 	orr.w	r3, r3, #16
 8003ae4:	6313      	str	r3, [r2, #48]	; 0x30
 8003ae6:	4b55      	ldr	r3, [pc, #340]	; (8003c3c <BSP_SDRAM_MspInit+0x1cc>)
 8003ae8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aea:	f003 0310 	and.w	r3, r3, #16
 8003aee:	61bb      	str	r3, [r7, #24]
 8003af0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003af2:	4b52      	ldr	r3, [pc, #328]	; (8003c3c <BSP_SDRAM_MspInit+0x1cc>)
 8003af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003af6:	4a51      	ldr	r2, [pc, #324]	; (8003c3c <BSP_SDRAM_MspInit+0x1cc>)
 8003af8:	f043 0320 	orr.w	r3, r3, #32
 8003afc:	6313      	str	r3, [r2, #48]	; 0x30
 8003afe:	4b4f      	ldr	r3, [pc, #316]	; (8003c3c <BSP_SDRAM_MspInit+0x1cc>)
 8003b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b02:	f003 0320 	and.w	r3, r3, #32
 8003b06:	617b      	str	r3, [r7, #20]
 8003b08:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003b0a:	4b4c      	ldr	r3, [pc, #304]	; (8003c3c <BSP_SDRAM_MspInit+0x1cc>)
 8003b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b0e:	4a4b      	ldr	r2, [pc, #300]	; (8003c3c <BSP_SDRAM_MspInit+0x1cc>)
 8003b10:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003b14:	6313      	str	r3, [r2, #48]	; 0x30
 8003b16:	4b49      	ldr	r3, [pc, #292]	; (8003c3c <BSP_SDRAM_MspInit+0x1cc>)
 8003b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b1e:	613b      	str	r3, [r7, #16]
 8003b20:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003b22:	4b46      	ldr	r3, [pc, #280]	; (8003c3c <BSP_SDRAM_MspInit+0x1cc>)
 8003b24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b26:	4a45      	ldr	r2, [pc, #276]	; (8003c3c <BSP_SDRAM_MspInit+0x1cc>)
 8003b28:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003b2c:	6313      	str	r3, [r2, #48]	; 0x30
 8003b2e:	4b43      	ldr	r3, [pc, #268]	; (8003c3c <BSP_SDRAM_MspInit+0x1cc>)
 8003b30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b36:	60fb      	str	r3, [r7, #12]
 8003b38:	68fb      	ldr	r3, [r7, #12]
  
  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8003b3a:	2302      	movs	r3, #2
 8003b3c:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8003b3e:	2301      	movs	r3, #1
 8003b40:	637b      	str	r3, [r7, #52]	; 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 8003b42:	2302      	movs	r3, #2
 8003b44:	63bb      	str	r3, [r7, #56]	; 0x38
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 8003b46:	230c      	movs	r3, #12
 8003b48:	63fb      	str	r3, [r7, #60]	; 0x3c
  
  /* GPIOC configuration */
  gpio_init_structure.Pin   = GPIO_PIN_3;
 8003b4a:	2308      	movs	r3, #8
 8003b4c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &gpio_init_structure);
 8003b4e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003b52:	4619      	mov	r1, r3
 8003b54:	483a      	ldr	r0, [pc, #232]	; (8003c40 <BSP_SDRAM_MspInit+0x1d0>)
 8003b56:	f002 f8fb 	bl	8005d50 <HAL_GPIO_Init>

  /* GPIOD configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8 | GPIO_PIN_9 |
 8003b5a:	f24c 7303 	movw	r3, #50947	; 0xc703
 8003b5e:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 8003b60:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003b64:	4619      	mov	r1, r3
 8003b66:	4837      	ldr	r0, [pc, #220]	; (8003c44 <BSP_SDRAM_MspInit+0x1d4>)
 8003b68:	f002 f8f2 	bl	8005d50 <HAL_GPIO_Init>

  /* GPIOE configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 8003b6c:	f64f 7383 	movw	r3, #65411	; 0xff83
 8003b70:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 8003b72:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003b76:	4619      	mov	r1, r3
 8003b78:	4833      	ldr	r0, [pc, #204]	; (8003c48 <BSP_SDRAM_MspInit+0x1d8>)
 8003b7a:	f002 f8e9 	bl	8005d50 <HAL_GPIO_Init>
  
  /* GPIOF configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 8003b7e:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8003b82:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_5 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 8003b84:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003b88:	4619      	mov	r1, r3
 8003b8a:	4830      	ldr	r0, [pc, #192]	; (8003c4c <BSP_SDRAM_MspInit+0x1dc>)
 8003b8c:	f002 f8e0 	bl	8005d50 <HAL_GPIO_Init>
  
  /* GPIOG configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4| GPIO_PIN_5 | GPIO_PIN_8 |\
 8003b90:	f248 1333 	movw	r3, #33075	; 0x8133
 8003b94:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 8003b96:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003b9a:	4619      	mov	r1, r3
 8003b9c:	482c      	ldr	r0, [pc, #176]	; (8003c50 <BSP_SDRAM_MspInit+0x1e0>)
 8003b9e:	f002 f8d7 	bl	8005d50 <HAL_GPIO_Init>

  /* GPIOH configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_3 | GPIO_PIN_5;
 8003ba2:	2328      	movs	r3, #40	; 0x28
 8003ba4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOH, &gpio_init_structure); 
 8003ba6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003baa:	4619      	mov	r1, r3
 8003bac:	4829      	ldr	r0, [pc, #164]	; (8003c54 <BSP_SDRAM_MspInit+0x1e4>)
 8003bae:	f002 f8cf 	bl	8005d50 <HAL_GPIO_Init>
  
  /* Configure common DMA parameters */
  dma_handle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 8003bb2:	4b29      	ldr	r3, [pc, #164]	; (8003c58 <BSP_SDRAM_MspInit+0x1e8>)
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	605a      	str	r2, [r3, #4]
  dma_handle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8003bb8:	4b27      	ldr	r3, [pc, #156]	; (8003c58 <BSP_SDRAM_MspInit+0x1e8>)
 8003bba:	2280      	movs	r2, #128	; 0x80
 8003bbc:	609a      	str	r2, [r3, #8]
  dma_handle.Init.PeriphInc           = DMA_PINC_ENABLE;
 8003bbe:	4b26      	ldr	r3, [pc, #152]	; (8003c58 <BSP_SDRAM_MspInit+0x1e8>)
 8003bc0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003bc4:	60da      	str	r2, [r3, #12]
  dma_handle.Init.MemInc              = DMA_MINC_ENABLE;
 8003bc6:	4b24      	ldr	r3, [pc, #144]	; (8003c58 <BSP_SDRAM_MspInit+0x1e8>)
 8003bc8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003bcc:	611a      	str	r2, [r3, #16]
  dma_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003bce:	4b22      	ldr	r3, [pc, #136]	; (8003c58 <BSP_SDRAM_MspInit+0x1e8>)
 8003bd0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003bd4:	615a      	str	r2, [r3, #20]
  dma_handle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8003bd6:	4b20      	ldr	r3, [pc, #128]	; (8003c58 <BSP_SDRAM_MspInit+0x1e8>)
 8003bd8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003bdc:	619a      	str	r2, [r3, #24]
  dma_handle.Init.Mode                = DMA_NORMAL;
 8003bde:	4b1e      	ldr	r3, [pc, #120]	; (8003c58 <BSP_SDRAM_MspInit+0x1e8>)
 8003be0:	2200      	movs	r2, #0
 8003be2:	61da      	str	r2, [r3, #28]
  dma_handle.Init.Priority            = DMA_PRIORITY_HIGH;
 8003be4:	4b1c      	ldr	r3, [pc, #112]	; (8003c58 <BSP_SDRAM_MspInit+0x1e8>)
 8003be6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003bea:	621a      	str	r2, [r3, #32]
  dma_handle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;         
 8003bec:	4b1a      	ldr	r3, [pc, #104]	; (8003c58 <BSP_SDRAM_MspInit+0x1e8>)
 8003bee:	2200      	movs	r2, #0
 8003bf0:	625a      	str	r2, [r3, #36]	; 0x24
  dma_handle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8003bf2:	4b19      	ldr	r3, [pc, #100]	; (8003c58 <BSP_SDRAM_MspInit+0x1e8>)
 8003bf4:	2203      	movs	r2, #3
 8003bf6:	629a      	str	r2, [r3, #40]	; 0x28
  dma_handle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8003bf8:	4b17      	ldr	r3, [pc, #92]	; (8003c58 <BSP_SDRAM_MspInit+0x1e8>)
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	62da      	str	r2, [r3, #44]	; 0x2c
  dma_handle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8003bfe:	4b16      	ldr	r3, [pc, #88]	; (8003c58 <BSP_SDRAM_MspInit+0x1e8>)
 8003c00:	2200      	movs	r2, #0
 8003c02:	631a      	str	r2, [r3, #48]	; 0x30
  
  dma_handle.Instance = SDRAM_DMAx_STREAM;
 8003c04:	4b14      	ldr	r3, [pc, #80]	; (8003c58 <BSP_SDRAM_MspInit+0x1e8>)
 8003c06:	4a15      	ldr	r2, [pc, #84]	; (8003c5c <BSP_SDRAM_MspInit+0x1ec>)
 8003c08:	601a      	str	r2, [r3, #0]
  
   /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dma_handle);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	4a12      	ldr	r2, [pc, #72]	; (8003c58 <BSP_SDRAM_MspInit+0x1e8>)
 8003c0e:	631a      	str	r2, [r3, #48]	; 0x30
 8003c10:	4a11      	ldr	r2, [pc, #68]	; (8003c58 <BSP_SDRAM_MspInit+0x1e8>)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6393      	str	r3, [r2, #56]	; 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dma_handle);
 8003c16:	4810      	ldr	r0, [pc, #64]	; (8003c58 <BSP_SDRAM_MspInit+0x1e8>)
 8003c18:	f001 fcde 	bl	80055d8 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dma_handle); 
 8003c1c:	480e      	ldr	r0, [pc, #56]	; (8003c58 <BSP_SDRAM_MspInit+0x1e8>)
 8003c1e:	f001 fc2d 	bl	800547c <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 8003c22:	2200      	movs	r2, #0
 8003c24:	210f      	movs	r1, #15
 8003c26:	2038      	movs	r0, #56	; 0x38
 8003c28:	f001 fb30 	bl	800528c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8003c2c:	2038      	movs	r0, #56	; 0x38
 8003c2e:	f001 fb49 	bl	80052c4 <HAL_NVIC_EnableIRQ>
}
 8003c32:	bf00      	nop
 8003c34:	3740      	adds	r7, #64	; 0x40
 8003c36:	46bd      	mov	sp, r7
 8003c38:	bd80      	pop	{r7, pc}
 8003c3a:	bf00      	nop
 8003c3c:	40023800 	.word	0x40023800
 8003c40:	40020800 	.word	0x40020800
 8003c44:	40020c00 	.word	0x40020c00
 8003c48:	40021000 	.word	0x40021000
 8003c4c:	40021400 	.word	0x40021400
 8003c50:	40021800 	.word	0x40021800
 8003c54:	40021c00 	.word	0x40021c00
 8003c58:	2000042c 	.word	0x2000042c
 8003c5c:	40026410 	.word	0x40026410

08003c60 <BSP_TS_Init>:
  * @param  ts_SizeX: Maximum X size of the TS area on LCD
  * @param  ts_SizeY: Maximum Y size of the TS area on LCD
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Init(uint16_t ts_SizeX, uint16_t ts_SizeY)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b084      	sub	sp, #16
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	4603      	mov	r3, r0
 8003c68:	460a      	mov	r2, r1
 8003c6a:	80fb      	strh	r3, [r7, #6]
 8003c6c:	4613      	mov	r3, r2
 8003c6e:	80bb      	strh	r3, [r7, #4]
  uint8_t status = TS_OK;
 8003c70:	2300      	movs	r3, #0
 8003c72:	73fb      	strb	r3, [r7, #15]
  tsXBoundary = ts_SizeX;
 8003c74:	4a14      	ldr	r2, [pc, #80]	; (8003cc8 <BSP_TS_Init+0x68>)
 8003c76:	88fb      	ldrh	r3, [r7, #6]
 8003c78:	8013      	strh	r3, [r2, #0]
  tsYBoundary = ts_SizeY;
 8003c7a:	4a14      	ldr	r2, [pc, #80]	; (8003ccc <BSP_TS_Init+0x6c>)
 8003c7c:	88bb      	ldrh	r3, [r7, #4]
 8003c7e:	8013      	strh	r3, [r2, #0]
  
  /* Read ID and verify if the touch screen driver is ready */
  ft5336_ts_drv.Init(TS_I2C_ADDRESS);
 8003c80:	4b13      	ldr	r3, [pc, #76]	; (8003cd0 <BSP_TS_Init+0x70>)
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	2070      	movs	r0, #112	; 0x70
 8003c86:	4798      	blx	r3
  if(ft5336_ts_drv.ReadID(TS_I2C_ADDRESS) == FT5336_ID_VALUE)
 8003c88:	4b11      	ldr	r3, [pc, #68]	; (8003cd0 <BSP_TS_Init+0x70>)
 8003c8a:	685b      	ldr	r3, [r3, #4]
 8003c8c:	2070      	movs	r0, #112	; 0x70
 8003c8e:	4798      	blx	r3
 8003c90:	4603      	mov	r3, r0
 8003c92:	2b51      	cmp	r3, #81	; 0x51
 8003c94:	d111      	bne.n	8003cba <BSP_TS_Init+0x5a>
  { 
    /* Initialize the TS driver structure */
    tsDriver = &ft5336_ts_drv;
 8003c96:	4b0f      	ldr	r3, [pc, #60]	; (8003cd4 <BSP_TS_Init+0x74>)
 8003c98:	4a0d      	ldr	r2, [pc, #52]	; (8003cd0 <BSP_TS_Init+0x70>)
 8003c9a:	601a      	str	r2, [r3, #0]
    I2cAddress = TS_I2C_ADDRESS;
 8003c9c:	4b0e      	ldr	r3, [pc, #56]	; (8003cd8 <BSP_TS_Init+0x78>)
 8003c9e:	2270      	movs	r2, #112	; 0x70
 8003ca0:	701a      	strb	r2, [r3, #0]
    tsOrientation = TS_SWAP_XY;
 8003ca2:	4b0e      	ldr	r3, [pc, #56]	; (8003cdc <BSP_TS_Init+0x7c>)
 8003ca4:	2208      	movs	r2, #8
 8003ca6:	701a      	strb	r2, [r3, #0]

    /* Initialize the TS driver */
    tsDriver->Start(I2cAddress);
 8003ca8:	4b0a      	ldr	r3, [pc, #40]	; (8003cd4 <BSP_TS_Init+0x74>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	68db      	ldr	r3, [r3, #12]
 8003cae:	4a0a      	ldr	r2, [pc, #40]	; (8003cd8 <BSP_TS_Init+0x78>)
 8003cb0:	7812      	ldrb	r2, [r2, #0]
 8003cb2:	b292      	uxth	r2, r2
 8003cb4:	4610      	mov	r0, r2
 8003cb6:	4798      	blx	r3
 8003cb8:	e001      	b.n	8003cbe <BSP_TS_Init+0x5e>
  }
  else
  {
    status = TS_DEVICE_NOT_FOUND;
 8003cba:	2303      	movs	r3, #3
 8003cbc:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8003cbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	3710      	adds	r7, #16
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	bd80      	pop	{r7, pc}
 8003cc8:	20000490 	.word	0x20000490
 8003ccc:	20000492 	.word	0x20000492
 8003cd0:	20000000 	.word	0x20000000
 8003cd4:	2000048c 	.word	0x2000048c
 8003cd8:	20000495 	.word	0x20000495
 8003cdc:	20000494 	.word	0x20000494

08003ce0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b082      	sub	sp, #8
 8003ce4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8003ce6:	4b11      	ldr	r3, [pc, #68]	; (8003d2c <HAL_MspInit+0x4c>)
 8003ce8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cea:	4a10      	ldr	r2, [pc, #64]	; (8003d2c <HAL_MspInit+0x4c>)
 8003cec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003cf0:	6413      	str	r3, [r2, #64]	; 0x40
 8003cf2:	4b0e      	ldr	r3, [pc, #56]	; (8003d2c <HAL_MspInit+0x4c>)
 8003cf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cf6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cfa:	607b      	str	r3, [r7, #4]
 8003cfc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003cfe:	4b0b      	ldr	r3, [pc, #44]	; (8003d2c <HAL_MspInit+0x4c>)
 8003d00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d02:	4a0a      	ldr	r2, [pc, #40]	; (8003d2c <HAL_MspInit+0x4c>)
 8003d04:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003d08:	6453      	str	r3, [r2, #68]	; 0x44
 8003d0a:	4b08      	ldr	r3, [pc, #32]	; (8003d2c <HAL_MspInit+0x4c>)
 8003d0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d0e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003d12:	603b      	str	r3, [r7, #0]
 8003d14:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003d16:	2200      	movs	r2, #0
 8003d18:	210f      	movs	r1, #15
 8003d1a:	f06f 0001 	mvn.w	r0, #1
 8003d1e:	f001 fab5 	bl	800528c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003d22:	bf00      	nop
 8003d24:	3708      	adds	r7, #8
 8003d26:	46bd      	mov	sp, r7
 8003d28:	bd80      	pop	{r7, pc}
 8003d2a:	bf00      	nop
 8003d2c:	40023800 	.word	0x40023800

08003d30 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003d30:	b580      	push	{r7, lr}
 8003d32:	b08c      	sub	sp, #48	; 0x30
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d38:	f107 031c 	add.w	r3, r7, #28
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	601a      	str	r2, [r3, #0]
 8003d40:	605a      	str	r2, [r3, #4]
 8003d42:	609a      	str	r2, [r3, #8]
 8003d44:	60da      	str	r2, [r3, #12]
 8003d46:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	4a2a      	ldr	r2, [pc, #168]	; (8003df8 <HAL_ADC_MspInit+0xc8>)
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d124      	bne.n	8003d9c <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003d52:	4b2a      	ldr	r3, [pc, #168]	; (8003dfc <HAL_ADC_MspInit+0xcc>)
 8003d54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d56:	4a29      	ldr	r2, [pc, #164]	; (8003dfc <HAL_ADC_MspInit+0xcc>)
 8003d58:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d5c:	6453      	str	r3, [r2, #68]	; 0x44
 8003d5e:	4b27      	ldr	r3, [pc, #156]	; (8003dfc <HAL_ADC_MspInit+0xcc>)
 8003d60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d66:	61bb      	str	r3, [r7, #24]
 8003d68:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d6a:	4b24      	ldr	r3, [pc, #144]	; (8003dfc <HAL_ADC_MspInit+0xcc>)
 8003d6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d6e:	4a23      	ldr	r2, [pc, #140]	; (8003dfc <HAL_ADC_MspInit+0xcc>)
 8003d70:	f043 0301 	orr.w	r3, r3, #1
 8003d74:	6313      	str	r3, [r2, #48]	; 0x30
 8003d76:	4b21      	ldr	r3, [pc, #132]	; (8003dfc <HAL_ADC_MspInit+0xcc>)
 8003d78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d7a:	f003 0301 	and.w	r3, r3, #1
 8003d7e:	617b      	str	r3, [r7, #20]
 8003d80:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA0/WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003d82:	2301      	movs	r3, #1
 8003d84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003d86:	2303      	movs	r3, #3
 8003d88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d8e:	f107 031c 	add.w	r3, r7, #28
 8003d92:	4619      	mov	r1, r3
 8003d94:	481a      	ldr	r0, [pc, #104]	; (8003e00 <HAL_ADC_MspInit+0xd0>)
 8003d96:	f001 ffdb 	bl	8005d50 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8003d9a:	e029      	b.n	8003df0 <HAL_ADC_MspInit+0xc0>
  else if(hadc->Instance==ADC3)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	4a18      	ldr	r2, [pc, #96]	; (8003e04 <HAL_ADC_MspInit+0xd4>)
 8003da2:	4293      	cmp	r3, r2
 8003da4:	d124      	bne.n	8003df0 <HAL_ADC_MspInit+0xc0>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8003da6:	4b15      	ldr	r3, [pc, #84]	; (8003dfc <HAL_ADC_MspInit+0xcc>)
 8003da8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003daa:	4a14      	ldr	r2, [pc, #80]	; (8003dfc <HAL_ADC_MspInit+0xcc>)
 8003dac:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003db0:	6453      	str	r3, [r2, #68]	; 0x44
 8003db2:	4b12      	ldr	r3, [pc, #72]	; (8003dfc <HAL_ADC_MspInit+0xcc>)
 8003db4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003db6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003dba:	613b      	str	r3, [r7, #16]
 8003dbc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003dbe:	4b0f      	ldr	r3, [pc, #60]	; (8003dfc <HAL_ADC_MspInit+0xcc>)
 8003dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dc2:	4a0e      	ldr	r2, [pc, #56]	; (8003dfc <HAL_ADC_MspInit+0xcc>)
 8003dc4:	f043 0320 	orr.w	r3, r3, #32
 8003dc8:	6313      	str	r3, [r2, #48]	; 0x30
 8003dca:	4b0c      	ldr	r3, [pc, #48]	; (8003dfc <HAL_ADC_MspInit+0xcc>)
 8003dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dce:	f003 0320 	and.w	r3, r3, #32
 8003dd2:	60fb      	str	r3, [r7, #12]
 8003dd4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003dd6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003dda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003ddc:	2303      	movs	r3, #3
 8003dde:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003de0:	2300      	movs	r3, #0
 8003de2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003de4:	f107 031c 	add.w	r3, r7, #28
 8003de8:	4619      	mov	r1, r3
 8003dea:	4807      	ldr	r0, [pc, #28]	; (8003e08 <HAL_ADC_MspInit+0xd8>)
 8003dec:	f001 ffb0 	bl	8005d50 <HAL_GPIO_Init>
}
 8003df0:	bf00      	nop
 8003df2:	3730      	adds	r7, #48	; 0x30
 8003df4:	46bd      	mov	sp, r7
 8003df6:	bd80      	pop	{r7, pc}
 8003df8:	40012000 	.word	0x40012000
 8003dfc:	40023800 	.word	0x40023800
 8003e00:	40020000 	.word	0x40020000
 8003e04:	40012200 	.word	0x40012200
 8003e08:	40021400 	.word	0x40021400

08003e0c <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b08a      	sub	sp, #40	; 0x28
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e14:	f107 0314 	add.w	r3, r7, #20
 8003e18:	2200      	movs	r2, #0
 8003e1a:	601a      	str	r2, [r3, #0]
 8003e1c:	605a      	str	r2, [r3, #4]
 8003e1e:	609a      	str	r2, [r3, #8]
 8003e20:	60da      	str	r2, [r3, #12]
 8003e22:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	4a19      	ldr	r2, [pc, #100]	; (8003e90 <HAL_DAC_MspInit+0x84>)
 8003e2a:	4293      	cmp	r3, r2
 8003e2c:	d12b      	bne.n	8003e86 <HAL_DAC_MspInit+0x7a>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8003e2e:	4b19      	ldr	r3, [pc, #100]	; (8003e94 <HAL_DAC_MspInit+0x88>)
 8003e30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e32:	4a18      	ldr	r2, [pc, #96]	; (8003e94 <HAL_DAC_MspInit+0x88>)
 8003e34:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003e38:	6413      	str	r3, [r2, #64]	; 0x40
 8003e3a:	4b16      	ldr	r3, [pc, #88]	; (8003e94 <HAL_DAC_MspInit+0x88>)
 8003e3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e3e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003e42:	613b      	str	r3, [r7, #16]
 8003e44:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e46:	4b13      	ldr	r3, [pc, #76]	; (8003e94 <HAL_DAC_MspInit+0x88>)
 8003e48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e4a:	4a12      	ldr	r2, [pc, #72]	; (8003e94 <HAL_DAC_MspInit+0x88>)
 8003e4c:	f043 0301 	orr.w	r3, r3, #1
 8003e50:	6313      	str	r3, [r2, #48]	; 0x30
 8003e52:	4b10      	ldr	r3, [pc, #64]	; (8003e94 <HAL_DAC_MspInit+0x88>)
 8003e54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e56:	f003 0301 	and.w	r3, r3, #1
 8003e5a:	60fb      	str	r3, [r7, #12]
 8003e5c:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003e5e:	2310      	movs	r3, #16
 8003e60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003e62:	2303      	movs	r3, #3
 8003e64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e66:	2300      	movs	r3, #0
 8003e68:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e6a:	f107 0314 	add.w	r3, r7, #20
 8003e6e:	4619      	mov	r1, r3
 8003e70:	4809      	ldr	r0, [pc, #36]	; (8003e98 <HAL_DAC_MspInit+0x8c>)
 8003e72:	f001 ff6d 	bl	8005d50 <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8003e76:	2200      	movs	r2, #0
 8003e78:	2100      	movs	r1, #0
 8003e7a:	2036      	movs	r0, #54	; 0x36
 8003e7c:	f001 fa06 	bl	800528c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003e80:	2036      	movs	r0, #54	; 0x36
 8003e82:	f001 fa1f 	bl	80052c4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8003e86:	bf00      	nop
 8003e88:	3728      	adds	r7, #40	; 0x28
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	bd80      	pop	{r7, pc}
 8003e8e:	bf00      	nop
 8003e90:	40007400 	.word	0x40007400
 8003e94:	40023800 	.word	0x40023800
 8003e98:	40020000 	.word	0x40020000

08003e9c <HAL_DMA2D_MspInit>:
* This function configures the hardware resources used in this example
* @param hdma2d: DMA2D handle pointer
* @retval None
*/
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8003e9c:	b480      	push	{r7}
 8003e9e:	b085      	sub	sp, #20
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	4a0a      	ldr	r2, [pc, #40]	; (8003ed4 <HAL_DMA2D_MspInit+0x38>)
 8003eaa:	4293      	cmp	r3, r2
 8003eac:	d10b      	bne.n	8003ec6 <HAL_DMA2D_MspInit+0x2a>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8003eae:	4b0a      	ldr	r3, [pc, #40]	; (8003ed8 <HAL_DMA2D_MspInit+0x3c>)
 8003eb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eb2:	4a09      	ldr	r2, [pc, #36]	; (8003ed8 <HAL_DMA2D_MspInit+0x3c>)
 8003eb4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003eb8:	6313      	str	r3, [r2, #48]	; 0x30
 8003eba:	4b07      	ldr	r3, [pc, #28]	; (8003ed8 <HAL_DMA2D_MspInit+0x3c>)
 8003ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ebe:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003ec2:	60fb      	str	r3, [r7, #12]
 8003ec4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }

}
 8003ec6:	bf00      	nop
 8003ec8:	3714      	adds	r7, #20
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed0:	4770      	bx	lr
 8003ed2:	bf00      	nop
 8003ed4:	4002b000 	.word	0x4002b000
 8003ed8:	40023800 	.word	0x40023800

08003edc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b08c      	sub	sp, #48	; 0x30
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ee4:	f107 031c 	add.w	r3, r7, #28
 8003ee8:	2200      	movs	r2, #0
 8003eea:	601a      	str	r2, [r3, #0]
 8003eec:	605a      	str	r2, [r3, #4]
 8003eee:	609a      	str	r2, [r3, #8]
 8003ef0:	60da      	str	r2, [r3, #12]
 8003ef2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	4a2f      	ldr	r2, [pc, #188]	; (8003fb8 <HAL_I2C_MspInit+0xdc>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d129      	bne.n	8003f52 <HAL_I2C_MspInit+0x76>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003efe:	4b2f      	ldr	r3, [pc, #188]	; (8003fbc <HAL_I2C_MspInit+0xe0>)
 8003f00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f02:	4a2e      	ldr	r2, [pc, #184]	; (8003fbc <HAL_I2C_MspInit+0xe0>)
 8003f04:	f043 0302 	orr.w	r3, r3, #2
 8003f08:	6313      	str	r3, [r2, #48]	; 0x30
 8003f0a:	4b2c      	ldr	r3, [pc, #176]	; (8003fbc <HAL_I2C_MspInit+0xe0>)
 8003f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f0e:	f003 0302 	and.w	r3, r3, #2
 8003f12:	61bb      	str	r3, [r7, #24]
 8003f14:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin|ARDUINO_SDA_D14_Pin;
 8003f16:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003f1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003f1c:	2312      	movs	r3, #18
 8003f1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003f20:	2301      	movs	r3, #1
 8003f22:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f24:	2300      	movs	r3, #0
 8003f26:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003f28:	2304      	movs	r3, #4
 8003f2a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f2c:	f107 031c 	add.w	r3, r7, #28
 8003f30:	4619      	mov	r1, r3
 8003f32:	4823      	ldr	r0, [pc, #140]	; (8003fc0 <HAL_I2C_MspInit+0xe4>)
 8003f34:	f001 ff0c 	bl	8005d50 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003f38:	4b20      	ldr	r3, [pc, #128]	; (8003fbc <HAL_I2C_MspInit+0xe0>)
 8003f3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f3c:	4a1f      	ldr	r2, [pc, #124]	; (8003fbc <HAL_I2C_MspInit+0xe0>)
 8003f3e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003f42:	6413      	str	r3, [r2, #64]	; 0x40
 8003f44:	4b1d      	ldr	r3, [pc, #116]	; (8003fbc <HAL_I2C_MspInit+0xe0>)
 8003f46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f48:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003f4c:	617b      	str	r3, [r7, #20]
 8003f4e:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8003f50:	e02d      	b.n	8003fae <HAL_I2C_MspInit+0xd2>
  else if(hi2c->Instance==I2C3)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	4a1b      	ldr	r2, [pc, #108]	; (8003fc4 <HAL_I2C_MspInit+0xe8>)
 8003f58:	4293      	cmp	r3, r2
 8003f5a:	d128      	bne.n	8003fae <HAL_I2C_MspInit+0xd2>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8003f5c:	4b17      	ldr	r3, [pc, #92]	; (8003fbc <HAL_I2C_MspInit+0xe0>)
 8003f5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f60:	4a16      	ldr	r2, [pc, #88]	; (8003fbc <HAL_I2C_MspInit+0xe0>)
 8003f62:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003f66:	6313      	str	r3, [r2, #48]	; 0x30
 8003f68:	4b14      	ldr	r3, [pc, #80]	; (8003fbc <HAL_I2C_MspInit+0xe0>)
 8003f6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f70:	613b      	str	r3, [r7, #16]
 8003f72:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 8003f74:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8003f78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003f7a:	2312      	movs	r3, #18
 8003f7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003f7e:	2301      	movs	r3, #1
 8003f80:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f82:	2303      	movs	r3, #3
 8003f84:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003f86:	2304      	movs	r3, #4
 8003f88:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8003f8a:	f107 031c 	add.w	r3, r7, #28
 8003f8e:	4619      	mov	r1, r3
 8003f90:	480d      	ldr	r0, [pc, #52]	; (8003fc8 <HAL_I2C_MspInit+0xec>)
 8003f92:	f001 fedd 	bl	8005d50 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8003f96:	4b09      	ldr	r3, [pc, #36]	; (8003fbc <HAL_I2C_MspInit+0xe0>)
 8003f98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f9a:	4a08      	ldr	r2, [pc, #32]	; (8003fbc <HAL_I2C_MspInit+0xe0>)
 8003f9c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003fa0:	6413      	str	r3, [r2, #64]	; 0x40
 8003fa2:	4b06      	ldr	r3, [pc, #24]	; (8003fbc <HAL_I2C_MspInit+0xe0>)
 8003fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fa6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003faa:	60fb      	str	r3, [r7, #12]
 8003fac:	68fb      	ldr	r3, [r7, #12]
}
 8003fae:	bf00      	nop
 8003fb0:	3730      	adds	r7, #48	; 0x30
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	bd80      	pop	{r7, pc}
 8003fb6:	bf00      	nop
 8003fb8:	40005400 	.word	0x40005400
 8003fbc:	40023800 	.word	0x40023800
 8003fc0:	40020400 	.word	0x40020400
 8003fc4:	40005c00 	.word	0x40005c00
 8003fc8:	40021c00 	.word	0x40021c00

08003fcc <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b082      	sub	sp, #8
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	4a15      	ldr	r2, [pc, #84]	; (8004030 <HAL_I2C_MspDeInit+0x64>)
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d110      	bne.n	8004000 <HAL_I2C_MspDeInit+0x34>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8003fde:	4b15      	ldr	r3, [pc, #84]	; (8004034 <HAL_I2C_MspDeInit+0x68>)
 8003fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fe2:	4a14      	ldr	r2, [pc, #80]	; (8004034 <HAL_I2C_MspDeInit+0x68>)
 8003fe4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003fe8:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(ARDUINO_SCL_D15_GPIO_Port, ARDUINO_SCL_D15_Pin);
 8003fea:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003fee:	4812      	ldr	r0, [pc, #72]	; (8004038 <HAL_I2C_MspDeInit+0x6c>)
 8003ff0:	f002 f858 	bl	80060a4 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(ARDUINO_SDA_D14_GPIO_Port, ARDUINO_SDA_D14_Pin);
 8003ff4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003ff8:	480f      	ldr	r0, [pc, #60]	; (8004038 <HAL_I2C_MspDeInit+0x6c>)
 8003ffa:	f002 f853 	bl	80060a4 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C3_MspDeInit 1 */

  /* USER CODE END I2C3_MspDeInit 1 */
  }

}
 8003ffe:	e013      	b.n	8004028 <HAL_I2C_MspDeInit+0x5c>
  else if(hi2c->Instance==I2C3)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	4a0d      	ldr	r2, [pc, #52]	; (800403c <HAL_I2C_MspDeInit+0x70>)
 8004006:	4293      	cmp	r3, r2
 8004008:	d10e      	bne.n	8004028 <HAL_I2C_MspDeInit+0x5c>
    __HAL_RCC_I2C3_CLK_DISABLE();
 800400a:	4b0a      	ldr	r3, [pc, #40]	; (8004034 <HAL_I2C_MspDeInit+0x68>)
 800400c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800400e:	4a09      	ldr	r2, [pc, #36]	; (8004034 <HAL_I2C_MspDeInit+0x68>)
 8004010:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004014:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(LCD_SCL_GPIO_Port, LCD_SCL_Pin);
 8004016:	2180      	movs	r1, #128	; 0x80
 8004018:	4809      	ldr	r0, [pc, #36]	; (8004040 <HAL_I2C_MspDeInit+0x74>)
 800401a:	f002 f843 	bl	80060a4 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(LCD_SDA_GPIO_Port, LCD_SDA_Pin);
 800401e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004022:	4807      	ldr	r0, [pc, #28]	; (8004040 <HAL_I2C_MspDeInit+0x74>)
 8004024:	f002 f83e 	bl	80060a4 <HAL_GPIO_DeInit>
}
 8004028:	bf00      	nop
 800402a:	3708      	adds	r7, #8
 800402c:	46bd      	mov	sp, r7
 800402e:	bd80      	pop	{r7, pc}
 8004030:	40005400 	.word	0x40005400
 8004034:	40023800 	.word	0x40023800
 8004038:	40020400 	.word	0x40020400
 800403c:	40005c00 	.word	0x40005c00
 8004040:	40021c00 	.word	0x40021c00

08004044 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b08e      	sub	sp, #56	; 0x38
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800404c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004050:	2200      	movs	r2, #0
 8004052:	601a      	str	r2, [r3, #0]
 8004054:	605a      	str	r2, [r3, #4]
 8004056:	609a      	str	r2, [r3, #8]
 8004058:	60da      	str	r2, [r3, #12]
 800405a:	611a      	str	r2, [r3, #16]
  if(hltdc->Instance==LTDC)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	4a55      	ldr	r2, [pc, #340]	; (80041b8 <HAL_LTDC_MspInit+0x174>)
 8004062:	4293      	cmp	r3, r2
 8004064:	f040 80a3 	bne.w	80041ae <HAL_LTDC_MspInit+0x16a>
  {
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8004068:	4b54      	ldr	r3, [pc, #336]	; (80041bc <HAL_LTDC_MspInit+0x178>)
 800406a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800406c:	4a53      	ldr	r2, [pc, #332]	; (80041bc <HAL_LTDC_MspInit+0x178>)
 800406e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004072:	6453      	str	r3, [r2, #68]	; 0x44
 8004074:	4b51      	ldr	r3, [pc, #324]	; (80041bc <HAL_LTDC_MspInit+0x178>)
 8004076:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004078:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800407c:	623b      	str	r3, [r7, #32]
 800407e:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004080:	4b4e      	ldr	r3, [pc, #312]	; (80041bc <HAL_LTDC_MspInit+0x178>)
 8004082:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004084:	4a4d      	ldr	r2, [pc, #308]	; (80041bc <HAL_LTDC_MspInit+0x178>)
 8004086:	f043 0310 	orr.w	r3, r3, #16
 800408a:	6313      	str	r3, [r2, #48]	; 0x30
 800408c:	4b4b      	ldr	r3, [pc, #300]	; (80041bc <HAL_LTDC_MspInit+0x178>)
 800408e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004090:	f003 0310 	and.w	r3, r3, #16
 8004094:	61fb      	str	r3, [r7, #28]
 8004096:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 8004098:	4b48      	ldr	r3, [pc, #288]	; (80041bc <HAL_LTDC_MspInit+0x178>)
 800409a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800409c:	4a47      	ldr	r2, [pc, #284]	; (80041bc <HAL_LTDC_MspInit+0x178>)
 800409e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80040a2:	6313      	str	r3, [r2, #48]	; 0x30
 80040a4:	4b45      	ldr	r3, [pc, #276]	; (80041bc <HAL_LTDC_MspInit+0x178>)
 80040a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040a8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80040ac:	61bb      	str	r3, [r7, #24]
 80040ae:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 80040b0:	4b42      	ldr	r3, [pc, #264]	; (80041bc <HAL_LTDC_MspInit+0x178>)
 80040b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040b4:	4a41      	ldr	r2, [pc, #260]	; (80041bc <HAL_LTDC_MspInit+0x178>)
 80040b6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80040ba:	6313      	str	r3, [r2, #48]	; 0x30
 80040bc:	4b3f      	ldr	r3, [pc, #252]	; (80041bc <HAL_LTDC_MspInit+0x178>)
 80040be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040c4:	617b      	str	r3, [r7, #20]
 80040c6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80040c8:	4b3c      	ldr	r3, [pc, #240]	; (80041bc <HAL_LTDC_MspInit+0x178>)
 80040ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040cc:	4a3b      	ldr	r2, [pc, #236]	; (80041bc <HAL_LTDC_MspInit+0x178>)
 80040ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80040d2:	6313      	str	r3, [r2, #48]	; 0x30
 80040d4:	4b39      	ldr	r3, [pc, #228]	; (80041bc <HAL_LTDC_MspInit+0x178>)
 80040d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040dc:	613b      	str	r3, [r7, #16]
 80040de:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 80040e0:	4b36      	ldr	r3, [pc, #216]	; (80041bc <HAL_LTDC_MspInit+0x178>)
 80040e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040e4:	4a35      	ldr	r2, [pc, #212]	; (80041bc <HAL_LTDC_MspInit+0x178>)
 80040e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80040ea:	6313      	str	r3, [r2, #48]	; 0x30
 80040ec:	4b33      	ldr	r3, [pc, #204]	; (80041bc <HAL_LTDC_MspInit+0x178>)
 80040ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040f4:	60fb      	str	r3, [r7, #12]
 80040f6:	68fb      	ldr	r3, [r7, #12]
    PJ3     ------> LTDC_R4
    PJ2     ------> LTDC_R3
    PJ0     ------> LTDC_R1
    PJ1     ------> LTDC_R2
    */
    GPIO_InitStruct.Pin = LCD_B0_Pin;
 80040f8:	2310      	movs	r3, #16
 80040fa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040fc:	2302      	movs	r3, #2
 80040fe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004100:	2300      	movs	r3, #0
 8004102:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004104:	2300      	movs	r3, #0
 8004106:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8004108:	230e      	movs	r3, #14
 800410a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 800410c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004110:	4619      	mov	r1, r3
 8004112:	482b      	ldr	r0, [pc, #172]	; (80041c0 <HAL_LTDC_MspInit+0x17c>)
 8004114:	f001 fe1c 	bl	8005d50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 8004118:	f64e 73ff 	movw	r3, #61439	; 0xefff
 800411c:	627b      	str	r3, [r7, #36]	; 0x24
                          |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
                          |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
                          |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800411e:	2302      	movs	r3, #2
 8004120:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004122:	2300      	movs	r3, #0
 8004124:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004126:	2300      	movs	r3, #0
 8004128:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800412a:	230e      	movs	r3, #14
 800412c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 800412e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004132:	4619      	mov	r1, r3
 8004134:	4823      	ldr	r0, [pc, #140]	; (80041c4 <HAL_LTDC_MspInit+0x180>)
 8004136:	f001 fe0b 	bl	8005d50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 800413a:	23f7      	movs	r3, #247	; 0xf7
 800413c:	627b      	str	r3, [r7, #36]	; 0x24
                          |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800413e:	2302      	movs	r3, #2
 8004140:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004142:	2300      	movs	r3, #0
 8004144:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004146:	2300      	movs	r3, #0
 8004148:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800414a:	230e      	movs	r3, #14
 800414c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 800414e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004152:	4619      	mov	r1, r3
 8004154:	481c      	ldr	r0, [pc, #112]	; (80041c8 <HAL_LTDC_MspInit+0x184>)
 8004156:	f001 fdfb 	bl	8005d50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B4_Pin;
 800415a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800415e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004160:	2302      	movs	r3, #2
 8004162:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004164:	2300      	movs	r3, #0
 8004166:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004168:	2300      	movs	r3, #0
 800416a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 800416c:	2309      	movs	r3, #9
 800416e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 8004170:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004174:	4619      	mov	r1, r3
 8004176:	4815      	ldr	r0, [pc, #84]	; (80041cc <HAL_LTDC_MspInit+0x188>)
 8004178:	f001 fdea 	bl	8005d50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 800417c:	f44f 4346 	mov.w	r3, #50688	; 0xc600
 8004180:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004182:	2302      	movs	r3, #2
 8004184:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004186:	2300      	movs	r3, #0
 8004188:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800418a:	2300      	movs	r3, #0
 800418c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800418e:	230e      	movs	r3, #14
 8004190:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8004192:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004196:	4619      	mov	r1, r3
 8004198:	480d      	ldr	r0, [pc, #52]	; (80041d0 <HAL_LTDC_MspInit+0x18c>)
 800419a:	f001 fdd9 	bl	8005d50 <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 800419e:	2200      	movs	r2, #0
 80041a0:	2105      	movs	r1, #5
 80041a2:	2058      	movs	r0, #88	; 0x58
 80041a4:	f001 f872 	bl	800528c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 80041a8:	2058      	movs	r0, #88	; 0x58
 80041aa:	f001 f88b 	bl	80052c4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }

}
 80041ae:	bf00      	nop
 80041b0:	3738      	adds	r7, #56	; 0x38
 80041b2:	46bd      	mov	sp, r7
 80041b4:	bd80      	pop	{r7, pc}
 80041b6:	bf00      	nop
 80041b8:	40016800 	.word	0x40016800
 80041bc:	40023800 	.word	0x40023800
 80041c0:	40021000 	.word	0x40021000
 80041c4:	40022400 	.word	0x40022400
 80041c8:	40022800 	.word	0x40022800
 80041cc:	40021800 	.word	0x40021800
 80041d0:	40022000 	.word	0x40022000

080041d4 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80041d4:	b480      	push	{r7}
 80041d6:	b083      	sub	sp, #12
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	4a07      	ldr	r2, [pc, #28]	; (8004200 <HAL_RTC_MspInit+0x2c>)
 80041e2:	4293      	cmp	r3, r2
 80041e4:	d105      	bne.n	80041f2 <HAL_RTC_MspInit+0x1e>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80041e6:	4b07      	ldr	r3, [pc, #28]	; (8004204 <HAL_RTC_MspInit+0x30>)
 80041e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041ea:	4a06      	ldr	r2, [pc, #24]	; (8004204 <HAL_RTC_MspInit+0x30>)
 80041ec:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80041f0:	6713      	str	r3, [r2, #112]	; 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80041f2:	bf00      	nop
 80041f4:	370c      	adds	r7, #12
 80041f6:	46bd      	mov	sp, r7
 80041f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041fc:	4770      	bx	lr
 80041fe:	bf00      	nop
 8004200:	40002800 	.word	0x40002800
 8004204:	40023800 	.word	0x40023800

08004208 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b08a      	sub	sp, #40	; 0x28
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004210:	f107 0314 	add.w	r3, r7, #20
 8004214:	2200      	movs	r2, #0
 8004216:	601a      	str	r2, [r3, #0]
 8004218:	605a      	str	r2, [r3, #4]
 800421a:	609a      	str	r2, [r3, #8]
 800421c:	60da      	str	r2, [r3, #12]
 800421e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	4a2d      	ldr	r2, [pc, #180]	; (80042dc <HAL_SPI_MspInit+0xd4>)
 8004226:	4293      	cmp	r3, r2
 8004228:	d154      	bne.n	80042d4 <HAL_SPI_MspInit+0xcc>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800422a:	4b2d      	ldr	r3, [pc, #180]	; (80042e0 <HAL_SPI_MspInit+0xd8>)
 800422c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800422e:	4a2c      	ldr	r2, [pc, #176]	; (80042e0 <HAL_SPI_MspInit+0xd8>)
 8004230:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004234:	6413      	str	r3, [r2, #64]	; 0x40
 8004236:	4b2a      	ldr	r3, [pc, #168]	; (80042e0 <HAL_SPI_MspInit+0xd8>)
 8004238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800423a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800423e:	613b      	str	r3, [r7, #16]
 8004240:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOI_CLK_ENABLE();
 8004242:	4b27      	ldr	r3, [pc, #156]	; (80042e0 <HAL_SPI_MspInit+0xd8>)
 8004244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004246:	4a26      	ldr	r2, [pc, #152]	; (80042e0 <HAL_SPI_MspInit+0xd8>)
 8004248:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800424c:	6313      	str	r3, [r2, #48]	; 0x30
 800424e:	4b24      	ldr	r3, [pc, #144]	; (80042e0 <HAL_SPI_MspInit+0xd8>)
 8004250:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004252:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004256:	60fb      	str	r3, [r7, #12]
 8004258:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800425a:	4b21      	ldr	r3, [pc, #132]	; (80042e0 <HAL_SPI_MspInit+0xd8>)
 800425c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800425e:	4a20      	ldr	r2, [pc, #128]	; (80042e0 <HAL_SPI_MspInit+0xd8>)
 8004260:	f043 0302 	orr.w	r3, r3, #2
 8004264:	6313      	str	r3, [r2, #48]	; 0x30
 8004266:	4b1e      	ldr	r3, [pc, #120]	; (80042e0 <HAL_SPI_MspInit+0xd8>)
 8004268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800426a:	f003 0302 	and.w	r3, r3, #2
 800426e:	60bb      	str	r3, [r7, #8]
 8004270:	68bb      	ldr	r3, [r7, #8]
    PI1     ------> SPI2_SCK
    PI0     ------> SPI2_NSS
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = ARDUINO_SCK_D13_Pin;
 8004272:	2302      	movs	r3, #2
 8004274:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004276:	2302      	movs	r3, #2
 8004278:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800427a:	2300      	movs	r3, #0
 800427c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800427e:	2300      	movs	r3, #0
 8004280:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004282:	2305      	movs	r3, #5
 8004284:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ARDUINO_SCK_D13_GPIO_Port, &GPIO_InitStruct);
 8004286:	f107 0314 	add.w	r3, r7, #20
 800428a:	4619      	mov	r1, r3
 800428c:	4815      	ldr	r0, [pc, #84]	; (80042e4 <HAL_SPI_MspInit+0xdc>)
 800428e:	f001 fd5f 	bl	8005d50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8004292:	2301      	movs	r3, #1
 8004294:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004296:	2302      	movs	r3, #2
 8004298:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800429a:	2300      	movs	r3, #0
 800429c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800429e:	2303      	movs	r3, #3
 80042a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80042a2:	2305      	movs	r3, #5
 80042a4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80042a6:	f107 0314 	add.w	r3, r7, #20
 80042aa:	4619      	mov	r1, r3
 80042ac:	480d      	ldr	r0, [pc, #52]	; (80042e4 <HAL_SPI_MspInit+0xdc>)
 80042ae:	f001 fd4f 	bl	8005d50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80042b2:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80042b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042b8:	2302      	movs	r3, #2
 80042ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042bc:	2300      	movs	r3, #0
 80042be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80042c0:	2303      	movs	r3, #3
 80042c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80042c4:	2305      	movs	r3, #5
 80042c6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80042c8:	f107 0314 	add.w	r3, r7, #20
 80042cc:	4619      	mov	r1, r3
 80042ce:	4806      	ldr	r0, [pc, #24]	; (80042e8 <HAL_SPI_MspInit+0xe0>)
 80042d0:	f001 fd3e 	bl	8005d50 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80042d4:	bf00      	nop
 80042d6:	3728      	adds	r7, #40	; 0x28
 80042d8:	46bd      	mov	sp, r7
 80042da:	bd80      	pop	{r7, pc}
 80042dc:	40003800 	.word	0x40003800
 80042e0:	40023800 	.word	0x40023800
 80042e4:	40022000 	.word	0x40022000
 80042e8:	40020400 	.word	0x40020400

080042ec <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80042ec:	b480      	push	{r7}
 80042ee:	b089      	sub	sp, #36	; 0x24
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	4a2e      	ldr	r2, [pc, #184]	; (80043b4 <HAL_TIM_Base_MspInit+0xc8>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d10c      	bne.n	8004318 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80042fe:	4b2e      	ldr	r3, [pc, #184]	; (80043b8 <HAL_TIM_Base_MspInit+0xcc>)
 8004300:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004302:	4a2d      	ldr	r2, [pc, #180]	; (80043b8 <HAL_TIM_Base_MspInit+0xcc>)
 8004304:	f043 0301 	orr.w	r3, r3, #1
 8004308:	6453      	str	r3, [r2, #68]	; 0x44
 800430a:	4b2b      	ldr	r3, [pc, #172]	; (80043b8 <HAL_TIM_Base_MspInit+0xcc>)
 800430c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800430e:	f003 0301 	and.w	r3, r3, #1
 8004312:	61fb      	str	r3, [r7, #28]
 8004314:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8004316:	e046      	b.n	80043a6 <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM2)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004320:	d10c      	bne.n	800433c <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004322:	4b25      	ldr	r3, [pc, #148]	; (80043b8 <HAL_TIM_Base_MspInit+0xcc>)
 8004324:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004326:	4a24      	ldr	r2, [pc, #144]	; (80043b8 <HAL_TIM_Base_MspInit+0xcc>)
 8004328:	f043 0301 	orr.w	r3, r3, #1
 800432c:	6413      	str	r3, [r2, #64]	; 0x40
 800432e:	4b22      	ldr	r3, [pc, #136]	; (80043b8 <HAL_TIM_Base_MspInit+0xcc>)
 8004330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004332:	f003 0301 	and.w	r3, r3, #1
 8004336:	61bb      	str	r3, [r7, #24]
 8004338:	69bb      	ldr	r3, [r7, #24]
}
 800433a:	e034      	b.n	80043a6 <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM3)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	4a1e      	ldr	r2, [pc, #120]	; (80043bc <HAL_TIM_Base_MspInit+0xd0>)
 8004342:	4293      	cmp	r3, r2
 8004344:	d10c      	bne.n	8004360 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004346:	4b1c      	ldr	r3, [pc, #112]	; (80043b8 <HAL_TIM_Base_MspInit+0xcc>)
 8004348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800434a:	4a1b      	ldr	r2, [pc, #108]	; (80043b8 <HAL_TIM_Base_MspInit+0xcc>)
 800434c:	f043 0302 	orr.w	r3, r3, #2
 8004350:	6413      	str	r3, [r2, #64]	; 0x40
 8004352:	4b19      	ldr	r3, [pc, #100]	; (80043b8 <HAL_TIM_Base_MspInit+0xcc>)
 8004354:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004356:	f003 0302 	and.w	r3, r3, #2
 800435a:	617b      	str	r3, [r7, #20]
 800435c:	697b      	ldr	r3, [r7, #20]
}
 800435e:	e022      	b.n	80043a6 <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM5)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	4a16      	ldr	r2, [pc, #88]	; (80043c0 <HAL_TIM_Base_MspInit+0xd4>)
 8004366:	4293      	cmp	r3, r2
 8004368:	d10c      	bne.n	8004384 <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800436a:	4b13      	ldr	r3, [pc, #76]	; (80043b8 <HAL_TIM_Base_MspInit+0xcc>)
 800436c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800436e:	4a12      	ldr	r2, [pc, #72]	; (80043b8 <HAL_TIM_Base_MspInit+0xcc>)
 8004370:	f043 0308 	orr.w	r3, r3, #8
 8004374:	6413      	str	r3, [r2, #64]	; 0x40
 8004376:	4b10      	ldr	r3, [pc, #64]	; (80043b8 <HAL_TIM_Base_MspInit+0xcc>)
 8004378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800437a:	f003 0308 	and.w	r3, r3, #8
 800437e:	613b      	str	r3, [r7, #16]
 8004380:	693b      	ldr	r3, [r7, #16]
}
 8004382:	e010      	b.n	80043a6 <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM8)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4a0e      	ldr	r2, [pc, #56]	; (80043c4 <HAL_TIM_Base_MspInit+0xd8>)
 800438a:	4293      	cmp	r3, r2
 800438c:	d10b      	bne.n	80043a6 <HAL_TIM_Base_MspInit+0xba>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800438e:	4b0a      	ldr	r3, [pc, #40]	; (80043b8 <HAL_TIM_Base_MspInit+0xcc>)
 8004390:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004392:	4a09      	ldr	r2, [pc, #36]	; (80043b8 <HAL_TIM_Base_MspInit+0xcc>)
 8004394:	f043 0302 	orr.w	r3, r3, #2
 8004398:	6453      	str	r3, [r2, #68]	; 0x44
 800439a:	4b07      	ldr	r3, [pc, #28]	; (80043b8 <HAL_TIM_Base_MspInit+0xcc>)
 800439c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800439e:	f003 0302 	and.w	r3, r3, #2
 80043a2:	60fb      	str	r3, [r7, #12]
 80043a4:	68fb      	ldr	r3, [r7, #12]
}
 80043a6:	bf00      	nop
 80043a8:	3724      	adds	r7, #36	; 0x24
 80043aa:	46bd      	mov	sp, r7
 80043ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b0:	4770      	bx	lr
 80043b2:	bf00      	nop
 80043b4:	40010000 	.word	0x40010000
 80043b8:	40023800 	.word	0x40023800
 80043bc:	40000400 	.word	0x40000400
 80043c0:	40000c00 	.word	0x40000c00
 80043c4:	40010400 	.word	0x40010400

080043c8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b088      	sub	sp, #32
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80043d0:	f107 030c 	add.w	r3, r7, #12
 80043d4:	2200      	movs	r2, #0
 80043d6:	601a      	str	r2, [r3, #0]
 80043d8:	605a      	str	r2, [r3, #4]
 80043da:	609a      	str	r2, [r3, #8]
 80043dc:	60da      	str	r2, [r3, #12]
 80043de:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM8)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	4a11      	ldr	r2, [pc, #68]	; (800442c <HAL_TIM_MspPostInit+0x64>)
 80043e6:	4293      	cmp	r3, r2
 80043e8:	d11b      	bne.n	8004422 <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */

    __HAL_RCC_GPIOI_CLK_ENABLE();
 80043ea:	4b11      	ldr	r3, [pc, #68]	; (8004430 <HAL_TIM_MspPostInit+0x68>)
 80043ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043ee:	4a10      	ldr	r2, [pc, #64]	; (8004430 <HAL_TIM_MspPostInit+0x68>)
 80043f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80043f4:	6313      	str	r3, [r2, #48]	; 0x30
 80043f6:	4b0e      	ldr	r3, [pc, #56]	; (8004430 <HAL_TIM_MspPostInit+0x68>)
 80043f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043fe:	60bb      	str	r3, [r7, #8]
 8004400:	68bb      	ldr	r3, [r7, #8]
    /**TIM8 GPIO Configuration
    PI2     ------> TIM8_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004402:	2304      	movs	r3, #4
 8004404:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004406:	2302      	movs	r3, #2
 8004408:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800440a:	2300      	movs	r3, #0
 800440c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800440e:	2300      	movs	r3, #0
 8004410:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8004412:	2303      	movs	r3, #3
 8004414:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8004416:	f107 030c 	add.w	r3, r7, #12
 800441a:	4619      	mov	r1, r3
 800441c:	4805      	ldr	r0, [pc, #20]	; (8004434 <HAL_TIM_MspPostInit+0x6c>)
 800441e:	f001 fc97 	bl	8005d50 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8004422:	bf00      	nop
 8004424:	3720      	adds	r7, #32
 8004426:	46bd      	mov	sp, r7
 8004428:	bd80      	pop	{r7, pc}
 800442a:	bf00      	nop
 800442c:	40010400 	.word	0x40010400
 8004430:	40023800 	.word	0x40023800
 8004434:	40022000 	.word	0x40022000

08004438 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004438:	b580      	push	{r7, lr}
 800443a:	b08e      	sub	sp, #56	; 0x38
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004440:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004444:	2200      	movs	r2, #0
 8004446:	601a      	str	r2, [r3, #0]
 8004448:	605a      	str	r2, [r3, #4]
 800444a:	609a      	str	r2, [r3, #8]
 800444c:	60da      	str	r2, [r3, #12]
 800444e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART7)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	4a5b      	ldr	r2, [pc, #364]	; (80045c4 <HAL_UART_MspInit+0x18c>)
 8004456:	4293      	cmp	r3, r2
 8004458:	d130      	bne.n	80044bc <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN UART7_MspInit 0 */

  /* USER CODE END UART7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART7_CLK_ENABLE();
 800445a:	4b5b      	ldr	r3, [pc, #364]	; (80045c8 <HAL_UART_MspInit+0x190>)
 800445c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800445e:	4a5a      	ldr	r2, [pc, #360]	; (80045c8 <HAL_UART_MspInit+0x190>)
 8004460:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004464:	6413      	str	r3, [r2, #64]	; 0x40
 8004466:	4b58      	ldr	r3, [pc, #352]	; (80045c8 <HAL_UART_MspInit+0x190>)
 8004468:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800446a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800446e:	623b      	str	r3, [r7, #32]
 8004470:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8004472:	4b55      	ldr	r3, [pc, #340]	; (80045c8 <HAL_UART_MspInit+0x190>)
 8004474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004476:	4a54      	ldr	r2, [pc, #336]	; (80045c8 <HAL_UART_MspInit+0x190>)
 8004478:	f043 0320 	orr.w	r3, r3, #32
 800447c:	6313      	str	r3, [r2, #48]	; 0x30
 800447e:	4b52      	ldr	r3, [pc, #328]	; (80045c8 <HAL_UART_MspInit+0x190>)
 8004480:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004482:	f003 0320 	and.w	r3, r3, #32
 8004486:	61fb      	str	r3, [r7, #28]
 8004488:	69fb      	ldr	r3, [r7, #28]
    /**UART7 GPIO Configuration
    PF7     ------> UART7_TX
    PF6     ------> UART7_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 800448a:	23c0      	movs	r3, #192	; 0xc0
 800448c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800448e:	2302      	movs	r3, #2
 8004490:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004492:	2300      	movs	r3, #0
 8004494:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004496:	2303      	movs	r3, #3
 8004498:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 800449a:	2308      	movs	r3, #8
 800449c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800449e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80044a2:	4619      	mov	r1, r3
 80044a4:	4849      	ldr	r0, [pc, #292]	; (80045cc <HAL_UART_MspInit+0x194>)
 80044a6:	f001 fc53 	bl	8005d50 <HAL_GPIO_Init>

    /* UART7 interrupt Init */
    HAL_NVIC_SetPriority(UART7_IRQn, 5, 0);
 80044aa:	2200      	movs	r2, #0
 80044ac:	2105      	movs	r1, #5
 80044ae:	2052      	movs	r0, #82	; 0x52
 80044b0:	f000 feec 	bl	800528c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART7_IRQn);
 80044b4:	2052      	movs	r0, #82	; 0x52
 80044b6:	f000 ff05 	bl	80052c4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 80044ba:	e07f      	b.n	80045bc <HAL_UART_MspInit+0x184>
  else if(huart->Instance==USART1)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	4a43      	ldr	r2, [pc, #268]	; (80045d0 <HAL_UART_MspInit+0x198>)
 80044c2:	4293      	cmp	r3, r2
 80044c4:	d14d      	bne.n	8004562 <HAL_UART_MspInit+0x12a>
    __HAL_RCC_USART1_CLK_ENABLE();
 80044c6:	4b40      	ldr	r3, [pc, #256]	; (80045c8 <HAL_UART_MspInit+0x190>)
 80044c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044ca:	4a3f      	ldr	r2, [pc, #252]	; (80045c8 <HAL_UART_MspInit+0x190>)
 80044cc:	f043 0310 	orr.w	r3, r3, #16
 80044d0:	6453      	str	r3, [r2, #68]	; 0x44
 80044d2:	4b3d      	ldr	r3, [pc, #244]	; (80045c8 <HAL_UART_MspInit+0x190>)
 80044d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044d6:	f003 0310 	and.w	r3, r3, #16
 80044da:	61bb      	str	r3, [r7, #24]
 80044dc:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80044de:	4b3a      	ldr	r3, [pc, #232]	; (80045c8 <HAL_UART_MspInit+0x190>)
 80044e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044e2:	4a39      	ldr	r2, [pc, #228]	; (80045c8 <HAL_UART_MspInit+0x190>)
 80044e4:	f043 0302 	orr.w	r3, r3, #2
 80044e8:	6313      	str	r3, [r2, #48]	; 0x30
 80044ea:	4b37      	ldr	r3, [pc, #220]	; (80045c8 <HAL_UART_MspInit+0x190>)
 80044ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044ee:	f003 0302 	and.w	r3, r3, #2
 80044f2:	617b      	str	r3, [r7, #20]
 80044f4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80044f6:	4b34      	ldr	r3, [pc, #208]	; (80045c8 <HAL_UART_MspInit+0x190>)
 80044f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044fa:	4a33      	ldr	r2, [pc, #204]	; (80045c8 <HAL_UART_MspInit+0x190>)
 80044fc:	f043 0301 	orr.w	r3, r3, #1
 8004500:	6313      	str	r3, [r2, #48]	; 0x30
 8004502:	4b31      	ldr	r3, [pc, #196]	; (80045c8 <HAL_UART_MspInit+0x190>)
 8004504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004506:	f003 0301 	and.w	r3, r3, #1
 800450a:	613b      	str	r3, [r7, #16]
 800450c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 800450e:	2380      	movs	r3, #128	; 0x80
 8004510:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004512:	2302      	movs	r3, #2
 8004514:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004516:	2300      	movs	r3, #0
 8004518:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800451a:	2300      	movs	r3, #0
 800451c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800451e:	2307      	movs	r3, #7
 8004520:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8004522:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004526:	4619      	mov	r1, r3
 8004528:	482a      	ldr	r0, [pc, #168]	; (80045d4 <HAL_UART_MspInit+0x19c>)
 800452a:	f001 fc11 	bl	8005d50 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 800452e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004532:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004534:	2302      	movs	r3, #2
 8004536:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004538:	2300      	movs	r3, #0
 800453a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800453c:	2300      	movs	r3, #0
 800453e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004540:	2307      	movs	r3, #7
 8004542:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8004544:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004548:	4619      	mov	r1, r3
 800454a:	4823      	ldr	r0, [pc, #140]	; (80045d8 <HAL_UART_MspInit+0x1a0>)
 800454c:	f001 fc00 	bl	8005d50 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 7, 0);
 8004550:	2200      	movs	r2, #0
 8004552:	2107      	movs	r1, #7
 8004554:	2025      	movs	r0, #37	; 0x25
 8004556:	f000 fe99 	bl	800528c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800455a:	2025      	movs	r0, #37	; 0x25
 800455c:	f000 feb2 	bl	80052c4 <HAL_NVIC_EnableIRQ>
}
 8004560:	e02c      	b.n	80045bc <HAL_UART_MspInit+0x184>
  else if(huart->Instance==USART6)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	4a1d      	ldr	r2, [pc, #116]	; (80045dc <HAL_UART_MspInit+0x1a4>)
 8004568:	4293      	cmp	r3, r2
 800456a:	d127      	bne.n	80045bc <HAL_UART_MspInit+0x184>
    __HAL_RCC_USART6_CLK_ENABLE();
 800456c:	4b16      	ldr	r3, [pc, #88]	; (80045c8 <HAL_UART_MspInit+0x190>)
 800456e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004570:	4a15      	ldr	r2, [pc, #84]	; (80045c8 <HAL_UART_MspInit+0x190>)
 8004572:	f043 0320 	orr.w	r3, r3, #32
 8004576:	6453      	str	r3, [r2, #68]	; 0x44
 8004578:	4b13      	ldr	r3, [pc, #76]	; (80045c8 <HAL_UART_MspInit+0x190>)
 800457a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800457c:	f003 0320 	and.w	r3, r3, #32
 8004580:	60fb      	str	r3, [r7, #12]
 8004582:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004584:	4b10      	ldr	r3, [pc, #64]	; (80045c8 <HAL_UART_MspInit+0x190>)
 8004586:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004588:	4a0f      	ldr	r2, [pc, #60]	; (80045c8 <HAL_UART_MspInit+0x190>)
 800458a:	f043 0304 	orr.w	r3, r3, #4
 800458e:	6313      	str	r3, [r2, #48]	; 0x30
 8004590:	4b0d      	ldr	r3, [pc, #52]	; (80045c8 <HAL_UART_MspInit+0x190>)
 8004592:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004594:	f003 0304 	and.w	r3, r3, #4
 8004598:	60bb      	str	r3, [r7, #8]
 800459a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 800459c:	23c0      	movs	r3, #192	; 0xc0
 800459e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045a0:	2302      	movs	r3, #2
 80045a2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045a4:	2300      	movs	r3, #0
 80045a6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80045a8:	2303      	movs	r3, #3
 80045aa:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80045ac:	2308      	movs	r3, #8
 80045ae:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80045b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80045b4:	4619      	mov	r1, r3
 80045b6:	480a      	ldr	r0, [pc, #40]	; (80045e0 <HAL_UART_MspInit+0x1a8>)
 80045b8:	f001 fbca 	bl	8005d50 <HAL_GPIO_Init>
}
 80045bc:	bf00      	nop
 80045be:	3738      	adds	r7, #56	; 0x38
 80045c0:	46bd      	mov	sp, r7
 80045c2:	bd80      	pop	{r7, pc}
 80045c4:	40007800 	.word	0x40007800
 80045c8:	40023800 	.word	0x40023800
 80045cc:	40021400 	.word	0x40021400
 80045d0:	40011000 	.word	0x40011000
 80045d4:	40020400 	.word	0x40020400
 80045d8:	40020000 	.word	0x40020000
 80045dc:	40011400 	.word	0x40011400
 80045e0:	40020800 	.word	0x40020800

080045e4 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b086      	sub	sp, #24
 80045e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 80045ea:	1d3b      	adds	r3, r7, #4
 80045ec:	2200      	movs	r2, #0
 80045ee:	601a      	str	r2, [r3, #0]
 80045f0:	605a      	str	r2, [r3, #4]
 80045f2:	609a      	str	r2, [r3, #8]
 80045f4:	60da      	str	r2, [r3, #12]
 80045f6:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 80045f8:	4b3a      	ldr	r3, [pc, #232]	; (80046e4 <HAL_FMC_MspInit+0x100>)
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d16d      	bne.n	80046dc <HAL_FMC_MspInit+0xf8>
    return;
  }
  FMC_Initialized = 1;
 8004600:	4b38      	ldr	r3, [pc, #224]	; (80046e4 <HAL_FMC_MspInit+0x100>)
 8004602:	2201      	movs	r2, #1
 8004604:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8004606:	4b38      	ldr	r3, [pc, #224]	; (80046e8 <HAL_FMC_MspInit+0x104>)
 8004608:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800460a:	4a37      	ldr	r2, [pc, #220]	; (80046e8 <HAL_FMC_MspInit+0x104>)
 800460c:	f043 0301 	orr.w	r3, r3, #1
 8004610:	6393      	str	r3, [r2, #56]	; 0x38
 8004612:	4b35      	ldr	r3, [pc, #212]	; (80046e8 <HAL_FMC_MspInit+0x104>)
 8004614:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004616:	f003 0301 	and.w	r3, r3, #1
 800461a:	603b      	str	r3, [r7, #0]
 800461c:	683b      	ldr	r3, [r7, #0]
  PE10   ------> FMC_D7
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_8|GPIO_PIN_9
 800461e:	f64f 7383 	movw	r3, #65411	; 0xff83
 8004622:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_14|GPIO_PIN_7|GPIO_PIN_10
                          |GPIO_PIN_12|GPIO_PIN_15|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004624:	2302      	movs	r3, #2
 8004626:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004628:	2300      	movs	r3, #0
 800462a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800462c:	2303      	movs	r3, #3
 800462e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8004630:	230c      	movs	r3, #12
 8004632:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004634:	1d3b      	adds	r3, r7, #4
 8004636:	4619      	mov	r1, r3
 8004638:	482c      	ldr	r0, [pc, #176]	; (80046ec <HAL_FMC_MspInit+0x108>)
 800463a:	f001 fb89 	bl	8005d50 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_8|GPIO_PIN_1|GPIO_PIN_0
 800463e:	f248 1333 	movw	r3, #33075	; 0x8133
 8004642:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_5|GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004644:	2302      	movs	r3, #2
 8004646:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004648:	2300      	movs	r3, #0
 800464a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800464c:	2303      	movs	r3, #3
 800464e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8004650:	230c      	movs	r3, #12
 8004652:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8004654:	1d3b      	adds	r3, r7, #4
 8004656:	4619      	mov	r1, r3
 8004658:	4825      	ldr	r0, [pc, #148]	; (80046f0 <HAL_FMC_MspInit+0x10c>)
 800465a:	f001 fb79 	bl	8005d50 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_15|GPIO_PIN_10
 800465e:	f24c 7303 	movw	r3, #50947	; 0xc703
 8004662:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_14|GPIO_PIN_9|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004664:	2302      	movs	r3, #2
 8004666:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004668:	2300      	movs	r3, #0
 800466a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800466c:	2303      	movs	r3, #3
 800466e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8004670:	230c      	movs	r3, #12
 8004672:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004674:	1d3b      	adds	r3, r7, #4
 8004676:	4619      	mov	r1, r3
 8004678:	481e      	ldr	r0, [pc, #120]	; (80046f4 <HAL_FMC_MspInit+0x110>)
 800467a:	f001 fb69 	bl	8005d50 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800467e:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8004682:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_12|GPIO_PIN_15
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004684:	2302      	movs	r3, #2
 8004686:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004688:	2300      	movs	r3, #0
 800468a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800468c:	2303      	movs	r3, #3
 800468e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8004690:	230c      	movs	r3, #12
 8004692:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004694:	1d3b      	adds	r3, r7, #4
 8004696:	4619      	mov	r1, r3
 8004698:	4817      	ldr	r0, [pc, #92]	; (80046f8 <HAL_FMC_MspInit+0x114>)
 800469a:	f001 fb59 	bl	8005d50 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_3;
 800469e:	2328      	movs	r3, #40	; 0x28
 80046a0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046a2:	2302      	movs	r3, #2
 80046a4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046a6:	2300      	movs	r3, #0
 80046a8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80046aa:	2303      	movs	r3, #3
 80046ac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80046ae:	230c      	movs	r3, #12
 80046b0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80046b2:	1d3b      	adds	r3, r7, #4
 80046b4:	4619      	mov	r1, r3
 80046b6:	4811      	ldr	r0, [pc, #68]	; (80046fc <HAL_FMC_MspInit+0x118>)
 80046b8:	f001 fb4a 	bl	8005d50 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80046bc:	2308      	movs	r3, #8
 80046be:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046c0:	2302      	movs	r3, #2
 80046c2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046c4:	2300      	movs	r3, #0
 80046c6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80046c8:	2303      	movs	r3, #3
 80046ca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80046cc:	230c      	movs	r3, #12
 80046ce:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80046d0:	1d3b      	adds	r3, r7, #4
 80046d2:	4619      	mov	r1, r3
 80046d4:	480a      	ldr	r0, [pc, #40]	; (8004700 <HAL_FMC_MspInit+0x11c>)
 80046d6:	f001 fb3b 	bl	8005d50 <HAL_GPIO_Init>
 80046da:	e000      	b.n	80046de <HAL_FMC_MspInit+0xfa>
    return;
 80046dc:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 80046de:	3718      	adds	r7, #24
 80046e0:	46bd      	mov	sp, r7
 80046e2:	bd80      	pop	{r7, pc}
 80046e4:	20000498 	.word	0x20000498
 80046e8:	40023800 	.word	0x40023800
 80046ec:	40021000 	.word	0x40021000
 80046f0:	40021800 	.word	0x40021800
 80046f4:	40020c00 	.word	0x40020c00
 80046f8:	40021400 	.word	0x40021400
 80046fc:	40021c00 	.word	0x40021c00
 8004700:	40020800 	.word	0x40020800

08004704 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8004704:	b580      	push	{r7, lr}
 8004706:	b082      	sub	sp, #8
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 800470c:	f7ff ff6a 	bl	80045e4 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8004710:	bf00      	nop
 8004712:	3708      	adds	r7, #8
 8004714:	46bd      	mov	sp, r7
 8004716:	bd80      	pop	{r7, pc}

08004718 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004718:	b580      	push	{r7, lr}
 800471a:	b08c      	sub	sp, #48	; 0x30
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8004720:	2300      	movs	r3, #0
 8004722:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8004724:	2300      	movs	r3, #0
 8004726:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8004728:	2200      	movs	r2, #0
 800472a:	6879      	ldr	r1, [r7, #4]
 800472c:	2036      	movs	r0, #54	; 0x36
 800472e:	f000 fdad 	bl	800528c <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004732:	2036      	movs	r0, #54	; 0x36
 8004734:	f000 fdc6 	bl	80052c4 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8004738:	4b1f      	ldr	r3, [pc, #124]	; (80047b8 <HAL_InitTick+0xa0>)
 800473a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800473c:	4a1e      	ldr	r2, [pc, #120]	; (80047b8 <HAL_InitTick+0xa0>)
 800473e:	f043 0310 	orr.w	r3, r3, #16
 8004742:	6413      	str	r3, [r2, #64]	; 0x40
 8004744:	4b1c      	ldr	r3, [pc, #112]	; (80047b8 <HAL_InitTick+0xa0>)
 8004746:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004748:	f003 0310 	and.w	r3, r3, #16
 800474c:	60fb      	str	r3, [r7, #12]
 800474e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004750:	f107 0210 	add.w	r2, r7, #16
 8004754:	f107 0314 	add.w	r3, r7, #20
 8004758:	4611      	mov	r1, r2
 800475a:	4618      	mov	r0, r3
 800475c:	f003 fbdc 	bl	8007f18 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8004760:	f003 fbb2 	bl	8007ec8 <HAL_RCC_GetPCLK1Freq>
 8004764:	4603      	mov	r3, r0
 8004766:	005b      	lsls	r3, r3, #1
 8004768:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800476a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800476c:	4a13      	ldr	r2, [pc, #76]	; (80047bc <HAL_InitTick+0xa4>)
 800476e:	fba2 2303 	umull	r2, r3, r2, r3
 8004772:	0c9b      	lsrs	r3, r3, #18
 8004774:	3b01      	subs	r3, #1
 8004776:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8004778:	4b11      	ldr	r3, [pc, #68]	; (80047c0 <HAL_InitTick+0xa8>)
 800477a:	4a12      	ldr	r2, [pc, #72]	; (80047c4 <HAL_InitTick+0xac>)
 800477c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800477e:	4b10      	ldr	r3, [pc, #64]	; (80047c0 <HAL_InitTick+0xa8>)
 8004780:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004784:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8004786:	4a0e      	ldr	r2, [pc, #56]	; (80047c0 <HAL_InitTick+0xa8>)
 8004788:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800478a:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800478c:	4b0c      	ldr	r3, [pc, #48]	; (80047c0 <HAL_InitTick+0xa8>)
 800478e:	2200      	movs	r2, #0
 8004790:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004792:	4b0b      	ldr	r3, [pc, #44]	; (80047c0 <HAL_InitTick+0xa8>)
 8004794:	2200      	movs	r2, #0
 8004796:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8004798:	4809      	ldr	r0, [pc, #36]	; (80047c0 <HAL_InitTick+0xa8>)
 800479a:	f004 fcb0 	bl	80090fe <HAL_TIM_Base_Init>
 800479e:	4603      	mov	r3, r0
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d104      	bne.n	80047ae <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 80047a4:	4806      	ldr	r0, [pc, #24]	; (80047c0 <HAL_InitTick+0xa8>)
 80047a6:	f004 fcd5 	bl	8009154 <HAL_TIM_Base_Start_IT>
 80047aa:	4603      	mov	r3, r0
 80047ac:	e000      	b.n	80047b0 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 80047ae:	2301      	movs	r3, #1
}
 80047b0:	4618      	mov	r0, r3
 80047b2:	3730      	adds	r7, #48	; 0x30
 80047b4:	46bd      	mov	sp, r7
 80047b6:	bd80      	pop	{r7, pc}
 80047b8:	40023800 	.word	0x40023800
 80047bc:	431bde83 	.word	0x431bde83
 80047c0:	20008c90 	.word	0x20008c90
 80047c4:	40001000 	.word	0x40001000

080047c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80047c8:	b480      	push	{r7}
 80047ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80047cc:	e7fe      	b.n	80047cc <NMI_Handler+0x4>

080047ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80047ce:	b480      	push	{r7}
 80047d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80047d2:	e7fe      	b.n	80047d2 <HardFault_Handler+0x4>

080047d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80047d4:	b480      	push	{r7}
 80047d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80047d8:	e7fe      	b.n	80047d8 <MemManage_Handler+0x4>

080047da <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80047da:	b480      	push	{r7}
 80047dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80047de:	e7fe      	b.n	80047de <BusFault_Handler+0x4>

080047e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80047e0:	b480      	push	{r7}
 80047e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80047e4:	e7fe      	b.n	80047e4 <UsageFault_Handler+0x4>

080047e6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80047e6:	b480      	push	{r7}
 80047e8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80047ea:	bf00      	nop
 80047ec:	46bd      	mov	sp, r7
 80047ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f2:	4770      	bx	lr

080047f4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80047f8:	4802      	ldr	r0, [pc, #8]	; (8004804 <USART1_IRQHandler+0x10>)
 80047fa:	f005 fefb 	bl	800a5f4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80047fe:	bf00      	nop
 8004800:	bd80      	pop	{r7, pc}
 8004802:	bf00      	nop
 8004804:	20008964 	.word	0x20008964

08004808 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004808:	b580      	push	{r7, lr}
 800480a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac);
 800480c:	4803      	ldr	r0, [pc, #12]	; (800481c <TIM6_DAC_IRQHandler+0x14>)
 800480e:	f000 fd89 	bl	8005324 <HAL_DAC_IRQHandler>
  HAL_TIM_IRQHandler(&htim6);
 8004812:	4803      	ldr	r0, [pc, #12]	; (8004820 <TIM6_DAC_IRQHandler+0x18>)
 8004814:	f004 fcfd 	bl	8009212 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004818:	bf00      	nop
 800481a:	bd80      	pop	{r7, pc}
 800481c:	200089e4 	.word	0x200089e4
 8004820:	20008c90 	.word	0x20008c90

08004824 <UART7_IRQHandler>:

/**
  * @brief This function handles UART7 global interrupt.
  */
void UART7_IRQHandler(void)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART7_IRQn 0 */

  /* USER CODE END UART7_IRQn 0 */
  HAL_UART_IRQHandler(&huart7);
 8004828:	4802      	ldr	r0, [pc, #8]	; (8004834 <UART7_IRQHandler+0x10>)
 800482a:	f005 fee3 	bl	800a5f4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART7_IRQn 1 */

  /* USER CODE END UART7_IRQn 1 */
}
 800482e:	bf00      	nop
 8004830:	bd80      	pop	{r7, pc}
 8004832:	bf00      	nop
 8004834:	2000869c 	.word	0x2000869c

08004838 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 8004838:	b580      	push	{r7, lr}
 800483a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 800483c:	4802      	ldr	r0, [pc, #8]	; (8004848 <LTDC_IRQHandler+0x10>)
 800483e:	f002 fbed 	bl	800701c <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 8004842:	bf00      	nop
 8004844:	bd80      	pop	{r7, pc}
 8004846:	bf00      	nop
 8004848:	20008828 	.word	0x20008828

0800484c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800484c:	b480      	push	{r7}
 800484e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004850:	4b08      	ldr	r3, [pc, #32]	; (8004874 <SystemInit+0x28>)
 8004852:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004856:	4a07      	ldr	r2, [pc, #28]	; (8004874 <SystemInit+0x28>)
 8004858:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800485c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004860:	4b04      	ldr	r3, [pc, #16]	; (8004874 <SystemInit+0x28>)
 8004862:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004866:	609a      	str	r2, [r3, #8]
#endif
}
 8004868:	bf00      	nop
 800486a:	46bd      	mov	sp, r7
 800486c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004870:	4770      	bx	lr
 8004872:	bf00      	nop
 8004874:	e000ed00 	.word	0xe000ed00

08004878 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8004878:	f8df d034 	ldr.w	sp, [pc, #52]	; 80048b0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800487c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800487e:	e003      	b.n	8004888 <LoopCopyDataInit>

08004880 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8004880:	4b0c      	ldr	r3, [pc, #48]	; (80048b4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8004882:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004884:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8004886:	3104      	adds	r1, #4

08004888 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004888:	480b      	ldr	r0, [pc, #44]	; (80048b8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800488a:	4b0c      	ldr	r3, [pc, #48]	; (80048bc <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800488c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800488e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004890:	d3f6      	bcc.n	8004880 <CopyDataInit>
  ldr  r2, =_sbss
 8004892:	4a0b      	ldr	r2, [pc, #44]	; (80048c0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8004894:	e002      	b.n	800489c <LoopFillZerobss>

08004896 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8004896:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004898:	f842 3b04 	str.w	r3, [r2], #4

0800489c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800489c:	4b09      	ldr	r3, [pc, #36]	; (80048c4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800489e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80048a0:	d3f9      	bcc.n	8004896 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80048a2:	f7ff ffd3 	bl	800484c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80048a6:	f009 f9c3 	bl	800dc30 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80048aa:	f7fc f841 	bl	8000930 <main>
  bx  lr    
 80048ae:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80048b0:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 80048b4:	0800fcd0 	.word	0x0800fcd0
  ldr  r0, =_sdata
 80048b8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80048bc:	20000058 	.word	0x20000058
  ldr  r2, =_sbss
 80048c0:	20000058 	.word	0x20000058
  ldr  r3, = _ebss
 80048c4:	20008cd4 	.word	0x20008cd4

080048c8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80048c8:	e7fe      	b.n	80048c8 <ADC_IRQHandler>

080048ca <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80048ca:	b580      	push	{r7, lr}
 80048cc:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80048ce:	2003      	movs	r0, #3
 80048d0:	f000 fcd1 	bl	8005276 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80048d4:	2000      	movs	r0, #0
 80048d6:	f7ff ff1f 	bl	8004718 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 80048da:	f7ff fa01 	bl	8003ce0 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 80048de:	2300      	movs	r3, #0
}
 80048e0:	4618      	mov	r0, r3
 80048e2:	bd80      	pop	{r7, pc}

080048e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80048e4:	b480      	push	{r7}
 80048e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80048e8:	4b06      	ldr	r3, [pc, #24]	; (8004904 <HAL_IncTick+0x20>)
 80048ea:	781b      	ldrb	r3, [r3, #0]
 80048ec:	461a      	mov	r2, r3
 80048ee:	4b06      	ldr	r3, [pc, #24]	; (8004908 <HAL_IncTick+0x24>)
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	4413      	add	r3, r2
 80048f4:	4a04      	ldr	r2, [pc, #16]	; (8004908 <HAL_IncTick+0x24>)
 80048f6:	6013      	str	r3, [r2, #0]
}
 80048f8:	bf00      	nop
 80048fa:	46bd      	mov	sp, r7
 80048fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004900:	4770      	bx	lr
 8004902:	bf00      	nop
 8004904:	20000050 	.word	0x20000050
 8004908:	20008cd0 	.word	0x20008cd0

0800490c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800490c:	b480      	push	{r7}
 800490e:	af00      	add	r7, sp, #0
  return uwTick;
 8004910:	4b03      	ldr	r3, [pc, #12]	; (8004920 <HAL_GetTick+0x14>)
 8004912:	681b      	ldr	r3, [r3, #0]
}
 8004914:	4618      	mov	r0, r3
 8004916:	46bd      	mov	sp, r7
 8004918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491c:	4770      	bx	lr
 800491e:	bf00      	nop
 8004920:	20008cd0 	.word	0x20008cd0

08004924 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004924:	b580      	push	{r7, lr}
 8004926:	b084      	sub	sp, #16
 8004928:	af00      	add	r7, sp, #0
 800492a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800492c:	f7ff ffee 	bl	800490c <HAL_GetTick>
 8004930:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	f1b3 3fff 	cmp.w	r3, #4294967295
 800493c:	d005      	beq.n	800494a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800493e:	4b09      	ldr	r3, [pc, #36]	; (8004964 <HAL_Delay+0x40>)
 8004940:	781b      	ldrb	r3, [r3, #0]
 8004942:	461a      	mov	r2, r3
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	4413      	add	r3, r2
 8004948:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800494a:	bf00      	nop
 800494c:	f7ff ffde 	bl	800490c <HAL_GetTick>
 8004950:	4602      	mov	r2, r0
 8004952:	68bb      	ldr	r3, [r7, #8]
 8004954:	1ad3      	subs	r3, r2, r3
 8004956:	68fa      	ldr	r2, [r7, #12]
 8004958:	429a      	cmp	r2, r3
 800495a:	d8f7      	bhi.n	800494c <HAL_Delay+0x28>
  {
  }
}
 800495c:	bf00      	nop
 800495e:	3710      	adds	r7, #16
 8004960:	46bd      	mov	sp, r7
 8004962:	bd80      	pop	{r7, pc}
 8004964:	20000050 	.word	0x20000050

08004968 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004968:	b580      	push	{r7, lr}
 800496a:	b084      	sub	sp, #16
 800496c:	af00      	add	r7, sp, #0
 800496e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004970:	2300      	movs	r3, #0
 8004972:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2b00      	cmp	r3, #0
 8004978:	d101      	bne.n	800497e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800497a:	2301      	movs	r3, #1
 800497c:	e031      	b.n	80049e2 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004982:	2b00      	cmp	r3, #0
 8004984:	d109      	bne.n	800499a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004986:	6878      	ldr	r0, [r7, #4]
 8004988:	f7ff f9d2 	bl	8003d30 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2200      	movs	r2, #0
 8004990:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	2200      	movs	r2, #0
 8004996:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800499e:	f003 0310 	and.w	r3, r3, #16
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d116      	bne.n	80049d4 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80049aa:	4b10      	ldr	r3, [pc, #64]	; (80049ec <HAL_ADC_Init+0x84>)
 80049ac:	4013      	ands	r3, r2
 80049ae:	f043 0202 	orr.w	r2, r3, #2
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80049b6:	6878      	ldr	r0, [r7, #4]
 80049b8:	f000 fab6 	bl	8004f28 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2200      	movs	r2, #0
 80049c0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049c6:	f023 0303 	bic.w	r3, r3, #3
 80049ca:	f043 0201 	orr.w	r2, r3, #1
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	641a      	str	r2, [r3, #64]	; 0x40
 80049d2:	e001      	b.n	80049d8 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80049d4:	2301      	movs	r3, #1
 80049d6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2200      	movs	r2, #0
 80049dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80049e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80049e2:	4618      	mov	r0, r3
 80049e4:	3710      	adds	r7, #16
 80049e6:	46bd      	mov	sp, r7
 80049e8:	bd80      	pop	{r7, pc}
 80049ea:	bf00      	nop
 80049ec:	ffffeefd 	.word	0xffffeefd

080049f0 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80049f0:	b480      	push	{r7}
 80049f2:	b085      	sub	sp, #20
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 80049f8:	2300      	movs	r3, #0
 80049fa:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a02:	2b01      	cmp	r3, #1
 8004a04:	d101      	bne.n	8004a0a <HAL_ADC_Start+0x1a>
 8004a06:	2302      	movs	r3, #2
 8004a08:	e0a0      	b.n	8004b4c <HAL_ADC_Start+0x15c>
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2201      	movs	r2, #1
 8004a0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	689b      	ldr	r3, [r3, #8]
 8004a18:	f003 0301 	and.w	r3, r3, #1
 8004a1c:	2b01      	cmp	r3, #1
 8004a1e:	d018      	beq.n	8004a52 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	689a      	ldr	r2, [r3, #8]
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f042 0201 	orr.w	r2, r2, #1
 8004a2e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8004a30:	4b49      	ldr	r3, [pc, #292]	; (8004b58 <HAL_ADC_Start+0x168>)
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	4a49      	ldr	r2, [pc, #292]	; (8004b5c <HAL_ADC_Start+0x16c>)
 8004a36:	fba2 2303 	umull	r2, r3, r2, r3
 8004a3a:	0c9a      	lsrs	r2, r3, #18
 8004a3c:	4613      	mov	r3, r2
 8004a3e:	005b      	lsls	r3, r3, #1
 8004a40:	4413      	add	r3, r2
 8004a42:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8004a44:	e002      	b.n	8004a4c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	3b01      	subs	r3, #1
 8004a4a:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d1f9      	bne.n	8004a46 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	689b      	ldr	r3, [r3, #8]
 8004a58:	f003 0301 	and.w	r3, r3, #1
 8004a5c:	2b01      	cmp	r3, #1
 8004a5e:	d174      	bne.n	8004b4a <HAL_ADC_Start+0x15a>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004a64:	4b3e      	ldr	r3, [pc, #248]	; (8004b60 <HAL_ADC_Start+0x170>)
 8004a66:	4013      	ands	r3, r2
 8004a68:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	685b      	ldr	r3, [r3, #4]
 8004a76:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d007      	beq.n	8004a8e <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a82:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004a86:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a92:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004a96:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a9a:	d106      	bne.n	8004aaa <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004aa0:	f023 0206 	bic.w	r2, r3, #6
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	645a      	str	r2, [r3, #68]	; 0x44
 8004aa8:	e002      	b.n	8004ab0 <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2200      	movs	r2, #0
 8004aae:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2200      	movs	r2, #0
 8004ab4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8004ac0:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8004ac2:	4b28      	ldr	r3, [pc, #160]	; (8004b64 <HAL_ADC_Start+0x174>)
 8004ac4:	685b      	ldr	r3, [r3, #4]
 8004ac6:	f003 031f 	and.w	r3, r3, #31
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d10f      	bne.n	8004aee <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	689b      	ldr	r3, [r3, #8]
 8004ad4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d136      	bne.n	8004b4a <HAL_ADC_Start+0x15a>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	689a      	ldr	r2, [r3, #8]
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004aea:	609a      	str	r2, [r3, #8]
 8004aec:	e02d      	b.n	8004b4a <HAL_ADC_Start+0x15a>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	4a1d      	ldr	r2, [pc, #116]	; (8004b68 <HAL_ADC_Start+0x178>)
 8004af4:	4293      	cmp	r3, r2
 8004af6:	d10e      	bne.n	8004b16 <HAL_ADC_Start+0x126>
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	689b      	ldr	r3, [r3, #8]
 8004afe:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d107      	bne.n	8004b16 <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	689a      	ldr	r2, [r3, #8]
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004b14:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8004b16:	4b13      	ldr	r3, [pc, #76]	; (8004b64 <HAL_ADC_Start+0x174>)
 8004b18:	685b      	ldr	r3, [r3, #4]
 8004b1a:	f003 0310 	and.w	r3, r3, #16
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d113      	bne.n	8004b4a <HAL_ADC_Start+0x15a>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	4a11      	ldr	r2, [pc, #68]	; (8004b6c <HAL_ADC_Start+0x17c>)
 8004b28:	4293      	cmp	r3, r2
 8004b2a:	d10e      	bne.n	8004b4a <HAL_ADC_Start+0x15a>
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	689b      	ldr	r3, [r3, #8]
 8004b32:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d107      	bne.n	8004b4a <HAL_ADC_Start+0x15a>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	689a      	ldr	r2, [r3, #8]
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004b48:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8004b4a:	2300      	movs	r3, #0
}
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	3714      	adds	r7, #20
 8004b50:	46bd      	mov	sp, r7
 8004b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b56:	4770      	bx	lr
 8004b58:	20000048 	.word	0x20000048
 8004b5c:	431bde83 	.word	0x431bde83
 8004b60:	fffff8fe 	.word	0xfffff8fe
 8004b64:	40012300 	.word	0x40012300
 8004b68:	40012000 	.word	0x40012000
 8004b6c:	40012200 	.word	0x40012200

08004b70 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b084      	sub	sp, #16
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
 8004b78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	689b      	ldr	r3, [r3, #8]
 8004b84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b88:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004b8c:	d113      	bne.n	8004bb6 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	689b      	ldr	r3, [r3, #8]
 8004b94:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8004b98:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004b9c:	d10b      	bne.n	8004bb6 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ba2:	f043 0220 	orr.w	r2, r3, #32
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2200      	movs	r2, #0
 8004bae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8004bb2:	2301      	movs	r3, #1
 8004bb4:	e05c      	b.n	8004c70 <HAL_ADC_PollForConversion+0x100>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 8004bb6:	f7ff fea9 	bl	800490c <HAL_GetTick>
 8004bba:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8004bbc:	e01a      	b.n	8004bf4 <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8004bbe:	683b      	ldr	r3, [r7, #0]
 8004bc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bc4:	d016      	beq.n	8004bf4 <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d007      	beq.n	8004bdc <HAL_ADC_PollForConversion+0x6c>
 8004bcc:	f7ff fe9e 	bl	800490c <HAL_GetTick>
 8004bd0:	4602      	mov	r2, r0
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	1ad3      	subs	r3, r2, r3
 8004bd6:	683a      	ldr	r2, [r7, #0]
 8004bd8:	429a      	cmp	r2, r3
 8004bda:	d20b      	bcs.n	8004bf4 <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004be0:	f043 0204 	orr.w	r2, r3, #4
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2200      	movs	r2, #0
 8004bec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 8004bf0:	2303      	movs	r3, #3
 8004bf2:	e03d      	b.n	8004c70 <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f003 0302 	and.w	r3, r3, #2
 8004bfe:	2b02      	cmp	r3, #2
 8004c00:	d1dd      	bne.n	8004bbe <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f06f 0212 	mvn.w	r2, #18
 8004c0a:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c10:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	689b      	ldr	r3, [r3, #8]
 8004c1e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d123      	bne.n	8004c6e <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d11f      	bne.n	8004c6e <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c34:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d006      	beq.n	8004c4a <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	689b      	ldr	r3, [r3, #8]
 8004c42:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d111      	bne.n	8004c6e <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c4e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c5a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d105      	bne.n	8004c6e <HAL_ADC_PollForConversion+0xfe>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c66:	f043 0201 	orr.w	r2, r3, #1
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8004c6e:	2300      	movs	r3, #0
}
 8004c70:	4618      	mov	r0, r3
 8004c72:	3710      	adds	r7, #16
 8004c74:	46bd      	mov	sp, r7
 8004c76:	bd80      	pop	{r7, pc}

08004c78 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8004c78:	b480      	push	{r7}
 8004c7a:	b083      	sub	sp, #12
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8004c86:	4618      	mov	r0, r3
 8004c88:	370c      	adds	r7, #12
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c90:	4770      	bx	lr
	...

08004c94 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004c94:	b480      	push	{r7}
 8004c96:	b085      	sub	sp, #20
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	6078      	str	r0, [r7, #4]
 8004c9c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8004c9e:	2300      	movs	r3, #0
 8004ca0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ca8:	2b01      	cmp	r3, #1
 8004caa:	d101      	bne.n	8004cb0 <HAL_ADC_ConfigChannel+0x1c>
 8004cac:	2302      	movs	r3, #2
 8004cae:	e12a      	b.n	8004f06 <HAL_ADC_ConfigChannel+0x272>
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2201      	movs	r2, #1
 8004cb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8004cb8:	683b      	ldr	r3, [r7, #0]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	2b09      	cmp	r3, #9
 8004cbe:	d93a      	bls.n	8004d36 <HAL_ADC_ConfigChannel+0xa2>
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004cc8:	d035      	beq.n	8004d36 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	68d9      	ldr	r1, [r3, #12]
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	b29b      	uxth	r3, r3
 8004cd6:	461a      	mov	r2, r3
 8004cd8:	4613      	mov	r3, r2
 8004cda:	005b      	lsls	r3, r3, #1
 8004cdc:	4413      	add	r3, r2
 8004cde:	3b1e      	subs	r3, #30
 8004ce0:	2207      	movs	r2, #7
 8004ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ce6:	43da      	mvns	r2, r3
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	400a      	ands	r2, r1
 8004cee:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004cf0:	683b      	ldr	r3, [r7, #0]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	4a87      	ldr	r2, [pc, #540]	; (8004f14 <HAL_ADC_ConfigChannel+0x280>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d10a      	bne.n	8004d10 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	68d9      	ldr	r1, [r3, #12]
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	689b      	ldr	r3, [r3, #8]
 8004d04:	061a      	lsls	r2, r3, #24
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	430a      	orrs	r2, r1
 8004d0c:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004d0e:	e035      	b.n	8004d7c <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	68d9      	ldr	r1, [r3, #12]
 8004d16:	683b      	ldr	r3, [r7, #0]
 8004d18:	689a      	ldr	r2, [r3, #8]
 8004d1a:	683b      	ldr	r3, [r7, #0]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	b29b      	uxth	r3, r3
 8004d20:	4618      	mov	r0, r3
 8004d22:	4603      	mov	r3, r0
 8004d24:	005b      	lsls	r3, r3, #1
 8004d26:	4403      	add	r3, r0
 8004d28:	3b1e      	subs	r3, #30
 8004d2a:	409a      	lsls	r2, r3
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	430a      	orrs	r2, r1
 8004d32:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004d34:	e022      	b.n	8004d7c <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	6919      	ldr	r1, [r3, #16]
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	b29b      	uxth	r3, r3
 8004d42:	461a      	mov	r2, r3
 8004d44:	4613      	mov	r3, r2
 8004d46:	005b      	lsls	r3, r3, #1
 8004d48:	4413      	add	r3, r2
 8004d4a:	2207      	movs	r2, #7
 8004d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d50:	43da      	mvns	r2, r3
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	400a      	ands	r2, r1
 8004d58:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	6919      	ldr	r1, [r3, #16]
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	689a      	ldr	r2, [r3, #8]
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	b29b      	uxth	r3, r3
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	4603      	mov	r3, r0
 8004d6e:	005b      	lsls	r3, r3, #1
 8004d70:	4403      	add	r3, r0
 8004d72:	409a      	lsls	r2, r3
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	430a      	orrs	r2, r1
 8004d7a:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	685b      	ldr	r3, [r3, #4]
 8004d80:	2b06      	cmp	r3, #6
 8004d82:	d824      	bhi.n	8004dce <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	685a      	ldr	r2, [r3, #4]
 8004d8e:	4613      	mov	r3, r2
 8004d90:	009b      	lsls	r3, r3, #2
 8004d92:	4413      	add	r3, r2
 8004d94:	3b05      	subs	r3, #5
 8004d96:	221f      	movs	r2, #31
 8004d98:	fa02 f303 	lsl.w	r3, r2, r3
 8004d9c:	43da      	mvns	r2, r3
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	400a      	ands	r2, r1
 8004da4:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	b29b      	uxth	r3, r3
 8004db2:	4618      	mov	r0, r3
 8004db4:	683b      	ldr	r3, [r7, #0]
 8004db6:	685a      	ldr	r2, [r3, #4]
 8004db8:	4613      	mov	r3, r2
 8004dba:	009b      	lsls	r3, r3, #2
 8004dbc:	4413      	add	r3, r2
 8004dbe:	3b05      	subs	r3, #5
 8004dc0:	fa00 f203 	lsl.w	r2, r0, r3
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	430a      	orrs	r2, r1
 8004dca:	635a      	str	r2, [r3, #52]	; 0x34
 8004dcc:	e04c      	b.n	8004e68 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8004dce:	683b      	ldr	r3, [r7, #0]
 8004dd0:	685b      	ldr	r3, [r3, #4]
 8004dd2:	2b0c      	cmp	r3, #12
 8004dd4:	d824      	bhi.n	8004e20 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004ddc:	683b      	ldr	r3, [r7, #0]
 8004dde:	685a      	ldr	r2, [r3, #4]
 8004de0:	4613      	mov	r3, r2
 8004de2:	009b      	lsls	r3, r3, #2
 8004de4:	4413      	add	r3, r2
 8004de6:	3b23      	subs	r3, #35	; 0x23
 8004de8:	221f      	movs	r2, #31
 8004dea:	fa02 f303 	lsl.w	r3, r2, r3
 8004dee:	43da      	mvns	r2, r3
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	400a      	ands	r2, r1
 8004df6:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004dfe:	683b      	ldr	r3, [r7, #0]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	b29b      	uxth	r3, r3
 8004e04:	4618      	mov	r0, r3
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	685a      	ldr	r2, [r3, #4]
 8004e0a:	4613      	mov	r3, r2
 8004e0c:	009b      	lsls	r3, r3, #2
 8004e0e:	4413      	add	r3, r2
 8004e10:	3b23      	subs	r3, #35	; 0x23
 8004e12:	fa00 f203 	lsl.w	r2, r0, r3
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	430a      	orrs	r2, r1
 8004e1c:	631a      	str	r2, [r3, #48]	; 0x30
 8004e1e:	e023      	b.n	8004e68 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	685a      	ldr	r2, [r3, #4]
 8004e2a:	4613      	mov	r3, r2
 8004e2c:	009b      	lsls	r3, r3, #2
 8004e2e:	4413      	add	r3, r2
 8004e30:	3b41      	subs	r3, #65	; 0x41
 8004e32:	221f      	movs	r2, #31
 8004e34:	fa02 f303 	lsl.w	r3, r2, r3
 8004e38:	43da      	mvns	r2, r3
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	400a      	ands	r2, r1
 8004e40:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	b29b      	uxth	r3, r3
 8004e4e:	4618      	mov	r0, r3
 8004e50:	683b      	ldr	r3, [r7, #0]
 8004e52:	685a      	ldr	r2, [r3, #4]
 8004e54:	4613      	mov	r3, r2
 8004e56:	009b      	lsls	r3, r3, #2
 8004e58:	4413      	add	r3, r2
 8004e5a:	3b41      	subs	r3, #65	; 0x41
 8004e5c:	fa00 f203 	lsl.w	r2, r0, r3
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	430a      	orrs	r2, r1
 8004e66:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	4a2a      	ldr	r2, [pc, #168]	; (8004f18 <HAL_ADC_ConfigChannel+0x284>)
 8004e6e:	4293      	cmp	r3, r2
 8004e70:	d10a      	bne.n	8004e88 <HAL_ADC_ConfigChannel+0x1f4>
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004e7a:	d105      	bne.n	8004e88 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8004e7c:	4b27      	ldr	r3, [pc, #156]	; (8004f1c <HAL_ADC_ConfigChannel+0x288>)
 8004e7e:	685b      	ldr	r3, [r3, #4]
 8004e80:	4a26      	ldr	r2, [pc, #152]	; (8004f1c <HAL_ADC_ConfigChannel+0x288>)
 8004e82:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8004e86:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	4a22      	ldr	r2, [pc, #136]	; (8004f18 <HAL_ADC_ConfigChannel+0x284>)
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d109      	bne.n	8004ea6 <HAL_ADC_ConfigChannel+0x212>
 8004e92:	683b      	ldr	r3, [r7, #0]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	2b12      	cmp	r3, #18
 8004e98:	d105      	bne.n	8004ea6 <HAL_ADC_ConfigChannel+0x212>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8004e9a:	4b20      	ldr	r3, [pc, #128]	; (8004f1c <HAL_ADC_ConfigChannel+0x288>)
 8004e9c:	685b      	ldr	r3, [r3, #4]
 8004e9e:	4a1f      	ldr	r2, [pc, #124]	; (8004f1c <HAL_ADC_ConfigChannel+0x288>)
 8004ea0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004ea4:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	4a1b      	ldr	r2, [pc, #108]	; (8004f18 <HAL_ADC_ConfigChannel+0x284>)
 8004eac:	4293      	cmp	r3, r2
 8004eae:	d125      	bne.n	8004efc <HAL_ADC_ConfigChannel+0x268>
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	4a17      	ldr	r2, [pc, #92]	; (8004f14 <HAL_ADC_ConfigChannel+0x280>)
 8004eb6:	4293      	cmp	r3, r2
 8004eb8:	d003      	beq.n	8004ec2 <HAL_ADC_ConfigChannel+0x22e>
 8004eba:	683b      	ldr	r3, [r7, #0]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	2b11      	cmp	r3, #17
 8004ec0:	d11c      	bne.n	8004efc <HAL_ADC_ConfigChannel+0x268>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8004ec2:	4b16      	ldr	r3, [pc, #88]	; (8004f1c <HAL_ADC_ConfigChannel+0x288>)
 8004ec4:	685b      	ldr	r3, [r3, #4]
 8004ec6:	4a15      	ldr	r2, [pc, #84]	; (8004f1c <HAL_ADC_ConfigChannel+0x288>)
 8004ec8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004ecc:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	4a10      	ldr	r2, [pc, #64]	; (8004f14 <HAL_ADC_ConfigChannel+0x280>)
 8004ed4:	4293      	cmp	r3, r2
 8004ed6:	d111      	bne.n	8004efc <HAL_ADC_ConfigChannel+0x268>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8004ed8:	4b11      	ldr	r3, [pc, #68]	; (8004f20 <HAL_ADC_ConfigChannel+0x28c>)
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	4a11      	ldr	r2, [pc, #68]	; (8004f24 <HAL_ADC_ConfigChannel+0x290>)
 8004ede:	fba2 2303 	umull	r2, r3, r2, r3
 8004ee2:	0c9a      	lsrs	r2, r3, #18
 8004ee4:	4613      	mov	r3, r2
 8004ee6:	009b      	lsls	r3, r3, #2
 8004ee8:	4413      	add	r3, r2
 8004eea:	005b      	lsls	r3, r3, #1
 8004eec:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8004eee:	e002      	b.n	8004ef6 <HAL_ADC_ConfigChannel+0x262>
      {
        counter--;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	3b01      	subs	r3, #1
 8004ef4:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d1f9      	bne.n	8004ef0 <HAL_ADC_ConfigChannel+0x25c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2200      	movs	r2, #0
 8004f00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004f04:	2300      	movs	r3, #0
}
 8004f06:	4618      	mov	r0, r3
 8004f08:	3714      	adds	r7, #20
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f10:	4770      	bx	lr
 8004f12:	bf00      	nop
 8004f14:	10000012 	.word	0x10000012
 8004f18:	40012000 	.word	0x40012000
 8004f1c:	40012300 	.word	0x40012300
 8004f20:	20000048 	.word	0x20000048
 8004f24:	431bde83 	.word	0x431bde83

08004f28 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004f28:	b480      	push	{r7}
 8004f2a:	b083      	sub	sp, #12
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8004f30:	4b78      	ldr	r3, [pc, #480]	; (8005114 <ADC_Init+0x1ec>)
 8004f32:	685b      	ldr	r3, [r3, #4]
 8004f34:	4a77      	ldr	r2, [pc, #476]	; (8005114 <ADC_Init+0x1ec>)
 8004f36:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8004f3a:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8004f3c:	4b75      	ldr	r3, [pc, #468]	; (8005114 <ADC_Init+0x1ec>)
 8004f3e:	685a      	ldr	r2, [r3, #4]
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	685b      	ldr	r3, [r3, #4]
 8004f44:	4973      	ldr	r1, [pc, #460]	; (8005114 <ADC_Init+0x1ec>)
 8004f46:	4313      	orrs	r3, r2
 8004f48:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	685a      	ldr	r2, [r3, #4]
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004f58:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	6859      	ldr	r1, [r3, #4]
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	691b      	ldr	r3, [r3, #16]
 8004f64:	021a      	lsls	r2, r3, #8
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	430a      	orrs	r2, r1
 8004f6c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	685a      	ldr	r2, [r3, #4]
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004f7c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	6859      	ldr	r1, [r3, #4]
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	689a      	ldr	r2, [r3, #8]
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	430a      	orrs	r2, r1
 8004f8e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	689a      	ldr	r2, [r3, #8]
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004f9e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	6899      	ldr	r1, [r3, #8]
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	68da      	ldr	r2, [r3, #12]
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	430a      	orrs	r2, r1
 8004fb0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fb6:	4a58      	ldr	r2, [pc, #352]	; (8005118 <ADC_Init+0x1f0>)
 8004fb8:	4293      	cmp	r3, r2
 8004fba:	d022      	beq.n	8005002 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	689a      	ldr	r2, [r3, #8]
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004fca:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	6899      	ldr	r1, [r3, #8]
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	430a      	orrs	r2, r1
 8004fdc:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	689a      	ldr	r2, [r3, #8]
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004fec:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	6899      	ldr	r1, [r3, #8]
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	430a      	orrs	r2, r1
 8004ffe:	609a      	str	r2, [r3, #8]
 8005000:	e00f      	b.n	8005022 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	689a      	ldr	r2, [r3, #8]
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005010:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	689a      	ldr	r2, [r3, #8]
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005020:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	689a      	ldr	r2, [r3, #8]
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f022 0202 	bic.w	r2, r2, #2
 8005030:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	6899      	ldr	r1, [r3, #8]
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	699b      	ldr	r3, [r3, #24]
 800503c:	005a      	lsls	r2, r3, #1
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	430a      	orrs	r2, r1
 8005044:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	f893 3020 	ldrb.w	r3, [r3, #32]
 800504c:	2b00      	cmp	r3, #0
 800504e:	d01b      	beq.n	8005088 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	685a      	ldr	r2, [r3, #4]
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800505e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	685a      	ldr	r2, [r3, #4]
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800506e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	6859      	ldr	r1, [r3, #4]
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800507a:	3b01      	subs	r3, #1
 800507c:	035a      	lsls	r2, r3, #13
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	430a      	orrs	r2, r1
 8005084:	605a      	str	r2, [r3, #4]
 8005086:	e007      	b.n	8005098 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	685a      	ldr	r2, [r3, #4]
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005096:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80050a6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	69db      	ldr	r3, [r3, #28]
 80050b2:	3b01      	subs	r3, #1
 80050b4:	051a      	lsls	r2, r3, #20
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	430a      	orrs	r2, r1
 80050bc:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	689a      	ldr	r2, [r3, #8]
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80050cc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	6899      	ldr	r1, [r3, #8]
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80050da:	025a      	lsls	r2, r3, #9
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	430a      	orrs	r2, r1
 80050e2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	689a      	ldr	r2, [r3, #8]
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80050f2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	6899      	ldr	r1, [r3, #8]
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	695b      	ldr	r3, [r3, #20]
 80050fe:	029a      	lsls	r2, r3, #10
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	430a      	orrs	r2, r1
 8005106:	609a      	str	r2, [r3, #8]
}
 8005108:	bf00      	nop
 800510a:	370c      	adds	r7, #12
 800510c:	46bd      	mov	sp, r7
 800510e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005112:	4770      	bx	lr
 8005114:	40012300 	.word	0x40012300
 8005118:	0f000001 	.word	0x0f000001

0800511c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800511c:	b480      	push	{r7}
 800511e:	b085      	sub	sp, #20
 8005120:	af00      	add	r7, sp, #0
 8005122:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	f003 0307 	and.w	r3, r3, #7
 800512a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800512c:	4b0b      	ldr	r3, [pc, #44]	; (800515c <__NVIC_SetPriorityGrouping+0x40>)
 800512e:	68db      	ldr	r3, [r3, #12]
 8005130:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005132:	68ba      	ldr	r2, [r7, #8]
 8005134:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005138:	4013      	ands	r3, r2
 800513a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005140:	68bb      	ldr	r3, [r7, #8]
 8005142:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8005144:	4b06      	ldr	r3, [pc, #24]	; (8005160 <__NVIC_SetPriorityGrouping+0x44>)
 8005146:	4313      	orrs	r3, r2
 8005148:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800514a:	4a04      	ldr	r2, [pc, #16]	; (800515c <__NVIC_SetPriorityGrouping+0x40>)
 800514c:	68bb      	ldr	r3, [r7, #8]
 800514e:	60d3      	str	r3, [r2, #12]
}
 8005150:	bf00      	nop
 8005152:	3714      	adds	r7, #20
 8005154:	46bd      	mov	sp, r7
 8005156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515a:	4770      	bx	lr
 800515c:	e000ed00 	.word	0xe000ed00
 8005160:	05fa0000 	.word	0x05fa0000

08005164 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005164:	b480      	push	{r7}
 8005166:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005168:	4b04      	ldr	r3, [pc, #16]	; (800517c <__NVIC_GetPriorityGrouping+0x18>)
 800516a:	68db      	ldr	r3, [r3, #12]
 800516c:	0a1b      	lsrs	r3, r3, #8
 800516e:	f003 0307 	and.w	r3, r3, #7
}
 8005172:	4618      	mov	r0, r3
 8005174:	46bd      	mov	sp, r7
 8005176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517a:	4770      	bx	lr
 800517c:	e000ed00 	.word	0xe000ed00

08005180 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005180:	b480      	push	{r7}
 8005182:	b083      	sub	sp, #12
 8005184:	af00      	add	r7, sp, #0
 8005186:	4603      	mov	r3, r0
 8005188:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800518a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800518e:	2b00      	cmp	r3, #0
 8005190:	db0b      	blt.n	80051aa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005192:	79fb      	ldrb	r3, [r7, #7]
 8005194:	f003 021f 	and.w	r2, r3, #31
 8005198:	4907      	ldr	r1, [pc, #28]	; (80051b8 <__NVIC_EnableIRQ+0x38>)
 800519a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800519e:	095b      	lsrs	r3, r3, #5
 80051a0:	2001      	movs	r0, #1
 80051a2:	fa00 f202 	lsl.w	r2, r0, r2
 80051a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80051aa:	bf00      	nop
 80051ac:	370c      	adds	r7, #12
 80051ae:	46bd      	mov	sp, r7
 80051b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b4:	4770      	bx	lr
 80051b6:	bf00      	nop
 80051b8:	e000e100 	.word	0xe000e100

080051bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80051bc:	b480      	push	{r7}
 80051be:	b083      	sub	sp, #12
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	4603      	mov	r3, r0
 80051c4:	6039      	str	r1, [r7, #0]
 80051c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80051c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	db0a      	blt.n	80051e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	b2da      	uxtb	r2, r3
 80051d4:	490c      	ldr	r1, [pc, #48]	; (8005208 <__NVIC_SetPriority+0x4c>)
 80051d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051da:	0112      	lsls	r2, r2, #4
 80051dc:	b2d2      	uxtb	r2, r2
 80051de:	440b      	add	r3, r1
 80051e0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80051e4:	e00a      	b.n	80051fc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80051e6:	683b      	ldr	r3, [r7, #0]
 80051e8:	b2da      	uxtb	r2, r3
 80051ea:	4908      	ldr	r1, [pc, #32]	; (800520c <__NVIC_SetPriority+0x50>)
 80051ec:	79fb      	ldrb	r3, [r7, #7]
 80051ee:	f003 030f 	and.w	r3, r3, #15
 80051f2:	3b04      	subs	r3, #4
 80051f4:	0112      	lsls	r2, r2, #4
 80051f6:	b2d2      	uxtb	r2, r2
 80051f8:	440b      	add	r3, r1
 80051fa:	761a      	strb	r2, [r3, #24]
}
 80051fc:	bf00      	nop
 80051fe:	370c      	adds	r7, #12
 8005200:	46bd      	mov	sp, r7
 8005202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005206:	4770      	bx	lr
 8005208:	e000e100 	.word	0xe000e100
 800520c:	e000ed00 	.word	0xe000ed00

08005210 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005210:	b480      	push	{r7}
 8005212:	b089      	sub	sp, #36	; 0x24
 8005214:	af00      	add	r7, sp, #0
 8005216:	60f8      	str	r0, [r7, #12]
 8005218:	60b9      	str	r1, [r7, #8]
 800521a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	f003 0307 	and.w	r3, r3, #7
 8005222:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005224:	69fb      	ldr	r3, [r7, #28]
 8005226:	f1c3 0307 	rsb	r3, r3, #7
 800522a:	2b04      	cmp	r3, #4
 800522c:	bf28      	it	cs
 800522e:	2304      	movcs	r3, #4
 8005230:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005232:	69fb      	ldr	r3, [r7, #28]
 8005234:	3304      	adds	r3, #4
 8005236:	2b06      	cmp	r3, #6
 8005238:	d902      	bls.n	8005240 <NVIC_EncodePriority+0x30>
 800523a:	69fb      	ldr	r3, [r7, #28]
 800523c:	3b03      	subs	r3, #3
 800523e:	e000      	b.n	8005242 <NVIC_EncodePriority+0x32>
 8005240:	2300      	movs	r3, #0
 8005242:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005244:	f04f 32ff 	mov.w	r2, #4294967295
 8005248:	69bb      	ldr	r3, [r7, #24]
 800524a:	fa02 f303 	lsl.w	r3, r2, r3
 800524e:	43da      	mvns	r2, r3
 8005250:	68bb      	ldr	r3, [r7, #8]
 8005252:	401a      	ands	r2, r3
 8005254:	697b      	ldr	r3, [r7, #20]
 8005256:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005258:	f04f 31ff 	mov.w	r1, #4294967295
 800525c:	697b      	ldr	r3, [r7, #20]
 800525e:	fa01 f303 	lsl.w	r3, r1, r3
 8005262:	43d9      	mvns	r1, r3
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005268:	4313      	orrs	r3, r2
         );
}
 800526a:	4618      	mov	r0, r3
 800526c:	3724      	adds	r7, #36	; 0x24
 800526e:	46bd      	mov	sp, r7
 8005270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005274:	4770      	bx	lr

08005276 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005276:	b580      	push	{r7, lr}
 8005278:	b082      	sub	sp, #8
 800527a:	af00      	add	r7, sp, #0
 800527c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800527e:	6878      	ldr	r0, [r7, #4]
 8005280:	f7ff ff4c 	bl	800511c <__NVIC_SetPriorityGrouping>
}
 8005284:	bf00      	nop
 8005286:	3708      	adds	r7, #8
 8005288:	46bd      	mov	sp, r7
 800528a:	bd80      	pop	{r7, pc}

0800528c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800528c:	b580      	push	{r7, lr}
 800528e:	b086      	sub	sp, #24
 8005290:	af00      	add	r7, sp, #0
 8005292:	4603      	mov	r3, r0
 8005294:	60b9      	str	r1, [r7, #8]
 8005296:	607a      	str	r2, [r7, #4]
 8005298:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800529a:	2300      	movs	r3, #0
 800529c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800529e:	f7ff ff61 	bl	8005164 <__NVIC_GetPriorityGrouping>
 80052a2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80052a4:	687a      	ldr	r2, [r7, #4]
 80052a6:	68b9      	ldr	r1, [r7, #8]
 80052a8:	6978      	ldr	r0, [r7, #20]
 80052aa:	f7ff ffb1 	bl	8005210 <NVIC_EncodePriority>
 80052ae:	4602      	mov	r2, r0
 80052b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80052b4:	4611      	mov	r1, r2
 80052b6:	4618      	mov	r0, r3
 80052b8:	f7ff ff80 	bl	80051bc <__NVIC_SetPriority>
}
 80052bc:	bf00      	nop
 80052be:	3718      	adds	r7, #24
 80052c0:	46bd      	mov	sp, r7
 80052c2:	bd80      	pop	{r7, pc}

080052c4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80052c4:	b580      	push	{r7, lr}
 80052c6:	b082      	sub	sp, #8
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	4603      	mov	r3, r0
 80052cc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80052ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052d2:	4618      	mov	r0, r3
 80052d4:	f7ff ff54 	bl	8005180 <__NVIC_EnableIRQ>
}
 80052d8:	bf00      	nop
 80052da:	3708      	adds	r7, #8
 80052dc:	46bd      	mov	sp, r7
 80052de:	bd80      	pop	{r7, pc}

080052e0 <HAL_DAC_Init>:
  * @param  hdac: pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 80052e0:	b580      	push	{r7, lr}
 80052e2:	b082      	sub	sp, #8
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d101      	bne.n	80052f2 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 80052ee:	2301      	movs	r3, #1
 80052f0:	e014      	b.n	800531c <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	791b      	ldrb	r3, [r3, #4]
 80052f6:	b2db      	uxtb	r3, r3
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d105      	bne.n	8005308 <HAL_DAC_Init+0x28>
    {
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED; 
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	2200      	movs	r2, #0
 8005300:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8005302:	6878      	ldr	r0, [r7, #4]
 8005304:	f7fe fd82 	bl	8003e0c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2202      	movs	r2, #2
 800530c:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2200      	movs	r2, #0
 8005312:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2201      	movs	r2, #1
 8005318:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 800531a:	2300      	movs	r3, #0
}
 800531c:	4618      	mov	r0, r3
 800531e:	3708      	adds	r7, #8
 8005320:	46bd      	mov	sp, r7
 8005322:	bd80      	pop	{r7, pc}

08005324 <HAL_DAC_IRQHandler>:
  * @param  hdac: pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef* hdac)
{
 8005324:	b580      	push	{r7, lr}
 8005326:	b082      	sub	sp, #8
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
  /* Check underrun channel 1 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005332:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005336:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800533a:	d118      	bne.n	800536e <HAL_DAC_IRQHandler+0x4a>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2204      	movs	r2, #4
 8005340:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel1 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH1;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	691b      	ldr	r3, [r3, #16]
 8005346:	f043 0201 	orr.w	r2, r3, #1
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR1);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005356:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN1;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	681a      	ldr	r2, [r3, #0]
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005366:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
    HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8005368:	6878      	ldr	r0, [r7, #4]
 800536a:	f000 f825 	bl	80053b8 <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  /* Check underrun channel 2 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005374:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005378:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800537c:	d118      	bne.n	80053b0 <HAL_DAC_IRQHandler+0x8c>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	2204      	movs	r2, #4
 8005382:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel2 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH2;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	691b      	ldr	r3, [r3, #16]
 8005388:	f043 0202 	orr.w	r2, r3, #2
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR2);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8005398:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN2;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	681a      	ldr	r2, [r3, #0]
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 80053a8:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
    HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 80053aa:	6878      	ldr	r0, [r7, #4]
 80053ac:	f000 f85b 	bl	8005466 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
}
 80053b0:	bf00      	nop
 80053b2:	3708      	adds	r7, #8
 80053b4:	46bd      	mov	sp, r7
 80053b6:	bd80      	pop	{r7, pc}

080053b8 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac: pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80053b8:	b480      	push	{r7}
 80053ba:	b083      	sub	sp, #12
 80053bc:	af00      	add	r7, sp, #0
 80053be:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 80053c0:	bf00      	nop
 80053c2:	370c      	adds	r7, #12
 80053c4:	46bd      	mov	sp, r7
 80053c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ca:	4770      	bx	lr

080053cc <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 80053cc:	b480      	push	{r7}
 80053ce:	b087      	sub	sp, #28
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	60f8      	str	r0, [r7, #12]
 80053d4:	60b9      	str	r1, [r7, #8]
 80053d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 80053d8:	2300      	movs	r3, #0
 80053da:	617b      	str	r3, [r7, #20]
 80053dc:	2300      	movs	r3, #0
 80053de:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	795b      	ldrb	r3, [r3, #5]
 80053e4:	2b01      	cmp	r3, #1
 80053e6:	d101      	bne.n	80053ec <HAL_DAC_ConfigChannel+0x20>
 80053e8:	2302      	movs	r3, #2
 80053ea:	e036      	b.n	800545a <HAL_DAC_ConfigChannel+0x8e>
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	2201      	movs	r2, #1
 80053f0:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	2202      	movs	r2, #2
 80053f6:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8005400:	f640 72fe 	movw	r2, #4094	; 0xffe
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	fa02 f303 	lsl.w	r3, r2, r3
 800540a:	43db      	mvns	r3, r3
 800540c:	697a      	ldr	r2, [r7, #20]
 800540e:	4013      	ands	r3, r2
 8005410:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8005412:	68bb      	ldr	r3, [r7, #8]
 8005414:	681a      	ldr	r2, [r3, #0]
 8005416:	68bb      	ldr	r3, [r7, #8]
 8005418:	685b      	ldr	r3, [r3, #4]
 800541a:	4313      	orrs	r3, r2
 800541c:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 800541e:	693a      	ldr	r2, [r7, #16]
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	fa02 f303 	lsl.w	r3, r2, r3
 8005426:	697a      	ldr	r2, [r7, #20]
 8005428:	4313      	orrs	r3, r2
 800542a:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	697a      	ldr	r2, [r7, #20]
 8005432:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	6819      	ldr	r1, [r3, #0]
 800543a:	22c0      	movs	r2, #192	; 0xc0
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	fa02 f303 	lsl.w	r3, r2, r3
 8005442:	43da      	mvns	r2, r3
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	400a      	ands	r2, r1
 800544a:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	2201      	movs	r2, #1
 8005450:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	2200      	movs	r2, #0
 8005456:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 8005458:	2300      	movs	r3, #0
}
 800545a:	4618      	mov	r0, r3
 800545c:	371c      	adds	r7, #28
 800545e:	46bd      	mov	sp, r7
 8005460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005464:	4770      	bx	lr

08005466 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac: pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8005466:	b480      	push	{r7}
 8005468:	b083      	sub	sp, #12
 800546a:	af00      	add	r7, sp, #0
 800546c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 800546e:	bf00      	nop
 8005470:	370c      	adds	r7, #12
 8005472:	46bd      	mov	sp, r7
 8005474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005478:	4770      	bx	lr
	...

0800547c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800547c:	b580      	push	{r7, lr}
 800547e:	b086      	sub	sp, #24
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005484:	2300      	movs	r3, #0
 8005486:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005488:	f7ff fa40 	bl	800490c <HAL_GetTick>
 800548c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	2b00      	cmp	r3, #0
 8005492:	d101      	bne.n	8005498 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005494:	2301      	movs	r3, #1
 8005496:	e099      	b.n	80055cc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2200      	movs	r2, #0
 800549c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2202      	movs	r2, #2
 80054a4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	681a      	ldr	r2, [r3, #0]
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f022 0201 	bic.w	r2, r2, #1
 80054b6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80054b8:	e00f      	b.n	80054da <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80054ba:	f7ff fa27 	bl	800490c <HAL_GetTick>
 80054be:	4602      	mov	r2, r0
 80054c0:	693b      	ldr	r3, [r7, #16]
 80054c2:	1ad3      	subs	r3, r2, r3
 80054c4:	2b05      	cmp	r3, #5
 80054c6:	d908      	bls.n	80054da <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2220      	movs	r2, #32
 80054cc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	2203      	movs	r2, #3
 80054d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80054d6:	2303      	movs	r3, #3
 80054d8:	e078      	b.n	80055cc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f003 0301 	and.w	r3, r3, #1
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d1e8      	bne.n	80054ba <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80054f0:	697a      	ldr	r2, [r7, #20]
 80054f2:	4b38      	ldr	r3, [pc, #224]	; (80055d4 <HAL_DMA_Init+0x158>)
 80054f4:	4013      	ands	r3, r2
 80054f6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	685a      	ldr	r2, [r3, #4]
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	689b      	ldr	r3, [r3, #8]
 8005500:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005506:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	691b      	ldr	r3, [r3, #16]
 800550c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005512:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	699b      	ldr	r3, [r3, #24]
 8005518:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800551e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	6a1b      	ldr	r3, [r3, #32]
 8005524:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005526:	697a      	ldr	r2, [r7, #20]
 8005528:	4313      	orrs	r3, r2
 800552a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005530:	2b04      	cmp	r3, #4
 8005532:	d107      	bne.n	8005544 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800553c:	4313      	orrs	r3, r2
 800553e:	697a      	ldr	r2, [r7, #20]
 8005540:	4313      	orrs	r3, r2
 8005542:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	697a      	ldr	r2, [r7, #20]
 800554a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	695b      	ldr	r3, [r3, #20]
 8005552:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005554:	697b      	ldr	r3, [r7, #20]
 8005556:	f023 0307 	bic.w	r3, r3, #7
 800555a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005560:	697a      	ldr	r2, [r7, #20]
 8005562:	4313      	orrs	r3, r2
 8005564:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800556a:	2b04      	cmp	r3, #4
 800556c:	d117      	bne.n	800559e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005572:	697a      	ldr	r2, [r7, #20]
 8005574:	4313      	orrs	r3, r2
 8005576:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800557c:	2b00      	cmp	r3, #0
 800557e:	d00e      	beq.n	800559e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005580:	6878      	ldr	r0, [r7, #4]
 8005582:	f000 f8df 	bl	8005744 <DMA_CheckFifoParam>
 8005586:	4603      	mov	r3, r0
 8005588:	2b00      	cmp	r3, #0
 800558a:	d008      	beq.n	800559e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2240      	movs	r2, #64	; 0x40
 8005590:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	2201      	movs	r2, #1
 8005596:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800559a:	2301      	movs	r3, #1
 800559c:	e016      	b.n	80055cc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	697a      	ldr	r2, [r7, #20]
 80055a4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80055a6:	6878      	ldr	r0, [r7, #4]
 80055a8:	f000 f896 	bl	80056d8 <DMA_CalcBaseAndBitshift>
 80055ac:	4603      	mov	r3, r0
 80055ae:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055b4:	223f      	movs	r2, #63	; 0x3f
 80055b6:	409a      	lsls	r2, r3
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2200      	movs	r2, #0
 80055c0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	2201      	movs	r2, #1
 80055c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80055ca:	2300      	movs	r3, #0
}
 80055cc:	4618      	mov	r0, r3
 80055ce:	3718      	adds	r7, #24
 80055d0:	46bd      	mov	sp, r7
 80055d2:	bd80      	pop	{r7, pc}
 80055d4:	f010803f 	.word	0xf010803f

080055d8 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80055d8:	b580      	push	{r7, lr}
 80055da:	b084      	sub	sp, #16
 80055dc:	af00      	add	r7, sp, #0
 80055de:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d101      	bne.n	80055ea <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80055e6:	2301      	movs	r3, #1
 80055e8:	e050      	b.n	800568c <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80055f0:	b2db      	uxtb	r3, r3
 80055f2:	2b02      	cmp	r3, #2
 80055f4:	d101      	bne.n	80055fa <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80055f6:	2302      	movs	r3, #2
 80055f8:	e048      	b.n	800568c <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	681a      	ldr	r2, [r3, #0]
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f022 0201 	bic.w	r2, r2, #1
 8005608:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	2200      	movs	r2, #0
 8005610:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	2200      	movs	r2, #0
 8005618:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	2200      	movs	r2, #0
 8005620:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	2200      	movs	r2, #0
 8005628:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	2200      	movs	r2, #0
 8005630:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	2221      	movs	r2, #33	; 0x21
 8005638:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800563a:	6878      	ldr	r0, [r7, #4]
 800563c:	f000 f84c 	bl	80056d8 <DMA_CalcBaseAndBitshift>
 8005640:	4603      	mov	r3, r0
 8005642:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005648:	223f      	movs	r2, #63	; 0x3f
 800564a:	409a      	lsls	r2, r3
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2200      	movs	r2, #0
 8005654:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	2200      	movs	r2, #0
 800565a:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2200      	movs	r2, #0
 8005660:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	2200      	movs	r2, #0
 8005666:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2200      	movs	r2, #0
 800566c:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;  
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	2200      	movs	r2, #0
 8005672:	651a      	str	r2, [r3, #80]	; 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	2200      	movs	r2, #0
 8005678:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	2200      	movs	r2, #0
 800567e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	2200      	movs	r2, #0
 8005686:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800568a:	2300      	movs	r3, #0
}
 800568c:	4618      	mov	r0, r3
 800568e:	3710      	adds	r7, #16
 8005690:	46bd      	mov	sp, r7
 8005692:	bd80      	pop	{r7, pc}

08005694 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005694:	b480      	push	{r7}
 8005696:	b083      	sub	sp, #12
 8005698:	af00      	add	r7, sp, #0
 800569a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80056a2:	b2db      	uxtb	r3, r3
 80056a4:	2b02      	cmp	r3, #2
 80056a6:	d004      	beq.n	80056b2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2280      	movs	r2, #128	; 0x80
 80056ac:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80056ae:	2301      	movs	r3, #1
 80056b0:	e00c      	b.n	80056cc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	2205      	movs	r2, #5
 80056b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	681a      	ldr	r2, [r3, #0]
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f022 0201 	bic.w	r2, r2, #1
 80056c8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80056ca:	2300      	movs	r3, #0
}
 80056cc:	4618      	mov	r0, r3
 80056ce:	370c      	adds	r7, #12
 80056d0:	46bd      	mov	sp, r7
 80056d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d6:	4770      	bx	lr

080056d8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80056d8:	b480      	push	{r7}
 80056da:	b085      	sub	sp, #20
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	b2db      	uxtb	r3, r3
 80056e6:	3b10      	subs	r3, #16
 80056e8:	4a13      	ldr	r2, [pc, #76]	; (8005738 <DMA_CalcBaseAndBitshift+0x60>)
 80056ea:	fba2 2303 	umull	r2, r3, r2, r3
 80056ee:	091b      	lsrs	r3, r3, #4
 80056f0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80056f2:	4a12      	ldr	r2, [pc, #72]	; (800573c <DMA_CalcBaseAndBitshift+0x64>)
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	4413      	add	r3, r2
 80056f8:	781b      	ldrb	r3, [r3, #0]
 80056fa:	461a      	mov	r2, r3
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	2b03      	cmp	r3, #3
 8005704:	d908      	bls.n	8005718 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	461a      	mov	r2, r3
 800570c:	4b0c      	ldr	r3, [pc, #48]	; (8005740 <DMA_CalcBaseAndBitshift+0x68>)
 800570e:	4013      	ands	r3, r2
 8005710:	1d1a      	adds	r2, r3, #4
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	659a      	str	r2, [r3, #88]	; 0x58
 8005716:	e006      	b.n	8005726 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	461a      	mov	r2, r3
 800571e:	4b08      	ldr	r3, [pc, #32]	; (8005740 <DMA_CalcBaseAndBitshift+0x68>)
 8005720:	4013      	ands	r3, r2
 8005722:	687a      	ldr	r2, [r7, #4]
 8005724:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800572a:	4618      	mov	r0, r3
 800572c:	3714      	adds	r7, #20
 800572e:	46bd      	mov	sp, r7
 8005730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005734:	4770      	bx	lr
 8005736:	bf00      	nop
 8005738:	aaaaaaab 	.word	0xaaaaaaab
 800573c:	0800fcb8 	.word	0x0800fcb8
 8005740:	fffffc00 	.word	0xfffffc00

08005744 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005744:	b480      	push	{r7}
 8005746:	b085      	sub	sp, #20
 8005748:	af00      	add	r7, sp, #0
 800574a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800574c:	2300      	movs	r3, #0
 800574e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005754:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	699b      	ldr	r3, [r3, #24]
 800575a:	2b00      	cmp	r3, #0
 800575c:	d11f      	bne.n	800579e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800575e:	68bb      	ldr	r3, [r7, #8]
 8005760:	2b03      	cmp	r3, #3
 8005762:	d855      	bhi.n	8005810 <DMA_CheckFifoParam+0xcc>
 8005764:	a201      	add	r2, pc, #4	; (adr r2, 800576c <DMA_CheckFifoParam+0x28>)
 8005766:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800576a:	bf00      	nop
 800576c:	0800577d 	.word	0x0800577d
 8005770:	0800578f 	.word	0x0800578f
 8005774:	0800577d 	.word	0x0800577d
 8005778:	08005811 	.word	0x08005811
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005780:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005784:	2b00      	cmp	r3, #0
 8005786:	d045      	beq.n	8005814 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8005788:	2301      	movs	r3, #1
 800578a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800578c:	e042      	b.n	8005814 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005792:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005796:	d13f      	bne.n	8005818 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8005798:	2301      	movs	r3, #1
 800579a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800579c:	e03c      	b.n	8005818 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	699b      	ldr	r3, [r3, #24]
 80057a2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80057a6:	d121      	bne.n	80057ec <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80057a8:	68bb      	ldr	r3, [r7, #8]
 80057aa:	2b03      	cmp	r3, #3
 80057ac:	d836      	bhi.n	800581c <DMA_CheckFifoParam+0xd8>
 80057ae:	a201      	add	r2, pc, #4	; (adr r2, 80057b4 <DMA_CheckFifoParam+0x70>)
 80057b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057b4:	080057c5 	.word	0x080057c5
 80057b8:	080057cb 	.word	0x080057cb
 80057bc:	080057c5 	.word	0x080057c5
 80057c0:	080057dd 	.word	0x080057dd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80057c4:	2301      	movs	r3, #1
 80057c6:	73fb      	strb	r3, [r7, #15]
      break;
 80057c8:	e02f      	b.n	800582a <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057ce:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d024      	beq.n	8005820 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80057d6:	2301      	movs	r3, #1
 80057d8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80057da:	e021      	b.n	8005820 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057e0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80057e4:	d11e      	bne.n	8005824 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80057e6:	2301      	movs	r3, #1
 80057e8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80057ea:	e01b      	b.n	8005824 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80057ec:	68bb      	ldr	r3, [r7, #8]
 80057ee:	2b02      	cmp	r3, #2
 80057f0:	d902      	bls.n	80057f8 <DMA_CheckFifoParam+0xb4>
 80057f2:	2b03      	cmp	r3, #3
 80057f4:	d003      	beq.n	80057fe <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80057f6:	e018      	b.n	800582a <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80057f8:	2301      	movs	r3, #1
 80057fa:	73fb      	strb	r3, [r7, #15]
      break;
 80057fc:	e015      	b.n	800582a <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005802:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005806:	2b00      	cmp	r3, #0
 8005808:	d00e      	beq.n	8005828 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800580a:	2301      	movs	r3, #1
 800580c:	73fb      	strb	r3, [r7, #15]
      break;
 800580e:	e00b      	b.n	8005828 <DMA_CheckFifoParam+0xe4>
      break;
 8005810:	bf00      	nop
 8005812:	e00a      	b.n	800582a <DMA_CheckFifoParam+0xe6>
      break;
 8005814:	bf00      	nop
 8005816:	e008      	b.n	800582a <DMA_CheckFifoParam+0xe6>
      break;
 8005818:	bf00      	nop
 800581a:	e006      	b.n	800582a <DMA_CheckFifoParam+0xe6>
      break;
 800581c:	bf00      	nop
 800581e:	e004      	b.n	800582a <DMA_CheckFifoParam+0xe6>
      break;
 8005820:	bf00      	nop
 8005822:	e002      	b.n	800582a <DMA_CheckFifoParam+0xe6>
      break;   
 8005824:	bf00      	nop
 8005826:	e000      	b.n	800582a <DMA_CheckFifoParam+0xe6>
      break;
 8005828:	bf00      	nop
    }
  } 
  
  return status; 
 800582a:	7bfb      	ldrb	r3, [r7, #15]
}
 800582c:	4618      	mov	r0, r3
 800582e:	3714      	adds	r7, #20
 8005830:	46bd      	mov	sp, r7
 8005832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005836:	4770      	bx	lr

08005838 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8005838:	b580      	push	{r7, lr}
 800583a:	b082      	sub	sp, #8
 800583c:	af00      	add	r7, sp, #0
 800583e:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if(hdma2d == NULL)
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2b00      	cmp	r3, #0
 8005844:	d101      	bne.n	800584a <HAL_DMA2D_Init+0x12>
  {
     return HAL_ERROR;
 8005846:	2301      	movs	r3, #1
 8005848:	e039      	b.n	80058be <HAL_DMA2D_Init+0x86>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if(hdma2d->State == HAL_DMA2D_STATE_RESET)
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005850:	b2db      	uxtb	r3, r3
 8005852:	2b00      	cmp	r3, #0
 8005854:	d106      	bne.n	8005864 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	2200      	movs	r2, #0
 800585a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 800585e:	6878      	ldr	r0, [r7, #4]
 8005860:	f7fe fb1c 	bl	8003e9c <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2202      	movs	r2, #2
 8005868:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	685a      	ldr	r2, [r3, #4]
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	430a      	orrs	r2, r1
 8005880:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005888:	f023 0107 	bic.w	r1, r3, #7
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	689a      	ldr	r2, [r3, #8]
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	430a      	orrs	r2, r1
 8005896:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800589e:	4b0a      	ldr	r3, [pc, #40]	; (80058c8 <HAL_DMA2D_Init+0x90>)
 80058a0:	4013      	ands	r3, r2
 80058a2:	687a      	ldr	r2, [r7, #4]
 80058a4:	68d1      	ldr	r1, [r2, #12]
 80058a6:	687a      	ldr	r2, [r7, #4]
 80058a8:	6812      	ldr	r2, [r2, #0]
 80058aa:	430b      	orrs	r3, r1
 80058ac:	6413      	str	r3, [r2, #64]	; 0x40
  MODIFY_REG(hdma2d->Instance->OPFCCR,(DMA2D_OPFCCR_AI|DMA2D_OPFCCR_RBS), ((hdma2d->Init.AlphaInverted << DMA2D_OPFCCR_AI_Pos) | (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	2200      	movs	r2, #0
 80058b2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2201      	movs	r2, #1
 80058b8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 80058bc:	2300      	movs	r3, #0
}
 80058be:	4618      	mov	r0, r3
 80058c0:	3708      	adds	r7, #8
 80058c2:	46bd      	mov	sp, r7
 80058c4:	bd80      	pop	{r7, pc}
 80058c6:	bf00      	nop
 80058c8:	ffffc000 	.word	0xffffc000

080058cc <HAL_DMA2D_Start>:
  * @param  Width      The width of data to be transferred from source to destination (expressed in number of pixels per line).
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,  uint32_t Height)
{
 80058cc:	b580      	push	{r7, lr}
 80058ce:	b086      	sub	sp, #24
 80058d0:	af02      	add	r7, sp, #8
 80058d2:	60f8      	str	r0, [r7, #12]
 80058d4:	60b9      	str	r1, [r7, #8]
 80058d6:	607a      	str	r2, [r7, #4]
 80058d8:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80058e0:	2b01      	cmp	r3, #1
 80058e2:	d101      	bne.n	80058e8 <HAL_DMA2D_Start+0x1c>
 80058e4:	2302      	movs	r3, #2
 80058e6:	e018      	b.n	800591a <HAL_DMA2D_Start+0x4e>
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	2201      	movs	r2, #1
 80058ec:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	2202      	movs	r2, #2
 80058f4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 80058f8:	69bb      	ldr	r3, [r7, #24]
 80058fa:	9300      	str	r3, [sp, #0]
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	687a      	ldr	r2, [r7, #4]
 8005900:	68b9      	ldr	r1, [r7, #8]
 8005902:	68f8      	ldr	r0, [r7, #12]
 8005904:	f000 f988 	bl	8005c18 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	681a      	ldr	r2, [r3, #0]
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f042 0201 	orr.w	r2, r2, #1
 8005916:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8005918:	2300      	movs	r3, #0
}
 800591a:	4618      	mov	r0, r3
 800591c:	3710      	adds	r7, #16
 800591e:	46bd      	mov	sp, r7
 8005920:	bd80      	pop	{r7, pc}

08005922 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8005922:	b580      	push	{r7, lr}
 8005924:	b086      	sub	sp, #24
 8005926:	af00      	add	r7, sp, #0
 8005928:	6078      	str	r0, [r7, #4]
 800592a:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 800592c:	2300      	movs	r3, #0
 800592e:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f003 0301 	and.w	r3, r3, #1
 800593a:	2b00      	cmp	r3, #0
 800593c:	d056      	beq.n	80059ec <HAL_DMA2D_PollForTransfer+0xca>
  {
   /* Get tick */
   tickstart = HAL_GetTick();
 800593e:	f7fe ffe5 	bl	800490c <HAL_GetTick>
 8005942:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8005944:	e04b      	b.n	80059de <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	685b      	ldr	r3, [r3, #4]
 800594c:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8005954:	2b00      	cmp	r3, #0
 8005956:	d023      	beq.n	80059a0 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	f003 0320 	and.w	r3, r3, #32
 800595e:	2b00      	cmp	r3, #0
 8005960:	d005      	beq.n	800596e <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005966:	f043 0202 	orr.w	r2, r3, #2
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	f003 0301 	and.w	r3, r3, #1
 8005974:	2b00      	cmp	r3, #0
 8005976:	d005      	beq.n	8005984 <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800597c:	f043 0201 	orr.w	r2, r3, #1
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	2221      	movs	r2, #33	; 0x21
 800598a:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2204      	movs	r2, #4
 8005990:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2200      	movs	r2, #0
 8005998:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 800599c:	2301      	movs	r3, #1
 800599e:	e0a5      	b.n	8005aec <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 80059a0:	683b      	ldr	r3, [r7, #0]
 80059a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059a6:	d01a      	beq.n	80059de <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 80059a8:	f7fe ffb0 	bl	800490c <HAL_GetTick>
 80059ac:	4602      	mov	r2, r0
 80059ae:	697b      	ldr	r3, [r7, #20]
 80059b0:	1ad3      	subs	r3, r2, r3
 80059b2:	683a      	ldr	r2, [r7, #0]
 80059b4:	429a      	cmp	r2, r3
 80059b6:	d302      	bcc.n	80059be <HAL_DMA2D_PollForTransfer+0x9c>
 80059b8:	683b      	ldr	r3, [r7, #0]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d10f      	bne.n	80059de <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059c2:	f043 0220 	orr.w	r2, r3, #32
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2203      	movs	r2, #3
 80059ce:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	2200      	movs	r2, #0
 80059d6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 80059da:	2303      	movs	r3, #3
 80059dc:	e086      	b.n	8005aec <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	685b      	ldr	r3, [r3, #4]
 80059e4:	f003 0302 	and.w	r3, r3, #2
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d0ac      	beq.n	8005946 <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	69db      	ldr	r3, [r3, #28]
 80059f2:	f003 0320 	and.w	r3, r3, #32
 80059f6:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059fe:	f003 0320 	and.w	r3, r3, #32
 8005a02:	693a      	ldr	r2, [r7, #16]
 8005a04:	4313      	orrs	r3, r2
 8005a06:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 8005a08:	693b      	ldr	r3, [r7, #16]
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d061      	beq.n	8005ad2 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8005a0e:	f7fe ff7d 	bl	800490c <HAL_GetTick>
 8005a12:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8005a14:	e056      	b.n	8005ac4 <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	685b      	ldr	r3, [r3, #4]
 8005a1c:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE|DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	f003 0329 	and.w	r3, r3, #41	; 0x29
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d02e      	beq.n	8005a86 <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	f003 0308 	and.w	r3, r3, #8
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d005      	beq.n	8005a3e <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a36:	f043 0204 	orr.w	r2, r3, #4
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	f003 0320 	and.w	r3, r3, #32
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d005      	beq.n	8005a54 <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a4c:	f043 0202 	orr.w	r2, r3, #2
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	f003 0301 	and.w	r3, r3, #1
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d005      	beq.n	8005a6a <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a62:	f043 0201 	orr.w	r2, r3, #1
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	2229      	movs	r2, #41	; 0x29
 8005a70:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State= HAL_DMA2D_STATE_ERROR;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	2204      	movs	r2, #4
 8005a76:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8005a82:	2301      	movs	r3, #1
 8005a84:	e032      	b.n	8005aec <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8005a86:	683b      	ldr	r3, [r7, #0]
 8005a88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a8c:	d01a      	beq.n	8005ac4 <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 8005a8e:	f7fe ff3d 	bl	800490c <HAL_GetTick>
 8005a92:	4602      	mov	r2, r0
 8005a94:	697b      	ldr	r3, [r7, #20]
 8005a96:	1ad3      	subs	r3, r2, r3
 8005a98:	683a      	ldr	r2, [r7, #0]
 8005a9a:	429a      	cmp	r2, r3
 8005a9c:	d302      	bcc.n	8005aa4 <HAL_DMA2D_PollForTransfer+0x182>
 8005a9e:	683b      	ldr	r3, [r7, #0]
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d10f      	bne.n	8005ac4 <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005aa8:	f043 0220 	orr.w	r2, r3, #32
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State= HAL_DMA2D_STATE_TIMEOUT;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2203      	movs	r2, #3
 8005ab4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	2200      	movs	r2, #0
 8005abc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8005ac0:	2303      	movs	r3, #3
 8005ac2:	e013      	b.n	8005aec <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	685b      	ldr	r3, [r3, #4]
 8005aca:	f003 0310 	and.w	r3, r3, #16
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d0a1      	beq.n	8005a16 <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC|DMA2D_FLAG_CTC);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	2212      	movs	r2, #18
 8005ad8:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	2201      	movs	r2, #1
 8005ade:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8005aea:	2300      	movs	r3, #0
}
 8005aec:	4618      	mov	r0, r3
 8005aee:	3718      	adds	r7, #24
 8005af0:	46bd      	mov	sp, r7
 8005af2:	bd80      	pop	{r7, pc}

08005af4 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8005af4:	b480      	push	{r7}
 8005af6:	b087      	sub	sp, #28
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	6078      	str	r0, [r7, #4]
 8005afc:	6039      	str	r1, [r7, #0]
  uint32_t regMask, regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if(hdma2d->Init.Mode != DMA2D_R2M)
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	685b      	ldr	r3, [r3, #4]
 8005b02:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005b0c:	2b01      	cmp	r3, #1
 8005b0e:	d101      	bne.n	8005b14 <HAL_DMA2D_ConfigLayer+0x20>
 8005b10:	2302      	movs	r3, #2
 8005b12:	e079      	b.n	8005c08 <HAL_DMA2D_ConfigLayer+0x114>
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	2201      	movs	r2, #1
 8005b18:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	2202      	movs	r2, #2
 8005b20:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8005b24:	683b      	ldr	r3, [r7, #0]
 8005b26:	011b      	lsls	r3, r3, #4
 8005b28:	3318      	adds	r3, #24
 8005b2a:	687a      	ldr	r2, [r7, #4]
 8005b2c:	4413      	add	r3, r2
 8005b2e:	613b      	str	r3, [r7, #16]
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) |\
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
#else
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8005b30:	693b      	ldr	r3, [r7, #16]
 8005b32:	685a      	ldr	r2, [r3, #4]
 8005b34:	693b      	ldr	r3, [r7, #16]
 8005b36:	689b      	ldr	r3, [r3, #8]
 8005b38:	041b      	lsls	r3, r3, #16
 8005b3a:	4313      	orrs	r3, r2
 8005b3c:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8005b3e:	4b35      	ldr	r3, [pc, #212]	; (8005c14 <HAL_DMA2D_ConfigLayer+0x120>)
 8005b40:	60fb      	str	r3, [r7, #12]
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8005b42:	693b      	ldr	r3, [r7, #16]
 8005b44:	685b      	ldr	r3, [r3, #4]
 8005b46:	2b0a      	cmp	r3, #10
 8005b48:	d003      	beq.n	8005b52 <HAL_DMA2D_ConfigLayer+0x5e>
 8005b4a:	693b      	ldr	r3, [r7, #16]
 8005b4c:	685b      	ldr	r3, [r3, #4]
 8005b4e:	2b09      	cmp	r3, #9
 8005b50:	d107      	bne.n	8005b62 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8005b52:	693b      	ldr	r3, [r7, #16]
 8005b54:	68db      	ldr	r3, [r3, #12]
 8005b56:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8005b5a:	697a      	ldr	r2, [r7, #20]
 8005b5c:	4313      	orrs	r3, r2
 8005b5e:	617b      	str	r3, [r7, #20]
 8005b60:	e005      	b.n	8005b6e <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |=  (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8005b62:	693b      	ldr	r3, [r7, #16]
 8005b64:	68db      	ldr	r3, [r3, #12]
 8005b66:	061b      	lsls	r3, r3, #24
 8005b68:	697a      	ldr	r2, [r7, #20]
 8005b6a:	4313      	orrs	r3, r2
 8005b6c:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if(LayerIdx == DMA2D_BACKGROUND_LAYER)
 8005b6e:	683b      	ldr	r3, [r7, #0]
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d120      	bne.n	8005bb6 <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	43db      	mvns	r3, r3
 8005b7e:	ea02 0103 	and.w	r1, r2, r3
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	697a      	ldr	r2, [r7, #20]
 8005b88:	430a      	orrs	r2, r1
 8005b8a:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	693a      	ldr	r2, [r7, #16]
 8005b92:	6812      	ldr	r2, [r2, #0]
 8005b94:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8005b96:	693b      	ldr	r3, [r7, #16]
 8005b98:	685b      	ldr	r3, [r3, #4]
 8005b9a:	2b0a      	cmp	r3, #10
 8005b9c:	d003      	beq.n	8005ba6 <HAL_DMA2D_ConfigLayer+0xb2>
 8005b9e:	693b      	ldr	r3, [r7, #16]
 8005ba0:	685b      	ldr	r3, [r3, #4]
 8005ba2:	2b09      	cmp	r3, #9
 8005ba4:	d127      	bne.n	8005bf6 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE|DMA2D_BGCOLR_GREEN|DMA2D_BGCOLR_RED));
 8005ba6:	693b      	ldr	r3, [r7, #16]
 8005ba8:	68da      	ldr	r2, [r3, #12]
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8005bb2:	629a      	str	r2, [r3, #40]	; 0x28
 8005bb4:	e01f      	b.n	8005bf6 <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


     /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	69da      	ldr	r2, [r3, #28]
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	43db      	mvns	r3, r3
 8005bc0:	ea02 0103 	and.w	r1, r2, r3
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	697a      	ldr	r2, [r7, #20]
 8005bca:	430a      	orrs	r2, r1
 8005bcc:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	693a      	ldr	r2, [r7, #16]
 8005bd4:	6812      	ldr	r2, [r2, #0]
 8005bd6:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8005bd8:	693b      	ldr	r3, [r7, #16]
 8005bda:	685b      	ldr	r3, [r3, #4]
 8005bdc:	2b0a      	cmp	r3, #10
 8005bde:	d003      	beq.n	8005be8 <HAL_DMA2D_ConfigLayer+0xf4>
 8005be0:	693b      	ldr	r3, [r7, #16]
 8005be2:	685b      	ldr	r3, [r3, #4]
 8005be4:	2b09      	cmp	r3, #9
 8005be6:	d106      	bne.n	8005bf6 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE|DMA2D_FGCOLR_GREEN|DMA2D_FGCOLR_RED));
 8005be8:	693b      	ldr	r3, [r7, #16]
 8005bea:	68da      	ldr	r2, [r3, #12]
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8005bf4:	621a      	str	r2, [r3, #32]
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	2201      	movs	r2, #1
 8005bfa:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	2200      	movs	r2, #0
 8005c02:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8005c06:	2300      	movs	r3, #0
}
 8005c08:	4618      	mov	r0, r3
 8005c0a:	371c      	adds	r7, #28
 8005c0c:	46bd      	mov	sp, r7
 8005c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c12:	4770      	bx	lr
 8005c14:	ff03000f 	.word	0xff03000f

08005c18 <DMA2D_SetConfig>:
  * @param  Width      The width of data to be transferred from source to destination.
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width, uint32_t Height)
{
 8005c18:	b480      	push	{r7}
 8005c1a:	b08b      	sub	sp, #44	; 0x2c
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	60f8      	str	r0, [r7, #12]
 8005c20:	60b9      	str	r1, [r7, #8]
 8005c22:	607a      	str	r2, [r7, #4]
 8005c24:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL|DMA2D_NLR_PL), (Height| (Width << DMA2D_NLR_PL_Pos)));
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c2c:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8005c30:	683b      	ldr	r3, [r7, #0]
 8005c32:	041a      	lsls	r2, r3, #16
 8005c34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c36:	431a      	orrs	r2, r3
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	430a      	orrs	r2, r1
 8005c3e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	687a      	ldr	r2, [r7, #4]
 8005c46:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	685b      	ldr	r3, [r3, #4]
 8005c4c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005c50:	d174      	bne.n	8005d3c <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 8005c52:	68bb      	ldr	r3, [r7, #8]
 8005c54:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8005c58:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8005c5a:	68bb      	ldr	r3, [r7, #8]
 8005c5c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005c60:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8005c62:	68bb      	ldr	r3, [r7, #8]
 8005c64:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8005c68:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8005c6a:	68bb      	ldr	r3, [r7, #8]
 8005c6c:	b2db      	uxtb	r3, r3
 8005c6e:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	689b      	ldr	r3, [r3, #8]
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d108      	bne.n	8005c8a <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1| tmp4);
 8005c78:	69ba      	ldr	r2, [r7, #24]
 8005c7a:	69fb      	ldr	r3, [r7, #28]
 8005c7c:	431a      	orrs	r2, r3
 8005c7e:	6a3b      	ldr	r3, [r7, #32]
 8005c80:	4313      	orrs	r3, r2
 8005c82:	697a      	ldr	r2, [r7, #20]
 8005c84:	4313      	orrs	r3, r2
 8005c86:	627b      	str	r3, [r7, #36]	; 0x24
 8005c88:	e053      	b.n	8005d32 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	689b      	ldr	r3, [r3, #8]
 8005c8e:	2b01      	cmp	r3, #1
 8005c90:	d106      	bne.n	8005ca0 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 8005c92:	69ba      	ldr	r2, [r7, #24]
 8005c94:	69fb      	ldr	r3, [r7, #28]
 8005c96:	4313      	orrs	r3, r2
 8005c98:	697a      	ldr	r2, [r7, #20]
 8005c9a:	4313      	orrs	r3, r2
 8005c9c:	627b      	str	r3, [r7, #36]	; 0x24
 8005c9e:	e048      	b.n	8005d32 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	689b      	ldr	r3, [r3, #8]
 8005ca4:	2b02      	cmp	r3, #2
 8005ca6:	d111      	bne.n	8005ccc <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8005ca8:	69fb      	ldr	r3, [r7, #28]
 8005caa:	0cdb      	lsrs	r3, r3, #19
 8005cac:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 8005cae:	69bb      	ldr	r3, [r7, #24]
 8005cb0:	0a9b      	lsrs	r3, r3, #10
 8005cb2:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 8005cb4:	697b      	ldr	r3, [r7, #20]
 8005cb6:	08db      	lsrs	r3, r3, #3
 8005cb8:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8005cba:	69bb      	ldr	r3, [r7, #24]
 8005cbc:	015a      	lsls	r2, r3, #5
 8005cbe:	69fb      	ldr	r3, [r7, #28]
 8005cc0:	02db      	lsls	r3, r3, #11
 8005cc2:	4313      	orrs	r3, r2
 8005cc4:	697a      	ldr	r2, [r7, #20]
 8005cc6:	4313      	orrs	r3, r2
 8005cc8:	627b      	str	r3, [r7, #36]	; 0x24
 8005cca:	e032      	b.n	8005d32 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	689b      	ldr	r3, [r3, #8]
 8005cd0:	2b03      	cmp	r3, #3
 8005cd2:	d117      	bne.n	8005d04 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8005cd4:	6a3b      	ldr	r3, [r7, #32]
 8005cd6:	0fdb      	lsrs	r3, r3, #31
 8005cd8:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 8005cda:	69fb      	ldr	r3, [r7, #28]
 8005cdc:	0cdb      	lsrs	r3, r3, #19
 8005cde:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8005ce0:	69bb      	ldr	r3, [r7, #24]
 8005ce2:	0adb      	lsrs	r3, r3, #11
 8005ce4:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 8005ce6:	697b      	ldr	r3, [r7, #20]
 8005ce8:	08db      	lsrs	r3, r3, #3
 8005cea:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8005cec:	69bb      	ldr	r3, [r7, #24]
 8005cee:	015a      	lsls	r2, r3, #5
 8005cf0:	69fb      	ldr	r3, [r7, #28]
 8005cf2:	029b      	lsls	r3, r3, #10
 8005cf4:	431a      	orrs	r2, r3
 8005cf6:	6a3b      	ldr	r3, [r7, #32]
 8005cf8:	03db      	lsls	r3, r3, #15
 8005cfa:	4313      	orrs	r3, r2
 8005cfc:	697a      	ldr	r2, [r7, #20]
 8005cfe:	4313      	orrs	r3, r2
 8005d00:	627b      	str	r3, [r7, #36]	; 0x24
 8005d02:	e016      	b.n	8005d32 <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 8005d04:	6a3b      	ldr	r3, [r7, #32]
 8005d06:	0f1b      	lsrs	r3, r3, #28
 8005d08:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 8005d0a:	69fb      	ldr	r3, [r7, #28]
 8005d0c:	0d1b      	lsrs	r3, r3, #20
 8005d0e:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8005d10:	69bb      	ldr	r3, [r7, #24]
 8005d12:	0b1b      	lsrs	r3, r3, #12
 8005d14:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U );
 8005d16:	697b      	ldr	r3, [r7, #20]
 8005d18:	091b      	lsrs	r3, r3, #4
 8005d1a:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8005d1c:	69bb      	ldr	r3, [r7, #24]
 8005d1e:	011a      	lsls	r2, r3, #4
 8005d20:	69fb      	ldr	r3, [r7, #28]
 8005d22:	021b      	lsls	r3, r3, #8
 8005d24:	431a      	orrs	r2, r3
 8005d26:	6a3b      	ldr	r3, [r7, #32]
 8005d28:	031b      	lsls	r3, r3, #12
 8005d2a:	4313      	orrs	r3, r2
 8005d2c:	697a      	ldr	r2, [r7, #20]
 8005d2e:	4313      	orrs	r3, r2
 8005d30:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d38:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8005d3a:	e003      	b.n	8005d44 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	68ba      	ldr	r2, [r7, #8]
 8005d42:	60da      	str	r2, [r3, #12]
}
 8005d44:	bf00      	nop
 8005d46:	372c      	adds	r7, #44	; 0x2c
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d4e:	4770      	bx	lr

08005d50 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005d50:	b480      	push	{r7}
 8005d52:	b089      	sub	sp, #36	; 0x24
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	6078      	str	r0, [r7, #4]
 8005d58:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8005d5a:	2300      	movs	r3, #0
 8005d5c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8005d5e:	2300      	movs	r3, #0
 8005d60:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8005d62:	2300      	movs	r3, #0
 8005d64:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8005d66:	2300      	movs	r3, #0
 8005d68:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	61fb      	str	r3, [r7, #28]
 8005d6e:	e175      	b.n	800605c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8005d70:	2201      	movs	r2, #1
 8005d72:	69fb      	ldr	r3, [r7, #28]
 8005d74:	fa02 f303 	lsl.w	r3, r2, r3
 8005d78:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005d7a:	683b      	ldr	r3, [r7, #0]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	697a      	ldr	r2, [r7, #20]
 8005d80:	4013      	ands	r3, r2
 8005d82:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005d84:	693a      	ldr	r2, [r7, #16]
 8005d86:	697b      	ldr	r3, [r7, #20]
 8005d88:	429a      	cmp	r2, r3
 8005d8a:	f040 8164 	bne.w	8006056 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005d8e:	683b      	ldr	r3, [r7, #0]
 8005d90:	685b      	ldr	r3, [r3, #4]
 8005d92:	2b01      	cmp	r3, #1
 8005d94:	d00b      	beq.n	8005dae <HAL_GPIO_Init+0x5e>
 8005d96:	683b      	ldr	r3, [r7, #0]
 8005d98:	685b      	ldr	r3, [r3, #4]
 8005d9a:	2b02      	cmp	r3, #2
 8005d9c:	d007      	beq.n	8005dae <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005d9e:	683b      	ldr	r3, [r7, #0]
 8005da0:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005da2:	2b11      	cmp	r3, #17
 8005da4:	d003      	beq.n	8005dae <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005da6:	683b      	ldr	r3, [r7, #0]
 8005da8:	685b      	ldr	r3, [r3, #4]
 8005daa:	2b12      	cmp	r3, #18
 8005dac:	d130      	bne.n	8005e10 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	689b      	ldr	r3, [r3, #8]
 8005db2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8005db4:	69fb      	ldr	r3, [r7, #28]
 8005db6:	005b      	lsls	r3, r3, #1
 8005db8:	2203      	movs	r2, #3
 8005dba:	fa02 f303 	lsl.w	r3, r2, r3
 8005dbe:	43db      	mvns	r3, r3
 8005dc0:	69ba      	ldr	r2, [r7, #24]
 8005dc2:	4013      	ands	r3, r2
 8005dc4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	68da      	ldr	r2, [r3, #12]
 8005dca:	69fb      	ldr	r3, [r7, #28]
 8005dcc:	005b      	lsls	r3, r3, #1
 8005dce:	fa02 f303 	lsl.w	r3, r2, r3
 8005dd2:	69ba      	ldr	r2, [r7, #24]
 8005dd4:	4313      	orrs	r3, r2
 8005dd6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	69ba      	ldr	r2, [r7, #24]
 8005ddc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	685b      	ldr	r3, [r3, #4]
 8005de2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005de4:	2201      	movs	r2, #1
 8005de6:	69fb      	ldr	r3, [r7, #28]
 8005de8:	fa02 f303 	lsl.w	r3, r2, r3
 8005dec:	43db      	mvns	r3, r3
 8005dee:	69ba      	ldr	r2, [r7, #24]
 8005df0:	4013      	ands	r3, r2
 8005df2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8005df4:	683b      	ldr	r3, [r7, #0]
 8005df6:	685b      	ldr	r3, [r3, #4]
 8005df8:	091b      	lsrs	r3, r3, #4
 8005dfa:	f003 0201 	and.w	r2, r3, #1
 8005dfe:	69fb      	ldr	r3, [r7, #28]
 8005e00:	fa02 f303 	lsl.w	r3, r2, r3
 8005e04:	69ba      	ldr	r2, [r7, #24]
 8005e06:	4313      	orrs	r3, r2
 8005e08:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	69ba      	ldr	r2, [r7, #24]
 8005e0e:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	68db      	ldr	r3, [r3, #12]
 8005e14:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8005e16:	69fb      	ldr	r3, [r7, #28]
 8005e18:	005b      	lsls	r3, r3, #1
 8005e1a:	2203      	movs	r2, #3
 8005e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8005e20:	43db      	mvns	r3, r3
 8005e22:	69ba      	ldr	r2, [r7, #24]
 8005e24:	4013      	ands	r3, r2
 8005e26:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8005e28:	683b      	ldr	r3, [r7, #0]
 8005e2a:	689a      	ldr	r2, [r3, #8]
 8005e2c:	69fb      	ldr	r3, [r7, #28]
 8005e2e:	005b      	lsls	r3, r3, #1
 8005e30:	fa02 f303 	lsl.w	r3, r2, r3
 8005e34:	69ba      	ldr	r2, [r7, #24]
 8005e36:	4313      	orrs	r3, r2
 8005e38:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	69ba      	ldr	r2, [r7, #24]
 8005e3e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005e40:	683b      	ldr	r3, [r7, #0]
 8005e42:	685b      	ldr	r3, [r3, #4]
 8005e44:	2b02      	cmp	r3, #2
 8005e46:	d003      	beq.n	8005e50 <HAL_GPIO_Init+0x100>
 8005e48:	683b      	ldr	r3, [r7, #0]
 8005e4a:	685b      	ldr	r3, [r3, #4]
 8005e4c:	2b12      	cmp	r3, #18
 8005e4e:	d123      	bne.n	8005e98 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8005e50:	69fb      	ldr	r3, [r7, #28]
 8005e52:	08da      	lsrs	r2, r3, #3
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	3208      	adds	r2, #8
 8005e58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e5c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8005e5e:	69fb      	ldr	r3, [r7, #28]
 8005e60:	f003 0307 	and.w	r3, r3, #7
 8005e64:	009b      	lsls	r3, r3, #2
 8005e66:	220f      	movs	r2, #15
 8005e68:	fa02 f303 	lsl.w	r3, r2, r3
 8005e6c:	43db      	mvns	r3, r3
 8005e6e:	69ba      	ldr	r2, [r7, #24]
 8005e70:	4013      	ands	r3, r2
 8005e72:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8005e74:	683b      	ldr	r3, [r7, #0]
 8005e76:	691a      	ldr	r2, [r3, #16]
 8005e78:	69fb      	ldr	r3, [r7, #28]
 8005e7a:	f003 0307 	and.w	r3, r3, #7
 8005e7e:	009b      	lsls	r3, r3, #2
 8005e80:	fa02 f303 	lsl.w	r3, r2, r3
 8005e84:	69ba      	ldr	r2, [r7, #24]
 8005e86:	4313      	orrs	r3, r2
 8005e88:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8005e8a:	69fb      	ldr	r3, [r7, #28]
 8005e8c:	08da      	lsrs	r2, r3, #3
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	3208      	adds	r2, #8
 8005e92:	69b9      	ldr	r1, [r7, #24]
 8005e94:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8005e9e:	69fb      	ldr	r3, [r7, #28]
 8005ea0:	005b      	lsls	r3, r3, #1
 8005ea2:	2203      	movs	r2, #3
 8005ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ea8:	43db      	mvns	r3, r3
 8005eaa:	69ba      	ldr	r2, [r7, #24]
 8005eac:	4013      	ands	r3, r2
 8005eae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8005eb0:	683b      	ldr	r3, [r7, #0]
 8005eb2:	685b      	ldr	r3, [r3, #4]
 8005eb4:	f003 0203 	and.w	r2, r3, #3
 8005eb8:	69fb      	ldr	r3, [r7, #28]
 8005eba:	005b      	lsls	r3, r3, #1
 8005ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8005ec0:	69ba      	ldr	r2, [r7, #24]
 8005ec2:	4313      	orrs	r3, r2
 8005ec4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	69ba      	ldr	r2, [r7, #24]
 8005eca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005ecc:	683b      	ldr	r3, [r7, #0]
 8005ece:	685b      	ldr	r3, [r3, #4]
 8005ed0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	f000 80be 	beq.w	8006056 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005eda:	4b65      	ldr	r3, [pc, #404]	; (8006070 <HAL_GPIO_Init+0x320>)
 8005edc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ede:	4a64      	ldr	r2, [pc, #400]	; (8006070 <HAL_GPIO_Init+0x320>)
 8005ee0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005ee4:	6453      	str	r3, [r2, #68]	; 0x44
 8005ee6:	4b62      	ldr	r3, [pc, #392]	; (8006070 <HAL_GPIO_Init+0x320>)
 8005ee8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005eea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005eee:	60fb      	str	r3, [r7, #12]
 8005ef0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8005ef2:	4a60      	ldr	r2, [pc, #384]	; (8006074 <HAL_GPIO_Init+0x324>)
 8005ef4:	69fb      	ldr	r3, [r7, #28]
 8005ef6:	089b      	lsrs	r3, r3, #2
 8005ef8:	3302      	adds	r3, #2
 8005efa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005efe:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8005f00:	69fb      	ldr	r3, [r7, #28]
 8005f02:	f003 0303 	and.w	r3, r3, #3
 8005f06:	009b      	lsls	r3, r3, #2
 8005f08:	220f      	movs	r2, #15
 8005f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8005f0e:	43db      	mvns	r3, r3
 8005f10:	69ba      	ldr	r2, [r7, #24]
 8005f12:	4013      	ands	r3, r2
 8005f14:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	4a57      	ldr	r2, [pc, #348]	; (8006078 <HAL_GPIO_Init+0x328>)
 8005f1a:	4293      	cmp	r3, r2
 8005f1c:	d037      	beq.n	8005f8e <HAL_GPIO_Init+0x23e>
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	4a56      	ldr	r2, [pc, #344]	; (800607c <HAL_GPIO_Init+0x32c>)
 8005f22:	4293      	cmp	r3, r2
 8005f24:	d031      	beq.n	8005f8a <HAL_GPIO_Init+0x23a>
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	4a55      	ldr	r2, [pc, #340]	; (8006080 <HAL_GPIO_Init+0x330>)
 8005f2a:	4293      	cmp	r3, r2
 8005f2c:	d02b      	beq.n	8005f86 <HAL_GPIO_Init+0x236>
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	4a54      	ldr	r2, [pc, #336]	; (8006084 <HAL_GPIO_Init+0x334>)
 8005f32:	4293      	cmp	r3, r2
 8005f34:	d025      	beq.n	8005f82 <HAL_GPIO_Init+0x232>
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	4a53      	ldr	r2, [pc, #332]	; (8006088 <HAL_GPIO_Init+0x338>)
 8005f3a:	4293      	cmp	r3, r2
 8005f3c:	d01f      	beq.n	8005f7e <HAL_GPIO_Init+0x22e>
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	4a52      	ldr	r2, [pc, #328]	; (800608c <HAL_GPIO_Init+0x33c>)
 8005f42:	4293      	cmp	r3, r2
 8005f44:	d019      	beq.n	8005f7a <HAL_GPIO_Init+0x22a>
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	4a51      	ldr	r2, [pc, #324]	; (8006090 <HAL_GPIO_Init+0x340>)
 8005f4a:	4293      	cmp	r3, r2
 8005f4c:	d013      	beq.n	8005f76 <HAL_GPIO_Init+0x226>
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	4a50      	ldr	r2, [pc, #320]	; (8006094 <HAL_GPIO_Init+0x344>)
 8005f52:	4293      	cmp	r3, r2
 8005f54:	d00d      	beq.n	8005f72 <HAL_GPIO_Init+0x222>
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	4a4f      	ldr	r2, [pc, #316]	; (8006098 <HAL_GPIO_Init+0x348>)
 8005f5a:	4293      	cmp	r3, r2
 8005f5c:	d007      	beq.n	8005f6e <HAL_GPIO_Init+0x21e>
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	4a4e      	ldr	r2, [pc, #312]	; (800609c <HAL_GPIO_Init+0x34c>)
 8005f62:	4293      	cmp	r3, r2
 8005f64:	d101      	bne.n	8005f6a <HAL_GPIO_Init+0x21a>
 8005f66:	2309      	movs	r3, #9
 8005f68:	e012      	b.n	8005f90 <HAL_GPIO_Init+0x240>
 8005f6a:	230a      	movs	r3, #10
 8005f6c:	e010      	b.n	8005f90 <HAL_GPIO_Init+0x240>
 8005f6e:	2308      	movs	r3, #8
 8005f70:	e00e      	b.n	8005f90 <HAL_GPIO_Init+0x240>
 8005f72:	2307      	movs	r3, #7
 8005f74:	e00c      	b.n	8005f90 <HAL_GPIO_Init+0x240>
 8005f76:	2306      	movs	r3, #6
 8005f78:	e00a      	b.n	8005f90 <HAL_GPIO_Init+0x240>
 8005f7a:	2305      	movs	r3, #5
 8005f7c:	e008      	b.n	8005f90 <HAL_GPIO_Init+0x240>
 8005f7e:	2304      	movs	r3, #4
 8005f80:	e006      	b.n	8005f90 <HAL_GPIO_Init+0x240>
 8005f82:	2303      	movs	r3, #3
 8005f84:	e004      	b.n	8005f90 <HAL_GPIO_Init+0x240>
 8005f86:	2302      	movs	r3, #2
 8005f88:	e002      	b.n	8005f90 <HAL_GPIO_Init+0x240>
 8005f8a:	2301      	movs	r3, #1
 8005f8c:	e000      	b.n	8005f90 <HAL_GPIO_Init+0x240>
 8005f8e:	2300      	movs	r3, #0
 8005f90:	69fa      	ldr	r2, [r7, #28]
 8005f92:	f002 0203 	and.w	r2, r2, #3
 8005f96:	0092      	lsls	r2, r2, #2
 8005f98:	4093      	lsls	r3, r2
 8005f9a:	69ba      	ldr	r2, [r7, #24]
 8005f9c:	4313      	orrs	r3, r2
 8005f9e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8005fa0:	4934      	ldr	r1, [pc, #208]	; (8006074 <HAL_GPIO_Init+0x324>)
 8005fa2:	69fb      	ldr	r3, [r7, #28]
 8005fa4:	089b      	lsrs	r3, r3, #2
 8005fa6:	3302      	adds	r3, #2
 8005fa8:	69ba      	ldr	r2, [r7, #24]
 8005faa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005fae:	4b3c      	ldr	r3, [pc, #240]	; (80060a0 <HAL_GPIO_Init+0x350>)
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005fb4:	693b      	ldr	r3, [r7, #16]
 8005fb6:	43db      	mvns	r3, r3
 8005fb8:	69ba      	ldr	r2, [r7, #24]
 8005fba:	4013      	ands	r3, r2
 8005fbc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005fbe:	683b      	ldr	r3, [r7, #0]
 8005fc0:	685b      	ldr	r3, [r3, #4]
 8005fc2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d003      	beq.n	8005fd2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8005fca:	69ba      	ldr	r2, [r7, #24]
 8005fcc:	693b      	ldr	r3, [r7, #16]
 8005fce:	4313      	orrs	r3, r2
 8005fd0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005fd2:	4a33      	ldr	r2, [pc, #204]	; (80060a0 <HAL_GPIO_Init+0x350>)
 8005fd4:	69bb      	ldr	r3, [r7, #24]
 8005fd6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005fd8:	4b31      	ldr	r3, [pc, #196]	; (80060a0 <HAL_GPIO_Init+0x350>)
 8005fda:	685b      	ldr	r3, [r3, #4]
 8005fdc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005fde:	693b      	ldr	r3, [r7, #16]
 8005fe0:	43db      	mvns	r3, r3
 8005fe2:	69ba      	ldr	r2, [r7, #24]
 8005fe4:	4013      	ands	r3, r2
 8005fe6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005fe8:	683b      	ldr	r3, [r7, #0]
 8005fea:	685b      	ldr	r3, [r3, #4]
 8005fec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d003      	beq.n	8005ffc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005ff4:	69ba      	ldr	r2, [r7, #24]
 8005ff6:	693b      	ldr	r3, [r7, #16]
 8005ff8:	4313      	orrs	r3, r2
 8005ffa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005ffc:	4a28      	ldr	r2, [pc, #160]	; (80060a0 <HAL_GPIO_Init+0x350>)
 8005ffe:	69bb      	ldr	r3, [r7, #24]
 8006000:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006002:	4b27      	ldr	r3, [pc, #156]	; (80060a0 <HAL_GPIO_Init+0x350>)
 8006004:	689b      	ldr	r3, [r3, #8]
 8006006:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006008:	693b      	ldr	r3, [r7, #16]
 800600a:	43db      	mvns	r3, r3
 800600c:	69ba      	ldr	r2, [r7, #24]
 800600e:	4013      	ands	r3, r2
 8006010:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006012:	683b      	ldr	r3, [r7, #0]
 8006014:	685b      	ldr	r3, [r3, #4]
 8006016:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800601a:	2b00      	cmp	r3, #0
 800601c:	d003      	beq.n	8006026 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800601e:	69ba      	ldr	r2, [r7, #24]
 8006020:	693b      	ldr	r3, [r7, #16]
 8006022:	4313      	orrs	r3, r2
 8006024:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006026:	4a1e      	ldr	r2, [pc, #120]	; (80060a0 <HAL_GPIO_Init+0x350>)
 8006028:	69bb      	ldr	r3, [r7, #24]
 800602a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800602c:	4b1c      	ldr	r3, [pc, #112]	; (80060a0 <HAL_GPIO_Init+0x350>)
 800602e:	68db      	ldr	r3, [r3, #12]
 8006030:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006032:	693b      	ldr	r3, [r7, #16]
 8006034:	43db      	mvns	r3, r3
 8006036:	69ba      	ldr	r2, [r7, #24]
 8006038:	4013      	ands	r3, r2
 800603a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800603c:	683b      	ldr	r3, [r7, #0]
 800603e:	685b      	ldr	r3, [r3, #4]
 8006040:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006044:	2b00      	cmp	r3, #0
 8006046:	d003      	beq.n	8006050 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8006048:	69ba      	ldr	r2, [r7, #24]
 800604a:	693b      	ldr	r3, [r7, #16]
 800604c:	4313      	orrs	r3, r2
 800604e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006050:	4a13      	ldr	r2, [pc, #76]	; (80060a0 <HAL_GPIO_Init+0x350>)
 8006052:	69bb      	ldr	r3, [r7, #24]
 8006054:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8006056:	69fb      	ldr	r3, [r7, #28]
 8006058:	3301      	adds	r3, #1
 800605a:	61fb      	str	r3, [r7, #28]
 800605c:	69fb      	ldr	r3, [r7, #28]
 800605e:	2b0f      	cmp	r3, #15
 8006060:	f67f ae86 	bls.w	8005d70 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8006064:	bf00      	nop
 8006066:	3724      	adds	r7, #36	; 0x24
 8006068:	46bd      	mov	sp, r7
 800606a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606e:	4770      	bx	lr
 8006070:	40023800 	.word	0x40023800
 8006074:	40013800 	.word	0x40013800
 8006078:	40020000 	.word	0x40020000
 800607c:	40020400 	.word	0x40020400
 8006080:	40020800 	.word	0x40020800
 8006084:	40020c00 	.word	0x40020c00
 8006088:	40021000 	.word	0x40021000
 800608c:	40021400 	.word	0x40021400
 8006090:	40021800 	.word	0x40021800
 8006094:	40021c00 	.word	0x40021c00
 8006098:	40022000 	.word	0x40022000
 800609c:	40022400 	.word	0x40022400
 80060a0:	40013c00 	.word	0x40013c00

080060a4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80060a4:	b480      	push	{r7}
 80060a6:	b087      	sub	sp, #28
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	6078      	str	r0, [r7, #4]
 80060ac:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 80060ae:	2300      	movs	r3, #0
 80060b0:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 80060b2:	2300      	movs	r3, #0
 80060b4:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 80060b6:	2300      	movs	r3, #0
 80060b8:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80060ba:	2300      	movs	r3, #0
 80060bc:	617b      	str	r3, [r7, #20]
 80060be:	e0d9      	b.n	8006274 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80060c0:	2201      	movs	r2, #1
 80060c2:	697b      	ldr	r3, [r7, #20]
 80060c4:	fa02 f303 	lsl.w	r3, r2, r3
 80060c8:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80060ca:	683a      	ldr	r2, [r7, #0]
 80060cc:	693b      	ldr	r3, [r7, #16]
 80060ce:	4013      	ands	r3, r2
 80060d0:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80060d2:	68fa      	ldr	r2, [r7, #12]
 80060d4:	693b      	ldr	r3, [r7, #16]
 80060d6:	429a      	cmp	r2, r3
 80060d8:	f040 80c9 	bne.w	800626e <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 80060dc:	4a6a      	ldr	r2, [pc, #424]	; (8006288 <HAL_GPIO_DeInit+0x1e4>)
 80060de:	697b      	ldr	r3, [r7, #20]
 80060e0:	089b      	lsrs	r3, r3, #2
 80060e2:	3302      	adds	r3, #2
 80060e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80060e8:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 80060ea:	697b      	ldr	r3, [r7, #20]
 80060ec:	f003 0303 	and.w	r3, r3, #3
 80060f0:	009b      	lsls	r3, r3, #2
 80060f2:	220f      	movs	r2, #15
 80060f4:	fa02 f303 	lsl.w	r3, r2, r3
 80060f8:	68ba      	ldr	r2, [r7, #8]
 80060fa:	4013      	ands	r3, r2
 80060fc:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	4a62      	ldr	r2, [pc, #392]	; (800628c <HAL_GPIO_DeInit+0x1e8>)
 8006102:	4293      	cmp	r3, r2
 8006104:	d037      	beq.n	8006176 <HAL_GPIO_DeInit+0xd2>
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	4a61      	ldr	r2, [pc, #388]	; (8006290 <HAL_GPIO_DeInit+0x1ec>)
 800610a:	4293      	cmp	r3, r2
 800610c:	d031      	beq.n	8006172 <HAL_GPIO_DeInit+0xce>
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	4a60      	ldr	r2, [pc, #384]	; (8006294 <HAL_GPIO_DeInit+0x1f0>)
 8006112:	4293      	cmp	r3, r2
 8006114:	d02b      	beq.n	800616e <HAL_GPIO_DeInit+0xca>
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	4a5f      	ldr	r2, [pc, #380]	; (8006298 <HAL_GPIO_DeInit+0x1f4>)
 800611a:	4293      	cmp	r3, r2
 800611c:	d025      	beq.n	800616a <HAL_GPIO_DeInit+0xc6>
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	4a5e      	ldr	r2, [pc, #376]	; (800629c <HAL_GPIO_DeInit+0x1f8>)
 8006122:	4293      	cmp	r3, r2
 8006124:	d01f      	beq.n	8006166 <HAL_GPIO_DeInit+0xc2>
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	4a5d      	ldr	r2, [pc, #372]	; (80062a0 <HAL_GPIO_DeInit+0x1fc>)
 800612a:	4293      	cmp	r3, r2
 800612c:	d019      	beq.n	8006162 <HAL_GPIO_DeInit+0xbe>
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	4a5c      	ldr	r2, [pc, #368]	; (80062a4 <HAL_GPIO_DeInit+0x200>)
 8006132:	4293      	cmp	r3, r2
 8006134:	d013      	beq.n	800615e <HAL_GPIO_DeInit+0xba>
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	4a5b      	ldr	r2, [pc, #364]	; (80062a8 <HAL_GPIO_DeInit+0x204>)
 800613a:	4293      	cmp	r3, r2
 800613c:	d00d      	beq.n	800615a <HAL_GPIO_DeInit+0xb6>
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	4a5a      	ldr	r2, [pc, #360]	; (80062ac <HAL_GPIO_DeInit+0x208>)
 8006142:	4293      	cmp	r3, r2
 8006144:	d007      	beq.n	8006156 <HAL_GPIO_DeInit+0xb2>
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	4a59      	ldr	r2, [pc, #356]	; (80062b0 <HAL_GPIO_DeInit+0x20c>)
 800614a:	4293      	cmp	r3, r2
 800614c:	d101      	bne.n	8006152 <HAL_GPIO_DeInit+0xae>
 800614e:	2309      	movs	r3, #9
 8006150:	e012      	b.n	8006178 <HAL_GPIO_DeInit+0xd4>
 8006152:	230a      	movs	r3, #10
 8006154:	e010      	b.n	8006178 <HAL_GPIO_DeInit+0xd4>
 8006156:	2308      	movs	r3, #8
 8006158:	e00e      	b.n	8006178 <HAL_GPIO_DeInit+0xd4>
 800615a:	2307      	movs	r3, #7
 800615c:	e00c      	b.n	8006178 <HAL_GPIO_DeInit+0xd4>
 800615e:	2306      	movs	r3, #6
 8006160:	e00a      	b.n	8006178 <HAL_GPIO_DeInit+0xd4>
 8006162:	2305      	movs	r3, #5
 8006164:	e008      	b.n	8006178 <HAL_GPIO_DeInit+0xd4>
 8006166:	2304      	movs	r3, #4
 8006168:	e006      	b.n	8006178 <HAL_GPIO_DeInit+0xd4>
 800616a:	2303      	movs	r3, #3
 800616c:	e004      	b.n	8006178 <HAL_GPIO_DeInit+0xd4>
 800616e:	2302      	movs	r3, #2
 8006170:	e002      	b.n	8006178 <HAL_GPIO_DeInit+0xd4>
 8006172:	2301      	movs	r3, #1
 8006174:	e000      	b.n	8006178 <HAL_GPIO_DeInit+0xd4>
 8006176:	2300      	movs	r3, #0
 8006178:	697a      	ldr	r2, [r7, #20]
 800617a:	f002 0203 	and.w	r2, r2, #3
 800617e:	0092      	lsls	r2, r2, #2
 8006180:	4093      	lsls	r3, r2
 8006182:	68ba      	ldr	r2, [r7, #8]
 8006184:	429a      	cmp	r2, r3
 8006186:	d132      	bne.n	80061ee <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8006188:	4b4a      	ldr	r3, [pc, #296]	; (80062b4 <HAL_GPIO_DeInit+0x210>)
 800618a:	681a      	ldr	r2, [r3, #0]
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	43db      	mvns	r3, r3
 8006190:	4948      	ldr	r1, [pc, #288]	; (80062b4 <HAL_GPIO_DeInit+0x210>)
 8006192:	4013      	ands	r3, r2
 8006194:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8006196:	4b47      	ldr	r3, [pc, #284]	; (80062b4 <HAL_GPIO_DeInit+0x210>)
 8006198:	685a      	ldr	r2, [r3, #4]
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	43db      	mvns	r3, r3
 800619e:	4945      	ldr	r1, [pc, #276]	; (80062b4 <HAL_GPIO_DeInit+0x210>)
 80061a0:	4013      	ands	r3, r2
 80061a2:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80061a4:	4b43      	ldr	r3, [pc, #268]	; (80062b4 <HAL_GPIO_DeInit+0x210>)
 80061a6:	689a      	ldr	r2, [r3, #8]
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	43db      	mvns	r3, r3
 80061ac:	4941      	ldr	r1, [pc, #260]	; (80062b4 <HAL_GPIO_DeInit+0x210>)
 80061ae:	4013      	ands	r3, r2
 80061b0:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80061b2:	4b40      	ldr	r3, [pc, #256]	; (80062b4 <HAL_GPIO_DeInit+0x210>)
 80061b4:	68da      	ldr	r2, [r3, #12]
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	43db      	mvns	r3, r3
 80061ba:	493e      	ldr	r1, [pc, #248]	; (80062b4 <HAL_GPIO_DeInit+0x210>)
 80061bc:	4013      	ands	r3, r2
 80061be:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 80061c0:	697b      	ldr	r3, [r7, #20]
 80061c2:	f003 0303 	and.w	r3, r3, #3
 80061c6:	009b      	lsls	r3, r3, #2
 80061c8:	220f      	movs	r2, #15
 80061ca:	fa02 f303 	lsl.w	r3, r2, r3
 80061ce:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 80061d0:	4a2d      	ldr	r2, [pc, #180]	; (8006288 <HAL_GPIO_DeInit+0x1e4>)
 80061d2:	697b      	ldr	r3, [r7, #20]
 80061d4:	089b      	lsrs	r3, r3, #2
 80061d6:	3302      	adds	r3, #2
 80061d8:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80061dc:	68bb      	ldr	r3, [r7, #8]
 80061de:	43da      	mvns	r2, r3
 80061e0:	4829      	ldr	r0, [pc, #164]	; (8006288 <HAL_GPIO_DeInit+0x1e4>)
 80061e2:	697b      	ldr	r3, [r7, #20]
 80061e4:	089b      	lsrs	r3, r3, #2
 80061e6:	400a      	ands	r2, r1
 80061e8:	3302      	adds	r3, #2
 80061ea:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681a      	ldr	r2, [r3, #0]
 80061f2:	697b      	ldr	r3, [r7, #20]
 80061f4:	005b      	lsls	r3, r3, #1
 80061f6:	2103      	movs	r1, #3
 80061f8:	fa01 f303 	lsl.w	r3, r1, r3
 80061fc:	43db      	mvns	r3, r3
 80061fe:	401a      	ands	r2, r3
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8006204:	697b      	ldr	r3, [r7, #20]
 8006206:	08da      	lsrs	r2, r3, #3
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	3208      	adds	r2, #8
 800620c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006210:	697b      	ldr	r3, [r7, #20]
 8006212:	f003 0307 	and.w	r3, r3, #7
 8006216:	009b      	lsls	r3, r3, #2
 8006218:	220f      	movs	r2, #15
 800621a:	fa02 f303 	lsl.w	r3, r2, r3
 800621e:	43db      	mvns	r3, r3
 8006220:	697a      	ldr	r2, [r7, #20]
 8006222:	08d2      	lsrs	r2, r2, #3
 8006224:	4019      	ands	r1, r3
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	3208      	adds	r2, #8
 800622a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	68da      	ldr	r2, [r3, #12]
 8006232:	697b      	ldr	r3, [r7, #20]
 8006234:	005b      	lsls	r3, r3, #1
 8006236:	2103      	movs	r1, #3
 8006238:	fa01 f303 	lsl.w	r3, r1, r3
 800623c:	43db      	mvns	r3, r3
 800623e:	401a      	ands	r2, r3
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	685a      	ldr	r2, [r3, #4]
 8006248:	2101      	movs	r1, #1
 800624a:	697b      	ldr	r3, [r7, #20]
 800624c:	fa01 f303 	lsl.w	r3, r1, r3
 8006250:	43db      	mvns	r3, r3
 8006252:	401a      	ands	r2, r3
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	689a      	ldr	r2, [r3, #8]
 800625c:	697b      	ldr	r3, [r7, #20]
 800625e:	005b      	lsls	r3, r3, #1
 8006260:	2103      	movs	r1, #3
 8006262:	fa01 f303 	lsl.w	r3, r1, r3
 8006266:	43db      	mvns	r3, r3
 8006268:	401a      	ands	r2, r3
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	609a      	str	r2, [r3, #8]
  for(position = 0; position < GPIO_NUMBER; position++)
 800626e:	697b      	ldr	r3, [r7, #20]
 8006270:	3301      	adds	r3, #1
 8006272:	617b      	str	r3, [r7, #20]
 8006274:	697b      	ldr	r3, [r7, #20]
 8006276:	2b0f      	cmp	r3, #15
 8006278:	f67f af22 	bls.w	80060c0 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 800627c:	bf00      	nop
 800627e:	371c      	adds	r7, #28
 8006280:	46bd      	mov	sp, r7
 8006282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006286:	4770      	bx	lr
 8006288:	40013800 	.word	0x40013800
 800628c:	40020000 	.word	0x40020000
 8006290:	40020400 	.word	0x40020400
 8006294:	40020800 	.word	0x40020800
 8006298:	40020c00 	.word	0x40020c00
 800629c:	40021000 	.word	0x40021000
 80062a0:	40021400 	.word	0x40021400
 80062a4:	40021800 	.word	0x40021800
 80062a8:	40021c00 	.word	0x40021c00
 80062ac:	40022000 	.word	0x40022000
 80062b0:	40022400 	.word	0x40022400
 80062b4:	40013c00 	.word	0x40013c00

080062b8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80062b8:	b480      	push	{r7}
 80062ba:	b085      	sub	sp, #20
 80062bc:	af00      	add	r7, sp, #0
 80062be:	6078      	str	r0, [r7, #4]
 80062c0:	460b      	mov	r3, r1
 80062c2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	691a      	ldr	r2, [r3, #16]
 80062c8:	887b      	ldrh	r3, [r7, #2]
 80062ca:	4013      	ands	r3, r2
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d002      	beq.n	80062d6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80062d0:	2301      	movs	r3, #1
 80062d2:	73fb      	strb	r3, [r7, #15]
 80062d4:	e001      	b.n	80062da <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80062d6:	2300      	movs	r3, #0
 80062d8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80062da:	7bfb      	ldrb	r3, [r7, #15]
}
 80062dc:	4618      	mov	r0, r3
 80062de:	3714      	adds	r7, #20
 80062e0:	46bd      	mov	sp, r7
 80062e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e6:	4770      	bx	lr

080062e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80062e8:	b480      	push	{r7}
 80062ea:	b083      	sub	sp, #12
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	6078      	str	r0, [r7, #4]
 80062f0:	460b      	mov	r3, r1
 80062f2:	807b      	strh	r3, [r7, #2]
 80062f4:	4613      	mov	r3, r2
 80062f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80062f8:	787b      	ldrb	r3, [r7, #1]
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d003      	beq.n	8006306 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80062fe:	887a      	ldrh	r2, [r7, #2]
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8006304:	e003      	b.n	800630e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8006306:	887b      	ldrh	r3, [r7, #2]
 8006308:	041a      	lsls	r2, r3, #16
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	619a      	str	r2, [r3, #24]
}
 800630e:	bf00      	nop
 8006310:	370c      	adds	r7, #12
 8006312:	46bd      	mov	sp, r7
 8006314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006318:	4770      	bx	lr
	...

0800631c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800631c:	b580      	push	{r7, lr}
 800631e:	b082      	sub	sp, #8
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	2b00      	cmp	r3, #0
 8006328:	d101      	bne.n	800632e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800632a:	2301      	movs	r3, #1
 800632c:	e07f      	b.n	800642e <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006334:	b2db      	uxtb	r3, r3
 8006336:	2b00      	cmp	r3, #0
 8006338:	d106      	bne.n	8006348 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	2200      	movs	r2, #0
 800633e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006342:	6878      	ldr	r0, [r7, #4]
 8006344:	f7fd fdca 	bl	8003edc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2224      	movs	r2, #36	; 0x24
 800634c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	681a      	ldr	r2, [r3, #0]
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	f022 0201 	bic.w	r2, r2, #1
 800635e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	685a      	ldr	r2, [r3, #4]
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800636c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	689a      	ldr	r2, [r3, #8]
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800637c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	68db      	ldr	r3, [r3, #12]
 8006382:	2b01      	cmp	r3, #1
 8006384:	d107      	bne.n	8006396 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	689a      	ldr	r2, [r3, #8]
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006392:	609a      	str	r2, [r3, #8]
 8006394:	e006      	b.n	80063a4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	689a      	ldr	r2, [r3, #8]
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80063a2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	68db      	ldr	r3, [r3, #12]
 80063a8:	2b02      	cmp	r3, #2
 80063aa:	d104      	bne.n	80063b6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80063b4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	6859      	ldr	r1, [r3, #4]
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681a      	ldr	r2, [r3, #0]
 80063c0:	4b1d      	ldr	r3, [pc, #116]	; (8006438 <HAL_I2C_Init+0x11c>)
 80063c2:	430b      	orrs	r3, r1
 80063c4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	68da      	ldr	r2, [r3, #12]
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80063d4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	691a      	ldr	r2, [r3, #16]
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	695b      	ldr	r3, [r3, #20]
 80063de:	ea42 0103 	orr.w	r1, r2, r3
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	699b      	ldr	r3, [r3, #24]
 80063e6:	021a      	lsls	r2, r3, #8
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	430a      	orrs	r2, r1
 80063ee:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	69d9      	ldr	r1, [r3, #28]
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	6a1a      	ldr	r2, [r3, #32]
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	430a      	orrs	r2, r1
 80063fe:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	681a      	ldr	r2, [r3, #0]
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	f042 0201 	orr.w	r2, r2, #1
 800640e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2200      	movs	r2, #0
 8006414:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2220      	movs	r2, #32
 800641a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	2200      	movs	r2, #0
 8006422:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	2200      	movs	r2, #0
 8006428:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800642c:	2300      	movs	r3, #0
}
 800642e:	4618      	mov	r0, r3
 8006430:	3708      	adds	r7, #8
 8006432:	46bd      	mov	sp, r7
 8006434:	bd80      	pop	{r7, pc}
 8006436:	bf00      	nop
 8006438:	02008000 	.word	0x02008000

0800643c <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 800643c:	b580      	push	{r7, lr}
 800643e:	b082      	sub	sp, #8
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2b00      	cmp	r3, #0
 8006448:	d101      	bne.n	800644e <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800644a:	2301      	movs	r3, #1
 800644c:	e021      	b.n	8006492 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	2224      	movs	r2, #36	; 0x24
 8006452:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	681a      	ldr	r2, [r3, #0]
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f022 0201 	bic.w	r2, r2, #1
 8006464:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8006466:	6878      	ldr	r0, [r7, #4]
 8006468:	f7fd fdb0 	bl	8003fcc <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2200      	movs	r2, #0
 8006470:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	2200      	movs	r2, #0
 8006476:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	2200      	movs	r2, #0
 800647e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	2200      	movs	r2, #0
 8006484:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2200      	movs	r2, #0
 800648c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8006490:	2300      	movs	r3, #0
}
 8006492:	4618      	mov	r0, r3
 8006494:	3708      	adds	r7, #8
 8006496:	46bd      	mov	sp, r7
 8006498:	bd80      	pop	{r7, pc}
	...

0800649c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800649c:	b580      	push	{r7, lr}
 800649e:	b088      	sub	sp, #32
 80064a0:	af02      	add	r7, sp, #8
 80064a2:	60f8      	str	r0, [r7, #12]
 80064a4:	4608      	mov	r0, r1
 80064a6:	4611      	mov	r1, r2
 80064a8:	461a      	mov	r2, r3
 80064aa:	4603      	mov	r3, r0
 80064ac:	817b      	strh	r3, [r7, #10]
 80064ae:	460b      	mov	r3, r1
 80064b0:	813b      	strh	r3, [r7, #8]
 80064b2:	4613      	mov	r3, r2
 80064b4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80064bc:	b2db      	uxtb	r3, r3
 80064be:	2b20      	cmp	r3, #32
 80064c0:	f040 80f9 	bne.w	80066b6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80064c4:	6a3b      	ldr	r3, [r7, #32]
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d002      	beq.n	80064d0 <HAL_I2C_Mem_Write+0x34>
 80064ca:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d105      	bne.n	80064dc <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80064d6:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80064d8:	2301      	movs	r3, #1
 80064da:	e0ed      	b.n	80066b8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80064e2:	2b01      	cmp	r3, #1
 80064e4:	d101      	bne.n	80064ea <HAL_I2C_Mem_Write+0x4e>
 80064e6:	2302      	movs	r3, #2
 80064e8:	e0e6      	b.n	80066b8 <HAL_I2C_Mem_Write+0x21c>
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	2201      	movs	r2, #1
 80064ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80064f2:	f7fe fa0b 	bl	800490c <HAL_GetTick>
 80064f6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80064f8:	697b      	ldr	r3, [r7, #20]
 80064fa:	9300      	str	r3, [sp, #0]
 80064fc:	2319      	movs	r3, #25
 80064fe:	2201      	movs	r2, #1
 8006500:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006504:	68f8      	ldr	r0, [r7, #12]
 8006506:	f000 fad1 	bl	8006aac <I2C_WaitOnFlagUntilTimeout>
 800650a:	4603      	mov	r3, r0
 800650c:	2b00      	cmp	r3, #0
 800650e:	d001      	beq.n	8006514 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8006510:	2301      	movs	r3, #1
 8006512:	e0d1      	b.n	80066b8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	2221      	movs	r2, #33	; 0x21
 8006518:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	2240      	movs	r2, #64	; 0x40
 8006520:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	2200      	movs	r2, #0
 8006528:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	6a3a      	ldr	r2, [r7, #32]
 800652e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006534:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	2200      	movs	r2, #0
 800653a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800653c:	88f8      	ldrh	r0, [r7, #6]
 800653e:	893a      	ldrh	r2, [r7, #8]
 8006540:	8979      	ldrh	r1, [r7, #10]
 8006542:	697b      	ldr	r3, [r7, #20]
 8006544:	9301      	str	r3, [sp, #4]
 8006546:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006548:	9300      	str	r3, [sp, #0]
 800654a:	4603      	mov	r3, r0
 800654c:	68f8      	ldr	r0, [r7, #12]
 800654e:	f000 f9e1 	bl	8006914 <I2C_RequestMemoryWrite>
 8006552:	4603      	mov	r3, r0
 8006554:	2b00      	cmp	r3, #0
 8006556:	d005      	beq.n	8006564 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	2200      	movs	r2, #0
 800655c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8006560:	2301      	movs	r3, #1
 8006562:	e0a9      	b.n	80066b8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006568:	b29b      	uxth	r3, r3
 800656a:	2bff      	cmp	r3, #255	; 0xff
 800656c:	d90e      	bls.n	800658c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	22ff      	movs	r2, #255	; 0xff
 8006572:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006578:	b2da      	uxtb	r2, r3
 800657a:	8979      	ldrh	r1, [r7, #10]
 800657c:	2300      	movs	r3, #0
 800657e:	9300      	str	r3, [sp, #0]
 8006580:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006584:	68f8      	ldr	r0, [r7, #12]
 8006586:	f000 fbb3 	bl	8006cf0 <I2C_TransferConfig>
 800658a:	e00f      	b.n	80065ac <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006590:	b29a      	uxth	r2, r3
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800659a:	b2da      	uxtb	r2, r3
 800659c:	8979      	ldrh	r1, [r7, #10]
 800659e:	2300      	movs	r3, #0
 80065a0:	9300      	str	r3, [sp, #0]
 80065a2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80065a6:	68f8      	ldr	r0, [r7, #12]
 80065a8:	f000 fba2 	bl	8006cf0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80065ac:	697a      	ldr	r2, [r7, #20]
 80065ae:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80065b0:	68f8      	ldr	r0, [r7, #12]
 80065b2:	f000 fabb 	bl	8006b2c <I2C_WaitOnTXISFlagUntilTimeout>
 80065b6:	4603      	mov	r3, r0
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d001      	beq.n	80065c0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80065bc:	2301      	movs	r3, #1
 80065be:	e07b      	b.n	80066b8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065c4:	781a      	ldrb	r2, [r3, #0]
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065d0:	1c5a      	adds	r2, r3, #1
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065da:	b29b      	uxth	r3, r3
 80065dc:	3b01      	subs	r3, #1
 80065de:	b29a      	uxth	r2, r3
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80065e8:	3b01      	subs	r3, #1
 80065ea:	b29a      	uxth	r2, r3
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065f4:	b29b      	uxth	r3, r3
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d034      	beq.n	8006664 <HAL_I2C_Mem_Write+0x1c8>
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d130      	bne.n	8006664 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006602:	697b      	ldr	r3, [r7, #20]
 8006604:	9300      	str	r3, [sp, #0]
 8006606:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006608:	2200      	movs	r2, #0
 800660a:	2180      	movs	r1, #128	; 0x80
 800660c:	68f8      	ldr	r0, [r7, #12]
 800660e:	f000 fa4d 	bl	8006aac <I2C_WaitOnFlagUntilTimeout>
 8006612:	4603      	mov	r3, r0
 8006614:	2b00      	cmp	r3, #0
 8006616:	d001      	beq.n	800661c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8006618:	2301      	movs	r3, #1
 800661a:	e04d      	b.n	80066b8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006620:	b29b      	uxth	r3, r3
 8006622:	2bff      	cmp	r3, #255	; 0xff
 8006624:	d90e      	bls.n	8006644 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	22ff      	movs	r2, #255	; 0xff
 800662a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006630:	b2da      	uxtb	r2, r3
 8006632:	8979      	ldrh	r1, [r7, #10]
 8006634:	2300      	movs	r3, #0
 8006636:	9300      	str	r3, [sp, #0]
 8006638:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800663c:	68f8      	ldr	r0, [r7, #12]
 800663e:	f000 fb57 	bl	8006cf0 <I2C_TransferConfig>
 8006642:	e00f      	b.n	8006664 <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006648:	b29a      	uxth	r2, r3
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006652:	b2da      	uxtb	r2, r3
 8006654:	8979      	ldrh	r1, [r7, #10]
 8006656:	2300      	movs	r3, #0
 8006658:	9300      	str	r3, [sp, #0]
 800665a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800665e:	68f8      	ldr	r0, [r7, #12]
 8006660:	f000 fb46 	bl	8006cf0 <I2C_TransferConfig>
        }
      }

    }
    while (hi2c->XferCount > 0U);
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006668:	b29b      	uxth	r3, r3
 800666a:	2b00      	cmp	r3, #0
 800666c:	d19e      	bne.n	80065ac <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800666e:	697a      	ldr	r2, [r7, #20]
 8006670:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006672:	68f8      	ldr	r0, [r7, #12]
 8006674:	f000 fa9a 	bl	8006bac <I2C_WaitOnSTOPFlagUntilTimeout>
 8006678:	4603      	mov	r3, r0
 800667a:	2b00      	cmp	r3, #0
 800667c:	d001      	beq.n	8006682 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800667e:	2301      	movs	r3, #1
 8006680:	e01a      	b.n	80066b8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	2220      	movs	r2, #32
 8006688:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	6859      	ldr	r1, [r3, #4]
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	681a      	ldr	r2, [r3, #0]
 8006694:	4b0a      	ldr	r3, [pc, #40]	; (80066c0 <HAL_I2C_Mem_Write+0x224>)
 8006696:	400b      	ands	r3, r1
 8006698:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	2220      	movs	r2, #32
 800669e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	2200      	movs	r2, #0
 80066a6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	2200      	movs	r2, #0
 80066ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80066b2:	2300      	movs	r3, #0
 80066b4:	e000      	b.n	80066b8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80066b6:	2302      	movs	r3, #2
  }
}
 80066b8:	4618      	mov	r0, r3
 80066ba:	3718      	adds	r7, #24
 80066bc:	46bd      	mov	sp, r7
 80066be:	bd80      	pop	{r7, pc}
 80066c0:	fe00e800 	.word	0xfe00e800

080066c4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80066c4:	b580      	push	{r7, lr}
 80066c6:	b088      	sub	sp, #32
 80066c8:	af02      	add	r7, sp, #8
 80066ca:	60f8      	str	r0, [r7, #12]
 80066cc:	4608      	mov	r0, r1
 80066ce:	4611      	mov	r1, r2
 80066d0:	461a      	mov	r2, r3
 80066d2:	4603      	mov	r3, r0
 80066d4:	817b      	strh	r3, [r7, #10]
 80066d6:	460b      	mov	r3, r1
 80066d8:	813b      	strh	r3, [r7, #8]
 80066da:	4613      	mov	r3, r2
 80066dc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80066e4:	b2db      	uxtb	r3, r3
 80066e6:	2b20      	cmp	r3, #32
 80066e8:	f040 80fd 	bne.w	80068e6 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80066ec:	6a3b      	ldr	r3, [r7, #32]
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d002      	beq.n	80066f8 <HAL_I2C_Mem_Read+0x34>
 80066f2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d105      	bne.n	8006704 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80066fe:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8006700:	2301      	movs	r3, #1
 8006702:	e0f1      	b.n	80068e8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800670a:	2b01      	cmp	r3, #1
 800670c:	d101      	bne.n	8006712 <HAL_I2C_Mem_Read+0x4e>
 800670e:	2302      	movs	r3, #2
 8006710:	e0ea      	b.n	80068e8 <HAL_I2C_Mem_Read+0x224>
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	2201      	movs	r2, #1
 8006716:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800671a:	f7fe f8f7 	bl	800490c <HAL_GetTick>
 800671e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006720:	697b      	ldr	r3, [r7, #20]
 8006722:	9300      	str	r3, [sp, #0]
 8006724:	2319      	movs	r3, #25
 8006726:	2201      	movs	r2, #1
 8006728:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800672c:	68f8      	ldr	r0, [r7, #12]
 800672e:	f000 f9bd 	bl	8006aac <I2C_WaitOnFlagUntilTimeout>
 8006732:	4603      	mov	r3, r0
 8006734:	2b00      	cmp	r3, #0
 8006736:	d001      	beq.n	800673c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8006738:	2301      	movs	r3, #1
 800673a:	e0d5      	b.n	80068e8 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	2222      	movs	r2, #34	; 0x22
 8006740:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	2240      	movs	r2, #64	; 0x40
 8006748:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	2200      	movs	r2, #0
 8006750:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	6a3a      	ldr	r2, [r7, #32]
 8006756:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800675c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	2200      	movs	r2, #0
 8006762:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006764:	88f8      	ldrh	r0, [r7, #6]
 8006766:	893a      	ldrh	r2, [r7, #8]
 8006768:	8979      	ldrh	r1, [r7, #10]
 800676a:	697b      	ldr	r3, [r7, #20]
 800676c:	9301      	str	r3, [sp, #4]
 800676e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006770:	9300      	str	r3, [sp, #0]
 8006772:	4603      	mov	r3, r0
 8006774:	68f8      	ldr	r0, [r7, #12]
 8006776:	f000 f921 	bl	80069bc <I2C_RequestMemoryRead>
 800677a:	4603      	mov	r3, r0
 800677c:	2b00      	cmp	r3, #0
 800677e:	d005      	beq.n	800678c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	2200      	movs	r2, #0
 8006784:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8006788:	2301      	movs	r3, #1
 800678a:	e0ad      	b.n	80068e8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006790:	b29b      	uxth	r3, r3
 8006792:	2bff      	cmp	r3, #255	; 0xff
 8006794:	d90e      	bls.n	80067b4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	22ff      	movs	r2, #255	; 0xff
 800679a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80067a0:	b2da      	uxtb	r2, r3
 80067a2:	8979      	ldrh	r1, [r7, #10]
 80067a4:	4b52      	ldr	r3, [pc, #328]	; (80068f0 <HAL_I2C_Mem_Read+0x22c>)
 80067a6:	9300      	str	r3, [sp, #0]
 80067a8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80067ac:	68f8      	ldr	r0, [r7, #12]
 80067ae:	f000 fa9f 	bl	8006cf0 <I2C_TransferConfig>
 80067b2:	e00f      	b.n	80067d4 <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067b8:	b29a      	uxth	r2, r3
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80067c2:	b2da      	uxtb	r2, r3
 80067c4:	8979      	ldrh	r1, [r7, #10]
 80067c6:	4b4a      	ldr	r3, [pc, #296]	; (80068f0 <HAL_I2C_Mem_Read+0x22c>)
 80067c8:	9300      	str	r3, [sp, #0]
 80067ca:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80067ce:	68f8      	ldr	r0, [r7, #12]
 80067d0:	f000 fa8e 	bl	8006cf0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80067d4:	697b      	ldr	r3, [r7, #20]
 80067d6:	9300      	str	r3, [sp, #0]
 80067d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067da:	2200      	movs	r2, #0
 80067dc:	2104      	movs	r1, #4
 80067de:	68f8      	ldr	r0, [r7, #12]
 80067e0:	f000 f964 	bl	8006aac <I2C_WaitOnFlagUntilTimeout>
 80067e4:	4603      	mov	r3, r0
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d001      	beq.n	80067ee <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80067ea:	2301      	movs	r3, #1
 80067ec:	e07c      	b.n	80068e8 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067f8:	b2d2      	uxtb	r2, r2
 80067fa:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006800:	1c5a      	adds	r2, r3, #1
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800680a:	3b01      	subs	r3, #1
 800680c:	b29a      	uxth	r2, r3
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006816:	b29b      	uxth	r3, r3
 8006818:	3b01      	subs	r3, #1
 800681a:	b29a      	uxth	r2, r3
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006824:	b29b      	uxth	r3, r3
 8006826:	2b00      	cmp	r3, #0
 8006828:	d034      	beq.n	8006894 <HAL_I2C_Mem_Read+0x1d0>
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800682e:	2b00      	cmp	r3, #0
 8006830:	d130      	bne.n	8006894 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006832:	697b      	ldr	r3, [r7, #20]
 8006834:	9300      	str	r3, [sp, #0]
 8006836:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006838:	2200      	movs	r2, #0
 800683a:	2180      	movs	r1, #128	; 0x80
 800683c:	68f8      	ldr	r0, [r7, #12]
 800683e:	f000 f935 	bl	8006aac <I2C_WaitOnFlagUntilTimeout>
 8006842:	4603      	mov	r3, r0
 8006844:	2b00      	cmp	r3, #0
 8006846:	d001      	beq.n	800684c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8006848:	2301      	movs	r3, #1
 800684a:	e04d      	b.n	80068e8 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006850:	b29b      	uxth	r3, r3
 8006852:	2bff      	cmp	r3, #255	; 0xff
 8006854:	d90e      	bls.n	8006874 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	22ff      	movs	r2, #255	; 0xff
 800685a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006860:	b2da      	uxtb	r2, r3
 8006862:	8979      	ldrh	r1, [r7, #10]
 8006864:	2300      	movs	r3, #0
 8006866:	9300      	str	r3, [sp, #0]
 8006868:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800686c:	68f8      	ldr	r0, [r7, #12]
 800686e:	f000 fa3f 	bl	8006cf0 <I2C_TransferConfig>
 8006872:	e00f      	b.n	8006894 <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006878:	b29a      	uxth	r2, r3
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006882:	b2da      	uxtb	r2, r3
 8006884:	8979      	ldrh	r1, [r7, #10]
 8006886:	2300      	movs	r3, #0
 8006888:	9300      	str	r3, [sp, #0]
 800688a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800688e:	68f8      	ldr	r0, [r7, #12]
 8006890:	f000 fa2e 	bl	8006cf0 <I2C_TransferConfig>
        }
      }
    }
    while (hi2c->XferCount > 0U);
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006898:	b29b      	uxth	r3, r3
 800689a:	2b00      	cmp	r3, #0
 800689c:	d19a      	bne.n	80067d4 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800689e:	697a      	ldr	r2, [r7, #20]
 80068a0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80068a2:	68f8      	ldr	r0, [r7, #12]
 80068a4:	f000 f982 	bl	8006bac <I2C_WaitOnSTOPFlagUntilTimeout>
 80068a8:	4603      	mov	r3, r0
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d001      	beq.n	80068b2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80068ae:	2301      	movs	r3, #1
 80068b0:	e01a      	b.n	80068e8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	2220      	movs	r2, #32
 80068b8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	6859      	ldr	r1, [r3, #4]
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	681a      	ldr	r2, [r3, #0]
 80068c4:	4b0b      	ldr	r3, [pc, #44]	; (80068f4 <HAL_I2C_Mem_Read+0x230>)
 80068c6:	400b      	ands	r3, r1
 80068c8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	2220      	movs	r2, #32
 80068ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	2200      	movs	r2, #0
 80068d6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	2200      	movs	r2, #0
 80068de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80068e2:	2300      	movs	r3, #0
 80068e4:	e000      	b.n	80068e8 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80068e6:	2302      	movs	r3, #2
  }
}
 80068e8:	4618      	mov	r0, r3
 80068ea:	3718      	adds	r7, #24
 80068ec:	46bd      	mov	sp, r7
 80068ee:	bd80      	pop	{r7, pc}
 80068f0:	80002400 	.word	0x80002400
 80068f4:	fe00e800 	.word	0xfe00e800

080068f8 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 80068f8:	b480      	push	{r7}
 80068fa:	b083      	sub	sp, #12
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006906:	b2db      	uxtb	r3, r3
}
 8006908:	4618      	mov	r0, r3
 800690a:	370c      	adds	r7, #12
 800690c:	46bd      	mov	sp, r7
 800690e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006912:	4770      	bx	lr

08006914 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006914:	b580      	push	{r7, lr}
 8006916:	b086      	sub	sp, #24
 8006918:	af02      	add	r7, sp, #8
 800691a:	60f8      	str	r0, [r7, #12]
 800691c:	4608      	mov	r0, r1
 800691e:	4611      	mov	r1, r2
 8006920:	461a      	mov	r2, r3
 8006922:	4603      	mov	r3, r0
 8006924:	817b      	strh	r3, [r7, #10]
 8006926:	460b      	mov	r3, r1
 8006928:	813b      	strh	r3, [r7, #8]
 800692a:	4613      	mov	r3, r2
 800692c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800692e:	88fb      	ldrh	r3, [r7, #6]
 8006930:	b2da      	uxtb	r2, r3
 8006932:	8979      	ldrh	r1, [r7, #10]
 8006934:	4b20      	ldr	r3, [pc, #128]	; (80069b8 <I2C_RequestMemoryWrite+0xa4>)
 8006936:	9300      	str	r3, [sp, #0]
 8006938:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800693c:	68f8      	ldr	r0, [r7, #12]
 800693e:	f000 f9d7 	bl	8006cf0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006942:	69fa      	ldr	r2, [r7, #28]
 8006944:	69b9      	ldr	r1, [r7, #24]
 8006946:	68f8      	ldr	r0, [r7, #12]
 8006948:	f000 f8f0 	bl	8006b2c <I2C_WaitOnTXISFlagUntilTimeout>
 800694c:	4603      	mov	r3, r0
 800694e:	2b00      	cmp	r3, #0
 8006950:	d001      	beq.n	8006956 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8006952:	2301      	movs	r3, #1
 8006954:	e02c      	b.n	80069b0 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006956:	88fb      	ldrh	r3, [r7, #6]
 8006958:	2b01      	cmp	r3, #1
 800695a:	d105      	bne.n	8006968 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800695c:	893b      	ldrh	r3, [r7, #8]
 800695e:	b2da      	uxtb	r2, r3
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	629a      	str	r2, [r3, #40]	; 0x28
 8006966:	e015      	b.n	8006994 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006968:	893b      	ldrh	r3, [r7, #8]
 800696a:	0a1b      	lsrs	r3, r3, #8
 800696c:	b29b      	uxth	r3, r3
 800696e:	b2da      	uxtb	r2, r3
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006976:	69fa      	ldr	r2, [r7, #28]
 8006978:	69b9      	ldr	r1, [r7, #24]
 800697a:	68f8      	ldr	r0, [r7, #12]
 800697c:	f000 f8d6 	bl	8006b2c <I2C_WaitOnTXISFlagUntilTimeout>
 8006980:	4603      	mov	r3, r0
 8006982:	2b00      	cmp	r3, #0
 8006984:	d001      	beq.n	800698a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8006986:	2301      	movs	r3, #1
 8006988:	e012      	b.n	80069b0 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800698a:	893b      	ldrh	r3, [r7, #8]
 800698c:	b2da      	uxtb	r2, r3
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8006994:	69fb      	ldr	r3, [r7, #28]
 8006996:	9300      	str	r3, [sp, #0]
 8006998:	69bb      	ldr	r3, [r7, #24]
 800699a:	2200      	movs	r2, #0
 800699c:	2180      	movs	r1, #128	; 0x80
 800699e:	68f8      	ldr	r0, [r7, #12]
 80069a0:	f000 f884 	bl	8006aac <I2C_WaitOnFlagUntilTimeout>
 80069a4:	4603      	mov	r3, r0
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d001      	beq.n	80069ae <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80069aa:	2301      	movs	r3, #1
 80069ac:	e000      	b.n	80069b0 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80069ae:	2300      	movs	r3, #0
}
 80069b0:	4618      	mov	r0, r3
 80069b2:	3710      	adds	r7, #16
 80069b4:	46bd      	mov	sp, r7
 80069b6:	bd80      	pop	{r7, pc}
 80069b8:	80002000 	.word	0x80002000

080069bc <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80069bc:	b580      	push	{r7, lr}
 80069be:	b086      	sub	sp, #24
 80069c0:	af02      	add	r7, sp, #8
 80069c2:	60f8      	str	r0, [r7, #12]
 80069c4:	4608      	mov	r0, r1
 80069c6:	4611      	mov	r1, r2
 80069c8:	461a      	mov	r2, r3
 80069ca:	4603      	mov	r3, r0
 80069cc:	817b      	strh	r3, [r7, #10]
 80069ce:	460b      	mov	r3, r1
 80069d0:	813b      	strh	r3, [r7, #8]
 80069d2:	4613      	mov	r3, r2
 80069d4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80069d6:	88fb      	ldrh	r3, [r7, #6]
 80069d8:	b2da      	uxtb	r2, r3
 80069da:	8979      	ldrh	r1, [r7, #10]
 80069dc:	4b20      	ldr	r3, [pc, #128]	; (8006a60 <I2C_RequestMemoryRead+0xa4>)
 80069de:	9300      	str	r3, [sp, #0]
 80069e0:	2300      	movs	r3, #0
 80069e2:	68f8      	ldr	r0, [r7, #12]
 80069e4:	f000 f984 	bl	8006cf0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80069e8:	69fa      	ldr	r2, [r7, #28]
 80069ea:	69b9      	ldr	r1, [r7, #24]
 80069ec:	68f8      	ldr	r0, [r7, #12]
 80069ee:	f000 f89d 	bl	8006b2c <I2C_WaitOnTXISFlagUntilTimeout>
 80069f2:	4603      	mov	r3, r0
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d001      	beq.n	80069fc <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80069f8:	2301      	movs	r3, #1
 80069fa:	e02c      	b.n	8006a56 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80069fc:	88fb      	ldrh	r3, [r7, #6]
 80069fe:	2b01      	cmp	r3, #1
 8006a00:	d105      	bne.n	8006a0e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006a02:	893b      	ldrh	r3, [r7, #8]
 8006a04:	b2da      	uxtb	r2, r3
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	629a      	str	r2, [r3, #40]	; 0x28
 8006a0c:	e015      	b.n	8006a3a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006a0e:	893b      	ldrh	r3, [r7, #8]
 8006a10:	0a1b      	lsrs	r3, r3, #8
 8006a12:	b29b      	uxth	r3, r3
 8006a14:	b2da      	uxtb	r2, r3
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006a1c:	69fa      	ldr	r2, [r7, #28]
 8006a1e:	69b9      	ldr	r1, [r7, #24]
 8006a20:	68f8      	ldr	r0, [r7, #12]
 8006a22:	f000 f883 	bl	8006b2c <I2C_WaitOnTXISFlagUntilTimeout>
 8006a26:	4603      	mov	r3, r0
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d001      	beq.n	8006a30 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8006a2c:	2301      	movs	r3, #1
 8006a2e:	e012      	b.n	8006a56 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006a30:	893b      	ldrh	r3, [r7, #8]
 8006a32:	b2da      	uxtb	r2, r3
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8006a3a:	69fb      	ldr	r3, [r7, #28]
 8006a3c:	9300      	str	r3, [sp, #0]
 8006a3e:	69bb      	ldr	r3, [r7, #24]
 8006a40:	2200      	movs	r2, #0
 8006a42:	2140      	movs	r1, #64	; 0x40
 8006a44:	68f8      	ldr	r0, [r7, #12]
 8006a46:	f000 f831 	bl	8006aac <I2C_WaitOnFlagUntilTimeout>
 8006a4a:	4603      	mov	r3, r0
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d001      	beq.n	8006a54 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8006a50:	2301      	movs	r3, #1
 8006a52:	e000      	b.n	8006a56 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8006a54:	2300      	movs	r3, #0
}
 8006a56:	4618      	mov	r0, r3
 8006a58:	3710      	adds	r7, #16
 8006a5a:	46bd      	mov	sp, r7
 8006a5c:	bd80      	pop	{r7, pc}
 8006a5e:	bf00      	nop
 8006a60:	80002000 	.word	0x80002000

08006a64 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8006a64:	b480      	push	{r7}
 8006a66:	b083      	sub	sp, #12
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	699b      	ldr	r3, [r3, #24]
 8006a72:	f003 0302 	and.w	r3, r3, #2
 8006a76:	2b02      	cmp	r3, #2
 8006a78:	d103      	bne.n	8006a82 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	2200      	movs	r2, #0
 8006a80:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	699b      	ldr	r3, [r3, #24]
 8006a88:	f003 0301 	and.w	r3, r3, #1
 8006a8c:	2b01      	cmp	r3, #1
 8006a8e:	d007      	beq.n	8006aa0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	699a      	ldr	r2, [r3, #24]
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	f042 0201 	orr.w	r2, r2, #1
 8006a9e:	619a      	str	r2, [r3, #24]
  }
}
 8006aa0:	bf00      	nop
 8006aa2:	370c      	adds	r7, #12
 8006aa4:	46bd      	mov	sp, r7
 8006aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aaa:	4770      	bx	lr

08006aac <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006aac:	b580      	push	{r7, lr}
 8006aae:	b084      	sub	sp, #16
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	60f8      	str	r0, [r7, #12]
 8006ab4:	60b9      	str	r1, [r7, #8]
 8006ab6:	603b      	str	r3, [r7, #0]
 8006ab8:	4613      	mov	r3, r2
 8006aba:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006abc:	e022      	b.n	8006b04 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006abe:	683b      	ldr	r3, [r7, #0]
 8006ac0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ac4:	d01e      	beq.n	8006b04 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ac6:	f7fd ff21 	bl	800490c <HAL_GetTick>
 8006aca:	4602      	mov	r2, r0
 8006acc:	69bb      	ldr	r3, [r7, #24]
 8006ace:	1ad3      	subs	r3, r2, r3
 8006ad0:	683a      	ldr	r2, [r7, #0]
 8006ad2:	429a      	cmp	r2, r3
 8006ad4:	d302      	bcc.n	8006adc <I2C_WaitOnFlagUntilTimeout+0x30>
 8006ad6:	683b      	ldr	r3, [r7, #0]
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d113      	bne.n	8006b04 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ae0:	f043 0220 	orr.w	r2, r3, #32
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	2220      	movs	r2, #32
 8006aec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	2200      	movs	r2, #0
 8006af4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	2200      	movs	r2, #0
 8006afc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8006b00:	2301      	movs	r3, #1
 8006b02:	e00f      	b.n	8006b24 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	699a      	ldr	r2, [r3, #24]
 8006b0a:	68bb      	ldr	r3, [r7, #8]
 8006b0c:	4013      	ands	r3, r2
 8006b0e:	68ba      	ldr	r2, [r7, #8]
 8006b10:	429a      	cmp	r2, r3
 8006b12:	bf0c      	ite	eq
 8006b14:	2301      	moveq	r3, #1
 8006b16:	2300      	movne	r3, #0
 8006b18:	b2db      	uxtb	r3, r3
 8006b1a:	461a      	mov	r2, r3
 8006b1c:	79fb      	ldrb	r3, [r7, #7]
 8006b1e:	429a      	cmp	r2, r3
 8006b20:	d0cd      	beq.n	8006abe <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006b22:	2300      	movs	r3, #0
}
 8006b24:	4618      	mov	r0, r3
 8006b26:	3710      	adds	r7, #16
 8006b28:	46bd      	mov	sp, r7
 8006b2a:	bd80      	pop	{r7, pc}

08006b2c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006b2c:	b580      	push	{r7, lr}
 8006b2e:	b084      	sub	sp, #16
 8006b30:	af00      	add	r7, sp, #0
 8006b32:	60f8      	str	r0, [r7, #12]
 8006b34:	60b9      	str	r1, [r7, #8]
 8006b36:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006b38:	e02c      	b.n	8006b94 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8006b3a:	687a      	ldr	r2, [r7, #4]
 8006b3c:	68b9      	ldr	r1, [r7, #8]
 8006b3e:	68f8      	ldr	r0, [r7, #12]
 8006b40:	f000 f870 	bl	8006c24 <I2C_IsAcknowledgeFailed>
 8006b44:	4603      	mov	r3, r0
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d001      	beq.n	8006b4e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006b4a:	2301      	movs	r3, #1
 8006b4c:	e02a      	b.n	8006ba4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006b4e:	68bb      	ldr	r3, [r7, #8]
 8006b50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b54:	d01e      	beq.n	8006b94 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b56:	f7fd fed9 	bl	800490c <HAL_GetTick>
 8006b5a:	4602      	mov	r2, r0
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	1ad3      	subs	r3, r2, r3
 8006b60:	68ba      	ldr	r2, [r7, #8]
 8006b62:	429a      	cmp	r2, r3
 8006b64:	d302      	bcc.n	8006b6c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8006b66:	68bb      	ldr	r3, [r7, #8]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d113      	bne.n	8006b94 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b70:	f043 0220 	orr.w	r2, r3, #32
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	2220      	movs	r2, #32
 8006b7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	2200      	movs	r2, #0
 8006b84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	2200      	movs	r2, #0
 8006b8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8006b90:	2301      	movs	r3, #1
 8006b92:	e007      	b.n	8006ba4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	699b      	ldr	r3, [r3, #24]
 8006b9a:	f003 0302 	and.w	r3, r3, #2
 8006b9e:	2b02      	cmp	r3, #2
 8006ba0:	d1cb      	bne.n	8006b3a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006ba2:	2300      	movs	r3, #0
}
 8006ba4:	4618      	mov	r0, r3
 8006ba6:	3710      	adds	r7, #16
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	bd80      	pop	{r7, pc}

08006bac <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006bac:	b580      	push	{r7, lr}
 8006bae:	b084      	sub	sp, #16
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	60f8      	str	r0, [r7, #12]
 8006bb4:	60b9      	str	r1, [r7, #8]
 8006bb6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006bb8:	e028      	b.n	8006c0c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8006bba:	687a      	ldr	r2, [r7, #4]
 8006bbc:	68b9      	ldr	r1, [r7, #8]
 8006bbe:	68f8      	ldr	r0, [r7, #12]
 8006bc0:	f000 f830 	bl	8006c24 <I2C_IsAcknowledgeFailed>
 8006bc4:	4603      	mov	r3, r0
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d001      	beq.n	8006bce <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006bca:	2301      	movs	r3, #1
 8006bcc:	e026      	b.n	8006c1c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006bce:	f7fd fe9d 	bl	800490c <HAL_GetTick>
 8006bd2:	4602      	mov	r2, r0
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	1ad3      	subs	r3, r2, r3
 8006bd8:	68ba      	ldr	r2, [r7, #8]
 8006bda:	429a      	cmp	r2, r3
 8006bdc:	d302      	bcc.n	8006be4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8006bde:	68bb      	ldr	r3, [r7, #8]
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d113      	bne.n	8006c0c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006be8:	f043 0220 	orr.w	r2, r3, #32
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	2220      	movs	r2, #32
 8006bf4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	2200      	movs	r2, #0
 8006bfc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	2200      	movs	r2, #0
 8006c04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8006c08:	2301      	movs	r3, #1
 8006c0a:	e007      	b.n	8006c1c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	699b      	ldr	r3, [r3, #24]
 8006c12:	f003 0320 	and.w	r3, r3, #32
 8006c16:	2b20      	cmp	r3, #32
 8006c18:	d1cf      	bne.n	8006bba <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006c1a:	2300      	movs	r3, #0
}
 8006c1c:	4618      	mov	r0, r3
 8006c1e:	3710      	adds	r7, #16
 8006c20:	46bd      	mov	sp, r7
 8006c22:	bd80      	pop	{r7, pc}

08006c24 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006c24:	b580      	push	{r7, lr}
 8006c26:	b084      	sub	sp, #16
 8006c28:	af00      	add	r7, sp, #0
 8006c2a:	60f8      	str	r0, [r7, #12]
 8006c2c:	60b9      	str	r1, [r7, #8]
 8006c2e:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	699b      	ldr	r3, [r3, #24]
 8006c36:	f003 0310 	and.w	r3, r3, #16
 8006c3a:	2b10      	cmp	r3, #16
 8006c3c:	d151      	bne.n	8006ce2 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006c3e:	e022      	b.n	8006c86 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006c40:	68bb      	ldr	r3, [r7, #8]
 8006c42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c46:	d01e      	beq.n	8006c86 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c48:	f7fd fe60 	bl	800490c <HAL_GetTick>
 8006c4c:	4602      	mov	r2, r0
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	1ad3      	subs	r3, r2, r3
 8006c52:	68ba      	ldr	r2, [r7, #8]
 8006c54:	429a      	cmp	r2, r3
 8006c56:	d302      	bcc.n	8006c5e <I2C_IsAcknowledgeFailed+0x3a>
 8006c58:	68bb      	ldr	r3, [r7, #8]
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d113      	bne.n	8006c86 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c62:	f043 0220 	orr.w	r2, r3, #32
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	2220      	movs	r2, #32
 8006c6e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	2200      	movs	r2, #0
 8006c76:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	2200      	movs	r2, #0
 8006c7e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8006c82:	2301      	movs	r3, #1
 8006c84:	e02e      	b.n	8006ce4 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	699b      	ldr	r3, [r3, #24]
 8006c8c:	f003 0320 	and.w	r3, r3, #32
 8006c90:	2b20      	cmp	r3, #32
 8006c92:	d1d5      	bne.n	8006c40 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	2210      	movs	r2, #16
 8006c9a:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	2220      	movs	r2, #32
 8006ca2:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006ca4:	68f8      	ldr	r0, [r7, #12]
 8006ca6:	f7ff fedd 	bl	8006a64 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	6859      	ldr	r1, [r3, #4]
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	681a      	ldr	r2, [r3, #0]
 8006cb4:	4b0d      	ldr	r3, [pc, #52]	; (8006cec <I2C_IsAcknowledgeFailed+0xc8>)
 8006cb6:	400b      	ands	r3, r1
 8006cb8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006cbe:	f043 0204 	orr.w	r2, r3, #4
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	2220      	movs	r2, #32
 8006cca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	2200      	movs	r2, #0
 8006cd2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	2200      	movs	r2, #0
 8006cda:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8006cde:	2301      	movs	r3, #1
 8006ce0:	e000      	b.n	8006ce4 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8006ce2:	2300      	movs	r3, #0
}
 8006ce4:	4618      	mov	r0, r3
 8006ce6:	3710      	adds	r7, #16
 8006ce8:	46bd      	mov	sp, r7
 8006cea:	bd80      	pop	{r7, pc}
 8006cec:	fe00e800 	.word	0xfe00e800

08006cf0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8006cf0:	b480      	push	{r7}
 8006cf2:	b085      	sub	sp, #20
 8006cf4:	af00      	add	r7, sp, #0
 8006cf6:	60f8      	str	r0, [r7, #12]
 8006cf8:	607b      	str	r3, [r7, #4]
 8006cfa:	460b      	mov	r3, r1
 8006cfc:	817b      	strh	r3, [r7, #10]
 8006cfe:	4613      	mov	r3, r2
 8006d00:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	685a      	ldr	r2, [r3, #4]
 8006d08:	69bb      	ldr	r3, [r7, #24]
 8006d0a:	0d5b      	lsrs	r3, r3, #21
 8006d0c:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8006d10:	4b0d      	ldr	r3, [pc, #52]	; (8006d48 <I2C_TransferConfig+0x58>)
 8006d12:	430b      	orrs	r3, r1
 8006d14:	43db      	mvns	r3, r3
 8006d16:	ea02 0103 	and.w	r1, r2, r3
 8006d1a:	897b      	ldrh	r3, [r7, #10]
 8006d1c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006d20:	7a7b      	ldrb	r3, [r7, #9]
 8006d22:	041b      	lsls	r3, r3, #16
 8006d24:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006d28:	431a      	orrs	r2, r3
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	431a      	orrs	r2, r3
 8006d2e:	69bb      	ldr	r3, [r7, #24]
 8006d30:	431a      	orrs	r2, r3
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	430a      	orrs	r2, r1
 8006d38:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8006d3a:	bf00      	nop
 8006d3c:	3714      	adds	r7, #20
 8006d3e:	46bd      	mov	sp, r7
 8006d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d44:	4770      	bx	lr
 8006d46:	bf00      	nop
 8006d48:	03ff63ff 	.word	0x03ff63ff

08006d4c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006d4c:	b480      	push	{r7}
 8006d4e:	b083      	sub	sp, #12
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	6078      	str	r0, [r7, #4]
 8006d54:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006d5c:	b2db      	uxtb	r3, r3
 8006d5e:	2b20      	cmp	r3, #32
 8006d60:	d138      	bne.n	8006dd4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006d68:	2b01      	cmp	r3, #1
 8006d6a:	d101      	bne.n	8006d70 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006d6c:	2302      	movs	r3, #2
 8006d6e:	e032      	b.n	8006dd6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	2201      	movs	r2, #1
 8006d74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2224      	movs	r2, #36	; 0x24
 8006d7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	681a      	ldr	r2, [r3, #0]
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	f022 0201 	bic.w	r2, r2, #1
 8006d8e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	681a      	ldr	r2, [r3, #0]
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006d9e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	6819      	ldr	r1, [r3, #0]
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	683a      	ldr	r2, [r7, #0]
 8006dac:	430a      	orrs	r2, r1
 8006dae:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	681a      	ldr	r2, [r3, #0]
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	f042 0201 	orr.w	r2, r2, #1
 8006dbe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	2220      	movs	r2, #32
 8006dc4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	2200      	movs	r2, #0
 8006dcc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	e000      	b.n	8006dd6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006dd4:	2302      	movs	r3, #2
  }
}
 8006dd6:	4618      	mov	r0, r3
 8006dd8:	370c      	adds	r7, #12
 8006dda:	46bd      	mov	sp, r7
 8006ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de0:	4770      	bx	lr

08006de2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006de2:	b480      	push	{r7}
 8006de4:	b085      	sub	sp, #20
 8006de6:	af00      	add	r7, sp, #0
 8006de8:	6078      	str	r0, [r7, #4]
 8006dea:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006df2:	b2db      	uxtb	r3, r3
 8006df4:	2b20      	cmp	r3, #32
 8006df6:	d139      	bne.n	8006e6c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006dfe:	2b01      	cmp	r3, #1
 8006e00:	d101      	bne.n	8006e06 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006e02:	2302      	movs	r3, #2
 8006e04:	e033      	b.n	8006e6e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	2201      	movs	r2, #1
 8006e0a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	2224      	movs	r2, #36	; 0x24
 8006e12:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	681a      	ldr	r2, [r3, #0]
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	f022 0201 	bic.w	r2, r2, #1
 8006e24:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006e34:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006e36:	683b      	ldr	r3, [r7, #0]
 8006e38:	021b      	lsls	r3, r3, #8
 8006e3a:	68fa      	ldr	r2, [r7, #12]
 8006e3c:	4313      	orrs	r3, r2
 8006e3e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	68fa      	ldr	r2, [r7, #12]
 8006e46:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	681a      	ldr	r2, [r3, #0]
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	f042 0201 	orr.w	r2, r2, #1
 8006e56:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2220      	movs	r2, #32
 8006e5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2200      	movs	r2, #0
 8006e64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006e68:	2300      	movs	r3, #0
 8006e6a:	e000      	b.n	8006e6e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006e6c:	2302      	movs	r3, #2
  }
}
 8006e6e:	4618      	mov	r0, r3
 8006e70:	3714      	adds	r7, #20
 8006e72:	46bd      	mov	sp, r7
 8006e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e78:	4770      	bx	lr
	...

08006e7c <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8006e7c:	b580      	push	{r7, lr}
 8006e7e:	b084      	sub	sp, #16
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	6078      	str	r0, [r7, #4]
  uint32_t tmp, tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d101      	bne.n	8006e8e <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8006e8a:	2301      	movs	r3, #1
 8006e8c:	e0bf      	b.n	800700e <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8006e94:	b2db      	uxtb	r3, r3
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d106      	bne.n	8006ea8 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	2200      	movs	r2, #0
 8006e9e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8006ea2:	6878      	ldr	r0, [r7, #4]
 8006ea4:	f7fd f8ce 	bl	8004044 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	2202      	movs	r2, #2
 8006eac:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	699a      	ldr	r2, [r3, #24]
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8006ebe:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	6999      	ldr	r1, [r3, #24]
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	685a      	ldr	r2, [r3, #4]
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	689b      	ldr	r3, [r3, #8]
 8006ece:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006ed4:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	691b      	ldr	r3, [r3, #16]
 8006eda:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	430a      	orrs	r2, r1
 8006ee2:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	6899      	ldr	r1, [r3, #8]
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681a      	ldr	r2, [r3, #0]
 8006eee:	4b4a      	ldr	r3, [pc, #296]	; (8007018 <HAL_LTDC_Init+0x19c>)
 8006ef0:	400b      	ands	r3, r1
 8006ef2:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	695b      	ldr	r3, [r3, #20]
 8006ef8:	041b      	lsls	r3, r3, #16
 8006efa:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	6899      	ldr	r1, [r3, #8]
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	699a      	ldr	r2, [r3, #24]
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	431a      	orrs	r2, r3
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	430a      	orrs	r2, r1
 8006f10:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	68d9      	ldr	r1, [r3, #12]
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681a      	ldr	r2, [r3, #0]
 8006f1c:	4b3e      	ldr	r3, [pc, #248]	; (8007018 <HAL_LTDC_Init+0x19c>)
 8006f1e:	400b      	ands	r3, r1
 8006f20:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	69db      	ldr	r3, [r3, #28]
 8006f26:	041b      	lsls	r3, r3, #16
 8006f28:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	68d9      	ldr	r1, [r3, #12]
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	6a1a      	ldr	r2, [r3, #32]
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	431a      	orrs	r2, r3
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	430a      	orrs	r2, r1
 8006f3e:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	6919      	ldr	r1, [r3, #16]
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681a      	ldr	r2, [r3, #0]
 8006f4a:	4b33      	ldr	r3, [pc, #204]	; (8007018 <HAL_LTDC_Init+0x19c>)
 8006f4c:	400b      	ands	r3, r1
 8006f4e:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f54:	041b      	lsls	r3, r3, #16
 8006f56:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	6919      	ldr	r1, [r3, #16]
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	431a      	orrs	r2, r3
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	430a      	orrs	r2, r1
 8006f6c:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	6959      	ldr	r1, [r3, #20]
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681a      	ldr	r2, [r3, #0]
 8006f78:	4b27      	ldr	r3, [pc, #156]	; (8007018 <HAL_LTDC_Init+0x19c>)
 8006f7a:	400b      	ands	r3, r1
 8006f7c:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f82:	041b      	lsls	r3, r3, #16
 8006f84:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	6959      	ldr	r1, [r3, #20]
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	431a      	orrs	r2, r3
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	430a      	orrs	r2, r1
 8006f9a:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006fa2:	021b      	lsls	r3, r3, #8
 8006fa4:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8006fac:	041b      	lsls	r3, r3, #16
 8006fae:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8006fbe:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006fc6:	68ba      	ldr	r2, [r7, #8]
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	4313      	orrs	r3, r2
 8006fcc:	687a      	ldr	r2, [r7, #4]
 8006fce:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8006fd2:	431a      	orrs	r2, r3
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	430a      	orrs	r2, r1
 8006fda:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	f042 0206 	orr.w	r2, r2, #6
 8006fea:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	699a      	ldr	r2, [r3, #24]
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	f042 0201 	orr.w	r2, r2, #1
 8006ffa:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	2200      	movs	r2, #0
 8007000:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	2201      	movs	r2, #1
 8007008:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 800700c:	2300      	movs	r3, #0
}
 800700e:	4618      	mov	r0, r3
 8007010:	3710      	adds	r7, #16
 8007012:	46bd      	mov	sp, r7
 8007014:	bd80      	pop	{r7, pc}
 8007016:	bf00      	nop
 8007018:	f000f800 	.word	0xf000f800

0800701c <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 800701c:	b580      	push	{r7, lr}
 800701e:	b084      	sub	sp, #16
 8007020:	af00      	add	r7, sp, #0
 8007022:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800702a:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007032:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	f003 0304 	and.w	r3, r3, #4
 800703a:	2b00      	cmp	r3, #0
 800703c:	d023      	beq.n	8007086 <HAL_LTDC_IRQHandler+0x6a>
 800703e:	68bb      	ldr	r3, [r7, #8]
 8007040:	f003 0304 	and.w	r3, r3, #4
 8007044:	2b00      	cmp	r3, #0
 8007046:	d01e      	beq.n	8007086 <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	f022 0204 	bic.w	r2, r2, #4
 8007056:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	2204      	movs	r2, #4
 800705e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8007066:	f043 0201 	orr.w	r2, r3, #1
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	2204      	movs	r2, #4
 8007074:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	2200      	movs	r2, #0
 800707c:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8007080:	6878      	ldr	r0, [r7, #4]
 8007082:	f000 f86f 	bl	8007164 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	f003 0302 	and.w	r3, r3, #2
 800708c:	2b00      	cmp	r3, #0
 800708e:	d023      	beq.n	80070d8 <HAL_LTDC_IRQHandler+0xbc>
 8007090:	68bb      	ldr	r3, [r7, #8]
 8007092:	f003 0302 	and.w	r3, r3, #2
 8007096:	2b00      	cmp	r3, #0
 8007098:	d01e      	beq.n	80070d8 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	f022 0202 	bic.w	r2, r2, #2
 80070a8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	2202      	movs	r2, #2
 80070b0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80070b8:	f043 0202 	orr.w	r2, r3, #2
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	2204      	movs	r2, #4
 80070c6:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	2200      	movs	r2, #0
 80070ce:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 80070d2:	6878      	ldr	r0, [r7, #4]
 80070d4:	f000 f846 	bl	8007164 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	f003 0301 	and.w	r3, r3, #1
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d01b      	beq.n	800711a <HAL_LTDC_IRQHandler+0xfe>
 80070e2:	68bb      	ldr	r3, [r7, #8]
 80070e4:	f003 0301 	and.w	r3, r3, #1
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d016      	beq.n	800711a <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	f022 0201 	bic.w	r2, r2, #1
 80070fa:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	2201      	movs	r2, #1
 8007102:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	2201      	movs	r2, #1
 8007108:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2200      	movs	r2, #0
 8007110:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 8007114:	6878      	ldr	r0, [r7, #4]
 8007116:	f000 f82f 	bl	8007178 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	f003 0308 	and.w	r3, r3, #8
 8007120:	2b00      	cmp	r3, #0
 8007122:	d01b      	beq.n	800715c <HAL_LTDC_IRQHandler+0x140>
 8007124:	68bb      	ldr	r3, [r7, #8]
 8007126:	f003 0308 	and.w	r3, r3, #8
 800712a:	2b00      	cmp	r3, #0
 800712c:	d016      	beq.n	800715c <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	f022 0208 	bic.w	r2, r2, #8
 800713c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	2208      	movs	r2, #8
 8007144:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	2201      	movs	r2, #1
 800714a:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	2200      	movs	r2, #0
 8007152:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 8007156:	6878      	ldr	r0, [r7, #4]
 8007158:	f000 f818 	bl	800718c <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 800715c:	bf00      	nop
 800715e:	3710      	adds	r7, #16
 8007160:	46bd      	mov	sp, r7
 8007162:	bd80      	pop	{r7, pc}

08007164 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 8007164:	b480      	push	{r7}
 8007166:	b083      	sub	sp, #12
 8007168:	af00      	add	r7, sp, #0
 800716a:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 800716c:	bf00      	nop
 800716e:	370c      	adds	r7, #12
 8007170:	46bd      	mov	sp, r7
 8007172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007176:	4770      	bx	lr

08007178 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8007178:	b480      	push	{r7}
 800717a:	b083      	sub	sp, #12
 800717c:	af00      	add	r7, sp, #0
 800717e:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 8007180:	bf00      	nop
 8007182:	370c      	adds	r7, #12
 8007184:	46bd      	mov	sp, r7
 8007186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800718a:	4770      	bx	lr

0800718c <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 800718c:	b480      	push	{r7}
 800718e:	b083      	sub	sp, #12
 8007190:	af00      	add	r7, sp, #0
 8007192:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 8007194:	bf00      	nop
 8007196:	370c      	adds	r7, #12
 8007198:	46bd      	mov	sp, r7
 800719a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719e:	4770      	bx	lr

080071a0 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80071a0:	b5b0      	push	{r4, r5, r7, lr}
 80071a2:	b084      	sub	sp, #16
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	60f8      	str	r0, [r7, #12]
 80071a8:	60b9      	str	r1, [r7, #8]
 80071aa:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 80071b2:	2b01      	cmp	r3, #1
 80071b4:	d101      	bne.n	80071ba <HAL_LTDC_ConfigLayer+0x1a>
 80071b6:	2302      	movs	r3, #2
 80071b8:	e02c      	b.n	8007214 <HAL_LTDC_ConfigLayer+0x74>
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	2201      	movs	r2, #1
 80071be:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	2202      	movs	r2, #2
 80071c6:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 80071ca:	68fa      	ldr	r2, [r7, #12]
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	2134      	movs	r1, #52	; 0x34
 80071d0:	fb01 f303 	mul.w	r3, r1, r3
 80071d4:	4413      	add	r3, r2
 80071d6:	f103 0238 	add.w	r2, r3, #56	; 0x38
 80071da:	68bb      	ldr	r3, [r7, #8]
 80071dc:	4614      	mov	r4, r2
 80071de:	461d      	mov	r5, r3
 80071e0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80071e2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80071e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80071e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80071e8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80071ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80071ec:	682b      	ldr	r3, [r5, #0]
 80071ee:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 80071f0:	687a      	ldr	r2, [r7, #4]
 80071f2:	68b9      	ldr	r1, [r7, #8]
 80071f4:	68f8      	ldr	r0, [r7, #12]
 80071f6:	f000 f81f 	bl	8007238 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	2201      	movs	r2, #1
 8007200:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	2201      	movs	r2, #1
 8007206:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	2200      	movs	r2, #0
 800720e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8007212:	2300      	movs	r3, #0
}
 8007214:	4618      	mov	r0, r3
 8007216:	3710      	adds	r7, #16
 8007218:	46bd      	mov	sp, r7
 800721a:	bdb0      	pop	{r4, r5, r7, pc}

0800721c <HAL_LTDC_GetState>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL state
  */
HAL_LTDC_StateTypeDef HAL_LTDC_GetState(LTDC_HandleTypeDef *hltdc)
{
 800721c:	b480      	push	{r7}
 800721e:	b083      	sub	sp, #12
 8007220:	af00      	add	r7, sp, #0
 8007222:	6078      	str	r0, [r7, #4]
  return hltdc->State;
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 800722a:	b2db      	uxtb	r3, r3
}
 800722c:	4618      	mov	r0, r3
 800722e:	370c      	adds	r7, #12
 8007230:	46bd      	mov	sp, r7
 8007232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007236:	4770      	bx	lr

08007238 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8007238:	b480      	push	{r7}
 800723a:	b089      	sub	sp, #36	; 0x24
 800723c:	af00      	add	r7, sp, #0
 800723e:	60f8      	str	r0, [r7, #12]
 8007240:	60b9      	str	r1, [r7, #8]
 8007242:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8007244:	68bb      	ldr	r3, [r7, #8]
 8007246:	685a      	ldr	r2, [r3, #4]
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	68db      	ldr	r3, [r3, #12]
 800724e:	0c1b      	lsrs	r3, r3, #16
 8007250:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007254:	4413      	add	r3, r2
 8007256:	041b      	lsls	r3, r3, #16
 8007258:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	461a      	mov	r2, r3
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	01db      	lsls	r3, r3, #7
 8007264:	4413      	add	r3, r2
 8007266:	3384      	adds	r3, #132	; 0x84
 8007268:	685b      	ldr	r3, [r3, #4]
 800726a:	68fa      	ldr	r2, [r7, #12]
 800726c:	6812      	ldr	r2, [r2, #0]
 800726e:	4611      	mov	r1, r2
 8007270:	687a      	ldr	r2, [r7, #4]
 8007272:	01d2      	lsls	r2, r2, #7
 8007274:	440a      	add	r2, r1
 8007276:	3284      	adds	r2, #132	; 0x84
 8007278:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 800727c:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800727e:	68bb      	ldr	r3, [r7, #8]
 8007280:	681a      	ldr	r2, [r3, #0]
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	68db      	ldr	r3, [r3, #12]
 8007288:	0c1b      	lsrs	r3, r3, #16
 800728a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800728e:	4413      	add	r3, r2
 8007290:	1c5a      	adds	r2, r3, #1
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	4619      	mov	r1, r3
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	01db      	lsls	r3, r3, #7
 800729c:	440b      	add	r3, r1
 800729e:	3384      	adds	r3, #132	; 0x84
 80072a0:	4619      	mov	r1, r3
 80072a2:	69fb      	ldr	r3, [r7, #28]
 80072a4:	4313      	orrs	r3, r2
 80072a6:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 80072a8:	68bb      	ldr	r3, [r7, #8]
 80072aa:	68da      	ldr	r2, [r3, #12]
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	68db      	ldr	r3, [r3, #12]
 80072b2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80072b6:	4413      	add	r3, r2
 80072b8:	041b      	lsls	r3, r3, #16
 80072ba:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	461a      	mov	r2, r3
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	01db      	lsls	r3, r3, #7
 80072c6:	4413      	add	r3, r2
 80072c8:	3384      	adds	r3, #132	; 0x84
 80072ca:	689b      	ldr	r3, [r3, #8]
 80072cc:	68fa      	ldr	r2, [r7, #12]
 80072ce:	6812      	ldr	r2, [r2, #0]
 80072d0:	4611      	mov	r1, r2
 80072d2:	687a      	ldr	r2, [r7, #4]
 80072d4:	01d2      	lsls	r2, r2, #7
 80072d6:	440a      	add	r2, r1
 80072d8:	3284      	adds	r2, #132	; 0x84
 80072da:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 80072de:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 80072e0:	68bb      	ldr	r3, [r7, #8]
 80072e2:	689a      	ldr	r2, [r3, #8]
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	68db      	ldr	r3, [r3, #12]
 80072ea:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80072ee:	4413      	add	r3, r2
 80072f0:	1c5a      	adds	r2, r3, #1
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	4619      	mov	r1, r3
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	01db      	lsls	r3, r3, #7
 80072fc:	440b      	add	r3, r1
 80072fe:	3384      	adds	r3, #132	; 0x84
 8007300:	4619      	mov	r1, r3
 8007302:	69fb      	ldr	r3, [r7, #28]
 8007304:	4313      	orrs	r3, r2
 8007306:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	461a      	mov	r2, r3
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	01db      	lsls	r3, r3, #7
 8007312:	4413      	add	r3, r2
 8007314:	3384      	adds	r3, #132	; 0x84
 8007316:	691b      	ldr	r3, [r3, #16]
 8007318:	68fa      	ldr	r2, [r7, #12]
 800731a:	6812      	ldr	r2, [r2, #0]
 800731c:	4611      	mov	r1, r2
 800731e:	687a      	ldr	r2, [r7, #4]
 8007320:	01d2      	lsls	r2, r2, #7
 8007322:	440a      	add	r2, r1
 8007324:	3284      	adds	r2, #132	; 0x84
 8007326:	f023 0307 	bic.w	r3, r3, #7
 800732a:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	461a      	mov	r2, r3
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	01db      	lsls	r3, r3, #7
 8007336:	4413      	add	r3, r2
 8007338:	3384      	adds	r3, #132	; 0x84
 800733a:	461a      	mov	r2, r3
 800733c:	68bb      	ldr	r3, [r7, #8]
 800733e:	691b      	ldr	r3, [r3, #16]
 8007340:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8007342:	68bb      	ldr	r3, [r7, #8]
 8007344:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8007348:	021b      	lsls	r3, r3, #8
 800734a:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 800734c:	68bb      	ldr	r3, [r7, #8]
 800734e:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8007352:	041b      	lsls	r3, r3, #16
 8007354:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8007356:	68bb      	ldr	r3, [r7, #8]
 8007358:	699b      	ldr	r3, [r3, #24]
 800735a:	061b      	lsls	r3, r3, #24
 800735c:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	461a      	mov	r2, r3
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	01db      	lsls	r3, r3, #7
 8007368:	4413      	add	r3, r2
 800736a:	3384      	adds	r3, #132	; 0x84
 800736c:	699b      	ldr	r3, [r3, #24]
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	461a      	mov	r2, r3
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	01db      	lsls	r3, r3, #7
 8007378:	4413      	add	r3, r2
 800737a:	3384      	adds	r3, #132	; 0x84
 800737c:	461a      	mov	r2, r3
 800737e:	2300      	movs	r3, #0
 8007380:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8007382:	68bb      	ldr	r3, [r7, #8]
 8007384:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8007388:	461a      	mov	r2, r3
 800738a:	69fb      	ldr	r3, [r7, #28]
 800738c:	431a      	orrs	r2, r3
 800738e:	69bb      	ldr	r3, [r7, #24]
 8007390:	431a      	orrs	r2, r3
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	4619      	mov	r1, r3
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	01db      	lsls	r3, r3, #7
 800739c:	440b      	add	r3, r1
 800739e:	3384      	adds	r3, #132	; 0x84
 80073a0:	4619      	mov	r1, r3
 80073a2:	697b      	ldr	r3, [r7, #20]
 80073a4:	4313      	orrs	r3, r2
 80073a6:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	461a      	mov	r2, r3
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	01db      	lsls	r3, r3, #7
 80073b2:	4413      	add	r3, r2
 80073b4:	3384      	adds	r3, #132	; 0x84
 80073b6:	695b      	ldr	r3, [r3, #20]
 80073b8:	68fa      	ldr	r2, [r7, #12]
 80073ba:	6812      	ldr	r2, [r2, #0]
 80073bc:	4611      	mov	r1, r2
 80073be:	687a      	ldr	r2, [r7, #4]
 80073c0:	01d2      	lsls	r2, r2, #7
 80073c2:	440a      	add	r2, r1
 80073c4:	3284      	adds	r2, #132	; 0x84
 80073c6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80073ca:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	461a      	mov	r2, r3
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	01db      	lsls	r3, r3, #7
 80073d6:	4413      	add	r3, r2
 80073d8:	3384      	adds	r3, #132	; 0x84
 80073da:	461a      	mov	r2, r3
 80073dc:	68bb      	ldr	r3, [r7, #8]
 80073de:	695b      	ldr	r3, [r3, #20]
 80073e0:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	461a      	mov	r2, r3
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	01db      	lsls	r3, r3, #7
 80073ec:	4413      	add	r3, r2
 80073ee:	3384      	adds	r3, #132	; 0x84
 80073f0:	69da      	ldr	r2, [r3, #28]
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	4619      	mov	r1, r3
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	01db      	lsls	r3, r3, #7
 80073fc:	440b      	add	r3, r1
 80073fe:	3384      	adds	r3, #132	; 0x84
 8007400:	4619      	mov	r1, r3
 8007402:	4b58      	ldr	r3, [pc, #352]	; (8007564 <LTDC_SetConfig+0x32c>)
 8007404:	4013      	ands	r3, r2
 8007406:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8007408:	68bb      	ldr	r3, [r7, #8]
 800740a:	69da      	ldr	r2, [r3, #28]
 800740c:	68bb      	ldr	r3, [r7, #8]
 800740e:	6a1b      	ldr	r3, [r3, #32]
 8007410:	68f9      	ldr	r1, [r7, #12]
 8007412:	6809      	ldr	r1, [r1, #0]
 8007414:	4608      	mov	r0, r1
 8007416:	6879      	ldr	r1, [r7, #4]
 8007418:	01c9      	lsls	r1, r1, #7
 800741a:	4401      	add	r1, r0
 800741c:	3184      	adds	r1, #132	; 0x84
 800741e:	4313      	orrs	r3, r2
 8007420:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	461a      	mov	r2, r3
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	01db      	lsls	r3, r3, #7
 800742c:	4413      	add	r3, r2
 800742e:	3384      	adds	r3, #132	; 0x84
 8007430:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	461a      	mov	r2, r3
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	01db      	lsls	r3, r3, #7
 800743c:	4413      	add	r3, r2
 800743e:	3384      	adds	r3, #132	; 0x84
 8007440:	461a      	mov	r2, r3
 8007442:	2300      	movs	r3, #0
 8007444:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	461a      	mov	r2, r3
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	01db      	lsls	r3, r3, #7
 8007450:	4413      	add	r3, r2
 8007452:	3384      	adds	r3, #132	; 0x84
 8007454:	461a      	mov	r2, r3
 8007456:	68bb      	ldr	r3, [r7, #8]
 8007458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800745a:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 800745c:	68bb      	ldr	r3, [r7, #8]
 800745e:	691b      	ldr	r3, [r3, #16]
 8007460:	2b00      	cmp	r3, #0
 8007462:	d102      	bne.n	800746a <LTDC_SetConfig+0x232>
  {
    tmp = 4U;
 8007464:	2304      	movs	r3, #4
 8007466:	61fb      	str	r3, [r7, #28]
 8007468:	e01b      	b.n	80074a2 <LTDC_SetConfig+0x26a>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 800746a:	68bb      	ldr	r3, [r7, #8]
 800746c:	691b      	ldr	r3, [r3, #16]
 800746e:	2b01      	cmp	r3, #1
 8007470:	d102      	bne.n	8007478 <LTDC_SetConfig+0x240>
  {
    tmp = 3U;
 8007472:	2303      	movs	r3, #3
 8007474:	61fb      	str	r3, [r7, #28]
 8007476:	e014      	b.n	80074a2 <LTDC_SetConfig+0x26a>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8007478:	68bb      	ldr	r3, [r7, #8]
 800747a:	691b      	ldr	r3, [r3, #16]
 800747c:	2b04      	cmp	r3, #4
 800747e:	d00b      	beq.n	8007498 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8007480:	68bb      	ldr	r3, [r7, #8]
 8007482:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8007484:	2b02      	cmp	r3, #2
 8007486:	d007      	beq.n	8007498 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8007488:	68bb      	ldr	r3, [r7, #8]
 800748a:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800748c:	2b03      	cmp	r3, #3
 800748e:	d003      	beq.n	8007498 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8007490:	68bb      	ldr	r3, [r7, #8]
 8007492:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8007494:	2b07      	cmp	r3, #7
 8007496:	d102      	bne.n	800749e <LTDC_SetConfig+0x266>
  {
    tmp = 2U;
 8007498:	2302      	movs	r3, #2
 800749a:	61fb      	str	r3, [r7, #28]
 800749c:	e001      	b.n	80074a2 <LTDC_SetConfig+0x26a>
  }
  else
  {
    tmp = 1U;
 800749e:	2301      	movs	r3, #1
 80074a0:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	461a      	mov	r2, r3
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	01db      	lsls	r3, r3, #7
 80074ac:	4413      	add	r3, r2
 80074ae:	3384      	adds	r3, #132	; 0x84
 80074b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074b2:	68fa      	ldr	r2, [r7, #12]
 80074b4:	6812      	ldr	r2, [r2, #0]
 80074b6:	4611      	mov	r1, r2
 80074b8:	687a      	ldr	r2, [r7, #4]
 80074ba:	01d2      	lsls	r2, r2, #7
 80074bc:	440a      	add	r2, r1
 80074be:	3284      	adds	r2, #132	; 0x84
 80074c0:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 80074c4:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 80074c6:	68bb      	ldr	r3, [r7, #8]
 80074c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074ca:	69fa      	ldr	r2, [r7, #28]
 80074cc:	fb02 f303 	mul.w	r3, r2, r3
 80074d0:	041a      	lsls	r2, r3, #16
 80074d2:	68bb      	ldr	r3, [r7, #8]
 80074d4:	6859      	ldr	r1, [r3, #4]
 80074d6:	68bb      	ldr	r3, [r7, #8]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	1acb      	subs	r3, r1, r3
 80074dc:	69f9      	ldr	r1, [r7, #28]
 80074de:	fb01 f303 	mul.w	r3, r1, r3
 80074e2:	3303      	adds	r3, #3
 80074e4:	68f9      	ldr	r1, [r7, #12]
 80074e6:	6809      	ldr	r1, [r1, #0]
 80074e8:	4608      	mov	r0, r1
 80074ea:	6879      	ldr	r1, [r7, #4]
 80074ec:	01c9      	lsls	r1, r1, #7
 80074ee:	4401      	add	r1, r0
 80074f0:	3184      	adds	r1, #132	; 0x84
 80074f2:	4313      	orrs	r3, r2
 80074f4:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	461a      	mov	r2, r3
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	01db      	lsls	r3, r3, #7
 8007500:	4413      	add	r3, r2
 8007502:	3384      	adds	r3, #132	; 0x84
 8007504:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	4619      	mov	r1, r3
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	01db      	lsls	r3, r3, #7
 8007510:	440b      	add	r3, r1
 8007512:	3384      	adds	r3, #132	; 0x84
 8007514:	4619      	mov	r1, r3
 8007516:	4b14      	ldr	r3, [pc, #80]	; (8007568 <LTDC_SetConfig+0x330>)
 8007518:	4013      	ands	r3, r2
 800751a:	630b      	str	r3, [r1, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	461a      	mov	r2, r3
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	01db      	lsls	r3, r3, #7
 8007526:	4413      	add	r3, r2
 8007528:	3384      	adds	r3, #132	; 0x84
 800752a:	461a      	mov	r2, r3
 800752c:	68bb      	ldr	r3, [r7, #8]
 800752e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007530:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	461a      	mov	r2, r3
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	01db      	lsls	r3, r3, #7
 800753c:	4413      	add	r3, r2
 800753e:	3384      	adds	r3, #132	; 0x84
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	68fa      	ldr	r2, [r7, #12]
 8007544:	6812      	ldr	r2, [r2, #0]
 8007546:	4611      	mov	r1, r2
 8007548:	687a      	ldr	r2, [r7, #4]
 800754a:	01d2      	lsls	r2, r2, #7
 800754c:	440a      	add	r2, r1
 800754e:	3284      	adds	r2, #132	; 0x84
 8007550:	f043 0301 	orr.w	r3, r3, #1
 8007554:	6013      	str	r3, [r2, #0]
}
 8007556:	bf00      	nop
 8007558:	3724      	adds	r7, #36	; 0x24
 800755a:	46bd      	mov	sp, r7
 800755c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007560:	4770      	bx	lr
 8007562:	bf00      	nop
 8007564:	fffff8f8 	.word	0xfffff8f8
 8007568:	fffff800 	.word	0xfffff800

0800756c <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800756c:	b480      	push	{r7}
 800756e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007570:	4b05      	ldr	r3, [pc, #20]	; (8007588 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	4a04      	ldr	r2, [pc, #16]	; (8007588 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8007576:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800757a:	6013      	str	r3, [r2, #0]
}
 800757c:	bf00      	nop
 800757e:	46bd      	mov	sp, r7
 8007580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007584:	4770      	bx	lr
 8007586:	bf00      	nop
 8007588:	40007000 	.word	0x40007000

0800758c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800758c:	b580      	push	{r7, lr}
 800758e:	b082      	sub	sp, #8
 8007590:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8007592:	2300      	movs	r3, #0
 8007594:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8007596:	4b23      	ldr	r3, [pc, #140]	; (8007624 <HAL_PWREx_EnableOverDrive+0x98>)
 8007598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800759a:	4a22      	ldr	r2, [pc, #136]	; (8007624 <HAL_PWREx_EnableOverDrive+0x98>)
 800759c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80075a0:	6413      	str	r3, [r2, #64]	; 0x40
 80075a2:	4b20      	ldr	r3, [pc, #128]	; (8007624 <HAL_PWREx_EnableOverDrive+0x98>)
 80075a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80075aa:	603b      	str	r3, [r7, #0]
 80075ac:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80075ae:	4b1e      	ldr	r3, [pc, #120]	; (8007628 <HAL_PWREx_EnableOverDrive+0x9c>)
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	4a1d      	ldr	r2, [pc, #116]	; (8007628 <HAL_PWREx_EnableOverDrive+0x9c>)
 80075b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80075b8:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80075ba:	f7fd f9a7 	bl	800490c <HAL_GetTick>
 80075be:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80075c0:	e009      	b.n	80075d6 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80075c2:	f7fd f9a3 	bl	800490c <HAL_GetTick>
 80075c6:	4602      	mov	r2, r0
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	1ad3      	subs	r3, r2, r3
 80075cc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80075d0:	d901      	bls.n	80075d6 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80075d2:	2303      	movs	r3, #3
 80075d4:	e022      	b.n	800761c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80075d6:	4b14      	ldr	r3, [pc, #80]	; (8007628 <HAL_PWREx_EnableOverDrive+0x9c>)
 80075d8:	685b      	ldr	r3, [r3, #4]
 80075da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80075de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80075e2:	d1ee      	bne.n	80075c2 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80075e4:	4b10      	ldr	r3, [pc, #64]	; (8007628 <HAL_PWREx_EnableOverDrive+0x9c>)
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	4a0f      	ldr	r2, [pc, #60]	; (8007628 <HAL_PWREx_EnableOverDrive+0x9c>)
 80075ea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80075ee:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80075f0:	f7fd f98c 	bl	800490c <HAL_GetTick>
 80075f4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80075f6:	e009      	b.n	800760c <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80075f8:	f7fd f988 	bl	800490c <HAL_GetTick>
 80075fc:	4602      	mov	r2, r0
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	1ad3      	subs	r3, r2, r3
 8007602:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007606:	d901      	bls.n	800760c <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8007608:	2303      	movs	r3, #3
 800760a:	e007      	b.n	800761c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800760c:	4b06      	ldr	r3, [pc, #24]	; (8007628 <HAL_PWREx_EnableOverDrive+0x9c>)
 800760e:	685b      	ldr	r3, [r3, #4]
 8007610:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007614:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007618:	d1ee      	bne.n	80075f8 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800761a:	2300      	movs	r3, #0
}
 800761c:	4618      	mov	r0, r3
 800761e:	3708      	adds	r7, #8
 8007620:	46bd      	mov	sp, r7
 8007622:	bd80      	pop	{r7, pc}
 8007624:	40023800 	.word	0x40023800
 8007628:	40007000 	.word	0x40007000

0800762c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800762c:	b580      	push	{r7, lr}
 800762e:	b086      	sub	sp, #24
 8007630:	af00      	add	r7, sp, #0
 8007632:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8007634:	2300      	movs	r3, #0
 8007636:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	2b00      	cmp	r3, #0
 800763c:	d101      	bne.n	8007642 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800763e:	2301      	movs	r3, #1
 8007640:	e291      	b.n	8007b66 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	f003 0301 	and.w	r3, r3, #1
 800764a:	2b00      	cmp	r3, #0
 800764c:	f000 8087 	beq.w	800775e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007650:	4b96      	ldr	r3, [pc, #600]	; (80078ac <HAL_RCC_OscConfig+0x280>)
 8007652:	689b      	ldr	r3, [r3, #8]
 8007654:	f003 030c 	and.w	r3, r3, #12
 8007658:	2b04      	cmp	r3, #4
 800765a:	d00c      	beq.n	8007676 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800765c:	4b93      	ldr	r3, [pc, #588]	; (80078ac <HAL_RCC_OscConfig+0x280>)
 800765e:	689b      	ldr	r3, [r3, #8]
 8007660:	f003 030c 	and.w	r3, r3, #12
 8007664:	2b08      	cmp	r3, #8
 8007666:	d112      	bne.n	800768e <HAL_RCC_OscConfig+0x62>
 8007668:	4b90      	ldr	r3, [pc, #576]	; (80078ac <HAL_RCC_OscConfig+0x280>)
 800766a:	685b      	ldr	r3, [r3, #4]
 800766c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007670:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007674:	d10b      	bne.n	800768e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007676:	4b8d      	ldr	r3, [pc, #564]	; (80078ac <HAL_RCC_OscConfig+0x280>)
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800767e:	2b00      	cmp	r3, #0
 8007680:	d06c      	beq.n	800775c <HAL_RCC_OscConfig+0x130>
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	685b      	ldr	r3, [r3, #4]
 8007686:	2b00      	cmp	r3, #0
 8007688:	d168      	bne.n	800775c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800768a:	2301      	movs	r3, #1
 800768c:	e26b      	b.n	8007b66 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	685b      	ldr	r3, [r3, #4]
 8007692:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007696:	d106      	bne.n	80076a6 <HAL_RCC_OscConfig+0x7a>
 8007698:	4b84      	ldr	r3, [pc, #528]	; (80078ac <HAL_RCC_OscConfig+0x280>)
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	4a83      	ldr	r2, [pc, #524]	; (80078ac <HAL_RCC_OscConfig+0x280>)
 800769e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80076a2:	6013      	str	r3, [r2, #0]
 80076a4:	e02e      	b.n	8007704 <HAL_RCC_OscConfig+0xd8>
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	685b      	ldr	r3, [r3, #4]
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d10c      	bne.n	80076c8 <HAL_RCC_OscConfig+0x9c>
 80076ae:	4b7f      	ldr	r3, [pc, #508]	; (80078ac <HAL_RCC_OscConfig+0x280>)
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	4a7e      	ldr	r2, [pc, #504]	; (80078ac <HAL_RCC_OscConfig+0x280>)
 80076b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80076b8:	6013      	str	r3, [r2, #0]
 80076ba:	4b7c      	ldr	r3, [pc, #496]	; (80078ac <HAL_RCC_OscConfig+0x280>)
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	4a7b      	ldr	r2, [pc, #492]	; (80078ac <HAL_RCC_OscConfig+0x280>)
 80076c0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80076c4:	6013      	str	r3, [r2, #0]
 80076c6:	e01d      	b.n	8007704 <HAL_RCC_OscConfig+0xd8>
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	685b      	ldr	r3, [r3, #4]
 80076cc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80076d0:	d10c      	bne.n	80076ec <HAL_RCC_OscConfig+0xc0>
 80076d2:	4b76      	ldr	r3, [pc, #472]	; (80078ac <HAL_RCC_OscConfig+0x280>)
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	4a75      	ldr	r2, [pc, #468]	; (80078ac <HAL_RCC_OscConfig+0x280>)
 80076d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80076dc:	6013      	str	r3, [r2, #0]
 80076de:	4b73      	ldr	r3, [pc, #460]	; (80078ac <HAL_RCC_OscConfig+0x280>)
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	4a72      	ldr	r2, [pc, #456]	; (80078ac <HAL_RCC_OscConfig+0x280>)
 80076e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80076e8:	6013      	str	r3, [r2, #0]
 80076ea:	e00b      	b.n	8007704 <HAL_RCC_OscConfig+0xd8>
 80076ec:	4b6f      	ldr	r3, [pc, #444]	; (80078ac <HAL_RCC_OscConfig+0x280>)
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	4a6e      	ldr	r2, [pc, #440]	; (80078ac <HAL_RCC_OscConfig+0x280>)
 80076f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80076f6:	6013      	str	r3, [r2, #0]
 80076f8:	4b6c      	ldr	r3, [pc, #432]	; (80078ac <HAL_RCC_OscConfig+0x280>)
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	4a6b      	ldr	r2, [pc, #428]	; (80078ac <HAL_RCC_OscConfig+0x280>)
 80076fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007702:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	685b      	ldr	r3, [r3, #4]
 8007708:	2b00      	cmp	r3, #0
 800770a:	d013      	beq.n	8007734 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800770c:	f7fd f8fe 	bl	800490c <HAL_GetTick>
 8007710:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007712:	e008      	b.n	8007726 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007714:	f7fd f8fa 	bl	800490c <HAL_GetTick>
 8007718:	4602      	mov	r2, r0
 800771a:	693b      	ldr	r3, [r7, #16]
 800771c:	1ad3      	subs	r3, r2, r3
 800771e:	2b64      	cmp	r3, #100	; 0x64
 8007720:	d901      	bls.n	8007726 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007722:	2303      	movs	r3, #3
 8007724:	e21f      	b.n	8007b66 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007726:	4b61      	ldr	r3, [pc, #388]	; (80078ac <HAL_RCC_OscConfig+0x280>)
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800772e:	2b00      	cmp	r3, #0
 8007730:	d0f0      	beq.n	8007714 <HAL_RCC_OscConfig+0xe8>
 8007732:	e014      	b.n	800775e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007734:	f7fd f8ea 	bl	800490c <HAL_GetTick>
 8007738:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800773a:	e008      	b.n	800774e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800773c:	f7fd f8e6 	bl	800490c <HAL_GetTick>
 8007740:	4602      	mov	r2, r0
 8007742:	693b      	ldr	r3, [r7, #16]
 8007744:	1ad3      	subs	r3, r2, r3
 8007746:	2b64      	cmp	r3, #100	; 0x64
 8007748:	d901      	bls.n	800774e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800774a:	2303      	movs	r3, #3
 800774c:	e20b      	b.n	8007b66 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800774e:	4b57      	ldr	r3, [pc, #348]	; (80078ac <HAL_RCC_OscConfig+0x280>)
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007756:	2b00      	cmp	r3, #0
 8007758:	d1f0      	bne.n	800773c <HAL_RCC_OscConfig+0x110>
 800775a:	e000      	b.n	800775e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800775c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	f003 0302 	and.w	r3, r3, #2
 8007766:	2b00      	cmp	r3, #0
 8007768:	d069      	beq.n	800783e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800776a:	4b50      	ldr	r3, [pc, #320]	; (80078ac <HAL_RCC_OscConfig+0x280>)
 800776c:	689b      	ldr	r3, [r3, #8]
 800776e:	f003 030c 	and.w	r3, r3, #12
 8007772:	2b00      	cmp	r3, #0
 8007774:	d00b      	beq.n	800778e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007776:	4b4d      	ldr	r3, [pc, #308]	; (80078ac <HAL_RCC_OscConfig+0x280>)
 8007778:	689b      	ldr	r3, [r3, #8]
 800777a:	f003 030c 	and.w	r3, r3, #12
 800777e:	2b08      	cmp	r3, #8
 8007780:	d11c      	bne.n	80077bc <HAL_RCC_OscConfig+0x190>
 8007782:	4b4a      	ldr	r3, [pc, #296]	; (80078ac <HAL_RCC_OscConfig+0x280>)
 8007784:	685b      	ldr	r3, [r3, #4]
 8007786:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800778a:	2b00      	cmp	r3, #0
 800778c:	d116      	bne.n	80077bc <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800778e:	4b47      	ldr	r3, [pc, #284]	; (80078ac <HAL_RCC_OscConfig+0x280>)
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	f003 0302 	and.w	r3, r3, #2
 8007796:	2b00      	cmp	r3, #0
 8007798:	d005      	beq.n	80077a6 <HAL_RCC_OscConfig+0x17a>
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	68db      	ldr	r3, [r3, #12]
 800779e:	2b01      	cmp	r3, #1
 80077a0:	d001      	beq.n	80077a6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80077a2:	2301      	movs	r3, #1
 80077a4:	e1df      	b.n	8007b66 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80077a6:	4b41      	ldr	r3, [pc, #260]	; (80078ac <HAL_RCC_OscConfig+0x280>)
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	691b      	ldr	r3, [r3, #16]
 80077b2:	00db      	lsls	r3, r3, #3
 80077b4:	493d      	ldr	r1, [pc, #244]	; (80078ac <HAL_RCC_OscConfig+0x280>)
 80077b6:	4313      	orrs	r3, r2
 80077b8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80077ba:	e040      	b.n	800783e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	68db      	ldr	r3, [r3, #12]
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d023      	beq.n	800780c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80077c4:	4b39      	ldr	r3, [pc, #228]	; (80078ac <HAL_RCC_OscConfig+0x280>)
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	4a38      	ldr	r2, [pc, #224]	; (80078ac <HAL_RCC_OscConfig+0x280>)
 80077ca:	f043 0301 	orr.w	r3, r3, #1
 80077ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80077d0:	f7fd f89c 	bl	800490c <HAL_GetTick>
 80077d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80077d6:	e008      	b.n	80077ea <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80077d8:	f7fd f898 	bl	800490c <HAL_GetTick>
 80077dc:	4602      	mov	r2, r0
 80077de:	693b      	ldr	r3, [r7, #16]
 80077e0:	1ad3      	subs	r3, r2, r3
 80077e2:	2b02      	cmp	r3, #2
 80077e4:	d901      	bls.n	80077ea <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80077e6:	2303      	movs	r3, #3
 80077e8:	e1bd      	b.n	8007b66 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80077ea:	4b30      	ldr	r3, [pc, #192]	; (80078ac <HAL_RCC_OscConfig+0x280>)
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	f003 0302 	and.w	r3, r3, #2
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d0f0      	beq.n	80077d8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80077f6:	4b2d      	ldr	r3, [pc, #180]	; (80078ac <HAL_RCC_OscConfig+0x280>)
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	691b      	ldr	r3, [r3, #16]
 8007802:	00db      	lsls	r3, r3, #3
 8007804:	4929      	ldr	r1, [pc, #164]	; (80078ac <HAL_RCC_OscConfig+0x280>)
 8007806:	4313      	orrs	r3, r2
 8007808:	600b      	str	r3, [r1, #0]
 800780a:	e018      	b.n	800783e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800780c:	4b27      	ldr	r3, [pc, #156]	; (80078ac <HAL_RCC_OscConfig+0x280>)
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	4a26      	ldr	r2, [pc, #152]	; (80078ac <HAL_RCC_OscConfig+0x280>)
 8007812:	f023 0301 	bic.w	r3, r3, #1
 8007816:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007818:	f7fd f878 	bl	800490c <HAL_GetTick>
 800781c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800781e:	e008      	b.n	8007832 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007820:	f7fd f874 	bl	800490c <HAL_GetTick>
 8007824:	4602      	mov	r2, r0
 8007826:	693b      	ldr	r3, [r7, #16]
 8007828:	1ad3      	subs	r3, r2, r3
 800782a:	2b02      	cmp	r3, #2
 800782c:	d901      	bls.n	8007832 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800782e:	2303      	movs	r3, #3
 8007830:	e199      	b.n	8007b66 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007832:	4b1e      	ldr	r3, [pc, #120]	; (80078ac <HAL_RCC_OscConfig+0x280>)
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	f003 0302 	and.w	r3, r3, #2
 800783a:	2b00      	cmp	r3, #0
 800783c:	d1f0      	bne.n	8007820 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	f003 0308 	and.w	r3, r3, #8
 8007846:	2b00      	cmp	r3, #0
 8007848:	d038      	beq.n	80078bc <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	695b      	ldr	r3, [r3, #20]
 800784e:	2b00      	cmp	r3, #0
 8007850:	d019      	beq.n	8007886 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007852:	4b16      	ldr	r3, [pc, #88]	; (80078ac <HAL_RCC_OscConfig+0x280>)
 8007854:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007856:	4a15      	ldr	r2, [pc, #84]	; (80078ac <HAL_RCC_OscConfig+0x280>)
 8007858:	f043 0301 	orr.w	r3, r3, #1
 800785c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800785e:	f7fd f855 	bl	800490c <HAL_GetTick>
 8007862:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007864:	e008      	b.n	8007878 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007866:	f7fd f851 	bl	800490c <HAL_GetTick>
 800786a:	4602      	mov	r2, r0
 800786c:	693b      	ldr	r3, [r7, #16]
 800786e:	1ad3      	subs	r3, r2, r3
 8007870:	2b02      	cmp	r3, #2
 8007872:	d901      	bls.n	8007878 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007874:	2303      	movs	r3, #3
 8007876:	e176      	b.n	8007b66 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007878:	4b0c      	ldr	r3, [pc, #48]	; (80078ac <HAL_RCC_OscConfig+0x280>)
 800787a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800787c:	f003 0302 	and.w	r3, r3, #2
 8007880:	2b00      	cmp	r3, #0
 8007882:	d0f0      	beq.n	8007866 <HAL_RCC_OscConfig+0x23a>
 8007884:	e01a      	b.n	80078bc <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007886:	4b09      	ldr	r3, [pc, #36]	; (80078ac <HAL_RCC_OscConfig+0x280>)
 8007888:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800788a:	4a08      	ldr	r2, [pc, #32]	; (80078ac <HAL_RCC_OscConfig+0x280>)
 800788c:	f023 0301 	bic.w	r3, r3, #1
 8007890:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007892:	f7fd f83b 	bl	800490c <HAL_GetTick>
 8007896:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007898:	e00a      	b.n	80078b0 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800789a:	f7fd f837 	bl	800490c <HAL_GetTick>
 800789e:	4602      	mov	r2, r0
 80078a0:	693b      	ldr	r3, [r7, #16]
 80078a2:	1ad3      	subs	r3, r2, r3
 80078a4:	2b02      	cmp	r3, #2
 80078a6:	d903      	bls.n	80078b0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80078a8:	2303      	movs	r3, #3
 80078aa:	e15c      	b.n	8007b66 <HAL_RCC_OscConfig+0x53a>
 80078ac:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80078b0:	4b91      	ldr	r3, [pc, #580]	; (8007af8 <HAL_RCC_OscConfig+0x4cc>)
 80078b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80078b4:	f003 0302 	and.w	r3, r3, #2
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d1ee      	bne.n	800789a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	f003 0304 	and.w	r3, r3, #4
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	f000 80a4 	beq.w	8007a12 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80078ca:	4b8b      	ldr	r3, [pc, #556]	; (8007af8 <HAL_RCC_OscConfig+0x4cc>)
 80078cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d10d      	bne.n	80078f2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80078d6:	4b88      	ldr	r3, [pc, #544]	; (8007af8 <HAL_RCC_OscConfig+0x4cc>)
 80078d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078da:	4a87      	ldr	r2, [pc, #540]	; (8007af8 <HAL_RCC_OscConfig+0x4cc>)
 80078dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80078e0:	6413      	str	r3, [r2, #64]	; 0x40
 80078e2:	4b85      	ldr	r3, [pc, #532]	; (8007af8 <HAL_RCC_OscConfig+0x4cc>)
 80078e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80078ea:	60bb      	str	r3, [r7, #8]
 80078ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80078ee:	2301      	movs	r3, #1
 80078f0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80078f2:	4b82      	ldr	r3, [pc, #520]	; (8007afc <HAL_RCC_OscConfig+0x4d0>)
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d118      	bne.n	8007930 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80078fe:	4b7f      	ldr	r3, [pc, #508]	; (8007afc <HAL_RCC_OscConfig+0x4d0>)
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	4a7e      	ldr	r2, [pc, #504]	; (8007afc <HAL_RCC_OscConfig+0x4d0>)
 8007904:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007908:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800790a:	f7fc ffff 	bl	800490c <HAL_GetTick>
 800790e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007910:	e008      	b.n	8007924 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007912:	f7fc fffb 	bl	800490c <HAL_GetTick>
 8007916:	4602      	mov	r2, r0
 8007918:	693b      	ldr	r3, [r7, #16]
 800791a:	1ad3      	subs	r3, r2, r3
 800791c:	2b64      	cmp	r3, #100	; 0x64
 800791e:	d901      	bls.n	8007924 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8007920:	2303      	movs	r3, #3
 8007922:	e120      	b.n	8007b66 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007924:	4b75      	ldr	r3, [pc, #468]	; (8007afc <HAL_RCC_OscConfig+0x4d0>)
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800792c:	2b00      	cmp	r3, #0
 800792e:	d0f0      	beq.n	8007912 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	689b      	ldr	r3, [r3, #8]
 8007934:	2b01      	cmp	r3, #1
 8007936:	d106      	bne.n	8007946 <HAL_RCC_OscConfig+0x31a>
 8007938:	4b6f      	ldr	r3, [pc, #444]	; (8007af8 <HAL_RCC_OscConfig+0x4cc>)
 800793a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800793c:	4a6e      	ldr	r2, [pc, #440]	; (8007af8 <HAL_RCC_OscConfig+0x4cc>)
 800793e:	f043 0301 	orr.w	r3, r3, #1
 8007942:	6713      	str	r3, [r2, #112]	; 0x70
 8007944:	e02d      	b.n	80079a2 <HAL_RCC_OscConfig+0x376>
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	689b      	ldr	r3, [r3, #8]
 800794a:	2b00      	cmp	r3, #0
 800794c:	d10c      	bne.n	8007968 <HAL_RCC_OscConfig+0x33c>
 800794e:	4b6a      	ldr	r3, [pc, #424]	; (8007af8 <HAL_RCC_OscConfig+0x4cc>)
 8007950:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007952:	4a69      	ldr	r2, [pc, #420]	; (8007af8 <HAL_RCC_OscConfig+0x4cc>)
 8007954:	f023 0301 	bic.w	r3, r3, #1
 8007958:	6713      	str	r3, [r2, #112]	; 0x70
 800795a:	4b67      	ldr	r3, [pc, #412]	; (8007af8 <HAL_RCC_OscConfig+0x4cc>)
 800795c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800795e:	4a66      	ldr	r2, [pc, #408]	; (8007af8 <HAL_RCC_OscConfig+0x4cc>)
 8007960:	f023 0304 	bic.w	r3, r3, #4
 8007964:	6713      	str	r3, [r2, #112]	; 0x70
 8007966:	e01c      	b.n	80079a2 <HAL_RCC_OscConfig+0x376>
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	689b      	ldr	r3, [r3, #8]
 800796c:	2b05      	cmp	r3, #5
 800796e:	d10c      	bne.n	800798a <HAL_RCC_OscConfig+0x35e>
 8007970:	4b61      	ldr	r3, [pc, #388]	; (8007af8 <HAL_RCC_OscConfig+0x4cc>)
 8007972:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007974:	4a60      	ldr	r2, [pc, #384]	; (8007af8 <HAL_RCC_OscConfig+0x4cc>)
 8007976:	f043 0304 	orr.w	r3, r3, #4
 800797a:	6713      	str	r3, [r2, #112]	; 0x70
 800797c:	4b5e      	ldr	r3, [pc, #376]	; (8007af8 <HAL_RCC_OscConfig+0x4cc>)
 800797e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007980:	4a5d      	ldr	r2, [pc, #372]	; (8007af8 <HAL_RCC_OscConfig+0x4cc>)
 8007982:	f043 0301 	orr.w	r3, r3, #1
 8007986:	6713      	str	r3, [r2, #112]	; 0x70
 8007988:	e00b      	b.n	80079a2 <HAL_RCC_OscConfig+0x376>
 800798a:	4b5b      	ldr	r3, [pc, #364]	; (8007af8 <HAL_RCC_OscConfig+0x4cc>)
 800798c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800798e:	4a5a      	ldr	r2, [pc, #360]	; (8007af8 <HAL_RCC_OscConfig+0x4cc>)
 8007990:	f023 0301 	bic.w	r3, r3, #1
 8007994:	6713      	str	r3, [r2, #112]	; 0x70
 8007996:	4b58      	ldr	r3, [pc, #352]	; (8007af8 <HAL_RCC_OscConfig+0x4cc>)
 8007998:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800799a:	4a57      	ldr	r2, [pc, #348]	; (8007af8 <HAL_RCC_OscConfig+0x4cc>)
 800799c:	f023 0304 	bic.w	r3, r3, #4
 80079a0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	689b      	ldr	r3, [r3, #8]
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d015      	beq.n	80079d6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80079aa:	f7fc ffaf 	bl	800490c <HAL_GetTick>
 80079ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80079b0:	e00a      	b.n	80079c8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80079b2:	f7fc ffab 	bl	800490c <HAL_GetTick>
 80079b6:	4602      	mov	r2, r0
 80079b8:	693b      	ldr	r3, [r7, #16]
 80079ba:	1ad3      	subs	r3, r2, r3
 80079bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80079c0:	4293      	cmp	r3, r2
 80079c2:	d901      	bls.n	80079c8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80079c4:	2303      	movs	r3, #3
 80079c6:	e0ce      	b.n	8007b66 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80079c8:	4b4b      	ldr	r3, [pc, #300]	; (8007af8 <HAL_RCC_OscConfig+0x4cc>)
 80079ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80079cc:	f003 0302 	and.w	r3, r3, #2
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d0ee      	beq.n	80079b2 <HAL_RCC_OscConfig+0x386>
 80079d4:	e014      	b.n	8007a00 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80079d6:	f7fc ff99 	bl	800490c <HAL_GetTick>
 80079da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80079dc:	e00a      	b.n	80079f4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80079de:	f7fc ff95 	bl	800490c <HAL_GetTick>
 80079e2:	4602      	mov	r2, r0
 80079e4:	693b      	ldr	r3, [r7, #16]
 80079e6:	1ad3      	subs	r3, r2, r3
 80079e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80079ec:	4293      	cmp	r3, r2
 80079ee:	d901      	bls.n	80079f4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80079f0:	2303      	movs	r3, #3
 80079f2:	e0b8      	b.n	8007b66 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80079f4:	4b40      	ldr	r3, [pc, #256]	; (8007af8 <HAL_RCC_OscConfig+0x4cc>)
 80079f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80079f8:	f003 0302 	and.w	r3, r3, #2
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d1ee      	bne.n	80079de <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007a00:	7dfb      	ldrb	r3, [r7, #23]
 8007a02:	2b01      	cmp	r3, #1
 8007a04:	d105      	bne.n	8007a12 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007a06:	4b3c      	ldr	r3, [pc, #240]	; (8007af8 <HAL_RCC_OscConfig+0x4cc>)
 8007a08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a0a:	4a3b      	ldr	r2, [pc, #236]	; (8007af8 <HAL_RCC_OscConfig+0x4cc>)
 8007a0c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007a10:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	699b      	ldr	r3, [r3, #24]
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	f000 80a4 	beq.w	8007b64 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007a1c:	4b36      	ldr	r3, [pc, #216]	; (8007af8 <HAL_RCC_OscConfig+0x4cc>)
 8007a1e:	689b      	ldr	r3, [r3, #8]
 8007a20:	f003 030c 	and.w	r3, r3, #12
 8007a24:	2b08      	cmp	r3, #8
 8007a26:	d06b      	beq.n	8007b00 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	699b      	ldr	r3, [r3, #24]
 8007a2c:	2b02      	cmp	r3, #2
 8007a2e:	d149      	bne.n	8007ac4 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007a30:	4b31      	ldr	r3, [pc, #196]	; (8007af8 <HAL_RCC_OscConfig+0x4cc>)
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	4a30      	ldr	r2, [pc, #192]	; (8007af8 <HAL_RCC_OscConfig+0x4cc>)
 8007a36:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007a3a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a3c:	f7fc ff66 	bl	800490c <HAL_GetTick>
 8007a40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007a42:	e008      	b.n	8007a56 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007a44:	f7fc ff62 	bl	800490c <HAL_GetTick>
 8007a48:	4602      	mov	r2, r0
 8007a4a:	693b      	ldr	r3, [r7, #16]
 8007a4c:	1ad3      	subs	r3, r2, r3
 8007a4e:	2b02      	cmp	r3, #2
 8007a50:	d901      	bls.n	8007a56 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8007a52:	2303      	movs	r3, #3
 8007a54:	e087      	b.n	8007b66 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007a56:	4b28      	ldr	r3, [pc, #160]	; (8007af8 <HAL_RCC_OscConfig+0x4cc>)
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d1f0      	bne.n	8007a44 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	69da      	ldr	r2, [r3, #28]
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	6a1b      	ldr	r3, [r3, #32]
 8007a6a:	431a      	orrs	r2, r3
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a70:	019b      	lsls	r3, r3, #6
 8007a72:	431a      	orrs	r2, r3
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a78:	085b      	lsrs	r3, r3, #1
 8007a7a:	3b01      	subs	r3, #1
 8007a7c:	041b      	lsls	r3, r3, #16
 8007a7e:	431a      	orrs	r2, r3
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a84:	061b      	lsls	r3, r3, #24
 8007a86:	4313      	orrs	r3, r2
 8007a88:	4a1b      	ldr	r2, [pc, #108]	; (8007af8 <HAL_RCC_OscConfig+0x4cc>)
 8007a8a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007a8e:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007a90:	4b19      	ldr	r3, [pc, #100]	; (8007af8 <HAL_RCC_OscConfig+0x4cc>)
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	4a18      	ldr	r2, [pc, #96]	; (8007af8 <HAL_RCC_OscConfig+0x4cc>)
 8007a96:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007a9a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a9c:	f7fc ff36 	bl	800490c <HAL_GetTick>
 8007aa0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007aa2:	e008      	b.n	8007ab6 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007aa4:	f7fc ff32 	bl	800490c <HAL_GetTick>
 8007aa8:	4602      	mov	r2, r0
 8007aaa:	693b      	ldr	r3, [r7, #16]
 8007aac:	1ad3      	subs	r3, r2, r3
 8007aae:	2b02      	cmp	r3, #2
 8007ab0:	d901      	bls.n	8007ab6 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8007ab2:	2303      	movs	r3, #3
 8007ab4:	e057      	b.n	8007b66 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007ab6:	4b10      	ldr	r3, [pc, #64]	; (8007af8 <HAL_RCC_OscConfig+0x4cc>)
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d0f0      	beq.n	8007aa4 <HAL_RCC_OscConfig+0x478>
 8007ac2:	e04f      	b.n	8007b64 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007ac4:	4b0c      	ldr	r3, [pc, #48]	; (8007af8 <HAL_RCC_OscConfig+0x4cc>)
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	4a0b      	ldr	r2, [pc, #44]	; (8007af8 <HAL_RCC_OscConfig+0x4cc>)
 8007aca:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007ace:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ad0:	f7fc ff1c 	bl	800490c <HAL_GetTick>
 8007ad4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007ad6:	e008      	b.n	8007aea <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007ad8:	f7fc ff18 	bl	800490c <HAL_GetTick>
 8007adc:	4602      	mov	r2, r0
 8007ade:	693b      	ldr	r3, [r7, #16]
 8007ae0:	1ad3      	subs	r3, r2, r3
 8007ae2:	2b02      	cmp	r3, #2
 8007ae4:	d901      	bls.n	8007aea <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8007ae6:	2303      	movs	r3, #3
 8007ae8:	e03d      	b.n	8007b66 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007aea:	4b03      	ldr	r3, [pc, #12]	; (8007af8 <HAL_RCC_OscConfig+0x4cc>)
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d1f0      	bne.n	8007ad8 <HAL_RCC_OscConfig+0x4ac>
 8007af6:	e035      	b.n	8007b64 <HAL_RCC_OscConfig+0x538>
 8007af8:	40023800 	.word	0x40023800
 8007afc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8007b00:	4b1b      	ldr	r3, [pc, #108]	; (8007b70 <HAL_RCC_OscConfig+0x544>)
 8007b02:	685b      	ldr	r3, [r3, #4]
 8007b04:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	699b      	ldr	r3, [r3, #24]
 8007b0a:	2b01      	cmp	r3, #1
 8007b0c:	d028      	beq.n	8007b60 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007b18:	429a      	cmp	r2, r3
 8007b1a:	d121      	bne.n	8007b60 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007b26:	429a      	cmp	r2, r3
 8007b28:	d11a      	bne.n	8007b60 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007b2a:	68fa      	ldr	r2, [r7, #12]
 8007b2c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007b30:	4013      	ands	r3, r2
 8007b32:	687a      	ldr	r2, [r7, #4]
 8007b34:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007b36:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007b38:	4293      	cmp	r3, r2
 8007b3a:	d111      	bne.n	8007b60 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b46:	085b      	lsrs	r3, r3, #1
 8007b48:	3b01      	subs	r3, #1
 8007b4a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007b4c:	429a      	cmp	r2, r3
 8007b4e:	d107      	bne.n	8007b60 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b5a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8007b5c:	429a      	cmp	r2, r3
 8007b5e:	d001      	beq.n	8007b64 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8007b60:	2301      	movs	r3, #1
 8007b62:	e000      	b.n	8007b66 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8007b64:	2300      	movs	r3, #0
}
 8007b66:	4618      	mov	r0, r3
 8007b68:	3718      	adds	r7, #24
 8007b6a:	46bd      	mov	sp, r7
 8007b6c:	bd80      	pop	{r7, pc}
 8007b6e:	bf00      	nop
 8007b70:	40023800 	.word	0x40023800

08007b74 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007b74:	b580      	push	{r7, lr}
 8007b76:	b084      	sub	sp, #16
 8007b78:	af00      	add	r7, sp, #0
 8007b7a:	6078      	str	r0, [r7, #4]
 8007b7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8007b7e:	2300      	movs	r3, #0
 8007b80:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d101      	bne.n	8007b8c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007b88:	2301      	movs	r3, #1
 8007b8a:	e0d0      	b.n	8007d2e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007b8c:	4b6a      	ldr	r3, [pc, #424]	; (8007d38 <HAL_RCC_ClockConfig+0x1c4>)
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	f003 030f 	and.w	r3, r3, #15
 8007b94:	683a      	ldr	r2, [r7, #0]
 8007b96:	429a      	cmp	r2, r3
 8007b98:	d910      	bls.n	8007bbc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007b9a:	4b67      	ldr	r3, [pc, #412]	; (8007d38 <HAL_RCC_ClockConfig+0x1c4>)
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	f023 020f 	bic.w	r2, r3, #15
 8007ba2:	4965      	ldr	r1, [pc, #404]	; (8007d38 <HAL_RCC_ClockConfig+0x1c4>)
 8007ba4:	683b      	ldr	r3, [r7, #0]
 8007ba6:	4313      	orrs	r3, r2
 8007ba8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007baa:	4b63      	ldr	r3, [pc, #396]	; (8007d38 <HAL_RCC_ClockConfig+0x1c4>)
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	f003 030f 	and.w	r3, r3, #15
 8007bb2:	683a      	ldr	r2, [r7, #0]
 8007bb4:	429a      	cmp	r2, r3
 8007bb6:	d001      	beq.n	8007bbc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007bb8:	2301      	movs	r3, #1
 8007bba:	e0b8      	b.n	8007d2e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	f003 0302 	and.w	r3, r3, #2
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d020      	beq.n	8007c0a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	f003 0304 	and.w	r3, r3, #4
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d005      	beq.n	8007be0 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007bd4:	4b59      	ldr	r3, [pc, #356]	; (8007d3c <HAL_RCC_ClockConfig+0x1c8>)
 8007bd6:	689b      	ldr	r3, [r3, #8]
 8007bd8:	4a58      	ldr	r2, [pc, #352]	; (8007d3c <HAL_RCC_ClockConfig+0x1c8>)
 8007bda:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007bde:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	f003 0308 	and.w	r3, r3, #8
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d005      	beq.n	8007bf8 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007bec:	4b53      	ldr	r3, [pc, #332]	; (8007d3c <HAL_RCC_ClockConfig+0x1c8>)
 8007bee:	689b      	ldr	r3, [r3, #8]
 8007bf0:	4a52      	ldr	r2, [pc, #328]	; (8007d3c <HAL_RCC_ClockConfig+0x1c8>)
 8007bf2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007bf6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007bf8:	4b50      	ldr	r3, [pc, #320]	; (8007d3c <HAL_RCC_ClockConfig+0x1c8>)
 8007bfa:	689b      	ldr	r3, [r3, #8]
 8007bfc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	689b      	ldr	r3, [r3, #8]
 8007c04:	494d      	ldr	r1, [pc, #308]	; (8007d3c <HAL_RCC_ClockConfig+0x1c8>)
 8007c06:	4313      	orrs	r3, r2
 8007c08:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	f003 0301 	and.w	r3, r3, #1
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d040      	beq.n	8007c98 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	685b      	ldr	r3, [r3, #4]
 8007c1a:	2b01      	cmp	r3, #1
 8007c1c:	d107      	bne.n	8007c2e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007c1e:	4b47      	ldr	r3, [pc, #284]	; (8007d3c <HAL_RCC_ClockConfig+0x1c8>)
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d115      	bne.n	8007c56 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007c2a:	2301      	movs	r3, #1
 8007c2c:	e07f      	b.n	8007d2e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	685b      	ldr	r3, [r3, #4]
 8007c32:	2b02      	cmp	r3, #2
 8007c34:	d107      	bne.n	8007c46 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007c36:	4b41      	ldr	r3, [pc, #260]	; (8007d3c <HAL_RCC_ClockConfig+0x1c8>)
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d109      	bne.n	8007c56 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007c42:	2301      	movs	r3, #1
 8007c44:	e073      	b.n	8007d2e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007c46:	4b3d      	ldr	r3, [pc, #244]	; (8007d3c <HAL_RCC_ClockConfig+0x1c8>)
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	f003 0302 	and.w	r3, r3, #2
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d101      	bne.n	8007c56 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007c52:	2301      	movs	r3, #1
 8007c54:	e06b      	b.n	8007d2e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007c56:	4b39      	ldr	r3, [pc, #228]	; (8007d3c <HAL_RCC_ClockConfig+0x1c8>)
 8007c58:	689b      	ldr	r3, [r3, #8]
 8007c5a:	f023 0203 	bic.w	r2, r3, #3
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	685b      	ldr	r3, [r3, #4]
 8007c62:	4936      	ldr	r1, [pc, #216]	; (8007d3c <HAL_RCC_ClockConfig+0x1c8>)
 8007c64:	4313      	orrs	r3, r2
 8007c66:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007c68:	f7fc fe50 	bl	800490c <HAL_GetTick>
 8007c6c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007c6e:	e00a      	b.n	8007c86 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007c70:	f7fc fe4c 	bl	800490c <HAL_GetTick>
 8007c74:	4602      	mov	r2, r0
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	1ad3      	subs	r3, r2, r3
 8007c7a:	f241 3288 	movw	r2, #5000	; 0x1388
 8007c7e:	4293      	cmp	r3, r2
 8007c80:	d901      	bls.n	8007c86 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8007c82:	2303      	movs	r3, #3
 8007c84:	e053      	b.n	8007d2e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007c86:	4b2d      	ldr	r3, [pc, #180]	; (8007d3c <HAL_RCC_ClockConfig+0x1c8>)
 8007c88:	689b      	ldr	r3, [r3, #8]
 8007c8a:	f003 020c 	and.w	r2, r3, #12
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	685b      	ldr	r3, [r3, #4]
 8007c92:	009b      	lsls	r3, r3, #2
 8007c94:	429a      	cmp	r2, r3
 8007c96:	d1eb      	bne.n	8007c70 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007c98:	4b27      	ldr	r3, [pc, #156]	; (8007d38 <HAL_RCC_ClockConfig+0x1c4>)
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	f003 030f 	and.w	r3, r3, #15
 8007ca0:	683a      	ldr	r2, [r7, #0]
 8007ca2:	429a      	cmp	r2, r3
 8007ca4:	d210      	bcs.n	8007cc8 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007ca6:	4b24      	ldr	r3, [pc, #144]	; (8007d38 <HAL_RCC_ClockConfig+0x1c4>)
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	f023 020f 	bic.w	r2, r3, #15
 8007cae:	4922      	ldr	r1, [pc, #136]	; (8007d38 <HAL_RCC_ClockConfig+0x1c4>)
 8007cb0:	683b      	ldr	r3, [r7, #0]
 8007cb2:	4313      	orrs	r3, r2
 8007cb4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007cb6:	4b20      	ldr	r3, [pc, #128]	; (8007d38 <HAL_RCC_ClockConfig+0x1c4>)
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	f003 030f 	and.w	r3, r3, #15
 8007cbe:	683a      	ldr	r2, [r7, #0]
 8007cc0:	429a      	cmp	r2, r3
 8007cc2:	d001      	beq.n	8007cc8 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8007cc4:	2301      	movs	r3, #1
 8007cc6:	e032      	b.n	8007d2e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	f003 0304 	and.w	r3, r3, #4
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d008      	beq.n	8007ce6 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007cd4:	4b19      	ldr	r3, [pc, #100]	; (8007d3c <HAL_RCC_ClockConfig+0x1c8>)
 8007cd6:	689b      	ldr	r3, [r3, #8]
 8007cd8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	68db      	ldr	r3, [r3, #12]
 8007ce0:	4916      	ldr	r1, [pc, #88]	; (8007d3c <HAL_RCC_ClockConfig+0x1c8>)
 8007ce2:	4313      	orrs	r3, r2
 8007ce4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	f003 0308 	and.w	r3, r3, #8
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d009      	beq.n	8007d06 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8007cf2:	4b12      	ldr	r3, [pc, #72]	; (8007d3c <HAL_RCC_ClockConfig+0x1c8>)
 8007cf4:	689b      	ldr	r3, [r3, #8]
 8007cf6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	691b      	ldr	r3, [r3, #16]
 8007cfe:	00db      	lsls	r3, r3, #3
 8007d00:	490e      	ldr	r1, [pc, #56]	; (8007d3c <HAL_RCC_ClockConfig+0x1c8>)
 8007d02:	4313      	orrs	r3, r2
 8007d04:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007d06:	f000 f821 	bl	8007d4c <HAL_RCC_GetSysClockFreq>
 8007d0a:	4601      	mov	r1, r0
 8007d0c:	4b0b      	ldr	r3, [pc, #44]	; (8007d3c <HAL_RCC_ClockConfig+0x1c8>)
 8007d0e:	689b      	ldr	r3, [r3, #8]
 8007d10:	091b      	lsrs	r3, r3, #4
 8007d12:	f003 030f 	and.w	r3, r3, #15
 8007d16:	4a0a      	ldr	r2, [pc, #40]	; (8007d40 <HAL_RCC_ClockConfig+0x1cc>)
 8007d18:	5cd3      	ldrb	r3, [r2, r3]
 8007d1a:	fa21 f303 	lsr.w	r3, r1, r3
 8007d1e:	4a09      	ldr	r2, [pc, #36]	; (8007d44 <HAL_RCC_ClockConfig+0x1d0>)
 8007d20:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8007d22:	4b09      	ldr	r3, [pc, #36]	; (8007d48 <HAL_RCC_ClockConfig+0x1d4>)
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	4618      	mov	r0, r3
 8007d28:	f7fc fcf6 	bl	8004718 <HAL_InitTick>

  return HAL_OK;
 8007d2c:	2300      	movs	r3, #0
}
 8007d2e:	4618      	mov	r0, r3
 8007d30:	3710      	adds	r7, #16
 8007d32:	46bd      	mov	sp, r7
 8007d34:	bd80      	pop	{r7, pc}
 8007d36:	bf00      	nop
 8007d38:	40023c00 	.word	0x40023c00
 8007d3c:	40023800 	.word	0x40023800
 8007d40:	0800fca0 	.word	0x0800fca0
 8007d44:	20000048 	.word	0x20000048
 8007d48:	2000004c 	.word	0x2000004c

08007d4c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007d4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007d4e:	b085      	sub	sp, #20
 8007d50:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8007d52:	2300      	movs	r3, #0
 8007d54:	607b      	str	r3, [r7, #4]
 8007d56:	2300      	movs	r3, #0
 8007d58:	60fb      	str	r3, [r7, #12]
 8007d5a:	2300      	movs	r3, #0
 8007d5c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8007d5e:	2300      	movs	r3, #0
 8007d60:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007d62:	4b50      	ldr	r3, [pc, #320]	; (8007ea4 <HAL_RCC_GetSysClockFreq+0x158>)
 8007d64:	689b      	ldr	r3, [r3, #8]
 8007d66:	f003 030c 	and.w	r3, r3, #12
 8007d6a:	2b04      	cmp	r3, #4
 8007d6c:	d007      	beq.n	8007d7e <HAL_RCC_GetSysClockFreq+0x32>
 8007d6e:	2b08      	cmp	r3, #8
 8007d70:	d008      	beq.n	8007d84 <HAL_RCC_GetSysClockFreq+0x38>
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	f040 808d 	bne.w	8007e92 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007d78:	4b4b      	ldr	r3, [pc, #300]	; (8007ea8 <HAL_RCC_GetSysClockFreq+0x15c>)
 8007d7a:	60bb      	str	r3, [r7, #8]
      break;
 8007d7c:	e08c      	b.n	8007e98 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007d7e:	4b4b      	ldr	r3, [pc, #300]	; (8007eac <HAL_RCC_GetSysClockFreq+0x160>)
 8007d80:	60bb      	str	r3, [r7, #8]
      break;
 8007d82:	e089      	b.n	8007e98 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007d84:	4b47      	ldr	r3, [pc, #284]	; (8007ea4 <HAL_RCC_GetSysClockFreq+0x158>)
 8007d86:	685b      	ldr	r3, [r3, #4]
 8007d88:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007d8c:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8007d8e:	4b45      	ldr	r3, [pc, #276]	; (8007ea4 <HAL_RCC_GetSysClockFreq+0x158>)
 8007d90:	685b      	ldr	r3, [r3, #4]
 8007d92:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d023      	beq.n	8007de2 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007d9a:	4b42      	ldr	r3, [pc, #264]	; (8007ea4 <HAL_RCC_GetSysClockFreq+0x158>)
 8007d9c:	685b      	ldr	r3, [r3, #4]
 8007d9e:	099b      	lsrs	r3, r3, #6
 8007da0:	f04f 0400 	mov.w	r4, #0
 8007da4:	f240 11ff 	movw	r1, #511	; 0x1ff
 8007da8:	f04f 0200 	mov.w	r2, #0
 8007dac:	ea03 0501 	and.w	r5, r3, r1
 8007db0:	ea04 0602 	and.w	r6, r4, r2
 8007db4:	4a3d      	ldr	r2, [pc, #244]	; (8007eac <HAL_RCC_GetSysClockFreq+0x160>)
 8007db6:	fb02 f106 	mul.w	r1, r2, r6
 8007dba:	2200      	movs	r2, #0
 8007dbc:	fb02 f205 	mul.w	r2, r2, r5
 8007dc0:	440a      	add	r2, r1
 8007dc2:	493a      	ldr	r1, [pc, #232]	; (8007eac <HAL_RCC_GetSysClockFreq+0x160>)
 8007dc4:	fba5 0101 	umull	r0, r1, r5, r1
 8007dc8:	1853      	adds	r3, r2, r1
 8007dca:	4619      	mov	r1, r3
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	f04f 0400 	mov.w	r4, #0
 8007dd2:	461a      	mov	r2, r3
 8007dd4:	4623      	mov	r3, r4
 8007dd6:	f7f8 fa1b 	bl	8000210 <__aeabi_uldivmod>
 8007dda:	4603      	mov	r3, r0
 8007ddc:	460c      	mov	r4, r1
 8007dde:	60fb      	str	r3, [r7, #12]
 8007de0:	e049      	b.n	8007e76 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007de2:	4b30      	ldr	r3, [pc, #192]	; (8007ea4 <HAL_RCC_GetSysClockFreq+0x158>)
 8007de4:	685b      	ldr	r3, [r3, #4]
 8007de6:	099b      	lsrs	r3, r3, #6
 8007de8:	f04f 0400 	mov.w	r4, #0
 8007dec:	f240 11ff 	movw	r1, #511	; 0x1ff
 8007df0:	f04f 0200 	mov.w	r2, #0
 8007df4:	ea03 0501 	and.w	r5, r3, r1
 8007df8:	ea04 0602 	and.w	r6, r4, r2
 8007dfc:	4629      	mov	r1, r5
 8007dfe:	4632      	mov	r2, r6
 8007e00:	f04f 0300 	mov.w	r3, #0
 8007e04:	f04f 0400 	mov.w	r4, #0
 8007e08:	0154      	lsls	r4, r2, #5
 8007e0a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8007e0e:	014b      	lsls	r3, r1, #5
 8007e10:	4619      	mov	r1, r3
 8007e12:	4622      	mov	r2, r4
 8007e14:	1b49      	subs	r1, r1, r5
 8007e16:	eb62 0206 	sbc.w	r2, r2, r6
 8007e1a:	f04f 0300 	mov.w	r3, #0
 8007e1e:	f04f 0400 	mov.w	r4, #0
 8007e22:	0194      	lsls	r4, r2, #6
 8007e24:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8007e28:	018b      	lsls	r3, r1, #6
 8007e2a:	1a5b      	subs	r3, r3, r1
 8007e2c:	eb64 0402 	sbc.w	r4, r4, r2
 8007e30:	f04f 0100 	mov.w	r1, #0
 8007e34:	f04f 0200 	mov.w	r2, #0
 8007e38:	00e2      	lsls	r2, r4, #3
 8007e3a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8007e3e:	00d9      	lsls	r1, r3, #3
 8007e40:	460b      	mov	r3, r1
 8007e42:	4614      	mov	r4, r2
 8007e44:	195b      	adds	r3, r3, r5
 8007e46:	eb44 0406 	adc.w	r4, r4, r6
 8007e4a:	f04f 0100 	mov.w	r1, #0
 8007e4e:	f04f 0200 	mov.w	r2, #0
 8007e52:	02a2      	lsls	r2, r4, #10
 8007e54:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8007e58:	0299      	lsls	r1, r3, #10
 8007e5a:	460b      	mov	r3, r1
 8007e5c:	4614      	mov	r4, r2
 8007e5e:	4618      	mov	r0, r3
 8007e60:	4621      	mov	r1, r4
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	f04f 0400 	mov.w	r4, #0
 8007e68:	461a      	mov	r2, r3
 8007e6a:	4623      	mov	r3, r4
 8007e6c:	f7f8 f9d0 	bl	8000210 <__aeabi_uldivmod>
 8007e70:	4603      	mov	r3, r0
 8007e72:	460c      	mov	r4, r1
 8007e74:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8007e76:	4b0b      	ldr	r3, [pc, #44]	; (8007ea4 <HAL_RCC_GetSysClockFreq+0x158>)
 8007e78:	685b      	ldr	r3, [r3, #4]
 8007e7a:	0c1b      	lsrs	r3, r3, #16
 8007e7c:	f003 0303 	and.w	r3, r3, #3
 8007e80:	3301      	adds	r3, #1
 8007e82:	005b      	lsls	r3, r3, #1
 8007e84:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8007e86:	68fa      	ldr	r2, [r7, #12]
 8007e88:	683b      	ldr	r3, [r7, #0]
 8007e8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e8e:	60bb      	str	r3, [r7, #8]
      break;
 8007e90:	e002      	b.n	8007e98 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007e92:	4b05      	ldr	r3, [pc, #20]	; (8007ea8 <HAL_RCC_GetSysClockFreq+0x15c>)
 8007e94:	60bb      	str	r3, [r7, #8]
      break;
 8007e96:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007e98:	68bb      	ldr	r3, [r7, #8]
}
 8007e9a:	4618      	mov	r0, r3
 8007e9c:	3714      	adds	r7, #20
 8007e9e:	46bd      	mov	sp, r7
 8007ea0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007ea2:	bf00      	nop
 8007ea4:	40023800 	.word	0x40023800
 8007ea8:	00f42400 	.word	0x00f42400
 8007eac:	017d7840 	.word	0x017d7840

08007eb0 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007eb0:	b480      	push	{r7}
 8007eb2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007eb4:	4b03      	ldr	r3, [pc, #12]	; (8007ec4 <HAL_RCC_GetHCLKFreq+0x14>)
 8007eb6:	681b      	ldr	r3, [r3, #0]
}
 8007eb8:	4618      	mov	r0, r3
 8007eba:	46bd      	mov	sp, r7
 8007ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec0:	4770      	bx	lr
 8007ec2:	bf00      	nop
 8007ec4:	20000048 	.word	0x20000048

08007ec8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007ec8:	b580      	push	{r7, lr}
 8007eca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007ecc:	f7ff fff0 	bl	8007eb0 <HAL_RCC_GetHCLKFreq>
 8007ed0:	4601      	mov	r1, r0
 8007ed2:	4b05      	ldr	r3, [pc, #20]	; (8007ee8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007ed4:	689b      	ldr	r3, [r3, #8]
 8007ed6:	0a9b      	lsrs	r3, r3, #10
 8007ed8:	f003 0307 	and.w	r3, r3, #7
 8007edc:	4a03      	ldr	r2, [pc, #12]	; (8007eec <HAL_RCC_GetPCLK1Freq+0x24>)
 8007ede:	5cd3      	ldrb	r3, [r2, r3]
 8007ee0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007ee4:	4618      	mov	r0, r3
 8007ee6:	bd80      	pop	{r7, pc}
 8007ee8:	40023800 	.word	0x40023800
 8007eec:	0800fcb0 	.word	0x0800fcb0

08007ef0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007ef0:	b580      	push	{r7, lr}
 8007ef2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007ef4:	f7ff ffdc 	bl	8007eb0 <HAL_RCC_GetHCLKFreq>
 8007ef8:	4601      	mov	r1, r0
 8007efa:	4b05      	ldr	r3, [pc, #20]	; (8007f10 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007efc:	689b      	ldr	r3, [r3, #8]
 8007efe:	0b5b      	lsrs	r3, r3, #13
 8007f00:	f003 0307 	and.w	r3, r3, #7
 8007f04:	4a03      	ldr	r2, [pc, #12]	; (8007f14 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007f06:	5cd3      	ldrb	r3, [r2, r3]
 8007f08:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007f0c:	4618      	mov	r0, r3
 8007f0e:	bd80      	pop	{r7, pc}
 8007f10:	40023800 	.word	0x40023800
 8007f14:	0800fcb0 	.word	0x0800fcb0

08007f18 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007f18:	b480      	push	{r7}
 8007f1a:	b083      	sub	sp, #12
 8007f1c:	af00      	add	r7, sp, #0
 8007f1e:	6078      	str	r0, [r7, #4]
 8007f20:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	220f      	movs	r2, #15
 8007f26:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007f28:	4b12      	ldr	r3, [pc, #72]	; (8007f74 <HAL_RCC_GetClockConfig+0x5c>)
 8007f2a:	689b      	ldr	r3, [r3, #8]
 8007f2c:	f003 0203 	and.w	r2, r3, #3
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8007f34:	4b0f      	ldr	r3, [pc, #60]	; (8007f74 <HAL_RCC_GetClockConfig+0x5c>)
 8007f36:	689b      	ldr	r3, [r3, #8]
 8007f38:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007f40:	4b0c      	ldr	r3, [pc, #48]	; (8007f74 <HAL_RCC_GetClockConfig+0x5c>)
 8007f42:	689b      	ldr	r3, [r3, #8]
 8007f44:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8007f4c:	4b09      	ldr	r3, [pc, #36]	; (8007f74 <HAL_RCC_GetClockConfig+0x5c>)
 8007f4e:	689b      	ldr	r3, [r3, #8]
 8007f50:	08db      	lsrs	r3, r3, #3
 8007f52:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8007f5a:	4b07      	ldr	r3, [pc, #28]	; (8007f78 <HAL_RCC_GetClockConfig+0x60>)
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	f003 020f 	and.w	r2, r3, #15
 8007f62:	683b      	ldr	r3, [r7, #0]
 8007f64:	601a      	str	r2, [r3, #0]
}
 8007f66:	bf00      	nop
 8007f68:	370c      	adds	r7, #12
 8007f6a:	46bd      	mov	sp, r7
 8007f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f70:	4770      	bx	lr
 8007f72:	bf00      	nop
 8007f74:	40023800 	.word	0x40023800
 8007f78:	40023c00 	.word	0x40023c00

08007f7c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007f7c:	b580      	push	{r7, lr}
 8007f7e:	b088      	sub	sp, #32
 8007f80:	af00      	add	r7, sp, #0
 8007f82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8007f84:	2300      	movs	r3, #0
 8007f86:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8007f88:	2300      	movs	r3, #0
 8007f8a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8007f8c:	2300      	movs	r3, #0
 8007f8e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8007f90:	2300      	movs	r3, #0
 8007f92:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8007f94:	2300      	movs	r3, #0
 8007f96:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	f003 0301 	and.w	r3, r3, #1
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d012      	beq.n	8007fca <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007fa4:	4b69      	ldr	r3, [pc, #420]	; (800814c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007fa6:	689b      	ldr	r3, [r3, #8]
 8007fa8:	4a68      	ldr	r2, [pc, #416]	; (800814c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007faa:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8007fae:	6093      	str	r3, [r2, #8]
 8007fb0:	4b66      	ldr	r3, [pc, #408]	; (800814c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007fb2:	689a      	ldr	r2, [r3, #8]
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007fb8:	4964      	ldr	r1, [pc, #400]	; (800814c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007fba:	4313      	orrs	r3, r2
 8007fbc:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d101      	bne.n	8007fca <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8007fc6:	2301      	movs	r3, #1
 8007fc8:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d017      	beq.n	8008006 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007fd6:	4b5d      	ldr	r3, [pc, #372]	; (800814c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007fd8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007fdc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007fe4:	4959      	ldr	r1, [pc, #356]	; (800814c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007fe6:	4313      	orrs	r3, r2
 8007fe8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ff0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007ff4:	d101      	bne.n	8007ffa <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8007ff6:	2301      	movs	r3, #1
 8007ff8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d101      	bne.n	8008006 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8008002:	2301      	movs	r3, #1
 8008004:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800800e:	2b00      	cmp	r3, #0
 8008010:	d017      	beq.n	8008042 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8008012:	4b4e      	ldr	r3, [pc, #312]	; (800814c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008014:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008018:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008020:	494a      	ldr	r1, [pc, #296]	; (800814c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008022:	4313      	orrs	r3, r2
 8008024:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800802c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008030:	d101      	bne.n	8008036 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8008032:	2301      	movs	r3, #1
 8008034:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800803a:	2b00      	cmp	r3, #0
 800803c:	d101      	bne.n	8008042 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800803e:	2301      	movs	r3, #1
 8008040:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800804a:	2b00      	cmp	r3, #0
 800804c:	d001      	beq.n	8008052 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800804e:	2301      	movs	r3, #1
 8008050:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	f003 0320 	and.w	r3, r3, #32
 800805a:	2b00      	cmp	r3, #0
 800805c:	f000 808b 	beq.w	8008176 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8008060:	4b3a      	ldr	r3, [pc, #232]	; (800814c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008062:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008064:	4a39      	ldr	r2, [pc, #228]	; (800814c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008066:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800806a:	6413      	str	r3, [r2, #64]	; 0x40
 800806c:	4b37      	ldr	r3, [pc, #220]	; (800814c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800806e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008070:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008074:	60bb      	str	r3, [r7, #8]
 8008076:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8008078:	4b35      	ldr	r3, [pc, #212]	; (8008150 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	4a34      	ldr	r2, [pc, #208]	; (8008150 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800807e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008082:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008084:	f7fc fc42 	bl	800490c <HAL_GetTick>
 8008088:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800808a:	e008      	b.n	800809e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800808c:	f7fc fc3e 	bl	800490c <HAL_GetTick>
 8008090:	4602      	mov	r2, r0
 8008092:	697b      	ldr	r3, [r7, #20]
 8008094:	1ad3      	subs	r3, r2, r3
 8008096:	2b64      	cmp	r3, #100	; 0x64
 8008098:	d901      	bls.n	800809e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800809a:	2303      	movs	r3, #3
 800809c:	e355      	b.n	800874a <HAL_RCCEx_PeriphCLKConfig+0x7ce>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800809e:	4b2c      	ldr	r3, [pc, #176]	; (8008150 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d0f0      	beq.n	800808c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80080aa:	4b28      	ldr	r3, [pc, #160]	; (800814c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80080ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80080ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80080b2:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80080b4:	693b      	ldr	r3, [r7, #16]
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d035      	beq.n	8008126 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80080be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80080c2:	693a      	ldr	r2, [r7, #16]
 80080c4:	429a      	cmp	r2, r3
 80080c6:	d02e      	beq.n	8008126 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80080c8:	4b20      	ldr	r3, [pc, #128]	; (800814c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80080ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80080cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80080d0:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80080d2:	4b1e      	ldr	r3, [pc, #120]	; (800814c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80080d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80080d6:	4a1d      	ldr	r2, [pc, #116]	; (800814c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80080d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80080dc:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80080de:	4b1b      	ldr	r3, [pc, #108]	; (800814c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80080e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80080e2:	4a1a      	ldr	r2, [pc, #104]	; (800814c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80080e4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80080e8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80080ea:	4a18      	ldr	r2, [pc, #96]	; (800814c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80080ec:	693b      	ldr	r3, [r7, #16]
 80080ee:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80080f0:	4b16      	ldr	r3, [pc, #88]	; (800814c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80080f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80080f4:	f003 0301 	and.w	r3, r3, #1
 80080f8:	2b01      	cmp	r3, #1
 80080fa:	d114      	bne.n	8008126 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80080fc:	f7fc fc06 	bl	800490c <HAL_GetTick>
 8008100:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008102:	e00a      	b.n	800811a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008104:	f7fc fc02 	bl	800490c <HAL_GetTick>
 8008108:	4602      	mov	r2, r0
 800810a:	697b      	ldr	r3, [r7, #20]
 800810c:	1ad3      	subs	r3, r2, r3
 800810e:	f241 3288 	movw	r2, #5000	; 0x1388
 8008112:	4293      	cmp	r3, r2
 8008114:	d901      	bls.n	800811a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8008116:	2303      	movs	r3, #3
 8008118:	e317      	b.n	800874a <HAL_RCCEx_PeriphCLKConfig+0x7ce>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800811a:	4b0c      	ldr	r3, [pc, #48]	; (800814c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800811c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800811e:	f003 0302 	and.w	r3, r3, #2
 8008122:	2b00      	cmp	r3, #0
 8008124:	d0ee      	beq.n	8008104 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800812a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800812e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008132:	d111      	bne.n	8008158 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8008134:	4b05      	ldr	r3, [pc, #20]	; (800814c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008136:	689b      	ldr	r3, [r3, #8]
 8008138:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8008140:	4b04      	ldr	r3, [pc, #16]	; (8008154 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8008142:	400b      	ands	r3, r1
 8008144:	4901      	ldr	r1, [pc, #4]	; (800814c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008146:	4313      	orrs	r3, r2
 8008148:	608b      	str	r3, [r1, #8]
 800814a:	e00b      	b.n	8008164 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800814c:	40023800 	.word	0x40023800
 8008150:	40007000 	.word	0x40007000
 8008154:	0ffffcff 	.word	0x0ffffcff
 8008158:	4bb0      	ldr	r3, [pc, #704]	; (800841c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800815a:	689b      	ldr	r3, [r3, #8]
 800815c:	4aaf      	ldr	r2, [pc, #700]	; (800841c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800815e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8008162:	6093      	str	r3, [r2, #8]
 8008164:	4bad      	ldr	r3, [pc, #692]	; (800841c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8008166:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800816c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008170:	49aa      	ldr	r1, [pc, #680]	; (800841c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8008172:	4313      	orrs	r3, r2
 8008174:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	f003 0310 	and.w	r3, r3, #16
 800817e:	2b00      	cmp	r3, #0
 8008180:	d010      	beq.n	80081a4 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008182:	4ba6      	ldr	r3, [pc, #664]	; (800841c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8008184:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008188:	4aa4      	ldr	r2, [pc, #656]	; (800841c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800818a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800818e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8008192:	4ba2      	ldr	r3, [pc, #648]	; (800841c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8008194:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800819c:	499f      	ldr	r1, [pc, #636]	; (800841c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800819e:	4313      	orrs	r3, r2
 80081a0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d00a      	beq.n	80081c6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80081b0:	4b9a      	ldr	r3, [pc, #616]	; (800841c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80081b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80081b6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80081be:	4997      	ldr	r1, [pc, #604]	; (800841c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80081c0:	4313      	orrs	r3, r2
 80081c2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d00a      	beq.n	80081e8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80081d2:	4b92      	ldr	r3, [pc, #584]	; (800841c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80081d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80081d8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80081e0:	498e      	ldr	r1, [pc, #568]	; (800841c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80081e2:	4313      	orrs	r3, r2
 80081e4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d00a      	beq.n	800820a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80081f4:	4b89      	ldr	r3, [pc, #548]	; (800841c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80081f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80081fa:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008202:	4986      	ldr	r1, [pc, #536]	; (800841c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8008204:	4313      	orrs	r3, r2
 8008206:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008212:	2b00      	cmp	r3, #0
 8008214:	d00a      	beq.n	800822c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008216:	4b81      	ldr	r3, [pc, #516]	; (800841c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8008218:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800821c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008224:	497d      	ldr	r1, [pc, #500]	; (800841c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8008226:	4313      	orrs	r3, r2
 8008228:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008234:	2b00      	cmp	r3, #0
 8008236:	d00a      	beq.n	800824e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008238:	4b78      	ldr	r3, [pc, #480]	; (800841c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800823a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800823e:	f023 0203 	bic.w	r2, r3, #3
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008246:	4975      	ldr	r1, [pc, #468]	; (800841c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8008248:	4313      	orrs	r3, r2
 800824a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008256:	2b00      	cmp	r3, #0
 8008258:	d00a      	beq.n	8008270 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800825a:	4b70      	ldr	r3, [pc, #448]	; (800841c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800825c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008260:	f023 020c 	bic.w	r2, r3, #12
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008268:	496c      	ldr	r1, [pc, #432]	; (800841c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800826a:	4313      	orrs	r3, r2
 800826c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008278:	2b00      	cmp	r3, #0
 800827a:	d00a      	beq.n	8008292 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800827c:	4b67      	ldr	r3, [pc, #412]	; (800841c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800827e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008282:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800828a:	4964      	ldr	r1, [pc, #400]	; (800841c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800828c:	4313      	orrs	r3, r2
 800828e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800829a:	2b00      	cmp	r3, #0
 800829c:	d00a      	beq.n	80082b4 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800829e:	4b5f      	ldr	r3, [pc, #380]	; (800841c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80082a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80082a4:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80082ac:	495b      	ldr	r1, [pc, #364]	; (800841c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80082ae:	4313      	orrs	r3, r2
 80082b0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d00a      	beq.n	80082d6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80082c0:	4b56      	ldr	r3, [pc, #344]	; (800841c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80082c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80082c6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80082ce:	4953      	ldr	r1, [pc, #332]	; (800841c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80082d0:	4313      	orrs	r3, r2
 80082d2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d00a      	beq.n	80082f8 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80082e2:	4b4e      	ldr	r3, [pc, #312]	; (800841c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80082e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80082e8:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80082f0:	494a      	ldr	r1, [pc, #296]	; (800841c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80082f2:	4313      	orrs	r3, r2
 80082f4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008300:	2b00      	cmp	r3, #0
 8008302:	d00a      	beq.n	800831a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8008304:	4b45      	ldr	r3, [pc, #276]	; (800841c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8008306:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800830a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008312:	4942      	ldr	r1, [pc, #264]	; (800841c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8008314:	4313      	orrs	r3, r2
 8008316:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008322:	2b00      	cmp	r3, #0
 8008324:	d00a      	beq.n	800833c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8008326:	4b3d      	ldr	r3, [pc, #244]	; (800841c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8008328:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800832c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008334:	4939      	ldr	r1, [pc, #228]	; (800841c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8008336:	4313      	orrs	r3, r2
 8008338:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008344:	2b00      	cmp	r3, #0
 8008346:	d00a      	beq.n	800835e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008348:	4b34      	ldr	r3, [pc, #208]	; (800841c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800834a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800834e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008356:	4931      	ldr	r1, [pc, #196]	; (800841c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8008358:	4313      	orrs	r3, r2
 800835a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008366:	2b00      	cmp	r3, #0
 8008368:	d011      	beq.n	800838e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800836a:	4b2c      	ldr	r3, [pc, #176]	; (800841c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800836c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008370:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008378:	4928      	ldr	r1, [pc, #160]	; (800841c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800837a:	4313      	orrs	r3, r2
 800837c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008384:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008388:	d101      	bne.n	800838e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800838a:	2301      	movs	r3, #1
 800838c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	f003 0308 	and.w	r3, r3, #8
 8008396:	2b00      	cmp	r3, #0
 8008398:	d001      	beq.n	800839e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800839a:	2301      	movs	r3, #1
 800839c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d00a      	beq.n	80083c0 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80083aa:	4b1c      	ldr	r3, [pc, #112]	; (800841c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80083ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80083b0:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80083b8:	4918      	ldr	r1, [pc, #96]	; (800841c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80083ba:	4313      	orrs	r3, r2
 80083bc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d00b      	beq.n	80083e4 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80083cc:	4b13      	ldr	r3, [pc, #76]	; (800841c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80083ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80083d2:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80083dc:	490f      	ldr	r1, [pc, #60]	; (800841c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80083de:	4313      	orrs	r3, r2
 80083e0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 80083e4:	69fb      	ldr	r3, [r7, #28]
 80083e6:	2b01      	cmp	r3, #1
 80083e8:	d005      	beq.n	80083f6 <HAL_RCCEx_PeriphCLKConfig+0x47a>
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80083f2:	f040 80d8 	bne.w	80085a6 <HAL_RCCEx_PeriphCLKConfig+0x62a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80083f6:	4b09      	ldr	r3, [pc, #36]	; (800841c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	4a08      	ldr	r2, [pc, #32]	; (800841c <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80083fc:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008400:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008402:	f7fc fa83 	bl	800490c <HAL_GetTick>
 8008406:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008408:	e00a      	b.n	8008420 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800840a:	f7fc fa7f 	bl	800490c <HAL_GetTick>
 800840e:	4602      	mov	r2, r0
 8008410:	697b      	ldr	r3, [r7, #20]
 8008412:	1ad3      	subs	r3, r2, r3
 8008414:	2b64      	cmp	r3, #100	; 0x64
 8008416:	d903      	bls.n	8008420 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008418:	2303      	movs	r3, #3
 800841a:	e196      	b.n	800874a <HAL_RCCEx_PeriphCLKConfig+0x7ce>
 800841c:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008420:	4b6c      	ldr	r3, [pc, #432]	; (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008428:	2b00      	cmp	r3, #0
 800842a:	d1ee      	bne.n	800840a <HAL_RCCEx_PeriphCLKConfig+0x48e>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	f003 0301 	and.w	r3, r3, #1
 8008434:	2b00      	cmp	r3, #0
 8008436:	d021      	beq.n	800847c <HAL_RCCEx_PeriphCLKConfig+0x500>
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800843c:	2b00      	cmp	r3, #0
 800843e:	d11d      	bne.n	800847c <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8008440:	4b64      	ldr	r3, [pc, #400]	; (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8008442:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008446:	0c1b      	lsrs	r3, r3, #16
 8008448:	f003 0303 	and.w	r3, r3, #3
 800844c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800844e:	4b61      	ldr	r3, [pc, #388]	; (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8008450:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008454:	0e1b      	lsrs	r3, r3, #24
 8008456:	f003 030f 	and.w	r3, r3, #15
 800845a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	685b      	ldr	r3, [r3, #4]
 8008460:	019a      	lsls	r2, r3, #6
 8008462:	693b      	ldr	r3, [r7, #16]
 8008464:	041b      	lsls	r3, r3, #16
 8008466:	431a      	orrs	r2, r3
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	061b      	lsls	r3, r3, #24
 800846c:	431a      	orrs	r2, r3
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	689b      	ldr	r3, [r3, #8]
 8008472:	071b      	lsls	r3, r3, #28
 8008474:	4957      	ldr	r1, [pc, #348]	; (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8008476:	4313      	orrs	r3, r2
 8008478:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008484:	2b00      	cmp	r3, #0
 8008486:	d004      	beq.n	8008492 <HAL_RCCEx_PeriphCLKConfig+0x516>
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800848c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008490:	d00a      	beq.n	80084a8 <HAL_RCCEx_PeriphCLKConfig+0x52c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800849a:	2b00      	cmp	r3, #0
 800849c:	d02e      	beq.n	80084fc <HAL_RCCEx_PeriphCLKConfig+0x580>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084a2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80084a6:	d129      	bne.n	80084fc <HAL_RCCEx_PeriphCLKConfig+0x580>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80084a8:	4b4a      	ldr	r3, [pc, #296]	; (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80084aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80084ae:	0c1b      	lsrs	r3, r3, #16
 80084b0:	f003 0303 	and.w	r3, r3, #3
 80084b4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80084b6:	4b47      	ldr	r3, [pc, #284]	; (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80084b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80084bc:	0f1b      	lsrs	r3, r3, #28
 80084be:	f003 0307 	and.w	r3, r3, #7
 80084c2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	685b      	ldr	r3, [r3, #4]
 80084c8:	019a      	lsls	r2, r3, #6
 80084ca:	693b      	ldr	r3, [r7, #16]
 80084cc:	041b      	lsls	r3, r3, #16
 80084ce:	431a      	orrs	r2, r3
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	68db      	ldr	r3, [r3, #12]
 80084d4:	061b      	lsls	r3, r3, #24
 80084d6:	431a      	orrs	r2, r3
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	071b      	lsls	r3, r3, #28
 80084dc:	493d      	ldr	r1, [pc, #244]	; (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80084de:	4313      	orrs	r3, r2
 80084e0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80084e4:	4b3b      	ldr	r3, [pc, #236]	; (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80084e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80084ea:	f023 021f 	bic.w	r2, r3, #31
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084f2:	3b01      	subs	r3, #1
 80084f4:	4937      	ldr	r1, [pc, #220]	; (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80084f6:	4313      	orrs	r3, r2
 80084f8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008504:	2b00      	cmp	r3, #0
 8008506:	d01d      	beq.n	8008544 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8008508:	4b32      	ldr	r3, [pc, #200]	; (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800850a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800850e:	0e1b      	lsrs	r3, r3, #24
 8008510:	f003 030f 	and.w	r3, r3, #15
 8008514:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8008516:	4b2f      	ldr	r3, [pc, #188]	; (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8008518:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800851c:	0f1b      	lsrs	r3, r3, #28
 800851e:	f003 0307 	and.w	r3, r3, #7
 8008522:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	685b      	ldr	r3, [r3, #4]
 8008528:	019a      	lsls	r2, r3, #6
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	691b      	ldr	r3, [r3, #16]
 800852e:	041b      	lsls	r3, r3, #16
 8008530:	431a      	orrs	r2, r3
 8008532:	693b      	ldr	r3, [r7, #16]
 8008534:	061b      	lsls	r3, r3, #24
 8008536:	431a      	orrs	r2, r3
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	071b      	lsls	r3, r3, #28
 800853c:	4925      	ldr	r1, [pc, #148]	; (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800853e:	4313      	orrs	r3, r2
 8008540:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800854c:	2b00      	cmp	r3, #0
 800854e:	d011      	beq.n	8008574 <HAL_RCCEx_PeriphCLKConfig+0x5f8>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	685b      	ldr	r3, [r3, #4]
 8008554:	019a      	lsls	r2, r3, #6
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	691b      	ldr	r3, [r3, #16]
 800855a:	041b      	lsls	r3, r3, #16
 800855c:	431a      	orrs	r2, r3
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	68db      	ldr	r3, [r3, #12]
 8008562:	061b      	lsls	r3, r3, #24
 8008564:	431a      	orrs	r2, r3
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	689b      	ldr	r3, [r3, #8]
 800856a:	071b      	lsls	r3, r3, #28
 800856c:	4919      	ldr	r1, [pc, #100]	; (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800856e:	4313      	orrs	r3, r2
 8008570:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8008574:	4b17      	ldr	r3, [pc, #92]	; (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	4a16      	ldr	r2, [pc, #88]	; (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800857a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800857e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008580:	f7fc f9c4 	bl	800490c <HAL_GetTick>
 8008584:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008586:	e008      	b.n	800859a <HAL_RCCEx_PeriphCLKConfig+0x61e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8008588:	f7fc f9c0 	bl	800490c <HAL_GetTick>
 800858c:	4602      	mov	r2, r0
 800858e:	697b      	ldr	r3, [r7, #20]
 8008590:	1ad3      	subs	r3, r2, r3
 8008592:	2b64      	cmp	r3, #100	; 0x64
 8008594:	d901      	bls.n	800859a <HAL_RCCEx_PeriphCLKConfig+0x61e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008596:	2303      	movs	r3, #3
 8008598:	e0d7      	b.n	800874a <HAL_RCCEx_PeriphCLKConfig+0x7ce>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800859a:	4b0e      	ldr	r3, [pc, #56]	; (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d0f0      	beq.n	8008588 <HAL_RCCEx_PeriphCLKConfig+0x60c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80085a6:	69bb      	ldr	r3, [r7, #24]
 80085a8:	2b01      	cmp	r3, #1
 80085aa:	f040 80cd 	bne.w	8008748 <HAL_RCCEx_PeriphCLKConfig+0x7cc>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80085ae:	4b09      	ldr	r3, [pc, #36]	; (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	4a08      	ldr	r2, [pc, #32]	; (80085d4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80085b4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80085b8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80085ba:	f7fc f9a7 	bl	800490c <HAL_GetTick>
 80085be:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80085c0:	e00a      	b.n	80085d8 <HAL_RCCEx_PeriphCLKConfig+0x65c>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80085c2:	f7fc f9a3 	bl	800490c <HAL_GetTick>
 80085c6:	4602      	mov	r2, r0
 80085c8:	697b      	ldr	r3, [r7, #20]
 80085ca:	1ad3      	subs	r3, r2, r3
 80085cc:	2b64      	cmp	r3, #100	; 0x64
 80085ce:	d903      	bls.n	80085d8 <HAL_RCCEx_PeriphCLKConfig+0x65c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80085d0:	2303      	movs	r3, #3
 80085d2:	e0ba      	b.n	800874a <HAL_RCCEx_PeriphCLKConfig+0x7ce>
 80085d4:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80085d8:	4b5e      	ldr	r3, [pc, #376]	; (8008754 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80085e0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80085e4:	d0ed      	beq.n	80085c2 <HAL_RCCEx_PeriphCLKConfig+0x646>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d003      	beq.n	80085fa <HAL_RCCEx_PeriphCLKConfig+0x67e>
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d009      	beq.n	800860e <HAL_RCCEx_PeriphCLKConfig+0x692>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8008602:	2b00      	cmp	r3, #0
 8008604:	d02e      	beq.n	8008664 <HAL_RCCEx_PeriphCLKConfig+0x6e8>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800860a:	2b00      	cmp	r3, #0
 800860c:	d12a      	bne.n	8008664 <HAL_RCCEx_PeriphCLKConfig+0x6e8>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800860e:	4b51      	ldr	r3, [pc, #324]	; (8008754 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8008610:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008614:	0c1b      	lsrs	r3, r3, #16
 8008616:	f003 0303 	and.w	r3, r3, #3
 800861a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800861c:	4b4d      	ldr	r3, [pc, #308]	; (8008754 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 800861e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008622:	0f1b      	lsrs	r3, r3, #28
 8008624:	f003 0307 	and.w	r3, r3, #7
 8008628:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	695b      	ldr	r3, [r3, #20]
 800862e:	019a      	lsls	r2, r3, #6
 8008630:	693b      	ldr	r3, [r7, #16]
 8008632:	041b      	lsls	r3, r3, #16
 8008634:	431a      	orrs	r2, r3
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	699b      	ldr	r3, [r3, #24]
 800863a:	061b      	lsls	r3, r3, #24
 800863c:	431a      	orrs	r2, r3
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	071b      	lsls	r3, r3, #28
 8008642:	4944      	ldr	r1, [pc, #272]	; (8008754 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8008644:	4313      	orrs	r3, r2
 8008646:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800864a:	4b42      	ldr	r3, [pc, #264]	; (8008754 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 800864c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008650:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008658:	3b01      	subs	r3, #1
 800865a:	021b      	lsls	r3, r3, #8
 800865c:	493d      	ldr	r1, [pc, #244]	; (8008754 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 800865e:	4313      	orrs	r3, r2
 8008660:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800866c:	2b00      	cmp	r3, #0
 800866e:	d022      	beq.n	80086b6 <HAL_RCCEx_PeriphCLKConfig+0x73a>
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008674:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008678:	d11d      	bne.n	80086b6 <HAL_RCCEx_PeriphCLKConfig+0x73a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800867a:	4b36      	ldr	r3, [pc, #216]	; (8008754 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 800867c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008680:	0e1b      	lsrs	r3, r3, #24
 8008682:	f003 030f 	and.w	r3, r3, #15
 8008686:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8008688:	4b32      	ldr	r3, [pc, #200]	; (8008754 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 800868a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800868e:	0f1b      	lsrs	r3, r3, #28
 8008690:	f003 0307 	and.w	r3, r3, #7
 8008694:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	695b      	ldr	r3, [r3, #20]
 800869a:	019a      	lsls	r2, r3, #6
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	6a1b      	ldr	r3, [r3, #32]
 80086a0:	041b      	lsls	r3, r3, #16
 80086a2:	431a      	orrs	r2, r3
 80086a4:	693b      	ldr	r3, [r7, #16]
 80086a6:	061b      	lsls	r3, r3, #24
 80086a8:	431a      	orrs	r2, r3
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	071b      	lsls	r3, r3, #28
 80086ae:	4929      	ldr	r1, [pc, #164]	; (8008754 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80086b0:	4313      	orrs	r3, r2
 80086b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	f003 0308 	and.w	r3, r3, #8
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d028      	beq.n	8008714 <HAL_RCCEx_PeriphCLKConfig+0x798>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80086c2:	4b24      	ldr	r3, [pc, #144]	; (8008754 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80086c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80086c8:	0e1b      	lsrs	r3, r3, #24
 80086ca:	f003 030f 	and.w	r3, r3, #15
 80086ce:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80086d0:	4b20      	ldr	r3, [pc, #128]	; (8008754 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80086d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80086d6:	0c1b      	lsrs	r3, r3, #16
 80086d8:	f003 0303 	and.w	r3, r3, #3
 80086dc:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	695b      	ldr	r3, [r3, #20]
 80086e2:	019a      	lsls	r2, r3, #6
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	041b      	lsls	r3, r3, #16
 80086e8:	431a      	orrs	r2, r3
 80086ea:	693b      	ldr	r3, [r7, #16]
 80086ec:	061b      	lsls	r3, r3, #24
 80086ee:	431a      	orrs	r2, r3
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	69db      	ldr	r3, [r3, #28]
 80086f4:	071b      	lsls	r3, r3, #28
 80086f6:	4917      	ldr	r1, [pc, #92]	; (8008754 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80086f8:	4313      	orrs	r3, r2
 80086fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80086fe:	4b15      	ldr	r3, [pc, #84]	; (8008754 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8008700:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008704:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800870c:	4911      	ldr	r1, [pc, #68]	; (8008754 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 800870e:	4313      	orrs	r3, r2
 8008710:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8008714:	4b0f      	ldr	r3, [pc, #60]	; (8008754 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	4a0e      	ldr	r2, [pc, #56]	; (8008754 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 800871a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800871e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008720:	f7fc f8f4 	bl	800490c <HAL_GetTick>
 8008724:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8008726:	e008      	b.n	800873a <HAL_RCCEx_PeriphCLKConfig+0x7be>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8008728:	f7fc f8f0 	bl	800490c <HAL_GetTick>
 800872c:	4602      	mov	r2, r0
 800872e:	697b      	ldr	r3, [r7, #20]
 8008730:	1ad3      	subs	r3, r2, r3
 8008732:	2b64      	cmp	r3, #100	; 0x64
 8008734:	d901      	bls.n	800873a <HAL_RCCEx_PeriphCLKConfig+0x7be>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008736:	2303      	movs	r3, #3
 8008738:	e007      	b.n	800874a <HAL_RCCEx_PeriphCLKConfig+0x7ce>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800873a:	4b06      	ldr	r3, [pc, #24]	; (8008754 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008742:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008746:	d1ef      	bne.n	8008728 <HAL_RCCEx_PeriphCLKConfig+0x7ac>
      }
    }
  }
  return HAL_OK;
 8008748:	2300      	movs	r3, #0
}
 800874a:	4618      	mov	r0, r3
 800874c:	3720      	adds	r7, #32
 800874e:	46bd      	mov	sp, r7
 8008750:	bd80      	pop	{r7, pc}
 8008752:	bf00      	nop
 8008754:	40023800 	.word	0x40023800

08008758 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8008758:	b580      	push	{r7, lr}
 800875a:	b082      	sub	sp, #8
 800875c:	af00      	add	r7, sp, #0
 800875e:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	2b00      	cmp	r3, #0
 8008764:	d101      	bne.n	800876a <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8008766:	2301      	movs	r3, #1
 8008768:	e06b      	b.n	8008842 <HAL_RTC_Init+0xea>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	7f5b      	ldrb	r3, [r3, #29]
 800876e:	b2db      	uxtb	r3, r3
 8008770:	2b00      	cmp	r3, #0
 8008772:	d105      	bne.n	8008780 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	2200      	movs	r2, #0
 8008778:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800877a:	6878      	ldr	r0, [r7, #4]
 800877c:	f7fb fd2a 	bl	80041d4 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	2202      	movs	r2, #2
 8008784:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	22ca      	movs	r2, #202	; 0xca
 800878c:	625a      	str	r2, [r3, #36]	; 0x24
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	2253      	movs	r2, #83	; 0x53
 8008794:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8008796:	6878      	ldr	r0, [r7, #4]
 8008798:	f000 fb00 	bl	8008d9c <RTC_EnterInitMode>
 800879c:	4603      	mov	r3, r0
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d008      	beq.n	80087b4 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	22ff      	movs	r2, #255	; 0xff
 80087a8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	2204      	movs	r2, #4
 80087ae:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 80087b0:	2301      	movs	r3, #1
 80087b2:	e046      	b.n	8008842 <HAL_RTC_Init+0xea>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	6899      	ldr	r1, [r3, #8]
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	681a      	ldr	r2, [r3, #0]
 80087be:	4b23      	ldr	r3, [pc, #140]	; (800884c <HAL_RTC_Init+0xf4>)
 80087c0:	400b      	ands	r3, r1
 80087c2:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	6899      	ldr	r1, [r3, #8]
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	685a      	ldr	r2, [r3, #4]
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	691b      	ldr	r3, [r3, #16]
 80087d2:	431a      	orrs	r2, r3
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	695b      	ldr	r3, [r3, #20]
 80087d8:	431a      	orrs	r2, r3
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	430a      	orrs	r2, r1
 80087e0:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	687a      	ldr	r2, [r7, #4]
 80087e8:	68d2      	ldr	r2, [r2, #12]
 80087ea:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16);
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	6919      	ldr	r1, [r3, #16]
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	689b      	ldr	r3, [r3, #8]
 80087f6:	041a      	lsls	r2, r3, #16
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	430a      	orrs	r2, r1
 80087fe:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	68da      	ldr	r2, [r3, #12]
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800880e:	60da      	str	r2, [r3, #12]

    hrtc->Instance->OR &= (uint32_t)~RTC_OR_ALARMTYPE;
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	f022 0208 	bic.w	r2, r2, #8
 800881e:	64da      	str	r2, [r3, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	699a      	ldr	r2, [r3, #24]
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	430a      	orrs	r2, r1
 8008830:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	22ff      	movs	r2, #255	; 0xff
 8008838:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	2201      	movs	r2, #1
 800883e:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8008840:	2300      	movs	r3, #0
  }
}
 8008842:	4618      	mov	r0, r3
 8008844:	3708      	adds	r7, #8
 8008846:	46bd      	mov	sp, r7
 8008848:	bd80      	pop	{r7, pc}
 800884a:	bf00      	nop
 800884c:	ff8fffbf 	.word	0xff8fffbf

08008850 <HAL_RTC_SetTime>:
  *            @arg FORMAT_BIN: Binary data format
  *            @arg FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8008850:	b590      	push	{r4, r7, lr}
 8008852:	b087      	sub	sp, #28
 8008854:	af00      	add	r7, sp, #0
 8008856:	60f8      	str	r0, [r7, #12]
 8008858:	60b9      	str	r1, [r7, #8]
 800885a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 800885c:	2300      	movs	r3, #0
 800885e:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	7f1b      	ldrb	r3, [r3, #28]
 8008864:	2b01      	cmp	r3, #1
 8008866:	d101      	bne.n	800886c <HAL_RTC_SetTime+0x1c>
 8008868:	2302      	movs	r3, #2
 800886a:	e0a8      	b.n	80089be <HAL_RTC_SetTime+0x16e>
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	2201      	movs	r2, #1
 8008870:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	2202      	movs	r2, #2
 8008876:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	2b00      	cmp	r3, #0
 800887c:	d126      	bne.n	80088cc <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	689b      	ldr	r3, [r3, #8]
 8008884:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008888:	2b00      	cmp	r3, #0
 800888a:	d102      	bne.n	8008892 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00;
 800888c:	68bb      	ldr	r3, [r7, #8]
 800888e:	2200      	movs	r2, #0
 8008890:	731a      	strb	r2, [r3, #12]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 8008892:	68bb      	ldr	r3, [r7, #8]
 8008894:	781b      	ldrb	r3, [r3, #0]
 8008896:	4618      	mov	r0, r3
 8008898:	f000 faac 	bl	8008df4 <RTC_ByteToBcd2>
 800889c:	4603      	mov	r3, r0
 800889e:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8) | \
 80088a0:	68bb      	ldr	r3, [r7, #8]
 80088a2:	785b      	ldrb	r3, [r3, #1]
 80088a4:	4618      	mov	r0, r3
 80088a6:	f000 faa5 	bl	8008df4 <RTC_ByteToBcd2>
 80088aa:	4603      	mov	r3, r0
 80088ac:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 80088ae:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 80088b0:	68bb      	ldr	r3, [r7, #8]
 80088b2:	789b      	ldrb	r3, [r3, #2]
 80088b4:	4618      	mov	r0, r3
 80088b6:	f000 fa9d 	bl	8008df4 <RTC_ByteToBcd2>
 80088ba:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8) | \
 80088bc:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16));
 80088c0:	68bb      	ldr	r3, [r7, #8]
 80088c2:	7b1b      	ldrb	r3, [r3, #12]
 80088c4:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 80088c6:	4313      	orrs	r3, r2
 80088c8:	617b      	str	r3, [r7, #20]
 80088ca:	e018      	b.n	80088fe <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	689b      	ldr	r3, [r3, #8]
 80088d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d102      	bne.n	80088e0 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00;
 80088da:	68bb      	ldr	r3, [r7, #8]
 80088dc:	2200      	movs	r2, #0
 80088de:	731a      	strb	r2, [r3, #12]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 80088e0:	68bb      	ldr	r3, [r7, #8]
 80088e2:	781b      	ldrb	r3, [r3, #0]
 80088e4:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8) | \
 80088e6:	68bb      	ldr	r3, [r7, #8]
 80088e8:	785b      	ldrb	r3, [r3, #1]
 80088ea:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 80088ec:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 80088ee:	68ba      	ldr	r2, [r7, #8]
 80088f0:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8) | \
 80088f2:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16));
 80088f4:	68bb      	ldr	r3, [r7, #8]
 80088f6:	7b1b      	ldrb	r3, [r3, #12]
 80088f8:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 80088fa:	4313      	orrs	r3, r2
 80088fc:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	22ca      	movs	r2, #202	; 0xca
 8008904:	625a      	str	r2, [r3, #36]	; 0x24
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	2253      	movs	r2, #83	; 0x53
 800890c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800890e:	68f8      	ldr	r0, [r7, #12]
 8008910:	f000 fa44 	bl	8008d9c <RTC_EnterInitMode>
 8008914:	4603      	mov	r3, r0
 8008916:	2b00      	cmp	r3, #0
 8008918:	d00b      	beq.n	8008932 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	22ff      	movs	r2, #255	; 0xff
 8008920:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	2204      	movs	r2, #4
 8008926:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	2200      	movs	r2, #0
 800892c:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800892e:	2301      	movs	r3, #1
 8008930:	e045      	b.n	80089be <HAL_RTC_SetTime+0x16e>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	681a      	ldr	r2, [r3, #0]
 8008936:	6979      	ldr	r1, [r7, #20]
 8008938:	4b23      	ldr	r3, [pc, #140]	; (80089c8 <HAL_RTC_SetTime+0x178>)
 800893a:	400b      	ands	r3, r1
 800893c:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	689a      	ldr	r2, [r3, #8]
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800894c:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	6899      	ldr	r1, [r3, #8]
 8008954:	68bb      	ldr	r3, [r7, #8]
 8008956:	691a      	ldr	r2, [r3, #16]
 8008958:	68bb      	ldr	r3, [r7, #8]
 800895a:	695b      	ldr	r3, [r3, #20]
 800895c:	431a      	orrs	r2, r3
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	430a      	orrs	r2, r1
 8008964:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	68da      	ldr	r2, [r3, #12]
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008974:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	689b      	ldr	r3, [r3, #8]
 800897c:	f003 0320 	and.w	r3, r3, #32
 8008980:	2b00      	cmp	r3, #0
 8008982:	d111      	bne.n	80089a8 <HAL_RTC_SetTime+0x158>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008984:	68f8      	ldr	r0, [r7, #12]
 8008986:	f000 f9e1 	bl	8008d4c <HAL_RTC_WaitForSynchro>
 800898a:	4603      	mov	r3, r0
 800898c:	2b00      	cmp	r3, #0
 800898e:	d00b      	beq.n	80089a8 <HAL_RTC_SetTime+0x158>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	22ff      	movs	r2, #255	; 0xff
 8008996:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	2204      	movs	r2, #4
 800899c:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	2200      	movs	r2, #0
 80089a2:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 80089a4:	2301      	movs	r3, #1
 80089a6:	e00a      	b.n	80089be <HAL_RTC_SetTime+0x16e>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	22ff      	movs	r2, #255	; 0xff
 80089ae:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	2201      	movs	r2, #1
 80089b4:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	2200      	movs	r2, #0
 80089ba:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 80089bc:	2300      	movs	r3, #0
  }
}
 80089be:	4618      	mov	r0, r3
 80089c0:	371c      	adds	r7, #28
 80089c2:	46bd      	mov	sp, r7
 80089c4:	bd90      	pop	{r4, r7, pc}
 80089c6:	bf00      	nop
 80089c8:	007f7f7f 	.word	0x007f7f7f

080089cc <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80089cc:	b590      	push	{r4, r7, lr}
 80089ce:	b087      	sub	sp, #28
 80089d0:	af00      	add	r7, sp, #0
 80089d2:	60f8      	str	r0, [r7, #12]
 80089d4:	60b9      	str	r1, [r7, #8]
 80089d6:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0;
 80089d8:	2300      	movs	r3, #0
 80089da:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	7f1b      	ldrb	r3, [r3, #28]
 80089e0:	2b01      	cmp	r3, #1
 80089e2:	d101      	bne.n	80089e8 <HAL_RTC_SetDate+0x1c>
 80089e4:	2302      	movs	r3, #2
 80089e6:	e092      	b.n	8008b0e <HAL_RTC_SetDate+0x142>
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	2201      	movs	r2, #1
 80089ec:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	2202      	movs	r2, #2
 80089f2:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d10e      	bne.n	8008a18 <HAL_RTC_SetDate+0x4c>
 80089fa:	68bb      	ldr	r3, [r7, #8]
 80089fc:	785b      	ldrb	r3, [r3, #1]
 80089fe:	f003 0310 	and.w	r3, r3, #16
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d008      	beq.n	8008a18 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8008a06:	68bb      	ldr	r3, [r7, #8]
 8008a08:	785b      	ldrb	r3, [r3, #1]
 8008a0a:	f023 0310 	bic.w	r3, r3, #16
 8008a0e:	b2db      	uxtb	r3, r3
 8008a10:	330a      	adds	r3, #10
 8008a12:	b2da      	uxtb	r2, r3
 8008a14:	68bb      	ldr	r3, [r7, #8]
 8008a16:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d11c      	bne.n	8008a58 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 8008a1e:	68bb      	ldr	r3, [r7, #8]
 8008a20:	78db      	ldrb	r3, [r3, #3]
 8008a22:	4618      	mov	r0, r3
 8008a24:	f000 f9e6 	bl	8008df4 <RTC_ByteToBcd2>
 8008a28:	4603      	mov	r3, r0
 8008a2a:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8) | \
 8008a2c:	68bb      	ldr	r3, [r7, #8]
 8008a2e:	785b      	ldrb	r3, [r3, #1]
 8008a30:	4618      	mov	r0, r3
 8008a32:	f000 f9df 	bl	8008df4 <RTC_ByteToBcd2>
 8008a36:	4603      	mov	r3, r0
 8008a38:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 8008a3a:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8008a3c:	68bb      	ldr	r3, [r7, #8]
 8008a3e:	789b      	ldrb	r3, [r3, #2]
 8008a40:	4618      	mov	r0, r3
 8008a42:	f000 f9d7 	bl	8008df4 <RTC_ByteToBcd2>
 8008a46:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8) | \
 8008a48:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13));
 8008a4c:	68bb      	ldr	r3, [r7, #8]
 8008a4e:	781b      	ldrb	r3, [r3, #0]
 8008a50:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 8008a52:	4313      	orrs	r3, r2
 8008a54:	617b      	str	r3, [r7, #20]
 8008a56:	e00e      	b.n	8008a76 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 8008a58:	68bb      	ldr	r3, [r7, #8]
 8008a5a:	78db      	ldrb	r3, [r3, #3]
 8008a5c:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8) | \
 8008a5e:	68bb      	ldr	r3, [r7, #8]
 8008a60:	785b      	ldrb	r3, [r3, #1]
 8008a62:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 8008a64:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8008a66:	68ba      	ldr	r2, [r7, #8]
 8008a68:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8) | \
 8008a6a:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13));
 8008a6c:	68bb      	ldr	r3, [r7, #8]
 8008a6e:	781b      	ldrb	r3, [r3, #0]
 8008a70:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 8008a72:	4313      	orrs	r3, r2
 8008a74:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	22ca      	movs	r2, #202	; 0xca
 8008a7c:	625a      	str	r2, [r3, #36]	; 0x24
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	2253      	movs	r2, #83	; 0x53
 8008a84:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8008a86:	68f8      	ldr	r0, [r7, #12]
 8008a88:	f000 f988 	bl	8008d9c <RTC_EnterInitMode>
 8008a8c:	4603      	mov	r3, r0
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d00b      	beq.n	8008aaa <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	22ff      	movs	r2, #255	; 0xff
 8008a98:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	2204      	movs	r2, #4
 8008a9e:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	2200      	movs	r2, #0
 8008aa4:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8008aa6:	2301      	movs	r3, #1
 8008aa8:	e031      	b.n	8008b0e <HAL_RTC_SetDate+0x142>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	681a      	ldr	r2, [r3, #0]
 8008aae:	6979      	ldr	r1, [r7, #20]
 8008ab0:	4b19      	ldr	r3, [pc, #100]	; (8008b18 <HAL_RTC_SetDate+0x14c>)
 8008ab2:	400b      	ands	r3, r1
 8008ab4:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	68da      	ldr	r2, [r3, #12]
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008ac4:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	689b      	ldr	r3, [r3, #8]
 8008acc:	f003 0320 	and.w	r3, r3, #32
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d111      	bne.n	8008af8 <HAL_RTC_SetDate+0x12c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008ad4:	68f8      	ldr	r0, [r7, #12]
 8008ad6:	f000 f939 	bl	8008d4c <HAL_RTC_WaitForSynchro>
 8008ada:	4603      	mov	r3, r0
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d00b      	beq.n	8008af8 <HAL_RTC_SetDate+0x12c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	22ff      	movs	r2, #255	; 0xff
 8008ae6:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	2204      	movs	r2, #4
 8008aec:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	2200      	movs	r2, #0
 8008af2:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8008af4:	2301      	movs	r3, #1
 8008af6:	e00a      	b.n	8008b0e <HAL_RTC_SetDate+0x142>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	22ff      	movs	r2, #255	; 0xff
 8008afe:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	2201      	movs	r2, #1
 8008b04:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	2200      	movs	r2, #0
 8008b0a:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8008b0c:	2300      	movs	r3, #0
  }
}
 8008b0e:	4618      	mov	r0, r3
 8008b10:	371c      	adds	r7, #28
 8008b12:	46bd      	mov	sp, r7
 8008b14:	bd90      	pop	{r4, r7, pc}
 8008b16:	bf00      	nop
 8008b18:	00ffff3f 	.word	0x00ffff3f

08008b1c <HAL_RTC_SetAlarm>:
  *             @arg FORMAT_BIN: Binary data format
  *             @arg FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8008b1c:	b590      	push	{r4, r7, lr}
 8008b1e:	b089      	sub	sp, #36	; 0x24
 8008b20:	af00      	add	r7, sp, #0
 8008b22:	60f8      	str	r0, [r7, #12]
 8008b24:	60b9      	str	r1, [r7, #8]
 8008b26:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0;
 8008b28:	2300      	movs	r3, #0
 8008b2a:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0, subsecondtmpreg = 0;
 8008b2c:	2300      	movs	r3, #0
 8008b2e:	61fb      	str	r3, [r7, #28]
 8008b30:	2300      	movs	r3, #0
 8008b32:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	7f1b      	ldrb	r3, [r3, #28]
 8008b38:	2b01      	cmp	r3, #1
 8008b3a:	d101      	bne.n	8008b40 <HAL_RTC_SetAlarm+0x24>
 8008b3c:	2302      	movs	r3, #2
 8008b3e:	e101      	b.n	8008d44 <HAL_RTC_SetAlarm+0x228>
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	2201      	movs	r2, #1
 8008b44:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	2202      	movs	r2, #2
 8008b4a:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d137      	bne.n	8008bc2 <HAL_RTC_SetAlarm+0xa6>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	689b      	ldr	r3, [r3, #8]
 8008b58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d102      	bne.n	8008b66 <HAL_RTC_SetAlarm+0x4a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00;
 8008b60:	68bb      	ldr	r3, [r7, #8]
 8008b62:	2200      	movs	r2, #0
 8008b64:	731a      	strb	r2, [r3, #12]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16) | \
 8008b66:	68bb      	ldr	r3, [r7, #8]
 8008b68:	781b      	ldrb	r3, [r3, #0]
 8008b6a:	4618      	mov	r0, r3
 8008b6c:	f000 f942 	bl	8008df4 <RTC_ByteToBcd2>
 8008b70:	4603      	mov	r3, r0
 8008b72:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8) | \
 8008b74:	68bb      	ldr	r3, [r7, #8]
 8008b76:	785b      	ldrb	r3, [r3, #1]
 8008b78:	4618      	mov	r0, r3
 8008b7a:	f000 f93b 	bl	8008df4 <RTC_ByteToBcd2>
 8008b7e:	4603      	mov	r3, r0
 8008b80:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16) | \
 8008b82:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8008b84:	68bb      	ldr	r3, [r7, #8]
 8008b86:	789b      	ldrb	r3, [r3, #2]
 8008b88:	4618      	mov	r0, r3
 8008b8a:	f000 f933 	bl	8008df4 <RTC_ByteToBcd2>
 8008b8e:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8) | \
 8008b90:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 8008b94:	68bb      	ldr	r3, [r7, #8]
 8008b96:	7b1b      	ldrb	r3, [r3, #12]
 8008b98:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8008b9a:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24) | \
 8008b9e:	68bb      	ldr	r3, [r7, #8]
 8008ba0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8008ba4:	4618      	mov	r0, r3
 8008ba6:	f000 f925 	bl	8008df4 <RTC_ByteToBcd2>
 8008baa:	4603      	mov	r3, r0
 8008bac:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 8008bae:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8008bb2:	68bb      	ldr	r3, [r7, #8]
 8008bb4:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24) | \
 8008bb6:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8008bb8:	68bb      	ldr	r3, [r7, #8]
 8008bba:	699b      	ldr	r3, [r3, #24]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16) | \
 8008bbc:	4313      	orrs	r3, r2
 8008bbe:	61fb      	str	r3, [r7, #28]
 8008bc0:	e023      	b.n	8008c0a <HAL_RTC_SetAlarm+0xee>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	689b      	ldr	r3, [r3, #8]
 8008bc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d102      	bne.n	8008bd6 <HAL_RTC_SetAlarm+0xba>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00;
 8008bd0:	68bb      	ldr	r3, [r7, #8]
 8008bd2:	2200      	movs	r2, #0
 8008bd4:	731a      	strb	r2, [r3, #12]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16) | \
 8008bd6:	68bb      	ldr	r3, [r7, #8]
 8008bd8:	781b      	ldrb	r3, [r3, #0]
 8008bda:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8) | \
 8008bdc:	68bb      	ldr	r3, [r7, #8]
 8008bde:	785b      	ldrb	r3, [r3, #1]
 8008be0:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16) | \
 8008be2:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8008be4:	68ba      	ldr	r2, [r7, #8]
 8008be6:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8) | \
 8008be8:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 8008bea:	68bb      	ldr	r3, [r7, #8]
 8008bec:	7b1b      	ldrb	r3, [r3, #12]
 8008bee:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8008bf0:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24) | \
 8008bf2:	68bb      	ldr	r3, [r7, #8]
 8008bf4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8008bf8:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 8008bfa:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8008bfc:	68bb      	ldr	r3, [r7, #8]
 8008bfe:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24) | \
 8008c00:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8008c02:	68bb      	ldr	r3, [r7, #8]
 8008c04:	699b      	ldr	r3, [r3, #24]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16) | \
 8008c06:	4313      	orrs	r3, r2
 8008c08:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8008c0a:	68bb      	ldr	r3, [r7, #8]
 8008c0c:	685a      	ldr	r2, [r3, #4]
 8008c0e:	68bb      	ldr	r3, [r7, #8]
 8008c10:	69db      	ldr	r3, [r3, #28]
 8008c12:	4313      	orrs	r3, r2
 8008c14:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	22ca      	movs	r2, #202	; 0xca
 8008c1c:	625a      	str	r2, [r3, #36]	; 0x24
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	2253      	movs	r2, #83	; 0x53
 8008c24:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8008c26:	68bb      	ldr	r3, [r7, #8]
 8008c28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c2a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008c2e:	d13f      	bne.n	8008cb0 <HAL_RTC_SetAlarm+0x194>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	689a      	ldr	r2, [r3, #8]
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008c3e:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	689a      	ldr	r2, [r3, #8]
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008c4e:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008c50:	f7fb fe5c 	bl	800490c <HAL_GetTick>
 8008c54:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 8008c56:	e013      	b.n	8008c80 <HAL_RTC_SetAlarm+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8008c58:	f7fb fe58 	bl	800490c <HAL_GetTick>
 8008c5c:	4602      	mov	r2, r0
 8008c5e:	69bb      	ldr	r3, [r7, #24]
 8008c60:	1ad3      	subs	r3, r2, r3
 8008c62:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008c66:	d90b      	bls.n	8008c80 <HAL_RTC_SetAlarm+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	22ff      	movs	r2, #255	; 0xff
 8008c6e:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	2203      	movs	r2, #3
 8008c74:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	2200      	movs	r2, #0
 8008c7a:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8008c7c:	2303      	movs	r3, #3
 8008c7e:	e061      	b.n	8008d44 <HAL_RTC_SetAlarm+0x228>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	68db      	ldr	r3, [r3, #12]
 8008c86:	f003 0301 	and.w	r3, r3, #1
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d0e4      	beq.n	8008c58 <HAL_RTC_SetAlarm+0x13c>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	69fa      	ldr	r2, [r7, #28]
 8008c94:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	697a      	ldr	r2, [r7, #20]
 8008c9c:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	689a      	ldr	r2, [r3, #8]
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008cac:	609a      	str	r2, [r3, #8]
 8008cae:	e03e      	b.n	8008d2e <HAL_RTC_SetAlarm+0x212>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	689a      	ldr	r2, [r3, #8]
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8008cbe:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	689a      	ldr	r2, [r3, #8]
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008cce:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008cd0:	f7fb fe1c 	bl	800490c <HAL_GetTick>
 8008cd4:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 8008cd6:	e013      	b.n	8008d00 <HAL_RTC_SetAlarm+0x1e4>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8008cd8:	f7fb fe18 	bl	800490c <HAL_GetTick>
 8008cdc:	4602      	mov	r2, r0
 8008cde:	69bb      	ldr	r3, [r7, #24]
 8008ce0:	1ad3      	subs	r3, r2, r3
 8008ce2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008ce6:	d90b      	bls.n	8008d00 <HAL_RTC_SetAlarm+0x1e4>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	22ff      	movs	r2, #255	; 0xff
 8008cee:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	2203      	movs	r2, #3
 8008cf4:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	2200      	movs	r2, #0
 8008cfa:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8008cfc:	2303      	movs	r3, #3
 8008cfe:	e021      	b.n	8008d44 <HAL_RTC_SetAlarm+0x228>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	68db      	ldr	r3, [r3, #12]
 8008d06:	f003 0302 	and.w	r3, r3, #2
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d0e4      	beq.n	8008cd8 <HAL_RTC_SetAlarm+0x1bc>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	69fa      	ldr	r2, [r7, #28]
 8008d14:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	697a      	ldr	r2, [r7, #20]
 8008d1c:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	689a      	ldr	r2, [r3, #8]
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008d2c:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	22ff      	movs	r2, #255	; 0xff
 8008d34:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	2201      	movs	r2, #1
 8008d3a:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	2200      	movs	r2, #0
 8008d40:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8008d42:	2300      	movs	r3, #0
}
 8008d44:	4618      	mov	r0, r3
 8008d46:	3724      	adds	r7, #36	; 0x24
 8008d48:	46bd      	mov	sp, r7
 8008d4a:	bd90      	pop	{r4, r7, pc}

08008d4c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8008d4c:	b580      	push	{r7, lr}
 8008d4e:	b084      	sub	sp, #16
 8008d50:	af00      	add	r7, sp, #0
 8008d52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8008d54:	2300      	movs	r3, #0
 8008d56:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	68da      	ldr	r2, [r3, #12]
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008d66:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008d68:	f7fb fdd0 	bl	800490c <HAL_GetTick>
 8008d6c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8008d6e:	e009      	b.n	8008d84 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8008d70:	f7fb fdcc 	bl	800490c <HAL_GetTick>
 8008d74:	4602      	mov	r2, r0
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	1ad3      	subs	r3, r2, r3
 8008d7a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008d7e:	d901      	bls.n	8008d84 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8008d80:	2303      	movs	r3, #3
 8008d82:	e007      	b.n	8008d94 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	68db      	ldr	r3, [r3, #12]
 8008d8a:	f003 0320 	and.w	r3, r3, #32
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d0ee      	beq.n	8008d70 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8008d92:	2300      	movs	r3, #0
}
 8008d94:	4618      	mov	r0, r3
 8008d96:	3710      	adds	r7, #16
 8008d98:	46bd      	mov	sp, r7
 8008d9a:	bd80      	pop	{r7, pc}

08008d9c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8008d9c:	b580      	push	{r7, lr}
 8008d9e:	b084      	sub	sp, #16
 8008da0:	af00      	add	r7, sp, #0
 8008da2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8008da4:	2300      	movs	r3, #0
 8008da6:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	68db      	ldr	r3, [r3, #12]
 8008dae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d119      	bne.n	8008dea <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	f04f 32ff 	mov.w	r2, #4294967295
 8008dbe:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008dc0:	f7fb fda4 	bl	800490c <HAL_GetTick>
 8008dc4:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8008dc6:	e009      	b.n	8008ddc <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8008dc8:	f7fb fda0 	bl	800490c <HAL_GetTick>
 8008dcc:	4602      	mov	r2, r0
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	1ad3      	subs	r3, r2, r3
 8008dd2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008dd6:	d901      	bls.n	8008ddc <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8008dd8:	2303      	movs	r3, #3
 8008dda:	e007      	b.n	8008dec <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	68db      	ldr	r3, [r3, #12]
 8008de2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d0ee      	beq.n	8008dc8 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8008dea:	2300      	movs	r3, #0
}
 8008dec:	4618      	mov	r0, r3
 8008dee:	3710      	adds	r7, #16
 8008df0:	46bd      	mov	sp, r7
 8008df2:	bd80      	pop	{r7, pc}

08008df4 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8008df4:	b480      	push	{r7}
 8008df6:	b085      	sub	sp, #20
 8008df8:	af00      	add	r7, sp, #0
 8008dfa:	4603      	mov	r3, r0
 8008dfc:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0;
 8008dfe:	2300      	movs	r3, #0
 8008e00:	60fb      	str	r3, [r7, #12]

  while(Value >= 10)
 8008e02:	e005      	b.n	8008e10 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	3301      	adds	r3, #1
 8008e08:	60fb      	str	r3, [r7, #12]
    Value -= 10;
 8008e0a:	79fb      	ldrb	r3, [r7, #7]
 8008e0c:	3b0a      	subs	r3, #10
 8008e0e:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10)
 8008e10:	79fb      	ldrb	r3, [r7, #7]
 8008e12:	2b09      	cmp	r3, #9
 8008e14:	d8f6      	bhi.n	8008e04 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4) | Value);
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	b2db      	uxtb	r3, r3
 8008e1a:	011b      	lsls	r3, r3, #4
 8008e1c:	b2da      	uxtb	r2, r3
 8008e1e:	79fb      	ldrb	r3, [r7, #7]
 8008e20:	4313      	orrs	r3, r2
 8008e22:	b2db      	uxtb	r3, r3
}
 8008e24:	4618      	mov	r0, r3
 8008e26:	3714      	adds	r7, #20
 8008e28:	46bd      	mov	sp, r7
 8008e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e2e:	4770      	bx	lr

08008e30 <HAL_RTCEx_SetTimeStamp>:
  *             @arg RTC_TIMESTAMPPIN_PI8: PI8 is selected as RTC TimeStamp Pin.
  *             @arg RTC_TIMESTAMPPIN_PC1: PC1 is selected as RTC TimeStamp Pin.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp(RTC_HandleTypeDef *hrtc, uint32_t TimeStampEdge, uint32_t RTC_TimeStampPin)
{
 8008e30:	b480      	push	{r7}
 8008e32:	b087      	sub	sp, #28
 8008e34:	af00      	add	r7, sp, #0
 8008e36:	60f8      	str	r0, [r7, #12]
 8008e38:	60b9      	str	r1, [r7, #8]
 8008e3a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 8008e3c:	2300      	movs	r3, #0
 8008e3e:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_TIMESTAMP_EDGE(TimeStampEdge));
  assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	7f1b      	ldrb	r3, [r3, #28]
 8008e44:	2b01      	cmp	r3, #1
 8008e46:	d101      	bne.n	8008e4c <HAL_RTCEx_SetTimeStamp+0x1c>
 8008e48:	2302      	movs	r3, #2
 8008e4a:	e03e      	b.n	8008eca <HAL_RTCEx_SetTimeStamp+0x9a>
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	2201      	movs	r2, #1
 8008e50:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	2202      	movs	r2, #2
 8008e56:	775a      	strb	r2, [r3, #29]

  /* Get the RTC_CR register and clear the bits to be configured */
  tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	689a      	ldr	r2, [r3, #8]
 8008e5e:	4b1e      	ldr	r3, [pc, #120]	; (8008ed8 <HAL_RTCEx_SetTimeStamp+0xa8>)
 8008e60:	4013      	ands	r3, r2
 8008e62:	617b      	str	r3, [r7, #20]

  tmpreg|= TimeStampEdge;
 8008e64:	697a      	ldr	r2, [r7, #20]
 8008e66:	68bb      	ldr	r3, [r7, #8]
 8008e68:	4313      	orrs	r3, r2
 8008e6a:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	22ca      	movs	r2, #202	; 0xca
 8008e72:	625a      	str	r2, [r3, #36]	; 0x24
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	2253      	movs	r2, #83	; 0x53
 8008e7a:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->Instance->OR &= (uint32_t)~RTC_OR_TSINSEL;
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	f022 0206 	bic.w	r2, r2, #6
 8008e8a:	64da      	str	r2, [r3, #76]	; 0x4c
  hrtc->Instance->OR |= (uint32_t)(RTC_TimeStampPin);
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	687a      	ldr	r2, [r7, #4]
 8008e98:	430a      	orrs	r2, r1
 8008e9a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure the Time Stamp TSEDGE and Enable bits */
  hrtc->Instance->CR = (uint32_t)tmpreg;
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	697a      	ldr	r2, [r7, #20]
 8008ea2:	609a      	str	r2, [r3, #8]

  __HAL_RTC_TIMESTAMP_ENABLE(hrtc);
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	689a      	ldr	r2, [r3, #8]
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008eb2:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	22ff      	movs	r2, #255	; 0xff
 8008eba:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	2201      	movs	r2, #1
 8008ec0:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	2200      	movs	r2, #0
 8008ec6:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8008ec8:	2300      	movs	r3, #0
}
 8008eca:	4618      	mov	r0, r3
 8008ecc:	371c      	adds	r7, #28
 8008ece:	46bd      	mov	sp, r7
 8008ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed4:	4770      	bx	lr
 8008ed6:	bf00      	nop
 8008ed8:	fffff7f7 	.word	0xfffff7f7

08008edc <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
 8008edc:	b580      	push	{r7, lr}
 8008ede:	b082      	sub	sp, #8
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	6078      	str	r0, [r7, #4]
 8008ee4:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d101      	bne.n	8008ef0 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8008eec:	2301      	movs	r3, #1
 8008eee:	e025      	b.n	8008f3c <HAL_SDRAM_Init+0x60>
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8008ef6:	b2db      	uxtb	r3, r3
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d106      	bne.n	8008f0a <HAL_SDRAM_Init+0x2e>
  {  
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	2200      	movs	r2, #0
 8008f00:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8008f04:	6878      	ldr	r0, [r7, #4]
 8008f06:	f7fb fbfd 	bl	8004704 <HAL_SDRAM_MspInit>
#endif
  }
  
  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	2202      	movs	r2, #2
 8008f0e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Initialize SDRAM control Interface */
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	681a      	ldr	r2, [r3, #0]
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	3304      	adds	r3, #4
 8008f1a:	4619      	mov	r1, r3
 8008f1c:	4610      	mov	r0, r2
 8008f1e:	f002 fa11 	bl	800b344 <FMC_SDRAM_Init>
  
  /* Initialize SDRAM timing Interface */
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	6818      	ldr	r0, [r3, #0]
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	685b      	ldr	r3, [r3, #4]
 8008f2a:	461a      	mov	r2, r3
 8008f2c:	6839      	ldr	r1, [r7, #0]
 8008f2e:	f002 fa7b 	bl	800b428 <FMC_SDRAM_Timing_Init>
  
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	2201      	movs	r2, #1
 8008f36:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;
 8008f3a:	2300      	movs	r3, #0
}
 8008f3c:	4618      	mov	r0, r3
 8008f3e:	3708      	adds	r7, #8
 8008f40:	46bd      	mov	sp, r7
 8008f42:	bd80      	pop	{r7, pc}

08008f44 <HAL_SDRAM_SendCommand>:
  * @param  Command SDRAM command structure
  * @param  Timeout Timeout duration
  * @retval HAL status
  */  
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8008f44:	b580      	push	{r7, lr}
 8008f46:	b084      	sub	sp, #16
 8008f48:	af00      	add	r7, sp, #0
 8008f4a:	60f8      	str	r0, [r7, #12]
 8008f4c:	60b9      	str	r1, [r7, #8]
 8008f4e:	607a      	str	r2, [r7, #4]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8008f56:	b2db      	uxtb	r3, r3
 8008f58:	2b02      	cmp	r3, #2
 8008f5a:	d101      	bne.n	8008f60 <HAL_SDRAM_SendCommand+0x1c>
  {
    return HAL_BUSY;
 8008f5c:	2302      	movs	r3, #2
 8008f5e:	e018      	b.n	8008f92 <HAL_SDRAM_SendCommand+0x4e>
  }
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	2202      	movs	r2, #2
 8008f64:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Send SDRAM command */
  FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	687a      	ldr	r2, [r7, #4]
 8008f6e:	68b9      	ldr	r1, [r7, #8]
 8008f70:	4618      	mov	r0, r3
 8008f72:	f002 fad9 	bl	800b528 <FMC_SDRAM_SendCommand>
  
  /* Update the SDRAM controller state state */
  if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8008f76:	68bb      	ldr	r3, [r7, #8]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	2b02      	cmp	r3, #2
 8008f7c:	d104      	bne.n	8008f88 <HAL_SDRAM_SendCommand+0x44>
  {
    hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	2205      	movs	r2, #5
 8008f82:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 8008f86:	e003      	b.n	8008f90 <HAL_SDRAM_SendCommand+0x4c>
  }
  else
  {
    hsdram->State = HAL_SDRAM_STATE_READY;
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	2201      	movs	r2, #1
 8008f8c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  }
  
  return HAL_OK;  
 8008f90:	2300      	movs	r3, #0
}
 8008f92:	4618      	mov	r0, r3
 8008f94:	3710      	adds	r7, #16
 8008f96:	46bd      	mov	sp, r7
 8008f98:	bd80      	pop	{r7, pc}

08008f9a <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.  
  * @param  RefreshRate The SDRAM refresh rate value       
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8008f9a:	b580      	push	{r7, lr}
 8008f9c:	b082      	sub	sp, #8
 8008f9e:	af00      	add	r7, sp, #0
 8008fa0:	6078      	str	r0, [r7, #4]
 8008fa2:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8008faa:	b2db      	uxtb	r3, r3
 8008fac:	2b02      	cmp	r3, #2
 8008fae:	d101      	bne.n	8008fb4 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 8008fb0:	2302      	movs	r3, #2
 8008fb2:	e00e      	b.n	8008fd2 <HAL_SDRAM_ProgramRefreshRate+0x38>
  } 
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	2202      	movs	r2, #2
 8008fb8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Program the refresh rate */
  FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	6839      	ldr	r1, [r7, #0]
 8008fc2:	4618      	mov	r0, r3
 8008fc4:	f002 fad1 	bl	800b56a <FMC_SDRAM_ProgramRefreshRate>
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	2201      	movs	r2, #1
 8008fcc:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;   
 8008fd0:	2300      	movs	r3, #0
}
 8008fd2:	4618      	mov	r0, r3
 8008fd4:	3708      	adds	r7, #8
 8008fd6:	46bd      	mov	sp, r7
 8008fd8:	bd80      	pop	{r7, pc}

08008fda <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008fda:	b580      	push	{r7, lr}
 8008fdc:	b084      	sub	sp, #16
 8008fde:	af00      	add	r7, sp, #0
 8008fe0:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d101      	bne.n	8008fec <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008fe8:	2301      	movs	r3, #1
 8008fea:	e084      	b.n	80090f6 <HAL_SPI_Init+0x11c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	2200      	movs	r2, #0
 8008ff0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008ff8:	b2db      	uxtb	r3, r3
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d106      	bne.n	800900c <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	2200      	movs	r2, #0
 8009002:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009006:	6878      	ldr	r0, [r7, #4]
 8009008:	f7fb f8fe 	bl	8004208 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	2202      	movs	r2, #2
 8009010:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	681a      	ldr	r2, [r3, #0]
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009022:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	68db      	ldr	r3, [r3, #12]
 8009028:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800902c:	d902      	bls.n	8009034 <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800902e:	2300      	movs	r3, #0
 8009030:	60fb      	str	r3, [r7, #12]
 8009032:	e002      	b.n	800903a <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8009034:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009038:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	68db      	ldr	r3, [r3, #12]
 800903e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8009042:	d007      	beq.n	8009054 <HAL_SPI_Init+0x7a>
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	68db      	ldr	r3, [r3, #12]
 8009048:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800904c:	d002      	beq.n	8009054 <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	2200      	movs	r2, #0
 8009052:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009058:	2b00      	cmp	r3, #0
 800905a:	d10b      	bne.n	8009074 <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	68db      	ldr	r3, [r3, #12]
 8009060:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009064:	d903      	bls.n	800906e <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	2202      	movs	r2, #2
 800906a:	631a      	str	r2, [r3, #48]	; 0x30
 800906c:	e002      	b.n	8009074 <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	2201      	movs	r2, #1
 8009072:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	685a      	ldr	r2, [r3, #4]
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	689b      	ldr	r3, [r3, #8]
 800907c:	431a      	orrs	r2, r3
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	691b      	ldr	r3, [r3, #16]
 8009082:	431a      	orrs	r2, r3
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	695b      	ldr	r3, [r3, #20]
 8009088:	431a      	orrs	r2, r3
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	699b      	ldr	r3, [r3, #24]
 800908e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009092:	431a      	orrs	r2, r3
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	69db      	ldr	r3, [r3, #28]
 8009098:	431a      	orrs	r2, r3
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	6a1b      	ldr	r3, [r3, #32]
 800909e:	ea42 0103 	orr.w	r1, r2, r3
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	430a      	orrs	r2, r1
 80090ac:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	699b      	ldr	r3, [r3, #24]
 80090b2:	0c1b      	lsrs	r3, r3, #16
 80090b4:	f003 0204 	and.w	r2, r3, #4
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090bc:	431a      	orrs	r2, r3
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80090c2:	431a      	orrs	r2, r3
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	68db      	ldr	r3, [r3, #12]
 80090c8:	ea42 0103 	orr.w	r1, r2, r3
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	68fa      	ldr	r2, [r7, #12]
 80090d2:	430a      	orrs	r2, r1
 80090d4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	69da      	ldr	r2, [r3, #28]
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80090e4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	2200      	movs	r2, #0
 80090ea:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	2201      	movs	r2, #1
 80090f0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80090f4:	2300      	movs	r3, #0
}
 80090f6:	4618      	mov	r0, r3
 80090f8:	3710      	adds	r7, #16
 80090fa:	46bd      	mov	sp, r7
 80090fc:	bd80      	pop	{r7, pc}

080090fe <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80090fe:	b580      	push	{r7, lr}
 8009100:	b082      	sub	sp, #8
 8009102:	af00      	add	r7, sp, #0
 8009104:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	2b00      	cmp	r3, #0
 800910a:	d101      	bne.n	8009110 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800910c:	2301      	movs	r3, #1
 800910e:	e01d      	b.n	800914c <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009116:	b2db      	uxtb	r3, r3
 8009118:	2b00      	cmp	r3, #0
 800911a:	d106      	bne.n	800912a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	2200      	movs	r2, #0
 8009120:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009124:	6878      	ldr	r0, [r7, #4]
 8009126:	f7fb f8e1 	bl	80042ec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	2202      	movs	r2, #2
 800912e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	681a      	ldr	r2, [r3, #0]
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	3304      	adds	r3, #4
 800913a:	4619      	mov	r1, r3
 800913c:	4610      	mov	r0, r2
 800913e:	f000 fbc3 	bl	80098c8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	2201      	movs	r2, #1
 8009146:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800914a:	2300      	movs	r3, #0
}
 800914c:	4618      	mov	r0, r3
 800914e:	3708      	adds	r7, #8
 8009150:	46bd      	mov	sp, r7
 8009152:	bd80      	pop	{r7, pc}

08009154 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009154:	b480      	push	{r7}
 8009156:	b085      	sub	sp, #20
 8009158:	af00      	add	r7, sp, #0
 800915a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	68da      	ldr	r2, [r3, #12]
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	f042 0201 	orr.w	r2, r2, #1
 800916a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	689a      	ldr	r2, [r3, #8]
 8009172:	4b0c      	ldr	r3, [pc, #48]	; (80091a4 <HAL_TIM_Base_Start_IT+0x50>)
 8009174:	4013      	ands	r3, r2
 8009176:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	2b06      	cmp	r3, #6
 800917c:	d00b      	beq.n	8009196 <HAL_TIM_Base_Start_IT+0x42>
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009184:	d007      	beq.n	8009196 <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	681a      	ldr	r2, [r3, #0]
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	f042 0201 	orr.w	r2, r2, #1
 8009194:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009196:	2300      	movs	r3, #0
}
 8009198:	4618      	mov	r0, r3
 800919a:	3714      	adds	r7, #20
 800919c:	46bd      	mov	sp, r7
 800919e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091a2:	4770      	bx	lr
 80091a4:	00010007 	.word	0x00010007

080091a8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80091a8:	b580      	push	{r7, lr}
 80091aa:	b082      	sub	sp, #8
 80091ac:	af00      	add	r7, sp, #0
 80091ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d101      	bne.n	80091ba <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80091b6:	2301      	movs	r3, #1
 80091b8:	e01d      	b.n	80091f6 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80091c0:	b2db      	uxtb	r3, r3
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d106      	bne.n	80091d4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	2200      	movs	r2, #0
 80091ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80091ce:	6878      	ldr	r0, [r7, #4]
 80091d0:	f000 f815 	bl	80091fe <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	2202      	movs	r2, #2
 80091d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	681a      	ldr	r2, [r3, #0]
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	3304      	adds	r3, #4
 80091e4:	4619      	mov	r1, r3
 80091e6:	4610      	mov	r0, r2
 80091e8:	f000 fb6e 	bl	80098c8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	2201      	movs	r2, #1
 80091f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80091f4:	2300      	movs	r3, #0
}
 80091f6:	4618      	mov	r0, r3
 80091f8:	3708      	adds	r7, #8
 80091fa:	46bd      	mov	sp, r7
 80091fc:	bd80      	pop	{r7, pc}

080091fe <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80091fe:	b480      	push	{r7}
 8009200:	b083      	sub	sp, #12
 8009202:	af00      	add	r7, sp, #0
 8009204:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8009206:	bf00      	nop
 8009208:	370c      	adds	r7, #12
 800920a:	46bd      	mov	sp, r7
 800920c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009210:	4770      	bx	lr

08009212 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009212:	b580      	push	{r7, lr}
 8009214:	b082      	sub	sp, #8
 8009216:	af00      	add	r7, sp, #0
 8009218:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	691b      	ldr	r3, [r3, #16]
 8009220:	f003 0302 	and.w	r3, r3, #2
 8009224:	2b02      	cmp	r3, #2
 8009226:	d122      	bne.n	800926e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	68db      	ldr	r3, [r3, #12]
 800922e:	f003 0302 	and.w	r3, r3, #2
 8009232:	2b02      	cmp	r3, #2
 8009234:	d11b      	bne.n	800926e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	f06f 0202 	mvn.w	r2, #2
 800923e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	2201      	movs	r2, #1
 8009244:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	699b      	ldr	r3, [r3, #24]
 800924c:	f003 0303 	and.w	r3, r3, #3
 8009250:	2b00      	cmp	r3, #0
 8009252:	d003      	beq.n	800925c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009254:	6878      	ldr	r0, [r7, #4]
 8009256:	f000 fb19 	bl	800988c <HAL_TIM_IC_CaptureCallback>
 800925a:	e005      	b.n	8009268 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800925c:	6878      	ldr	r0, [r7, #4]
 800925e:	f000 fb0b 	bl	8009878 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009262:	6878      	ldr	r0, [r7, #4]
 8009264:	f000 fb1c 	bl	80098a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	2200      	movs	r2, #0
 800926c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	691b      	ldr	r3, [r3, #16]
 8009274:	f003 0304 	and.w	r3, r3, #4
 8009278:	2b04      	cmp	r3, #4
 800927a:	d122      	bne.n	80092c2 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	68db      	ldr	r3, [r3, #12]
 8009282:	f003 0304 	and.w	r3, r3, #4
 8009286:	2b04      	cmp	r3, #4
 8009288:	d11b      	bne.n	80092c2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	f06f 0204 	mvn.w	r2, #4
 8009292:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	2202      	movs	r2, #2
 8009298:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	699b      	ldr	r3, [r3, #24]
 80092a0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d003      	beq.n	80092b0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80092a8:	6878      	ldr	r0, [r7, #4]
 80092aa:	f000 faef 	bl	800988c <HAL_TIM_IC_CaptureCallback>
 80092ae:	e005      	b.n	80092bc <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80092b0:	6878      	ldr	r0, [r7, #4]
 80092b2:	f000 fae1 	bl	8009878 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80092b6:	6878      	ldr	r0, [r7, #4]
 80092b8:	f000 faf2 	bl	80098a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	2200      	movs	r2, #0
 80092c0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	691b      	ldr	r3, [r3, #16]
 80092c8:	f003 0308 	and.w	r3, r3, #8
 80092cc:	2b08      	cmp	r3, #8
 80092ce:	d122      	bne.n	8009316 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	68db      	ldr	r3, [r3, #12]
 80092d6:	f003 0308 	and.w	r3, r3, #8
 80092da:	2b08      	cmp	r3, #8
 80092dc:	d11b      	bne.n	8009316 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	f06f 0208 	mvn.w	r2, #8
 80092e6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	2204      	movs	r2, #4
 80092ec:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	69db      	ldr	r3, [r3, #28]
 80092f4:	f003 0303 	and.w	r3, r3, #3
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d003      	beq.n	8009304 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80092fc:	6878      	ldr	r0, [r7, #4]
 80092fe:	f000 fac5 	bl	800988c <HAL_TIM_IC_CaptureCallback>
 8009302:	e005      	b.n	8009310 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009304:	6878      	ldr	r0, [r7, #4]
 8009306:	f000 fab7 	bl	8009878 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800930a:	6878      	ldr	r0, [r7, #4]
 800930c:	f000 fac8 	bl	80098a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	2200      	movs	r2, #0
 8009314:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	691b      	ldr	r3, [r3, #16]
 800931c:	f003 0310 	and.w	r3, r3, #16
 8009320:	2b10      	cmp	r3, #16
 8009322:	d122      	bne.n	800936a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	68db      	ldr	r3, [r3, #12]
 800932a:	f003 0310 	and.w	r3, r3, #16
 800932e:	2b10      	cmp	r3, #16
 8009330:	d11b      	bne.n	800936a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	f06f 0210 	mvn.w	r2, #16
 800933a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	2208      	movs	r2, #8
 8009340:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	69db      	ldr	r3, [r3, #28]
 8009348:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800934c:	2b00      	cmp	r3, #0
 800934e:	d003      	beq.n	8009358 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009350:	6878      	ldr	r0, [r7, #4]
 8009352:	f000 fa9b 	bl	800988c <HAL_TIM_IC_CaptureCallback>
 8009356:	e005      	b.n	8009364 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009358:	6878      	ldr	r0, [r7, #4]
 800935a:	f000 fa8d 	bl	8009878 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800935e:	6878      	ldr	r0, [r7, #4]
 8009360:	f000 fa9e 	bl	80098a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	2200      	movs	r2, #0
 8009368:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	691b      	ldr	r3, [r3, #16]
 8009370:	f003 0301 	and.w	r3, r3, #1
 8009374:	2b01      	cmp	r3, #1
 8009376:	d10e      	bne.n	8009396 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	68db      	ldr	r3, [r3, #12]
 800937e:	f003 0301 	and.w	r3, r3, #1
 8009382:	2b01      	cmp	r3, #1
 8009384:	d107      	bne.n	8009396 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	f06f 0201 	mvn.w	r2, #1
 800938e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009390:	6878      	ldr	r0, [r7, #4]
 8009392:	f7f8 ff0b 	bl	80021ac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	691b      	ldr	r3, [r3, #16]
 800939c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80093a0:	2b80      	cmp	r3, #128	; 0x80
 80093a2:	d10e      	bne.n	80093c2 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	68db      	ldr	r3, [r3, #12]
 80093aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80093ae:	2b80      	cmp	r3, #128	; 0x80
 80093b0:	d107      	bne.n	80093c2 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80093ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80093bc:	6878      	ldr	r0, [r7, #4]
 80093be:	f000 ffb9 	bl	800a334 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	691b      	ldr	r3, [r3, #16]
 80093c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80093cc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80093d0:	d10e      	bne.n	80093f0 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	68db      	ldr	r3, [r3, #12]
 80093d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80093dc:	2b80      	cmp	r3, #128	; 0x80
 80093de:	d107      	bne.n	80093f0 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80093e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80093ea:	6878      	ldr	r0, [r7, #4]
 80093ec:	f000 ffac 	bl	800a348 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	691b      	ldr	r3, [r3, #16]
 80093f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80093fa:	2b40      	cmp	r3, #64	; 0x40
 80093fc:	d10e      	bne.n	800941c <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	68db      	ldr	r3, [r3, #12]
 8009404:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009408:	2b40      	cmp	r3, #64	; 0x40
 800940a:	d107      	bne.n	800941c <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009414:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009416:	6878      	ldr	r0, [r7, #4]
 8009418:	f000 fa4c 	bl	80098b4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	691b      	ldr	r3, [r3, #16]
 8009422:	f003 0320 	and.w	r3, r3, #32
 8009426:	2b20      	cmp	r3, #32
 8009428:	d10e      	bne.n	8009448 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	68db      	ldr	r3, [r3, #12]
 8009430:	f003 0320 	and.w	r3, r3, #32
 8009434:	2b20      	cmp	r3, #32
 8009436:	d107      	bne.n	8009448 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	f06f 0220 	mvn.w	r2, #32
 8009440:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009442:	6878      	ldr	r0, [r7, #4]
 8009444:	f000 ff6c 	bl	800a320 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009448:	bf00      	nop
 800944a:	3708      	adds	r7, #8
 800944c:	46bd      	mov	sp, r7
 800944e:	bd80      	pop	{r7, pc}

08009450 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009450:	b580      	push	{r7, lr}
 8009452:	b084      	sub	sp, #16
 8009454:	af00      	add	r7, sp, #0
 8009456:	60f8      	str	r0, [r7, #12]
 8009458:	60b9      	str	r1, [r7, #8]
 800945a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009462:	2b01      	cmp	r3, #1
 8009464:	d101      	bne.n	800946a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8009466:	2302      	movs	r3, #2
 8009468:	e105      	b.n	8009676 <HAL_TIM_PWM_ConfigChannel+0x226>
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	2201      	movs	r2, #1
 800946e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	2202      	movs	r2, #2
 8009476:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	2b14      	cmp	r3, #20
 800947e:	f200 80f0 	bhi.w	8009662 <HAL_TIM_PWM_ConfigChannel+0x212>
 8009482:	a201      	add	r2, pc, #4	; (adr r2, 8009488 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8009484:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009488:	080094dd 	.word	0x080094dd
 800948c:	08009663 	.word	0x08009663
 8009490:	08009663 	.word	0x08009663
 8009494:	08009663 	.word	0x08009663
 8009498:	0800951d 	.word	0x0800951d
 800949c:	08009663 	.word	0x08009663
 80094a0:	08009663 	.word	0x08009663
 80094a4:	08009663 	.word	0x08009663
 80094a8:	0800955f 	.word	0x0800955f
 80094ac:	08009663 	.word	0x08009663
 80094b0:	08009663 	.word	0x08009663
 80094b4:	08009663 	.word	0x08009663
 80094b8:	0800959f 	.word	0x0800959f
 80094bc:	08009663 	.word	0x08009663
 80094c0:	08009663 	.word	0x08009663
 80094c4:	08009663 	.word	0x08009663
 80094c8:	080095e1 	.word	0x080095e1
 80094cc:	08009663 	.word	0x08009663
 80094d0:	08009663 	.word	0x08009663
 80094d4:	08009663 	.word	0x08009663
 80094d8:	08009621 	.word	0x08009621
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	68b9      	ldr	r1, [r7, #8]
 80094e2:	4618      	mov	r0, r3
 80094e4:	f000 fa90 	bl	8009a08 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	699a      	ldr	r2, [r3, #24]
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	f042 0208 	orr.w	r2, r2, #8
 80094f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	699a      	ldr	r2, [r3, #24]
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	f022 0204 	bic.w	r2, r2, #4
 8009506:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	6999      	ldr	r1, [r3, #24]
 800950e:	68bb      	ldr	r3, [r7, #8]
 8009510:	691a      	ldr	r2, [r3, #16]
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	430a      	orrs	r2, r1
 8009518:	619a      	str	r2, [r3, #24]
      break;
 800951a:	e0a3      	b.n	8009664 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	68b9      	ldr	r1, [r7, #8]
 8009522:	4618      	mov	r0, r3
 8009524:	f000 fae2 	bl	8009aec <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	699a      	ldr	r2, [r3, #24]
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009536:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	699a      	ldr	r2, [r3, #24]
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009546:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	6999      	ldr	r1, [r3, #24]
 800954e:	68bb      	ldr	r3, [r7, #8]
 8009550:	691b      	ldr	r3, [r3, #16]
 8009552:	021a      	lsls	r2, r3, #8
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	430a      	orrs	r2, r1
 800955a:	619a      	str	r2, [r3, #24]
      break;
 800955c:	e082      	b.n	8009664 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	68b9      	ldr	r1, [r7, #8]
 8009564:	4618      	mov	r0, r3
 8009566:	f000 fb39 	bl	8009bdc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	69da      	ldr	r2, [r3, #28]
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	f042 0208 	orr.w	r2, r2, #8
 8009578:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	69da      	ldr	r2, [r3, #28]
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	f022 0204 	bic.w	r2, r2, #4
 8009588:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	69d9      	ldr	r1, [r3, #28]
 8009590:	68bb      	ldr	r3, [r7, #8]
 8009592:	691a      	ldr	r2, [r3, #16]
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	430a      	orrs	r2, r1
 800959a:	61da      	str	r2, [r3, #28]
      break;
 800959c:	e062      	b.n	8009664 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	68b9      	ldr	r1, [r7, #8]
 80095a4:	4618      	mov	r0, r3
 80095a6:	f000 fb8f 	bl	8009cc8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	69da      	ldr	r2, [r3, #28]
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80095b8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	69da      	ldr	r2, [r3, #28]
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80095c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	69d9      	ldr	r1, [r3, #28]
 80095d0:	68bb      	ldr	r3, [r7, #8]
 80095d2:	691b      	ldr	r3, [r3, #16]
 80095d4:	021a      	lsls	r2, r3, #8
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	430a      	orrs	r2, r1
 80095dc:	61da      	str	r2, [r3, #28]
      break;
 80095de:	e041      	b.n	8009664 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	68b9      	ldr	r1, [r7, #8]
 80095e6:	4618      	mov	r0, r3
 80095e8:	f000 fbc6 	bl	8009d78 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	f042 0208 	orr.w	r2, r2, #8
 80095fa:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	f022 0204 	bic.w	r2, r2, #4
 800960a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8009612:	68bb      	ldr	r3, [r7, #8]
 8009614:	691a      	ldr	r2, [r3, #16]
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	430a      	orrs	r2, r1
 800961c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800961e:	e021      	b.n	8009664 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	68b9      	ldr	r1, [r7, #8]
 8009626:	4618      	mov	r0, r3
 8009628:	f000 fbf8 	bl	8009e1c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800963a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800964a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8009652:	68bb      	ldr	r3, [r7, #8]
 8009654:	691b      	ldr	r3, [r3, #16]
 8009656:	021a      	lsls	r2, r3, #8
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	430a      	orrs	r2, r1
 800965e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8009660:	e000      	b.n	8009664 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      break;
 8009662:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	2201      	movs	r2, #1
 8009668:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	2200      	movs	r2, #0
 8009670:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009674:	2300      	movs	r3, #0
}
 8009676:	4618      	mov	r0, r3
 8009678:	3710      	adds	r7, #16
 800967a:	46bd      	mov	sp, r7
 800967c:	bd80      	pop	{r7, pc}
 800967e:	bf00      	nop

08009680 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009680:	b580      	push	{r7, lr}
 8009682:	b084      	sub	sp, #16
 8009684:	af00      	add	r7, sp, #0
 8009686:	6078      	str	r0, [r7, #4]
 8009688:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009690:	2b01      	cmp	r3, #1
 8009692:	d101      	bne.n	8009698 <HAL_TIM_ConfigClockSource+0x18>
 8009694:	2302      	movs	r3, #2
 8009696:	e0a6      	b.n	80097e6 <HAL_TIM_ConfigClockSource+0x166>
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	2201      	movs	r2, #1
 800969c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	2202      	movs	r2, #2
 80096a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	689b      	ldr	r3, [r3, #8]
 80096ae:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80096b0:	68fa      	ldr	r2, [r7, #12]
 80096b2:	4b4f      	ldr	r3, [pc, #316]	; (80097f0 <HAL_TIM_ConfigClockSource+0x170>)
 80096b4:	4013      	ands	r3, r2
 80096b6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80096be:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	68fa      	ldr	r2, [r7, #12]
 80096c6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80096c8:	683b      	ldr	r3, [r7, #0]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	2b40      	cmp	r3, #64	; 0x40
 80096ce:	d067      	beq.n	80097a0 <HAL_TIM_ConfigClockSource+0x120>
 80096d0:	2b40      	cmp	r3, #64	; 0x40
 80096d2:	d80b      	bhi.n	80096ec <HAL_TIM_ConfigClockSource+0x6c>
 80096d4:	2b10      	cmp	r3, #16
 80096d6:	d073      	beq.n	80097c0 <HAL_TIM_ConfigClockSource+0x140>
 80096d8:	2b10      	cmp	r3, #16
 80096da:	d802      	bhi.n	80096e2 <HAL_TIM_ConfigClockSource+0x62>
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d06f      	beq.n	80097c0 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80096e0:	e078      	b.n	80097d4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80096e2:	2b20      	cmp	r3, #32
 80096e4:	d06c      	beq.n	80097c0 <HAL_TIM_ConfigClockSource+0x140>
 80096e6:	2b30      	cmp	r3, #48	; 0x30
 80096e8:	d06a      	beq.n	80097c0 <HAL_TIM_ConfigClockSource+0x140>
      break;
 80096ea:	e073      	b.n	80097d4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80096ec:	2b70      	cmp	r3, #112	; 0x70
 80096ee:	d00d      	beq.n	800970c <HAL_TIM_ConfigClockSource+0x8c>
 80096f0:	2b70      	cmp	r3, #112	; 0x70
 80096f2:	d804      	bhi.n	80096fe <HAL_TIM_ConfigClockSource+0x7e>
 80096f4:	2b50      	cmp	r3, #80	; 0x50
 80096f6:	d033      	beq.n	8009760 <HAL_TIM_ConfigClockSource+0xe0>
 80096f8:	2b60      	cmp	r3, #96	; 0x60
 80096fa:	d041      	beq.n	8009780 <HAL_TIM_ConfigClockSource+0x100>
      break;
 80096fc:	e06a      	b.n	80097d4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80096fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009702:	d066      	beq.n	80097d2 <HAL_TIM_ConfigClockSource+0x152>
 8009704:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009708:	d017      	beq.n	800973a <HAL_TIM_ConfigClockSource+0xba>
      break;
 800970a:	e063      	b.n	80097d4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	6818      	ldr	r0, [r3, #0]
 8009710:	683b      	ldr	r3, [r7, #0]
 8009712:	6899      	ldr	r1, [r3, #8]
 8009714:	683b      	ldr	r3, [r7, #0]
 8009716:	685a      	ldr	r2, [r3, #4]
 8009718:	683b      	ldr	r3, [r7, #0]
 800971a:	68db      	ldr	r3, [r3, #12]
 800971c:	f000 fcd4 	bl	800a0c8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	689b      	ldr	r3, [r3, #8]
 8009726:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800972e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	68fa      	ldr	r2, [r7, #12]
 8009736:	609a      	str	r2, [r3, #8]
      break;
 8009738:	e04c      	b.n	80097d4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	6818      	ldr	r0, [r3, #0]
 800973e:	683b      	ldr	r3, [r7, #0]
 8009740:	6899      	ldr	r1, [r3, #8]
 8009742:	683b      	ldr	r3, [r7, #0]
 8009744:	685a      	ldr	r2, [r3, #4]
 8009746:	683b      	ldr	r3, [r7, #0]
 8009748:	68db      	ldr	r3, [r3, #12]
 800974a:	f000 fcbd 	bl	800a0c8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	689a      	ldr	r2, [r3, #8]
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800975c:	609a      	str	r2, [r3, #8]
      break;
 800975e:	e039      	b.n	80097d4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	6818      	ldr	r0, [r3, #0]
 8009764:	683b      	ldr	r3, [r7, #0]
 8009766:	6859      	ldr	r1, [r3, #4]
 8009768:	683b      	ldr	r3, [r7, #0]
 800976a:	68db      	ldr	r3, [r3, #12]
 800976c:	461a      	mov	r2, r3
 800976e:	f000 fc31 	bl	8009fd4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	2150      	movs	r1, #80	; 0x50
 8009778:	4618      	mov	r0, r3
 800977a:	f000 fc8a 	bl	800a092 <TIM_ITRx_SetConfig>
      break;
 800977e:	e029      	b.n	80097d4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	6818      	ldr	r0, [r3, #0]
 8009784:	683b      	ldr	r3, [r7, #0]
 8009786:	6859      	ldr	r1, [r3, #4]
 8009788:	683b      	ldr	r3, [r7, #0]
 800978a:	68db      	ldr	r3, [r3, #12]
 800978c:	461a      	mov	r2, r3
 800978e:	f000 fc50 	bl	800a032 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	2160      	movs	r1, #96	; 0x60
 8009798:	4618      	mov	r0, r3
 800979a:	f000 fc7a 	bl	800a092 <TIM_ITRx_SetConfig>
      break;
 800979e:	e019      	b.n	80097d4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	6818      	ldr	r0, [r3, #0]
 80097a4:	683b      	ldr	r3, [r7, #0]
 80097a6:	6859      	ldr	r1, [r3, #4]
 80097a8:	683b      	ldr	r3, [r7, #0]
 80097aa:	68db      	ldr	r3, [r3, #12]
 80097ac:	461a      	mov	r2, r3
 80097ae:	f000 fc11 	bl	8009fd4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	2140      	movs	r1, #64	; 0x40
 80097b8:	4618      	mov	r0, r3
 80097ba:	f000 fc6a 	bl	800a092 <TIM_ITRx_SetConfig>
      break;
 80097be:	e009      	b.n	80097d4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	681a      	ldr	r2, [r3, #0]
 80097c4:	683b      	ldr	r3, [r7, #0]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	4619      	mov	r1, r3
 80097ca:	4610      	mov	r0, r2
 80097cc:	f000 fc61 	bl	800a092 <TIM_ITRx_SetConfig>
      break;
 80097d0:	e000      	b.n	80097d4 <HAL_TIM_ConfigClockSource+0x154>
      break;
 80097d2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	2201      	movs	r2, #1
 80097d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	2200      	movs	r2, #0
 80097e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80097e4:	2300      	movs	r3, #0
}
 80097e6:	4618      	mov	r0, r3
 80097e8:	3710      	adds	r7, #16
 80097ea:	46bd      	mov	sp, r7
 80097ec:	bd80      	pop	{r7, pc}
 80097ee:	bf00      	nop
 80097f0:	fffeff88 	.word	0xfffeff88

080097f4 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80097f4:	b580      	push	{r7, lr}
 80097f6:	b082      	sub	sp, #8
 80097f8:	af00      	add	r7, sp, #0
 80097fa:	6078      	str	r0, [r7, #4]
 80097fc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009804:	2b01      	cmp	r3, #1
 8009806:	d101      	bne.n	800980c <HAL_TIM_SlaveConfigSynchro+0x18>
 8009808:	2302      	movs	r3, #2
 800980a:	e031      	b.n	8009870 <HAL_TIM_SlaveConfigSynchro+0x7c>
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	2201      	movs	r2, #1
 8009810:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	2202      	movs	r2, #2
 8009818:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800981c:	6839      	ldr	r1, [r7, #0]
 800981e:	6878      	ldr	r0, [r7, #4]
 8009820:	f000 fb50 	bl	8009ec4 <TIM_SlaveTimer_SetConfig>
 8009824:	4603      	mov	r3, r0
 8009826:	2b00      	cmp	r3, #0
 8009828:	d009      	beq.n	800983e <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	2201      	movs	r2, #1
 800982e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	2200      	movs	r2, #0
 8009836:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 800983a:	2301      	movs	r3, #1
 800983c:	e018      	b.n	8009870 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	68da      	ldr	r2, [r3, #12]
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800984c:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	68da      	ldr	r2, [r3, #12]
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800985c:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	2201      	movs	r2, #1
 8009862:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	2200      	movs	r2, #0
 800986a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800986e:	2300      	movs	r3, #0
}
 8009870:	4618      	mov	r0, r3
 8009872:	3708      	adds	r7, #8
 8009874:	46bd      	mov	sp, r7
 8009876:	bd80      	pop	{r7, pc}

08009878 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009878:	b480      	push	{r7}
 800987a:	b083      	sub	sp, #12
 800987c:	af00      	add	r7, sp, #0
 800987e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009880:	bf00      	nop
 8009882:	370c      	adds	r7, #12
 8009884:	46bd      	mov	sp, r7
 8009886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800988a:	4770      	bx	lr

0800988c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800988c:	b480      	push	{r7}
 800988e:	b083      	sub	sp, #12
 8009890:	af00      	add	r7, sp, #0
 8009892:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009894:	bf00      	nop
 8009896:	370c      	adds	r7, #12
 8009898:	46bd      	mov	sp, r7
 800989a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800989e:	4770      	bx	lr

080098a0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80098a0:	b480      	push	{r7}
 80098a2:	b083      	sub	sp, #12
 80098a4:	af00      	add	r7, sp, #0
 80098a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80098a8:	bf00      	nop
 80098aa:	370c      	adds	r7, #12
 80098ac:	46bd      	mov	sp, r7
 80098ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098b2:	4770      	bx	lr

080098b4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80098b4:	b480      	push	{r7}
 80098b6:	b083      	sub	sp, #12
 80098b8:	af00      	add	r7, sp, #0
 80098ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80098bc:	bf00      	nop
 80098be:	370c      	adds	r7, #12
 80098c0:	46bd      	mov	sp, r7
 80098c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c6:	4770      	bx	lr

080098c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80098c8:	b480      	push	{r7}
 80098ca:	b085      	sub	sp, #20
 80098cc:	af00      	add	r7, sp, #0
 80098ce:	6078      	str	r0, [r7, #4]
 80098d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	4a40      	ldr	r2, [pc, #256]	; (80099dc <TIM_Base_SetConfig+0x114>)
 80098dc:	4293      	cmp	r3, r2
 80098de:	d013      	beq.n	8009908 <TIM_Base_SetConfig+0x40>
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80098e6:	d00f      	beq.n	8009908 <TIM_Base_SetConfig+0x40>
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	4a3d      	ldr	r2, [pc, #244]	; (80099e0 <TIM_Base_SetConfig+0x118>)
 80098ec:	4293      	cmp	r3, r2
 80098ee:	d00b      	beq.n	8009908 <TIM_Base_SetConfig+0x40>
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	4a3c      	ldr	r2, [pc, #240]	; (80099e4 <TIM_Base_SetConfig+0x11c>)
 80098f4:	4293      	cmp	r3, r2
 80098f6:	d007      	beq.n	8009908 <TIM_Base_SetConfig+0x40>
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	4a3b      	ldr	r2, [pc, #236]	; (80099e8 <TIM_Base_SetConfig+0x120>)
 80098fc:	4293      	cmp	r3, r2
 80098fe:	d003      	beq.n	8009908 <TIM_Base_SetConfig+0x40>
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	4a3a      	ldr	r2, [pc, #232]	; (80099ec <TIM_Base_SetConfig+0x124>)
 8009904:	4293      	cmp	r3, r2
 8009906:	d108      	bne.n	800991a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800990e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009910:	683b      	ldr	r3, [r7, #0]
 8009912:	685b      	ldr	r3, [r3, #4]
 8009914:	68fa      	ldr	r2, [r7, #12]
 8009916:	4313      	orrs	r3, r2
 8009918:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	4a2f      	ldr	r2, [pc, #188]	; (80099dc <TIM_Base_SetConfig+0x114>)
 800991e:	4293      	cmp	r3, r2
 8009920:	d02b      	beq.n	800997a <TIM_Base_SetConfig+0xb2>
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009928:	d027      	beq.n	800997a <TIM_Base_SetConfig+0xb2>
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	4a2c      	ldr	r2, [pc, #176]	; (80099e0 <TIM_Base_SetConfig+0x118>)
 800992e:	4293      	cmp	r3, r2
 8009930:	d023      	beq.n	800997a <TIM_Base_SetConfig+0xb2>
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	4a2b      	ldr	r2, [pc, #172]	; (80099e4 <TIM_Base_SetConfig+0x11c>)
 8009936:	4293      	cmp	r3, r2
 8009938:	d01f      	beq.n	800997a <TIM_Base_SetConfig+0xb2>
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	4a2a      	ldr	r2, [pc, #168]	; (80099e8 <TIM_Base_SetConfig+0x120>)
 800993e:	4293      	cmp	r3, r2
 8009940:	d01b      	beq.n	800997a <TIM_Base_SetConfig+0xb2>
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	4a29      	ldr	r2, [pc, #164]	; (80099ec <TIM_Base_SetConfig+0x124>)
 8009946:	4293      	cmp	r3, r2
 8009948:	d017      	beq.n	800997a <TIM_Base_SetConfig+0xb2>
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	4a28      	ldr	r2, [pc, #160]	; (80099f0 <TIM_Base_SetConfig+0x128>)
 800994e:	4293      	cmp	r3, r2
 8009950:	d013      	beq.n	800997a <TIM_Base_SetConfig+0xb2>
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	4a27      	ldr	r2, [pc, #156]	; (80099f4 <TIM_Base_SetConfig+0x12c>)
 8009956:	4293      	cmp	r3, r2
 8009958:	d00f      	beq.n	800997a <TIM_Base_SetConfig+0xb2>
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	4a26      	ldr	r2, [pc, #152]	; (80099f8 <TIM_Base_SetConfig+0x130>)
 800995e:	4293      	cmp	r3, r2
 8009960:	d00b      	beq.n	800997a <TIM_Base_SetConfig+0xb2>
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	4a25      	ldr	r2, [pc, #148]	; (80099fc <TIM_Base_SetConfig+0x134>)
 8009966:	4293      	cmp	r3, r2
 8009968:	d007      	beq.n	800997a <TIM_Base_SetConfig+0xb2>
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	4a24      	ldr	r2, [pc, #144]	; (8009a00 <TIM_Base_SetConfig+0x138>)
 800996e:	4293      	cmp	r3, r2
 8009970:	d003      	beq.n	800997a <TIM_Base_SetConfig+0xb2>
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	4a23      	ldr	r2, [pc, #140]	; (8009a04 <TIM_Base_SetConfig+0x13c>)
 8009976:	4293      	cmp	r3, r2
 8009978:	d108      	bne.n	800998c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009980:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009982:	683b      	ldr	r3, [r7, #0]
 8009984:	68db      	ldr	r3, [r3, #12]
 8009986:	68fa      	ldr	r2, [r7, #12]
 8009988:	4313      	orrs	r3, r2
 800998a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009992:	683b      	ldr	r3, [r7, #0]
 8009994:	695b      	ldr	r3, [r3, #20]
 8009996:	4313      	orrs	r3, r2
 8009998:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	68fa      	ldr	r2, [r7, #12]
 800999e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80099a0:	683b      	ldr	r3, [r7, #0]
 80099a2:	689a      	ldr	r2, [r3, #8]
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80099a8:	683b      	ldr	r3, [r7, #0]
 80099aa:	681a      	ldr	r2, [r3, #0]
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	4a0a      	ldr	r2, [pc, #40]	; (80099dc <TIM_Base_SetConfig+0x114>)
 80099b4:	4293      	cmp	r3, r2
 80099b6:	d003      	beq.n	80099c0 <TIM_Base_SetConfig+0xf8>
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	4a0c      	ldr	r2, [pc, #48]	; (80099ec <TIM_Base_SetConfig+0x124>)
 80099bc:	4293      	cmp	r3, r2
 80099be:	d103      	bne.n	80099c8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80099c0:	683b      	ldr	r3, [r7, #0]
 80099c2:	691a      	ldr	r2, [r3, #16]
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	2201      	movs	r2, #1
 80099cc:	615a      	str	r2, [r3, #20]
}
 80099ce:	bf00      	nop
 80099d0:	3714      	adds	r7, #20
 80099d2:	46bd      	mov	sp, r7
 80099d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099d8:	4770      	bx	lr
 80099da:	bf00      	nop
 80099dc:	40010000 	.word	0x40010000
 80099e0:	40000400 	.word	0x40000400
 80099e4:	40000800 	.word	0x40000800
 80099e8:	40000c00 	.word	0x40000c00
 80099ec:	40010400 	.word	0x40010400
 80099f0:	40014000 	.word	0x40014000
 80099f4:	40014400 	.word	0x40014400
 80099f8:	40014800 	.word	0x40014800
 80099fc:	40001800 	.word	0x40001800
 8009a00:	40001c00 	.word	0x40001c00
 8009a04:	40002000 	.word	0x40002000

08009a08 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009a08:	b480      	push	{r7}
 8009a0a:	b087      	sub	sp, #28
 8009a0c:	af00      	add	r7, sp, #0
 8009a0e:	6078      	str	r0, [r7, #4]
 8009a10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	6a1b      	ldr	r3, [r3, #32]
 8009a16:	f023 0201 	bic.w	r2, r3, #1
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	6a1b      	ldr	r3, [r3, #32]
 8009a22:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	685b      	ldr	r3, [r3, #4]
 8009a28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	699b      	ldr	r3, [r3, #24]
 8009a2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009a30:	68fa      	ldr	r2, [r7, #12]
 8009a32:	4b2b      	ldr	r3, [pc, #172]	; (8009ae0 <TIM_OC1_SetConfig+0xd8>)
 8009a34:	4013      	ands	r3, r2
 8009a36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	f023 0303 	bic.w	r3, r3, #3
 8009a3e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009a40:	683b      	ldr	r3, [r7, #0]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	68fa      	ldr	r2, [r7, #12]
 8009a46:	4313      	orrs	r3, r2
 8009a48:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009a4a:	697b      	ldr	r3, [r7, #20]
 8009a4c:	f023 0302 	bic.w	r3, r3, #2
 8009a50:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009a52:	683b      	ldr	r3, [r7, #0]
 8009a54:	689b      	ldr	r3, [r3, #8]
 8009a56:	697a      	ldr	r2, [r7, #20]
 8009a58:	4313      	orrs	r3, r2
 8009a5a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	4a21      	ldr	r2, [pc, #132]	; (8009ae4 <TIM_OC1_SetConfig+0xdc>)
 8009a60:	4293      	cmp	r3, r2
 8009a62:	d003      	beq.n	8009a6c <TIM_OC1_SetConfig+0x64>
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	4a20      	ldr	r2, [pc, #128]	; (8009ae8 <TIM_OC1_SetConfig+0xe0>)
 8009a68:	4293      	cmp	r3, r2
 8009a6a:	d10c      	bne.n	8009a86 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009a6c:	697b      	ldr	r3, [r7, #20]
 8009a6e:	f023 0308 	bic.w	r3, r3, #8
 8009a72:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009a74:	683b      	ldr	r3, [r7, #0]
 8009a76:	68db      	ldr	r3, [r3, #12]
 8009a78:	697a      	ldr	r2, [r7, #20]
 8009a7a:	4313      	orrs	r3, r2
 8009a7c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009a7e:	697b      	ldr	r3, [r7, #20]
 8009a80:	f023 0304 	bic.w	r3, r3, #4
 8009a84:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	4a16      	ldr	r2, [pc, #88]	; (8009ae4 <TIM_OC1_SetConfig+0xdc>)
 8009a8a:	4293      	cmp	r3, r2
 8009a8c:	d003      	beq.n	8009a96 <TIM_OC1_SetConfig+0x8e>
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	4a15      	ldr	r2, [pc, #84]	; (8009ae8 <TIM_OC1_SetConfig+0xe0>)
 8009a92:	4293      	cmp	r3, r2
 8009a94:	d111      	bne.n	8009aba <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009a96:	693b      	ldr	r3, [r7, #16]
 8009a98:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009a9c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009a9e:	693b      	ldr	r3, [r7, #16]
 8009aa0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009aa4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009aa6:	683b      	ldr	r3, [r7, #0]
 8009aa8:	695b      	ldr	r3, [r3, #20]
 8009aaa:	693a      	ldr	r2, [r7, #16]
 8009aac:	4313      	orrs	r3, r2
 8009aae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009ab0:	683b      	ldr	r3, [r7, #0]
 8009ab2:	699b      	ldr	r3, [r3, #24]
 8009ab4:	693a      	ldr	r2, [r7, #16]
 8009ab6:	4313      	orrs	r3, r2
 8009ab8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	693a      	ldr	r2, [r7, #16]
 8009abe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	68fa      	ldr	r2, [r7, #12]
 8009ac4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009ac6:	683b      	ldr	r3, [r7, #0]
 8009ac8:	685a      	ldr	r2, [r3, #4]
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	697a      	ldr	r2, [r7, #20]
 8009ad2:	621a      	str	r2, [r3, #32]
}
 8009ad4:	bf00      	nop
 8009ad6:	371c      	adds	r7, #28
 8009ad8:	46bd      	mov	sp, r7
 8009ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ade:	4770      	bx	lr
 8009ae0:	fffeff8f 	.word	0xfffeff8f
 8009ae4:	40010000 	.word	0x40010000
 8009ae8:	40010400 	.word	0x40010400

08009aec <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009aec:	b480      	push	{r7}
 8009aee:	b087      	sub	sp, #28
 8009af0:	af00      	add	r7, sp, #0
 8009af2:	6078      	str	r0, [r7, #4]
 8009af4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	6a1b      	ldr	r3, [r3, #32]
 8009afa:	f023 0210 	bic.w	r2, r3, #16
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	6a1b      	ldr	r3, [r3, #32]
 8009b06:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	685b      	ldr	r3, [r3, #4]
 8009b0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	699b      	ldr	r3, [r3, #24]
 8009b12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009b14:	68fa      	ldr	r2, [r7, #12]
 8009b16:	4b2e      	ldr	r3, [pc, #184]	; (8009bd0 <TIM_OC2_SetConfig+0xe4>)
 8009b18:	4013      	ands	r3, r2
 8009b1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009b22:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009b24:	683b      	ldr	r3, [r7, #0]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	021b      	lsls	r3, r3, #8
 8009b2a:	68fa      	ldr	r2, [r7, #12]
 8009b2c:	4313      	orrs	r3, r2
 8009b2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009b30:	697b      	ldr	r3, [r7, #20]
 8009b32:	f023 0320 	bic.w	r3, r3, #32
 8009b36:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009b38:	683b      	ldr	r3, [r7, #0]
 8009b3a:	689b      	ldr	r3, [r3, #8]
 8009b3c:	011b      	lsls	r3, r3, #4
 8009b3e:	697a      	ldr	r2, [r7, #20]
 8009b40:	4313      	orrs	r3, r2
 8009b42:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	4a23      	ldr	r2, [pc, #140]	; (8009bd4 <TIM_OC2_SetConfig+0xe8>)
 8009b48:	4293      	cmp	r3, r2
 8009b4a:	d003      	beq.n	8009b54 <TIM_OC2_SetConfig+0x68>
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	4a22      	ldr	r2, [pc, #136]	; (8009bd8 <TIM_OC2_SetConfig+0xec>)
 8009b50:	4293      	cmp	r3, r2
 8009b52:	d10d      	bne.n	8009b70 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009b54:	697b      	ldr	r3, [r7, #20]
 8009b56:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009b5a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009b5c:	683b      	ldr	r3, [r7, #0]
 8009b5e:	68db      	ldr	r3, [r3, #12]
 8009b60:	011b      	lsls	r3, r3, #4
 8009b62:	697a      	ldr	r2, [r7, #20]
 8009b64:	4313      	orrs	r3, r2
 8009b66:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009b68:	697b      	ldr	r3, [r7, #20]
 8009b6a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009b6e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	4a18      	ldr	r2, [pc, #96]	; (8009bd4 <TIM_OC2_SetConfig+0xe8>)
 8009b74:	4293      	cmp	r3, r2
 8009b76:	d003      	beq.n	8009b80 <TIM_OC2_SetConfig+0x94>
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	4a17      	ldr	r2, [pc, #92]	; (8009bd8 <TIM_OC2_SetConfig+0xec>)
 8009b7c:	4293      	cmp	r3, r2
 8009b7e:	d113      	bne.n	8009ba8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009b80:	693b      	ldr	r3, [r7, #16]
 8009b82:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009b86:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009b88:	693b      	ldr	r3, [r7, #16]
 8009b8a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009b8e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009b90:	683b      	ldr	r3, [r7, #0]
 8009b92:	695b      	ldr	r3, [r3, #20]
 8009b94:	009b      	lsls	r3, r3, #2
 8009b96:	693a      	ldr	r2, [r7, #16]
 8009b98:	4313      	orrs	r3, r2
 8009b9a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009b9c:	683b      	ldr	r3, [r7, #0]
 8009b9e:	699b      	ldr	r3, [r3, #24]
 8009ba0:	009b      	lsls	r3, r3, #2
 8009ba2:	693a      	ldr	r2, [r7, #16]
 8009ba4:	4313      	orrs	r3, r2
 8009ba6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	693a      	ldr	r2, [r7, #16]
 8009bac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	68fa      	ldr	r2, [r7, #12]
 8009bb2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009bb4:	683b      	ldr	r3, [r7, #0]
 8009bb6:	685a      	ldr	r2, [r3, #4]
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	697a      	ldr	r2, [r7, #20]
 8009bc0:	621a      	str	r2, [r3, #32]
}
 8009bc2:	bf00      	nop
 8009bc4:	371c      	adds	r7, #28
 8009bc6:	46bd      	mov	sp, r7
 8009bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bcc:	4770      	bx	lr
 8009bce:	bf00      	nop
 8009bd0:	feff8fff 	.word	0xfeff8fff
 8009bd4:	40010000 	.word	0x40010000
 8009bd8:	40010400 	.word	0x40010400

08009bdc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009bdc:	b480      	push	{r7}
 8009bde:	b087      	sub	sp, #28
 8009be0:	af00      	add	r7, sp, #0
 8009be2:	6078      	str	r0, [r7, #4]
 8009be4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	6a1b      	ldr	r3, [r3, #32]
 8009bea:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	6a1b      	ldr	r3, [r3, #32]
 8009bf6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	685b      	ldr	r3, [r3, #4]
 8009bfc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	69db      	ldr	r3, [r3, #28]
 8009c02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009c04:	68fa      	ldr	r2, [r7, #12]
 8009c06:	4b2d      	ldr	r3, [pc, #180]	; (8009cbc <TIM_OC3_SetConfig+0xe0>)
 8009c08:	4013      	ands	r3, r2
 8009c0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	f023 0303 	bic.w	r3, r3, #3
 8009c12:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009c14:	683b      	ldr	r3, [r7, #0]
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	68fa      	ldr	r2, [r7, #12]
 8009c1a:	4313      	orrs	r3, r2
 8009c1c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009c1e:	697b      	ldr	r3, [r7, #20]
 8009c20:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009c24:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009c26:	683b      	ldr	r3, [r7, #0]
 8009c28:	689b      	ldr	r3, [r3, #8]
 8009c2a:	021b      	lsls	r3, r3, #8
 8009c2c:	697a      	ldr	r2, [r7, #20]
 8009c2e:	4313      	orrs	r3, r2
 8009c30:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	4a22      	ldr	r2, [pc, #136]	; (8009cc0 <TIM_OC3_SetConfig+0xe4>)
 8009c36:	4293      	cmp	r3, r2
 8009c38:	d003      	beq.n	8009c42 <TIM_OC3_SetConfig+0x66>
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	4a21      	ldr	r2, [pc, #132]	; (8009cc4 <TIM_OC3_SetConfig+0xe8>)
 8009c3e:	4293      	cmp	r3, r2
 8009c40:	d10d      	bne.n	8009c5e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009c42:	697b      	ldr	r3, [r7, #20]
 8009c44:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009c48:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009c4a:	683b      	ldr	r3, [r7, #0]
 8009c4c:	68db      	ldr	r3, [r3, #12]
 8009c4e:	021b      	lsls	r3, r3, #8
 8009c50:	697a      	ldr	r2, [r7, #20]
 8009c52:	4313      	orrs	r3, r2
 8009c54:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009c56:	697b      	ldr	r3, [r7, #20]
 8009c58:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009c5c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	4a17      	ldr	r2, [pc, #92]	; (8009cc0 <TIM_OC3_SetConfig+0xe4>)
 8009c62:	4293      	cmp	r3, r2
 8009c64:	d003      	beq.n	8009c6e <TIM_OC3_SetConfig+0x92>
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	4a16      	ldr	r2, [pc, #88]	; (8009cc4 <TIM_OC3_SetConfig+0xe8>)
 8009c6a:	4293      	cmp	r3, r2
 8009c6c:	d113      	bne.n	8009c96 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009c6e:	693b      	ldr	r3, [r7, #16]
 8009c70:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009c74:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009c76:	693b      	ldr	r3, [r7, #16]
 8009c78:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009c7c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009c7e:	683b      	ldr	r3, [r7, #0]
 8009c80:	695b      	ldr	r3, [r3, #20]
 8009c82:	011b      	lsls	r3, r3, #4
 8009c84:	693a      	ldr	r2, [r7, #16]
 8009c86:	4313      	orrs	r3, r2
 8009c88:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009c8a:	683b      	ldr	r3, [r7, #0]
 8009c8c:	699b      	ldr	r3, [r3, #24]
 8009c8e:	011b      	lsls	r3, r3, #4
 8009c90:	693a      	ldr	r2, [r7, #16]
 8009c92:	4313      	orrs	r3, r2
 8009c94:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	693a      	ldr	r2, [r7, #16]
 8009c9a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	68fa      	ldr	r2, [r7, #12]
 8009ca0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009ca2:	683b      	ldr	r3, [r7, #0]
 8009ca4:	685a      	ldr	r2, [r3, #4]
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	697a      	ldr	r2, [r7, #20]
 8009cae:	621a      	str	r2, [r3, #32]
}
 8009cb0:	bf00      	nop
 8009cb2:	371c      	adds	r7, #28
 8009cb4:	46bd      	mov	sp, r7
 8009cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cba:	4770      	bx	lr
 8009cbc:	fffeff8f 	.word	0xfffeff8f
 8009cc0:	40010000 	.word	0x40010000
 8009cc4:	40010400 	.word	0x40010400

08009cc8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009cc8:	b480      	push	{r7}
 8009cca:	b087      	sub	sp, #28
 8009ccc:	af00      	add	r7, sp, #0
 8009cce:	6078      	str	r0, [r7, #4]
 8009cd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	6a1b      	ldr	r3, [r3, #32]
 8009cd6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	6a1b      	ldr	r3, [r3, #32]
 8009ce2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	685b      	ldr	r3, [r3, #4]
 8009ce8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	69db      	ldr	r3, [r3, #28]
 8009cee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009cf0:	68fa      	ldr	r2, [r7, #12]
 8009cf2:	4b1e      	ldr	r3, [pc, #120]	; (8009d6c <TIM_OC4_SetConfig+0xa4>)
 8009cf4:	4013      	ands	r3, r2
 8009cf6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009cfe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009d00:	683b      	ldr	r3, [r7, #0]
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	021b      	lsls	r3, r3, #8
 8009d06:	68fa      	ldr	r2, [r7, #12]
 8009d08:	4313      	orrs	r3, r2
 8009d0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009d0c:	693b      	ldr	r3, [r7, #16]
 8009d0e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009d12:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009d14:	683b      	ldr	r3, [r7, #0]
 8009d16:	689b      	ldr	r3, [r3, #8]
 8009d18:	031b      	lsls	r3, r3, #12
 8009d1a:	693a      	ldr	r2, [r7, #16]
 8009d1c:	4313      	orrs	r3, r2
 8009d1e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	4a13      	ldr	r2, [pc, #76]	; (8009d70 <TIM_OC4_SetConfig+0xa8>)
 8009d24:	4293      	cmp	r3, r2
 8009d26:	d003      	beq.n	8009d30 <TIM_OC4_SetConfig+0x68>
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	4a12      	ldr	r2, [pc, #72]	; (8009d74 <TIM_OC4_SetConfig+0xac>)
 8009d2c:	4293      	cmp	r3, r2
 8009d2e:	d109      	bne.n	8009d44 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009d30:	697b      	ldr	r3, [r7, #20]
 8009d32:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009d36:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009d38:	683b      	ldr	r3, [r7, #0]
 8009d3a:	695b      	ldr	r3, [r3, #20]
 8009d3c:	019b      	lsls	r3, r3, #6
 8009d3e:	697a      	ldr	r2, [r7, #20]
 8009d40:	4313      	orrs	r3, r2
 8009d42:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	697a      	ldr	r2, [r7, #20]
 8009d48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	68fa      	ldr	r2, [r7, #12]
 8009d4e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009d50:	683b      	ldr	r3, [r7, #0]
 8009d52:	685a      	ldr	r2, [r3, #4]
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	693a      	ldr	r2, [r7, #16]
 8009d5c:	621a      	str	r2, [r3, #32]
}
 8009d5e:	bf00      	nop
 8009d60:	371c      	adds	r7, #28
 8009d62:	46bd      	mov	sp, r7
 8009d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d68:	4770      	bx	lr
 8009d6a:	bf00      	nop
 8009d6c:	feff8fff 	.word	0xfeff8fff
 8009d70:	40010000 	.word	0x40010000
 8009d74:	40010400 	.word	0x40010400

08009d78 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8009d78:	b480      	push	{r7}
 8009d7a:	b087      	sub	sp, #28
 8009d7c:	af00      	add	r7, sp, #0
 8009d7e:	6078      	str	r0, [r7, #4]
 8009d80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	6a1b      	ldr	r3, [r3, #32]
 8009d86:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	6a1b      	ldr	r3, [r3, #32]
 8009d92:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	685b      	ldr	r3, [r3, #4]
 8009d98:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009d9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009da0:	68fa      	ldr	r2, [r7, #12]
 8009da2:	4b1b      	ldr	r3, [pc, #108]	; (8009e10 <TIM_OC5_SetConfig+0x98>)
 8009da4:	4013      	ands	r3, r2
 8009da6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009da8:	683b      	ldr	r3, [r7, #0]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	68fa      	ldr	r2, [r7, #12]
 8009dae:	4313      	orrs	r3, r2
 8009db0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8009db2:	693b      	ldr	r3, [r7, #16]
 8009db4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8009db8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8009dba:	683b      	ldr	r3, [r7, #0]
 8009dbc:	689b      	ldr	r3, [r3, #8]
 8009dbe:	041b      	lsls	r3, r3, #16
 8009dc0:	693a      	ldr	r2, [r7, #16]
 8009dc2:	4313      	orrs	r3, r2
 8009dc4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	4a12      	ldr	r2, [pc, #72]	; (8009e14 <TIM_OC5_SetConfig+0x9c>)
 8009dca:	4293      	cmp	r3, r2
 8009dcc:	d003      	beq.n	8009dd6 <TIM_OC5_SetConfig+0x5e>
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	4a11      	ldr	r2, [pc, #68]	; (8009e18 <TIM_OC5_SetConfig+0xa0>)
 8009dd2:	4293      	cmp	r3, r2
 8009dd4:	d109      	bne.n	8009dea <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009dd6:	697b      	ldr	r3, [r7, #20]
 8009dd8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009ddc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009dde:	683b      	ldr	r3, [r7, #0]
 8009de0:	695b      	ldr	r3, [r3, #20]
 8009de2:	021b      	lsls	r3, r3, #8
 8009de4:	697a      	ldr	r2, [r7, #20]
 8009de6:	4313      	orrs	r3, r2
 8009de8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	697a      	ldr	r2, [r7, #20]
 8009dee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	68fa      	ldr	r2, [r7, #12]
 8009df4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009df6:	683b      	ldr	r3, [r7, #0]
 8009df8:	685a      	ldr	r2, [r3, #4]
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	693a      	ldr	r2, [r7, #16]
 8009e02:	621a      	str	r2, [r3, #32]
}
 8009e04:	bf00      	nop
 8009e06:	371c      	adds	r7, #28
 8009e08:	46bd      	mov	sp, r7
 8009e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e0e:	4770      	bx	lr
 8009e10:	fffeff8f 	.word	0xfffeff8f
 8009e14:	40010000 	.word	0x40010000
 8009e18:	40010400 	.word	0x40010400

08009e1c <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8009e1c:	b480      	push	{r7}
 8009e1e:	b087      	sub	sp, #28
 8009e20:	af00      	add	r7, sp, #0
 8009e22:	6078      	str	r0, [r7, #4]
 8009e24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	6a1b      	ldr	r3, [r3, #32]
 8009e2a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	6a1b      	ldr	r3, [r3, #32]
 8009e36:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	685b      	ldr	r3, [r3, #4]
 8009e3c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009e42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009e44:	68fa      	ldr	r2, [r7, #12]
 8009e46:	4b1c      	ldr	r3, [pc, #112]	; (8009eb8 <TIM_OC6_SetConfig+0x9c>)
 8009e48:	4013      	ands	r3, r2
 8009e4a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009e4c:	683b      	ldr	r3, [r7, #0]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	021b      	lsls	r3, r3, #8
 8009e52:	68fa      	ldr	r2, [r7, #12]
 8009e54:	4313      	orrs	r3, r2
 8009e56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009e58:	693b      	ldr	r3, [r7, #16]
 8009e5a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009e5e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009e60:	683b      	ldr	r3, [r7, #0]
 8009e62:	689b      	ldr	r3, [r3, #8]
 8009e64:	051b      	lsls	r3, r3, #20
 8009e66:	693a      	ldr	r2, [r7, #16]
 8009e68:	4313      	orrs	r3, r2
 8009e6a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	4a13      	ldr	r2, [pc, #76]	; (8009ebc <TIM_OC6_SetConfig+0xa0>)
 8009e70:	4293      	cmp	r3, r2
 8009e72:	d003      	beq.n	8009e7c <TIM_OC6_SetConfig+0x60>
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	4a12      	ldr	r2, [pc, #72]	; (8009ec0 <TIM_OC6_SetConfig+0xa4>)
 8009e78:	4293      	cmp	r3, r2
 8009e7a:	d109      	bne.n	8009e90 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009e7c:	697b      	ldr	r3, [r7, #20]
 8009e7e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009e82:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009e84:	683b      	ldr	r3, [r7, #0]
 8009e86:	695b      	ldr	r3, [r3, #20]
 8009e88:	029b      	lsls	r3, r3, #10
 8009e8a:	697a      	ldr	r2, [r7, #20]
 8009e8c:	4313      	orrs	r3, r2
 8009e8e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	697a      	ldr	r2, [r7, #20]
 8009e94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	68fa      	ldr	r2, [r7, #12]
 8009e9a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009e9c:	683b      	ldr	r3, [r7, #0]
 8009e9e:	685a      	ldr	r2, [r3, #4]
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	693a      	ldr	r2, [r7, #16]
 8009ea8:	621a      	str	r2, [r3, #32]
}
 8009eaa:	bf00      	nop
 8009eac:	371c      	adds	r7, #28
 8009eae:	46bd      	mov	sp, r7
 8009eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eb4:	4770      	bx	lr
 8009eb6:	bf00      	nop
 8009eb8:	feff8fff 	.word	0xfeff8fff
 8009ebc:	40010000 	.word	0x40010000
 8009ec0:	40010400 	.word	0x40010400

08009ec4 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8009ec4:	b580      	push	{r7, lr}
 8009ec6:	b086      	sub	sp, #24
 8009ec8:	af00      	add	r7, sp, #0
 8009eca:	6078      	str	r0, [r7, #4]
 8009ecc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	689b      	ldr	r3, [r3, #8]
 8009ed4:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009ed6:	697b      	ldr	r3, [r7, #20]
 8009ed8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009edc:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8009ede:	683b      	ldr	r3, [r7, #0]
 8009ee0:	685b      	ldr	r3, [r3, #4]
 8009ee2:	697a      	ldr	r2, [r7, #20]
 8009ee4:	4313      	orrs	r3, r2
 8009ee6:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8009ee8:	697a      	ldr	r2, [r7, #20]
 8009eea:	4b39      	ldr	r3, [pc, #228]	; (8009fd0 <TIM_SlaveTimer_SetConfig+0x10c>)
 8009eec:	4013      	ands	r3, r2
 8009eee:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8009ef0:	683b      	ldr	r3, [r7, #0]
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	697a      	ldr	r2, [r7, #20]
 8009ef6:	4313      	orrs	r3, r2
 8009ef8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	697a      	ldr	r2, [r7, #20]
 8009f00:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8009f02:	683b      	ldr	r3, [r7, #0]
 8009f04:	685b      	ldr	r3, [r3, #4]
 8009f06:	2b30      	cmp	r3, #48	; 0x30
 8009f08:	d05c      	beq.n	8009fc4 <TIM_SlaveTimer_SetConfig+0x100>
 8009f0a:	2b30      	cmp	r3, #48	; 0x30
 8009f0c:	d806      	bhi.n	8009f1c <TIM_SlaveTimer_SetConfig+0x58>
 8009f0e:	2b10      	cmp	r3, #16
 8009f10:	d058      	beq.n	8009fc4 <TIM_SlaveTimer_SetConfig+0x100>
 8009f12:	2b20      	cmp	r3, #32
 8009f14:	d056      	beq.n	8009fc4 <TIM_SlaveTimer_SetConfig+0x100>
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	d054      	beq.n	8009fc4 <TIM_SlaveTimer_SetConfig+0x100>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      break;
 8009f1a:	e054      	b.n	8009fc6 <TIM_SlaveTimer_SetConfig+0x102>
  switch (sSlaveConfig->InputTrigger)
 8009f1c:	2b50      	cmp	r3, #80	; 0x50
 8009f1e:	d03d      	beq.n	8009f9c <TIM_SlaveTimer_SetConfig+0xd8>
 8009f20:	2b50      	cmp	r3, #80	; 0x50
 8009f22:	d802      	bhi.n	8009f2a <TIM_SlaveTimer_SetConfig+0x66>
 8009f24:	2b40      	cmp	r3, #64	; 0x40
 8009f26:	d010      	beq.n	8009f4a <TIM_SlaveTimer_SetConfig+0x86>
      break;
 8009f28:	e04d      	b.n	8009fc6 <TIM_SlaveTimer_SetConfig+0x102>
  switch (sSlaveConfig->InputTrigger)
 8009f2a:	2b60      	cmp	r3, #96	; 0x60
 8009f2c:	d040      	beq.n	8009fb0 <TIM_SlaveTimer_SetConfig+0xec>
 8009f2e:	2b70      	cmp	r3, #112	; 0x70
 8009f30:	d000      	beq.n	8009f34 <TIM_SlaveTimer_SetConfig+0x70>
      break;
 8009f32:	e048      	b.n	8009fc6 <TIM_SlaveTimer_SetConfig+0x102>
      TIM_ETR_SetConfig(htim->Instance,
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	6818      	ldr	r0, [r3, #0]
 8009f38:	683b      	ldr	r3, [r7, #0]
 8009f3a:	68d9      	ldr	r1, [r3, #12]
 8009f3c:	683b      	ldr	r3, [r7, #0]
 8009f3e:	689a      	ldr	r2, [r3, #8]
 8009f40:	683b      	ldr	r3, [r7, #0]
 8009f42:	691b      	ldr	r3, [r3, #16]
 8009f44:	f000 f8c0 	bl	800a0c8 <TIM_ETR_SetConfig>
      break;
 8009f48:	e03d      	b.n	8009fc6 <TIM_SlaveTimer_SetConfig+0x102>
      if(sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8009f4a:	683b      	ldr	r3, [r7, #0]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	2b05      	cmp	r3, #5
 8009f50:	d101      	bne.n	8009f56 <TIM_SlaveTimer_SetConfig+0x92>
        return HAL_ERROR;
 8009f52:	2301      	movs	r3, #1
 8009f54:	e038      	b.n	8009fc8 <TIM_SlaveTimer_SetConfig+0x104>
      tmpccer = htim->Instance->CCER;
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	6a1b      	ldr	r3, [r3, #32]
 8009f5c:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	6a1a      	ldr	r2, [r3, #32]
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	f022 0201 	bic.w	r2, r2, #1
 8009f6c:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	699b      	ldr	r3, [r3, #24]
 8009f74:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009f76:	68fb      	ldr	r3, [r7, #12]
 8009f78:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009f7c:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8009f7e:	683b      	ldr	r3, [r7, #0]
 8009f80:	691b      	ldr	r3, [r3, #16]
 8009f82:	011b      	lsls	r3, r3, #4
 8009f84:	68fa      	ldr	r2, [r7, #12]
 8009f86:	4313      	orrs	r3, r2
 8009f88:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	68fa      	ldr	r2, [r7, #12]
 8009f90:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	693a      	ldr	r2, [r7, #16]
 8009f98:	621a      	str	r2, [r3, #32]
      break;
 8009f9a:	e014      	b.n	8009fc6 <TIM_SlaveTimer_SetConfig+0x102>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	6818      	ldr	r0, [r3, #0]
 8009fa0:	683b      	ldr	r3, [r7, #0]
 8009fa2:	6899      	ldr	r1, [r3, #8]
 8009fa4:	683b      	ldr	r3, [r7, #0]
 8009fa6:	691b      	ldr	r3, [r3, #16]
 8009fa8:	461a      	mov	r2, r3
 8009faa:	f000 f813 	bl	8009fd4 <TIM_TI1_ConfigInputStage>
      break;
 8009fae:	e00a      	b.n	8009fc6 <TIM_SlaveTimer_SetConfig+0x102>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	6818      	ldr	r0, [r3, #0]
 8009fb4:	683b      	ldr	r3, [r7, #0]
 8009fb6:	6899      	ldr	r1, [r3, #8]
 8009fb8:	683b      	ldr	r3, [r7, #0]
 8009fba:	691b      	ldr	r3, [r3, #16]
 8009fbc:	461a      	mov	r2, r3
 8009fbe:	f000 f838 	bl	800a032 <TIM_TI2_ConfigInputStage>
      break;
 8009fc2:	e000      	b.n	8009fc6 <TIM_SlaveTimer_SetConfig+0x102>
      break;
 8009fc4:	bf00      	nop
  }
  return HAL_OK;
 8009fc6:	2300      	movs	r3, #0
}
 8009fc8:	4618      	mov	r0, r3
 8009fca:	3718      	adds	r7, #24
 8009fcc:	46bd      	mov	sp, r7
 8009fce:	bd80      	pop	{r7, pc}
 8009fd0:	fffefff8 	.word	0xfffefff8

08009fd4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009fd4:	b480      	push	{r7}
 8009fd6:	b087      	sub	sp, #28
 8009fd8:	af00      	add	r7, sp, #0
 8009fda:	60f8      	str	r0, [r7, #12]
 8009fdc:	60b9      	str	r1, [r7, #8]
 8009fde:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	6a1b      	ldr	r3, [r3, #32]
 8009fe4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	6a1b      	ldr	r3, [r3, #32]
 8009fea:	f023 0201 	bic.w	r2, r3, #1
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	699b      	ldr	r3, [r3, #24]
 8009ff6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009ff8:	693b      	ldr	r3, [r7, #16]
 8009ffa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009ffe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	011b      	lsls	r3, r3, #4
 800a004:	693a      	ldr	r2, [r7, #16]
 800a006:	4313      	orrs	r3, r2
 800a008:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a00a:	697b      	ldr	r3, [r7, #20]
 800a00c:	f023 030a 	bic.w	r3, r3, #10
 800a010:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a012:	697a      	ldr	r2, [r7, #20]
 800a014:	68bb      	ldr	r3, [r7, #8]
 800a016:	4313      	orrs	r3, r2
 800a018:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	693a      	ldr	r2, [r7, #16]
 800a01e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	697a      	ldr	r2, [r7, #20]
 800a024:	621a      	str	r2, [r3, #32]
}
 800a026:	bf00      	nop
 800a028:	371c      	adds	r7, #28
 800a02a:	46bd      	mov	sp, r7
 800a02c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a030:	4770      	bx	lr

0800a032 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a032:	b480      	push	{r7}
 800a034:	b087      	sub	sp, #28
 800a036:	af00      	add	r7, sp, #0
 800a038:	60f8      	str	r0, [r7, #12]
 800a03a:	60b9      	str	r1, [r7, #8]
 800a03c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a03e:	68fb      	ldr	r3, [r7, #12]
 800a040:	6a1b      	ldr	r3, [r3, #32]
 800a042:	f023 0210 	bic.w	r2, r3, #16
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	699b      	ldr	r3, [r3, #24]
 800a04e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	6a1b      	ldr	r3, [r3, #32]
 800a054:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a056:	697b      	ldr	r3, [r7, #20]
 800a058:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a05c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	031b      	lsls	r3, r3, #12
 800a062:	697a      	ldr	r2, [r7, #20]
 800a064:	4313      	orrs	r3, r2
 800a066:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a068:	693b      	ldr	r3, [r7, #16]
 800a06a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a06e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a070:	68bb      	ldr	r3, [r7, #8]
 800a072:	011b      	lsls	r3, r3, #4
 800a074:	693a      	ldr	r2, [r7, #16]
 800a076:	4313      	orrs	r3, r2
 800a078:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	697a      	ldr	r2, [r7, #20]
 800a07e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	693a      	ldr	r2, [r7, #16]
 800a084:	621a      	str	r2, [r3, #32]
}
 800a086:	bf00      	nop
 800a088:	371c      	adds	r7, #28
 800a08a:	46bd      	mov	sp, r7
 800a08c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a090:	4770      	bx	lr

0800a092 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a092:	b480      	push	{r7}
 800a094:	b085      	sub	sp, #20
 800a096:	af00      	add	r7, sp, #0
 800a098:	6078      	str	r0, [r7, #4]
 800a09a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	689b      	ldr	r3, [r3, #8]
 800a0a0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a0a8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a0aa:	683a      	ldr	r2, [r7, #0]
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	4313      	orrs	r3, r2
 800a0b0:	f043 0307 	orr.w	r3, r3, #7
 800a0b4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	68fa      	ldr	r2, [r7, #12]
 800a0ba:	609a      	str	r2, [r3, #8]
}
 800a0bc:	bf00      	nop
 800a0be:	3714      	adds	r7, #20
 800a0c0:	46bd      	mov	sp, r7
 800a0c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0c6:	4770      	bx	lr

0800a0c8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a0c8:	b480      	push	{r7}
 800a0ca:	b087      	sub	sp, #28
 800a0cc:	af00      	add	r7, sp, #0
 800a0ce:	60f8      	str	r0, [r7, #12]
 800a0d0:	60b9      	str	r1, [r7, #8]
 800a0d2:	607a      	str	r2, [r7, #4]
 800a0d4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	689b      	ldr	r3, [r3, #8]
 800a0da:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a0dc:	697b      	ldr	r3, [r7, #20]
 800a0de:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a0e2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a0e4:	683b      	ldr	r3, [r7, #0]
 800a0e6:	021a      	lsls	r2, r3, #8
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	431a      	orrs	r2, r3
 800a0ec:	68bb      	ldr	r3, [r7, #8]
 800a0ee:	4313      	orrs	r3, r2
 800a0f0:	697a      	ldr	r2, [r7, #20]
 800a0f2:	4313      	orrs	r3, r2
 800a0f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	697a      	ldr	r2, [r7, #20]
 800a0fa:	609a      	str	r2, [r3, #8]
}
 800a0fc:	bf00      	nop
 800a0fe:	371c      	adds	r7, #28
 800a100:	46bd      	mov	sp, r7
 800a102:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a106:	4770      	bx	lr

0800a108 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a108:	b480      	push	{r7}
 800a10a:	b085      	sub	sp, #20
 800a10c:	af00      	add	r7, sp, #0
 800a10e:	6078      	str	r0, [r7, #4]
 800a110:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a118:	2b01      	cmp	r3, #1
 800a11a:	d101      	bne.n	800a120 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a11c:	2302      	movs	r3, #2
 800a11e:	e06d      	b.n	800a1fc <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	2201      	movs	r2, #1
 800a124:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	2202      	movs	r2, #2
 800a12c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	685b      	ldr	r3, [r3, #4]
 800a136:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	689b      	ldr	r3, [r3, #8]
 800a13e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	4a30      	ldr	r2, [pc, #192]	; (800a208 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a146:	4293      	cmp	r3, r2
 800a148:	d004      	beq.n	800a154 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	4a2f      	ldr	r2, [pc, #188]	; (800a20c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a150:	4293      	cmp	r3, r2
 800a152:	d108      	bne.n	800a166 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a154:	68fb      	ldr	r3, [r7, #12]
 800a156:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800a15a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a15c:	683b      	ldr	r3, [r7, #0]
 800a15e:	685b      	ldr	r3, [r3, #4]
 800a160:	68fa      	ldr	r2, [r7, #12]
 800a162:	4313      	orrs	r3, r2
 800a164:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a16c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a16e:	683b      	ldr	r3, [r7, #0]
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	68fa      	ldr	r2, [r7, #12]
 800a174:	4313      	orrs	r3, r2
 800a176:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	68fa      	ldr	r2, [r7, #12]
 800a17e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	4a20      	ldr	r2, [pc, #128]	; (800a208 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a186:	4293      	cmp	r3, r2
 800a188:	d022      	beq.n	800a1d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a192:	d01d      	beq.n	800a1d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	4a1d      	ldr	r2, [pc, #116]	; (800a210 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800a19a:	4293      	cmp	r3, r2
 800a19c:	d018      	beq.n	800a1d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	4a1c      	ldr	r2, [pc, #112]	; (800a214 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800a1a4:	4293      	cmp	r3, r2
 800a1a6:	d013      	beq.n	800a1d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	4a1a      	ldr	r2, [pc, #104]	; (800a218 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800a1ae:	4293      	cmp	r3, r2
 800a1b0:	d00e      	beq.n	800a1d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	4a15      	ldr	r2, [pc, #84]	; (800a20c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a1b8:	4293      	cmp	r3, r2
 800a1ba:	d009      	beq.n	800a1d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	4a16      	ldr	r2, [pc, #88]	; (800a21c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a1c2:	4293      	cmp	r3, r2
 800a1c4:	d004      	beq.n	800a1d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	4a15      	ldr	r2, [pc, #84]	; (800a220 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a1cc:	4293      	cmp	r3, r2
 800a1ce:	d10c      	bne.n	800a1ea <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a1d0:	68bb      	ldr	r3, [r7, #8]
 800a1d2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a1d6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a1d8:	683b      	ldr	r3, [r7, #0]
 800a1da:	689b      	ldr	r3, [r3, #8]
 800a1dc:	68ba      	ldr	r2, [r7, #8]
 800a1de:	4313      	orrs	r3, r2
 800a1e0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	68ba      	ldr	r2, [r7, #8]
 800a1e8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	2201      	movs	r2, #1
 800a1ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	2200      	movs	r2, #0
 800a1f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a1fa:	2300      	movs	r3, #0
}
 800a1fc:	4618      	mov	r0, r3
 800a1fe:	3714      	adds	r7, #20
 800a200:	46bd      	mov	sp, r7
 800a202:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a206:	4770      	bx	lr
 800a208:	40010000 	.word	0x40010000
 800a20c:	40010400 	.word	0x40010400
 800a210:	40000400 	.word	0x40000400
 800a214:	40000800 	.word	0x40000800
 800a218:	40000c00 	.word	0x40000c00
 800a21c:	40014000 	.word	0x40014000
 800a220:	40001800 	.word	0x40001800

0800a224 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800a224:	b480      	push	{r7}
 800a226:	b085      	sub	sp, #20
 800a228:	af00      	add	r7, sp, #0
 800a22a:	6078      	str	r0, [r7, #4]
 800a22c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800a22e:	2300      	movs	r3, #0
 800a230:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a238:	2b01      	cmp	r3, #1
 800a23a:	d101      	bne.n	800a240 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800a23c:	2302      	movs	r3, #2
 800a23e:	e065      	b.n	800a30c <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	2201      	movs	r2, #1
 800a244:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800a24e:	683b      	ldr	r3, [r7, #0]
 800a250:	68db      	ldr	r3, [r3, #12]
 800a252:	4313      	orrs	r3, r2
 800a254:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a256:	68fb      	ldr	r3, [r7, #12]
 800a258:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a25c:	683b      	ldr	r3, [r7, #0]
 800a25e:	689b      	ldr	r3, [r3, #8]
 800a260:	4313      	orrs	r3, r2
 800a262:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a264:	68fb      	ldr	r3, [r7, #12]
 800a266:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800a26a:	683b      	ldr	r3, [r7, #0]
 800a26c:	685b      	ldr	r3, [r3, #4]
 800a26e:	4313      	orrs	r3, r2
 800a270:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800a278:	683b      	ldr	r3, [r7, #0]
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	4313      	orrs	r3, r2
 800a27e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a280:	68fb      	ldr	r3, [r7, #12]
 800a282:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a286:	683b      	ldr	r3, [r7, #0]
 800a288:	691b      	ldr	r3, [r3, #16]
 800a28a:	4313      	orrs	r3, r2
 800a28c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a28e:	68fb      	ldr	r3, [r7, #12]
 800a290:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800a294:	683b      	ldr	r3, [r7, #0]
 800a296:	695b      	ldr	r3, [r3, #20]
 800a298:	4313      	orrs	r3, r2
 800a29a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800a2a2:	683b      	ldr	r3, [r7, #0]
 800a2a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a2a6:	4313      	orrs	r3, r2
 800a2a8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800a2b0:	683b      	ldr	r3, [r7, #0]
 800a2b2:	699b      	ldr	r3, [r3, #24]
 800a2b4:	041b      	lsls	r3, r3, #16
 800a2b6:	4313      	orrs	r3, r2
 800a2b8:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	4a16      	ldr	r2, [pc, #88]	; (800a318 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800a2c0:	4293      	cmp	r3, r2
 800a2c2:	d004      	beq.n	800a2ce <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	4a14      	ldr	r2, [pc, #80]	; (800a31c <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800a2ca:	4293      	cmp	r3, r2
 800a2cc:	d115      	bne.n	800a2fa <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800a2ce:	68fb      	ldr	r3, [r7, #12]
 800a2d0:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800a2d4:	683b      	ldr	r3, [r7, #0]
 800a2d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a2d8:	051b      	lsls	r3, r3, #20
 800a2da:	4313      	orrs	r3, r2
 800a2dc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800a2de:	68fb      	ldr	r3, [r7, #12]
 800a2e0:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800a2e4:	683b      	ldr	r3, [r7, #0]
 800a2e6:	69db      	ldr	r3, [r3, #28]
 800a2e8:	4313      	orrs	r3, r2
 800a2ea:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800a2ec:	68fb      	ldr	r3, [r7, #12]
 800a2ee:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800a2f2:	683b      	ldr	r3, [r7, #0]
 800a2f4:	6a1b      	ldr	r3, [r3, #32]
 800a2f6:	4313      	orrs	r3, r2
 800a2f8:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	68fa      	ldr	r2, [r7, #12]
 800a300:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	2200      	movs	r2, #0
 800a306:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a30a:	2300      	movs	r3, #0
}
 800a30c:	4618      	mov	r0, r3
 800a30e:	3714      	adds	r7, #20
 800a310:	46bd      	mov	sp, r7
 800a312:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a316:	4770      	bx	lr
 800a318:	40010000 	.word	0x40010000
 800a31c:	40010400 	.word	0x40010400

0800a320 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a320:	b480      	push	{r7}
 800a322:	b083      	sub	sp, #12
 800a324:	af00      	add	r7, sp, #0
 800a326:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a328:	bf00      	nop
 800a32a:	370c      	adds	r7, #12
 800a32c:	46bd      	mov	sp, r7
 800a32e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a332:	4770      	bx	lr

0800a334 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a334:	b480      	push	{r7}
 800a336:	b083      	sub	sp, #12
 800a338:	af00      	add	r7, sp, #0
 800a33a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a33c:	bf00      	nop
 800a33e:	370c      	adds	r7, #12
 800a340:	46bd      	mov	sp, r7
 800a342:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a346:	4770      	bx	lr

0800a348 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a348:	b480      	push	{r7}
 800a34a:	b083      	sub	sp, #12
 800a34c:	af00      	add	r7, sp, #0
 800a34e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a350:	bf00      	nop
 800a352:	370c      	adds	r7, #12
 800a354:	46bd      	mov	sp, r7
 800a356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a35a:	4770      	bx	lr

0800a35c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a35c:	b580      	push	{r7, lr}
 800a35e:	b082      	sub	sp, #8
 800a360:	af00      	add	r7, sp, #0
 800a362:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	2b00      	cmp	r3, #0
 800a368:	d101      	bne.n	800a36e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a36a:	2301      	movs	r3, #1
 800a36c:	e040      	b.n	800a3f0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a372:	2b00      	cmp	r3, #0
 800a374:	d106      	bne.n	800a384 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	2200      	movs	r2, #0
 800a37a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a37e:	6878      	ldr	r0, [r7, #4]
 800a380:	f7fa f85a 	bl	8004438 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	2224      	movs	r2, #36	; 0x24
 800a388:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	681b      	ldr	r3, [r3, #0]
 800a38e:	681a      	ldr	r2, [r3, #0]
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	f022 0201 	bic.w	r2, r2, #1
 800a398:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a39a:	6878      	ldr	r0, [r7, #4]
 800a39c:	f000 fa70 	bl	800a880 <UART_SetConfig>
 800a3a0:	4603      	mov	r3, r0
 800a3a2:	2b01      	cmp	r3, #1
 800a3a4:	d101      	bne.n	800a3aa <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800a3a6:	2301      	movs	r3, #1
 800a3a8:	e022      	b.n	800a3f0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d002      	beq.n	800a3b8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800a3b2:	6878      	ldr	r0, [r7, #4]
 800a3b4:	f000 fd0e 	bl	800add4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	685a      	ldr	r2, [r3, #4]
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a3c6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	689a      	ldr	r2, [r3, #8]
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a3d6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	681b      	ldr	r3, [r3, #0]
 800a3dc:	681a      	ldr	r2, [r3, #0]
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	f042 0201 	orr.w	r2, r2, #1
 800a3e6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a3e8:	6878      	ldr	r0, [r7, #4]
 800a3ea:	f000 fd95 	bl	800af18 <UART_CheckIdleState>
 800a3ee:	4603      	mov	r3, r0
}
 800a3f0:	4618      	mov	r0, r3
 800a3f2:	3708      	adds	r7, #8
 800a3f4:	46bd      	mov	sp, r7
 800a3f6:	bd80      	pop	{r7, pc}

0800a3f8 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a3f8:	b480      	push	{r7}
 800a3fa:	b085      	sub	sp, #20
 800a3fc:	af00      	add	r7, sp, #0
 800a3fe:	60f8      	str	r0, [r7, #12]
 800a400:	60b9      	str	r1, [r7, #8]
 800a402:	4613      	mov	r3, r2
 800a404:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a406:	68fb      	ldr	r3, [r7, #12]
 800a408:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a40a:	2b20      	cmp	r3, #32
 800a40c:	d144      	bne.n	800a498 <HAL_UART_Transmit_IT+0xa0>
  {
    if ((pData == NULL) || (Size == 0U))
 800a40e:	68bb      	ldr	r3, [r7, #8]
 800a410:	2b00      	cmp	r3, #0
 800a412:	d002      	beq.n	800a41a <HAL_UART_Transmit_IT+0x22>
 800a414:	88fb      	ldrh	r3, [r7, #6]
 800a416:	2b00      	cmp	r3, #0
 800a418:	d101      	bne.n	800a41e <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 800a41a:	2301      	movs	r3, #1
 800a41c:	e03d      	b.n	800a49a <HAL_UART_Transmit_IT+0xa2>
    }

    __HAL_LOCK(huart);
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800a424:	2b01      	cmp	r3, #1
 800a426:	d101      	bne.n	800a42c <HAL_UART_Transmit_IT+0x34>
 800a428:	2302      	movs	r3, #2
 800a42a:	e036      	b.n	800a49a <HAL_UART_Transmit_IT+0xa2>
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	2201      	movs	r2, #1
 800a430:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pTxBuffPtr  = pData;
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	68ba      	ldr	r2, [r7, #8]
 800a438:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 800a43a:	68fb      	ldr	r3, [r7, #12]
 800a43c:	88fa      	ldrh	r2, [r7, #6]
 800a43e:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	88fa      	ldrh	r2, [r7, #6]
 800a446:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	2200      	movs	r2, #0
 800a44e:	665a      	str	r2, [r3, #100]	; 0x64

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	2200      	movs	r2, #0
 800a454:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	2221      	movs	r2, #33	; 0x21
 800a45a:	675a      	str	r2, [r3, #116]	; 0x74

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a45c:	68fb      	ldr	r3, [r7, #12]
 800a45e:	689b      	ldr	r3, [r3, #8]
 800a460:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a464:	d107      	bne.n	800a476 <HAL_UART_Transmit_IT+0x7e>
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	691b      	ldr	r3, [r3, #16]
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d103      	bne.n	800a476 <HAL_UART_Transmit_IT+0x7e>
    {
      huart->TxISR = UART_TxISR_16BIT;
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	4a0d      	ldr	r2, [pc, #52]	; (800a4a8 <HAL_UART_Transmit_IT+0xb0>)
 800a472:	665a      	str	r2, [r3, #100]	; 0x64
 800a474:	e002      	b.n	800a47c <HAL_UART_Transmit_IT+0x84>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	4a0c      	ldr	r2, [pc, #48]	; (800a4ac <HAL_UART_Transmit_IT+0xb4>)
 800a47a:	665a      	str	r2, [r3, #100]	; 0x64
    }

    __HAL_UNLOCK(huart);
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	2200      	movs	r2, #0
 800a480:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the Transmit Data Register Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	681a      	ldr	r2, [r3, #0]
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800a492:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800a494:	2300      	movs	r3, #0
 800a496:	e000      	b.n	800a49a <HAL_UART_Transmit_IT+0xa2>
  }
  else
  {
    return HAL_BUSY;
 800a498:	2302      	movs	r3, #2
  }
}
 800a49a:	4618      	mov	r0, r3
 800a49c:	3714      	adds	r7, #20
 800a49e:	46bd      	mov	sp, r7
 800a4a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4a4:	4770      	bx	lr
 800a4a6:	bf00      	nop
 800a4a8:	0800b14b 	.word	0x0800b14b
 800a4ac:	0800b0d9 	.word	0x0800b0d9

0800a4b0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a4b0:	b480      	push	{r7}
 800a4b2:	b085      	sub	sp, #20
 800a4b4:	af00      	add	r7, sp, #0
 800a4b6:	60f8      	str	r0, [r7, #12]
 800a4b8:	60b9      	str	r1, [r7, #8]
 800a4ba:	4613      	mov	r3, r2
 800a4bc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a4be:	68fb      	ldr	r3, [r7, #12]
 800a4c0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a4c2:	2b20      	cmp	r3, #32
 800a4c4:	f040 808a 	bne.w	800a5dc <HAL_UART_Receive_IT+0x12c>
  {
    if ((pData == NULL) || (Size == 0U))
 800a4c8:	68bb      	ldr	r3, [r7, #8]
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	d002      	beq.n	800a4d4 <HAL_UART_Receive_IT+0x24>
 800a4ce:	88fb      	ldrh	r3, [r7, #6]
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	d101      	bne.n	800a4d8 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800a4d4:	2301      	movs	r3, #1
 800a4d6:	e082      	b.n	800a5de <HAL_UART_Receive_IT+0x12e>
    }

    __HAL_LOCK(huart);
 800a4d8:	68fb      	ldr	r3, [r7, #12]
 800a4da:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800a4de:	2b01      	cmp	r3, #1
 800a4e0:	d101      	bne.n	800a4e6 <HAL_UART_Receive_IT+0x36>
 800a4e2:	2302      	movs	r3, #2
 800a4e4:	e07b      	b.n	800a5de <HAL_UART_Receive_IT+0x12e>
 800a4e6:	68fb      	ldr	r3, [r7, #12]
 800a4e8:	2201      	movs	r2, #1
 800a4ea:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr  = pData;
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	68ba      	ldr	r2, [r7, #8]
 800a4f2:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize  = Size;
 800a4f4:	68fb      	ldr	r3, [r7, #12]
 800a4f6:	88fa      	ldrh	r2, [r7, #6]
 800a4f8:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 800a4fc:	68fb      	ldr	r3, [r7, #12]
 800a4fe:	88fa      	ldrh	r2, [r7, #6]
 800a500:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    huart->RxISR       = NULL;
 800a504:	68fb      	ldr	r3, [r7, #12]
 800a506:	2200      	movs	r2, #0
 800a508:	661a      	str	r2, [r3, #96]	; 0x60

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	689b      	ldr	r3, [r3, #8]
 800a50e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a512:	d10e      	bne.n	800a532 <HAL_UART_Receive_IT+0x82>
 800a514:	68fb      	ldr	r3, [r7, #12]
 800a516:	691b      	ldr	r3, [r3, #16]
 800a518:	2b00      	cmp	r3, #0
 800a51a:	d105      	bne.n	800a528 <HAL_UART_Receive_IT+0x78>
 800a51c:	68fb      	ldr	r3, [r7, #12]
 800a51e:	f240 12ff 	movw	r2, #511	; 0x1ff
 800a522:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a526:	e02d      	b.n	800a584 <HAL_UART_Receive_IT+0xd4>
 800a528:	68fb      	ldr	r3, [r7, #12]
 800a52a:	22ff      	movs	r2, #255	; 0xff
 800a52c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a530:	e028      	b.n	800a584 <HAL_UART_Receive_IT+0xd4>
 800a532:	68fb      	ldr	r3, [r7, #12]
 800a534:	689b      	ldr	r3, [r3, #8]
 800a536:	2b00      	cmp	r3, #0
 800a538:	d10d      	bne.n	800a556 <HAL_UART_Receive_IT+0xa6>
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	691b      	ldr	r3, [r3, #16]
 800a53e:	2b00      	cmp	r3, #0
 800a540:	d104      	bne.n	800a54c <HAL_UART_Receive_IT+0x9c>
 800a542:	68fb      	ldr	r3, [r7, #12]
 800a544:	22ff      	movs	r2, #255	; 0xff
 800a546:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a54a:	e01b      	b.n	800a584 <HAL_UART_Receive_IT+0xd4>
 800a54c:	68fb      	ldr	r3, [r7, #12]
 800a54e:	227f      	movs	r2, #127	; 0x7f
 800a550:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a554:	e016      	b.n	800a584 <HAL_UART_Receive_IT+0xd4>
 800a556:	68fb      	ldr	r3, [r7, #12]
 800a558:	689b      	ldr	r3, [r3, #8]
 800a55a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a55e:	d10d      	bne.n	800a57c <HAL_UART_Receive_IT+0xcc>
 800a560:	68fb      	ldr	r3, [r7, #12]
 800a562:	691b      	ldr	r3, [r3, #16]
 800a564:	2b00      	cmp	r3, #0
 800a566:	d104      	bne.n	800a572 <HAL_UART_Receive_IT+0xc2>
 800a568:	68fb      	ldr	r3, [r7, #12]
 800a56a:	227f      	movs	r2, #127	; 0x7f
 800a56c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a570:	e008      	b.n	800a584 <HAL_UART_Receive_IT+0xd4>
 800a572:	68fb      	ldr	r3, [r7, #12]
 800a574:	223f      	movs	r2, #63	; 0x3f
 800a576:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a57a:	e003      	b.n	800a584 <HAL_UART_Receive_IT+0xd4>
 800a57c:	68fb      	ldr	r3, [r7, #12]
 800a57e:	2200      	movs	r2, #0
 800a580:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	2200      	movs	r2, #0
 800a588:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	2222      	movs	r2, #34	; 0x22
 800a58e:	679a      	str	r2, [r3, #120]	; 0x78

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a590:	68fb      	ldr	r3, [r7, #12]
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	689a      	ldr	r2, [r3, #8]
 800a596:	68fb      	ldr	r3, [r7, #12]
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	f042 0201 	orr.w	r2, r2, #1
 800a59e:	609a      	str	r2, [r3, #8]

    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	689b      	ldr	r3, [r3, #8]
 800a5a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a5a8:	d107      	bne.n	800a5ba <HAL_UART_Receive_IT+0x10a>
 800a5aa:	68fb      	ldr	r3, [r7, #12]
 800a5ac:	691b      	ldr	r3, [r3, #16]
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d103      	bne.n	800a5ba <HAL_UART_Receive_IT+0x10a>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	4a0d      	ldr	r2, [pc, #52]	; (800a5ec <HAL_UART_Receive_IT+0x13c>)
 800a5b6:	661a      	str	r2, [r3, #96]	; 0x60
 800a5b8:	e002      	b.n	800a5c0 <HAL_UART_Receive_IT+0x110>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	4a0c      	ldr	r2, [pc, #48]	; (800a5f0 <HAL_UART_Receive_IT+0x140>)
 800a5be:	661a      	str	r2, [r3, #96]	; 0x60
    }

    __HAL_UNLOCK(huart);
 800a5c0:	68fb      	ldr	r3, [r7, #12]
 800a5c2:	2200      	movs	r2, #0
 800a5c4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	681a      	ldr	r2, [r3, #0]
 800a5ce:	68fb      	ldr	r3, [r7, #12]
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 800a5d6:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800a5d8:	2300      	movs	r3, #0
 800a5da:	e000      	b.n	800a5de <HAL_UART_Receive_IT+0x12e>
  }
  else
  {
    return HAL_BUSY;
 800a5dc:	2302      	movs	r3, #2
  }
}
 800a5de:	4618      	mov	r0, r3
 800a5e0:	3714      	adds	r7, #20
 800a5e2:	46bd      	mov	sp, r7
 800a5e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5e8:	4770      	bx	lr
 800a5ea:	bf00      	nop
 800a5ec:	0800b29f 	.word	0x0800b29f
 800a5f0:	0800b1f9 	.word	0x0800b1f9

0800a5f4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a5f4:	b580      	push	{r7, lr}
 800a5f6:	b088      	sub	sp, #32
 800a5f8:	af00      	add	r7, sp, #0
 800a5fa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	69db      	ldr	r3, [r3, #28]
 800a602:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	689b      	ldr	r3, [r3, #8]
 800a612:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800a614:	69fa      	ldr	r2, [r7, #28]
 800a616:	f640 030f 	movw	r3, #2063	; 0x80f
 800a61a:	4013      	ands	r3, r2
 800a61c:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800a61e:	693b      	ldr	r3, [r7, #16]
 800a620:	2b00      	cmp	r3, #0
 800a622:	d113      	bne.n	800a64c <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800a624:	69fb      	ldr	r3, [r7, #28]
 800a626:	f003 0320 	and.w	r3, r3, #32
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	d00e      	beq.n	800a64c <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800a62e:	69bb      	ldr	r3, [r7, #24]
 800a630:	f003 0320 	and.w	r3, r3, #32
 800a634:	2b00      	cmp	r3, #0
 800a636:	d009      	beq.n	800a64c <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	f000 8100 	beq.w	800a842 <HAL_UART_IRQHandler+0x24e>
      {
        huart->RxISR(huart);
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a646:	6878      	ldr	r0, [r7, #4]
 800a648:	4798      	blx	r3
      }
      return;
 800a64a:	e0fa      	b.n	800a842 <HAL_UART_IRQHandler+0x24e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800a64c:	693b      	ldr	r3, [r7, #16]
 800a64e:	2b00      	cmp	r3, #0
 800a650:	f000 80d5 	beq.w	800a7fe <HAL_UART_IRQHandler+0x20a>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800a654:	697b      	ldr	r3, [r7, #20]
 800a656:	f003 0301 	and.w	r3, r3, #1
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d105      	bne.n	800a66a <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 800a65e:	69bb      	ldr	r3, [r7, #24]
 800a660:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800a664:	2b00      	cmp	r3, #0
 800a666:	f000 80ca 	beq.w	800a7fe <HAL_UART_IRQHandler+0x20a>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a66a:	69fb      	ldr	r3, [r7, #28]
 800a66c:	f003 0301 	and.w	r3, r3, #1
 800a670:	2b00      	cmp	r3, #0
 800a672:	d00e      	beq.n	800a692 <HAL_UART_IRQHandler+0x9e>
 800a674:	69bb      	ldr	r3, [r7, #24]
 800a676:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d009      	beq.n	800a692 <HAL_UART_IRQHandler+0x9e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	2201      	movs	r2, #1
 800a684:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a68a:	f043 0201 	orr.w	r2, r3, #1
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a692:	69fb      	ldr	r3, [r7, #28]
 800a694:	f003 0302 	and.w	r3, r3, #2
 800a698:	2b00      	cmp	r3, #0
 800a69a:	d00e      	beq.n	800a6ba <HAL_UART_IRQHandler+0xc6>
 800a69c:	697b      	ldr	r3, [r7, #20]
 800a69e:	f003 0301 	and.w	r3, r3, #1
 800a6a2:	2b00      	cmp	r3, #0
 800a6a4:	d009      	beq.n	800a6ba <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	2202      	movs	r2, #2
 800a6ac:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a6b2:	f043 0204 	orr.w	r2, r3, #4
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a6ba:	69fb      	ldr	r3, [r7, #28]
 800a6bc:	f003 0304 	and.w	r3, r3, #4
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d00e      	beq.n	800a6e2 <HAL_UART_IRQHandler+0xee>
 800a6c4:	697b      	ldr	r3, [r7, #20]
 800a6c6:	f003 0301 	and.w	r3, r3, #1
 800a6ca:	2b00      	cmp	r3, #0
 800a6cc:	d009      	beq.n	800a6e2 <HAL_UART_IRQHandler+0xee>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	2204      	movs	r2, #4
 800a6d4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a6da:	f043 0202 	orr.w	r2, r3, #2
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800a6e2:	69fb      	ldr	r3, [r7, #28]
 800a6e4:	f003 0308 	and.w	r3, r3, #8
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	d013      	beq.n	800a714 <HAL_UART_IRQHandler+0x120>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800a6ec:	69bb      	ldr	r3, [r7, #24]
 800a6ee:	f003 0320 	and.w	r3, r3, #32
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	d104      	bne.n	800a700 <HAL_UART_IRQHandler+0x10c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800a6f6:	697b      	ldr	r3, [r7, #20]
 800a6f8:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800a6fc:	2b00      	cmp	r3, #0
 800a6fe:	d009      	beq.n	800a714 <HAL_UART_IRQHandler+0x120>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	2208      	movs	r2, #8
 800a706:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a70c:	f043 0208 	orr.w	r2, r3, #8
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800a714:	69fb      	ldr	r3, [r7, #28]
 800a716:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	d00f      	beq.n	800a73e <HAL_UART_IRQHandler+0x14a>
 800a71e:	69bb      	ldr	r3, [r7, #24]
 800a720:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800a724:	2b00      	cmp	r3, #0
 800a726:	d00a      	beq.n	800a73e <HAL_UART_IRQHandler+0x14a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a730:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a736:	f043 0220 	orr.w	r2, r3, #32
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a742:	2b00      	cmp	r3, #0
 800a744:	d07f      	beq.n	800a846 <HAL_UART_IRQHandler+0x252>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800a746:	69fb      	ldr	r3, [r7, #28]
 800a748:	f003 0320 	and.w	r3, r3, #32
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	d00c      	beq.n	800a76a <HAL_UART_IRQHandler+0x176>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800a750:	69bb      	ldr	r3, [r7, #24]
 800a752:	f003 0320 	and.w	r3, r3, #32
 800a756:	2b00      	cmp	r3, #0
 800a758:	d007      	beq.n	800a76a <HAL_UART_IRQHandler+0x176>
      {
        if (huart->RxISR != NULL)
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a75e:	2b00      	cmp	r3, #0
 800a760:	d003      	beq.n	800a76a <HAL_UART_IRQHandler+0x176>
        {
          huart->RxISR(huart);
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a766:	6878      	ldr	r0, [r7, #4]
 800a768:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a76e:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	689b      	ldr	r3, [r3, #8]
 800a776:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a77a:	2b40      	cmp	r3, #64	; 0x40
 800a77c:	d004      	beq.n	800a788 <HAL_UART_IRQHandler+0x194>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a784:	2b00      	cmp	r3, #0
 800a786:	d031      	beq.n	800a7ec <HAL_UART_IRQHandler+0x1f8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a788:	6878      	ldr	r0, [r7, #4]
 800a78a:	f000 fc6f 	bl	800b06c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	689b      	ldr	r3, [r3, #8]
 800a794:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a798:	2b40      	cmp	r3, #64	; 0x40
 800a79a:	d123      	bne.n	800a7e4 <HAL_UART_IRQHandler+0x1f0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	689a      	ldr	r2, [r3, #8]
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a7aa:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	d013      	beq.n	800a7dc <HAL_UART_IRQHandler+0x1e8>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a7b8:	4a26      	ldr	r2, [pc, #152]	; (800a854 <HAL_UART_IRQHandler+0x260>)
 800a7ba:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a7c0:	4618      	mov	r0, r3
 800a7c2:	f7fa ff67 	bl	8005694 <HAL_DMA_Abort_IT>
 800a7c6:	4603      	mov	r3, r0
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	d016      	beq.n	800a7fa <HAL_UART_IRQHandler+0x206>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a7d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a7d2:	687a      	ldr	r2, [r7, #4]
 800a7d4:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800a7d6:	4610      	mov	r0, r2
 800a7d8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a7da:	e00e      	b.n	800a7fa <HAL_UART_IRQHandler+0x206>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a7dc:	6878      	ldr	r0, [r7, #4]
 800a7de:	f000 f845 	bl	800a86c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a7e2:	e00a      	b.n	800a7fa <HAL_UART_IRQHandler+0x206>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a7e4:	6878      	ldr	r0, [r7, #4]
 800a7e6:	f000 f841 	bl	800a86c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a7ea:	e006      	b.n	800a7fa <HAL_UART_IRQHandler+0x206>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a7ec:	6878      	ldr	r0, [r7, #4]
 800a7ee:	f000 f83d 	bl	800a86c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	2200      	movs	r2, #0
 800a7f6:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 800a7f8:	e025      	b.n	800a846 <HAL_UART_IRQHandler+0x252>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a7fa:	bf00      	nop
    return;
 800a7fc:	e023      	b.n	800a846 <HAL_UART_IRQHandler+0x252>
    return;
  }
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800a7fe:	69fb      	ldr	r3, [r7, #28]
 800a800:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a804:	2b00      	cmp	r3, #0
 800a806:	d00d      	beq.n	800a824 <HAL_UART_IRQHandler+0x230>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800a808:	69bb      	ldr	r3, [r7, #24]
 800a80a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d008      	beq.n	800a824 <HAL_UART_IRQHandler+0x230>
  {
    if (huart->TxISR != NULL)
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a816:	2b00      	cmp	r3, #0
 800a818:	d017      	beq.n	800a84a <HAL_UART_IRQHandler+0x256>
    {
      huart->TxISR(huart);
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a81e:	6878      	ldr	r0, [r7, #4]
 800a820:	4798      	blx	r3
    }
    return;
 800a822:	e012      	b.n	800a84a <HAL_UART_IRQHandler+0x256>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800a824:	69fb      	ldr	r3, [r7, #28]
 800a826:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a82a:	2b00      	cmp	r3, #0
 800a82c:	d00e      	beq.n	800a84c <HAL_UART_IRQHandler+0x258>
 800a82e:	69bb      	ldr	r3, [r7, #24]
 800a830:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a834:	2b00      	cmp	r3, #0
 800a836:	d009      	beq.n	800a84c <HAL_UART_IRQHandler+0x258>
  {
    UART_EndTransmit_IT(huart);
 800a838:	6878      	ldr	r0, [r7, #4]
 800a83a:	f000 fcc4 	bl	800b1c6 <UART_EndTransmit_IT>
    return;
 800a83e:	bf00      	nop
 800a840:	e004      	b.n	800a84c <HAL_UART_IRQHandler+0x258>
      return;
 800a842:	bf00      	nop
 800a844:	e002      	b.n	800a84c <HAL_UART_IRQHandler+0x258>
    return;
 800a846:	bf00      	nop
 800a848:	e000      	b.n	800a84c <HAL_UART_IRQHandler+0x258>
    return;
 800a84a:	bf00      	nop
  }

}
 800a84c:	3720      	adds	r7, #32
 800a84e:	46bd      	mov	sp, r7
 800a850:	bd80      	pop	{r7, pc}
 800a852:	bf00      	nop
 800a854:	0800b0ad 	.word	0x0800b0ad

0800a858 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a858:	b480      	push	{r7}
 800a85a:	b083      	sub	sp, #12
 800a85c:	af00      	add	r7, sp, #0
 800a85e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800a860:	bf00      	nop
 800a862:	370c      	adds	r7, #12
 800a864:	46bd      	mov	sp, r7
 800a866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a86a:	4770      	bx	lr

0800a86c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a86c:	b480      	push	{r7}
 800a86e:	b083      	sub	sp, #12
 800a870:	af00      	add	r7, sp, #0
 800a872:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800a874:	bf00      	nop
 800a876:	370c      	adds	r7, #12
 800a878:	46bd      	mov	sp, r7
 800a87a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a87e:	4770      	bx	lr

0800a880 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a880:	b580      	push	{r7, lr}
 800a882:	b088      	sub	sp, #32
 800a884:	af00      	add	r7, sp, #0
 800a886:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 800a888:	2300      	movs	r3, #0
 800a88a:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 800a88c:	2300      	movs	r3, #0
 800a88e:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	689a      	ldr	r2, [r3, #8]
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	691b      	ldr	r3, [r3, #16]
 800a898:	431a      	orrs	r2, r3
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	695b      	ldr	r3, [r3, #20]
 800a89e:	431a      	orrs	r2, r3
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	69db      	ldr	r3, [r3, #28]
 800a8a4:	4313      	orrs	r3, r2
 800a8a6:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	681b      	ldr	r3, [r3, #0]
 800a8ac:	681a      	ldr	r2, [r3, #0]
 800a8ae:	4bb1      	ldr	r3, [pc, #708]	; (800ab74 <UART_SetConfig+0x2f4>)
 800a8b0:	4013      	ands	r3, r2
 800a8b2:	687a      	ldr	r2, [r7, #4]
 800a8b4:	6812      	ldr	r2, [r2, #0]
 800a8b6:	6939      	ldr	r1, [r7, #16]
 800a8b8:	430b      	orrs	r3, r1
 800a8ba:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	685b      	ldr	r3, [r3, #4]
 800a8c2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	68da      	ldr	r2, [r3, #12]
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	430a      	orrs	r2, r1
 800a8d0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	699b      	ldr	r3, [r3, #24]
 800a8d6:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	6a1b      	ldr	r3, [r3, #32]
 800a8dc:	693a      	ldr	r2, [r7, #16]
 800a8de:	4313      	orrs	r3, r2
 800a8e0:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	681b      	ldr	r3, [r3, #0]
 800a8e6:	689b      	ldr	r3, [r3, #8]
 800a8e8:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	693a      	ldr	r2, [r7, #16]
 800a8f2:	430a      	orrs	r2, r1
 800a8f4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	4a9f      	ldr	r2, [pc, #636]	; (800ab78 <UART_SetConfig+0x2f8>)
 800a8fc:	4293      	cmp	r3, r2
 800a8fe:	d121      	bne.n	800a944 <UART_SetConfig+0xc4>
 800a900:	4b9e      	ldr	r3, [pc, #632]	; (800ab7c <UART_SetConfig+0x2fc>)
 800a902:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a906:	f003 0303 	and.w	r3, r3, #3
 800a90a:	2b03      	cmp	r3, #3
 800a90c:	d816      	bhi.n	800a93c <UART_SetConfig+0xbc>
 800a90e:	a201      	add	r2, pc, #4	; (adr r2, 800a914 <UART_SetConfig+0x94>)
 800a910:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a914:	0800a925 	.word	0x0800a925
 800a918:	0800a931 	.word	0x0800a931
 800a91c:	0800a92b 	.word	0x0800a92b
 800a920:	0800a937 	.word	0x0800a937
 800a924:	2301      	movs	r3, #1
 800a926:	77fb      	strb	r3, [r7, #31]
 800a928:	e151      	b.n	800abce <UART_SetConfig+0x34e>
 800a92a:	2302      	movs	r3, #2
 800a92c:	77fb      	strb	r3, [r7, #31]
 800a92e:	e14e      	b.n	800abce <UART_SetConfig+0x34e>
 800a930:	2304      	movs	r3, #4
 800a932:	77fb      	strb	r3, [r7, #31]
 800a934:	e14b      	b.n	800abce <UART_SetConfig+0x34e>
 800a936:	2308      	movs	r3, #8
 800a938:	77fb      	strb	r3, [r7, #31]
 800a93a:	e148      	b.n	800abce <UART_SetConfig+0x34e>
 800a93c:	2310      	movs	r3, #16
 800a93e:	77fb      	strb	r3, [r7, #31]
 800a940:	bf00      	nop
 800a942:	e144      	b.n	800abce <UART_SetConfig+0x34e>
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	4a8d      	ldr	r2, [pc, #564]	; (800ab80 <UART_SetConfig+0x300>)
 800a94a:	4293      	cmp	r3, r2
 800a94c:	d134      	bne.n	800a9b8 <UART_SetConfig+0x138>
 800a94e:	4b8b      	ldr	r3, [pc, #556]	; (800ab7c <UART_SetConfig+0x2fc>)
 800a950:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a954:	f003 030c 	and.w	r3, r3, #12
 800a958:	2b0c      	cmp	r3, #12
 800a95a:	d829      	bhi.n	800a9b0 <UART_SetConfig+0x130>
 800a95c:	a201      	add	r2, pc, #4	; (adr r2, 800a964 <UART_SetConfig+0xe4>)
 800a95e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a962:	bf00      	nop
 800a964:	0800a999 	.word	0x0800a999
 800a968:	0800a9b1 	.word	0x0800a9b1
 800a96c:	0800a9b1 	.word	0x0800a9b1
 800a970:	0800a9b1 	.word	0x0800a9b1
 800a974:	0800a9a5 	.word	0x0800a9a5
 800a978:	0800a9b1 	.word	0x0800a9b1
 800a97c:	0800a9b1 	.word	0x0800a9b1
 800a980:	0800a9b1 	.word	0x0800a9b1
 800a984:	0800a99f 	.word	0x0800a99f
 800a988:	0800a9b1 	.word	0x0800a9b1
 800a98c:	0800a9b1 	.word	0x0800a9b1
 800a990:	0800a9b1 	.word	0x0800a9b1
 800a994:	0800a9ab 	.word	0x0800a9ab
 800a998:	2300      	movs	r3, #0
 800a99a:	77fb      	strb	r3, [r7, #31]
 800a99c:	e117      	b.n	800abce <UART_SetConfig+0x34e>
 800a99e:	2302      	movs	r3, #2
 800a9a0:	77fb      	strb	r3, [r7, #31]
 800a9a2:	e114      	b.n	800abce <UART_SetConfig+0x34e>
 800a9a4:	2304      	movs	r3, #4
 800a9a6:	77fb      	strb	r3, [r7, #31]
 800a9a8:	e111      	b.n	800abce <UART_SetConfig+0x34e>
 800a9aa:	2308      	movs	r3, #8
 800a9ac:	77fb      	strb	r3, [r7, #31]
 800a9ae:	e10e      	b.n	800abce <UART_SetConfig+0x34e>
 800a9b0:	2310      	movs	r3, #16
 800a9b2:	77fb      	strb	r3, [r7, #31]
 800a9b4:	bf00      	nop
 800a9b6:	e10a      	b.n	800abce <UART_SetConfig+0x34e>
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	4a71      	ldr	r2, [pc, #452]	; (800ab84 <UART_SetConfig+0x304>)
 800a9be:	4293      	cmp	r3, r2
 800a9c0:	d120      	bne.n	800aa04 <UART_SetConfig+0x184>
 800a9c2:	4b6e      	ldr	r3, [pc, #440]	; (800ab7c <UART_SetConfig+0x2fc>)
 800a9c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a9c8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800a9cc:	2b10      	cmp	r3, #16
 800a9ce:	d00f      	beq.n	800a9f0 <UART_SetConfig+0x170>
 800a9d0:	2b10      	cmp	r3, #16
 800a9d2:	d802      	bhi.n	800a9da <UART_SetConfig+0x15a>
 800a9d4:	2b00      	cmp	r3, #0
 800a9d6:	d005      	beq.n	800a9e4 <UART_SetConfig+0x164>
 800a9d8:	e010      	b.n	800a9fc <UART_SetConfig+0x17c>
 800a9da:	2b20      	cmp	r3, #32
 800a9dc:	d005      	beq.n	800a9ea <UART_SetConfig+0x16a>
 800a9de:	2b30      	cmp	r3, #48	; 0x30
 800a9e0:	d009      	beq.n	800a9f6 <UART_SetConfig+0x176>
 800a9e2:	e00b      	b.n	800a9fc <UART_SetConfig+0x17c>
 800a9e4:	2300      	movs	r3, #0
 800a9e6:	77fb      	strb	r3, [r7, #31]
 800a9e8:	e0f1      	b.n	800abce <UART_SetConfig+0x34e>
 800a9ea:	2302      	movs	r3, #2
 800a9ec:	77fb      	strb	r3, [r7, #31]
 800a9ee:	e0ee      	b.n	800abce <UART_SetConfig+0x34e>
 800a9f0:	2304      	movs	r3, #4
 800a9f2:	77fb      	strb	r3, [r7, #31]
 800a9f4:	e0eb      	b.n	800abce <UART_SetConfig+0x34e>
 800a9f6:	2308      	movs	r3, #8
 800a9f8:	77fb      	strb	r3, [r7, #31]
 800a9fa:	e0e8      	b.n	800abce <UART_SetConfig+0x34e>
 800a9fc:	2310      	movs	r3, #16
 800a9fe:	77fb      	strb	r3, [r7, #31]
 800aa00:	bf00      	nop
 800aa02:	e0e4      	b.n	800abce <UART_SetConfig+0x34e>
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	4a5f      	ldr	r2, [pc, #380]	; (800ab88 <UART_SetConfig+0x308>)
 800aa0a:	4293      	cmp	r3, r2
 800aa0c:	d120      	bne.n	800aa50 <UART_SetConfig+0x1d0>
 800aa0e:	4b5b      	ldr	r3, [pc, #364]	; (800ab7c <UART_SetConfig+0x2fc>)
 800aa10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800aa14:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800aa18:	2b40      	cmp	r3, #64	; 0x40
 800aa1a:	d00f      	beq.n	800aa3c <UART_SetConfig+0x1bc>
 800aa1c:	2b40      	cmp	r3, #64	; 0x40
 800aa1e:	d802      	bhi.n	800aa26 <UART_SetConfig+0x1a6>
 800aa20:	2b00      	cmp	r3, #0
 800aa22:	d005      	beq.n	800aa30 <UART_SetConfig+0x1b0>
 800aa24:	e010      	b.n	800aa48 <UART_SetConfig+0x1c8>
 800aa26:	2b80      	cmp	r3, #128	; 0x80
 800aa28:	d005      	beq.n	800aa36 <UART_SetConfig+0x1b6>
 800aa2a:	2bc0      	cmp	r3, #192	; 0xc0
 800aa2c:	d009      	beq.n	800aa42 <UART_SetConfig+0x1c2>
 800aa2e:	e00b      	b.n	800aa48 <UART_SetConfig+0x1c8>
 800aa30:	2300      	movs	r3, #0
 800aa32:	77fb      	strb	r3, [r7, #31]
 800aa34:	e0cb      	b.n	800abce <UART_SetConfig+0x34e>
 800aa36:	2302      	movs	r3, #2
 800aa38:	77fb      	strb	r3, [r7, #31]
 800aa3a:	e0c8      	b.n	800abce <UART_SetConfig+0x34e>
 800aa3c:	2304      	movs	r3, #4
 800aa3e:	77fb      	strb	r3, [r7, #31]
 800aa40:	e0c5      	b.n	800abce <UART_SetConfig+0x34e>
 800aa42:	2308      	movs	r3, #8
 800aa44:	77fb      	strb	r3, [r7, #31]
 800aa46:	e0c2      	b.n	800abce <UART_SetConfig+0x34e>
 800aa48:	2310      	movs	r3, #16
 800aa4a:	77fb      	strb	r3, [r7, #31]
 800aa4c:	bf00      	nop
 800aa4e:	e0be      	b.n	800abce <UART_SetConfig+0x34e>
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	4a4d      	ldr	r2, [pc, #308]	; (800ab8c <UART_SetConfig+0x30c>)
 800aa56:	4293      	cmp	r3, r2
 800aa58:	d124      	bne.n	800aaa4 <UART_SetConfig+0x224>
 800aa5a:	4b48      	ldr	r3, [pc, #288]	; (800ab7c <UART_SetConfig+0x2fc>)
 800aa5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800aa60:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800aa64:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800aa68:	d012      	beq.n	800aa90 <UART_SetConfig+0x210>
 800aa6a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800aa6e:	d802      	bhi.n	800aa76 <UART_SetConfig+0x1f6>
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	d007      	beq.n	800aa84 <UART_SetConfig+0x204>
 800aa74:	e012      	b.n	800aa9c <UART_SetConfig+0x21c>
 800aa76:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800aa7a:	d006      	beq.n	800aa8a <UART_SetConfig+0x20a>
 800aa7c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800aa80:	d009      	beq.n	800aa96 <UART_SetConfig+0x216>
 800aa82:	e00b      	b.n	800aa9c <UART_SetConfig+0x21c>
 800aa84:	2300      	movs	r3, #0
 800aa86:	77fb      	strb	r3, [r7, #31]
 800aa88:	e0a1      	b.n	800abce <UART_SetConfig+0x34e>
 800aa8a:	2302      	movs	r3, #2
 800aa8c:	77fb      	strb	r3, [r7, #31]
 800aa8e:	e09e      	b.n	800abce <UART_SetConfig+0x34e>
 800aa90:	2304      	movs	r3, #4
 800aa92:	77fb      	strb	r3, [r7, #31]
 800aa94:	e09b      	b.n	800abce <UART_SetConfig+0x34e>
 800aa96:	2308      	movs	r3, #8
 800aa98:	77fb      	strb	r3, [r7, #31]
 800aa9a:	e098      	b.n	800abce <UART_SetConfig+0x34e>
 800aa9c:	2310      	movs	r3, #16
 800aa9e:	77fb      	strb	r3, [r7, #31]
 800aaa0:	bf00      	nop
 800aaa2:	e094      	b.n	800abce <UART_SetConfig+0x34e>
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	681b      	ldr	r3, [r3, #0]
 800aaa8:	4a39      	ldr	r2, [pc, #228]	; (800ab90 <UART_SetConfig+0x310>)
 800aaaa:	4293      	cmp	r3, r2
 800aaac:	d124      	bne.n	800aaf8 <UART_SetConfig+0x278>
 800aaae:	4b33      	ldr	r3, [pc, #204]	; (800ab7c <UART_SetConfig+0x2fc>)
 800aab0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800aab4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800aab8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800aabc:	d012      	beq.n	800aae4 <UART_SetConfig+0x264>
 800aabe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800aac2:	d802      	bhi.n	800aaca <UART_SetConfig+0x24a>
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	d007      	beq.n	800aad8 <UART_SetConfig+0x258>
 800aac8:	e012      	b.n	800aaf0 <UART_SetConfig+0x270>
 800aaca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800aace:	d006      	beq.n	800aade <UART_SetConfig+0x25e>
 800aad0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800aad4:	d009      	beq.n	800aaea <UART_SetConfig+0x26a>
 800aad6:	e00b      	b.n	800aaf0 <UART_SetConfig+0x270>
 800aad8:	2301      	movs	r3, #1
 800aada:	77fb      	strb	r3, [r7, #31]
 800aadc:	e077      	b.n	800abce <UART_SetConfig+0x34e>
 800aade:	2302      	movs	r3, #2
 800aae0:	77fb      	strb	r3, [r7, #31]
 800aae2:	e074      	b.n	800abce <UART_SetConfig+0x34e>
 800aae4:	2304      	movs	r3, #4
 800aae6:	77fb      	strb	r3, [r7, #31]
 800aae8:	e071      	b.n	800abce <UART_SetConfig+0x34e>
 800aaea:	2308      	movs	r3, #8
 800aaec:	77fb      	strb	r3, [r7, #31]
 800aaee:	e06e      	b.n	800abce <UART_SetConfig+0x34e>
 800aaf0:	2310      	movs	r3, #16
 800aaf2:	77fb      	strb	r3, [r7, #31]
 800aaf4:	bf00      	nop
 800aaf6:	e06a      	b.n	800abce <UART_SetConfig+0x34e>
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	4a25      	ldr	r2, [pc, #148]	; (800ab94 <UART_SetConfig+0x314>)
 800aafe:	4293      	cmp	r3, r2
 800ab00:	d124      	bne.n	800ab4c <UART_SetConfig+0x2cc>
 800ab02:	4b1e      	ldr	r3, [pc, #120]	; (800ab7c <UART_SetConfig+0x2fc>)
 800ab04:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ab08:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800ab0c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ab10:	d012      	beq.n	800ab38 <UART_SetConfig+0x2b8>
 800ab12:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ab16:	d802      	bhi.n	800ab1e <UART_SetConfig+0x29e>
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	d007      	beq.n	800ab2c <UART_SetConfig+0x2ac>
 800ab1c:	e012      	b.n	800ab44 <UART_SetConfig+0x2c4>
 800ab1e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ab22:	d006      	beq.n	800ab32 <UART_SetConfig+0x2b2>
 800ab24:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800ab28:	d009      	beq.n	800ab3e <UART_SetConfig+0x2be>
 800ab2a:	e00b      	b.n	800ab44 <UART_SetConfig+0x2c4>
 800ab2c:	2300      	movs	r3, #0
 800ab2e:	77fb      	strb	r3, [r7, #31]
 800ab30:	e04d      	b.n	800abce <UART_SetConfig+0x34e>
 800ab32:	2302      	movs	r3, #2
 800ab34:	77fb      	strb	r3, [r7, #31]
 800ab36:	e04a      	b.n	800abce <UART_SetConfig+0x34e>
 800ab38:	2304      	movs	r3, #4
 800ab3a:	77fb      	strb	r3, [r7, #31]
 800ab3c:	e047      	b.n	800abce <UART_SetConfig+0x34e>
 800ab3e:	2308      	movs	r3, #8
 800ab40:	77fb      	strb	r3, [r7, #31]
 800ab42:	e044      	b.n	800abce <UART_SetConfig+0x34e>
 800ab44:	2310      	movs	r3, #16
 800ab46:	77fb      	strb	r3, [r7, #31]
 800ab48:	bf00      	nop
 800ab4a:	e040      	b.n	800abce <UART_SetConfig+0x34e>
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	4a11      	ldr	r2, [pc, #68]	; (800ab98 <UART_SetConfig+0x318>)
 800ab52:	4293      	cmp	r3, r2
 800ab54:	d139      	bne.n	800abca <UART_SetConfig+0x34a>
 800ab56:	4b09      	ldr	r3, [pc, #36]	; (800ab7c <UART_SetConfig+0x2fc>)
 800ab58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ab5c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800ab60:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800ab64:	d027      	beq.n	800abb6 <UART_SetConfig+0x336>
 800ab66:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800ab6a:	d817      	bhi.n	800ab9c <UART_SetConfig+0x31c>
 800ab6c:	2b00      	cmp	r3, #0
 800ab6e:	d01c      	beq.n	800abaa <UART_SetConfig+0x32a>
 800ab70:	e027      	b.n	800abc2 <UART_SetConfig+0x342>
 800ab72:	bf00      	nop
 800ab74:	efff69f3 	.word	0xefff69f3
 800ab78:	40011000 	.word	0x40011000
 800ab7c:	40023800 	.word	0x40023800
 800ab80:	40004400 	.word	0x40004400
 800ab84:	40004800 	.word	0x40004800
 800ab88:	40004c00 	.word	0x40004c00
 800ab8c:	40005000 	.word	0x40005000
 800ab90:	40011400 	.word	0x40011400
 800ab94:	40007800 	.word	0x40007800
 800ab98:	40007c00 	.word	0x40007c00
 800ab9c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800aba0:	d006      	beq.n	800abb0 <UART_SetConfig+0x330>
 800aba2:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800aba6:	d009      	beq.n	800abbc <UART_SetConfig+0x33c>
 800aba8:	e00b      	b.n	800abc2 <UART_SetConfig+0x342>
 800abaa:	2300      	movs	r3, #0
 800abac:	77fb      	strb	r3, [r7, #31]
 800abae:	e00e      	b.n	800abce <UART_SetConfig+0x34e>
 800abb0:	2302      	movs	r3, #2
 800abb2:	77fb      	strb	r3, [r7, #31]
 800abb4:	e00b      	b.n	800abce <UART_SetConfig+0x34e>
 800abb6:	2304      	movs	r3, #4
 800abb8:	77fb      	strb	r3, [r7, #31]
 800abba:	e008      	b.n	800abce <UART_SetConfig+0x34e>
 800abbc:	2308      	movs	r3, #8
 800abbe:	77fb      	strb	r3, [r7, #31]
 800abc0:	e005      	b.n	800abce <UART_SetConfig+0x34e>
 800abc2:	2310      	movs	r3, #16
 800abc4:	77fb      	strb	r3, [r7, #31]
 800abc6:	bf00      	nop
 800abc8:	e001      	b.n	800abce <UART_SetConfig+0x34e>
 800abca:	2310      	movs	r3, #16
 800abcc:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	69db      	ldr	r3, [r3, #28]
 800abd2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800abd6:	d17f      	bne.n	800acd8 <UART_SetConfig+0x458>
  {
    switch (clocksource)
 800abd8:	7ffb      	ldrb	r3, [r7, #31]
 800abda:	2b08      	cmp	r3, #8
 800abdc:	d85c      	bhi.n	800ac98 <UART_SetConfig+0x418>
 800abde:	a201      	add	r2, pc, #4	; (adr r2, 800abe4 <UART_SetConfig+0x364>)
 800abe0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abe4:	0800ac09 	.word	0x0800ac09
 800abe8:	0800ac29 	.word	0x0800ac29
 800abec:	0800ac49 	.word	0x0800ac49
 800abf0:	0800ac99 	.word	0x0800ac99
 800abf4:	0800ac61 	.word	0x0800ac61
 800abf8:	0800ac99 	.word	0x0800ac99
 800abfc:	0800ac99 	.word	0x0800ac99
 800ac00:	0800ac99 	.word	0x0800ac99
 800ac04:	0800ac81 	.word	0x0800ac81
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ac08:	f7fd f95e 	bl	8007ec8 <HAL_RCC_GetPCLK1Freq>
 800ac0c:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800ac0e:	68fb      	ldr	r3, [r7, #12]
 800ac10:	005a      	lsls	r2, r3, #1
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	685b      	ldr	r3, [r3, #4]
 800ac16:	085b      	lsrs	r3, r3, #1
 800ac18:	441a      	add	r2, r3
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	685b      	ldr	r3, [r3, #4]
 800ac1e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ac22:	b29b      	uxth	r3, r3
 800ac24:	61bb      	str	r3, [r7, #24]
        break;
 800ac26:	e03a      	b.n	800ac9e <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ac28:	f7fd f962 	bl	8007ef0 <HAL_RCC_GetPCLK2Freq>
 800ac2c:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800ac2e:	68fb      	ldr	r3, [r7, #12]
 800ac30:	005a      	lsls	r2, r3, #1
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	685b      	ldr	r3, [r3, #4]
 800ac36:	085b      	lsrs	r3, r3, #1
 800ac38:	441a      	add	r2, r3
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	685b      	ldr	r3, [r3, #4]
 800ac3e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ac42:	b29b      	uxth	r3, r3
 800ac44:	61bb      	str	r3, [r7, #24]
        break;
 800ac46:	e02a      	b.n	800ac9e <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	685b      	ldr	r3, [r3, #4]
 800ac4c:	085a      	lsrs	r2, r3, #1
 800ac4e:	4b5f      	ldr	r3, [pc, #380]	; (800adcc <UART_SetConfig+0x54c>)
 800ac50:	4413      	add	r3, r2
 800ac52:	687a      	ldr	r2, [r7, #4]
 800ac54:	6852      	ldr	r2, [r2, #4]
 800ac56:	fbb3 f3f2 	udiv	r3, r3, r2
 800ac5a:	b29b      	uxth	r3, r3
 800ac5c:	61bb      	str	r3, [r7, #24]
        break;
 800ac5e:	e01e      	b.n	800ac9e <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ac60:	f7fd f874 	bl	8007d4c <HAL_RCC_GetSysClockFreq>
 800ac64:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800ac66:	68fb      	ldr	r3, [r7, #12]
 800ac68:	005a      	lsls	r2, r3, #1
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	685b      	ldr	r3, [r3, #4]
 800ac6e:	085b      	lsrs	r3, r3, #1
 800ac70:	441a      	add	r2, r3
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	685b      	ldr	r3, [r3, #4]
 800ac76:	fbb2 f3f3 	udiv	r3, r2, r3
 800ac7a:	b29b      	uxth	r3, r3
 800ac7c:	61bb      	str	r3, [r7, #24]
        break;
 800ac7e:	e00e      	b.n	800ac9e <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	685b      	ldr	r3, [r3, #4]
 800ac84:	085b      	lsrs	r3, r3, #1
 800ac86:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	685b      	ldr	r3, [r3, #4]
 800ac8e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ac92:	b29b      	uxth	r3, r3
 800ac94:	61bb      	str	r3, [r7, #24]
        break;
 800ac96:	e002      	b.n	800ac9e <UART_SetConfig+0x41e>
      default:
        ret = HAL_ERROR;
 800ac98:	2301      	movs	r3, #1
 800ac9a:	75fb      	strb	r3, [r7, #23]
        break;
 800ac9c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ac9e:	69bb      	ldr	r3, [r7, #24]
 800aca0:	2b0f      	cmp	r3, #15
 800aca2:	d916      	bls.n	800acd2 <UART_SetConfig+0x452>
 800aca4:	69bb      	ldr	r3, [r7, #24]
 800aca6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800acaa:	d212      	bcs.n	800acd2 <UART_SetConfig+0x452>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800acac:	69bb      	ldr	r3, [r7, #24]
 800acae:	b29b      	uxth	r3, r3
 800acb0:	f023 030f 	bic.w	r3, r3, #15
 800acb4:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800acb6:	69bb      	ldr	r3, [r7, #24]
 800acb8:	085b      	lsrs	r3, r3, #1
 800acba:	b29b      	uxth	r3, r3
 800acbc:	f003 0307 	and.w	r3, r3, #7
 800acc0:	b29a      	uxth	r2, r3
 800acc2:	897b      	ldrh	r3, [r7, #10]
 800acc4:	4313      	orrs	r3, r2
 800acc6:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	897a      	ldrh	r2, [r7, #10]
 800acce:	60da      	str	r2, [r3, #12]
 800acd0:	e070      	b.n	800adb4 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 800acd2:	2301      	movs	r3, #1
 800acd4:	75fb      	strb	r3, [r7, #23]
 800acd6:	e06d      	b.n	800adb4 <UART_SetConfig+0x534>
    }
  }
  else
  {
    switch (clocksource)
 800acd8:	7ffb      	ldrb	r3, [r7, #31]
 800acda:	2b08      	cmp	r3, #8
 800acdc:	d859      	bhi.n	800ad92 <UART_SetConfig+0x512>
 800acde:	a201      	add	r2, pc, #4	; (adr r2, 800ace4 <UART_SetConfig+0x464>)
 800ace0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ace4:	0800ad09 	.word	0x0800ad09
 800ace8:	0800ad27 	.word	0x0800ad27
 800acec:	0800ad45 	.word	0x0800ad45
 800acf0:	0800ad93 	.word	0x0800ad93
 800acf4:	0800ad5d 	.word	0x0800ad5d
 800acf8:	0800ad93 	.word	0x0800ad93
 800acfc:	0800ad93 	.word	0x0800ad93
 800ad00:	0800ad93 	.word	0x0800ad93
 800ad04:	0800ad7b 	.word	0x0800ad7b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ad08:	f7fd f8de 	bl	8007ec8 <HAL_RCC_GetPCLK1Freq>
 800ad0c:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	685b      	ldr	r3, [r3, #4]
 800ad12:	085a      	lsrs	r2, r3, #1
 800ad14:	68fb      	ldr	r3, [r7, #12]
 800ad16:	441a      	add	r2, r3
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	685b      	ldr	r3, [r3, #4]
 800ad1c:	fbb2 f3f3 	udiv	r3, r2, r3
 800ad20:	b29b      	uxth	r3, r3
 800ad22:	61bb      	str	r3, [r7, #24]
        break;
 800ad24:	e038      	b.n	800ad98 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ad26:	f7fd f8e3 	bl	8007ef0 <HAL_RCC_GetPCLK2Freq>
 800ad2a:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	685b      	ldr	r3, [r3, #4]
 800ad30:	085a      	lsrs	r2, r3, #1
 800ad32:	68fb      	ldr	r3, [r7, #12]
 800ad34:	441a      	add	r2, r3
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	685b      	ldr	r3, [r3, #4]
 800ad3a:	fbb2 f3f3 	udiv	r3, r2, r3
 800ad3e:	b29b      	uxth	r3, r3
 800ad40:	61bb      	str	r3, [r7, #24]
        break;
 800ad42:	e029      	b.n	800ad98 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	685b      	ldr	r3, [r3, #4]
 800ad48:	085a      	lsrs	r2, r3, #1
 800ad4a:	4b21      	ldr	r3, [pc, #132]	; (800add0 <UART_SetConfig+0x550>)
 800ad4c:	4413      	add	r3, r2
 800ad4e:	687a      	ldr	r2, [r7, #4]
 800ad50:	6852      	ldr	r2, [r2, #4]
 800ad52:	fbb3 f3f2 	udiv	r3, r3, r2
 800ad56:	b29b      	uxth	r3, r3
 800ad58:	61bb      	str	r3, [r7, #24]
        break;
 800ad5a:	e01d      	b.n	800ad98 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ad5c:	f7fc fff6 	bl	8007d4c <HAL_RCC_GetSysClockFreq>
 800ad60:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	685b      	ldr	r3, [r3, #4]
 800ad66:	085a      	lsrs	r2, r3, #1
 800ad68:	68fb      	ldr	r3, [r7, #12]
 800ad6a:	441a      	add	r2, r3
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	685b      	ldr	r3, [r3, #4]
 800ad70:	fbb2 f3f3 	udiv	r3, r2, r3
 800ad74:	b29b      	uxth	r3, r3
 800ad76:	61bb      	str	r3, [r7, #24]
        break;
 800ad78:	e00e      	b.n	800ad98 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	685b      	ldr	r3, [r3, #4]
 800ad7e:	085b      	lsrs	r3, r3, #1
 800ad80:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	685b      	ldr	r3, [r3, #4]
 800ad88:	fbb2 f3f3 	udiv	r3, r2, r3
 800ad8c:	b29b      	uxth	r3, r3
 800ad8e:	61bb      	str	r3, [r7, #24]
        break;
 800ad90:	e002      	b.n	800ad98 <UART_SetConfig+0x518>
      default:
        ret = HAL_ERROR;
 800ad92:	2301      	movs	r3, #1
 800ad94:	75fb      	strb	r3, [r7, #23]
        break;
 800ad96:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ad98:	69bb      	ldr	r3, [r7, #24]
 800ad9a:	2b0f      	cmp	r3, #15
 800ad9c:	d908      	bls.n	800adb0 <UART_SetConfig+0x530>
 800ad9e:	69bb      	ldr	r3, [r7, #24]
 800ada0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ada4:	d204      	bcs.n	800adb0 <UART_SetConfig+0x530>
    {
      huart->Instance->BRR = usartdiv;
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	681b      	ldr	r3, [r3, #0]
 800adaa:	69ba      	ldr	r2, [r7, #24]
 800adac:	60da      	str	r2, [r3, #12]
 800adae:	e001      	b.n	800adb4 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 800adb0:	2301      	movs	r3, #1
 800adb2:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	2200      	movs	r2, #0
 800adb8:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	2200      	movs	r2, #0
 800adbe:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 800adc0:	7dfb      	ldrb	r3, [r7, #23]
}
 800adc2:	4618      	mov	r0, r3
 800adc4:	3720      	adds	r7, #32
 800adc6:	46bd      	mov	sp, r7
 800adc8:	bd80      	pop	{r7, pc}
 800adca:	bf00      	nop
 800adcc:	01e84800 	.word	0x01e84800
 800add0:	00f42400 	.word	0x00f42400

0800add4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800add4:	b480      	push	{r7}
 800add6:	b083      	sub	sp, #12
 800add8:	af00      	add	r7, sp, #0
 800adda:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ade0:	f003 0301 	and.w	r3, r3, #1
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	d00a      	beq.n	800adfe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	681b      	ldr	r3, [r3, #0]
 800adec:	685b      	ldr	r3, [r3, #4]
 800adee:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	681b      	ldr	r3, [r3, #0]
 800adfa:	430a      	orrs	r2, r1
 800adfc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae02:	f003 0302 	and.w	r3, r3, #2
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d00a      	beq.n	800ae20 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	685b      	ldr	r3, [r3, #4]
 800ae10:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	681b      	ldr	r3, [r3, #0]
 800ae1c:	430a      	orrs	r2, r1
 800ae1e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae24:	f003 0304 	and.w	r3, r3, #4
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	d00a      	beq.n	800ae42 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	685b      	ldr	r3, [r3, #4]
 800ae32:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	430a      	orrs	r2, r1
 800ae40:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae46:	f003 0308 	and.w	r3, r3, #8
 800ae4a:	2b00      	cmp	r3, #0
 800ae4c:	d00a      	beq.n	800ae64 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	681b      	ldr	r3, [r3, #0]
 800ae52:	685b      	ldr	r3, [r3, #4]
 800ae54:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	430a      	orrs	r2, r1
 800ae62:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae68:	f003 0310 	and.w	r3, r3, #16
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d00a      	beq.n	800ae86 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	689b      	ldr	r3, [r3, #8]
 800ae76:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	681b      	ldr	r3, [r3, #0]
 800ae82:	430a      	orrs	r2, r1
 800ae84:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae8a:	f003 0320 	and.w	r3, r3, #32
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d00a      	beq.n	800aea8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	681b      	ldr	r3, [r3, #0]
 800ae96:	689b      	ldr	r3, [r3, #8]
 800ae98:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	430a      	orrs	r2, r1
 800aea6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aeac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aeb0:	2b00      	cmp	r3, #0
 800aeb2:	d01a      	beq.n	800aeea <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	685b      	ldr	r3, [r3, #4]
 800aeba:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	681b      	ldr	r3, [r3, #0]
 800aec6:	430a      	orrs	r2, r1
 800aec8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aece:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800aed2:	d10a      	bne.n	800aeea <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	681b      	ldr	r3, [r3, #0]
 800aed8:	685b      	ldr	r3, [r3, #4]
 800aeda:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	430a      	orrs	r2, r1
 800aee8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aeee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aef2:	2b00      	cmp	r3, #0
 800aef4:	d00a      	beq.n	800af0c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	681b      	ldr	r3, [r3, #0]
 800aefa:	685b      	ldr	r3, [r3, #4]
 800aefc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	681b      	ldr	r3, [r3, #0]
 800af08:	430a      	orrs	r2, r1
 800af0a:	605a      	str	r2, [r3, #4]
  }
}
 800af0c:	bf00      	nop
 800af0e:	370c      	adds	r7, #12
 800af10:	46bd      	mov	sp, r7
 800af12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af16:	4770      	bx	lr

0800af18 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800af18:	b580      	push	{r7, lr}
 800af1a:	b086      	sub	sp, #24
 800af1c:	af02      	add	r7, sp, #8
 800af1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	2200      	movs	r2, #0
 800af24:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800af26:	f7f9 fcf1 	bl	800490c <HAL_GetTick>
 800af2a:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	f003 0308 	and.w	r3, r3, #8
 800af36:	2b08      	cmp	r3, #8
 800af38:	d10e      	bne.n	800af58 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800af3a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800af3e:	9300      	str	r3, [sp, #0]
 800af40:	68fb      	ldr	r3, [r7, #12]
 800af42:	2200      	movs	r2, #0
 800af44:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800af48:	6878      	ldr	r0, [r7, #4]
 800af4a:	f000 f814 	bl	800af76 <UART_WaitOnFlagUntilTimeout>
 800af4e:	4603      	mov	r3, r0
 800af50:	2b00      	cmp	r3, #0
 800af52:	d001      	beq.n	800af58 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800af54:	2303      	movs	r3, #3
 800af56:	e00a      	b.n	800af6e <UART_CheckIdleState+0x56>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	2220      	movs	r2, #32
 800af5c:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	2220      	movs	r2, #32
 800af62:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	2200      	movs	r2, #0
 800af68:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 800af6c:	2300      	movs	r3, #0
}
 800af6e:	4618      	mov	r0, r3
 800af70:	3710      	adds	r7, #16
 800af72:	46bd      	mov	sp, r7
 800af74:	bd80      	pop	{r7, pc}

0800af76 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800af76:	b580      	push	{r7, lr}
 800af78:	b084      	sub	sp, #16
 800af7a:	af00      	add	r7, sp, #0
 800af7c:	60f8      	str	r0, [r7, #12]
 800af7e:	60b9      	str	r1, [r7, #8]
 800af80:	603b      	str	r3, [r7, #0]
 800af82:	4613      	mov	r3, r2
 800af84:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800af86:	e05d      	b.n	800b044 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800af88:	69bb      	ldr	r3, [r7, #24]
 800af8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af8e:	d059      	beq.n	800b044 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800af90:	f7f9 fcbc 	bl	800490c <HAL_GetTick>
 800af94:	4602      	mov	r2, r0
 800af96:	683b      	ldr	r3, [r7, #0]
 800af98:	1ad3      	subs	r3, r2, r3
 800af9a:	69ba      	ldr	r2, [r7, #24]
 800af9c:	429a      	cmp	r2, r3
 800af9e:	d302      	bcc.n	800afa6 <UART_WaitOnFlagUntilTimeout+0x30>
 800afa0:	69bb      	ldr	r3, [r7, #24]
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	d11b      	bne.n	800afde <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800afa6:	68fb      	ldr	r3, [r7, #12]
 800afa8:	681b      	ldr	r3, [r3, #0]
 800afaa:	681a      	ldr	r2, [r3, #0]
 800afac:	68fb      	ldr	r3, [r7, #12]
 800afae:	681b      	ldr	r3, [r3, #0]
 800afb0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800afb4:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800afb6:	68fb      	ldr	r3, [r7, #12]
 800afb8:	681b      	ldr	r3, [r3, #0]
 800afba:	689a      	ldr	r2, [r3, #8]
 800afbc:	68fb      	ldr	r3, [r7, #12]
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	f022 0201 	bic.w	r2, r2, #1
 800afc4:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800afc6:	68fb      	ldr	r3, [r7, #12]
 800afc8:	2220      	movs	r2, #32
 800afca:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800afcc:	68fb      	ldr	r3, [r7, #12]
 800afce:	2220      	movs	r2, #32
 800afd0:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800afd2:	68fb      	ldr	r3, [r7, #12]
 800afd4:	2200      	movs	r2, #0
 800afd6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 800afda:	2303      	movs	r3, #3
 800afdc:	e042      	b.n	800b064 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800afde:	68fb      	ldr	r3, [r7, #12]
 800afe0:	681b      	ldr	r3, [r3, #0]
 800afe2:	681b      	ldr	r3, [r3, #0]
 800afe4:	f003 0304 	and.w	r3, r3, #4
 800afe8:	2b00      	cmp	r3, #0
 800afea:	d02b      	beq.n	800b044 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800afec:	68fb      	ldr	r3, [r7, #12]
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	69db      	ldr	r3, [r3, #28]
 800aff2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800aff6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800affa:	d123      	bne.n	800b044 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800affc:	68fb      	ldr	r3, [r7, #12]
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b004:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b006:	68fb      	ldr	r3, [r7, #12]
 800b008:	681b      	ldr	r3, [r3, #0]
 800b00a:	681a      	ldr	r2, [r3, #0]
 800b00c:	68fb      	ldr	r3, [r7, #12]
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800b014:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b016:	68fb      	ldr	r3, [r7, #12]
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	689a      	ldr	r2, [r3, #8]
 800b01c:	68fb      	ldr	r3, [r7, #12]
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	f022 0201 	bic.w	r2, r2, #1
 800b024:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800b026:	68fb      	ldr	r3, [r7, #12]
 800b028:	2220      	movs	r2, #32
 800b02a:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 800b02c:	68fb      	ldr	r3, [r7, #12]
 800b02e:	2220      	movs	r2, #32
 800b030:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b032:	68fb      	ldr	r3, [r7, #12]
 800b034:	2220      	movs	r2, #32
 800b036:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b038:	68fb      	ldr	r3, [r7, #12]
 800b03a:	2200      	movs	r2, #0
 800b03c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 800b040:	2303      	movs	r3, #3
 800b042:	e00f      	b.n	800b064 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b044:	68fb      	ldr	r3, [r7, #12]
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	69da      	ldr	r2, [r3, #28]
 800b04a:	68bb      	ldr	r3, [r7, #8]
 800b04c:	4013      	ands	r3, r2
 800b04e:	68ba      	ldr	r2, [r7, #8]
 800b050:	429a      	cmp	r2, r3
 800b052:	bf0c      	ite	eq
 800b054:	2301      	moveq	r3, #1
 800b056:	2300      	movne	r3, #0
 800b058:	b2db      	uxtb	r3, r3
 800b05a:	461a      	mov	r2, r3
 800b05c:	79fb      	ldrb	r3, [r7, #7]
 800b05e:	429a      	cmp	r2, r3
 800b060:	d092      	beq.n	800af88 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b062:	2300      	movs	r3, #0
}
 800b064:	4618      	mov	r0, r3
 800b066:	3710      	adds	r7, #16
 800b068:	46bd      	mov	sp, r7
 800b06a:	bd80      	pop	{r7, pc}

0800b06c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b06c:	b480      	push	{r7}
 800b06e:	b083      	sub	sp, #12
 800b070:	af00      	add	r7, sp, #0
 800b072:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	681a      	ldr	r2, [r3, #0]
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800b082:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	681b      	ldr	r3, [r3, #0]
 800b088:	689a      	ldr	r2, [r3, #8]
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	f022 0201 	bic.w	r2, r2, #1
 800b092:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	2220      	movs	r2, #32
 800b098:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	2200      	movs	r2, #0
 800b09e:	661a      	str	r2, [r3, #96]	; 0x60
}
 800b0a0:	bf00      	nop
 800b0a2:	370c      	adds	r7, #12
 800b0a4:	46bd      	mov	sp, r7
 800b0a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0aa:	4770      	bx	lr

0800b0ac <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b0ac:	b580      	push	{r7, lr}
 800b0ae:	b084      	sub	sp, #16
 800b0b0:	af00      	add	r7, sp, #0
 800b0b2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b0b8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800b0ba:	68fb      	ldr	r3, [r7, #12]
 800b0bc:	2200      	movs	r2, #0
 800b0be:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800b0c2:	68fb      	ldr	r3, [r7, #12]
 800b0c4:	2200      	movs	r2, #0
 800b0c6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b0ca:	68f8      	ldr	r0, [r7, #12]
 800b0cc:	f7ff fbce 	bl	800a86c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b0d0:	bf00      	nop
 800b0d2:	3710      	adds	r7, #16
 800b0d4:	46bd      	mov	sp, r7
 800b0d6:	bd80      	pop	{r7, pc}

0800b0d8 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800b0d8:	b480      	push	{r7}
 800b0da:	b083      	sub	sp, #12
 800b0dc:	af00      	add	r7, sp, #0
 800b0de:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b0e4:	2b21      	cmp	r3, #33	; 0x21
 800b0e6:	d12a      	bne.n	800b13e <UART_TxISR_8BIT+0x66>
  {
    if (huart->TxXferCount == 0U)
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800b0ee:	b29b      	uxth	r3, r3
 800b0f0:	2b00      	cmp	r3, #0
 800b0f2:	d110      	bne.n	800b116 <UART_TxISR_8BIT+0x3e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	681b      	ldr	r3, [r3, #0]
 800b0f8:	681a      	ldr	r2, [r3, #0]
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	681b      	ldr	r3, [r3, #0]
 800b0fe:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b102:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	681b      	ldr	r3, [r3, #0]
 800b108:	681a      	ldr	r2, [r3, #0]
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	681b      	ldr	r3, [r3, #0]
 800b10e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b112:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800b114:	e013      	b.n	800b13e <UART_TxISR_8BIT+0x66>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b11a:	781a      	ldrb	r2, [r3, #0]
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	681b      	ldr	r3, [r3, #0]
 800b120:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b126:	1c5a      	adds	r2, r3, #1
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800b132:	b29b      	uxth	r3, r3
 800b134:	3b01      	subs	r3, #1
 800b136:	b29a      	uxth	r2, r3
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800b13e:	bf00      	nop
 800b140:	370c      	adds	r7, #12
 800b142:	46bd      	mov	sp, r7
 800b144:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b148:	4770      	bx	lr

0800b14a <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800b14a:	b480      	push	{r7}
 800b14c:	b085      	sub	sp, #20
 800b14e:	af00      	add	r7, sp, #0
 800b150:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b156:	2b21      	cmp	r3, #33	; 0x21
 800b158:	d12f      	bne.n	800b1ba <UART_TxISR_16BIT+0x70>
  {
    if (huart->TxXferCount == 0U)
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800b160:	b29b      	uxth	r3, r3
 800b162:	2b00      	cmp	r3, #0
 800b164:	d110      	bne.n	800b188 <UART_TxISR_16BIT+0x3e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	681b      	ldr	r3, [r3, #0]
 800b16a:	681a      	ldr	r2, [r3, #0]
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b174:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	681a      	ldr	r2, [r3, #0]
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b184:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800b186:	e018      	b.n	800b1ba <UART_TxISR_16BIT+0x70>
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b18c:	60fb      	str	r3, [r7, #12]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800b18e:	68fb      	ldr	r3, [r7, #12]
 800b190:	881b      	ldrh	r3, [r3, #0]
 800b192:	461a      	mov	r2, r3
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b19c:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b1a2:	1c9a      	adds	r2, r3, #2
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800b1ae:	b29b      	uxth	r3, r3
 800b1b0:	3b01      	subs	r3, #1
 800b1b2:	b29a      	uxth	r2, r3
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800b1ba:	bf00      	nop
 800b1bc:	3714      	adds	r7, #20
 800b1be:	46bd      	mov	sp, r7
 800b1c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1c4:	4770      	bx	lr

0800b1c6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b1c6:	b580      	push	{r7, lr}
 800b1c8:	b082      	sub	sp, #8
 800b1ca:	af00      	add	r7, sp, #0
 800b1cc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	681b      	ldr	r3, [r3, #0]
 800b1d2:	681a      	ldr	r2, [r3, #0]
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	681b      	ldr	r3, [r3, #0]
 800b1d8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b1dc:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	2220      	movs	r2, #32
 800b1e2:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	2200      	movs	r2, #0
 800b1e8:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b1ea:	6878      	ldr	r0, [r7, #4]
 800b1ec:	f7ff fb34 	bl	800a858 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b1f0:	bf00      	nop
 800b1f2:	3708      	adds	r7, #8
 800b1f4:	46bd      	mov	sp, r7
 800b1f6:	bd80      	pop	{r7, pc}

0800b1f8 <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800b1f8:	b580      	push	{r7, lr}
 800b1fa:	b084      	sub	sp, #16
 800b1fc:	af00      	add	r7, sp, #0
 800b1fe:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800b206:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b20c:	2b22      	cmp	r3, #34	; 0x22
 800b20e:	d13a      	bne.n	800b286 <UART_RxISR_8BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	681b      	ldr	r3, [r3, #0]
 800b214:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b216:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800b218:	89bb      	ldrh	r3, [r7, #12]
 800b21a:	b2d9      	uxtb	r1, r3
 800b21c:	89fb      	ldrh	r3, [r7, #14]
 800b21e:	b2da      	uxtb	r2, r3
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b224:	400a      	ands	r2, r1
 800b226:	b2d2      	uxtb	r2, r2
 800b228:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b22e:	1c5a      	adds	r2, r3, #1
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800b23a:	b29b      	uxth	r3, r3
 800b23c:	3b01      	subs	r3, #1
 800b23e:	b29a      	uxth	r2, r3
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800b24c:	b29b      	uxth	r3, r3
 800b24e:	2b00      	cmp	r3, #0
 800b250:	d121      	bne.n	800b296 <UART_RxISR_8BIT+0x9e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	681b      	ldr	r3, [r3, #0]
 800b256:	681a      	ldr	r2, [r3, #0]
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	681b      	ldr	r3, [r3, #0]
 800b25c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800b260:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	681b      	ldr	r3, [r3, #0]
 800b266:	689a      	ldr	r2, [r3, #8]
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	681b      	ldr	r3, [r3, #0]
 800b26c:	f022 0201 	bic.w	r2, r2, #1
 800b270:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	2220      	movs	r2, #32
 800b276:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	2200      	movs	r2, #0
 800b27c:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800b27e:	6878      	ldr	r0, [r7, #4]
 800b280:	f7f6 fcb6 	bl	8001bf0 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800b284:	e007      	b.n	800b296 <UART_RxISR_8BIT+0x9e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	681b      	ldr	r3, [r3, #0]
 800b28a:	699a      	ldr	r2, [r3, #24]
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	681b      	ldr	r3, [r3, #0]
 800b290:	f042 0208 	orr.w	r2, r2, #8
 800b294:	619a      	str	r2, [r3, #24]
}
 800b296:	bf00      	nop
 800b298:	3710      	adds	r7, #16
 800b29a:	46bd      	mov	sp, r7
 800b29c:	bd80      	pop	{r7, pc}

0800b29e <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800b29e:	b580      	push	{r7, lr}
 800b2a0:	b084      	sub	sp, #16
 800b2a2:	af00      	add	r7, sp, #0
 800b2a4:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800b2ac:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b2b2:	2b22      	cmp	r3, #34	; 0x22
 800b2b4:	d13a      	bne.n	800b32c <UART_RxISR_16BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	681b      	ldr	r3, [r3, #0]
 800b2ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b2bc:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b2c2:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 800b2c4:	89ba      	ldrh	r2, [r7, #12]
 800b2c6:	89fb      	ldrh	r3, [r7, #14]
 800b2c8:	4013      	ands	r3, r2
 800b2ca:	b29a      	uxth	r2, r3
 800b2cc:	68bb      	ldr	r3, [r7, #8]
 800b2ce:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b2d4:	1c9a      	adds	r2, r3, #2
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800b2e0:	b29b      	uxth	r3, r3
 800b2e2:	3b01      	subs	r3, #1
 800b2e4:	b29a      	uxth	r2, r3
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800b2f2:	b29b      	uxth	r3, r3
 800b2f4:	2b00      	cmp	r3, #0
 800b2f6:	d121      	bne.n	800b33c <UART_RxISR_16BIT+0x9e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	681b      	ldr	r3, [r3, #0]
 800b2fc:	681a      	ldr	r2, [r3, #0]
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	681b      	ldr	r3, [r3, #0]
 800b302:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800b306:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	681b      	ldr	r3, [r3, #0]
 800b30c:	689a      	ldr	r2, [r3, #8]
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	681b      	ldr	r3, [r3, #0]
 800b312:	f022 0201 	bic.w	r2, r2, #1
 800b316:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	2220      	movs	r2, #32
 800b31c:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	2200      	movs	r2, #0
 800b322:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800b324:	6878      	ldr	r0, [r7, #4]
 800b326:	f7f6 fc63 	bl	8001bf0 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800b32a:	e007      	b.n	800b33c <UART_RxISR_16BIT+0x9e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	681b      	ldr	r3, [r3, #0]
 800b330:	699a      	ldr	r2, [r3, #24]
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	681b      	ldr	r3, [r3, #0]
 800b336:	f042 0208 	orr.w	r2, r2, #8
 800b33a:	619a      	str	r2, [r3, #24]
}
 800b33c:	bf00      	nop
 800b33e:	3710      	adds	r7, #16
 800b340:	46bd      	mov	sp, r7
 800b342:	bd80      	pop	{r7, pc}

0800b344 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 800b344:	b480      	push	{r7}
 800b346:	b085      	sub	sp, #20
 800b348:	af00      	add	r7, sp, #0
 800b34a:	6078      	str	r0, [r7, #4]
 800b34c:	6039      	str	r1, [r7, #0]
  uint32_t tmpr1 = 0;
 800b34e:	2300      	movs	r3, #0
 800b350:	60fb      	str	r3, [r7, #12]
  uint32_t tmpr2 = 0;
 800b352:	2300      	movs	r3, #0
 800b354:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 800b356:	683b      	ldr	r3, [r7, #0]
 800b358:	681b      	ldr	r3, [r3, #0]
 800b35a:	2b01      	cmp	r3, #1
 800b35c:	d027      	beq.n	800b3ae <FMC_SDRAM_Init+0x6a>
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	681b      	ldr	r3, [r3, #0]
 800b362:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 800b364:	68fa      	ldr	r2, [r7, #12]
 800b366:	4b2f      	ldr	r3, [pc, #188]	; (800b424 <FMC_SDRAM_Init+0xe0>)
 800b368:	4013      	ands	r3, r2
 800b36a:	60fb      	str	r3, [r7, #12]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800b36c:	683b      	ldr	r3, [r7, #0]
 800b36e:	685a      	ldr	r2, [r3, #4]
                        Init->RowBitsNumber      |\
 800b370:	683b      	ldr	r3, [r7, #0]
 800b372:	689b      	ldr	r3, [r3, #8]
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800b374:	431a      	orrs	r2, r3
                        Init->MemoryDataWidth    |\
 800b376:	683b      	ldr	r3, [r7, #0]
 800b378:	68db      	ldr	r3, [r3, #12]
                        Init->RowBitsNumber      |\
 800b37a:	431a      	orrs	r2, r3
                        Init->InternalBankNumber |\
 800b37c:	683b      	ldr	r3, [r7, #0]
 800b37e:	691b      	ldr	r3, [r3, #16]
                        Init->MemoryDataWidth    |\
 800b380:	431a      	orrs	r2, r3
                        Init->CASLatency         |\
 800b382:	683b      	ldr	r3, [r7, #0]
 800b384:	695b      	ldr	r3, [r3, #20]
                        Init->InternalBankNumber |\
 800b386:	431a      	orrs	r2, r3
                        Init->WriteProtection    |\
 800b388:	683b      	ldr	r3, [r7, #0]
 800b38a:	699b      	ldr	r3, [r3, #24]
                        Init->CASLatency         |\
 800b38c:	431a      	orrs	r2, r3
                        Init->SDClockPeriod      |\
 800b38e:	683b      	ldr	r3, [r7, #0]
 800b390:	69db      	ldr	r3, [r3, #28]
                        Init->WriteProtection    |\
 800b392:	431a      	orrs	r2, r3
                        Init->ReadBurst          |\
 800b394:	683b      	ldr	r3, [r7, #0]
 800b396:	6a1b      	ldr	r3, [r3, #32]
                        Init->SDClockPeriod      |\
 800b398:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay
 800b39a:	683b      	ldr	r3, [r7, #0]
 800b39c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 800b39e:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800b3a0:	68fa      	ldr	r2, [r7, #12]
 800b3a2:	4313      	orrs	r3, r2
 800b3a4:	60fb      	str	r3, [r7, #12]
                        );                                      
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	68fa      	ldr	r2, [r7, #12]
 800b3aa:	601a      	str	r2, [r3, #0]
 800b3ac:	e032      	b.n	800b414 <FMC_SDRAM_Init+0xd0>
  }
  else /* FMC_Bank2_SDRAM */                      
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	681b      	ldr	r3, [r3, #0]
 800b3b2:	60fb      	str	r3, [r7, #12]
    
    /* Clear SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 800b3b4:	68fb      	ldr	r3, [r7, #12]
 800b3b6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800b3ba:	60fb      	str	r3, [r7, #12]
    
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 800b3bc:	683b      	ldr	r3, [r7, #0]
 800b3be:	69da      	ldr	r2, [r3, #28]
                        Init->ReadBurst          |\
 800b3c0:	683b      	ldr	r3, [r7, #0]
 800b3c2:	6a1b      	ldr	r3, [r3, #32]
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 800b3c4:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay);
 800b3c6:	683b      	ldr	r3, [r7, #0]
 800b3c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 800b3ca:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 800b3cc:	68fa      	ldr	r2, [r7, #12]
 800b3ce:	4313      	orrs	r3, r2
 800b3d0:	60fb      	str	r3, [r7, #12]
    
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	685b      	ldr	r3, [r3, #4]
 800b3d6:	60bb      	str	r3, [r7, #8]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 800b3d8:	68ba      	ldr	r2, [r7, #8]
 800b3da:	4b12      	ldr	r3, [pc, #72]	; (800b424 <FMC_SDRAM_Init+0xe0>)
 800b3dc:	4013      	ands	r3, r2
 800b3de:	60bb      	str	r3, [r7, #8]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800b3e0:	683b      	ldr	r3, [r7, #0]
 800b3e2:	685a      	ldr	r2, [r3, #4]
                       Init->RowBitsNumber       |\
 800b3e4:	683b      	ldr	r3, [r7, #0]
 800b3e6:	689b      	ldr	r3, [r3, #8]
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800b3e8:	431a      	orrs	r2, r3
                       Init->MemoryDataWidth     |\
 800b3ea:	683b      	ldr	r3, [r7, #0]
 800b3ec:	68db      	ldr	r3, [r3, #12]
                       Init->RowBitsNumber       |\
 800b3ee:	431a      	orrs	r2, r3
                       Init->InternalBankNumber  |\
 800b3f0:	683b      	ldr	r3, [r7, #0]
 800b3f2:	691b      	ldr	r3, [r3, #16]
                       Init->MemoryDataWidth     |\
 800b3f4:	431a      	orrs	r2, r3
                       Init->CASLatency          |\
 800b3f6:	683b      	ldr	r3, [r7, #0]
 800b3f8:	695b      	ldr	r3, [r3, #20]
                       Init->InternalBankNumber  |\
 800b3fa:	431a      	orrs	r2, r3
                       Init->WriteProtection);
 800b3fc:	683b      	ldr	r3, [r7, #0]
 800b3fe:	699b      	ldr	r3, [r3, #24]
                       Init->CASLatency          |\
 800b400:	4313      	orrs	r3, r2
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800b402:	68ba      	ldr	r2, [r7, #8]
 800b404:	4313      	orrs	r3, r2
 800b406:	60bb      	str	r3, [r7, #8]

    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	68fa      	ldr	r2, [r7, #12]
 800b40c:	601a      	str	r2, [r3, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	68ba      	ldr	r2, [r7, #8]
 800b412:	605a      	str	r2, [r3, #4]
  }
  
  return HAL_OK;
 800b414:	2300      	movs	r3, #0
}
 800b416:	4618      	mov	r0, r3
 800b418:	3714      	adds	r7, #20
 800b41a:	46bd      	mov	sp, r7
 800b41c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b420:	4770      	bx	lr
 800b422:	bf00      	nop
 800b424:	ffff8000 	.word	0xffff8000

0800b428 <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800b428:	b480      	push	{r7}
 800b42a:	b087      	sub	sp, #28
 800b42c:	af00      	add	r7, sp, #0
 800b42e:	60f8      	str	r0, [r7, #12]
 800b430:	60b9      	str	r1, [r7, #8]
 800b432:	607a      	str	r2, [r7, #4]
  uint32_t tmpr1 = 0;
 800b434:	2300      	movs	r3, #0
 800b436:	617b      	str	r3, [r7, #20]
  uint32_t tmpr2 = 0;
 800b438:	2300      	movs	r3, #0
 800b43a:	613b      	str	r3, [r7, #16]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	2b01      	cmp	r3, #1
 800b440:	d02e      	beq.n	800b4a0 <FMC_SDRAM_Timing_Init+0x78>
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 800b442:	68fb      	ldr	r3, [r7, #12]
 800b444:	689b      	ldr	r3, [r3, #8]
 800b446:	617b      	str	r3, [r7, #20]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 800b448:	697b      	ldr	r3, [r7, #20]
 800b44a:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800b44e:	617b      	str	r3, [r7, #20]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800b450:	68bb      	ldr	r3, [r7, #8]
 800b452:	681b      	ldr	r3, [r3, #0]
 800b454:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 800b456:	68bb      	ldr	r3, [r7, #8]
 800b458:	685b      	ldr	r3, [r3, #4]
 800b45a:	3b01      	subs	r3, #1
 800b45c:	011b      	lsls	r3, r3, #4
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800b45e:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
 800b460:	68bb      	ldr	r3, [r7, #8]
 800b462:	689b      	ldr	r3, [r3, #8]
 800b464:	3b01      	subs	r3, #1
 800b466:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 800b468:	431a      	orrs	r2, r3
                       (((Timing->RowCycleDelay)-1) << 12)       |\
 800b46a:	68bb      	ldr	r3, [r7, #8]
 800b46c:	68db      	ldr	r3, [r3, #12]
 800b46e:	3b01      	subs	r3, #1
 800b470:	031b      	lsls	r3, r3, #12
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
 800b472:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
 800b474:	68bb      	ldr	r3, [r7, #8]
 800b476:	691b      	ldr	r3, [r3, #16]
 800b478:	3b01      	subs	r3, #1
 800b47a:	041b      	lsls	r3, r3, #16
                       (((Timing->RowCycleDelay)-1) << 12)       |\
 800b47c:	431a      	orrs	r2, r3
                       (((Timing->RPDelay)-1) << 20)             |\
 800b47e:	68bb      	ldr	r3, [r7, #8]
 800b480:	695b      	ldr	r3, [r3, #20]
 800b482:	3b01      	subs	r3, #1
 800b484:	051b      	lsls	r3, r3, #20
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
 800b486:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1) << 24));
 800b488:	68bb      	ldr	r3, [r7, #8]
 800b48a:	699b      	ldr	r3, [r3, #24]
 800b48c:	3b01      	subs	r3, #1
 800b48e:	061b      	lsls	r3, r3, #24
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800b490:	4313      	orrs	r3, r2
 800b492:	697a      	ldr	r2, [r7, #20]
 800b494:	4313      	orrs	r3, r2
 800b496:	617b      	str	r3, [r7, #20]
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	697a      	ldr	r2, [r7, #20]
 800b49c:	609a      	str	r2, [r3, #8]
 800b49e:	e039      	b.n	800b514 <FMC_SDRAM_Timing_Init+0xec>
  }
  else /* FMC_Bank2_SDRAM */
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 800b4a0:	68fb      	ldr	r3, [r7, #12]
 800b4a2:	689b      	ldr	r3, [r3, #8]
 800b4a4:	617b      	str	r3, [r7, #20]
    
    /* Clear TRC and TRP bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 800b4a6:	697a      	ldr	r2, [r7, #20]
 800b4a8:	4b1e      	ldr	r3, [pc, #120]	; (800b524 <FMC_SDRAM_Timing_Init+0xfc>)
 800b4aa:	4013      	ands	r3, r2
 800b4ac:	617b      	str	r3, [r7, #20]
    
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 800b4ae:	68bb      	ldr	r3, [r7, #8]
 800b4b0:	68db      	ldr	r3, [r3, #12]
 800b4b2:	3b01      	subs	r3, #1
 800b4b4:	031a      	lsls	r2, r3, #12
                        (((Timing->RPDelay)-1) << 20)); 
 800b4b6:	68bb      	ldr	r3, [r7, #8]
 800b4b8:	695b      	ldr	r3, [r3, #20]
 800b4ba:	3b01      	subs	r3, #1
 800b4bc:	051b      	lsls	r3, r3, #20
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 800b4be:	4313      	orrs	r3, r2
 800b4c0:	697a      	ldr	r2, [r7, #20]
 800b4c2:	4313      	orrs	r3, r2
 800b4c4:	617b      	str	r3, [r7, #20]
    
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 800b4c6:	68fb      	ldr	r3, [r7, #12]
 800b4c8:	68db      	ldr	r3, [r3, #12]
 800b4ca:	613b      	str	r3, [r7, #16]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 800b4cc:	693b      	ldr	r3, [r7, #16]
 800b4ce:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800b4d2:	613b      	str	r3, [r7, #16]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800b4d4:	68bb      	ldr	r3, [r7, #8]
 800b4d6:	681b      	ldr	r3, [r3, #0]
 800b4d8:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 800b4da:	68bb      	ldr	r3, [r7, #8]
 800b4dc:	685b      	ldr	r3, [r3, #4]
 800b4de:	3b01      	subs	r3, #1
 800b4e0:	011b      	lsls	r3, r3, #4
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800b4e2:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1) << 8)       |\
 800b4e4:	68bb      	ldr	r3, [r7, #8]
 800b4e6:	689b      	ldr	r3, [r3, #8]
 800b4e8:	3b01      	subs	r3, #1
 800b4ea:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 800b4ec:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1) <<16)     |\
 800b4ee:	68bb      	ldr	r3, [r7, #8]
 800b4f0:	691b      	ldr	r3, [r3, #16]
 800b4f2:	3b01      	subs	r3, #1
 800b4f4:	041b      	lsls	r3, r3, #16
                       (((Timing->SelfRefreshTime)-1) << 8)       |\
 800b4f6:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1) << 24));   
 800b4f8:	68bb      	ldr	r3, [r7, #8]
 800b4fa:	699b      	ldr	r3, [r3, #24]
 800b4fc:	3b01      	subs	r3, #1
 800b4fe:	061b      	lsls	r3, r3, #24
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800b500:	4313      	orrs	r3, r2
 800b502:	693a      	ldr	r2, [r7, #16]
 800b504:	4313      	orrs	r3, r2
 800b506:	613b      	str	r3, [r7, #16]

    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 800b508:	68fb      	ldr	r3, [r7, #12]
 800b50a:	697a      	ldr	r2, [r7, #20]
 800b50c:	609a      	str	r2, [r3, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 800b50e:	68fb      	ldr	r3, [r7, #12]
 800b510:	693a      	ldr	r2, [r7, #16]
 800b512:	60da      	str	r2, [r3, #12]
  }
  
  return HAL_OK;
 800b514:	2300      	movs	r3, #0
}
 800b516:	4618      	mov	r0, r3
 800b518:	371c      	adds	r7, #28
 800b51a:	46bd      	mov	sp, r7
 800b51c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b520:	4770      	bx	lr
 800b522:	bf00      	nop
 800b524:	ff0f0fff 	.word	0xff0f0fff

0800b528 <FMC_SDRAM_SendCommand>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */  
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800b528:	b480      	push	{r7}
 800b52a:	b087      	sub	sp, #28
 800b52c:	af00      	add	r7, sp, #0
 800b52e:	60f8      	str	r0, [r7, #12]
 800b530:	60b9      	str	r1, [r7, #8]
 800b532:	607a      	str	r2, [r7, #4]
  __IO uint32_t tmpr = 0;
 800b534:	2300      	movs	r3, #0
 800b536:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 800b538:	68bb      	ldr	r3, [r7, #8]
 800b53a:	681a      	ldr	r2, [r3, #0]
                    (Command->CommandTarget)                |\
 800b53c:	68bb      	ldr	r3, [r7, #8]
 800b53e:	685b      	ldr	r3, [r3, #4]
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 800b540:	431a      	orrs	r2, r3
                    (((Command->AutoRefreshNumber)-1) << 5) |\
 800b542:	68bb      	ldr	r3, [r7, #8]
 800b544:	689b      	ldr	r3, [r3, #8]
 800b546:	3b01      	subs	r3, #1
 800b548:	015b      	lsls	r3, r3, #5
                    (Command->CommandTarget)                |\
 800b54a:	431a      	orrs	r2, r3
                    ((Command->ModeRegisterDefinition) << 9)
 800b54c:	68bb      	ldr	r3, [r7, #8]
 800b54e:	68db      	ldr	r3, [r3, #12]
 800b550:	025b      	lsls	r3, r3, #9
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 800b552:	4313      	orrs	r3, r2
 800b554:	617b      	str	r3, [r7, #20]
                    );
    
  Device->SDCMR = tmpr;
 800b556:	697a      	ldr	r2, [r7, #20]
 800b558:	68fb      	ldr	r3, [r7, #12]
 800b55a:	611a      	str	r2, [r3, #16]
  
  return HAL_OK;  
 800b55c:	2300      	movs	r3, #0
}
 800b55e:	4618      	mov	r0, r3
 800b560:	371c      	adds	r7, #28
 800b562:	46bd      	mov	sp, r7
 800b564:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b568:	4770      	bx	lr

0800b56a <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance  
  * @param  RefreshRate The SDRAM refresh rate value.       
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 800b56a:	b480      	push	{r7}
 800b56c:	b083      	sub	sp, #12
 800b56e:	af00      	add	r7, sp, #0
 800b570:	6078      	str	r0, [r7, #4]
 800b572:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
  
  /* Set the refresh rate in command register */
  Device->SDRTR |= (RefreshRate<<1);
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	695a      	ldr	r2, [r3, #20]
 800b578:	683b      	ldr	r3, [r7, #0]
 800b57a:	005b      	lsls	r3, r3, #1
 800b57c:	431a      	orrs	r2, r3
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	615a      	str	r2, [r3, #20]
  
  return HAL_OK;   
 800b582:	2300      	movs	r3, #0
}
 800b584:	4618      	mov	r0, r3
 800b586:	370c      	adds	r7, #12
 800b588:	46bd      	mov	sp, r7
 800b58a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b58e:	4770      	bx	lr

0800b590 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800b590:	b480      	push	{r7}
 800b592:	b085      	sub	sp, #20
 800b594:	af00      	add	r7, sp, #0
 800b596:	4603      	mov	r3, r0
 800b598:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800b59a:	2300      	movs	r3, #0
 800b59c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800b59e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b5a2:	2b84      	cmp	r3, #132	; 0x84
 800b5a4:	d005      	beq.n	800b5b2 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800b5a6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800b5aa:	68fb      	ldr	r3, [r7, #12]
 800b5ac:	4413      	add	r3, r2
 800b5ae:	3303      	adds	r3, #3
 800b5b0:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800b5b2:	68fb      	ldr	r3, [r7, #12]
}
 800b5b4:	4618      	mov	r0, r3
 800b5b6:	3714      	adds	r7, #20
 800b5b8:	46bd      	mov	sp, r7
 800b5ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5be:	4770      	bx	lr

0800b5c0 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800b5c0:	b580      	push	{r7, lr}
 800b5c2:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800b5c4:	f001 f8ec 	bl	800c7a0 <vTaskStartScheduler>
  
  return osOK;
 800b5c8:	2300      	movs	r3, #0
}
 800b5ca:	4618      	mov	r0, r3
 800b5cc:	bd80      	pop	{r7, pc}

0800b5ce <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800b5ce:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b5d0:	b089      	sub	sp, #36	; 0x24
 800b5d2:	af04      	add	r7, sp, #16
 800b5d4:	6078      	str	r0, [r7, #4]
 800b5d6:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	695b      	ldr	r3, [r3, #20]
 800b5dc:	2b00      	cmp	r3, #0
 800b5de:	d020      	beq.n	800b622 <osThreadCreate+0x54>
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	699b      	ldr	r3, [r3, #24]
 800b5e4:	2b00      	cmp	r3, #0
 800b5e6:	d01c      	beq.n	800b622 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	685c      	ldr	r4, [r3, #4]
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	681d      	ldr	r5, [r3, #0]
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	691e      	ldr	r6, [r3, #16]
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800b5fa:	4618      	mov	r0, r3
 800b5fc:	f7ff ffc8 	bl	800b590 <makeFreeRtosPriority>
 800b600:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	695b      	ldr	r3, [r3, #20]
 800b606:	687a      	ldr	r2, [r7, #4]
 800b608:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b60a:	9202      	str	r2, [sp, #8]
 800b60c:	9301      	str	r3, [sp, #4]
 800b60e:	9100      	str	r1, [sp, #0]
 800b610:	683b      	ldr	r3, [r7, #0]
 800b612:	4632      	mov	r2, r6
 800b614:	4629      	mov	r1, r5
 800b616:	4620      	mov	r0, r4
 800b618:	f000 fdd6 	bl	800c1c8 <xTaskCreateStatic>
 800b61c:	4603      	mov	r3, r0
 800b61e:	60fb      	str	r3, [r7, #12]
 800b620:	e01c      	b.n	800b65c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	685c      	ldr	r4, [r3, #4]
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b62e:	b29e      	uxth	r6, r3
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800b636:	4618      	mov	r0, r3
 800b638:	f7ff ffaa 	bl	800b590 <makeFreeRtosPriority>
 800b63c:	4602      	mov	r2, r0
 800b63e:	f107 030c 	add.w	r3, r7, #12
 800b642:	9301      	str	r3, [sp, #4]
 800b644:	9200      	str	r2, [sp, #0]
 800b646:	683b      	ldr	r3, [r7, #0]
 800b648:	4632      	mov	r2, r6
 800b64a:	4629      	mov	r1, r5
 800b64c:	4620      	mov	r0, r4
 800b64e:	f000 fe1b 	bl	800c288 <xTaskCreate>
 800b652:	4603      	mov	r3, r0
 800b654:	2b01      	cmp	r3, #1
 800b656:	d001      	beq.n	800b65c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800b658:	2300      	movs	r3, #0
 800b65a:	e000      	b.n	800b65e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800b65c:	68fb      	ldr	r3, [r7, #12]
}
 800b65e:	4618      	mov	r0, r3
 800b660:	3714      	adds	r7, #20
 800b662:	46bd      	mov	sp, r7
 800b664:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800b666 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800b666:	b580      	push	{r7, lr}
 800b668:	b084      	sub	sp, #16
 800b66a:	af00      	add	r7, sp, #0
 800b66c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800b672:	68fb      	ldr	r3, [r7, #12]
 800b674:	2b00      	cmp	r3, #0
 800b676:	d001      	beq.n	800b67c <osDelay+0x16>
 800b678:	68fb      	ldr	r3, [r7, #12]
 800b67a:	e000      	b.n	800b67e <osDelay+0x18>
 800b67c:	2301      	movs	r3, #1
 800b67e:	4618      	mov	r0, r3
 800b680:	f000 ffc4 	bl	800c60c <vTaskDelay>
  
  return osOK;
 800b684:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800b686:	4618      	mov	r0, r3
 800b688:	3710      	adds	r7, #16
 800b68a:	46bd      	mov	sp, r7
 800b68c:	bd80      	pop	{r7, pc}

0800b68e <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 800b68e:	b580      	push	{r7, lr}
 800b690:	b082      	sub	sp, #8
 800b692:	af00      	add	r7, sp, #0
 800b694:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	685b      	ldr	r3, [r3, #4]
 800b69a:	2b00      	cmp	r3, #0
 800b69c:	d007      	beq.n	800b6ae <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	685b      	ldr	r3, [r3, #4]
 800b6a2:	4619      	mov	r1, r3
 800b6a4:	2001      	movs	r0, #1
 800b6a6:	f000 fa60 	bl	800bb6a <xQueueCreateMutexStatic>
 800b6aa:	4603      	mov	r3, r0
 800b6ac:	e003      	b.n	800b6b6 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 800b6ae:	2001      	movs	r0, #1
 800b6b0:	f000 fa43 	bl	800bb3a <xQueueCreateMutex>
 800b6b4:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 800b6b6:	4618      	mov	r0, r3
 800b6b8:	3708      	adds	r7, #8
 800b6ba:	46bd      	mov	sp, r7
 800b6bc:	bd80      	pop	{r7, pc}

0800b6be <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800b6be:	b590      	push	{r4, r7, lr}
 800b6c0:	b085      	sub	sp, #20
 800b6c2:	af02      	add	r7, sp, #8
 800b6c4:	6078      	str	r0, [r7, #4]
 800b6c6:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	689b      	ldr	r3, [r3, #8]
 800b6cc:	2b00      	cmp	r3, #0
 800b6ce:	d012      	beq.n	800b6f6 <osMessageCreate+0x38>
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	68db      	ldr	r3, [r3, #12]
 800b6d4:	2b00      	cmp	r3, #0
 800b6d6:	d00e      	beq.n	800b6f6 <osMessageCreate+0x38>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	6818      	ldr	r0, [r3, #0]
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	6859      	ldr	r1, [r3, #4]
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	689a      	ldr	r2, [r3, #8]
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	68dc      	ldr	r4, [r3, #12]
 800b6e8:	2300      	movs	r3, #0
 800b6ea:	9300      	str	r3, [sp, #0]
 800b6ec:	4623      	mov	r3, r4
 800b6ee:	f000 f92d 	bl	800b94c <xQueueGenericCreateStatic>
 800b6f2:	4603      	mov	r3, r0
 800b6f4:	e008      	b.n	800b708 <osMessageCreate+0x4a>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	6818      	ldr	r0, [r3, #0]
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	685b      	ldr	r3, [r3, #4]
 800b6fe:	2200      	movs	r2, #0
 800b700:	4619      	mov	r1, r3
 800b702:	f000 f9a0 	bl	800ba46 <xQueueGenericCreate>
 800b706:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800b708:	4618      	mov	r0, r3
 800b70a:	370c      	adds	r7, #12
 800b70c:	46bd      	mov	sp, r7
 800b70e:	bd90      	pop	{r4, r7, pc}

0800b710 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800b710:	b480      	push	{r7}
 800b712:	b083      	sub	sp, #12
 800b714:	af00      	add	r7, sp, #0
 800b716:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	f103 0208 	add.w	r2, r3, #8
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	f04f 32ff 	mov.w	r2, #4294967295
 800b728:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	f103 0208 	add.w	r2, r3, #8
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	f103 0208 	add.w	r2, r3, #8
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	2200      	movs	r2, #0
 800b742:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b744:	bf00      	nop
 800b746:	370c      	adds	r7, #12
 800b748:	46bd      	mov	sp, r7
 800b74a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b74e:	4770      	bx	lr

0800b750 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b750:	b480      	push	{r7}
 800b752:	b083      	sub	sp, #12
 800b754:	af00      	add	r7, sp, #0
 800b756:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	2200      	movs	r2, #0
 800b75c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b75e:	bf00      	nop
 800b760:	370c      	adds	r7, #12
 800b762:	46bd      	mov	sp, r7
 800b764:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b768:	4770      	bx	lr

0800b76a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b76a:	b480      	push	{r7}
 800b76c:	b085      	sub	sp, #20
 800b76e:	af00      	add	r7, sp, #0
 800b770:	6078      	str	r0, [r7, #4]
 800b772:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	685b      	ldr	r3, [r3, #4]
 800b778:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b77a:	683b      	ldr	r3, [r7, #0]
 800b77c:	68fa      	ldr	r2, [r7, #12]
 800b77e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b780:	68fb      	ldr	r3, [r7, #12]
 800b782:	689a      	ldr	r2, [r3, #8]
 800b784:	683b      	ldr	r3, [r7, #0]
 800b786:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b788:	68fb      	ldr	r3, [r7, #12]
 800b78a:	689b      	ldr	r3, [r3, #8]
 800b78c:	683a      	ldr	r2, [r7, #0]
 800b78e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b790:	68fb      	ldr	r3, [r7, #12]
 800b792:	683a      	ldr	r2, [r7, #0]
 800b794:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b796:	683b      	ldr	r3, [r7, #0]
 800b798:	687a      	ldr	r2, [r7, #4]
 800b79a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	681b      	ldr	r3, [r3, #0]
 800b7a0:	1c5a      	adds	r2, r3, #1
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	601a      	str	r2, [r3, #0]
}
 800b7a6:	bf00      	nop
 800b7a8:	3714      	adds	r7, #20
 800b7aa:	46bd      	mov	sp, r7
 800b7ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7b0:	4770      	bx	lr

0800b7b2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b7b2:	b480      	push	{r7}
 800b7b4:	b085      	sub	sp, #20
 800b7b6:	af00      	add	r7, sp, #0
 800b7b8:	6078      	str	r0, [r7, #4]
 800b7ba:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b7bc:	683b      	ldr	r3, [r7, #0]
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b7c2:	68bb      	ldr	r3, [r7, #8]
 800b7c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b7c8:	d103      	bne.n	800b7d2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	691b      	ldr	r3, [r3, #16]
 800b7ce:	60fb      	str	r3, [r7, #12]
 800b7d0:	e00c      	b.n	800b7ec <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	3308      	adds	r3, #8
 800b7d6:	60fb      	str	r3, [r7, #12]
 800b7d8:	e002      	b.n	800b7e0 <vListInsert+0x2e>
 800b7da:	68fb      	ldr	r3, [r7, #12]
 800b7dc:	685b      	ldr	r3, [r3, #4]
 800b7de:	60fb      	str	r3, [r7, #12]
 800b7e0:	68fb      	ldr	r3, [r7, #12]
 800b7e2:	685b      	ldr	r3, [r3, #4]
 800b7e4:	681b      	ldr	r3, [r3, #0]
 800b7e6:	68ba      	ldr	r2, [r7, #8]
 800b7e8:	429a      	cmp	r2, r3
 800b7ea:	d2f6      	bcs.n	800b7da <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b7ec:	68fb      	ldr	r3, [r7, #12]
 800b7ee:	685a      	ldr	r2, [r3, #4]
 800b7f0:	683b      	ldr	r3, [r7, #0]
 800b7f2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b7f4:	683b      	ldr	r3, [r7, #0]
 800b7f6:	685b      	ldr	r3, [r3, #4]
 800b7f8:	683a      	ldr	r2, [r7, #0]
 800b7fa:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b7fc:	683b      	ldr	r3, [r7, #0]
 800b7fe:	68fa      	ldr	r2, [r7, #12]
 800b800:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b802:	68fb      	ldr	r3, [r7, #12]
 800b804:	683a      	ldr	r2, [r7, #0]
 800b806:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b808:	683b      	ldr	r3, [r7, #0]
 800b80a:	687a      	ldr	r2, [r7, #4]
 800b80c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	681b      	ldr	r3, [r3, #0]
 800b812:	1c5a      	adds	r2, r3, #1
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	601a      	str	r2, [r3, #0]
}
 800b818:	bf00      	nop
 800b81a:	3714      	adds	r7, #20
 800b81c:	46bd      	mov	sp, r7
 800b81e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b822:	4770      	bx	lr

0800b824 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b824:	b480      	push	{r7}
 800b826:	b085      	sub	sp, #20
 800b828:	af00      	add	r7, sp, #0
 800b82a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	691b      	ldr	r3, [r3, #16]
 800b830:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	685b      	ldr	r3, [r3, #4]
 800b836:	687a      	ldr	r2, [r7, #4]
 800b838:	6892      	ldr	r2, [r2, #8]
 800b83a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	689b      	ldr	r3, [r3, #8]
 800b840:	687a      	ldr	r2, [r7, #4]
 800b842:	6852      	ldr	r2, [r2, #4]
 800b844:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b846:	68fb      	ldr	r3, [r7, #12]
 800b848:	685b      	ldr	r3, [r3, #4]
 800b84a:	687a      	ldr	r2, [r7, #4]
 800b84c:	429a      	cmp	r2, r3
 800b84e:	d103      	bne.n	800b858 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	689a      	ldr	r2, [r3, #8]
 800b854:	68fb      	ldr	r3, [r7, #12]
 800b856:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	2200      	movs	r2, #0
 800b85c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b85e:	68fb      	ldr	r3, [r7, #12]
 800b860:	681b      	ldr	r3, [r3, #0]
 800b862:	1e5a      	subs	r2, r3, #1
 800b864:	68fb      	ldr	r3, [r7, #12]
 800b866:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b868:	68fb      	ldr	r3, [r7, #12]
 800b86a:	681b      	ldr	r3, [r3, #0]
}
 800b86c:	4618      	mov	r0, r3
 800b86e:	3714      	adds	r7, #20
 800b870:	46bd      	mov	sp, r7
 800b872:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b876:	4770      	bx	lr

0800b878 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b878:	b580      	push	{r7, lr}
 800b87a:	b084      	sub	sp, #16
 800b87c:	af00      	add	r7, sp, #0
 800b87e:	6078      	str	r0, [r7, #4]
 800b880:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b886:	68fb      	ldr	r3, [r7, #12]
 800b888:	2b00      	cmp	r3, #0
 800b88a:	d10b      	bne.n	800b8a4 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b88c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b890:	b672      	cpsid	i
 800b892:	f383 8811 	msr	BASEPRI, r3
 800b896:	f3bf 8f6f 	isb	sy
 800b89a:	f3bf 8f4f 	dsb	sy
 800b89e:	b662      	cpsie	i
 800b8a0:	60bb      	str	r3, [r7, #8]
 800b8a2:	e7fe      	b.n	800b8a2 <xQueueGenericReset+0x2a>

	taskENTER_CRITICAL();
 800b8a4:	f001 ff00 	bl	800d6a8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b8a8:	68fb      	ldr	r3, [r7, #12]
 800b8aa:	681a      	ldr	r2, [r3, #0]
 800b8ac:	68fb      	ldr	r3, [r7, #12]
 800b8ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b8b0:	68f9      	ldr	r1, [r7, #12]
 800b8b2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b8b4:	fb01 f303 	mul.w	r3, r1, r3
 800b8b8:	441a      	add	r2, r3
 800b8ba:	68fb      	ldr	r3, [r7, #12]
 800b8bc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b8be:	68fb      	ldr	r3, [r7, #12]
 800b8c0:	2200      	movs	r2, #0
 800b8c2:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b8c4:	68fb      	ldr	r3, [r7, #12]
 800b8c6:	681a      	ldr	r2, [r3, #0]
 800b8c8:	68fb      	ldr	r3, [r7, #12]
 800b8ca:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b8cc:	68fb      	ldr	r3, [r7, #12]
 800b8ce:	681a      	ldr	r2, [r3, #0]
 800b8d0:	68fb      	ldr	r3, [r7, #12]
 800b8d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b8d4:	3b01      	subs	r3, #1
 800b8d6:	68f9      	ldr	r1, [r7, #12]
 800b8d8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b8da:	fb01 f303 	mul.w	r3, r1, r3
 800b8de:	441a      	add	r2, r3
 800b8e0:	68fb      	ldr	r3, [r7, #12]
 800b8e2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b8e4:	68fb      	ldr	r3, [r7, #12]
 800b8e6:	22ff      	movs	r2, #255	; 0xff
 800b8e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b8ec:	68fb      	ldr	r3, [r7, #12]
 800b8ee:	22ff      	movs	r2, #255	; 0xff
 800b8f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800b8f4:	683b      	ldr	r3, [r7, #0]
 800b8f6:	2b00      	cmp	r3, #0
 800b8f8:	d114      	bne.n	800b924 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b8fa:	68fb      	ldr	r3, [r7, #12]
 800b8fc:	691b      	ldr	r3, [r3, #16]
 800b8fe:	2b00      	cmp	r3, #0
 800b900:	d01a      	beq.n	800b938 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b902:	68fb      	ldr	r3, [r7, #12]
 800b904:	3310      	adds	r3, #16
 800b906:	4618      	mov	r0, r3
 800b908:	f001 f9ca 	bl	800cca0 <xTaskRemoveFromEventList>
 800b90c:	4603      	mov	r3, r0
 800b90e:	2b00      	cmp	r3, #0
 800b910:	d012      	beq.n	800b938 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b912:	4b0d      	ldr	r3, [pc, #52]	; (800b948 <xQueueGenericReset+0xd0>)
 800b914:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b918:	601a      	str	r2, [r3, #0]
 800b91a:	f3bf 8f4f 	dsb	sy
 800b91e:	f3bf 8f6f 	isb	sy
 800b922:	e009      	b.n	800b938 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b924:	68fb      	ldr	r3, [r7, #12]
 800b926:	3310      	adds	r3, #16
 800b928:	4618      	mov	r0, r3
 800b92a:	f7ff fef1 	bl	800b710 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b92e:	68fb      	ldr	r3, [r7, #12]
 800b930:	3324      	adds	r3, #36	; 0x24
 800b932:	4618      	mov	r0, r3
 800b934:	f7ff feec 	bl	800b710 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800b938:	f001 fee8 	bl	800d70c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800b93c:	2301      	movs	r3, #1
}
 800b93e:	4618      	mov	r0, r3
 800b940:	3710      	adds	r7, #16
 800b942:	46bd      	mov	sp, r7
 800b944:	bd80      	pop	{r7, pc}
 800b946:	bf00      	nop
 800b948:	e000ed04 	.word	0xe000ed04

0800b94c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800b94c:	b580      	push	{r7, lr}
 800b94e:	b08e      	sub	sp, #56	; 0x38
 800b950:	af02      	add	r7, sp, #8
 800b952:	60f8      	str	r0, [r7, #12]
 800b954:	60b9      	str	r1, [r7, #8]
 800b956:	607a      	str	r2, [r7, #4]
 800b958:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b95a:	68fb      	ldr	r3, [r7, #12]
 800b95c:	2b00      	cmp	r3, #0
 800b95e:	d10b      	bne.n	800b978 <xQueueGenericCreateStatic+0x2c>
 800b960:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b964:	b672      	cpsid	i
 800b966:	f383 8811 	msr	BASEPRI, r3
 800b96a:	f3bf 8f6f 	isb	sy
 800b96e:	f3bf 8f4f 	dsb	sy
 800b972:	b662      	cpsie	i
 800b974:	62bb      	str	r3, [r7, #40]	; 0x28
 800b976:	e7fe      	b.n	800b976 <xQueueGenericCreateStatic+0x2a>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800b978:	683b      	ldr	r3, [r7, #0]
 800b97a:	2b00      	cmp	r3, #0
 800b97c:	d10b      	bne.n	800b996 <xQueueGenericCreateStatic+0x4a>
 800b97e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b982:	b672      	cpsid	i
 800b984:	f383 8811 	msr	BASEPRI, r3
 800b988:	f3bf 8f6f 	isb	sy
 800b98c:	f3bf 8f4f 	dsb	sy
 800b990:	b662      	cpsie	i
 800b992:	627b      	str	r3, [r7, #36]	; 0x24
 800b994:	e7fe      	b.n	800b994 <xQueueGenericCreateStatic+0x48>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	2b00      	cmp	r3, #0
 800b99a:	d002      	beq.n	800b9a2 <xQueueGenericCreateStatic+0x56>
 800b99c:	68bb      	ldr	r3, [r7, #8]
 800b99e:	2b00      	cmp	r3, #0
 800b9a0:	d001      	beq.n	800b9a6 <xQueueGenericCreateStatic+0x5a>
 800b9a2:	2301      	movs	r3, #1
 800b9a4:	e000      	b.n	800b9a8 <xQueueGenericCreateStatic+0x5c>
 800b9a6:	2300      	movs	r3, #0
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	d10b      	bne.n	800b9c4 <xQueueGenericCreateStatic+0x78>
 800b9ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9b0:	b672      	cpsid	i
 800b9b2:	f383 8811 	msr	BASEPRI, r3
 800b9b6:	f3bf 8f6f 	isb	sy
 800b9ba:	f3bf 8f4f 	dsb	sy
 800b9be:	b662      	cpsie	i
 800b9c0:	623b      	str	r3, [r7, #32]
 800b9c2:	e7fe      	b.n	800b9c2 <xQueueGenericCreateStatic+0x76>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	2b00      	cmp	r3, #0
 800b9c8:	d102      	bne.n	800b9d0 <xQueueGenericCreateStatic+0x84>
 800b9ca:	68bb      	ldr	r3, [r7, #8]
 800b9cc:	2b00      	cmp	r3, #0
 800b9ce:	d101      	bne.n	800b9d4 <xQueueGenericCreateStatic+0x88>
 800b9d0:	2301      	movs	r3, #1
 800b9d2:	e000      	b.n	800b9d6 <xQueueGenericCreateStatic+0x8a>
 800b9d4:	2300      	movs	r3, #0
 800b9d6:	2b00      	cmp	r3, #0
 800b9d8:	d10b      	bne.n	800b9f2 <xQueueGenericCreateStatic+0xa6>
 800b9da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9de:	b672      	cpsid	i
 800b9e0:	f383 8811 	msr	BASEPRI, r3
 800b9e4:	f3bf 8f6f 	isb	sy
 800b9e8:	f3bf 8f4f 	dsb	sy
 800b9ec:	b662      	cpsie	i
 800b9ee:	61fb      	str	r3, [r7, #28]
 800b9f0:	e7fe      	b.n	800b9f0 <xQueueGenericCreateStatic+0xa4>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800b9f2:	2348      	movs	r3, #72	; 0x48
 800b9f4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800b9f6:	697b      	ldr	r3, [r7, #20]
 800b9f8:	2b48      	cmp	r3, #72	; 0x48
 800b9fa:	d00b      	beq.n	800ba14 <xQueueGenericCreateStatic+0xc8>
 800b9fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba00:	b672      	cpsid	i
 800ba02:	f383 8811 	msr	BASEPRI, r3
 800ba06:	f3bf 8f6f 	isb	sy
 800ba0a:	f3bf 8f4f 	dsb	sy
 800ba0e:	b662      	cpsie	i
 800ba10:	61bb      	str	r3, [r7, #24]
 800ba12:	e7fe      	b.n	800ba12 <xQueueGenericCreateStatic+0xc6>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800ba14:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ba16:	683b      	ldr	r3, [r7, #0]
 800ba18:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800ba1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba1c:	2b00      	cmp	r3, #0
 800ba1e:	d00d      	beq.n	800ba3c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800ba20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba22:	2201      	movs	r2, #1
 800ba24:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800ba28:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800ba2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba2e:	9300      	str	r3, [sp, #0]
 800ba30:	4613      	mov	r3, r2
 800ba32:	687a      	ldr	r2, [r7, #4]
 800ba34:	68b9      	ldr	r1, [r7, #8]
 800ba36:	68f8      	ldr	r0, [r7, #12]
 800ba38:	f000 f846 	bl	800bac8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800ba3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800ba3e:	4618      	mov	r0, r3
 800ba40:	3730      	adds	r7, #48	; 0x30
 800ba42:	46bd      	mov	sp, r7
 800ba44:	bd80      	pop	{r7, pc}

0800ba46 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800ba46:	b580      	push	{r7, lr}
 800ba48:	b08a      	sub	sp, #40	; 0x28
 800ba4a:	af02      	add	r7, sp, #8
 800ba4c:	60f8      	str	r0, [r7, #12]
 800ba4e:	60b9      	str	r1, [r7, #8]
 800ba50:	4613      	mov	r3, r2
 800ba52:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800ba54:	68fb      	ldr	r3, [r7, #12]
 800ba56:	2b00      	cmp	r3, #0
 800ba58:	d10b      	bne.n	800ba72 <xQueueGenericCreate+0x2c>
 800ba5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba5e:	b672      	cpsid	i
 800ba60:	f383 8811 	msr	BASEPRI, r3
 800ba64:	f3bf 8f6f 	isb	sy
 800ba68:	f3bf 8f4f 	dsb	sy
 800ba6c:	b662      	cpsie	i
 800ba6e:	613b      	str	r3, [r7, #16]
 800ba70:	e7fe      	b.n	800ba70 <xQueueGenericCreate+0x2a>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800ba72:	68bb      	ldr	r3, [r7, #8]
 800ba74:	2b00      	cmp	r3, #0
 800ba76:	d102      	bne.n	800ba7e <xQueueGenericCreate+0x38>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800ba78:	2300      	movs	r3, #0
 800ba7a:	61fb      	str	r3, [r7, #28]
 800ba7c:	e004      	b.n	800ba88 <xQueueGenericCreate+0x42>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ba7e:	68fb      	ldr	r3, [r7, #12]
 800ba80:	68ba      	ldr	r2, [r7, #8]
 800ba82:	fb02 f303 	mul.w	r3, r2, r3
 800ba86:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800ba88:	69fb      	ldr	r3, [r7, #28]
 800ba8a:	3348      	adds	r3, #72	; 0x48
 800ba8c:	4618      	mov	r0, r3
 800ba8e:	f001 feeb 	bl	800d868 <pvPortMalloc>
 800ba92:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800ba94:	69bb      	ldr	r3, [r7, #24]
 800ba96:	2b00      	cmp	r3, #0
 800ba98:	d011      	beq.n	800babe <xQueueGenericCreate+0x78>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800ba9a:	69bb      	ldr	r3, [r7, #24]
 800ba9c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ba9e:	697b      	ldr	r3, [r7, #20]
 800baa0:	3348      	adds	r3, #72	; 0x48
 800baa2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800baa4:	69bb      	ldr	r3, [r7, #24]
 800baa6:	2200      	movs	r2, #0
 800baa8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800baac:	79fa      	ldrb	r2, [r7, #7]
 800baae:	69bb      	ldr	r3, [r7, #24]
 800bab0:	9300      	str	r3, [sp, #0]
 800bab2:	4613      	mov	r3, r2
 800bab4:	697a      	ldr	r2, [r7, #20]
 800bab6:	68b9      	ldr	r1, [r7, #8]
 800bab8:	68f8      	ldr	r0, [r7, #12]
 800baba:	f000 f805 	bl	800bac8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800babe:	69bb      	ldr	r3, [r7, #24]
	}
 800bac0:	4618      	mov	r0, r3
 800bac2:	3720      	adds	r7, #32
 800bac4:	46bd      	mov	sp, r7
 800bac6:	bd80      	pop	{r7, pc}

0800bac8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800bac8:	b580      	push	{r7, lr}
 800baca:	b084      	sub	sp, #16
 800bacc:	af00      	add	r7, sp, #0
 800bace:	60f8      	str	r0, [r7, #12]
 800bad0:	60b9      	str	r1, [r7, #8]
 800bad2:	607a      	str	r2, [r7, #4]
 800bad4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800bad6:	68bb      	ldr	r3, [r7, #8]
 800bad8:	2b00      	cmp	r3, #0
 800bada:	d103      	bne.n	800bae4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800badc:	69bb      	ldr	r3, [r7, #24]
 800bade:	69ba      	ldr	r2, [r7, #24]
 800bae0:	601a      	str	r2, [r3, #0]
 800bae2:	e002      	b.n	800baea <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800bae4:	69bb      	ldr	r3, [r7, #24]
 800bae6:	687a      	ldr	r2, [r7, #4]
 800bae8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800baea:	69bb      	ldr	r3, [r7, #24]
 800baec:	68fa      	ldr	r2, [r7, #12]
 800baee:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800baf0:	69bb      	ldr	r3, [r7, #24]
 800baf2:	68ba      	ldr	r2, [r7, #8]
 800baf4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800baf6:	2101      	movs	r1, #1
 800baf8:	69b8      	ldr	r0, [r7, #24]
 800bafa:	f7ff febd 	bl	800b878 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800bafe:	bf00      	nop
 800bb00:	3710      	adds	r7, #16
 800bb02:	46bd      	mov	sp, r7
 800bb04:	bd80      	pop	{r7, pc}

0800bb06 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800bb06:	b580      	push	{r7, lr}
 800bb08:	b082      	sub	sp, #8
 800bb0a:	af00      	add	r7, sp, #0
 800bb0c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	2b00      	cmp	r3, #0
 800bb12:	d00e      	beq.n	800bb32 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	2200      	movs	r2, #0
 800bb18:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	2200      	movs	r2, #0
 800bb1e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	2200      	movs	r2, #0
 800bb24:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800bb26:	2300      	movs	r3, #0
 800bb28:	2200      	movs	r2, #0
 800bb2a:	2100      	movs	r1, #0
 800bb2c:	6878      	ldr	r0, [r7, #4]
 800bb2e:	f000 f837 	bl	800bba0 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800bb32:	bf00      	nop
 800bb34:	3708      	adds	r7, #8
 800bb36:	46bd      	mov	sp, r7
 800bb38:	bd80      	pop	{r7, pc}

0800bb3a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800bb3a:	b580      	push	{r7, lr}
 800bb3c:	b086      	sub	sp, #24
 800bb3e:	af00      	add	r7, sp, #0
 800bb40:	4603      	mov	r3, r0
 800bb42:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800bb44:	2301      	movs	r3, #1
 800bb46:	617b      	str	r3, [r7, #20]
 800bb48:	2300      	movs	r3, #0
 800bb4a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800bb4c:	79fb      	ldrb	r3, [r7, #7]
 800bb4e:	461a      	mov	r2, r3
 800bb50:	6939      	ldr	r1, [r7, #16]
 800bb52:	6978      	ldr	r0, [r7, #20]
 800bb54:	f7ff ff77 	bl	800ba46 <xQueueGenericCreate>
 800bb58:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800bb5a:	68f8      	ldr	r0, [r7, #12]
 800bb5c:	f7ff ffd3 	bl	800bb06 <prvInitialiseMutex>

		return xNewQueue;
 800bb60:	68fb      	ldr	r3, [r7, #12]
	}
 800bb62:	4618      	mov	r0, r3
 800bb64:	3718      	adds	r7, #24
 800bb66:	46bd      	mov	sp, r7
 800bb68:	bd80      	pop	{r7, pc}

0800bb6a <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800bb6a:	b580      	push	{r7, lr}
 800bb6c:	b088      	sub	sp, #32
 800bb6e:	af02      	add	r7, sp, #8
 800bb70:	4603      	mov	r3, r0
 800bb72:	6039      	str	r1, [r7, #0]
 800bb74:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800bb76:	2301      	movs	r3, #1
 800bb78:	617b      	str	r3, [r7, #20]
 800bb7a:	2300      	movs	r3, #0
 800bb7c:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800bb7e:	79fb      	ldrb	r3, [r7, #7]
 800bb80:	9300      	str	r3, [sp, #0]
 800bb82:	683b      	ldr	r3, [r7, #0]
 800bb84:	2200      	movs	r2, #0
 800bb86:	6939      	ldr	r1, [r7, #16]
 800bb88:	6978      	ldr	r0, [r7, #20]
 800bb8a:	f7ff fedf 	bl	800b94c <xQueueGenericCreateStatic>
 800bb8e:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800bb90:	68f8      	ldr	r0, [r7, #12]
 800bb92:	f7ff ffb8 	bl	800bb06 <prvInitialiseMutex>

		return xNewQueue;
 800bb96:	68fb      	ldr	r3, [r7, #12]
	}
 800bb98:	4618      	mov	r0, r3
 800bb9a:	3718      	adds	r7, #24
 800bb9c:	46bd      	mov	sp, r7
 800bb9e:	bd80      	pop	{r7, pc}

0800bba0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800bba0:	b580      	push	{r7, lr}
 800bba2:	b08e      	sub	sp, #56	; 0x38
 800bba4:	af00      	add	r7, sp, #0
 800bba6:	60f8      	str	r0, [r7, #12]
 800bba8:	60b9      	str	r1, [r7, #8]
 800bbaa:	607a      	str	r2, [r7, #4]
 800bbac:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800bbae:	2300      	movs	r3, #0
 800bbb0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800bbb2:	68fb      	ldr	r3, [r7, #12]
 800bbb4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800bbb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbb8:	2b00      	cmp	r3, #0
 800bbba:	d10b      	bne.n	800bbd4 <xQueueGenericSend+0x34>
 800bbbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbc0:	b672      	cpsid	i
 800bbc2:	f383 8811 	msr	BASEPRI, r3
 800bbc6:	f3bf 8f6f 	isb	sy
 800bbca:	f3bf 8f4f 	dsb	sy
 800bbce:	b662      	cpsie	i
 800bbd0:	62bb      	str	r3, [r7, #40]	; 0x28
 800bbd2:	e7fe      	b.n	800bbd2 <xQueueGenericSend+0x32>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bbd4:	68bb      	ldr	r3, [r7, #8]
 800bbd6:	2b00      	cmp	r3, #0
 800bbd8:	d103      	bne.n	800bbe2 <xQueueGenericSend+0x42>
 800bbda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bbde:	2b00      	cmp	r3, #0
 800bbe0:	d101      	bne.n	800bbe6 <xQueueGenericSend+0x46>
 800bbe2:	2301      	movs	r3, #1
 800bbe4:	e000      	b.n	800bbe8 <xQueueGenericSend+0x48>
 800bbe6:	2300      	movs	r3, #0
 800bbe8:	2b00      	cmp	r3, #0
 800bbea:	d10b      	bne.n	800bc04 <xQueueGenericSend+0x64>
 800bbec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbf0:	b672      	cpsid	i
 800bbf2:	f383 8811 	msr	BASEPRI, r3
 800bbf6:	f3bf 8f6f 	isb	sy
 800bbfa:	f3bf 8f4f 	dsb	sy
 800bbfe:	b662      	cpsie	i
 800bc00:	627b      	str	r3, [r7, #36]	; 0x24
 800bc02:	e7fe      	b.n	800bc02 <xQueueGenericSend+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800bc04:	683b      	ldr	r3, [r7, #0]
 800bc06:	2b02      	cmp	r3, #2
 800bc08:	d103      	bne.n	800bc12 <xQueueGenericSend+0x72>
 800bc0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bc0e:	2b01      	cmp	r3, #1
 800bc10:	d101      	bne.n	800bc16 <xQueueGenericSend+0x76>
 800bc12:	2301      	movs	r3, #1
 800bc14:	e000      	b.n	800bc18 <xQueueGenericSend+0x78>
 800bc16:	2300      	movs	r3, #0
 800bc18:	2b00      	cmp	r3, #0
 800bc1a:	d10b      	bne.n	800bc34 <xQueueGenericSend+0x94>
 800bc1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc20:	b672      	cpsid	i
 800bc22:	f383 8811 	msr	BASEPRI, r3
 800bc26:	f3bf 8f6f 	isb	sy
 800bc2a:	f3bf 8f4f 	dsb	sy
 800bc2e:	b662      	cpsie	i
 800bc30:	623b      	str	r3, [r7, #32]
 800bc32:	e7fe      	b.n	800bc32 <xQueueGenericSend+0x92>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800bc34:	f001 f9f4 	bl	800d020 <xTaskGetSchedulerState>
 800bc38:	4603      	mov	r3, r0
 800bc3a:	2b00      	cmp	r3, #0
 800bc3c:	d102      	bne.n	800bc44 <xQueueGenericSend+0xa4>
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	2b00      	cmp	r3, #0
 800bc42:	d101      	bne.n	800bc48 <xQueueGenericSend+0xa8>
 800bc44:	2301      	movs	r3, #1
 800bc46:	e000      	b.n	800bc4a <xQueueGenericSend+0xaa>
 800bc48:	2300      	movs	r3, #0
 800bc4a:	2b00      	cmp	r3, #0
 800bc4c:	d10b      	bne.n	800bc66 <xQueueGenericSend+0xc6>
 800bc4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc52:	b672      	cpsid	i
 800bc54:	f383 8811 	msr	BASEPRI, r3
 800bc58:	f3bf 8f6f 	isb	sy
 800bc5c:	f3bf 8f4f 	dsb	sy
 800bc60:	b662      	cpsie	i
 800bc62:	61fb      	str	r3, [r7, #28]
 800bc64:	e7fe      	b.n	800bc64 <xQueueGenericSend+0xc4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bc66:	f001 fd1f 	bl	800d6a8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800bc6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc6c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bc6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bc72:	429a      	cmp	r2, r3
 800bc74:	d302      	bcc.n	800bc7c <xQueueGenericSend+0xdc>
 800bc76:	683b      	ldr	r3, [r7, #0]
 800bc78:	2b02      	cmp	r3, #2
 800bc7a:	d129      	bne.n	800bcd0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800bc7c:	683a      	ldr	r2, [r7, #0]
 800bc7e:	68b9      	ldr	r1, [r7, #8]
 800bc80:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bc82:	f000 f9b7 	bl	800bff4 <prvCopyDataToQueue>
 800bc86:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bc88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc8c:	2b00      	cmp	r3, #0
 800bc8e:	d010      	beq.n	800bcb2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bc90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc92:	3324      	adds	r3, #36	; 0x24
 800bc94:	4618      	mov	r0, r3
 800bc96:	f001 f803 	bl	800cca0 <xTaskRemoveFromEventList>
 800bc9a:	4603      	mov	r3, r0
 800bc9c:	2b00      	cmp	r3, #0
 800bc9e:	d013      	beq.n	800bcc8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800bca0:	4b3f      	ldr	r3, [pc, #252]	; (800bda0 <xQueueGenericSend+0x200>)
 800bca2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bca6:	601a      	str	r2, [r3, #0]
 800bca8:	f3bf 8f4f 	dsb	sy
 800bcac:	f3bf 8f6f 	isb	sy
 800bcb0:	e00a      	b.n	800bcc8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800bcb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bcb4:	2b00      	cmp	r3, #0
 800bcb6:	d007      	beq.n	800bcc8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800bcb8:	4b39      	ldr	r3, [pc, #228]	; (800bda0 <xQueueGenericSend+0x200>)
 800bcba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bcbe:	601a      	str	r2, [r3, #0]
 800bcc0:	f3bf 8f4f 	dsb	sy
 800bcc4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800bcc8:	f001 fd20 	bl	800d70c <vPortExitCritical>
				return pdPASS;
 800bccc:	2301      	movs	r3, #1
 800bcce:	e063      	b.n	800bd98 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	2b00      	cmp	r3, #0
 800bcd4:	d103      	bne.n	800bcde <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800bcd6:	f001 fd19 	bl	800d70c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800bcda:	2300      	movs	r3, #0
 800bcdc:	e05c      	b.n	800bd98 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800bcde:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bce0:	2b00      	cmp	r3, #0
 800bce2:	d106      	bne.n	800bcf2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800bce4:	f107 0314 	add.w	r3, r7, #20
 800bce8:	4618      	mov	r0, r3
 800bcea:	f001 f83d 	bl	800cd68 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800bcee:	2301      	movs	r3, #1
 800bcf0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800bcf2:	f001 fd0b 	bl	800d70c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800bcf6:	f000 fdb5 	bl	800c864 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800bcfa:	f001 fcd5 	bl	800d6a8 <vPortEnterCritical>
 800bcfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd00:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bd04:	b25b      	sxtb	r3, r3
 800bd06:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd0a:	d103      	bne.n	800bd14 <xQueueGenericSend+0x174>
 800bd0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd0e:	2200      	movs	r2, #0
 800bd10:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bd14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd16:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bd1a:	b25b      	sxtb	r3, r3
 800bd1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd20:	d103      	bne.n	800bd2a <xQueueGenericSend+0x18a>
 800bd22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd24:	2200      	movs	r2, #0
 800bd26:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bd2a:	f001 fcef 	bl	800d70c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800bd2e:	1d3a      	adds	r2, r7, #4
 800bd30:	f107 0314 	add.w	r3, r7, #20
 800bd34:	4611      	mov	r1, r2
 800bd36:	4618      	mov	r0, r3
 800bd38:	f001 f82c 	bl	800cd94 <xTaskCheckForTimeOut>
 800bd3c:	4603      	mov	r3, r0
 800bd3e:	2b00      	cmp	r3, #0
 800bd40:	d124      	bne.n	800bd8c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800bd42:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bd44:	f000 fa28 	bl	800c198 <prvIsQueueFull>
 800bd48:	4603      	mov	r3, r0
 800bd4a:	2b00      	cmp	r3, #0
 800bd4c:	d018      	beq.n	800bd80 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800bd4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd50:	3310      	adds	r3, #16
 800bd52:	687a      	ldr	r2, [r7, #4]
 800bd54:	4611      	mov	r1, r2
 800bd56:	4618      	mov	r0, r3
 800bd58:	f000 ff7c 	bl	800cc54 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800bd5c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bd5e:	f000 f9b3 	bl	800c0c8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800bd62:	f000 fd8d 	bl	800c880 <xTaskResumeAll>
 800bd66:	4603      	mov	r3, r0
 800bd68:	2b00      	cmp	r3, #0
 800bd6a:	f47f af7c 	bne.w	800bc66 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800bd6e:	4b0c      	ldr	r3, [pc, #48]	; (800bda0 <xQueueGenericSend+0x200>)
 800bd70:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bd74:	601a      	str	r2, [r3, #0]
 800bd76:	f3bf 8f4f 	dsb	sy
 800bd7a:	f3bf 8f6f 	isb	sy
 800bd7e:	e772      	b.n	800bc66 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800bd80:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bd82:	f000 f9a1 	bl	800c0c8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800bd86:	f000 fd7b 	bl	800c880 <xTaskResumeAll>
 800bd8a:	e76c      	b.n	800bc66 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800bd8c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bd8e:	f000 f99b 	bl	800c0c8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800bd92:	f000 fd75 	bl	800c880 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800bd96:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800bd98:	4618      	mov	r0, r3
 800bd9a:	3738      	adds	r7, #56	; 0x38
 800bd9c:	46bd      	mov	sp, r7
 800bd9e:	bd80      	pop	{r7, pc}
 800bda0:	e000ed04 	.word	0xe000ed04

0800bda4 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800bda4:	b580      	push	{r7, lr}
 800bda6:	b08e      	sub	sp, #56	; 0x38
 800bda8:	af00      	add	r7, sp, #0
 800bdaa:	6078      	str	r0, [r7, #4]
 800bdac:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800bdae:	2300      	movs	r3, #0
 800bdb0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800bdb6:	2300      	movs	r3, #0
 800bdb8:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800bdba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bdbc:	2b00      	cmp	r3, #0
 800bdbe:	d10b      	bne.n	800bdd8 <xQueueSemaphoreTake+0x34>
 800bdc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdc4:	b672      	cpsid	i
 800bdc6:	f383 8811 	msr	BASEPRI, r3
 800bdca:	f3bf 8f6f 	isb	sy
 800bdce:	f3bf 8f4f 	dsb	sy
 800bdd2:	b662      	cpsie	i
 800bdd4:	623b      	str	r3, [r7, #32]
 800bdd6:	e7fe      	b.n	800bdd6 <xQueueSemaphoreTake+0x32>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800bdd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bdda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bddc:	2b00      	cmp	r3, #0
 800bdde:	d00b      	beq.n	800bdf8 <xQueueSemaphoreTake+0x54>
 800bde0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bde4:	b672      	cpsid	i
 800bde6:	f383 8811 	msr	BASEPRI, r3
 800bdea:	f3bf 8f6f 	isb	sy
 800bdee:	f3bf 8f4f 	dsb	sy
 800bdf2:	b662      	cpsie	i
 800bdf4:	61fb      	str	r3, [r7, #28]
 800bdf6:	e7fe      	b.n	800bdf6 <xQueueSemaphoreTake+0x52>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800bdf8:	f001 f912 	bl	800d020 <xTaskGetSchedulerState>
 800bdfc:	4603      	mov	r3, r0
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	d102      	bne.n	800be08 <xQueueSemaphoreTake+0x64>
 800be02:	683b      	ldr	r3, [r7, #0]
 800be04:	2b00      	cmp	r3, #0
 800be06:	d101      	bne.n	800be0c <xQueueSemaphoreTake+0x68>
 800be08:	2301      	movs	r3, #1
 800be0a:	e000      	b.n	800be0e <xQueueSemaphoreTake+0x6a>
 800be0c:	2300      	movs	r3, #0
 800be0e:	2b00      	cmp	r3, #0
 800be10:	d10b      	bne.n	800be2a <xQueueSemaphoreTake+0x86>
 800be12:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be16:	b672      	cpsid	i
 800be18:	f383 8811 	msr	BASEPRI, r3
 800be1c:	f3bf 8f6f 	isb	sy
 800be20:	f3bf 8f4f 	dsb	sy
 800be24:	b662      	cpsie	i
 800be26:	61bb      	str	r3, [r7, #24]
 800be28:	e7fe      	b.n	800be28 <xQueueSemaphoreTake+0x84>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800be2a:	f001 fc3d 	bl	800d6a8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800be2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be32:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800be34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be36:	2b00      	cmp	r3, #0
 800be38:	d024      	beq.n	800be84 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800be3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be3c:	1e5a      	subs	r2, r3, #1
 800be3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be40:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800be42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be44:	681b      	ldr	r3, [r3, #0]
 800be46:	2b00      	cmp	r3, #0
 800be48:	d104      	bne.n	800be54 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800be4a:	f001 faab 	bl	800d3a4 <pvTaskIncrementMutexHeldCount>
 800be4e:	4602      	mov	r2, r0
 800be50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be52:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800be54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be56:	691b      	ldr	r3, [r3, #16]
 800be58:	2b00      	cmp	r3, #0
 800be5a:	d00f      	beq.n	800be7c <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800be5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be5e:	3310      	adds	r3, #16
 800be60:	4618      	mov	r0, r3
 800be62:	f000 ff1d 	bl	800cca0 <xTaskRemoveFromEventList>
 800be66:	4603      	mov	r3, r0
 800be68:	2b00      	cmp	r3, #0
 800be6a:	d007      	beq.n	800be7c <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800be6c:	4b54      	ldr	r3, [pc, #336]	; (800bfc0 <xQueueSemaphoreTake+0x21c>)
 800be6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800be72:	601a      	str	r2, [r3, #0]
 800be74:	f3bf 8f4f 	dsb	sy
 800be78:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800be7c:	f001 fc46 	bl	800d70c <vPortExitCritical>
				return pdPASS;
 800be80:	2301      	movs	r3, #1
 800be82:	e098      	b.n	800bfb6 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800be84:	683b      	ldr	r3, [r7, #0]
 800be86:	2b00      	cmp	r3, #0
 800be88:	d112      	bne.n	800beb0 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800be8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be8c:	2b00      	cmp	r3, #0
 800be8e:	d00b      	beq.n	800bea8 <xQueueSemaphoreTake+0x104>
 800be90:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be94:	b672      	cpsid	i
 800be96:	f383 8811 	msr	BASEPRI, r3
 800be9a:	f3bf 8f6f 	isb	sy
 800be9e:	f3bf 8f4f 	dsb	sy
 800bea2:	b662      	cpsie	i
 800bea4:	617b      	str	r3, [r7, #20]
 800bea6:	e7fe      	b.n	800bea6 <xQueueSemaphoreTake+0x102>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800bea8:	f001 fc30 	bl	800d70c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800beac:	2300      	movs	r3, #0
 800beae:	e082      	b.n	800bfb6 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800beb0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	d106      	bne.n	800bec4 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800beb6:	f107 030c 	add.w	r3, r7, #12
 800beba:	4618      	mov	r0, r3
 800bebc:	f000 ff54 	bl	800cd68 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800bec0:	2301      	movs	r3, #1
 800bec2:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800bec4:	f001 fc22 	bl	800d70c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800bec8:	f000 fccc 	bl	800c864 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800becc:	f001 fbec 	bl	800d6a8 <vPortEnterCritical>
 800bed0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bed2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bed6:	b25b      	sxtb	r3, r3
 800bed8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bedc:	d103      	bne.n	800bee6 <xQueueSemaphoreTake+0x142>
 800bede:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bee0:	2200      	movs	r2, #0
 800bee2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bee6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bee8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800beec:	b25b      	sxtb	r3, r3
 800beee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bef2:	d103      	bne.n	800befc <xQueueSemaphoreTake+0x158>
 800bef4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bef6:	2200      	movs	r2, #0
 800bef8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800befc:	f001 fc06 	bl	800d70c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800bf00:	463a      	mov	r2, r7
 800bf02:	f107 030c 	add.w	r3, r7, #12
 800bf06:	4611      	mov	r1, r2
 800bf08:	4618      	mov	r0, r3
 800bf0a:	f000 ff43 	bl	800cd94 <xTaskCheckForTimeOut>
 800bf0e:	4603      	mov	r3, r0
 800bf10:	2b00      	cmp	r3, #0
 800bf12:	d132      	bne.n	800bf7a <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bf14:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800bf16:	f000 f929 	bl	800c16c <prvIsQueueEmpty>
 800bf1a:	4603      	mov	r3, r0
 800bf1c:	2b00      	cmp	r3, #0
 800bf1e:	d026      	beq.n	800bf6e <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800bf20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf22:	681b      	ldr	r3, [r3, #0]
 800bf24:	2b00      	cmp	r3, #0
 800bf26:	d109      	bne.n	800bf3c <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800bf28:	f001 fbbe 	bl	800d6a8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800bf2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf2e:	689b      	ldr	r3, [r3, #8]
 800bf30:	4618      	mov	r0, r3
 800bf32:	f001 f893 	bl	800d05c <xTaskPriorityInherit>
 800bf36:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800bf38:	f001 fbe8 	bl	800d70c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800bf3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf3e:	3324      	adds	r3, #36	; 0x24
 800bf40:	683a      	ldr	r2, [r7, #0]
 800bf42:	4611      	mov	r1, r2
 800bf44:	4618      	mov	r0, r3
 800bf46:	f000 fe85 	bl	800cc54 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800bf4a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800bf4c:	f000 f8bc 	bl	800c0c8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800bf50:	f000 fc96 	bl	800c880 <xTaskResumeAll>
 800bf54:	4603      	mov	r3, r0
 800bf56:	2b00      	cmp	r3, #0
 800bf58:	f47f af67 	bne.w	800be2a <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800bf5c:	4b18      	ldr	r3, [pc, #96]	; (800bfc0 <xQueueSemaphoreTake+0x21c>)
 800bf5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bf62:	601a      	str	r2, [r3, #0]
 800bf64:	f3bf 8f4f 	dsb	sy
 800bf68:	f3bf 8f6f 	isb	sy
 800bf6c:	e75d      	b.n	800be2a <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800bf6e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800bf70:	f000 f8aa 	bl	800c0c8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800bf74:	f000 fc84 	bl	800c880 <xTaskResumeAll>
 800bf78:	e757      	b.n	800be2a <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800bf7a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800bf7c:	f000 f8a4 	bl	800c0c8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800bf80:	f000 fc7e 	bl	800c880 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bf84:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800bf86:	f000 f8f1 	bl	800c16c <prvIsQueueEmpty>
 800bf8a:	4603      	mov	r3, r0
 800bf8c:	2b00      	cmp	r3, #0
 800bf8e:	f43f af4c 	beq.w	800be2a <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800bf92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf94:	2b00      	cmp	r3, #0
 800bf96:	d00d      	beq.n	800bfb4 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800bf98:	f001 fb86 	bl	800d6a8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800bf9c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800bf9e:	f000 f811 	bl	800bfc4 <prvGetDisinheritPriorityAfterTimeout>
 800bfa2:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800bfa4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bfa6:	689b      	ldr	r3, [r3, #8]
 800bfa8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800bfaa:	4618      	mov	r0, r3
 800bfac:	f001 f95e 	bl	800d26c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800bfb0:	f001 fbac 	bl	800d70c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800bfb4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800bfb6:	4618      	mov	r0, r3
 800bfb8:	3738      	adds	r7, #56	; 0x38
 800bfba:	46bd      	mov	sp, r7
 800bfbc:	bd80      	pop	{r7, pc}
 800bfbe:	bf00      	nop
 800bfc0:	e000ed04 	.word	0xe000ed04

0800bfc4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800bfc4:	b480      	push	{r7}
 800bfc6:	b085      	sub	sp, #20
 800bfc8:	af00      	add	r7, sp, #0
 800bfca:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bfd0:	2b00      	cmp	r3, #0
 800bfd2:	d006      	beq.n	800bfe2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800bfd4:	687b      	ldr	r3, [r7, #4]
 800bfd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bfd8:	681b      	ldr	r3, [r3, #0]
 800bfda:	f1c3 0307 	rsb	r3, r3, #7
 800bfde:	60fb      	str	r3, [r7, #12]
 800bfe0:	e001      	b.n	800bfe6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800bfe2:	2300      	movs	r3, #0
 800bfe4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800bfe6:	68fb      	ldr	r3, [r7, #12]
	}
 800bfe8:	4618      	mov	r0, r3
 800bfea:	3714      	adds	r7, #20
 800bfec:	46bd      	mov	sp, r7
 800bfee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bff2:	4770      	bx	lr

0800bff4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800bff4:	b580      	push	{r7, lr}
 800bff6:	b086      	sub	sp, #24
 800bff8:	af00      	add	r7, sp, #0
 800bffa:	60f8      	str	r0, [r7, #12]
 800bffc:	60b9      	str	r1, [r7, #8]
 800bffe:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800c000:	2300      	movs	r3, #0
 800c002:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c004:	68fb      	ldr	r3, [r7, #12]
 800c006:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c008:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800c00a:	68fb      	ldr	r3, [r7, #12]
 800c00c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c00e:	2b00      	cmp	r3, #0
 800c010:	d10d      	bne.n	800c02e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c012:	68fb      	ldr	r3, [r7, #12]
 800c014:	681b      	ldr	r3, [r3, #0]
 800c016:	2b00      	cmp	r3, #0
 800c018:	d14d      	bne.n	800c0b6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c01a:	68fb      	ldr	r3, [r7, #12]
 800c01c:	689b      	ldr	r3, [r3, #8]
 800c01e:	4618      	mov	r0, r3
 800c020:	f001 f89c 	bl	800d15c <xTaskPriorityDisinherit>
 800c024:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800c026:	68fb      	ldr	r3, [r7, #12]
 800c028:	2200      	movs	r2, #0
 800c02a:	609a      	str	r2, [r3, #8]
 800c02c:	e043      	b.n	800c0b6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	2b00      	cmp	r3, #0
 800c032:	d119      	bne.n	800c068 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c034:	68fb      	ldr	r3, [r7, #12]
 800c036:	6858      	ldr	r0, [r3, #4]
 800c038:	68fb      	ldr	r3, [r7, #12]
 800c03a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c03c:	461a      	mov	r2, r3
 800c03e:	68b9      	ldr	r1, [r7, #8]
 800c040:	f001 fe1a 	bl	800dc78 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c044:	68fb      	ldr	r3, [r7, #12]
 800c046:	685a      	ldr	r2, [r3, #4]
 800c048:	68fb      	ldr	r3, [r7, #12]
 800c04a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c04c:	441a      	add	r2, r3
 800c04e:	68fb      	ldr	r3, [r7, #12]
 800c050:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c052:	68fb      	ldr	r3, [r7, #12]
 800c054:	685a      	ldr	r2, [r3, #4]
 800c056:	68fb      	ldr	r3, [r7, #12]
 800c058:	689b      	ldr	r3, [r3, #8]
 800c05a:	429a      	cmp	r2, r3
 800c05c:	d32b      	bcc.n	800c0b6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800c05e:	68fb      	ldr	r3, [r7, #12]
 800c060:	681a      	ldr	r2, [r3, #0]
 800c062:	68fb      	ldr	r3, [r7, #12]
 800c064:	605a      	str	r2, [r3, #4]
 800c066:	e026      	b.n	800c0b6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800c068:	68fb      	ldr	r3, [r7, #12]
 800c06a:	68d8      	ldr	r0, [r3, #12]
 800c06c:	68fb      	ldr	r3, [r7, #12]
 800c06e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c070:	461a      	mov	r2, r3
 800c072:	68b9      	ldr	r1, [r7, #8]
 800c074:	f001 fe00 	bl	800dc78 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800c078:	68fb      	ldr	r3, [r7, #12]
 800c07a:	68da      	ldr	r2, [r3, #12]
 800c07c:	68fb      	ldr	r3, [r7, #12]
 800c07e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c080:	425b      	negs	r3, r3
 800c082:	441a      	add	r2, r3
 800c084:	68fb      	ldr	r3, [r7, #12]
 800c086:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c088:	68fb      	ldr	r3, [r7, #12]
 800c08a:	68da      	ldr	r2, [r3, #12]
 800c08c:	68fb      	ldr	r3, [r7, #12]
 800c08e:	681b      	ldr	r3, [r3, #0]
 800c090:	429a      	cmp	r2, r3
 800c092:	d207      	bcs.n	800c0a4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800c094:	68fb      	ldr	r3, [r7, #12]
 800c096:	689a      	ldr	r2, [r3, #8]
 800c098:	68fb      	ldr	r3, [r7, #12]
 800c09a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c09c:	425b      	negs	r3, r3
 800c09e:	441a      	add	r2, r3
 800c0a0:	68fb      	ldr	r3, [r7, #12]
 800c0a2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	2b02      	cmp	r3, #2
 800c0a8:	d105      	bne.n	800c0b6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c0aa:	693b      	ldr	r3, [r7, #16]
 800c0ac:	2b00      	cmp	r3, #0
 800c0ae:	d002      	beq.n	800c0b6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800c0b0:	693b      	ldr	r3, [r7, #16]
 800c0b2:	3b01      	subs	r3, #1
 800c0b4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800c0b6:	693b      	ldr	r3, [r7, #16]
 800c0b8:	1c5a      	adds	r2, r3, #1
 800c0ba:	68fb      	ldr	r3, [r7, #12]
 800c0bc:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800c0be:	697b      	ldr	r3, [r7, #20]
}
 800c0c0:	4618      	mov	r0, r3
 800c0c2:	3718      	adds	r7, #24
 800c0c4:	46bd      	mov	sp, r7
 800c0c6:	bd80      	pop	{r7, pc}

0800c0c8 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800c0c8:	b580      	push	{r7, lr}
 800c0ca:	b084      	sub	sp, #16
 800c0cc:	af00      	add	r7, sp, #0
 800c0ce:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800c0d0:	f001 faea 	bl	800d6a8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c0da:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c0dc:	e011      	b.n	800c102 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c0e2:	2b00      	cmp	r3, #0
 800c0e4:	d012      	beq.n	800c10c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c0e6:	687b      	ldr	r3, [r7, #4]
 800c0e8:	3324      	adds	r3, #36	; 0x24
 800c0ea:	4618      	mov	r0, r3
 800c0ec:	f000 fdd8 	bl	800cca0 <xTaskRemoveFromEventList>
 800c0f0:	4603      	mov	r3, r0
 800c0f2:	2b00      	cmp	r3, #0
 800c0f4:	d001      	beq.n	800c0fa <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800c0f6:	f000 feb1 	bl	800ce5c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800c0fa:	7bfb      	ldrb	r3, [r7, #15]
 800c0fc:	3b01      	subs	r3, #1
 800c0fe:	b2db      	uxtb	r3, r3
 800c100:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c102:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c106:	2b00      	cmp	r3, #0
 800c108:	dce9      	bgt.n	800c0de <prvUnlockQueue+0x16>
 800c10a:	e000      	b.n	800c10e <prvUnlockQueue+0x46>
					break;
 800c10c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	22ff      	movs	r2, #255	; 0xff
 800c112:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800c116:	f001 faf9 	bl	800d70c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800c11a:	f001 fac5 	bl	800d6a8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800c11e:	687b      	ldr	r3, [r7, #4]
 800c120:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c124:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c126:	e011      	b.n	800c14c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	691b      	ldr	r3, [r3, #16]
 800c12c:	2b00      	cmp	r3, #0
 800c12e:	d012      	beq.n	800c156 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	3310      	adds	r3, #16
 800c134:	4618      	mov	r0, r3
 800c136:	f000 fdb3 	bl	800cca0 <xTaskRemoveFromEventList>
 800c13a:	4603      	mov	r3, r0
 800c13c:	2b00      	cmp	r3, #0
 800c13e:	d001      	beq.n	800c144 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800c140:	f000 fe8c 	bl	800ce5c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800c144:	7bbb      	ldrb	r3, [r7, #14]
 800c146:	3b01      	subs	r3, #1
 800c148:	b2db      	uxtb	r3, r3
 800c14a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c14c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c150:	2b00      	cmp	r3, #0
 800c152:	dce9      	bgt.n	800c128 <prvUnlockQueue+0x60>
 800c154:	e000      	b.n	800c158 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800c156:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	22ff      	movs	r2, #255	; 0xff
 800c15c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800c160:	f001 fad4 	bl	800d70c <vPortExitCritical>
}
 800c164:	bf00      	nop
 800c166:	3710      	adds	r7, #16
 800c168:	46bd      	mov	sp, r7
 800c16a:	bd80      	pop	{r7, pc}

0800c16c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800c16c:	b580      	push	{r7, lr}
 800c16e:	b084      	sub	sp, #16
 800c170:	af00      	add	r7, sp, #0
 800c172:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c174:	f001 fa98 	bl	800d6a8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c17c:	2b00      	cmp	r3, #0
 800c17e:	d102      	bne.n	800c186 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800c180:	2301      	movs	r3, #1
 800c182:	60fb      	str	r3, [r7, #12]
 800c184:	e001      	b.n	800c18a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800c186:	2300      	movs	r3, #0
 800c188:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c18a:	f001 fabf 	bl	800d70c <vPortExitCritical>

	return xReturn;
 800c18e:	68fb      	ldr	r3, [r7, #12]
}
 800c190:	4618      	mov	r0, r3
 800c192:	3710      	adds	r7, #16
 800c194:	46bd      	mov	sp, r7
 800c196:	bd80      	pop	{r7, pc}

0800c198 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800c198:	b580      	push	{r7, lr}
 800c19a:	b084      	sub	sp, #16
 800c19c:	af00      	add	r7, sp, #0
 800c19e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c1a0:	f001 fa82 	bl	800d6a8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c1ac:	429a      	cmp	r2, r3
 800c1ae:	d102      	bne.n	800c1b6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800c1b0:	2301      	movs	r3, #1
 800c1b2:	60fb      	str	r3, [r7, #12]
 800c1b4:	e001      	b.n	800c1ba <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800c1b6:	2300      	movs	r3, #0
 800c1b8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c1ba:	f001 faa7 	bl	800d70c <vPortExitCritical>

	return xReturn;
 800c1be:	68fb      	ldr	r3, [r7, #12]
}
 800c1c0:	4618      	mov	r0, r3
 800c1c2:	3710      	adds	r7, #16
 800c1c4:	46bd      	mov	sp, r7
 800c1c6:	bd80      	pop	{r7, pc}

0800c1c8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800c1c8:	b580      	push	{r7, lr}
 800c1ca:	b08e      	sub	sp, #56	; 0x38
 800c1cc:	af04      	add	r7, sp, #16
 800c1ce:	60f8      	str	r0, [r7, #12]
 800c1d0:	60b9      	str	r1, [r7, #8]
 800c1d2:	607a      	str	r2, [r7, #4]
 800c1d4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800c1d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c1d8:	2b00      	cmp	r3, #0
 800c1da:	d10b      	bne.n	800c1f4 <xTaskCreateStatic+0x2c>
 800c1dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1e0:	b672      	cpsid	i
 800c1e2:	f383 8811 	msr	BASEPRI, r3
 800c1e6:	f3bf 8f6f 	isb	sy
 800c1ea:	f3bf 8f4f 	dsb	sy
 800c1ee:	b662      	cpsie	i
 800c1f0:	623b      	str	r3, [r7, #32]
 800c1f2:	e7fe      	b.n	800c1f2 <xTaskCreateStatic+0x2a>
		configASSERT( pxTaskBuffer != NULL );
 800c1f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c1f6:	2b00      	cmp	r3, #0
 800c1f8:	d10b      	bne.n	800c212 <xTaskCreateStatic+0x4a>
 800c1fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1fe:	b672      	cpsid	i
 800c200:	f383 8811 	msr	BASEPRI, r3
 800c204:	f3bf 8f6f 	isb	sy
 800c208:	f3bf 8f4f 	dsb	sy
 800c20c:	b662      	cpsie	i
 800c20e:	61fb      	str	r3, [r7, #28]
 800c210:	e7fe      	b.n	800c210 <xTaskCreateStatic+0x48>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800c212:	2358      	movs	r3, #88	; 0x58
 800c214:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800c216:	693b      	ldr	r3, [r7, #16]
 800c218:	2b58      	cmp	r3, #88	; 0x58
 800c21a:	d00b      	beq.n	800c234 <xTaskCreateStatic+0x6c>
 800c21c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c220:	b672      	cpsid	i
 800c222:	f383 8811 	msr	BASEPRI, r3
 800c226:	f3bf 8f6f 	isb	sy
 800c22a:	f3bf 8f4f 	dsb	sy
 800c22e:	b662      	cpsie	i
 800c230:	61bb      	str	r3, [r7, #24]
 800c232:	e7fe      	b.n	800c232 <xTaskCreateStatic+0x6a>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800c234:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800c236:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c238:	2b00      	cmp	r3, #0
 800c23a:	d01e      	beq.n	800c27a <xTaskCreateStatic+0xb2>
 800c23c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c23e:	2b00      	cmp	r3, #0
 800c240:	d01b      	beq.n	800c27a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c242:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c244:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800c246:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c248:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c24a:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800c24c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c24e:	2202      	movs	r2, #2
 800c250:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800c254:	2300      	movs	r3, #0
 800c256:	9303      	str	r3, [sp, #12]
 800c258:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c25a:	9302      	str	r3, [sp, #8]
 800c25c:	f107 0314 	add.w	r3, r7, #20
 800c260:	9301      	str	r3, [sp, #4]
 800c262:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c264:	9300      	str	r3, [sp, #0]
 800c266:	683b      	ldr	r3, [r7, #0]
 800c268:	687a      	ldr	r2, [r7, #4]
 800c26a:	68b9      	ldr	r1, [r7, #8]
 800c26c:	68f8      	ldr	r0, [r7, #12]
 800c26e:	f000 f850 	bl	800c312 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c272:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c274:	f000 f8e0 	bl	800c438 <prvAddNewTaskToReadyList>
 800c278:	e001      	b.n	800c27e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800c27a:	2300      	movs	r3, #0
 800c27c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800c27e:	697b      	ldr	r3, [r7, #20]
	}
 800c280:	4618      	mov	r0, r3
 800c282:	3728      	adds	r7, #40	; 0x28
 800c284:	46bd      	mov	sp, r7
 800c286:	bd80      	pop	{r7, pc}

0800c288 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800c288:	b580      	push	{r7, lr}
 800c28a:	b08c      	sub	sp, #48	; 0x30
 800c28c:	af04      	add	r7, sp, #16
 800c28e:	60f8      	str	r0, [r7, #12]
 800c290:	60b9      	str	r1, [r7, #8]
 800c292:	603b      	str	r3, [r7, #0]
 800c294:	4613      	mov	r3, r2
 800c296:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800c298:	88fb      	ldrh	r3, [r7, #6]
 800c29a:	009b      	lsls	r3, r3, #2
 800c29c:	4618      	mov	r0, r3
 800c29e:	f001 fae3 	bl	800d868 <pvPortMalloc>
 800c2a2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800c2a4:	697b      	ldr	r3, [r7, #20]
 800c2a6:	2b00      	cmp	r3, #0
 800c2a8:	d00e      	beq.n	800c2c8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800c2aa:	2058      	movs	r0, #88	; 0x58
 800c2ac:	f001 fadc 	bl	800d868 <pvPortMalloc>
 800c2b0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800c2b2:	69fb      	ldr	r3, [r7, #28]
 800c2b4:	2b00      	cmp	r3, #0
 800c2b6:	d003      	beq.n	800c2c0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800c2b8:	69fb      	ldr	r3, [r7, #28]
 800c2ba:	697a      	ldr	r2, [r7, #20]
 800c2bc:	631a      	str	r2, [r3, #48]	; 0x30
 800c2be:	e005      	b.n	800c2cc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800c2c0:	6978      	ldr	r0, [r7, #20]
 800c2c2:	f001 fb9d 	bl	800da00 <vPortFree>
 800c2c6:	e001      	b.n	800c2cc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800c2c8:	2300      	movs	r3, #0
 800c2ca:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800c2cc:	69fb      	ldr	r3, [r7, #28]
 800c2ce:	2b00      	cmp	r3, #0
 800c2d0:	d017      	beq.n	800c302 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800c2d2:	69fb      	ldr	r3, [r7, #28]
 800c2d4:	2200      	movs	r2, #0
 800c2d6:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800c2da:	88fa      	ldrh	r2, [r7, #6]
 800c2dc:	2300      	movs	r3, #0
 800c2de:	9303      	str	r3, [sp, #12]
 800c2e0:	69fb      	ldr	r3, [r7, #28]
 800c2e2:	9302      	str	r3, [sp, #8]
 800c2e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c2e6:	9301      	str	r3, [sp, #4]
 800c2e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c2ea:	9300      	str	r3, [sp, #0]
 800c2ec:	683b      	ldr	r3, [r7, #0]
 800c2ee:	68b9      	ldr	r1, [r7, #8]
 800c2f0:	68f8      	ldr	r0, [r7, #12]
 800c2f2:	f000 f80e 	bl	800c312 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c2f6:	69f8      	ldr	r0, [r7, #28]
 800c2f8:	f000 f89e 	bl	800c438 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800c2fc:	2301      	movs	r3, #1
 800c2fe:	61bb      	str	r3, [r7, #24]
 800c300:	e002      	b.n	800c308 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800c302:	f04f 33ff 	mov.w	r3, #4294967295
 800c306:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800c308:	69bb      	ldr	r3, [r7, #24]
	}
 800c30a:	4618      	mov	r0, r3
 800c30c:	3720      	adds	r7, #32
 800c30e:	46bd      	mov	sp, r7
 800c310:	bd80      	pop	{r7, pc}

0800c312 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800c312:	b580      	push	{r7, lr}
 800c314:	b088      	sub	sp, #32
 800c316:	af00      	add	r7, sp, #0
 800c318:	60f8      	str	r0, [r7, #12]
 800c31a:	60b9      	str	r1, [r7, #8]
 800c31c:	607a      	str	r2, [r7, #4]
 800c31e:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800c320:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c322:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	009b      	lsls	r3, r3, #2
 800c328:	461a      	mov	r2, r3
 800c32a:	21a5      	movs	r1, #165	; 0xa5
 800c32c:	f001 fcaf 	bl	800dc8e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800c330:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c332:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c334:	6879      	ldr	r1, [r7, #4]
 800c336:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800c33a:	440b      	add	r3, r1
 800c33c:	009b      	lsls	r3, r3, #2
 800c33e:	4413      	add	r3, r2
 800c340:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800c342:	69bb      	ldr	r3, [r7, #24]
 800c344:	f023 0307 	bic.w	r3, r3, #7
 800c348:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800c34a:	69bb      	ldr	r3, [r7, #24]
 800c34c:	f003 0307 	and.w	r3, r3, #7
 800c350:	2b00      	cmp	r3, #0
 800c352:	d00b      	beq.n	800c36c <prvInitialiseNewTask+0x5a>
 800c354:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c358:	b672      	cpsid	i
 800c35a:	f383 8811 	msr	BASEPRI, r3
 800c35e:	f3bf 8f6f 	isb	sy
 800c362:	f3bf 8f4f 	dsb	sy
 800c366:	b662      	cpsie	i
 800c368:	617b      	str	r3, [r7, #20]
 800c36a:	e7fe      	b.n	800c36a <prvInitialiseNewTask+0x58>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800c36c:	68bb      	ldr	r3, [r7, #8]
 800c36e:	2b00      	cmp	r3, #0
 800c370:	d01f      	beq.n	800c3b2 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c372:	2300      	movs	r3, #0
 800c374:	61fb      	str	r3, [r7, #28]
 800c376:	e012      	b.n	800c39e <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800c378:	68ba      	ldr	r2, [r7, #8]
 800c37a:	69fb      	ldr	r3, [r7, #28]
 800c37c:	4413      	add	r3, r2
 800c37e:	7819      	ldrb	r1, [r3, #0]
 800c380:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c382:	69fb      	ldr	r3, [r7, #28]
 800c384:	4413      	add	r3, r2
 800c386:	3334      	adds	r3, #52	; 0x34
 800c388:	460a      	mov	r2, r1
 800c38a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800c38c:	68ba      	ldr	r2, [r7, #8]
 800c38e:	69fb      	ldr	r3, [r7, #28]
 800c390:	4413      	add	r3, r2
 800c392:	781b      	ldrb	r3, [r3, #0]
 800c394:	2b00      	cmp	r3, #0
 800c396:	d006      	beq.n	800c3a6 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c398:	69fb      	ldr	r3, [r7, #28]
 800c39a:	3301      	adds	r3, #1
 800c39c:	61fb      	str	r3, [r7, #28]
 800c39e:	69fb      	ldr	r3, [r7, #28]
 800c3a0:	2b0f      	cmp	r3, #15
 800c3a2:	d9e9      	bls.n	800c378 <prvInitialiseNewTask+0x66>
 800c3a4:	e000      	b.n	800c3a8 <prvInitialiseNewTask+0x96>
			{
				break;
 800c3a6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800c3a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3aa:	2200      	movs	r2, #0
 800c3ac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800c3b0:	e003      	b.n	800c3ba <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800c3b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3b4:	2200      	movs	r2, #0
 800c3b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800c3ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3bc:	2b06      	cmp	r3, #6
 800c3be:	d901      	bls.n	800c3c4 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800c3c0:	2306      	movs	r3, #6
 800c3c2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800c3c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3c6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c3c8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800c3ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3cc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c3ce:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800c3d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3d2:	2200      	movs	r2, #0
 800c3d4:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800c3d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3d8:	3304      	adds	r3, #4
 800c3da:	4618      	mov	r0, r3
 800c3dc:	f7ff f9b8 	bl	800b750 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800c3e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3e2:	3318      	adds	r3, #24
 800c3e4:	4618      	mov	r0, r3
 800c3e6:	f7ff f9b3 	bl	800b750 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800c3ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c3ee:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c3f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3f2:	f1c3 0207 	rsb	r2, r3, #7
 800c3f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3f8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800c3fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c3fe:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* portCRITICAL_NESTING_IN_TCB */

	#if ( configUSE_APPLICATION_TASK_TAG == 1 )
	{
		pxNewTCB->pxTaskTag = NULL;
 800c400:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c402:	2200      	movs	r2, #0
 800c404:	64da      	str	r2, [r3, #76]	; 0x4c
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800c406:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c408:	2200      	movs	r2, #0
 800c40a:	651a      	str	r2, [r3, #80]	; 0x50
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c40c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c40e:	2200      	movs	r2, #0
 800c410:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800c414:	683a      	ldr	r2, [r7, #0]
 800c416:	68f9      	ldr	r1, [r7, #12]
 800c418:	69b8      	ldr	r0, [r7, #24]
 800c41a:	f001 f83d 	bl	800d498 <pxPortInitialiseStack>
 800c41e:	4602      	mov	r2, r0
 800c420:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c422:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800c424:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c426:	2b00      	cmp	r3, #0
 800c428:	d002      	beq.n	800c430 <prvInitialiseNewTask+0x11e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800c42a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c42c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c42e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c430:	bf00      	nop
 800c432:	3720      	adds	r7, #32
 800c434:	46bd      	mov	sp, r7
 800c436:	bd80      	pop	{r7, pc}

0800c438 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800c438:	b580      	push	{r7, lr}
 800c43a:	b082      	sub	sp, #8
 800c43c:	af00      	add	r7, sp, #0
 800c43e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800c440:	f001 f932 	bl	800d6a8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800c444:	4b2a      	ldr	r3, [pc, #168]	; (800c4f0 <prvAddNewTaskToReadyList+0xb8>)
 800c446:	681b      	ldr	r3, [r3, #0]
 800c448:	3301      	adds	r3, #1
 800c44a:	4a29      	ldr	r2, [pc, #164]	; (800c4f0 <prvAddNewTaskToReadyList+0xb8>)
 800c44c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800c44e:	4b29      	ldr	r3, [pc, #164]	; (800c4f4 <prvAddNewTaskToReadyList+0xbc>)
 800c450:	681b      	ldr	r3, [r3, #0]
 800c452:	2b00      	cmp	r3, #0
 800c454:	d109      	bne.n	800c46a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800c456:	4a27      	ldr	r2, [pc, #156]	; (800c4f4 <prvAddNewTaskToReadyList+0xbc>)
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800c45c:	4b24      	ldr	r3, [pc, #144]	; (800c4f0 <prvAddNewTaskToReadyList+0xb8>)
 800c45e:	681b      	ldr	r3, [r3, #0]
 800c460:	2b01      	cmp	r3, #1
 800c462:	d110      	bne.n	800c486 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800c464:	f000 fd20 	bl	800cea8 <prvInitialiseTaskLists>
 800c468:	e00d      	b.n	800c486 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800c46a:	4b23      	ldr	r3, [pc, #140]	; (800c4f8 <prvAddNewTaskToReadyList+0xc0>)
 800c46c:	681b      	ldr	r3, [r3, #0]
 800c46e:	2b00      	cmp	r3, #0
 800c470:	d109      	bne.n	800c486 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800c472:	4b20      	ldr	r3, [pc, #128]	; (800c4f4 <prvAddNewTaskToReadyList+0xbc>)
 800c474:	681b      	ldr	r3, [r3, #0]
 800c476:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c47c:	429a      	cmp	r2, r3
 800c47e:	d802      	bhi.n	800c486 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800c480:	4a1c      	ldr	r2, [pc, #112]	; (800c4f4 <prvAddNewTaskToReadyList+0xbc>)
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800c486:	4b1d      	ldr	r3, [pc, #116]	; (800c4fc <prvAddNewTaskToReadyList+0xc4>)
 800c488:	681b      	ldr	r3, [r3, #0]
 800c48a:	3301      	adds	r3, #1
 800c48c:	4a1b      	ldr	r2, [pc, #108]	; (800c4fc <prvAddNewTaskToReadyList+0xc4>)
 800c48e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c494:	2201      	movs	r2, #1
 800c496:	409a      	lsls	r2, r3
 800c498:	4b19      	ldr	r3, [pc, #100]	; (800c500 <prvAddNewTaskToReadyList+0xc8>)
 800c49a:	681b      	ldr	r3, [r3, #0]
 800c49c:	4313      	orrs	r3, r2
 800c49e:	4a18      	ldr	r2, [pc, #96]	; (800c500 <prvAddNewTaskToReadyList+0xc8>)
 800c4a0:	6013      	str	r3, [r2, #0]
 800c4a2:	687b      	ldr	r3, [r7, #4]
 800c4a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c4a6:	4613      	mov	r3, r2
 800c4a8:	009b      	lsls	r3, r3, #2
 800c4aa:	4413      	add	r3, r2
 800c4ac:	009b      	lsls	r3, r3, #2
 800c4ae:	4a15      	ldr	r2, [pc, #84]	; (800c504 <prvAddNewTaskToReadyList+0xcc>)
 800c4b0:	441a      	add	r2, r3
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	3304      	adds	r3, #4
 800c4b6:	4619      	mov	r1, r3
 800c4b8:	4610      	mov	r0, r2
 800c4ba:	f7ff f956 	bl	800b76a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800c4be:	f001 f925 	bl	800d70c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800c4c2:	4b0d      	ldr	r3, [pc, #52]	; (800c4f8 <prvAddNewTaskToReadyList+0xc0>)
 800c4c4:	681b      	ldr	r3, [r3, #0]
 800c4c6:	2b00      	cmp	r3, #0
 800c4c8:	d00e      	beq.n	800c4e8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800c4ca:	4b0a      	ldr	r3, [pc, #40]	; (800c4f4 <prvAddNewTaskToReadyList+0xbc>)
 800c4cc:	681b      	ldr	r3, [r3, #0]
 800c4ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c4d4:	429a      	cmp	r2, r3
 800c4d6:	d207      	bcs.n	800c4e8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800c4d8:	4b0b      	ldr	r3, [pc, #44]	; (800c508 <prvAddNewTaskToReadyList+0xd0>)
 800c4da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c4de:	601a      	str	r2, [r3, #0]
 800c4e0:	f3bf 8f4f 	dsb	sy
 800c4e4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c4e8:	bf00      	nop
 800c4ea:	3708      	adds	r7, #8
 800c4ec:	46bd      	mov	sp, r7
 800c4ee:	bd80      	pop	{r7, pc}
 800c4f0:	2000059c 	.word	0x2000059c
 800c4f4:	2000049c 	.word	0x2000049c
 800c4f8:	200005a8 	.word	0x200005a8
 800c4fc:	200005b8 	.word	0x200005b8
 800c500:	200005a4 	.word	0x200005a4
 800c504:	200004a0 	.word	0x200004a0
 800c508:	e000ed04 	.word	0xe000ed04

0800c50c <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800c50c:	b580      	push	{r7, lr}
 800c50e:	b08a      	sub	sp, #40	; 0x28
 800c510:	af00      	add	r7, sp, #0
 800c512:	6078      	str	r0, [r7, #4]
 800c514:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800c516:	2300      	movs	r3, #0
 800c518:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	2b00      	cmp	r3, #0
 800c51e:	d10b      	bne.n	800c538 <vTaskDelayUntil+0x2c>
 800c520:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c524:	b672      	cpsid	i
 800c526:	f383 8811 	msr	BASEPRI, r3
 800c52a:	f3bf 8f6f 	isb	sy
 800c52e:	f3bf 8f4f 	dsb	sy
 800c532:	b662      	cpsie	i
 800c534:	617b      	str	r3, [r7, #20]
 800c536:	e7fe      	b.n	800c536 <vTaskDelayUntil+0x2a>
		configASSERT( ( xTimeIncrement > 0U ) );
 800c538:	683b      	ldr	r3, [r7, #0]
 800c53a:	2b00      	cmp	r3, #0
 800c53c:	d10b      	bne.n	800c556 <vTaskDelayUntil+0x4a>
 800c53e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c542:	b672      	cpsid	i
 800c544:	f383 8811 	msr	BASEPRI, r3
 800c548:	f3bf 8f6f 	isb	sy
 800c54c:	f3bf 8f4f 	dsb	sy
 800c550:	b662      	cpsie	i
 800c552:	613b      	str	r3, [r7, #16]
 800c554:	e7fe      	b.n	800c554 <vTaskDelayUntil+0x48>
		configASSERT( uxSchedulerSuspended == 0 );
 800c556:	4b2a      	ldr	r3, [pc, #168]	; (800c600 <vTaskDelayUntil+0xf4>)
 800c558:	681b      	ldr	r3, [r3, #0]
 800c55a:	2b00      	cmp	r3, #0
 800c55c:	d00b      	beq.n	800c576 <vTaskDelayUntil+0x6a>
 800c55e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c562:	b672      	cpsid	i
 800c564:	f383 8811 	msr	BASEPRI, r3
 800c568:	f3bf 8f6f 	isb	sy
 800c56c:	f3bf 8f4f 	dsb	sy
 800c570:	b662      	cpsie	i
 800c572:	60fb      	str	r3, [r7, #12]
 800c574:	e7fe      	b.n	800c574 <vTaskDelayUntil+0x68>

		vTaskSuspendAll();
 800c576:	f000 f975 	bl	800c864 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800c57a:	4b22      	ldr	r3, [pc, #136]	; (800c604 <vTaskDelayUntil+0xf8>)
 800c57c:	681b      	ldr	r3, [r3, #0]
 800c57e:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	681b      	ldr	r3, [r3, #0]
 800c584:	683a      	ldr	r2, [r7, #0]
 800c586:	4413      	add	r3, r2
 800c588:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	681b      	ldr	r3, [r3, #0]
 800c58e:	6a3a      	ldr	r2, [r7, #32]
 800c590:	429a      	cmp	r2, r3
 800c592:	d20b      	bcs.n	800c5ac <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	681b      	ldr	r3, [r3, #0]
 800c598:	69fa      	ldr	r2, [r7, #28]
 800c59a:	429a      	cmp	r2, r3
 800c59c:	d211      	bcs.n	800c5c2 <vTaskDelayUntil+0xb6>
 800c59e:	69fa      	ldr	r2, [r7, #28]
 800c5a0:	6a3b      	ldr	r3, [r7, #32]
 800c5a2:	429a      	cmp	r2, r3
 800c5a4:	d90d      	bls.n	800c5c2 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 800c5a6:	2301      	movs	r3, #1
 800c5a8:	627b      	str	r3, [r7, #36]	; 0x24
 800c5aa:	e00a      	b.n	800c5c2 <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	681b      	ldr	r3, [r3, #0]
 800c5b0:	69fa      	ldr	r2, [r7, #28]
 800c5b2:	429a      	cmp	r2, r3
 800c5b4:	d303      	bcc.n	800c5be <vTaskDelayUntil+0xb2>
 800c5b6:	69fa      	ldr	r2, [r7, #28]
 800c5b8:	6a3b      	ldr	r3, [r7, #32]
 800c5ba:	429a      	cmp	r2, r3
 800c5bc:	d901      	bls.n	800c5c2 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 800c5be:	2301      	movs	r3, #1
 800c5c0:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	69fa      	ldr	r2, [r7, #28]
 800c5c6:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800c5c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c5ca:	2b00      	cmp	r3, #0
 800c5cc:	d006      	beq.n	800c5dc <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800c5ce:	69fa      	ldr	r2, [r7, #28]
 800c5d0:	6a3b      	ldr	r3, [r7, #32]
 800c5d2:	1ad3      	subs	r3, r2, r3
 800c5d4:	2100      	movs	r1, #0
 800c5d6:	4618      	mov	r0, r3
 800c5d8:	f000 fef8 	bl	800d3cc <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800c5dc:	f000 f950 	bl	800c880 <xTaskResumeAll>
 800c5e0:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c5e2:	69bb      	ldr	r3, [r7, #24]
 800c5e4:	2b00      	cmp	r3, #0
 800c5e6:	d107      	bne.n	800c5f8 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 800c5e8:	4b07      	ldr	r3, [pc, #28]	; (800c608 <vTaskDelayUntil+0xfc>)
 800c5ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c5ee:	601a      	str	r2, [r3, #0]
 800c5f0:	f3bf 8f4f 	dsb	sy
 800c5f4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c5f8:	bf00      	nop
 800c5fa:	3728      	adds	r7, #40	; 0x28
 800c5fc:	46bd      	mov	sp, r7
 800c5fe:	bd80      	pop	{r7, pc}
 800c600:	200005c4 	.word	0x200005c4
 800c604:	200005a0 	.word	0x200005a0
 800c608:	e000ed04 	.word	0xe000ed04

0800c60c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800c60c:	b580      	push	{r7, lr}
 800c60e:	b084      	sub	sp, #16
 800c610:	af00      	add	r7, sp, #0
 800c612:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800c614:	2300      	movs	r3, #0
 800c616:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	2b00      	cmp	r3, #0
 800c61c:	d018      	beq.n	800c650 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800c61e:	4b14      	ldr	r3, [pc, #80]	; (800c670 <vTaskDelay+0x64>)
 800c620:	681b      	ldr	r3, [r3, #0]
 800c622:	2b00      	cmp	r3, #0
 800c624:	d00b      	beq.n	800c63e <vTaskDelay+0x32>
 800c626:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c62a:	b672      	cpsid	i
 800c62c:	f383 8811 	msr	BASEPRI, r3
 800c630:	f3bf 8f6f 	isb	sy
 800c634:	f3bf 8f4f 	dsb	sy
 800c638:	b662      	cpsie	i
 800c63a:	60bb      	str	r3, [r7, #8]
 800c63c:	e7fe      	b.n	800c63c <vTaskDelay+0x30>
			vTaskSuspendAll();
 800c63e:	f000 f911 	bl	800c864 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800c642:	2100      	movs	r1, #0
 800c644:	6878      	ldr	r0, [r7, #4]
 800c646:	f000 fec1 	bl	800d3cc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800c64a:	f000 f919 	bl	800c880 <xTaskResumeAll>
 800c64e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c650:	68fb      	ldr	r3, [r7, #12]
 800c652:	2b00      	cmp	r3, #0
 800c654:	d107      	bne.n	800c666 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800c656:	4b07      	ldr	r3, [pc, #28]	; (800c674 <vTaskDelay+0x68>)
 800c658:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c65c:	601a      	str	r2, [r3, #0]
 800c65e:	f3bf 8f4f 	dsb	sy
 800c662:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c666:	bf00      	nop
 800c668:	3710      	adds	r7, #16
 800c66a:	46bd      	mov	sp, r7
 800c66c:	bd80      	pop	{r7, pc}
 800c66e:	bf00      	nop
 800c670:	200005c4 	.word	0x200005c4
 800c674:	e000ed04 	.word	0xe000ed04

0800c678 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 800c678:	b580      	push	{r7, lr}
 800c67a:	b084      	sub	sp, #16
 800c67c:	af00      	add	r7, sp, #0
 800c67e:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800c680:	f001 f812 	bl	800d6a8 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	2b00      	cmp	r3, #0
 800c688:	d102      	bne.n	800c690 <vTaskSuspend+0x18>
 800c68a:	4b3d      	ldr	r3, [pc, #244]	; (800c780 <vTaskSuspend+0x108>)
 800c68c:	681b      	ldr	r3, [r3, #0]
 800c68e:	e000      	b.n	800c692 <vTaskSuspend+0x1a>
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c694:	68fb      	ldr	r3, [r7, #12]
 800c696:	3304      	adds	r3, #4
 800c698:	4618      	mov	r0, r3
 800c69a:	f7ff f8c3 	bl	800b824 <uxListRemove>
 800c69e:	4603      	mov	r3, r0
 800c6a0:	2b00      	cmp	r3, #0
 800c6a2:	d115      	bne.n	800c6d0 <vTaskSuspend+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800c6a4:	68fb      	ldr	r3, [r7, #12]
 800c6a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c6a8:	4936      	ldr	r1, [pc, #216]	; (800c784 <vTaskSuspend+0x10c>)
 800c6aa:	4613      	mov	r3, r2
 800c6ac:	009b      	lsls	r3, r3, #2
 800c6ae:	4413      	add	r3, r2
 800c6b0:	009b      	lsls	r3, r3, #2
 800c6b2:	440b      	add	r3, r1
 800c6b4:	681b      	ldr	r3, [r3, #0]
 800c6b6:	2b00      	cmp	r3, #0
 800c6b8:	d10a      	bne.n	800c6d0 <vTaskSuspend+0x58>
 800c6ba:	68fb      	ldr	r3, [r7, #12]
 800c6bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c6be:	2201      	movs	r2, #1
 800c6c0:	fa02 f303 	lsl.w	r3, r2, r3
 800c6c4:	43da      	mvns	r2, r3
 800c6c6:	4b30      	ldr	r3, [pc, #192]	; (800c788 <vTaskSuspend+0x110>)
 800c6c8:	681b      	ldr	r3, [r3, #0]
 800c6ca:	4013      	ands	r3, r2
 800c6cc:	4a2e      	ldr	r2, [pc, #184]	; (800c788 <vTaskSuspend+0x110>)
 800c6ce:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c6d0:	68fb      	ldr	r3, [r7, #12]
 800c6d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c6d4:	2b00      	cmp	r3, #0
 800c6d6:	d004      	beq.n	800c6e2 <vTaskSuspend+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c6d8:	68fb      	ldr	r3, [r7, #12]
 800c6da:	3318      	adds	r3, #24
 800c6dc:	4618      	mov	r0, r3
 800c6de:	f7ff f8a1 	bl	800b824 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 800c6e2:	68fb      	ldr	r3, [r7, #12]
 800c6e4:	3304      	adds	r3, #4
 800c6e6:	4619      	mov	r1, r3
 800c6e8:	4828      	ldr	r0, [pc, #160]	; (800c78c <vTaskSuspend+0x114>)
 800c6ea:	f7ff f83e 	bl	800b76a <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 800c6ee:	68fb      	ldr	r3, [r7, #12]
 800c6f0:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 800c6f4:	b2db      	uxtb	r3, r3
 800c6f6:	2b01      	cmp	r3, #1
 800c6f8:	d103      	bne.n	800c702 <vTaskSuspend+0x8a>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c6fa:	68fb      	ldr	r3, [r7, #12]
 800c6fc:	2200      	movs	r2, #0
 800c6fe:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 800c702:	f001 f803 	bl	800d70c <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 800c706:	4b22      	ldr	r3, [pc, #136]	; (800c790 <vTaskSuspend+0x118>)
 800c708:	681b      	ldr	r3, [r3, #0]
 800c70a:	2b00      	cmp	r3, #0
 800c70c:	d005      	beq.n	800c71a <vTaskSuspend+0xa2>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 800c70e:	f000 ffcb 	bl	800d6a8 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 800c712:	f000 fc65 	bl	800cfe0 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 800c716:	f000 fff9 	bl	800d70c <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 800c71a:	4b19      	ldr	r3, [pc, #100]	; (800c780 <vTaskSuspend+0x108>)
 800c71c:	681b      	ldr	r3, [r3, #0]
 800c71e:	68fa      	ldr	r2, [r7, #12]
 800c720:	429a      	cmp	r2, r3
 800c722:	d128      	bne.n	800c776 <vTaskSuspend+0xfe>
		{
			if( xSchedulerRunning != pdFALSE )
 800c724:	4b1a      	ldr	r3, [pc, #104]	; (800c790 <vTaskSuspend+0x118>)
 800c726:	681b      	ldr	r3, [r3, #0]
 800c728:	2b00      	cmp	r3, #0
 800c72a:	d018      	beq.n	800c75e <vTaskSuspend+0xe6>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 800c72c:	4b19      	ldr	r3, [pc, #100]	; (800c794 <vTaskSuspend+0x11c>)
 800c72e:	681b      	ldr	r3, [r3, #0]
 800c730:	2b00      	cmp	r3, #0
 800c732:	d00b      	beq.n	800c74c <vTaskSuspend+0xd4>
 800c734:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c738:	b672      	cpsid	i
 800c73a:	f383 8811 	msr	BASEPRI, r3
 800c73e:	f3bf 8f6f 	isb	sy
 800c742:	f3bf 8f4f 	dsb	sy
 800c746:	b662      	cpsie	i
 800c748:	60bb      	str	r3, [r7, #8]
 800c74a:	e7fe      	b.n	800c74a <vTaskSuspend+0xd2>
				portYIELD_WITHIN_API();
 800c74c:	4b12      	ldr	r3, [pc, #72]	; (800c798 <vTaskSuspend+0x120>)
 800c74e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c752:	601a      	str	r2, [r3, #0]
 800c754:	f3bf 8f4f 	dsb	sy
 800c758:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c75c:	e00b      	b.n	800c776 <vTaskSuspend+0xfe>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 800c75e:	4b0b      	ldr	r3, [pc, #44]	; (800c78c <vTaskSuspend+0x114>)
 800c760:	681a      	ldr	r2, [r3, #0]
 800c762:	4b0e      	ldr	r3, [pc, #56]	; (800c79c <vTaskSuspend+0x124>)
 800c764:	681b      	ldr	r3, [r3, #0]
 800c766:	429a      	cmp	r2, r3
 800c768:	d103      	bne.n	800c772 <vTaskSuspend+0xfa>
					pxCurrentTCB = NULL;
 800c76a:	4b05      	ldr	r3, [pc, #20]	; (800c780 <vTaskSuspend+0x108>)
 800c76c:	2200      	movs	r2, #0
 800c76e:	601a      	str	r2, [r3, #0]
	}
 800c770:	e001      	b.n	800c776 <vTaskSuspend+0xfe>
					vTaskSwitchContext();
 800c772:	f000 f9ed 	bl	800cb50 <vTaskSwitchContext>
	}
 800c776:	bf00      	nop
 800c778:	3710      	adds	r7, #16
 800c77a:	46bd      	mov	sp, r7
 800c77c:	bd80      	pop	{r7, pc}
 800c77e:	bf00      	nop
 800c780:	2000049c 	.word	0x2000049c
 800c784:	200004a0 	.word	0x200004a0
 800c788:	200005a4 	.word	0x200005a4
 800c78c:	20000588 	.word	0x20000588
 800c790:	200005a8 	.word	0x200005a8
 800c794:	200005c4 	.word	0x200005c4
 800c798:	e000ed04 	.word	0xe000ed04
 800c79c:	2000059c 	.word	0x2000059c

0800c7a0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800c7a0:	b580      	push	{r7, lr}
 800c7a2:	b08a      	sub	sp, #40	; 0x28
 800c7a4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800c7a6:	2300      	movs	r3, #0
 800c7a8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800c7aa:	2300      	movs	r3, #0
 800c7ac:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800c7ae:	463a      	mov	r2, r7
 800c7b0:	1d39      	adds	r1, r7, #4
 800c7b2:	f107 0308 	add.w	r3, r7, #8
 800c7b6:	4618      	mov	r0, r3
 800c7b8:	f7f3 fec4 	bl	8000544 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800c7bc:	6839      	ldr	r1, [r7, #0]
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	68ba      	ldr	r2, [r7, #8]
 800c7c2:	9202      	str	r2, [sp, #8]
 800c7c4:	9301      	str	r3, [sp, #4]
 800c7c6:	2300      	movs	r3, #0
 800c7c8:	9300      	str	r3, [sp, #0]
 800c7ca:	2300      	movs	r3, #0
 800c7cc:	460a      	mov	r2, r1
 800c7ce:	491f      	ldr	r1, [pc, #124]	; (800c84c <vTaskStartScheduler+0xac>)
 800c7d0:	481f      	ldr	r0, [pc, #124]	; (800c850 <vTaskStartScheduler+0xb0>)
 800c7d2:	f7ff fcf9 	bl	800c1c8 <xTaskCreateStatic>
 800c7d6:	4602      	mov	r2, r0
 800c7d8:	4b1e      	ldr	r3, [pc, #120]	; (800c854 <vTaskStartScheduler+0xb4>)
 800c7da:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800c7dc:	4b1d      	ldr	r3, [pc, #116]	; (800c854 <vTaskStartScheduler+0xb4>)
 800c7de:	681b      	ldr	r3, [r3, #0]
 800c7e0:	2b00      	cmp	r3, #0
 800c7e2:	d002      	beq.n	800c7ea <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800c7e4:	2301      	movs	r3, #1
 800c7e6:	617b      	str	r3, [r7, #20]
 800c7e8:	e001      	b.n	800c7ee <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800c7ea:	2300      	movs	r3, #0
 800c7ec:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800c7ee:	697b      	ldr	r3, [r7, #20]
 800c7f0:	2b01      	cmp	r3, #1
 800c7f2:	d117      	bne.n	800c824 <vTaskStartScheduler+0x84>
 800c7f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7f8:	b672      	cpsid	i
 800c7fa:	f383 8811 	msr	BASEPRI, r3
 800c7fe:	f3bf 8f6f 	isb	sy
 800c802:	f3bf 8f4f 	dsb	sy
 800c806:	b662      	cpsie	i
 800c808:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800c80a:	4b13      	ldr	r3, [pc, #76]	; (800c858 <vTaskStartScheduler+0xb8>)
 800c80c:	f04f 32ff 	mov.w	r2, #4294967295
 800c810:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800c812:	4b12      	ldr	r3, [pc, #72]	; (800c85c <vTaskStartScheduler+0xbc>)
 800c814:	2201      	movs	r2, #1
 800c816:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800c818:	4b11      	ldr	r3, [pc, #68]	; (800c860 <vTaskStartScheduler+0xc0>)
 800c81a:	2200      	movs	r2, #0
 800c81c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800c81e:	f000 fec7 	bl	800d5b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800c822:	e00f      	b.n	800c844 <vTaskStartScheduler+0xa4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800c824:	697b      	ldr	r3, [r7, #20]
 800c826:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c82a:	d10b      	bne.n	800c844 <vTaskStartScheduler+0xa4>
 800c82c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c830:	b672      	cpsid	i
 800c832:	f383 8811 	msr	BASEPRI, r3
 800c836:	f3bf 8f6f 	isb	sy
 800c83a:	f3bf 8f4f 	dsb	sy
 800c83e:	b662      	cpsie	i
 800c840:	60fb      	str	r3, [r7, #12]
 800c842:	e7fe      	b.n	800c842 <vTaskStartScheduler+0xa2>
}
 800c844:	bf00      	nop
 800c846:	3718      	adds	r7, #24
 800c848:	46bd      	mov	sp, r7
 800c84a:	bd80      	pop	{r7, pc}
 800c84c:	0800dd6c 	.word	0x0800dd6c
 800c850:	0800ce75 	.word	0x0800ce75
 800c854:	200005c0 	.word	0x200005c0
 800c858:	200005bc 	.word	0x200005bc
 800c85c:	200005a8 	.word	0x200005a8
 800c860:	200005a0 	.word	0x200005a0

0800c864 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800c864:	b480      	push	{r7}
 800c866:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800c868:	4b04      	ldr	r3, [pc, #16]	; (800c87c <vTaskSuspendAll+0x18>)
 800c86a:	681b      	ldr	r3, [r3, #0]
 800c86c:	3301      	adds	r3, #1
 800c86e:	4a03      	ldr	r2, [pc, #12]	; (800c87c <vTaskSuspendAll+0x18>)
 800c870:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800c872:	bf00      	nop
 800c874:	46bd      	mov	sp, r7
 800c876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c87a:	4770      	bx	lr
 800c87c:	200005c4 	.word	0x200005c4

0800c880 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800c880:	b580      	push	{r7, lr}
 800c882:	b084      	sub	sp, #16
 800c884:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800c886:	2300      	movs	r3, #0
 800c888:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800c88a:	2300      	movs	r3, #0
 800c88c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800c88e:	4b42      	ldr	r3, [pc, #264]	; (800c998 <xTaskResumeAll+0x118>)
 800c890:	681b      	ldr	r3, [r3, #0]
 800c892:	2b00      	cmp	r3, #0
 800c894:	d10b      	bne.n	800c8ae <xTaskResumeAll+0x2e>
 800c896:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c89a:	b672      	cpsid	i
 800c89c:	f383 8811 	msr	BASEPRI, r3
 800c8a0:	f3bf 8f6f 	isb	sy
 800c8a4:	f3bf 8f4f 	dsb	sy
 800c8a8:	b662      	cpsie	i
 800c8aa:	603b      	str	r3, [r7, #0]
 800c8ac:	e7fe      	b.n	800c8ac <xTaskResumeAll+0x2c>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800c8ae:	f000 fefb 	bl	800d6a8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800c8b2:	4b39      	ldr	r3, [pc, #228]	; (800c998 <xTaskResumeAll+0x118>)
 800c8b4:	681b      	ldr	r3, [r3, #0]
 800c8b6:	3b01      	subs	r3, #1
 800c8b8:	4a37      	ldr	r2, [pc, #220]	; (800c998 <xTaskResumeAll+0x118>)
 800c8ba:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c8bc:	4b36      	ldr	r3, [pc, #216]	; (800c998 <xTaskResumeAll+0x118>)
 800c8be:	681b      	ldr	r3, [r3, #0]
 800c8c0:	2b00      	cmp	r3, #0
 800c8c2:	d161      	bne.n	800c988 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800c8c4:	4b35      	ldr	r3, [pc, #212]	; (800c99c <xTaskResumeAll+0x11c>)
 800c8c6:	681b      	ldr	r3, [r3, #0]
 800c8c8:	2b00      	cmp	r3, #0
 800c8ca:	d05d      	beq.n	800c988 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c8cc:	e02e      	b.n	800c92c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c8ce:	4b34      	ldr	r3, [pc, #208]	; (800c9a0 <xTaskResumeAll+0x120>)
 800c8d0:	68db      	ldr	r3, [r3, #12]
 800c8d2:	68db      	ldr	r3, [r3, #12]
 800c8d4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c8d6:	68fb      	ldr	r3, [r7, #12]
 800c8d8:	3318      	adds	r3, #24
 800c8da:	4618      	mov	r0, r3
 800c8dc:	f7fe ffa2 	bl	800b824 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c8e0:	68fb      	ldr	r3, [r7, #12]
 800c8e2:	3304      	adds	r3, #4
 800c8e4:	4618      	mov	r0, r3
 800c8e6:	f7fe ff9d 	bl	800b824 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c8ea:	68fb      	ldr	r3, [r7, #12]
 800c8ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c8ee:	2201      	movs	r2, #1
 800c8f0:	409a      	lsls	r2, r3
 800c8f2:	4b2c      	ldr	r3, [pc, #176]	; (800c9a4 <xTaskResumeAll+0x124>)
 800c8f4:	681b      	ldr	r3, [r3, #0]
 800c8f6:	4313      	orrs	r3, r2
 800c8f8:	4a2a      	ldr	r2, [pc, #168]	; (800c9a4 <xTaskResumeAll+0x124>)
 800c8fa:	6013      	str	r3, [r2, #0]
 800c8fc:	68fb      	ldr	r3, [r7, #12]
 800c8fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c900:	4613      	mov	r3, r2
 800c902:	009b      	lsls	r3, r3, #2
 800c904:	4413      	add	r3, r2
 800c906:	009b      	lsls	r3, r3, #2
 800c908:	4a27      	ldr	r2, [pc, #156]	; (800c9a8 <xTaskResumeAll+0x128>)
 800c90a:	441a      	add	r2, r3
 800c90c:	68fb      	ldr	r3, [r7, #12]
 800c90e:	3304      	adds	r3, #4
 800c910:	4619      	mov	r1, r3
 800c912:	4610      	mov	r0, r2
 800c914:	f7fe ff29 	bl	800b76a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c918:	68fb      	ldr	r3, [r7, #12]
 800c91a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c91c:	4b23      	ldr	r3, [pc, #140]	; (800c9ac <xTaskResumeAll+0x12c>)
 800c91e:	681b      	ldr	r3, [r3, #0]
 800c920:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c922:	429a      	cmp	r2, r3
 800c924:	d302      	bcc.n	800c92c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800c926:	4b22      	ldr	r3, [pc, #136]	; (800c9b0 <xTaskResumeAll+0x130>)
 800c928:	2201      	movs	r2, #1
 800c92a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c92c:	4b1c      	ldr	r3, [pc, #112]	; (800c9a0 <xTaskResumeAll+0x120>)
 800c92e:	681b      	ldr	r3, [r3, #0]
 800c930:	2b00      	cmp	r3, #0
 800c932:	d1cc      	bne.n	800c8ce <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800c934:	68fb      	ldr	r3, [r7, #12]
 800c936:	2b00      	cmp	r3, #0
 800c938:	d001      	beq.n	800c93e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800c93a:	f000 fb51 	bl	800cfe0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800c93e:	4b1d      	ldr	r3, [pc, #116]	; (800c9b4 <xTaskResumeAll+0x134>)
 800c940:	681b      	ldr	r3, [r3, #0]
 800c942:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	2b00      	cmp	r3, #0
 800c948:	d010      	beq.n	800c96c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800c94a:	f000 f847 	bl	800c9dc <xTaskIncrementTick>
 800c94e:	4603      	mov	r3, r0
 800c950:	2b00      	cmp	r3, #0
 800c952:	d002      	beq.n	800c95a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800c954:	4b16      	ldr	r3, [pc, #88]	; (800c9b0 <xTaskResumeAll+0x130>)
 800c956:	2201      	movs	r2, #1
 800c958:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	3b01      	subs	r3, #1
 800c95e:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	2b00      	cmp	r3, #0
 800c964:	d1f1      	bne.n	800c94a <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 800c966:	4b13      	ldr	r3, [pc, #76]	; (800c9b4 <xTaskResumeAll+0x134>)
 800c968:	2200      	movs	r2, #0
 800c96a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800c96c:	4b10      	ldr	r3, [pc, #64]	; (800c9b0 <xTaskResumeAll+0x130>)
 800c96e:	681b      	ldr	r3, [r3, #0]
 800c970:	2b00      	cmp	r3, #0
 800c972:	d009      	beq.n	800c988 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800c974:	2301      	movs	r3, #1
 800c976:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800c978:	4b0f      	ldr	r3, [pc, #60]	; (800c9b8 <xTaskResumeAll+0x138>)
 800c97a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c97e:	601a      	str	r2, [r3, #0]
 800c980:	f3bf 8f4f 	dsb	sy
 800c984:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c988:	f000 fec0 	bl	800d70c <vPortExitCritical>

	return xAlreadyYielded;
 800c98c:	68bb      	ldr	r3, [r7, #8]
}
 800c98e:	4618      	mov	r0, r3
 800c990:	3710      	adds	r7, #16
 800c992:	46bd      	mov	sp, r7
 800c994:	bd80      	pop	{r7, pc}
 800c996:	bf00      	nop
 800c998:	200005c4 	.word	0x200005c4
 800c99c:	2000059c 	.word	0x2000059c
 800c9a0:	2000055c 	.word	0x2000055c
 800c9a4:	200005a4 	.word	0x200005a4
 800c9a8:	200004a0 	.word	0x200004a0
 800c9ac:	2000049c 	.word	0x2000049c
 800c9b0:	200005b0 	.word	0x200005b0
 800c9b4:	200005ac 	.word	0x200005ac
 800c9b8:	e000ed04 	.word	0xe000ed04

0800c9bc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800c9bc:	b480      	push	{r7}
 800c9be:	b083      	sub	sp, #12
 800c9c0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800c9c2:	4b05      	ldr	r3, [pc, #20]	; (800c9d8 <xTaskGetTickCount+0x1c>)
 800c9c4:	681b      	ldr	r3, [r3, #0]
 800c9c6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800c9c8:	687b      	ldr	r3, [r7, #4]
}
 800c9ca:	4618      	mov	r0, r3
 800c9cc:	370c      	adds	r7, #12
 800c9ce:	46bd      	mov	sp, r7
 800c9d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9d4:	4770      	bx	lr
 800c9d6:	bf00      	nop
 800c9d8:	200005a0 	.word	0x200005a0

0800c9dc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800c9dc:	b580      	push	{r7, lr}
 800c9de:	b086      	sub	sp, #24
 800c9e0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800c9e2:	2300      	movs	r3, #0
 800c9e4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c9e6:	4b4f      	ldr	r3, [pc, #316]	; (800cb24 <xTaskIncrementTick+0x148>)
 800c9e8:	681b      	ldr	r3, [r3, #0]
 800c9ea:	2b00      	cmp	r3, #0
 800c9ec:	f040 8089 	bne.w	800cb02 <xTaskIncrementTick+0x126>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800c9f0:	4b4d      	ldr	r3, [pc, #308]	; (800cb28 <xTaskIncrementTick+0x14c>)
 800c9f2:	681b      	ldr	r3, [r3, #0]
 800c9f4:	3301      	adds	r3, #1
 800c9f6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800c9f8:	4a4b      	ldr	r2, [pc, #300]	; (800cb28 <xTaskIncrementTick+0x14c>)
 800c9fa:	693b      	ldr	r3, [r7, #16]
 800c9fc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800c9fe:	693b      	ldr	r3, [r7, #16]
 800ca00:	2b00      	cmp	r3, #0
 800ca02:	d121      	bne.n	800ca48 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800ca04:	4b49      	ldr	r3, [pc, #292]	; (800cb2c <xTaskIncrementTick+0x150>)
 800ca06:	681b      	ldr	r3, [r3, #0]
 800ca08:	681b      	ldr	r3, [r3, #0]
 800ca0a:	2b00      	cmp	r3, #0
 800ca0c:	d00b      	beq.n	800ca26 <xTaskIncrementTick+0x4a>
 800ca0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca12:	b672      	cpsid	i
 800ca14:	f383 8811 	msr	BASEPRI, r3
 800ca18:	f3bf 8f6f 	isb	sy
 800ca1c:	f3bf 8f4f 	dsb	sy
 800ca20:	b662      	cpsie	i
 800ca22:	603b      	str	r3, [r7, #0]
 800ca24:	e7fe      	b.n	800ca24 <xTaskIncrementTick+0x48>
 800ca26:	4b41      	ldr	r3, [pc, #260]	; (800cb2c <xTaskIncrementTick+0x150>)
 800ca28:	681b      	ldr	r3, [r3, #0]
 800ca2a:	60fb      	str	r3, [r7, #12]
 800ca2c:	4b40      	ldr	r3, [pc, #256]	; (800cb30 <xTaskIncrementTick+0x154>)
 800ca2e:	681b      	ldr	r3, [r3, #0]
 800ca30:	4a3e      	ldr	r2, [pc, #248]	; (800cb2c <xTaskIncrementTick+0x150>)
 800ca32:	6013      	str	r3, [r2, #0]
 800ca34:	4a3e      	ldr	r2, [pc, #248]	; (800cb30 <xTaskIncrementTick+0x154>)
 800ca36:	68fb      	ldr	r3, [r7, #12]
 800ca38:	6013      	str	r3, [r2, #0]
 800ca3a:	4b3e      	ldr	r3, [pc, #248]	; (800cb34 <xTaskIncrementTick+0x158>)
 800ca3c:	681b      	ldr	r3, [r3, #0]
 800ca3e:	3301      	adds	r3, #1
 800ca40:	4a3c      	ldr	r2, [pc, #240]	; (800cb34 <xTaskIncrementTick+0x158>)
 800ca42:	6013      	str	r3, [r2, #0]
 800ca44:	f000 facc 	bl	800cfe0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800ca48:	4b3b      	ldr	r3, [pc, #236]	; (800cb38 <xTaskIncrementTick+0x15c>)
 800ca4a:	681b      	ldr	r3, [r3, #0]
 800ca4c:	693a      	ldr	r2, [r7, #16]
 800ca4e:	429a      	cmp	r2, r3
 800ca50:	d348      	bcc.n	800cae4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ca52:	4b36      	ldr	r3, [pc, #216]	; (800cb2c <xTaskIncrementTick+0x150>)
 800ca54:	681b      	ldr	r3, [r3, #0]
 800ca56:	681b      	ldr	r3, [r3, #0]
 800ca58:	2b00      	cmp	r3, #0
 800ca5a:	d104      	bne.n	800ca66 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ca5c:	4b36      	ldr	r3, [pc, #216]	; (800cb38 <xTaskIncrementTick+0x15c>)
 800ca5e:	f04f 32ff 	mov.w	r2, #4294967295
 800ca62:	601a      	str	r2, [r3, #0]
					break;
 800ca64:	e03e      	b.n	800cae4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ca66:	4b31      	ldr	r3, [pc, #196]	; (800cb2c <xTaskIncrementTick+0x150>)
 800ca68:	681b      	ldr	r3, [r3, #0]
 800ca6a:	68db      	ldr	r3, [r3, #12]
 800ca6c:	68db      	ldr	r3, [r3, #12]
 800ca6e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800ca70:	68bb      	ldr	r3, [r7, #8]
 800ca72:	685b      	ldr	r3, [r3, #4]
 800ca74:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800ca76:	693a      	ldr	r2, [r7, #16]
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	429a      	cmp	r2, r3
 800ca7c:	d203      	bcs.n	800ca86 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800ca7e:	4a2e      	ldr	r2, [pc, #184]	; (800cb38 <xTaskIncrementTick+0x15c>)
 800ca80:	687b      	ldr	r3, [r7, #4]
 800ca82:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800ca84:	e02e      	b.n	800cae4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ca86:	68bb      	ldr	r3, [r7, #8]
 800ca88:	3304      	adds	r3, #4
 800ca8a:	4618      	mov	r0, r3
 800ca8c:	f7fe feca 	bl	800b824 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ca90:	68bb      	ldr	r3, [r7, #8]
 800ca92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ca94:	2b00      	cmp	r3, #0
 800ca96:	d004      	beq.n	800caa2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ca98:	68bb      	ldr	r3, [r7, #8]
 800ca9a:	3318      	adds	r3, #24
 800ca9c:	4618      	mov	r0, r3
 800ca9e:	f7fe fec1 	bl	800b824 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800caa2:	68bb      	ldr	r3, [r7, #8]
 800caa4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800caa6:	2201      	movs	r2, #1
 800caa8:	409a      	lsls	r2, r3
 800caaa:	4b24      	ldr	r3, [pc, #144]	; (800cb3c <xTaskIncrementTick+0x160>)
 800caac:	681b      	ldr	r3, [r3, #0]
 800caae:	4313      	orrs	r3, r2
 800cab0:	4a22      	ldr	r2, [pc, #136]	; (800cb3c <xTaskIncrementTick+0x160>)
 800cab2:	6013      	str	r3, [r2, #0]
 800cab4:	68bb      	ldr	r3, [r7, #8]
 800cab6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cab8:	4613      	mov	r3, r2
 800caba:	009b      	lsls	r3, r3, #2
 800cabc:	4413      	add	r3, r2
 800cabe:	009b      	lsls	r3, r3, #2
 800cac0:	4a1f      	ldr	r2, [pc, #124]	; (800cb40 <xTaskIncrementTick+0x164>)
 800cac2:	441a      	add	r2, r3
 800cac4:	68bb      	ldr	r3, [r7, #8]
 800cac6:	3304      	adds	r3, #4
 800cac8:	4619      	mov	r1, r3
 800caca:	4610      	mov	r0, r2
 800cacc:	f7fe fe4d 	bl	800b76a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800cad0:	68bb      	ldr	r3, [r7, #8]
 800cad2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cad4:	4b1b      	ldr	r3, [pc, #108]	; (800cb44 <xTaskIncrementTick+0x168>)
 800cad6:	681b      	ldr	r3, [r3, #0]
 800cad8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cada:	429a      	cmp	r2, r3
 800cadc:	d3b9      	bcc.n	800ca52 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800cade:	2301      	movs	r3, #1
 800cae0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cae2:	e7b6      	b.n	800ca52 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800cae4:	4b17      	ldr	r3, [pc, #92]	; (800cb44 <xTaskIncrementTick+0x168>)
 800cae6:	681b      	ldr	r3, [r3, #0]
 800cae8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800caea:	4915      	ldr	r1, [pc, #84]	; (800cb40 <xTaskIncrementTick+0x164>)
 800caec:	4613      	mov	r3, r2
 800caee:	009b      	lsls	r3, r3, #2
 800caf0:	4413      	add	r3, r2
 800caf2:	009b      	lsls	r3, r3, #2
 800caf4:	440b      	add	r3, r1
 800caf6:	681b      	ldr	r3, [r3, #0]
 800caf8:	2b01      	cmp	r3, #1
 800cafa:	d907      	bls.n	800cb0c <xTaskIncrementTick+0x130>
			{
				xSwitchRequired = pdTRUE;
 800cafc:	2301      	movs	r3, #1
 800cafe:	617b      	str	r3, [r7, #20]
 800cb00:	e004      	b.n	800cb0c <xTaskIncrementTick+0x130>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800cb02:	4b11      	ldr	r3, [pc, #68]	; (800cb48 <xTaskIncrementTick+0x16c>)
 800cb04:	681b      	ldr	r3, [r3, #0]
 800cb06:	3301      	adds	r3, #1
 800cb08:	4a0f      	ldr	r2, [pc, #60]	; (800cb48 <xTaskIncrementTick+0x16c>)
 800cb0a:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800cb0c:	4b0f      	ldr	r3, [pc, #60]	; (800cb4c <xTaskIncrementTick+0x170>)
 800cb0e:	681b      	ldr	r3, [r3, #0]
 800cb10:	2b00      	cmp	r3, #0
 800cb12:	d001      	beq.n	800cb18 <xTaskIncrementTick+0x13c>
		{
			xSwitchRequired = pdTRUE;
 800cb14:	2301      	movs	r3, #1
 800cb16:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800cb18:	697b      	ldr	r3, [r7, #20]
}
 800cb1a:	4618      	mov	r0, r3
 800cb1c:	3718      	adds	r7, #24
 800cb1e:	46bd      	mov	sp, r7
 800cb20:	bd80      	pop	{r7, pc}
 800cb22:	bf00      	nop
 800cb24:	200005c4 	.word	0x200005c4
 800cb28:	200005a0 	.word	0x200005a0
 800cb2c:	20000554 	.word	0x20000554
 800cb30:	20000558 	.word	0x20000558
 800cb34:	200005b4 	.word	0x200005b4
 800cb38:	200005bc 	.word	0x200005bc
 800cb3c:	200005a4 	.word	0x200005a4
 800cb40:	200004a0 	.word	0x200004a0
 800cb44:	2000049c 	.word	0x2000049c
 800cb48:	200005ac 	.word	0x200005ac
 800cb4c:	200005b0 	.word	0x200005b0

0800cb50 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800cb50:	b580      	push	{r7, lr}
 800cb52:	b088      	sub	sp, #32
 800cb54:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800cb56:	4b3a      	ldr	r3, [pc, #232]	; (800cc40 <vTaskSwitchContext+0xf0>)
 800cb58:	681b      	ldr	r3, [r3, #0]
 800cb5a:	2b00      	cmp	r3, #0
 800cb5c:	d003      	beq.n	800cb66 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800cb5e:	4b39      	ldr	r3, [pc, #228]	; (800cc44 <vTaskSwitchContext+0xf4>)
 800cb60:	2201      	movs	r2, #1
 800cb62:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800cb64:	e067      	b.n	800cc36 <vTaskSwitchContext+0xe6>
		xYieldPending = pdFALSE;
 800cb66:	4b37      	ldr	r3, [pc, #220]	; (800cc44 <vTaskSwitchContext+0xf4>)
 800cb68:	2200      	movs	r2, #0
 800cb6a:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 800cb6c:	4b36      	ldr	r3, [pc, #216]	; (800cc48 <vTaskSwitchContext+0xf8>)
 800cb6e:	681b      	ldr	r3, [r3, #0]
 800cb70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cb72:	61fb      	str	r3, [r7, #28]
 800cb74:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
 800cb78:	61bb      	str	r3, [r7, #24]
 800cb7a:	69fb      	ldr	r3, [r7, #28]
 800cb7c:	681b      	ldr	r3, [r3, #0]
 800cb7e:	69ba      	ldr	r2, [r7, #24]
 800cb80:	429a      	cmp	r2, r3
 800cb82:	d111      	bne.n	800cba8 <vTaskSwitchContext+0x58>
 800cb84:	69fb      	ldr	r3, [r7, #28]
 800cb86:	3304      	adds	r3, #4
 800cb88:	681b      	ldr	r3, [r3, #0]
 800cb8a:	69ba      	ldr	r2, [r7, #24]
 800cb8c:	429a      	cmp	r2, r3
 800cb8e:	d10b      	bne.n	800cba8 <vTaskSwitchContext+0x58>
 800cb90:	69fb      	ldr	r3, [r7, #28]
 800cb92:	3308      	adds	r3, #8
 800cb94:	681b      	ldr	r3, [r3, #0]
 800cb96:	69ba      	ldr	r2, [r7, #24]
 800cb98:	429a      	cmp	r2, r3
 800cb9a:	d105      	bne.n	800cba8 <vTaskSwitchContext+0x58>
 800cb9c:	69fb      	ldr	r3, [r7, #28]
 800cb9e:	330c      	adds	r3, #12
 800cba0:	681b      	ldr	r3, [r3, #0]
 800cba2:	69ba      	ldr	r2, [r7, #24]
 800cba4:	429a      	cmp	r2, r3
 800cba6:	d008      	beq.n	800cbba <vTaskSwitchContext+0x6a>
 800cba8:	4b27      	ldr	r3, [pc, #156]	; (800cc48 <vTaskSwitchContext+0xf8>)
 800cbaa:	681a      	ldr	r2, [r3, #0]
 800cbac:	4b26      	ldr	r3, [pc, #152]	; (800cc48 <vTaskSwitchContext+0xf8>)
 800cbae:	681b      	ldr	r3, [r3, #0]
 800cbb0:	3334      	adds	r3, #52	; 0x34
 800cbb2:	4619      	mov	r1, r3
 800cbb4:	4610      	mov	r0, r2
 800cbb6:	f7f3 fcb2 	bl	800051e <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cbba:	4b24      	ldr	r3, [pc, #144]	; (800cc4c <vTaskSwitchContext+0xfc>)
 800cbbc:	681b      	ldr	r3, [r3, #0]
 800cbbe:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800cbc0:	68fb      	ldr	r3, [r7, #12]
 800cbc2:	fab3 f383 	clz	r3, r3
 800cbc6:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800cbc8:	7afb      	ldrb	r3, [r7, #11]
 800cbca:	f1c3 031f 	rsb	r3, r3, #31
 800cbce:	617b      	str	r3, [r7, #20]
 800cbd0:	491f      	ldr	r1, [pc, #124]	; (800cc50 <vTaskSwitchContext+0x100>)
 800cbd2:	697a      	ldr	r2, [r7, #20]
 800cbd4:	4613      	mov	r3, r2
 800cbd6:	009b      	lsls	r3, r3, #2
 800cbd8:	4413      	add	r3, r2
 800cbda:	009b      	lsls	r3, r3, #2
 800cbdc:	440b      	add	r3, r1
 800cbde:	681b      	ldr	r3, [r3, #0]
 800cbe0:	2b00      	cmp	r3, #0
 800cbe2:	d10b      	bne.n	800cbfc <vTaskSwitchContext+0xac>
	__asm volatile
 800cbe4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbe8:	b672      	cpsid	i
 800cbea:	f383 8811 	msr	BASEPRI, r3
 800cbee:	f3bf 8f6f 	isb	sy
 800cbf2:	f3bf 8f4f 	dsb	sy
 800cbf6:	b662      	cpsie	i
 800cbf8:	607b      	str	r3, [r7, #4]
 800cbfa:	e7fe      	b.n	800cbfa <vTaskSwitchContext+0xaa>
 800cbfc:	697a      	ldr	r2, [r7, #20]
 800cbfe:	4613      	mov	r3, r2
 800cc00:	009b      	lsls	r3, r3, #2
 800cc02:	4413      	add	r3, r2
 800cc04:	009b      	lsls	r3, r3, #2
 800cc06:	4a12      	ldr	r2, [pc, #72]	; (800cc50 <vTaskSwitchContext+0x100>)
 800cc08:	4413      	add	r3, r2
 800cc0a:	613b      	str	r3, [r7, #16]
 800cc0c:	693b      	ldr	r3, [r7, #16]
 800cc0e:	685b      	ldr	r3, [r3, #4]
 800cc10:	685a      	ldr	r2, [r3, #4]
 800cc12:	693b      	ldr	r3, [r7, #16]
 800cc14:	605a      	str	r2, [r3, #4]
 800cc16:	693b      	ldr	r3, [r7, #16]
 800cc18:	685a      	ldr	r2, [r3, #4]
 800cc1a:	693b      	ldr	r3, [r7, #16]
 800cc1c:	3308      	adds	r3, #8
 800cc1e:	429a      	cmp	r2, r3
 800cc20:	d104      	bne.n	800cc2c <vTaskSwitchContext+0xdc>
 800cc22:	693b      	ldr	r3, [r7, #16]
 800cc24:	685b      	ldr	r3, [r3, #4]
 800cc26:	685a      	ldr	r2, [r3, #4]
 800cc28:	693b      	ldr	r3, [r7, #16]
 800cc2a:	605a      	str	r2, [r3, #4]
 800cc2c:	693b      	ldr	r3, [r7, #16]
 800cc2e:	685b      	ldr	r3, [r3, #4]
 800cc30:	68db      	ldr	r3, [r3, #12]
 800cc32:	4a05      	ldr	r2, [pc, #20]	; (800cc48 <vTaskSwitchContext+0xf8>)
 800cc34:	6013      	str	r3, [r2, #0]
}
 800cc36:	bf00      	nop
 800cc38:	3720      	adds	r7, #32
 800cc3a:	46bd      	mov	sp, r7
 800cc3c:	bd80      	pop	{r7, pc}
 800cc3e:	bf00      	nop
 800cc40:	200005c4 	.word	0x200005c4
 800cc44:	200005b0 	.word	0x200005b0
 800cc48:	2000049c 	.word	0x2000049c
 800cc4c:	200005a4 	.word	0x200005a4
 800cc50:	200004a0 	.word	0x200004a0

0800cc54 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800cc54:	b580      	push	{r7, lr}
 800cc56:	b084      	sub	sp, #16
 800cc58:	af00      	add	r7, sp, #0
 800cc5a:	6078      	str	r0, [r7, #4]
 800cc5c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	2b00      	cmp	r3, #0
 800cc62:	d10b      	bne.n	800cc7c <vTaskPlaceOnEventList+0x28>
 800cc64:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc68:	b672      	cpsid	i
 800cc6a:	f383 8811 	msr	BASEPRI, r3
 800cc6e:	f3bf 8f6f 	isb	sy
 800cc72:	f3bf 8f4f 	dsb	sy
 800cc76:	b662      	cpsie	i
 800cc78:	60fb      	str	r3, [r7, #12]
 800cc7a:	e7fe      	b.n	800cc7a <vTaskPlaceOnEventList+0x26>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800cc7c:	4b07      	ldr	r3, [pc, #28]	; (800cc9c <vTaskPlaceOnEventList+0x48>)
 800cc7e:	681b      	ldr	r3, [r3, #0]
 800cc80:	3318      	adds	r3, #24
 800cc82:	4619      	mov	r1, r3
 800cc84:	6878      	ldr	r0, [r7, #4]
 800cc86:	f7fe fd94 	bl	800b7b2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800cc8a:	2101      	movs	r1, #1
 800cc8c:	6838      	ldr	r0, [r7, #0]
 800cc8e:	f000 fb9d 	bl	800d3cc <prvAddCurrentTaskToDelayedList>
}
 800cc92:	bf00      	nop
 800cc94:	3710      	adds	r7, #16
 800cc96:	46bd      	mov	sp, r7
 800cc98:	bd80      	pop	{r7, pc}
 800cc9a:	bf00      	nop
 800cc9c:	2000049c 	.word	0x2000049c

0800cca0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800cca0:	b580      	push	{r7, lr}
 800cca2:	b086      	sub	sp, #24
 800cca4:	af00      	add	r7, sp, #0
 800cca6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cca8:	687b      	ldr	r3, [r7, #4]
 800ccaa:	68db      	ldr	r3, [r3, #12]
 800ccac:	68db      	ldr	r3, [r3, #12]
 800ccae:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800ccb0:	693b      	ldr	r3, [r7, #16]
 800ccb2:	2b00      	cmp	r3, #0
 800ccb4:	d10b      	bne.n	800ccce <xTaskRemoveFromEventList+0x2e>
 800ccb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ccba:	b672      	cpsid	i
 800ccbc:	f383 8811 	msr	BASEPRI, r3
 800ccc0:	f3bf 8f6f 	isb	sy
 800ccc4:	f3bf 8f4f 	dsb	sy
 800ccc8:	b662      	cpsie	i
 800ccca:	60fb      	str	r3, [r7, #12]
 800cccc:	e7fe      	b.n	800cccc <xTaskRemoveFromEventList+0x2c>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800ccce:	693b      	ldr	r3, [r7, #16]
 800ccd0:	3318      	adds	r3, #24
 800ccd2:	4618      	mov	r0, r3
 800ccd4:	f7fe fda6 	bl	800b824 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ccd8:	4b1d      	ldr	r3, [pc, #116]	; (800cd50 <xTaskRemoveFromEventList+0xb0>)
 800ccda:	681b      	ldr	r3, [r3, #0]
 800ccdc:	2b00      	cmp	r3, #0
 800ccde:	d11c      	bne.n	800cd1a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800cce0:	693b      	ldr	r3, [r7, #16]
 800cce2:	3304      	adds	r3, #4
 800cce4:	4618      	mov	r0, r3
 800cce6:	f7fe fd9d 	bl	800b824 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800ccea:	693b      	ldr	r3, [r7, #16]
 800ccec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ccee:	2201      	movs	r2, #1
 800ccf0:	409a      	lsls	r2, r3
 800ccf2:	4b18      	ldr	r3, [pc, #96]	; (800cd54 <xTaskRemoveFromEventList+0xb4>)
 800ccf4:	681b      	ldr	r3, [r3, #0]
 800ccf6:	4313      	orrs	r3, r2
 800ccf8:	4a16      	ldr	r2, [pc, #88]	; (800cd54 <xTaskRemoveFromEventList+0xb4>)
 800ccfa:	6013      	str	r3, [r2, #0]
 800ccfc:	693b      	ldr	r3, [r7, #16]
 800ccfe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cd00:	4613      	mov	r3, r2
 800cd02:	009b      	lsls	r3, r3, #2
 800cd04:	4413      	add	r3, r2
 800cd06:	009b      	lsls	r3, r3, #2
 800cd08:	4a13      	ldr	r2, [pc, #76]	; (800cd58 <xTaskRemoveFromEventList+0xb8>)
 800cd0a:	441a      	add	r2, r3
 800cd0c:	693b      	ldr	r3, [r7, #16]
 800cd0e:	3304      	adds	r3, #4
 800cd10:	4619      	mov	r1, r3
 800cd12:	4610      	mov	r0, r2
 800cd14:	f7fe fd29 	bl	800b76a <vListInsertEnd>
 800cd18:	e005      	b.n	800cd26 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800cd1a:	693b      	ldr	r3, [r7, #16]
 800cd1c:	3318      	adds	r3, #24
 800cd1e:	4619      	mov	r1, r3
 800cd20:	480e      	ldr	r0, [pc, #56]	; (800cd5c <xTaskRemoveFromEventList+0xbc>)
 800cd22:	f7fe fd22 	bl	800b76a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800cd26:	693b      	ldr	r3, [r7, #16]
 800cd28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cd2a:	4b0d      	ldr	r3, [pc, #52]	; (800cd60 <xTaskRemoveFromEventList+0xc0>)
 800cd2c:	681b      	ldr	r3, [r3, #0]
 800cd2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd30:	429a      	cmp	r2, r3
 800cd32:	d905      	bls.n	800cd40 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800cd34:	2301      	movs	r3, #1
 800cd36:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800cd38:	4b0a      	ldr	r3, [pc, #40]	; (800cd64 <xTaskRemoveFromEventList+0xc4>)
 800cd3a:	2201      	movs	r2, #1
 800cd3c:	601a      	str	r2, [r3, #0]
 800cd3e:	e001      	b.n	800cd44 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800cd40:	2300      	movs	r3, #0
 800cd42:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800cd44:	697b      	ldr	r3, [r7, #20]
}
 800cd46:	4618      	mov	r0, r3
 800cd48:	3718      	adds	r7, #24
 800cd4a:	46bd      	mov	sp, r7
 800cd4c:	bd80      	pop	{r7, pc}
 800cd4e:	bf00      	nop
 800cd50:	200005c4 	.word	0x200005c4
 800cd54:	200005a4 	.word	0x200005a4
 800cd58:	200004a0 	.word	0x200004a0
 800cd5c:	2000055c 	.word	0x2000055c
 800cd60:	2000049c 	.word	0x2000049c
 800cd64:	200005b0 	.word	0x200005b0

0800cd68 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800cd68:	b480      	push	{r7}
 800cd6a:	b083      	sub	sp, #12
 800cd6c:	af00      	add	r7, sp, #0
 800cd6e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800cd70:	4b06      	ldr	r3, [pc, #24]	; (800cd8c <vTaskInternalSetTimeOutState+0x24>)
 800cd72:	681a      	ldr	r2, [r3, #0]
 800cd74:	687b      	ldr	r3, [r7, #4]
 800cd76:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800cd78:	4b05      	ldr	r3, [pc, #20]	; (800cd90 <vTaskInternalSetTimeOutState+0x28>)
 800cd7a:	681a      	ldr	r2, [r3, #0]
 800cd7c:	687b      	ldr	r3, [r7, #4]
 800cd7e:	605a      	str	r2, [r3, #4]
}
 800cd80:	bf00      	nop
 800cd82:	370c      	adds	r7, #12
 800cd84:	46bd      	mov	sp, r7
 800cd86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd8a:	4770      	bx	lr
 800cd8c:	200005b4 	.word	0x200005b4
 800cd90:	200005a0 	.word	0x200005a0

0800cd94 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800cd94:	b580      	push	{r7, lr}
 800cd96:	b088      	sub	sp, #32
 800cd98:	af00      	add	r7, sp, #0
 800cd9a:	6078      	str	r0, [r7, #4]
 800cd9c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	2b00      	cmp	r3, #0
 800cda2:	d10b      	bne.n	800cdbc <xTaskCheckForTimeOut+0x28>
 800cda4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cda8:	b672      	cpsid	i
 800cdaa:	f383 8811 	msr	BASEPRI, r3
 800cdae:	f3bf 8f6f 	isb	sy
 800cdb2:	f3bf 8f4f 	dsb	sy
 800cdb6:	b662      	cpsie	i
 800cdb8:	613b      	str	r3, [r7, #16]
 800cdba:	e7fe      	b.n	800cdba <xTaskCheckForTimeOut+0x26>
	configASSERT( pxTicksToWait );
 800cdbc:	683b      	ldr	r3, [r7, #0]
 800cdbe:	2b00      	cmp	r3, #0
 800cdc0:	d10b      	bne.n	800cdda <xTaskCheckForTimeOut+0x46>
 800cdc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cdc6:	b672      	cpsid	i
 800cdc8:	f383 8811 	msr	BASEPRI, r3
 800cdcc:	f3bf 8f6f 	isb	sy
 800cdd0:	f3bf 8f4f 	dsb	sy
 800cdd4:	b662      	cpsie	i
 800cdd6:	60fb      	str	r3, [r7, #12]
 800cdd8:	e7fe      	b.n	800cdd8 <xTaskCheckForTimeOut+0x44>

	taskENTER_CRITICAL();
 800cdda:	f000 fc65 	bl	800d6a8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800cdde:	4b1d      	ldr	r3, [pc, #116]	; (800ce54 <xTaskCheckForTimeOut+0xc0>)
 800cde0:	681b      	ldr	r3, [r3, #0]
 800cde2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800cde4:	687b      	ldr	r3, [r7, #4]
 800cde6:	685b      	ldr	r3, [r3, #4]
 800cde8:	69ba      	ldr	r2, [r7, #24]
 800cdea:	1ad3      	subs	r3, r2, r3
 800cdec:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800cdee:	683b      	ldr	r3, [r7, #0]
 800cdf0:	681b      	ldr	r3, [r3, #0]
 800cdf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cdf6:	d102      	bne.n	800cdfe <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800cdf8:	2300      	movs	r3, #0
 800cdfa:	61fb      	str	r3, [r7, #28]
 800cdfc:	e023      	b.n	800ce46 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800cdfe:	687b      	ldr	r3, [r7, #4]
 800ce00:	681a      	ldr	r2, [r3, #0]
 800ce02:	4b15      	ldr	r3, [pc, #84]	; (800ce58 <xTaskCheckForTimeOut+0xc4>)
 800ce04:	681b      	ldr	r3, [r3, #0]
 800ce06:	429a      	cmp	r2, r3
 800ce08:	d007      	beq.n	800ce1a <xTaskCheckForTimeOut+0x86>
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	685b      	ldr	r3, [r3, #4]
 800ce0e:	69ba      	ldr	r2, [r7, #24]
 800ce10:	429a      	cmp	r2, r3
 800ce12:	d302      	bcc.n	800ce1a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800ce14:	2301      	movs	r3, #1
 800ce16:	61fb      	str	r3, [r7, #28]
 800ce18:	e015      	b.n	800ce46 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800ce1a:	683b      	ldr	r3, [r7, #0]
 800ce1c:	681b      	ldr	r3, [r3, #0]
 800ce1e:	697a      	ldr	r2, [r7, #20]
 800ce20:	429a      	cmp	r2, r3
 800ce22:	d20b      	bcs.n	800ce3c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800ce24:	683b      	ldr	r3, [r7, #0]
 800ce26:	681a      	ldr	r2, [r3, #0]
 800ce28:	697b      	ldr	r3, [r7, #20]
 800ce2a:	1ad2      	subs	r2, r2, r3
 800ce2c:	683b      	ldr	r3, [r7, #0]
 800ce2e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800ce30:	6878      	ldr	r0, [r7, #4]
 800ce32:	f7ff ff99 	bl	800cd68 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800ce36:	2300      	movs	r3, #0
 800ce38:	61fb      	str	r3, [r7, #28]
 800ce3a:	e004      	b.n	800ce46 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800ce3c:	683b      	ldr	r3, [r7, #0]
 800ce3e:	2200      	movs	r2, #0
 800ce40:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800ce42:	2301      	movs	r3, #1
 800ce44:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800ce46:	f000 fc61 	bl	800d70c <vPortExitCritical>

	return xReturn;
 800ce4a:	69fb      	ldr	r3, [r7, #28]
}
 800ce4c:	4618      	mov	r0, r3
 800ce4e:	3720      	adds	r7, #32
 800ce50:	46bd      	mov	sp, r7
 800ce52:	bd80      	pop	{r7, pc}
 800ce54:	200005a0 	.word	0x200005a0
 800ce58:	200005b4 	.word	0x200005b4

0800ce5c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800ce5c:	b480      	push	{r7}
 800ce5e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800ce60:	4b03      	ldr	r3, [pc, #12]	; (800ce70 <vTaskMissedYield+0x14>)
 800ce62:	2201      	movs	r2, #1
 800ce64:	601a      	str	r2, [r3, #0]
}
 800ce66:	bf00      	nop
 800ce68:	46bd      	mov	sp, r7
 800ce6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce6e:	4770      	bx	lr
 800ce70:	200005b0 	.word	0x200005b0

0800ce74 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800ce74:	b580      	push	{r7, lr}
 800ce76:	b082      	sub	sp, #8
 800ce78:	af00      	add	r7, sp, #0
 800ce7a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800ce7c:	f000 f854 	bl	800cf28 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800ce80:	4b07      	ldr	r3, [pc, #28]	; (800cea0 <prvIdleTask+0x2c>)
 800ce82:	681b      	ldr	r3, [r3, #0]
 800ce84:	2b01      	cmp	r3, #1
 800ce86:	d907      	bls.n	800ce98 <prvIdleTask+0x24>
			{
				taskYIELD();
 800ce88:	4b06      	ldr	r3, [pc, #24]	; (800cea4 <prvIdleTask+0x30>)
 800ce8a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ce8e:	601a      	str	r2, [r3, #0]
 800ce90:	f3bf 8f4f 	dsb	sy
 800ce94:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 800ce98:	f7f3 fb3a 	bl	8000510 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 800ce9c:	e7ee      	b.n	800ce7c <prvIdleTask+0x8>
 800ce9e:	bf00      	nop
 800cea0:	200004a0 	.word	0x200004a0
 800cea4:	e000ed04 	.word	0xe000ed04

0800cea8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800cea8:	b580      	push	{r7, lr}
 800ceaa:	b082      	sub	sp, #8
 800ceac:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ceae:	2300      	movs	r3, #0
 800ceb0:	607b      	str	r3, [r7, #4]
 800ceb2:	e00c      	b.n	800cece <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800ceb4:	687a      	ldr	r2, [r7, #4]
 800ceb6:	4613      	mov	r3, r2
 800ceb8:	009b      	lsls	r3, r3, #2
 800ceba:	4413      	add	r3, r2
 800cebc:	009b      	lsls	r3, r3, #2
 800cebe:	4a12      	ldr	r2, [pc, #72]	; (800cf08 <prvInitialiseTaskLists+0x60>)
 800cec0:	4413      	add	r3, r2
 800cec2:	4618      	mov	r0, r3
 800cec4:	f7fe fc24 	bl	800b710 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	3301      	adds	r3, #1
 800cecc:	607b      	str	r3, [r7, #4]
 800cece:	687b      	ldr	r3, [r7, #4]
 800ced0:	2b06      	cmp	r3, #6
 800ced2:	d9ef      	bls.n	800ceb4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800ced4:	480d      	ldr	r0, [pc, #52]	; (800cf0c <prvInitialiseTaskLists+0x64>)
 800ced6:	f7fe fc1b 	bl	800b710 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800ceda:	480d      	ldr	r0, [pc, #52]	; (800cf10 <prvInitialiseTaskLists+0x68>)
 800cedc:	f7fe fc18 	bl	800b710 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800cee0:	480c      	ldr	r0, [pc, #48]	; (800cf14 <prvInitialiseTaskLists+0x6c>)
 800cee2:	f7fe fc15 	bl	800b710 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800cee6:	480c      	ldr	r0, [pc, #48]	; (800cf18 <prvInitialiseTaskLists+0x70>)
 800cee8:	f7fe fc12 	bl	800b710 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800ceec:	480b      	ldr	r0, [pc, #44]	; (800cf1c <prvInitialiseTaskLists+0x74>)
 800ceee:	f7fe fc0f 	bl	800b710 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800cef2:	4b0b      	ldr	r3, [pc, #44]	; (800cf20 <prvInitialiseTaskLists+0x78>)
 800cef4:	4a05      	ldr	r2, [pc, #20]	; (800cf0c <prvInitialiseTaskLists+0x64>)
 800cef6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800cef8:	4b0a      	ldr	r3, [pc, #40]	; (800cf24 <prvInitialiseTaskLists+0x7c>)
 800cefa:	4a05      	ldr	r2, [pc, #20]	; (800cf10 <prvInitialiseTaskLists+0x68>)
 800cefc:	601a      	str	r2, [r3, #0]
}
 800cefe:	bf00      	nop
 800cf00:	3708      	adds	r7, #8
 800cf02:	46bd      	mov	sp, r7
 800cf04:	bd80      	pop	{r7, pc}
 800cf06:	bf00      	nop
 800cf08:	200004a0 	.word	0x200004a0
 800cf0c:	2000052c 	.word	0x2000052c
 800cf10:	20000540 	.word	0x20000540
 800cf14:	2000055c 	.word	0x2000055c
 800cf18:	20000570 	.word	0x20000570
 800cf1c:	20000588 	.word	0x20000588
 800cf20:	20000554 	.word	0x20000554
 800cf24:	20000558 	.word	0x20000558

0800cf28 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800cf28:	b580      	push	{r7, lr}
 800cf2a:	b082      	sub	sp, #8
 800cf2c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800cf2e:	e019      	b.n	800cf64 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800cf30:	f000 fbba 	bl	800d6a8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cf34:	4b0f      	ldr	r3, [pc, #60]	; (800cf74 <prvCheckTasksWaitingTermination+0x4c>)
 800cf36:	68db      	ldr	r3, [r3, #12]
 800cf38:	68db      	ldr	r3, [r3, #12]
 800cf3a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	3304      	adds	r3, #4
 800cf40:	4618      	mov	r0, r3
 800cf42:	f7fe fc6f 	bl	800b824 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800cf46:	4b0c      	ldr	r3, [pc, #48]	; (800cf78 <prvCheckTasksWaitingTermination+0x50>)
 800cf48:	681b      	ldr	r3, [r3, #0]
 800cf4a:	3b01      	subs	r3, #1
 800cf4c:	4a0a      	ldr	r2, [pc, #40]	; (800cf78 <prvCheckTasksWaitingTermination+0x50>)
 800cf4e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800cf50:	4b0a      	ldr	r3, [pc, #40]	; (800cf7c <prvCheckTasksWaitingTermination+0x54>)
 800cf52:	681b      	ldr	r3, [r3, #0]
 800cf54:	3b01      	subs	r3, #1
 800cf56:	4a09      	ldr	r2, [pc, #36]	; (800cf7c <prvCheckTasksWaitingTermination+0x54>)
 800cf58:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800cf5a:	f000 fbd7 	bl	800d70c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800cf5e:	6878      	ldr	r0, [r7, #4]
 800cf60:	f000 f80e 	bl	800cf80 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800cf64:	4b05      	ldr	r3, [pc, #20]	; (800cf7c <prvCheckTasksWaitingTermination+0x54>)
 800cf66:	681b      	ldr	r3, [r3, #0]
 800cf68:	2b00      	cmp	r3, #0
 800cf6a:	d1e1      	bne.n	800cf30 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800cf6c:	bf00      	nop
 800cf6e:	3708      	adds	r7, #8
 800cf70:	46bd      	mov	sp, r7
 800cf72:	bd80      	pop	{r7, pc}
 800cf74:	20000570 	.word	0x20000570
 800cf78:	2000059c 	.word	0x2000059c
 800cf7c:	20000584 	.word	0x20000584

0800cf80 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800cf80:	b580      	push	{r7, lr}
 800cf82:	b084      	sub	sp, #16
 800cf84:	af00      	add	r7, sp, #0
 800cf86:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 800cf8e:	2b00      	cmp	r3, #0
 800cf90:	d108      	bne.n	800cfa4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cf96:	4618      	mov	r0, r3
 800cf98:	f000 fd32 	bl	800da00 <vPortFree>
				vPortFree( pxTCB );
 800cf9c:	6878      	ldr	r0, [r7, #4]
 800cf9e:	f000 fd2f 	bl	800da00 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800cfa2:	e019      	b.n	800cfd8 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 800cfaa:	2b01      	cmp	r3, #1
 800cfac:	d103      	bne.n	800cfb6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800cfae:	6878      	ldr	r0, [r7, #4]
 800cfb0:	f000 fd26 	bl	800da00 <vPortFree>
	}
 800cfb4:	e010      	b.n	800cfd8 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800cfb6:	687b      	ldr	r3, [r7, #4]
 800cfb8:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 800cfbc:	2b02      	cmp	r3, #2
 800cfbe:	d00b      	beq.n	800cfd8 <prvDeleteTCB+0x58>
 800cfc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfc4:	b672      	cpsid	i
 800cfc6:	f383 8811 	msr	BASEPRI, r3
 800cfca:	f3bf 8f6f 	isb	sy
 800cfce:	f3bf 8f4f 	dsb	sy
 800cfd2:	b662      	cpsie	i
 800cfd4:	60fb      	str	r3, [r7, #12]
 800cfd6:	e7fe      	b.n	800cfd6 <prvDeleteTCB+0x56>
	}
 800cfd8:	bf00      	nop
 800cfda:	3710      	adds	r7, #16
 800cfdc:	46bd      	mov	sp, r7
 800cfde:	bd80      	pop	{r7, pc}

0800cfe0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800cfe0:	b480      	push	{r7}
 800cfe2:	b083      	sub	sp, #12
 800cfe4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cfe6:	4b0c      	ldr	r3, [pc, #48]	; (800d018 <prvResetNextTaskUnblockTime+0x38>)
 800cfe8:	681b      	ldr	r3, [r3, #0]
 800cfea:	681b      	ldr	r3, [r3, #0]
 800cfec:	2b00      	cmp	r3, #0
 800cfee:	d104      	bne.n	800cffa <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800cff0:	4b0a      	ldr	r3, [pc, #40]	; (800d01c <prvResetNextTaskUnblockTime+0x3c>)
 800cff2:	f04f 32ff 	mov.w	r2, #4294967295
 800cff6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800cff8:	e008      	b.n	800d00c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cffa:	4b07      	ldr	r3, [pc, #28]	; (800d018 <prvResetNextTaskUnblockTime+0x38>)
 800cffc:	681b      	ldr	r3, [r3, #0]
 800cffe:	68db      	ldr	r3, [r3, #12]
 800d000:	68db      	ldr	r3, [r3, #12]
 800d002:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	685b      	ldr	r3, [r3, #4]
 800d008:	4a04      	ldr	r2, [pc, #16]	; (800d01c <prvResetNextTaskUnblockTime+0x3c>)
 800d00a:	6013      	str	r3, [r2, #0]
}
 800d00c:	bf00      	nop
 800d00e:	370c      	adds	r7, #12
 800d010:	46bd      	mov	sp, r7
 800d012:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d016:	4770      	bx	lr
 800d018:	20000554 	.word	0x20000554
 800d01c:	200005bc 	.word	0x200005bc

0800d020 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800d020:	b480      	push	{r7}
 800d022:	b083      	sub	sp, #12
 800d024:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800d026:	4b0b      	ldr	r3, [pc, #44]	; (800d054 <xTaskGetSchedulerState+0x34>)
 800d028:	681b      	ldr	r3, [r3, #0]
 800d02a:	2b00      	cmp	r3, #0
 800d02c:	d102      	bne.n	800d034 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800d02e:	2301      	movs	r3, #1
 800d030:	607b      	str	r3, [r7, #4]
 800d032:	e008      	b.n	800d046 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d034:	4b08      	ldr	r3, [pc, #32]	; (800d058 <xTaskGetSchedulerState+0x38>)
 800d036:	681b      	ldr	r3, [r3, #0]
 800d038:	2b00      	cmp	r3, #0
 800d03a:	d102      	bne.n	800d042 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800d03c:	2302      	movs	r3, #2
 800d03e:	607b      	str	r3, [r7, #4]
 800d040:	e001      	b.n	800d046 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800d042:	2300      	movs	r3, #0
 800d044:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800d046:	687b      	ldr	r3, [r7, #4]
	}
 800d048:	4618      	mov	r0, r3
 800d04a:	370c      	adds	r7, #12
 800d04c:	46bd      	mov	sp, r7
 800d04e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d052:	4770      	bx	lr
 800d054:	200005a8 	.word	0x200005a8
 800d058:	200005c4 	.word	0x200005c4

0800d05c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800d05c:	b580      	push	{r7, lr}
 800d05e:	b084      	sub	sp, #16
 800d060:	af00      	add	r7, sp, #0
 800d062:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800d064:	687b      	ldr	r3, [r7, #4]
 800d066:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800d068:	2300      	movs	r3, #0
 800d06a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	2b00      	cmp	r3, #0
 800d070:	d069      	beq.n	800d146 <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800d072:	68bb      	ldr	r3, [r7, #8]
 800d074:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d076:	4b36      	ldr	r3, [pc, #216]	; (800d150 <xTaskPriorityInherit+0xf4>)
 800d078:	681b      	ldr	r3, [r3, #0]
 800d07a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d07c:	429a      	cmp	r2, r3
 800d07e:	d259      	bcs.n	800d134 <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800d080:	68bb      	ldr	r3, [r7, #8]
 800d082:	699b      	ldr	r3, [r3, #24]
 800d084:	2b00      	cmp	r3, #0
 800d086:	db06      	blt.n	800d096 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d088:	4b31      	ldr	r3, [pc, #196]	; (800d150 <xTaskPriorityInherit+0xf4>)
 800d08a:	681b      	ldr	r3, [r3, #0]
 800d08c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d08e:	f1c3 0207 	rsb	r2, r3, #7
 800d092:	68bb      	ldr	r3, [r7, #8]
 800d094:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800d096:	68bb      	ldr	r3, [r7, #8]
 800d098:	6959      	ldr	r1, [r3, #20]
 800d09a:	68bb      	ldr	r3, [r7, #8]
 800d09c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d09e:	4613      	mov	r3, r2
 800d0a0:	009b      	lsls	r3, r3, #2
 800d0a2:	4413      	add	r3, r2
 800d0a4:	009b      	lsls	r3, r3, #2
 800d0a6:	4a2b      	ldr	r2, [pc, #172]	; (800d154 <xTaskPriorityInherit+0xf8>)
 800d0a8:	4413      	add	r3, r2
 800d0aa:	4299      	cmp	r1, r3
 800d0ac:	d13a      	bne.n	800d124 <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d0ae:	68bb      	ldr	r3, [r7, #8]
 800d0b0:	3304      	adds	r3, #4
 800d0b2:	4618      	mov	r0, r3
 800d0b4:	f7fe fbb6 	bl	800b824 <uxListRemove>
 800d0b8:	4603      	mov	r3, r0
 800d0ba:	2b00      	cmp	r3, #0
 800d0bc:	d115      	bne.n	800d0ea <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 800d0be:	68bb      	ldr	r3, [r7, #8]
 800d0c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d0c2:	4924      	ldr	r1, [pc, #144]	; (800d154 <xTaskPriorityInherit+0xf8>)
 800d0c4:	4613      	mov	r3, r2
 800d0c6:	009b      	lsls	r3, r3, #2
 800d0c8:	4413      	add	r3, r2
 800d0ca:	009b      	lsls	r3, r3, #2
 800d0cc:	440b      	add	r3, r1
 800d0ce:	681b      	ldr	r3, [r3, #0]
 800d0d0:	2b00      	cmp	r3, #0
 800d0d2:	d10a      	bne.n	800d0ea <xTaskPriorityInherit+0x8e>
 800d0d4:	68bb      	ldr	r3, [r7, #8]
 800d0d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d0d8:	2201      	movs	r2, #1
 800d0da:	fa02 f303 	lsl.w	r3, r2, r3
 800d0de:	43da      	mvns	r2, r3
 800d0e0:	4b1d      	ldr	r3, [pc, #116]	; (800d158 <xTaskPriorityInherit+0xfc>)
 800d0e2:	681b      	ldr	r3, [r3, #0]
 800d0e4:	4013      	ands	r3, r2
 800d0e6:	4a1c      	ldr	r2, [pc, #112]	; (800d158 <xTaskPriorityInherit+0xfc>)
 800d0e8:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d0ea:	4b19      	ldr	r3, [pc, #100]	; (800d150 <xTaskPriorityInherit+0xf4>)
 800d0ec:	681b      	ldr	r3, [r3, #0]
 800d0ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d0f0:	68bb      	ldr	r3, [r7, #8]
 800d0f2:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800d0f4:	68bb      	ldr	r3, [r7, #8]
 800d0f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d0f8:	2201      	movs	r2, #1
 800d0fa:	409a      	lsls	r2, r3
 800d0fc:	4b16      	ldr	r3, [pc, #88]	; (800d158 <xTaskPriorityInherit+0xfc>)
 800d0fe:	681b      	ldr	r3, [r3, #0]
 800d100:	4313      	orrs	r3, r2
 800d102:	4a15      	ldr	r2, [pc, #84]	; (800d158 <xTaskPriorityInherit+0xfc>)
 800d104:	6013      	str	r3, [r2, #0]
 800d106:	68bb      	ldr	r3, [r7, #8]
 800d108:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d10a:	4613      	mov	r3, r2
 800d10c:	009b      	lsls	r3, r3, #2
 800d10e:	4413      	add	r3, r2
 800d110:	009b      	lsls	r3, r3, #2
 800d112:	4a10      	ldr	r2, [pc, #64]	; (800d154 <xTaskPriorityInherit+0xf8>)
 800d114:	441a      	add	r2, r3
 800d116:	68bb      	ldr	r3, [r7, #8]
 800d118:	3304      	adds	r3, #4
 800d11a:	4619      	mov	r1, r3
 800d11c:	4610      	mov	r0, r2
 800d11e:	f7fe fb24 	bl	800b76a <vListInsertEnd>
 800d122:	e004      	b.n	800d12e <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d124:	4b0a      	ldr	r3, [pc, #40]	; (800d150 <xTaskPriorityInherit+0xf4>)
 800d126:	681b      	ldr	r3, [r3, #0]
 800d128:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d12a:	68bb      	ldr	r3, [r7, #8]
 800d12c:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800d12e:	2301      	movs	r3, #1
 800d130:	60fb      	str	r3, [r7, #12]
 800d132:	e008      	b.n	800d146 <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800d134:	68bb      	ldr	r3, [r7, #8]
 800d136:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d138:	4b05      	ldr	r3, [pc, #20]	; (800d150 <xTaskPriorityInherit+0xf4>)
 800d13a:	681b      	ldr	r3, [r3, #0]
 800d13c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d13e:	429a      	cmp	r2, r3
 800d140:	d201      	bcs.n	800d146 <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800d142:	2301      	movs	r3, #1
 800d144:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d146:	68fb      	ldr	r3, [r7, #12]
	}
 800d148:	4618      	mov	r0, r3
 800d14a:	3710      	adds	r7, #16
 800d14c:	46bd      	mov	sp, r7
 800d14e:	bd80      	pop	{r7, pc}
 800d150:	2000049c 	.word	0x2000049c
 800d154:	200004a0 	.word	0x200004a0
 800d158:	200005a4 	.word	0x200005a4

0800d15c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800d15c:	b580      	push	{r7, lr}
 800d15e:	b086      	sub	sp, #24
 800d160:	af00      	add	r7, sp, #0
 800d162:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800d164:	687b      	ldr	r3, [r7, #4]
 800d166:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800d168:	2300      	movs	r3, #0
 800d16a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d16c:	687b      	ldr	r3, [r7, #4]
 800d16e:	2b00      	cmp	r3, #0
 800d170:	d070      	beq.n	800d254 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800d172:	4b3b      	ldr	r3, [pc, #236]	; (800d260 <xTaskPriorityDisinherit+0x104>)
 800d174:	681b      	ldr	r3, [r3, #0]
 800d176:	693a      	ldr	r2, [r7, #16]
 800d178:	429a      	cmp	r2, r3
 800d17a:	d00b      	beq.n	800d194 <xTaskPriorityDisinherit+0x38>
 800d17c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d180:	b672      	cpsid	i
 800d182:	f383 8811 	msr	BASEPRI, r3
 800d186:	f3bf 8f6f 	isb	sy
 800d18a:	f3bf 8f4f 	dsb	sy
 800d18e:	b662      	cpsie	i
 800d190:	60fb      	str	r3, [r7, #12]
 800d192:	e7fe      	b.n	800d192 <xTaskPriorityDisinherit+0x36>
			configASSERT( pxTCB->uxMutexesHeld );
 800d194:	693b      	ldr	r3, [r7, #16]
 800d196:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d198:	2b00      	cmp	r3, #0
 800d19a:	d10b      	bne.n	800d1b4 <xTaskPriorityDisinherit+0x58>
 800d19c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1a0:	b672      	cpsid	i
 800d1a2:	f383 8811 	msr	BASEPRI, r3
 800d1a6:	f3bf 8f6f 	isb	sy
 800d1aa:	f3bf 8f4f 	dsb	sy
 800d1ae:	b662      	cpsie	i
 800d1b0:	60bb      	str	r3, [r7, #8]
 800d1b2:	e7fe      	b.n	800d1b2 <xTaskPriorityDisinherit+0x56>
			( pxTCB->uxMutexesHeld )--;
 800d1b4:	693b      	ldr	r3, [r7, #16]
 800d1b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d1b8:	1e5a      	subs	r2, r3, #1
 800d1ba:	693b      	ldr	r3, [r7, #16]
 800d1bc:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800d1be:	693b      	ldr	r3, [r7, #16]
 800d1c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d1c2:	693b      	ldr	r3, [r7, #16]
 800d1c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d1c6:	429a      	cmp	r2, r3
 800d1c8:	d044      	beq.n	800d254 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800d1ca:	693b      	ldr	r3, [r7, #16]
 800d1cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d1ce:	2b00      	cmp	r3, #0
 800d1d0:	d140      	bne.n	800d254 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d1d2:	693b      	ldr	r3, [r7, #16]
 800d1d4:	3304      	adds	r3, #4
 800d1d6:	4618      	mov	r0, r3
 800d1d8:	f7fe fb24 	bl	800b824 <uxListRemove>
 800d1dc:	4603      	mov	r3, r0
 800d1de:	2b00      	cmp	r3, #0
 800d1e0:	d115      	bne.n	800d20e <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800d1e2:	693b      	ldr	r3, [r7, #16]
 800d1e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d1e6:	491f      	ldr	r1, [pc, #124]	; (800d264 <xTaskPriorityDisinherit+0x108>)
 800d1e8:	4613      	mov	r3, r2
 800d1ea:	009b      	lsls	r3, r3, #2
 800d1ec:	4413      	add	r3, r2
 800d1ee:	009b      	lsls	r3, r3, #2
 800d1f0:	440b      	add	r3, r1
 800d1f2:	681b      	ldr	r3, [r3, #0]
 800d1f4:	2b00      	cmp	r3, #0
 800d1f6:	d10a      	bne.n	800d20e <xTaskPriorityDisinherit+0xb2>
 800d1f8:	693b      	ldr	r3, [r7, #16]
 800d1fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d1fc:	2201      	movs	r2, #1
 800d1fe:	fa02 f303 	lsl.w	r3, r2, r3
 800d202:	43da      	mvns	r2, r3
 800d204:	4b18      	ldr	r3, [pc, #96]	; (800d268 <xTaskPriorityDisinherit+0x10c>)
 800d206:	681b      	ldr	r3, [r3, #0]
 800d208:	4013      	ands	r3, r2
 800d20a:	4a17      	ldr	r2, [pc, #92]	; (800d268 <xTaskPriorityDisinherit+0x10c>)
 800d20c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800d20e:	693b      	ldr	r3, [r7, #16]
 800d210:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d212:	693b      	ldr	r3, [r7, #16]
 800d214:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d216:	693b      	ldr	r3, [r7, #16]
 800d218:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d21a:	f1c3 0207 	rsb	r2, r3, #7
 800d21e:	693b      	ldr	r3, [r7, #16]
 800d220:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800d222:	693b      	ldr	r3, [r7, #16]
 800d224:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d226:	2201      	movs	r2, #1
 800d228:	409a      	lsls	r2, r3
 800d22a:	4b0f      	ldr	r3, [pc, #60]	; (800d268 <xTaskPriorityDisinherit+0x10c>)
 800d22c:	681b      	ldr	r3, [r3, #0]
 800d22e:	4313      	orrs	r3, r2
 800d230:	4a0d      	ldr	r2, [pc, #52]	; (800d268 <xTaskPriorityDisinherit+0x10c>)
 800d232:	6013      	str	r3, [r2, #0]
 800d234:	693b      	ldr	r3, [r7, #16]
 800d236:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d238:	4613      	mov	r3, r2
 800d23a:	009b      	lsls	r3, r3, #2
 800d23c:	4413      	add	r3, r2
 800d23e:	009b      	lsls	r3, r3, #2
 800d240:	4a08      	ldr	r2, [pc, #32]	; (800d264 <xTaskPriorityDisinherit+0x108>)
 800d242:	441a      	add	r2, r3
 800d244:	693b      	ldr	r3, [r7, #16]
 800d246:	3304      	adds	r3, #4
 800d248:	4619      	mov	r1, r3
 800d24a:	4610      	mov	r0, r2
 800d24c:	f7fe fa8d 	bl	800b76a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800d250:	2301      	movs	r3, #1
 800d252:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d254:	697b      	ldr	r3, [r7, #20]
	}
 800d256:	4618      	mov	r0, r3
 800d258:	3718      	adds	r7, #24
 800d25a:	46bd      	mov	sp, r7
 800d25c:	bd80      	pop	{r7, pc}
 800d25e:	bf00      	nop
 800d260:	2000049c 	.word	0x2000049c
 800d264:	200004a0 	.word	0x200004a0
 800d268:	200005a4 	.word	0x200005a4

0800d26c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800d26c:	b580      	push	{r7, lr}
 800d26e:	b088      	sub	sp, #32
 800d270:	af00      	add	r7, sp, #0
 800d272:	6078      	str	r0, [r7, #4]
 800d274:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800d276:	687b      	ldr	r3, [r7, #4]
 800d278:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800d27a:	2301      	movs	r3, #1
 800d27c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d27e:	687b      	ldr	r3, [r7, #4]
 800d280:	2b00      	cmp	r3, #0
 800d282:	f000 8085 	beq.w	800d390 <vTaskPriorityDisinheritAfterTimeout+0x124>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800d286:	69bb      	ldr	r3, [r7, #24]
 800d288:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d28a:	2b00      	cmp	r3, #0
 800d28c:	d10b      	bne.n	800d2a6 <vTaskPriorityDisinheritAfterTimeout+0x3a>
 800d28e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d292:	b672      	cpsid	i
 800d294:	f383 8811 	msr	BASEPRI, r3
 800d298:	f3bf 8f6f 	isb	sy
 800d29c:	f3bf 8f4f 	dsb	sy
 800d2a0:	b662      	cpsie	i
 800d2a2:	60fb      	str	r3, [r7, #12]
 800d2a4:	e7fe      	b.n	800d2a4 <vTaskPriorityDisinheritAfterTimeout+0x38>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800d2a6:	69bb      	ldr	r3, [r7, #24]
 800d2a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d2aa:	683a      	ldr	r2, [r7, #0]
 800d2ac:	429a      	cmp	r2, r3
 800d2ae:	d902      	bls.n	800d2b6 <vTaskPriorityDisinheritAfterTimeout+0x4a>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800d2b0:	683b      	ldr	r3, [r7, #0]
 800d2b2:	61fb      	str	r3, [r7, #28]
 800d2b4:	e002      	b.n	800d2bc <vTaskPriorityDisinheritAfterTimeout+0x50>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800d2b6:	69bb      	ldr	r3, [r7, #24]
 800d2b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d2ba:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800d2bc:	69bb      	ldr	r3, [r7, #24]
 800d2be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d2c0:	69fa      	ldr	r2, [r7, #28]
 800d2c2:	429a      	cmp	r2, r3
 800d2c4:	d064      	beq.n	800d390 <vTaskPriorityDisinheritAfterTimeout+0x124>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800d2c6:	69bb      	ldr	r3, [r7, #24]
 800d2c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d2ca:	697a      	ldr	r2, [r7, #20]
 800d2cc:	429a      	cmp	r2, r3
 800d2ce:	d15f      	bne.n	800d390 <vTaskPriorityDisinheritAfterTimeout+0x124>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800d2d0:	4b31      	ldr	r3, [pc, #196]	; (800d398 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 800d2d2:	681b      	ldr	r3, [r3, #0]
 800d2d4:	69ba      	ldr	r2, [r7, #24]
 800d2d6:	429a      	cmp	r2, r3
 800d2d8:	d10b      	bne.n	800d2f2 <vTaskPriorityDisinheritAfterTimeout+0x86>
 800d2da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d2de:	b672      	cpsid	i
 800d2e0:	f383 8811 	msr	BASEPRI, r3
 800d2e4:	f3bf 8f6f 	isb	sy
 800d2e8:	f3bf 8f4f 	dsb	sy
 800d2ec:	b662      	cpsie	i
 800d2ee:	60bb      	str	r3, [r7, #8]
 800d2f0:	e7fe      	b.n	800d2f0 <vTaskPriorityDisinheritAfterTimeout+0x84>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800d2f2:	69bb      	ldr	r3, [r7, #24]
 800d2f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d2f6:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800d2f8:	69bb      	ldr	r3, [r7, #24]
 800d2fa:	69fa      	ldr	r2, [r7, #28]
 800d2fc:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800d2fe:	69bb      	ldr	r3, [r7, #24]
 800d300:	699b      	ldr	r3, [r3, #24]
 800d302:	2b00      	cmp	r3, #0
 800d304:	db04      	blt.n	800d310 <vTaskPriorityDisinheritAfterTimeout+0xa4>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d306:	69fb      	ldr	r3, [r7, #28]
 800d308:	f1c3 0207 	rsb	r2, r3, #7
 800d30c:	69bb      	ldr	r3, [r7, #24]
 800d30e:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800d310:	69bb      	ldr	r3, [r7, #24]
 800d312:	6959      	ldr	r1, [r3, #20]
 800d314:	693a      	ldr	r2, [r7, #16]
 800d316:	4613      	mov	r3, r2
 800d318:	009b      	lsls	r3, r3, #2
 800d31a:	4413      	add	r3, r2
 800d31c:	009b      	lsls	r3, r3, #2
 800d31e:	4a1f      	ldr	r2, [pc, #124]	; (800d39c <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800d320:	4413      	add	r3, r2
 800d322:	4299      	cmp	r1, r3
 800d324:	d134      	bne.n	800d390 <vTaskPriorityDisinheritAfterTimeout+0x124>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d326:	69bb      	ldr	r3, [r7, #24]
 800d328:	3304      	adds	r3, #4
 800d32a:	4618      	mov	r0, r3
 800d32c:	f7fe fa7a 	bl	800b824 <uxListRemove>
 800d330:	4603      	mov	r3, r0
 800d332:	2b00      	cmp	r3, #0
 800d334:	d115      	bne.n	800d362 <vTaskPriorityDisinheritAfterTimeout+0xf6>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800d336:	69bb      	ldr	r3, [r7, #24]
 800d338:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d33a:	4918      	ldr	r1, [pc, #96]	; (800d39c <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800d33c:	4613      	mov	r3, r2
 800d33e:	009b      	lsls	r3, r3, #2
 800d340:	4413      	add	r3, r2
 800d342:	009b      	lsls	r3, r3, #2
 800d344:	440b      	add	r3, r1
 800d346:	681b      	ldr	r3, [r3, #0]
 800d348:	2b00      	cmp	r3, #0
 800d34a:	d10a      	bne.n	800d362 <vTaskPriorityDisinheritAfterTimeout+0xf6>
 800d34c:	69bb      	ldr	r3, [r7, #24]
 800d34e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d350:	2201      	movs	r2, #1
 800d352:	fa02 f303 	lsl.w	r3, r2, r3
 800d356:	43da      	mvns	r2, r3
 800d358:	4b11      	ldr	r3, [pc, #68]	; (800d3a0 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800d35a:	681b      	ldr	r3, [r3, #0]
 800d35c:	4013      	ands	r3, r2
 800d35e:	4a10      	ldr	r2, [pc, #64]	; (800d3a0 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800d360:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800d362:	69bb      	ldr	r3, [r7, #24]
 800d364:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d366:	2201      	movs	r2, #1
 800d368:	409a      	lsls	r2, r3
 800d36a:	4b0d      	ldr	r3, [pc, #52]	; (800d3a0 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800d36c:	681b      	ldr	r3, [r3, #0]
 800d36e:	4313      	orrs	r3, r2
 800d370:	4a0b      	ldr	r2, [pc, #44]	; (800d3a0 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800d372:	6013      	str	r3, [r2, #0]
 800d374:	69bb      	ldr	r3, [r7, #24]
 800d376:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d378:	4613      	mov	r3, r2
 800d37a:	009b      	lsls	r3, r3, #2
 800d37c:	4413      	add	r3, r2
 800d37e:	009b      	lsls	r3, r3, #2
 800d380:	4a06      	ldr	r2, [pc, #24]	; (800d39c <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800d382:	441a      	add	r2, r3
 800d384:	69bb      	ldr	r3, [r7, #24]
 800d386:	3304      	adds	r3, #4
 800d388:	4619      	mov	r1, r3
 800d38a:	4610      	mov	r0, r2
 800d38c:	f7fe f9ed 	bl	800b76a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d390:	bf00      	nop
 800d392:	3720      	adds	r7, #32
 800d394:	46bd      	mov	sp, r7
 800d396:	bd80      	pop	{r7, pc}
 800d398:	2000049c 	.word	0x2000049c
 800d39c:	200004a0 	.word	0x200004a0
 800d3a0:	200005a4 	.word	0x200005a4

0800d3a4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800d3a4:	b480      	push	{r7}
 800d3a6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800d3a8:	4b07      	ldr	r3, [pc, #28]	; (800d3c8 <pvTaskIncrementMutexHeldCount+0x24>)
 800d3aa:	681b      	ldr	r3, [r3, #0]
 800d3ac:	2b00      	cmp	r3, #0
 800d3ae:	d004      	beq.n	800d3ba <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800d3b0:	4b05      	ldr	r3, [pc, #20]	; (800d3c8 <pvTaskIncrementMutexHeldCount+0x24>)
 800d3b2:	681b      	ldr	r3, [r3, #0]
 800d3b4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800d3b6:	3201      	adds	r2, #1
 800d3b8:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800d3ba:	4b03      	ldr	r3, [pc, #12]	; (800d3c8 <pvTaskIncrementMutexHeldCount+0x24>)
 800d3bc:	681b      	ldr	r3, [r3, #0]
	}
 800d3be:	4618      	mov	r0, r3
 800d3c0:	46bd      	mov	sp, r7
 800d3c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3c6:	4770      	bx	lr
 800d3c8:	2000049c 	.word	0x2000049c

0800d3cc <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800d3cc:	b580      	push	{r7, lr}
 800d3ce:	b084      	sub	sp, #16
 800d3d0:	af00      	add	r7, sp, #0
 800d3d2:	6078      	str	r0, [r7, #4]
 800d3d4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800d3d6:	4b29      	ldr	r3, [pc, #164]	; (800d47c <prvAddCurrentTaskToDelayedList+0xb0>)
 800d3d8:	681b      	ldr	r3, [r3, #0]
 800d3da:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d3dc:	4b28      	ldr	r3, [pc, #160]	; (800d480 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d3de:	681b      	ldr	r3, [r3, #0]
 800d3e0:	3304      	adds	r3, #4
 800d3e2:	4618      	mov	r0, r3
 800d3e4:	f7fe fa1e 	bl	800b824 <uxListRemove>
 800d3e8:	4603      	mov	r3, r0
 800d3ea:	2b00      	cmp	r3, #0
 800d3ec:	d10b      	bne.n	800d406 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800d3ee:	4b24      	ldr	r3, [pc, #144]	; (800d480 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d3f0:	681b      	ldr	r3, [r3, #0]
 800d3f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d3f4:	2201      	movs	r2, #1
 800d3f6:	fa02 f303 	lsl.w	r3, r2, r3
 800d3fa:	43da      	mvns	r2, r3
 800d3fc:	4b21      	ldr	r3, [pc, #132]	; (800d484 <prvAddCurrentTaskToDelayedList+0xb8>)
 800d3fe:	681b      	ldr	r3, [r3, #0]
 800d400:	4013      	ands	r3, r2
 800d402:	4a20      	ldr	r2, [pc, #128]	; (800d484 <prvAddCurrentTaskToDelayedList+0xb8>)
 800d404:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d40c:	d10a      	bne.n	800d424 <prvAddCurrentTaskToDelayedList+0x58>
 800d40e:	683b      	ldr	r3, [r7, #0]
 800d410:	2b00      	cmp	r3, #0
 800d412:	d007      	beq.n	800d424 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d414:	4b1a      	ldr	r3, [pc, #104]	; (800d480 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d416:	681b      	ldr	r3, [r3, #0]
 800d418:	3304      	adds	r3, #4
 800d41a:	4619      	mov	r1, r3
 800d41c:	481a      	ldr	r0, [pc, #104]	; (800d488 <prvAddCurrentTaskToDelayedList+0xbc>)
 800d41e:	f7fe f9a4 	bl	800b76a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800d422:	e026      	b.n	800d472 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800d424:	68fa      	ldr	r2, [r7, #12]
 800d426:	687b      	ldr	r3, [r7, #4]
 800d428:	4413      	add	r3, r2
 800d42a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800d42c:	4b14      	ldr	r3, [pc, #80]	; (800d480 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d42e:	681b      	ldr	r3, [r3, #0]
 800d430:	68ba      	ldr	r2, [r7, #8]
 800d432:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800d434:	68ba      	ldr	r2, [r7, #8]
 800d436:	68fb      	ldr	r3, [r7, #12]
 800d438:	429a      	cmp	r2, r3
 800d43a:	d209      	bcs.n	800d450 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d43c:	4b13      	ldr	r3, [pc, #76]	; (800d48c <prvAddCurrentTaskToDelayedList+0xc0>)
 800d43e:	681a      	ldr	r2, [r3, #0]
 800d440:	4b0f      	ldr	r3, [pc, #60]	; (800d480 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d442:	681b      	ldr	r3, [r3, #0]
 800d444:	3304      	adds	r3, #4
 800d446:	4619      	mov	r1, r3
 800d448:	4610      	mov	r0, r2
 800d44a:	f7fe f9b2 	bl	800b7b2 <vListInsert>
}
 800d44e:	e010      	b.n	800d472 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d450:	4b0f      	ldr	r3, [pc, #60]	; (800d490 <prvAddCurrentTaskToDelayedList+0xc4>)
 800d452:	681a      	ldr	r2, [r3, #0]
 800d454:	4b0a      	ldr	r3, [pc, #40]	; (800d480 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d456:	681b      	ldr	r3, [r3, #0]
 800d458:	3304      	adds	r3, #4
 800d45a:	4619      	mov	r1, r3
 800d45c:	4610      	mov	r0, r2
 800d45e:	f7fe f9a8 	bl	800b7b2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800d462:	4b0c      	ldr	r3, [pc, #48]	; (800d494 <prvAddCurrentTaskToDelayedList+0xc8>)
 800d464:	681b      	ldr	r3, [r3, #0]
 800d466:	68ba      	ldr	r2, [r7, #8]
 800d468:	429a      	cmp	r2, r3
 800d46a:	d202      	bcs.n	800d472 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800d46c:	4a09      	ldr	r2, [pc, #36]	; (800d494 <prvAddCurrentTaskToDelayedList+0xc8>)
 800d46e:	68bb      	ldr	r3, [r7, #8]
 800d470:	6013      	str	r3, [r2, #0]
}
 800d472:	bf00      	nop
 800d474:	3710      	adds	r7, #16
 800d476:	46bd      	mov	sp, r7
 800d478:	bd80      	pop	{r7, pc}
 800d47a:	bf00      	nop
 800d47c:	200005a0 	.word	0x200005a0
 800d480:	2000049c 	.word	0x2000049c
 800d484:	200005a4 	.word	0x200005a4
 800d488:	20000588 	.word	0x20000588
 800d48c:	20000558 	.word	0x20000558
 800d490:	20000554 	.word	0x20000554
 800d494:	200005bc 	.word	0x200005bc

0800d498 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800d498:	b480      	push	{r7}
 800d49a:	b085      	sub	sp, #20
 800d49c:	af00      	add	r7, sp, #0
 800d49e:	60f8      	str	r0, [r7, #12]
 800d4a0:	60b9      	str	r1, [r7, #8]
 800d4a2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800d4a4:	68fb      	ldr	r3, [r7, #12]
 800d4a6:	3b04      	subs	r3, #4
 800d4a8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800d4aa:	68fb      	ldr	r3, [r7, #12]
 800d4ac:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800d4b0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d4b2:	68fb      	ldr	r3, [r7, #12]
 800d4b4:	3b04      	subs	r3, #4
 800d4b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800d4b8:	68bb      	ldr	r3, [r7, #8]
 800d4ba:	f023 0201 	bic.w	r2, r3, #1
 800d4be:	68fb      	ldr	r3, [r7, #12]
 800d4c0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d4c2:	68fb      	ldr	r3, [r7, #12]
 800d4c4:	3b04      	subs	r3, #4
 800d4c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800d4c8:	4a0c      	ldr	r2, [pc, #48]	; (800d4fc <pxPortInitialiseStack+0x64>)
 800d4ca:	68fb      	ldr	r3, [r7, #12]
 800d4cc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800d4ce:	68fb      	ldr	r3, [r7, #12]
 800d4d0:	3b14      	subs	r3, #20
 800d4d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800d4d4:	687a      	ldr	r2, [r7, #4]
 800d4d6:	68fb      	ldr	r3, [r7, #12]
 800d4d8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800d4da:	68fb      	ldr	r3, [r7, #12]
 800d4dc:	3b04      	subs	r3, #4
 800d4de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800d4e0:	68fb      	ldr	r3, [r7, #12]
 800d4e2:	f06f 0202 	mvn.w	r2, #2
 800d4e6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800d4e8:	68fb      	ldr	r3, [r7, #12]
 800d4ea:	3b20      	subs	r3, #32
 800d4ec:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800d4ee:	68fb      	ldr	r3, [r7, #12]
}
 800d4f0:	4618      	mov	r0, r3
 800d4f2:	3714      	adds	r7, #20
 800d4f4:	46bd      	mov	sp, r7
 800d4f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4fa:	4770      	bx	lr
 800d4fc:	0800d501 	.word	0x0800d501

0800d500 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800d500:	b480      	push	{r7}
 800d502:	b085      	sub	sp, #20
 800d504:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800d506:	2300      	movs	r3, #0
 800d508:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800d50a:	4b13      	ldr	r3, [pc, #76]	; (800d558 <prvTaskExitError+0x58>)
 800d50c:	681b      	ldr	r3, [r3, #0]
 800d50e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d512:	d00b      	beq.n	800d52c <prvTaskExitError+0x2c>
 800d514:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d518:	b672      	cpsid	i
 800d51a:	f383 8811 	msr	BASEPRI, r3
 800d51e:	f3bf 8f6f 	isb	sy
 800d522:	f3bf 8f4f 	dsb	sy
 800d526:	b662      	cpsie	i
 800d528:	60fb      	str	r3, [r7, #12]
 800d52a:	e7fe      	b.n	800d52a <prvTaskExitError+0x2a>
 800d52c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d530:	b672      	cpsid	i
 800d532:	f383 8811 	msr	BASEPRI, r3
 800d536:	f3bf 8f6f 	isb	sy
 800d53a:	f3bf 8f4f 	dsb	sy
 800d53e:	b662      	cpsie	i
 800d540:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800d542:	bf00      	nop
 800d544:	687b      	ldr	r3, [r7, #4]
 800d546:	2b00      	cmp	r3, #0
 800d548:	d0fc      	beq.n	800d544 <prvTaskExitError+0x44>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800d54a:	bf00      	nop
 800d54c:	3714      	adds	r7, #20
 800d54e:	46bd      	mov	sp, r7
 800d550:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d554:	4770      	bx	lr
 800d556:	bf00      	nop
 800d558:	20000054 	.word	0x20000054
 800d55c:	00000000 	.word	0x00000000

0800d560 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800d560:	4b07      	ldr	r3, [pc, #28]	; (800d580 <pxCurrentTCBConst2>)
 800d562:	6819      	ldr	r1, [r3, #0]
 800d564:	6808      	ldr	r0, [r1, #0]
 800d566:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d56a:	f380 8809 	msr	PSP, r0
 800d56e:	f3bf 8f6f 	isb	sy
 800d572:	f04f 0000 	mov.w	r0, #0
 800d576:	f380 8811 	msr	BASEPRI, r0
 800d57a:	4770      	bx	lr
 800d57c:	f3af 8000 	nop.w

0800d580 <pxCurrentTCBConst2>:
 800d580:	2000049c 	.word	0x2000049c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800d584:	bf00      	nop
 800d586:	bf00      	nop

0800d588 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800d588:	4808      	ldr	r0, [pc, #32]	; (800d5ac <prvPortStartFirstTask+0x24>)
 800d58a:	6800      	ldr	r0, [r0, #0]
 800d58c:	6800      	ldr	r0, [r0, #0]
 800d58e:	f380 8808 	msr	MSP, r0
 800d592:	f04f 0000 	mov.w	r0, #0
 800d596:	f380 8814 	msr	CONTROL, r0
 800d59a:	b662      	cpsie	i
 800d59c:	b661      	cpsie	f
 800d59e:	f3bf 8f4f 	dsb	sy
 800d5a2:	f3bf 8f6f 	isb	sy
 800d5a6:	df00      	svc	0
 800d5a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800d5aa:	bf00      	nop
 800d5ac:	e000ed08 	.word	0xe000ed08

0800d5b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800d5b0:	b580      	push	{r7, lr}
 800d5b2:	b084      	sub	sp, #16
 800d5b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800d5b6:	4b36      	ldr	r3, [pc, #216]	; (800d690 <xPortStartScheduler+0xe0>)
 800d5b8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800d5ba:	68fb      	ldr	r3, [r7, #12]
 800d5bc:	781b      	ldrb	r3, [r3, #0]
 800d5be:	b2db      	uxtb	r3, r3
 800d5c0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800d5c2:	68fb      	ldr	r3, [r7, #12]
 800d5c4:	22ff      	movs	r2, #255	; 0xff
 800d5c6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800d5c8:	68fb      	ldr	r3, [r7, #12]
 800d5ca:	781b      	ldrb	r3, [r3, #0]
 800d5cc:	b2db      	uxtb	r3, r3
 800d5ce:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800d5d0:	78fb      	ldrb	r3, [r7, #3]
 800d5d2:	b2db      	uxtb	r3, r3
 800d5d4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800d5d8:	b2da      	uxtb	r2, r3
 800d5da:	4b2e      	ldr	r3, [pc, #184]	; (800d694 <xPortStartScheduler+0xe4>)
 800d5dc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800d5de:	4b2e      	ldr	r3, [pc, #184]	; (800d698 <xPortStartScheduler+0xe8>)
 800d5e0:	2207      	movs	r2, #7
 800d5e2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d5e4:	e009      	b.n	800d5fa <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800d5e6:	4b2c      	ldr	r3, [pc, #176]	; (800d698 <xPortStartScheduler+0xe8>)
 800d5e8:	681b      	ldr	r3, [r3, #0]
 800d5ea:	3b01      	subs	r3, #1
 800d5ec:	4a2a      	ldr	r2, [pc, #168]	; (800d698 <xPortStartScheduler+0xe8>)
 800d5ee:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800d5f0:	78fb      	ldrb	r3, [r7, #3]
 800d5f2:	b2db      	uxtb	r3, r3
 800d5f4:	005b      	lsls	r3, r3, #1
 800d5f6:	b2db      	uxtb	r3, r3
 800d5f8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d5fa:	78fb      	ldrb	r3, [r7, #3]
 800d5fc:	b2db      	uxtb	r3, r3
 800d5fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d602:	2b80      	cmp	r3, #128	; 0x80
 800d604:	d0ef      	beq.n	800d5e6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800d606:	4b24      	ldr	r3, [pc, #144]	; (800d698 <xPortStartScheduler+0xe8>)
 800d608:	681b      	ldr	r3, [r3, #0]
 800d60a:	f1c3 0307 	rsb	r3, r3, #7
 800d60e:	2b04      	cmp	r3, #4
 800d610:	d00b      	beq.n	800d62a <xPortStartScheduler+0x7a>
 800d612:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d616:	b672      	cpsid	i
 800d618:	f383 8811 	msr	BASEPRI, r3
 800d61c:	f3bf 8f6f 	isb	sy
 800d620:	f3bf 8f4f 	dsb	sy
 800d624:	b662      	cpsie	i
 800d626:	60bb      	str	r3, [r7, #8]
 800d628:	e7fe      	b.n	800d628 <xPortStartScheduler+0x78>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800d62a:	4b1b      	ldr	r3, [pc, #108]	; (800d698 <xPortStartScheduler+0xe8>)
 800d62c:	681b      	ldr	r3, [r3, #0]
 800d62e:	021b      	lsls	r3, r3, #8
 800d630:	4a19      	ldr	r2, [pc, #100]	; (800d698 <xPortStartScheduler+0xe8>)
 800d632:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800d634:	4b18      	ldr	r3, [pc, #96]	; (800d698 <xPortStartScheduler+0xe8>)
 800d636:	681b      	ldr	r3, [r3, #0]
 800d638:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800d63c:	4a16      	ldr	r2, [pc, #88]	; (800d698 <xPortStartScheduler+0xe8>)
 800d63e:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800d640:	687b      	ldr	r3, [r7, #4]
 800d642:	b2da      	uxtb	r2, r3
 800d644:	68fb      	ldr	r3, [r7, #12]
 800d646:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800d648:	4b14      	ldr	r3, [pc, #80]	; (800d69c <xPortStartScheduler+0xec>)
 800d64a:	681b      	ldr	r3, [r3, #0]
 800d64c:	4a13      	ldr	r2, [pc, #76]	; (800d69c <xPortStartScheduler+0xec>)
 800d64e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800d652:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800d654:	4b11      	ldr	r3, [pc, #68]	; (800d69c <xPortStartScheduler+0xec>)
 800d656:	681b      	ldr	r3, [r3, #0]
 800d658:	4a10      	ldr	r2, [pc, #64]	; (800d69c <xPortStartScheduler+0xec>)
 800d65a:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800d65e:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800d660:	f000 f8d4 	bl	800d80c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800d664:	4b0e      	ldr	r3, [pc, #56]	; (800d6a0 <xPortStartScheduler+0xf0>)
 800d666:	2200      	movs	r2, #0
 800d668:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800d66a:	f000 f8f3 	bl	800d854 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800d66e:	4b0d      	ldr	r3, [pc, #52]	; (800d6a4 <xPortStartScheduler+0xf4>)
 800d670:	681b      	ldr	r3, [r3, #0]
 800d672:	4a0c      	ldr	r2, [pc, #48]	; (800d6a4 <xPortStartScheduler+0xf4>)
 800d674:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800d678:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800d67a:	f7ff ff85 	bl	800d588 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800d67e:	f7ff fa67 	bl	800cb50 <vTaskSwitchContext>
	prvTaskExitError();
 800d682:	f7ff ff3d 	bl	800d500 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800d686:	2300      	movs	r3, #0
}
 800d688:	4618      	mov	r0, r3
 800d68a:	3710      	adds	r7, #16
 800d68c:	46bd      	mov	sp, r7
 800d68e:	bd80      	pop	{r7, pc}
 800d690:	e000e400 	.word	0xe000e400
 800d694:	200005c8 	.word	0x200005c8
 800d698:	200005cc 	.word	0x200005cc
 800d69c:	e000ed20 	.word	0xe000ed20
 800d6a0:	20000054 	.word	0x20000054
 800d6a4:	e000ef34 	.word	0xe000ef34

0800d6a8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800d6a8:	b480      	push	{r7}
 800d6aa:	b083      	sub	sp, #12
 800d6ac:	af00      	add	r7, sp, #0
 800d6ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6b2:	b672      	cpsid	i
 800d6b4:	f383 8811 	msr	BASEPRI, r3
 800d6b8:	f3bf 8f6f 	isb	sy
 800d6bc:	f3bf 8f4f 	dsb	sy
 800d6c0:	b662      	cpsie	i
 800d6c2:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800d6c4:	4b0f      	ldr	r3, [pc, #60]	; (800d704 <vPortEnterCritical+0x5c>)
 800d6c6:	681b      	ldr	r3, [r3, #0]
 800d6c8:	3301      	adds	r3, #1
 800d6ca:	4a0e      	ldr	r2, [pc, #56]	; (800d704 <vPortEnterCritical+0x5c>)
 800d6cc:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800d6ce:	4b0d      	ldr	r3, [pc, #52]	; (800d704 <vPortEnterCritical+0x5c>)
 800d6d0:	681b      	ldr	r3, [r3, #0]
 800d6d2:	2b01      	cmp	r3, #1
 800d6d4:	d110      	bne.n	800d6f8 <vPortEnterCritical+0x50>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800d6d6:	4b0c      	ldr	r3, [pc, #48]	; (800d708 <vPortEnterCritical+0x60>)
 800d6d8:	681b      	ldr	r3, [r3, #0]
 800d6da:	b2db      	uxtb	r3, r3
 800d6dc:	2b00      	cmp	r3, #0
 800d6de:	d00b      	beq.n	800d6f8 <vPortEnterCritical+0x50>
 800d6e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6e4:	b672      	cpsid	i
 800d6e6:	f383 8811 	msr	BASEPRI, r3
 800d6ea:	f3bf 8f6f 	isb	sy
 800d6ee:	f3bf 8f4f 	dsb	sy
 800d6f2:	b662      	cpsie	i
 800d6f4:	603b      	str	r3, [r7, #0]
 800d6f6:	e7fe      	b.n	800d6f6 <vPortEnterCritical+0x4e>
	}
}
 800d6f8:	bf00      	nop
 800d6fa:	370c      	adds	r7, #12
 800d6fc:	46bd      	mov	sp, r7
 800d6fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d702:	4770      	bx	lr
 800d704:	20000054 	.word	0x20000054
 800d708:	e000ed04 	.word	0xe000ed04

0800d70c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800d70c:	b480      	push	{r7}
 800d70e:	b083      	sub	sp, #12
 800d710:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800d712:	4b12      	ldr	r3, [pc, #72]	; (800d75c <vPortExitCritical+0x50>)
 800d714:	681b      	ldr	r3, [r3, #0]
 800d716:	2b00      	cmp	r3, #0
 800d718:	d10b      	bne.n	800d732 <vPortExitCritical+0x26>
 800d71a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d71e:	b672      	cpsid	i
 800d720:	f383 8811 	msr	BASEPRI, r3
 800d724:	f3bf 8f6f 	isb	sy
 800d728:	f3bf 8f4f 	dsb	sy
 800d72c:	b662      	cpsie	i
 800d72e:	607b      	str	r3, [r7, #4]
 800d730:	e7fe      	b.n	800d730 <vPortExitCritical+0x24>
	uxCriticalNesting--;
 800d732:	4b0a      	ldr	r3, [pc, #40]	; (800d75c <vPortExitCritical+0x50>)
 800d734:	681b      	ldr	r3, [r3, #0]
 800d736:	3b01      	subs	r3, #1
 800d738:	4a08      	ldr	r2, [pc, #32]	; (800d75c <vPortExitCritical+0x50>)
 800d73a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800d73c:	4b07      	ldr	r3, [pc, #28]	; (800d75c <vPortExitCritical+0x50>)
 800d73e:	681b      	ldr	r3, [r3, #0]
 800d740:	2b00      	cmp	r3, #0
 800d742:	d104      	bne.n	800d74e <vPortExitCritical+0x42>
 800d744:	2300      	movs	r3, #0
 800d746:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800d748:	683b      	ldr	r3, [r7, #0]
 800d74a:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800d74e:	bf00      	nop
 800d750:	370c      	adds	r7, #12
 800d752:	46bd      	mov	sp, r7
 800d754:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d758:	4770      	bx	lr
 800d75a:	bf00      	nop
 800d75c:	20000054 	.word	0x20000054

0800d760 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800d760:	f3ef 8009 	mrs	r0, PSP
 800d764:	f3bf 8f6f 	isb	sy
 800d768:	4b15      	ldr	r3, [pc, #84]	; (800d7c0 <pxCurrentTCBConst>)
 800d76a:	681a      	ldr	r2, [r3, #0]
 800d76c:	f01e 0f10 	tst.w	lr, #16
 800d770:	bf08      	it	eq
 800d772:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800d776:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d77a:	6010      	str	r0, [r2, #0]
 800d77c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800d780:	f04f 0050 	mov.w	r0, #80	; 0x50
 800d784:	b672      	cpsid	i
 800d786:	f380 8811 	msr	BASEPRI, r0
 800d78a:	f3bf 8f4f 	dsb	sy
 800d78e:	f3bf 8f6f 	isb	sy
 800d792:	b662      	cpsie	i
 800d794:	f7ff f9dc 	bl	800cb50 <vTaskSwitchContext>
 800d798:	f04f 0000 	mov.w	r0, #0
 800d79c:	f380 8811 	msr	BASEPRI, r0
 800d7a0:	bc09      	pop	{r0, r3}
 800d7a2:	6819      	ldr	r1, [r3, #0]
 800d7a4:	6808      	ldr	r0, [r1, #0]
 800d7a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d7aa:	f01e 0f10 	tst.w	lr, #16
 800d7ae:	bf08      	it	eq
 800d7b0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800d7b4:	f380 8809 	msr	PSP, r0
 800d7b8:	f3bf 8f6f 	isb	sy
 800d7bc:	4770      	bx	lr
 800d7be:	bf00      	nop

0800d7c0 <pxCurrentTCBConst>:
 800d7c0:	2000049c 	.word	0x2000049c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800d7c4:	bf00      	nop
 800d7c6:	bf00      	nop

0800d7c8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800d7c8:	b580      	push	{r7, lr}
 800d7ca:	b082      	sub	sp, #8
 800d7cc:	af00      	add	r7, sp, #0
	__asm volatile
 800d7ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d7d2:	b672      	cpsid	i
 800d7d4:	f383 8811 	msr	BASEPRI, r3
 800d7d8:	f3bf 8f6f 	isb	sy
 800d7dc:	f3bf 8f4f 	dsb	sy
 800d7e0:	b662      	cpsie	i
 800d7e2:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800d7e4:	f7ff f8fa 	bl	800c9dc <xTaskIncrementTick>
 800d7e8:	4603      	mov	r3, r0
 800d7ea:	2b00      	cmp	r3, #0
 800d7ec:	d003      	beq.n	800d7f6 <SysTick_Handler+0x2e>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800d7ee:	4b06      	ldr	r3, [pc, #24]	; (800d808 <SysTick_Handler+0x40>)
 800d7f0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d7f4:	601a      	str	r2, [r3, #0]
 800d7f6:	2300      	movs	r3, #0
 800d7f8:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d7fa:	683b      	ldr	r3, [r7, #0]
 800d7fc:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800d800:	bf00      	nop
 800d802:	3708      	adds	r7, #8
 800d804:	46bd      	mov	sp, r7
 800d806:	bd80      	pop	{r7, pc}
 800d808:	e000ed04 	.word	0xe000ed04

0800d80c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800d80c:	b480      	push	{r7}
 800d80e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800d810:	4b0b      	ldr	r3, [pc, #44]	; (800d840 <vPortSetupTimerInterrupt+0x34>)
 800d812:	2200      	movs	r2, #0
 800d814:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800d816:	4b0b      	ldr	r3, [pc, #44]	; (800d844 <vPortSetupTimerInterrupt+0x38>)
 800d818:	2200      	movs	r2, #0
 800d81a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800d81c:	4b0a      	ldr	r3, [pc, #40]	; (800d848 <vPortSetupTimerInterrupt+0x3c>)
 800d81e:	681b      	ldr	r3, [r3, #0]
 800d820:	4a0a      	ldr	r2, [pc, #40]	; (800d84c <vPortSetupTimerInterrupt+0x40>)
 800d822:	fba2 2303 	umull	r2, r3, r2, r3
 800d826:	099b      	lsrs	r3, r3, #6
 800d828:	4a09      	ldr	r2, [pc, #36]	; (800d850 <vPortSetupTimerInterrupt+0x44>)
 800d82a:	3b01      	subs	r3, #1
 800d82c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800d82e:	4b04      	ldr	r3, [pc, #16]	; (800d840 <vPortSetupTimerInterrupt+0x34>)
 800d830:	2207      	movs	r2, #7
 800d832:	601a      	str	r2, [r3, #0]
}
 800d834:	bf00      	nop
 800d836:	46bd      	mov	sp, r7
 800d838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d83c:	4770      	bx	lr
 800d83e:	bf00      	nop
 800d840:	e000e010 	.word	0xe000e010
 800d844:	e000e018 	.word	0xe000e018
 800d848:	20000048 	.word	0x20000048
 800d84c:	10624dd3 	.word	0x10624dd3
 800d850:	e000e014 	.word	0xe000e014

0800d854 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800d854:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800d864 <vPortEnableVFP+0x10>
 800d858:	6801      	ldr	r1, [r0, #0]
 800d85a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800d85e:	6001      	str	r1, [r0, #0]
 800d860:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800d862:	bf00      	nop
 800d864:	e000ed88 	.word	0xe000ed88

0800d868 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d868:	b580      	push	{r7, lr}
 800d86a:	b08a      	sub	sp, #40	; 0x28
 800d86c:	af00      	add	r7, sp, #0
 800d86e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800d870:	2300      	movs	r3, #0
 800d872:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800d874:	f7fe fff6 	bl	800c864 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800d878:	4b5c      	ldr	r3, [pc, #368]	; (800d9ec <pvPortMalloc+0x184>)
 800d87a:	681b      	ldr	r3, [r3, #0]
 800d87c:	2b00      	cmp	r3, #0
 800d87e:	d101      	bne.n	800d884 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800d880:	f000 f91a 	bl	800dab8 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800d884:	4b5a      	ldr	r3, [pc, #360]	; (800d9f0 <pvPortMalloc+0x188>)
 800d886:	681a      	ldr	r2, [r3, #0]
 800d888:	687b      	ldr	r3, [r7, #4]
 800d88a:	4013      	ands	r3, r2
 800d88c:	2b00      	cmp	r3, #0
 800d88e:	f040 8090 	bne.w	800d9b2 <pvPortMalloc+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800d892:	687b      	ldr	r3, [r7, #4]
 800d894:	2b00      	cmp	r3, #0
 800d896:	d01e      	beq.n	800d8d6 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800d898:	2208      	movs	r2, #8
 800d89a:	687b      	ldr	r3, [r7, #4]
 800d89c:	4413      	add	r3, r2
 800d89e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800d8a0:	687b      	ldr	r3, [r7, #4]
 800d8a2:	f003 0307 	and.w	r3, r3, #7
 800d8a6:	2b00      	cmp	r3, #0
 800d8a8:	d015      	beq.n	800d8d6 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d8aa:	687b      	ldr	r3, [r7, #4]
 800d8ac:	f023 0307 	bic.w	r3, r3, #7
 800d8b0:	3308      	adds	r3, #8
 800d8b2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d8b4:	687b      	ldr	r3, [r7, #4]
 800d8b6:	f003 0307 	and.w	r3, r3, #7
 800d8ba:	2b00      	cmp	r3, #0
 800d8bc:	d00b      	beq.n	800d8d6 <pvPortMalloc+0x6e>
	__asm volatile
 800d8be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8c2:	b672      	cpsid	i
 800d8c4:	f383 8811 	msr	BASEPRI, r3
 800d8c8:	f3bf 8f6f 	isb	sy
 800d8cc:	f3bf 8f4f 	dsb	sy
 800d8d0:	b662      	cpsie	i
 800d8d2:	617b      	str	r3, [r7, #20]
 800d8d4:	e7fe      	b.n	800d8d4 <pvPortMalloc+0x6c>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	2b00      	cmp	r3, #0
 800d8da:	d06a      	beq.n	800d9b2 <pvPortMalloc+0x14a>
 800d8dc:	4b45      	ldr	r3, [pc, #276]	; (800d9f4 <pvPortMalloc+0x18c>)
 800d8de:	681b      	ldr	r3, [r3, #0]
 800d8e0:	687a      	ldr	r2, [r7, #4]
 800d8e2:	429a      	cmp	r2, r3
 800d8e4:	d865      	bhi.n	800d9b2 <pvPortMalloc+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d8e6:	4b44      	ldr	r3, [pc, #272]	; (800d9f8 <pvPortMalloc+0x190>)
 800d8e8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800d8ea:	4b43      	ldr	r3, [pc, #268]	; (800d9f8 <pvPortMalloc+0x190>)
 800d8ec:	681b      	ldr	r3, [r3, #0]
 800d8ee:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d8f0:	e004      	b.n	800d8fc <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800d8f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d8f4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d8f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d8f8:	681b      	ldr	r3, [r3, #0]
 800d8fa:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d8fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d8fe:	685b      	ldr	r3, [r3, #4]
 800d900:	687a      	ldr	r2, [r7, #4]
 800d902:	429a      	cmp	r2, r3
 800d904:	d903      	bls.n	800d90e <pvPortMalloc+0xa6>
 800d906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d908:	681b      	ldr	r3, [r3, #0]
 800d90a:	2b00      	cmp	r3, #0
 800d90c:	d1f1      	bne.n	800d8f2 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800d90e:	4b37      	ldr	r3, [pc, #220]	; (800d9ec <pvPortMalloc+0x184>)
 800d910:	681b      	ldr	r3, [r3, #0]
 800d912:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d914:	429a      	cmp	r2, r3
 800d916:	d04c      	beq.n	800d9b2 <pvPortMalloc+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d918:	6a3b      	ldr	r3, [r7, #32]
 800d91a:	681b      	ldr	r3, [r3, #0]
 800d91c:	2208      	movs	r2, #8
 800d91e:	4413      	add	r3, r2
 800d920:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d924:	681a      	ldr	r2, [r3, #0]
 800d926:	6a3b      	ldr	r3, [r7, #32]
 800d928:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d92a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d92c:	685a      	ldr	r2, [r3, #4]
 800d92e:	687b      	ldr	r3, [r7, #4]
 800d930:	1ad2      	subs	r2, r2, r3
 800d932:	2308      	movs	r3, #8
 800d934:	005b      	lsls	r3, r3, #1
 800d936:	429a      	cmp	r2, r3
 800d938:	d920      	bls.n	800d97c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d93a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d93c:	687b      	ldr	r3, [r7, #4]
 800d93e:	4413      	add	r3, r2
 800d940:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d942:	69bb      	ldr	r3, [r7, #24]
 800d944:	f003 0307 	and.w	r3, r3, #7
 800d948:	2b00      	cmp	r3, #0
 800d94a:	d00b      	beq.n	800d964 <pvPortMalloc+0xfc>
 800d94c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d950:	b672      	cpsid	i
 800d952:	f383 8811 	msr	BASEPRI, r3
 800d956:	f3bf 8f6f 	isb	sy
 800d95a:	f3bf 8f4f 	dsb	sy
 800d95e:	b662      	cpsie	i
 800d960:	613b      	str	r3, [r7, #16]
 800d962:	e7fe      	b.n	800d962 <pvPortMalloc+0xfa>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800d964:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d966:	685a      	ldr	r2, [r3, #4]
 800d968:	687b      	ldr	r3, [r7, #4]
 800d96a:	1ad2      	subs	r2, r2, r3
 800d96c:	69bb      	ldr	r3, [r7, #24]
 800d96e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800d970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d972:	687a      	ldr	r2, [r7, #4]
 800d974:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800d976:	69b8      	ldr	r0, [r7, #24]
 800d978:	f000 f900 	bl	800db7c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800d97c:	4b1d      	ldr	r3, [pc, #116]	; (800d9f4 <pvPortMalloc+0x18c>)
 800d97e:	681a      	ldr	r2, [r3, #0]
 800d980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d982:	685b      	ldr	r3, [r3, #4]
 800d984:	1ad3      	subs	r3, r2, r3
 800d986:	4a1b      	ldr	r2, [pc, #108]	; (800d9f4 <pvPortMalloc+0x18c>)
 800d988:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800d98a:	4b1a      	ldr	r3, [pc, #104]	; (800d9f4 <pvPortMalloc+0x18c>)
 800d98c:	681a      	ldr	r2, [r3, #0]
 800d98e:	4b1b      	ldr	r3, [pc, #108]	; (800d9fc <pvPortMalloc+0x194>)
 800d990:	681b      	ldr	r3, [r3, #0]
 800d992:	429a      	cmp	r2, r3
 800d994:	d203      	bcs.n	800d99e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800d996:	4b17      	ldr	r3, [pc, #92]	; (800d9f4 <pvPortMalloc+0x18c>)
 800d998:	681b      	ldr	r3, [r3, #0]
 800d99a:	4a18      	ldr	r2, [pc, #96]	; (800d9fc <pvPortMalloc+0x194>)
 800d99c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800d99e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9a0:	685a      	ldr	r2, [r3, #4]
 800d9a2:	4b13      	ldr	r3, [pc, #76]	; (800d9f0 <pvPortMalloc+0x188>)
 800d9a4:	681b      	ldr	r3, [r3, #0]
 800d9a6:	431a      	orrs	r2, r3
 800d9a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9aa:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d9ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9ae:	2200      	movs	r2, #0
 800d9b0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d9b2:	f7fe ff65 	bl	800c880 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 800d9b6:	69fb      	ldr	r3, [r7, #28]
 800d9b8:	2b00      	cmp	r3, #0
 800d9ba:	d101      	bne.n	800d9c0 <pvPortMalloc+0x158>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 800d9bc:	f7f2 fdba 	bl	8000534 <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800d9c0:	69fb      	ldr	r3, [r7, #28]
 800d9c2:	f003 0307 	and.w	r3, r3, #7
 800d9c6:	2b00      	cmp	r3, #0
 800d9c8:	d00b      	beq.n	800d9e2 <pvPortMalloc+0x17a>
 800d9ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d9ce:	b672      	cpsid	i
 800d9d0:	f383 8811 	msr	BASEPRI, r3
 800d9d4:	f3bf 8f6f 	isb	sy
 800d9d8:	f3bf 8f4f 	dsb	sy
 800d9dc:	b662      	cpsie	i
 800d9de:	60fb      	str	r3, [r7, #12]
 800d9e0:	e7fe      	b.n	800d9e0 <pvPortMalloc+0x178>
	return pvReturn;
 800d9e2:	69fb      	ldr	r3, [r7, #28]
}
 800d9e4:	4618      	mov	r0, r3
 800d9e6:	3728      	adds	r7, #40	; 0x28
 800d9e8:	46bd      	mov	sp, r7
 800d9ea:	bd80      	pop	{r7, pc}
 800d9ec:	200085d8 	.word	0x200085d8
 800d9f0:	200085e4 	.word	0x200085e4
 800d9f4:	200085dc 	.word	0x200085dc
 800d9f8:	200085d0 	.word	0x200085d0
 800d9fc:	200085e0 	.word	0x200085e0

0800da00 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800da00:	b580      	push	{r7, lr}
 800da02:	b086      	sub	sp, #24
 800da04:	af00      	add	r7, sp, #0
 800da06:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800da08:	687b      	ldr	r3, [r7, #4]
 800da0a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	2b00      	cmp	r3, #0
 800da10:	d04a      	beq.n	800daa8 <vPortFree+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800da12:	2308      	movs	r3, #8
 800da14:	425b      	negs	r3, r3
 800da16:	697a      	ldr	r2, [r7, #20]
 800da18:	4413      	add	r3, r2
 800da1a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800da1c:	697b      	ldr	r3, [r7, #20]
 800da1e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800da20:	693b      	ldr	r3, [r7, #16]
 800da22:	685a      	ldr	r2, [r3, #4]
 800da24:	4b22      	ldr	r3, [pc, #136]	; (800dab0 <vPortFree+0xb0>)
 800da26:	681b      	ldr	r3, [r3, #0]
 800da28:	4013      	ands	r3, r2
 800da2a:	2b00      	cmp	r3, #0
 800da2c:	d10b      	bne.n	800da46 <vPortFree+0x46>
 800da2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da32:	b672      	cpsid	i
 800da34:	f383 8811 	msr	BASEPRI, r3
 800da38:	f3bf 8f6f 	isb	sy
 800da3c:	f3bf 8f4f 	dsb	sy
 800da40:	b662      	cpsie	i
 800da42:	60fb      	str	r3, [r7, #12]
 800da44:	e7fe      	b.n	800da44 <vPortFree+0x44>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800da46:	693b      	ldr	r3, [r7, #16]
 800da48:	681b      	ldr	r3, [r3, #0]
 800da4a:	2b00      	cmp	r3, #0
 800da4c:	d00b      	beq.n	800da66 <vPortFree+0x66>
 800da4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da52:	b672      	cpsid	i
 800da54:	f383 8811 	msr	BASEPRI, r3
 800da58:	f3bf 8f6f 	isb	sy
 800da5c:	f3bf 8f4f 	dsb	sy
 800da60:	b662      	cpsie	i
 800da62:	60bb      	str	r3, [r7, #8]
 800da64:	e7fe      	b.n	800da64 <vPortFree+0x64>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800da66:	693b      	ldr	r3, [r7, #16]
 800da68:	685a      	ldr	r2, [r3, #4]
 800da6a:	4b11      	ldr	r3, [pc, #68]	; (800dab0 <vPortFree+0xb0>)
 800da6c:	681b      	ldr	r3, [r3, #0]
 800da6e:	4013      	ands	r3, r2
 800da70:	2b00      	cmp	r3, #0
 800da72:	d019      	beq.n	800daa8 <vPortFree+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800da74:	693b      	ldr	r3, [r7, #16]
 800da76:	681b      	ldr	r3, [r3, #0]
 800da78:	2b00      	cmp	r3, #0
 800da7a:	d115      	bne.n	800daa8 <vPortFree+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800da7c:	693b      	ldr	r3, [r7, #16]
 800da7e:	685a      	ldr	r2, [r3, #4]
 800da80:	4b0b      	ldr	r3, [pc, #44]	; (800dab0 <vPortFree+0xb0>)
 800da82:	681b      	ldr	r3, [r3, #0]
 800da84:	43db      	mvns	r3, r3
 800da86:	401a      	ands	r2, r3
 800da88:	693b      	ldr	r3, [r7, #16]
 800da8a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800da8c:	f7fe feea 	bl	800c864 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800da90:	693b      	ldr	r3, [r7, #16]
 800da92:	685a      	ldr	r2, [r3, #4]
 800da94:	4b07      	ldr	r3, [pc, #28]	; (800dab4 <vPortFree+0xb4>)
 800da96:	681b      	ldr	r3, [r3, #0]
 800da98:	4413      	add	r3, r2
 800da9a:	4a06      	ldr	r2, [pc, #24]	; (800dab4 <vPortFree+0xb4>)
 800da9c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800da9e:	6938      	ldr	r0, [r7, #16]
 800daa0:	f000 f86c 	bl	800db7c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800daa4:	f7fe feec 	bl	800c880 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800daa8:	bf00      	nop
 800daaa:	3718      	adds	r7, #24
 800daac:	46bd      	mov	sp, r7
 800daae:	bd80      	pop	{r7, pc}
 800dab0:	200085e4 	.word	0x200085e4
 800dab4:	200085dc 	.word	0x200085dc

0800dab8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800dab8:	b480      	push	{r7}
 800daba:	b085      	sub	sp, #20
 800dabc:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800dabe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800dac2:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800dac4:	4b27      	ldr	r3, [pc, #156]	; (800db64 <prvHeapInit+0xac>)
 800dac6:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800dac8:	68fb      	ldr	r3, [r7, #12]
 800daca:	f003 0307 	and.w	r3, r3, #7
 800dace:	2b00      	cmp	r3, #0
 800dad0:	d00c      	beq.n	800daec <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800dad2:	68fb      	ldr	r3, [r7, #12]
 800dad4:	3307      	adds	r3, #7
 800dad6:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800dad8:	68fb      	ldr	r3, [r7, #12]
 800dada:	f023 0307 	bic.w	r3, r3, #7
 800dade:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800dae0:	68ba      	ldr	r2, [r7, #8]
 800dae2:	68fb      	ldr	r3, [r7, #12]
 800dae4:	1ad3      	subs	r3, r2, r3
 800dae6:	4a1f      	ldr	r2, [pc, #124]	; (800db64 <prvHeapInit+0xac>)
 800dae8:	4413      	add	r3, r2
 800daea:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800daec:	68fb      	ldr	r3, [r7, #12]
 800daee:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800daf0:	4a1d      	ldr	r2, [pc, #116]	; (800db68 <prvHeapInit+0xb0>)
 800daf2:	687b      	ldr	r3, [r7, #4]
 800daf4:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800daf6:	4b1c      	ldr	r3, [pc, #112]	; (800db68 <prvHeapInit+0xb0>)
 800daf8:	2200      	movs	r2, #0
 800dafa:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800dafc:	687b      	ldr	r3, [r7, #4]
 800dafe:	68ba      	ldr	r2, [r7, #8]
 800db00:	4413      	add	r3, r2
 800db02:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800db04:	2208      	movs	r2, #8
 800db06:	68fb      	ldr	r3, [r7, #12]
 800db08:	1a9b      	subs	r3, r3, r2
 800db0a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800db0c:	68fb      	ldr	r3, [r7, #12]
 800db0e:	f023 0307 	bic.w	r3, r3, #7
 800db12:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800db14:	68fb      	ldr	r3, [r7, #12]
 800db16:	4a15      	ldr	r2, [pc, #84]	; (800db6c <prvHeapInit+0xb4>)
 800db18:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800db1a:	4b14      	ldr	r3, [pc, #80]	; (800db6c <prvHeapInit+0xb4>)
 800db1c:	681b      	ldr	r3, [r3, #0]
 800db1e:	2200      	movs	r2, #0
 800db20:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800db22:	4b12      	ldr	r3, [pc, #72]	; (800db6c <prvHeapInit+0xb4>)
 800db24:	681b      	ldr	r3, [r3, #0]
 800db26:	2200      	movs	r2, #0
 800db28:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800db2a:	687b      	ldr	r3, [r7, #4]
 800db2c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800db2e:	683b      	ldr	r3, [r7, #0]
 800db30:	68fa      	ldr	r2, [r7, #12]
 800db32:	1ad2      	subs	r2, r2, r3
 800db34:	683b      	ldr	r3, [r7, #0]
 800db36:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800db38:	4b0c      	ldr	r3, [pc, #48]	; (800db6c <prvHeapInit+0xb4>)
 800db3a:	681a      	ldr	r2, [r3, #0]
 800db3c:	683b      	ldr	r3, [r7, #0]
 800db3e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800db40:	683b      	ldr	r3, [r7, #0]
 800db42:	685b      	ldr	r3, [r3, #4]
 800db44:	4a0a      	ldr	r2, [pc, #40]	; (800db70 <prvHeapInit+0xb8>)
 800db46:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800db48:	683b      	ldr	r3, [r7, #0]
 800db4a:	685b      	ldr	r3, [r3, #4]
 800db4c:	4a09      	ldr	r2, [pc, #36]	; (800db74 <prvHeapInit+0xbc>)
 800db4e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800db50:	4b09      	ldr	r3, [pc, #36]	; (800db78 <prvHeapInit+0xc0>)
 800db52:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800db56:	601a      	str	r2, [r3, #0]
}
 800db58:	bf00      	nop
 800db5a:	3714      	adds	r7, #20
 800db5c:	46bd      	mov	sp, r7
 800db5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db62:	4770      	bx	lr
 800db64:	200005d0 	.word	0x200005d0
 800db68:	200085d0 	.word	0x200085d0
 800db6c:	200085d8 	.word	0x200085d8
 800db70:	200085e0 	.word	0x200085e0
 800db74:	200085dc 	.word	0x200085dc
 800db78:	200085e4 	.word	0x200085e4

0800db7c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800db7c:	b480      	push	{r7}
 800db7e:	b085      	sub	sp, #20
 800db80:	af00      	add	r7, sp, #0
 800db82:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800db84:	4b28      	ldr	r3, [pc, #160]	; (800dc28 <prvInsertBlockIntoFreeList+0xac>)
 800db86:	60fb      	str	r3, [r7, #12]
 800db88:	e002      	b.n	800db90 <prvInsertBlockIntoFreeList+0x14>
 800db8a:	68fb      	ldr	r3, [r7, #12]
 800db8c:	681b      	ldr	r3, [r3, #0]
 800db8e:	60fb      	str	r3, [r7, #12]
 800db90:	68fb      	ldr	r3, [r7, #12]
 800db92:	681b      	ldr	r3, [r3, #0]
 800db94:	687a      	ldr	r2, [r7, #4]
 800db96:	429a      	cmp	r2, r3
 800db98:	d8f7      	bhi.n	800db8a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800db9a:	68fb      	ldr	r3, [r7, #12]
 800db9c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800db9e:	68fb      	ldr	r3, [r7, #12]
 800dba0:	685b      	ldr	r3, [r3, #4]
 800dba2:	68ba      	ldr	r2, [r7, #8]
 800dba4:	4413      	add	r3, r2
 800dba6:	687a      	ldr	r2, [r7, #4]
 800dba8:	429a      	cmp	r2, r3
 800dbaa:	d108      	bne.n	800dbbe <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800dbac:	68fb      	ldr	r3, [r7, #12]
 800dbae:	685a      	ldr	r2, [r3, #4]
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	685b      	ldr	r3, [r3, #4]
 800dbb4:	441a      	add	r2, r3
 800dbb6:	68fb      	ldr	r3, [r7, #12]
 800dbb8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800dbba:	68fb      	ldr	r3, [r7, #12]
 800dbbc:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800dbbe:	687b      	ldr	r3, [r7, #4]
 800dbc0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800dbc2:	687b      	ldr	r3, [r7, #4]
 800dbc4:	685b      	ldr	r3, [r3, #4]
 800dbc6:	68ba      	ldr	r2, [r7, #8]
 800dbc8:	441a      	add	r2, r3
 800dbca:	68fb      	ldr	r3, [r7, #12]
 800dbcc:	681b      	ldr	r3, [r3, #0]
 800dbce:	429a      	cmp	r2, r3
 800dbd0:	d118      	bne.n	800dc04 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800dbd2:	68fb      	ldr	r3, [r7, #12]
 800dbd4:	681a      	ldr	r2, [r3, #0]
 800dbd6:	4b15      	ldr	r3, [pc, #84]	; (800dc2c <prvInsertBlockIntoFreeList+0xb0>)
 800dbd8:	681b      	ldr	r3, [r3, #0]
 800dbda:	429a      	cmp	r2, r3
 800dbdc:	d00d      	beq.n	800dbfa <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800dbde:	687b      	ldr	r3, [r7, #4]
 800dbe0:	685a      	ldr	r2, [r3, #4]
 800dbe2:	68fb      	ldr	r3, [r7, #12]
 800dbe4:	681b      	ldr	r3, [r3, #0]
 800dbe6:	685b      	ldr	r3, [r3, #4]
 800dbe8:	441a      	add	r2, r3
 800dbea:	687b      	ldr	r3, [r7, #4]
 800dbec:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800dbee:	68fb      	ldr	r3, [r7, #12]
 800dbf0:	681b      	ldr	r3, [r3, #0]
 800dbf2:	681a      	ldr	r2, [r3, #0]
 800dbf4:	687b      	ldr	r3, [r7, #4]
 800dbf6:	601a      	str	r2, [r3, #0]
 800dbf8:	e008      	b.n	800dc0c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800dbfa:	4b0c      	ldr	r3, [pc, #48]	; (800dc2c <prvInsertBlockIntoFreeList+0xb0>)
 800dbfc:	681a      	ldr	r2, [r3, #0]
 800dbfe:	687b      	ldr	r3, [r7, #4]
 800dc00:	601a      	str	r2, [r3, #0]
 800dc02:	e003      	b.n	800dc0c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800dc04:	68fb      	ldr	r3, [r7, #12]
 800dc06:	681a      	ldr	r2, [r3, #0]
 800dc08:	687b      	ldr	r3, [r7, #4]
 800dc0a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800dc0c:	68fa      	ldr	r2, [r7, #12]
 800dc0e:	687b      	ldr	r3, [r7, #4]
 800dc10:	429a      	cmp	r2, r3
 800dc12:	d002      	beq.n	800dc1a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800dc14:	68fb      	ldr	r3, [r7, #12]
 800dc16:	687a      	ldr	r2, [r7, #4]
 800dc18:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800dc1a:	bf00      	nop
 800dc1c:	3714      	adds	r7, #20
 800dc1e:	46bd      	mov	sp, r7
 800dc20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc24:	4770      	bx	lr
 800dc26:	bf00      	nop
 800dc28:	200085d0 	.word	0x200085d0
 800dc2c:	200085d8 	.word	0x200085d8

0800dc30 <__libc_init_array>:
 800dc30:	b570      	push	{r4, r5, r6, lr}
 800dc32:	4e0d      	ldr	r6, [pc, #52]	; (800dc68 <__libc_init_array+0x38>)
 800dc34:	4c0d      	ldr	r4, [pc, #52]	; (800dc6c <__libc_init_array+0x3c>)
 800dc36:	1ba4      	subs	r4, r4, r6
 800dc38:	10a4      	asrs	r4, r4, #2
 800dc3a:	2500      	movs	r5, #0
 800dc3c:	42a5      	cmp	r5, r4
 800dc3e:	d109      	bne.n	800dc54 <__libc_init_array+0x24>
 800dc40:	4e0b      	ldr	r6, [pc, #44]	; (800dc70 <__libc_init_array+0x40>)
 800dc42:	4c0c      	ldr	r4, [pc, #48]	; (800dc74 <__libc_init_array+0x44>)
 800dc44:	f000 f82c 	bl	800dca0 <_init>
 800dc48:	1ba4      	subs	r4, r4, r6
 800dc4a:	10a4      	asrs	r4, r4, #2
 800dc4c:	2500      	movs	r5, #0
 800dc4e:	42a5      	cmp	r5, r4
 800dc50:	d105      	bne.n	800dc5e <__libc_init_array+0x2e>
 800dc52:	bd70      	pop	{r4, r5, r6, pc}
 800dc54:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800dc58:	4798      	blx	r3
 800dc5a:	3501      	adds	r5, #1
 800dc5c:	e7ee      	b.n	800dc3c <__libc_init_array+0xc>
 800dc5e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800dc62:	4798      	blx	r3
 800dc64:	3501      	adds	r5, #1
 800dc66:	e7f2      	b.n	800dc4e <__libc_init_array+0x1e>
 800dc68:	0800fcc8 	.word	0x0800fcc8
 800dc6c:	0800fcc8 	.word	0x0800fcc8
 800dc70:	0800fcc8 	.word	0x0800fcc8
 800dc74:	0800fccc 	.word	0x0800fccc

0800dc78 <memcpy>:
 800dc78:	b510      	push	{r4, lr}
 800dc7a:	1e43      	subs	r3, r0, #1
 800dc7c:	440a      	add	r2, r1
 800dc7e:	4291      	cmp	r1, r2
 800dc80:	d100      	bne.n	800dc84 <memcpy+0xc>
 800dc82:	bd10      	pop	{r4, pc}
 800dc84:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dc88:	f803 4f01 	strb.w	r4, [r3, #1]!
 800dc8c:	e7f7      	b.n	800dc7e <memcpy+0x6>

0800dc8e <memset>:
 800dc8e:	4402      	add	r2, r0
 800dc90:	4603      	mov	r3, r0
 800dc92:	4293      	cmp	r3, r2
 800dc94:	d100      	bne.n	800dc98 <memset+0xa>
 800dc96:	4770      	bx	lr
 800dc98:	f803 1b01 	strb.w	r1, [r3], #1
 800dc9c:	e7f9      	b.n	800dc92 <memset+0x4>
	...

0800dca0 <_init>:
 800dca0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dca2:	bf00      	nop
 800dca4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dca6:	bc08      	pop	{r3}
 800dca8:	469e      	mov	lr, r3
 800dcaa:	4770      	bx	lr

0800dcac <_fini>:
 800dcac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dcae:	bf00      	nop
 800dcb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dcb2:	bc08      	pop	{r3}
 800dcb4:	469e      	mov	lr, r3
 800dcb6:	4770      	bx	lr
