module soc_tb();

	reg clk;
	reg rst_n;
	reg [15:0] gpioInput;
	wire [15:0] gpioOutput;
	wire pwmOutput;
	
	SOC (clk, rst_n, gpioInput, gpioOutput, pwmOutput);
	
	initial 
		clk = 0;
		rst_n = 1;
		gpioInput = 16'b0;
		gpioOutput = 16'b0;
		pwmOutput = 0;
		forever #5 clk = ~clk;
	end
	
	initial begin
        // Initialize inputs
        rst_n = 0;
        gpioInput = 16'hAAAA;

        // Hold reset for some time
        #20;


        // Run for a while
        #2000;

        // Change GPIO input
        gpioInput = 16'h5555;

        #500;

        // End simulation
        $finish;
    end
