Version 4
SHEET 1 1036 680
WIRE 272 -96 64 -96
WIRE 528 -96 272 -96
WIRE 528 -32 528 -96
WIRE 64 -16 64 -96
WIRE 272 16 272 -96
WIRE -176 32 -256 32
WIRE 0 32 -176 32
WIRE 224 64 144 64
WIRE 400 64 304 64
WIRE -80 96 -256 96
WIRE 0 96 -80 96
WIRE -176 144 -176 32
WIRE -80 144 -80 96
WIRE -176 320 -176 224
WIRE -80 320 -80 224
WIRE 64 320 64 144
WIRE 272 320 272 112
WIRE 528 320 528 48
FLAG 400 64 Out
IOPIN 400 64 Out
FLAG -256 32 InA
IOPIN -256 32 In
FLAG -256 96 InB
IOPIN -256 96 In
FLAG 528 320 0
FLAG -176 320 0
FLAG -80 320 0
FLAG 64 320 0
FLAG 272 320 0
SYMBOL voltage 528 -48 R0
WINDOW 3 39 91 Left 2
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR Value 1.8
SYMATTR InstName VDD
SYMBOL voltage -176 128 R0
WINDOW 3 -323 298 Left 2
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR Value PULSE(0 1.8 0 10n 10n 5m 10m)
SYMATTR InstName VA
SYMBOL voltage -80 128 R0
WINDOW 3 5 300 Left 2
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR Value PULSE(0 1.8 0 10n 10n 1m 2m)
SYMATTR InstName VB
SYMBOL Nand_block_20220305 64 80 R0
WINDOW 0 -34 -89 Bottom 2
SYMATTR InstName X1
SYMBOL NOT_block_20220313 288 64 R0
WINDOW 0 -51 -60 Bottom 2
SYMATTR InstName X2
TEXT -80 480 Left 2 !.include mylib/CMOS180.lib
TEXT -8 -128 Left 2 ;And_20220313.asc
TEXT -80 512 Left 2 !.tran 10m
