# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../LED_Controller.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../LED_Controller.srcs/sources_1/bd/system/ipshared/d5d3/hdl/verilog" --include "../../../../LED_Controller.srcs/sources_1/bd/system/ipshared/e0a2/hdl" --include "/opt/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"../../../../LED_Controller.ip_user_files/bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../../LED_Controller.ip_user_files/bd/system/ipshared/77ca/hdl/myled_v1_0_S_AXI.v" \
"../../../../LED_Controller.ip_user_files/bd/system/ipshared/77ca/hdl/myled_v1_0.v" \
"../../../../LED_Controller.ip_user_files/bd/system/ip/system_myled_0_0/sim/system_myled_0_0.v" \
"../../../../LED_Controller.ip_user_files/bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \
"../../../../LED_Controller.ip_user_files/bd/system/sim/system.v" \
"../../../../LED_Controller.srcs/sources_1/bd/system/hdl/system_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
