package soc

import _ "unsafe"

const PCR_UART0_CLK_EN_S = 0
const PCR_UART0_RST_EN_S = 1
const PCR_UART0_READY_S = 2
const PCR_UART0_SCLK_DIV_A_S = 0
const PCR_UART0_SCLK_DIV_B_S = 6
const PCR_UART0_SCLK_DIV_NUM_S = 12
const PCR_UART0_SCLK_SEL_S = 20
const PCR_UART0_SCLK_EN_S = 22
const PCR_UART0_MEM_FORCE_PU_S = 1
const PCR_UART0_MEM_FORCE_PD_S = 2
const PCR_UART1_CLK_EN_S = 0
const PCR_UART1_RST_EN_S = 1
const PCR_UART1_READY_S = 2
const PCR_UART1_SCLK_DIV_A_S = 0
const PCR_UART1_SCLK_DIV_B_S = 6
const PCR_UART1_SCLK_DIV_NUM_S = 12
const PCR_UART1_SCLK_SEL_S = 20
const PCR_UART1_SCLK_EN_S = 22
const PCR_UART1_MEM_FORCE_PU_S = 1
const PCR_UART1_MEM_FORCE_PD_S = 2
const PCR_MSPI_CLK_EN_S = 0
const PCR_MSPI_RST_EN_S = 1
const PCR_MSPI_PLL_CLK_EN_S = 2
const PCR_MSPI_CLK_SEL_S = 3
const PCR_MSPI_READY_S = 5
const PCR_MSPI_FAST_DIV_NUM_S = 0
const PCR_I2C0_CLK_EN_S = 0
const PCR_I2C0_RST_EN_S = 1
const PCR_I2C0_READY_S = 2
const PCR_I2C0_SCLK_DIV_A_S = 0
const PCR_I2C0_SCLK_DIV_B_S = 6
const PCR_I2C0_SCLK_DIV_NUM_S = 12
const PCR_I2C0_SCLK_SEL_S = 20
const PCR_I2C0_SCLK_EN_S = 22
const PCR_I2C1_CLK_EN_S = 0
const PCR_I2C1_RST_EN_S = 1
const PCR_I2C1_READY_S = 2
const PCR_I2C1_SCLK_DIV_A_S = 0
const PCR_I2C1_SCLK_DIV_B_S = 6
const PCR_I2C1_SCLK_DIV_NUM_S = 12
const PCR_I2C1_SCLK_SEL_S = 20
const PCR_I2C1_SCLK_EN_S = 22
const PCR_UHCI_CLK_EN_S = 0
const PCR_UHCI_RST_EN_S = 1
const PCR_UHCI_READY_S = 2
const PCR_RMT_CLK_EN_S = 0
const PCR_RMT_RST_EN_S = 1
const PCR_RMT_READY_S = 2
const PCR_RMT_SCLK_DIV_A_S = 0
const PCR_RMT_SCLK_DIV_B_S = 6
const PCR_RMT_SCLK_DIV_NUM_S = 12
const PCR_RMT_SCLK_SEL_S = 20
const PCR_RMT_SCLK_EN_S = 21
const PCR_LEDC_CLK_EN_S = 0
const PCR_LEDC_RST_EN_S = 1
const PCR_LEDC_READY_S = 2
const PCR_LEDC_SCLK_SEL_S = 20
const PCR_LEDC_SCLK_EN_S = 22
const PCR_TG0_CLK_EN_S = 0
const PCR_TG0_RST_EN_S = 1
const PCR_TG0_WDT_READY_S = 2
const PCR_TG0_TIMER0_READY_S = 3
const PCR_TG0_TIMER1_READY_S = 4
const PCR_TG0_TIMER_CLK_SEL_S = 20
const PCR_TG0_TIMER_CLK_EN_S = 22
const PCR_TG0_WDT_CLK_SEL_S = 20
const PCR_TG0_WDT_CLK_EN_S = 22
const PCR_TG1_CLK_EN_S = 0
const PCR_TG1_RST_EN_S = 1
const PCR_TG1_WDT_READY_S = 2
const PCR_TG1_TIMER0_READY_S = 3
const PCR_TG1_TIMER1_READY_S = 4
const PCR_TG1_TIMER_CLK_SEL_S = 20
const PCR_TG1_TIMER_CLK_EN_S = 22
const PCR_TG1_WDT_CLK_SEL_S = 20
const PCR_TG1_WDT_CLK_EN_S = 22
const PCR_SYSTIMER_CLK_EN_S = 0
const PCR_SYSTIMER_RST_EN_S = 1
const PCR_SYSTIMER_READY_S = 2
const PCR_SYSTIMER_FUNC_CLK_SEL_S = 20
const PCR_SYSTIMER_FUNC_CLK_EN_S = 22
const PCR_TWAI0_CLK_EN_S = 0
const PCR_TWAI0_RST_EN_S = 1
const PCR_TWAI0_READY_S = 2
const PCR_TWAI0_FUNC_CLK_SEL_S = 20
const PCR_TWAI0_FUNC_CLK_EN_S = 22
const PCR_I2S_CLK_EN_S = 0
const PCR_I2S_RST_EN_S = 1
const PCR_I2S_RX_READY_S = 2
const PCR_I2S_TX_READY_S = 3
const PCR_I2S_TX_CLKM_DIV_NUM_S = 12
const PCR_I2S_TX_CLKM_SEL_S = 20
const PCR_I2S_TX_CLKM_EN_S = 22
const PCR_I2S_TX_CLKM_DIV_Z_S = 0
const PCR_I2S_TX_CLKM_DIV_Y_S = 9
const PCR_I2S_TX_CLKM_DIV_X_S = 18
const PCR_I2S_TX_CLKM_DIV_YN1_S = 27
const PCR_I2S_RX_CLKM_DIV_NUM_S = 12
const PCR_I2S_RX_CLKM_SEL_S = 20
const PCR_I2S_RX_CLKM_EN_S = 22
const PCR_I2S_MCLK_SEL_S = 23
const PCR_I2S_RX_CLKM_DIV_Z_S = 0
const PCR_I2S_RX_CLKM_DIV_Y_S = 9
const PCR_I2S_RX_CLKM_DIV_X_S = 18
const PCR_I2S_RX_CLKM_DIV_YN1_S = 27
const PCR_SARADC_CLK_EN_S = 0
const PCR_SARADC_RST_EN_S = 1
const PCR_SARADC_REG_CLK_EN_S = 2
const PCR_SARADC_REG_RST_EN_S = 3
const PCR_SARADC_CLKM_DIV_A_S = 0
const PCR_SARADC_CLKM_DIV_B_S = 6
const PCR_SARADC_CLKM_DIV_NUM_S = 12
const PCR_SARADC_CLKM_SEL_S = 20
const PCR_SARADC_CLKM_EN_S = 22
const PCR_TSENS_CLK_SEL_S = 20
const PCR_TSENS_CLK_EN_S = 22
const PCR_TSENS_RST_EN_S = 23
const PCR_USB_DEVICE_CLK_EN_S = 0
const PCR_USB_DEVICE_RST_EN_S = 1
const PCR_USB_DEVICE_READY_S = 2
const PCR_INTMTX_CLK_EN_S = 0
const PCR_INTMTX_RST_EN_S = 1
const PCR_INTMTX_READY_S = 2
const PCR_PCNT_CLK_EN_S = 0
const PCR_PCNT_RST_EN_S = 1
const PCR_PCNT_READY_S = 2
const PCR_ETM_CLK_EN_S = 0
const PCR_ETM_RST_EN_S = 1
const PCR_ETM_READY_S = 2
const PCR_PWM_CLK_EN_S = 0
const PCR_PWM_RST_EN_S = 1
const PCR_PWM_READY_S = 2
const PCR_PWM_DIV_NUM_S = 12
const PCR_PWM_CLKM_SEL_S = 20
const PCR_PWM_CLKM_EN_S = 22
const PCR_PARL_CLK_EN_S = 0
const PCR_PARL_RST_EN_S = 1
const PCR_PARL_READY_S = 2
const PCR_PARL_CLK_RX_DIV_NUM_S = 0
const PCR_PARL_CLK_RX_SEL_S = 16
const PCR_PARL_CLK_RX_EN_S = 18
const PCR_PARL_RX_RST_EN_S = 19
const PCR_PARL_CLK_TX_DIV_NUM_S = 0
const PCR_PARL_CLK_TX_SEL_S = 16
const PCR_PARL_CLK_TX_EN_S = 18
const PCR_PARL_TX_RST_EN_S = 19
const PCR_PVT_MONITOR_CLK_EN_S = 0
const PCR_PVT_MONITOR_RST_EN_S = 1
const PCR_PVT_MONITOR_SITE1_CLK_EN_S = 2
const PCR_PVT_MONITOR_SITE2_CLK_EN_S = 3
const PCR_PVT_MONITOR_SITE3_CLK_EN_S = 4
const PCR_PVT_MONITOR_FUNC_CLK_DIV_NUM_S = 0
const PCR_PVT_MONITOR_FUNC_CLK_SEL_S = 20
const PCR_PVT_MONITOR_FUNC_CLK_EN_S = 22
const PCR_GDMA_CLK_EN_S = 0
const PCR_GDMA_RST_EN_S = 1
const PCR_SPI2_CLK_EN_S = 0
const PCR_SPI2_RST_EN_S = 1
const PCR_SPI2_READY_S = 2
const PCR_SPI2_CLKM_SEL_S = 20
const PCR_SPI2_CLKM_EN_S = 22
const PCR_AES_CLK_EN_S = 0
const PCR_AES_RST_EN_S = 1
const PCR_AES_READY_S = 2
const PCR_SHA_CLK_EN_S = 0
const PCR_SHA_RST_EN_S = 1
const PCR_SHA_READY_S = 2
const PCR_RSA_CLK_EN_S = 0
const PCR_RSA_RST_EN_S = 1
const PCR_RSA_READY_S = 2
const PCR_RSA_MEM_PD_S = 0
const PCR_RSA_MEM_FORCE_PU_S = 1
const PCR_RSA_MEM_FORCE_PD_S = 2
const PCR_ECC_CLK_EN_S = 0
const PCR_ECC_RST_EN_S = 1
const PCR_ECC_READY_S = 2
const PCR_ECC_MEM_PD_S = 0
const PCR_ECC_MEM_FORCE_PU_S = 1
const PCR_ECC_MEM_FORCE_PD_S = 2
const PCR_DS_CLK_EN_S = 0
const PCR_DS_RST_EN_S = 1
const PCR_DS_READY_S = 2
const PCR_HMAC_CLK_EN_S = 0
const PCR_HMAC_RST_EN_S = 1
const PCR_HMAC_READY_S = 2
const PCR_ECDSA_CLK_EN_S = 0
const PCR_ECDSA_RST_EN_S = 1
const PCR_ECDSA_READY_S = 2
const PCR_IOMUX_CLK_EN_S = 0
const PCR_IOMUX_RST_EN_S = 1
const PCR_IOMUX_FUNC_CLK_SEL_S = 20
const PCR_IOMUX_FUNC_CLK_EN_S = 22
const PCR_MEM_MONITOR_CLK_EN_S = 0
const PCR_MEM_MONITOR_RST_EN_S = 1
const PCR_MEM_MONITOR_READY_S = 2
const PCR_REGDMA_CLK_EN_S = 0
const PCR_REGDMA_RST_EN_S = 1
const PCR_TRACE_CLK_EN_S = 0
const PCR_TRACE_RST_EN_S = 1
const PCR_ASSIST_CLK_EN_S = 0
const PCR_ASSIST_RST_EN_S = 1
const PCR_CACHE_CLK_EN_S = 0
const PCR_CACHE_RST_EN_S = 1
const PCR_MODEM_CLK_SEL_S = 0
const PCR_MODEM_CLK_EN_S = 1
const PCR_MODEM_RST_EN_S = 2
const PCR_CPU_TIMEOUT_RST_EN_S = 1
const PCR_HP_TIMEOUT_RST_EN_S = 2
const PCR_LS_DIV_NUM_S = 0
const PCR_HS_DIV_NUM_S = 8
const PCR_SOC_CLK_SEL_S = 16
const PCR_CLK_XTAL_FREQ_S = 24
const PCR_CPUPERIOD_SEL_S = 0
const PCR_PLL_FREQ_SEL_S = 2
const PCR_CPU_WAIT_MODE_FORCE_ON_S = 3
const PCR_CPU_WAITI_DELAY_NUM_S = 4
const PCR_CPU_DIV_NUM_S = 0
const PCR_AHB_DIV_NUM_S = 0
const PCR_APB_DECREASE_DIV_NUM_S = 0
const PCR_APB_DIV_NUM_S = 8
const PCR_FOSC_FREQ_S = 0
const PCR_PLL_FREQ_S = 8
const PCR_PLL_240M_CLK_EN_S = 0
const PCR_PLL_160M_CLK_EN_S = 1
const PCR_PLL_120M_CLK_EN_S = 2
const PCR_PLL_80M_CLK_EN_S = 3
const PCR_PLL_48M_CLK_EN_S = 4
const PCR_PLL_40M_CLK_EN_S = 5
const PCR_CLK8_OEN_S = 0
const PCR_CLK16_OEN_S = 1
const PCR_CLK32_OEN_S = 2
const PCR_CLK_ADC_INF_OEN_S = 3
const PCR_CLK_DFM_INF_OEN_S = 4
const PCR_CLK_SDM_MOD_OEN_S = 5
const PCR_CLK_XTAL_OEN_S = 6
const PCR_XTAL_TICK_NUM_S = 0
const PCR_FOSC_TICK_NUM_S = 8
const PCR_TICK_ENABLE_S = 16
const PCR_RST_TICK_CNT_S = 17
const PCR_32K_SEL_S = 0
const PCR_32K_MODEM_SEL_S = 2
const PCR_ROM_FORCE_PU_S = 13
const PCR_ROM_FORCE_PD_S = 15
const PCR_ROM_CLKGATE_FORCE_ON_S = 17
const PCR_SRAM_FORCE_PU_S = 0
const PCR_SRAM_FORCE_PD_S = 10
const PCR_SRAM_CLKGATE_FORCE_ON_S = 25
const PCR_SEC_CLK_SEL_S = 0
const PCR_CLK_ADC_INV_PHASE_ENA_S = 0
const PCR_CLK_SDM_INV_PHASE_ENA_S = 0
const PCR_CLK_SDM_INV_PHASE_SEL_S = 1
const PCR_BUS_CLOCK_UPDATE_S = 0
const PCR_SAR2_CLK_DIV_NUM_S = 0
const PCR_SAR1_CLK_DIV_NUM_S = 8
const PCR_PWDET_SAR_CLK_DIV_NUM_S = 0
const PCR_PWDET_SAR_READER_EN_S = 8
const PCR_RESET_EVENT_BYPASS_APM_S = 0
const PCR_RESET_EVENT_BYPASS_S = 1
const PCR_FPGA_DEBUG_S = 0
const PCR_CLK_EN_S = 0
const PCR_DATE_S = 0
