
*** Running vivado
    with args -log top_rf_alu.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_rf_alu.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_rf_alu.tcl -notrace
Command: synth_design -top top_rf_alu -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 114308
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1024.926 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_rf_alu' [C:/Users/fs09911/Desktop/CA-Labs/Lab07/Lab07_Verilog/Lab07_Verilog.srcs/sources_1/new/top_rf_alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/fs09911/Desktop/CA-Labs/Lab07/Lab07_Verilog/Lab07_Verilog.srcs/sources_1/new/regfile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (1#1) [C:/Users/fs09911/Desktop/CA-Labs/Lab07/Lab07_Verilog/Lab07_Verilog.srcs/sources_1/new/regfile.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/fs09911/Desktop/CA-Labs/Lab07/Lab07_Verilog/Lab07_Verilog.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (2#1) [C:/Users/fs09911/Desktop/CA-Labs/Lab07/Lab07_Verilog/Lab07_Verilog.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'RF_ALU_FSM' [C:/Users/fs09911/Desktop/CA-Labs/Lab07/Lab07_Verilog/Lab07_Verilog.srcs/sources_1/new/RF_ALU_FSM.v:23]
	Parameter S_WR_X1 bound to: 5'b00000 
	Parameter S_WR_X2 bound to: 5'b00001 
	Parameter S_WR_X3 bound to: 5'b00010 
	Parameter S_SET_ADD bound to: 5'b00011 
	Parameter S_WR_ADD bound to: 5'b00100 
	Parameter S_SET_SUB bound to: 5'b00101 
	Parameter S_WR_SUB bound to: 5'b00110 
	Parameter S_SET_AND bound to: 5'b00111 
	Parameter S_WR_AND bound to: 5'b01000 
	Parameter S_SET_OR bound to: 5'b01001 
	Parameter S_WR_OR bound to: 5'b01010 
	Parameter S_SET_XOR bound to: 5'b01011 
	Parameter S_WR_XOR bound to: 5'b01100 
	Parameter S_SET_SLL bound to: 5'b01101 
	Parameter S_WR_SLL bound to: 5'b01110 
	Parameter S_SET_SRL bound to: 5'b01111 
	Parameter S_WR_SRL bound to: 5'b10000 
	Parameter S_SET_BEQ bound to: 5'b10001 
	Parameter S_WR_FLAG bound to: 5'b10010 
	Parameter S_WR_RAW bound to: 5'b10011 
	Parameter S_RD_RAW bound to: 5'b10100 
	Parameter S_DONE bound to: 5'b10101 
INFO: [Synth 8-6155] done synthesizing module 'RF_ALU_FSM' (3#1) [C:/Users/fs09911/Desktop/CA-Labs/Lab07/Lab07_Verilog/Lab07_Verilog.srcs/sources_1/new/RF_ALU_FSM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_rf_alu' (4#1) [C:/Users/fs09911/Desktop/CA-Labs/Lab07/Lab07_Verilog/Lab07_Verilog.srcs/sources_1/new/top_rf_alu.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1024.926 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1024.926 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1024.926 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'RF_ALU_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 S_WR_X1 |                            00000 |                            00000
                 S_WR_X2 |                            00001 |                            00001
                 S_WR_X3 |                            00010 |                            00010
               S_SET_ADD |                            00011 |                            00011
                S_WR_ADD |                            00100 |                            00100
               S_SET_SUB |                            00101 |                            00101
                S_WR_SUB |                            00110 |                            00110
               S_SET_AND |                            00111 |                            00111
                S_WR_AND |                            01000 |                            01000
                S_SET_OR |                            01001 |                            01001
                 S_WR_OR |                            01010 |                            01010
               S_SET_XOR |                            01011 |                            01011
                S_WR_XOR |                            01100 |                            01100
               S_SET_SLL |                            01101 |                            01101
                S_WR_SLL |                            01110 |                            01110
               S_SET_SRL |                            01111 |                            01111
                S_WR_SRL |                            10000 |                            10000
               S_SET_BEQ |                            10001 |                            10001
               S_WR_FLAG |                            10010 |                            10010
                S_WR_RAW |                            10011 |                            10011
                S_RD_RAW |                            10100 |                            10100
                  iSTATE |                            10101 |                            10101
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'RF_ALU_FSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1024.926 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 33    
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  33 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 2     
	   8 Input   32 Bit        Muxes := 1     
	  22 Input   32 Bit        Muxes := 1     
	  22 Input    5 Bit        Muxes := 4     
	  22 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 32    
	  22 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1024.926 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1024.926 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1024.926 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1024.926 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1024.926 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1024.926 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1024.926 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1024.926 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1024.926 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT2   |     2|
|5     |LUT3   |    58|
|6     |LUT4   |    22|
|7     |LUT5   |   148|
|8     |LUT6   |   205|
|9     |FDRE   |   209|
|10    |IBUF   |     2|
|11    |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |   664|
|2     |  RF     |regfile    |   470|
|3     |  alu    |ALU        |     8|
|4     |  fsm    |RF_ALU_FSM |   175|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1024.926 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1024.926 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1024.926 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1024.926 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1024.926 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1024.926 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/fs09911/Desktop/CA-Labs/Lab07/Lab07_Verilog/Lab07_Verilog.runs/synth_1/top_rf_alu.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_rf_alu_utilization_synth.rpt -pb top_rf_alu_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 24 11:31:01 2026...
