Mazhar Alidina , José Monteiro , Srinivas Devadas , Abhijit Ghosh , Marios Papaefthymiou, Precomputation-based sequential logic optimization for low power, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.4, p.426-436, Dec. 1994[doi>10.1109/92.335011]
Benini, L. and Micheli, G. D. 1995. State assignment for low power dissipation. IEEE J. Solid-State Circ. 30, 3 (March), 258--268.
Chen, P.-H., Ruan, S.-J., Wu, K.-P., Hu, D.-X., Lai, F., and Tsai, K.-L. 2001. An Entropy-based algorithm to reduce area overhead for bipartition-codec architecture. In Proceedings of the IEEE International Symposium on Circuits and Systems. V-49--V-52.
Choi, I.-S. and Hwang, S.-Y. 1999. Circuit partition algorithm for low-power design under area constraint using simulated annealing. IEE Proc. Circ. Dev. Syst. 146, 1 (Feb.), 8--15.
Kapadia, H., Benini, L., and Micheli, G. D. 1999. Reducing switching activity on datapath buses with control-signal gating. IEEE J. Solid-State Circ. 34, 3 (March), 405--414.
Giovanni De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill Higher Education, 1994
José Monteiro , Srinivas Devadas , Abhijit Ghosh, Retiming sequential circuits for low power, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.398-402, November 07-11, 1993, Santa Clara, California, USA
M. Münch , B. Wurth , R. Mehra , J. Sproch , N. Wehn, Automating RT-level operand isolation to minimize power consumption in datapaths, Proceedings of the conference on Design, automation and test in Europe, p.624-633, March 27-30, 2000, Paris, France[doi>10.1145/343647.343873]
Shanq-Jang Ruan , Rung-Ji Shang , Feipei Lai , Shyh-Jong Chen , Xian-Jun Huang, A bipartition-codec architecture to reduce power in pipelined circuits, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.84-90, November 07-11, 1999, San Jose, California, USA
Shanq-Jang Ruan , Rung-Ji Shang , Feipei Lai , Kun-Lin Tsai, A bipartition-codec architecture to reduce power in pipelined circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.20 n.2, p.343-348, November 2006[doi>10.1109/43.908477]
Schimpfle, C. V., Simon, S., and Nossek, J. A. 1997. Optimal placement of registers in data paths for low power design. In Proceedings of the IEEE International Symposium on Circuits and Systems. 2160--2163.
V. Tiwari , S. Malik , P. Ashar, Guarded evaluation: pushing power management to logic synthesis/design, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.17 n.10, p.1051-1060, November 2006[doi>10.1109/43.728924]
Ye, W. and Irwin, M. J. 1999. Power analysis of gated pipeline registers. In Proceedings of the Twelfth Annual IEEE International ASIC/SOC Conference. 281--285.
