Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 39c14927519e4582b41410f29dddd2f2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_top_TB_behav xil_defaultlib.uart_top_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 33 differs from formal bit length 32 for port 'oResult' [//psf/Home/Desktop/cdd_labs/cdd_lab_git/final_project_cdd/final_project_cdd.srcs/sources_1/imports/imports/sources_1/imports/Desktop/uart_top.v:124]
WARNING: [VRFC 10-3091] actual bit length 48 differs from formal bit length 52 for port 'oMantProd' [//psf/Home/Desktop/cdd_labs/cdd_lab_git/final_project_cdd/final_project_cdd.srcs/sources_1/new/fpu_core.v:91]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
