// Seed: 1569973293
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire [1 : 1] id_3;
  logic id_4;
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    output uwire id_2,
    output wire id_3,
    input wire id_4,
    output wand id_5,
    output supply0 id_6,
    input supply1 id_7,
    output wor id_8,
    input uwire id_9,
    input wire id_10,
    input wand id_11,
    input tri0 id_12,
    input supply1 id_13
);
  assign id_0 = 1 << -1;
  wire id_15;
  ;
  module_0 modCall_1 (
      id_15,
      id_15
  );
endmodule
