#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Jan 17 13:31:25 2024
# Process ID: 9652
# Current directory: C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10196 C:\Xilinx\risc5\pipelined_cycle\superscalar\project_1\project_1.xpr
# Log file: C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/vivado.log
# Journal file: C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluA
INFO: [VRFC 10-311] analyzing module aluB
INFO: [VRFC 10-2458] undeclared symbol CarryOutA, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/DtoE_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DtoE_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/EtoW_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EtoW_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/FtoD_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FtoD_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PC_target.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCTargetA_E
INFO: [VRFC 10-311] analyzing module PCTargetB_E
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PcPlus8
INFO: [VRFC 10-2458] undeclared symbol PCPlus8F, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pcounter
INFO: [VRFC 10-2458] undeclared symbol PCFirst, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv:14]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mod
INFO: [VRFC 10-2458] undeclared symbol PcPlus8F, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:34]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Decoder
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/encoder_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_muxA1
INFO: [VRFC 10-311] analyzing module forward_muxA2
INFO: [VRFC 10-311] analyzing module mux_aluA2
INFO: [VRFC 10-311] analyzing module forward_muxB1
INFO: [VRFC 10-311] analyzing module forward_muxB2
INFO: [VRFC 10-311] analyzing module mux_aluB2
INFO: [VRFC 10-2458] undeclared symbol SrcB2_E, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/encoder_muxs.sv:101]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/hazard_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
ERROR: [VRFC 10-2989] 'A' is not declared [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_mem.sv:15]
ERROR: [VRFC 10-2989] 'A' is not declared [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_mem.sv:16]
ERROR: [VRFC 10-2865] module 'inst_mem' ignored due to previous errors [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_mem.sv:5]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top TOP_mod [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_mod' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_mod_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluA
INFO: [VRFC 10-311] analyzing module aluB
INFO: [VRFC 10-2458] undeclared symbol CarryOutA, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/DtoE_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DtoE_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/EtoW_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EtoW_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/FtoD_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FtoD_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PC_target.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCTargetA_E
INFO: [VRFC 10-311] analyzing module PCTargetB_E
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PcPlus8
INFO: [VRFC 10-2458] undeclared symbol PCPlus8F, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pcounter
INFO: [VRFC 10-2458] undeclared symbol PCFirst, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv:14]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Decoder
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/encoder_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_muxA1
INFO: [VRFC 10-311] analyzing module forward_muxA2
INFO: [VRFC 10-311] analyzing module mux_aluA2
INFO: [VRFC 10-311] analyzing module forward_muxB1
INFO: [VRFC 10-311] analyzing module forward_muxB2
INFO: [VRFC 10-311] analyzing module mux_aluB2
INFO: [VRFC 10-2458] undeclared symbol SrcB2_E, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/encoder_muxs.sv:101]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/hazard_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
ERROR: [VRFC 10-2989] 'A' is not declared [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_mem.sv:15]
ERROR: [VRFC 10-2989] 'A' is not declared [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_mem.sv:16]
ERROR: [VRFC 10-2865] module 'inst_mem' ignored due to previous errors [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_mem.sv:5]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_mod' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_mod_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluA
INFO: [VRFC 10-311] analyzing module aluB
INFO: [VRFC 10-2458] undeclared symbol CarryOutA, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/DtoE_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DtoE_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/EtoW_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EtoW_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/FtoD_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FtoD_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PC_target.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCTargetA_E
INFO: [VRFC 10-311] analyzing module PCTargetB_E
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PcPlus8
INFO: [VRFC 10-2458] undeclared symbol PCPlus8F, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pcounter
INFO: [VRFC 10-2458] undeclared symbol PCFirst, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv:14]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Decoder
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/encoder_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_muxA1
INFO: [VRFC 10-311] analyzing module forward_muxA2
INFO: [VRFC 10-311] analyzing module mux_aluA2
INFO: [VRFC 10-311] analyzing module forward_muxB1
INFO: [VRFC 10-311] analyzing module forward_muxB2
INFO: [VRFC 10-311] analyzing module mux_aluB2
INFO: [VRFC 10-2458] undeclared symbol SrcB2_E, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/encoder_muxs.sv:101]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/hazard_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/result_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_resultA
INFO: [VRFC 10-311] analyzing module mux_resultB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mod
INFO: [VRFC 10-2458] undeclared symbol PcPlus8F, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:34]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_mod_behav xil_defaultlib.TOP_mod xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_mod_behav xil_defaultlib.TOP_mod xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'PCPlus8F' on this module [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:36]
WARNING: [VRFC 10-3633] port 'PCPlus8D' is already connected [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:38]
ERROR: [VRFC 10-3180] cannot find port 'SrcB2_E' on this module [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:82]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_mod' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_mod_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluA
INFO: [VRFC 10-311] analyzing module aluB
INFO: [VRFC 10-2458] undeclared symbol CarryOutA, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/DtoE_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DtoE_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/EtoW_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EtoW_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/FtoD_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FtoD_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PC_target.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCTargetA_E
INFO: [VRFC 10-311] analyzing module PCTargetB_E
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PcPlus8
INFO: [VRFC 10-2458] undeclared symbol PCPlus8F, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pcounter
INFO: [VRFC 10-2458] undeclared symbol PCFirst, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv:14]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Decoder
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/encoder_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_muxA1
INFO: [VRFC 10-311] analyzing module forward_muxA2
INFO: [VRFC 10-311] analyzing module mux_aluA2
INFO: [VRFC 10-311] analyzing module forward_muxB1
INFO: [VRFC 10-311] analyzing module forward_muxB2
INFO: [VRFC 10-311] analyzing module mux_aluB2
INFO: [VRFC 10-2458] undeclared symbol SrcB2_E, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/encoder_muxs.sv:101]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/hazard_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/result_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_resultA
INFO: [VRFC 10-311] analyzing module mux_resultB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mod
INFO: [VRFC 10-2458] undeclared symbol PcPlus8F, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:34]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_mod_behav xil_defaultlib.TOP_mod xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_mod_behav xil_defaultlib.TOP_mod xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'PCPlus8F' on this module [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:36]
ERROR: [VRFC 10-3180] cannot find port 'SrcB2_E' on this module [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:85]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_mod' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_mod_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluA
INFO: [VRFC 10-311] analyzing module aluB
INFO: [VRFC 10-2458] undeclared symbol CarryOutA, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/DtoE_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DtoE_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/EtoW_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EtoW_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/FtoD_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FtoD_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PC_target.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCTargetA_E
INFO: [VRFC 10-311] analyzing module PCTargetB_E
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PcPlus8
INFO: [VRFC 10-2458] undeclared symbol PCPlus8F, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pcounter
INFO: [VRFC 10-2458] undeclared symbol PCFirst, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv:14]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Decoder
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/encoder_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_muxA1
INFO: [VRFC 10-311] analyzing module forward_muxA2
INFO: [VRFC 10-311] analyzing module mux_aluA2
INFO: [VRFC 10-311] analyzing module forward_muxB1
INFO: [VRFC 10-311] analyzing module forward_muxB2
INFO: [VRFC 10-311] analyzing module mux_aluB2
INFO: [VRFC 10-2458] undeclared symbol SrcB2_E, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/encoder_muxs.sv:101]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/hazard_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/result_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_resultA
INFO: [VRFC 10-311] analyzing module mux_resultB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mod
INFO: [VRFC 10-2458] undeclared symbol PcPlus8F, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:34]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_mod_behav xil_defaultlib.TOP_mod xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_mod_behav xil_defaultlib.TOP_mod xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'SrcB2_E' on this module [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:85]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_mod' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_mod_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluA
INFO: [VRFC 10-311] analyzing module aluB
INFO: [VRFC 10-2458] undeclared symbol CarryOutA, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/DtoE_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DtoE_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/EtoW_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EtoW_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/FtoD_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FtoD_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PC_target.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCTargetA_E
INFO: [VRFC 10-311] analyzing module PCTargetB_E
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PcPlus8
INFO: [VRFC 10-2458] undeclared symbol PCPlus8F, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pcounter
INFO: [VRFC 10-2458] undeclared symbol PCFirst, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv:14]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Decoder
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/encoder_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_muxA1
INFO: [VRFC 10-311] analyzing module forward_muxA2
INFO: [VRFC 10-311] analyzing module mux_aluA2
INFO: [VRFC 10-311] analyzing module forward_muxB1
INFO: [VRFC 10-311] analyzing module forward_muxB2
INFO: [VRFC 10-311] analyzing module mux_aluB2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/hazard_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/result_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_resultA
INFO: [VRFC 10-311] analyzing module mux_resultB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mod
INFO: [VRFC 10-2458] undeclared symbol PcPlus8F, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:34]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_mod_behav xil_defaultlib.TOP_mod xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_mod_behav xil_defaultlib.TOP_mod xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2989] 'MemWriteM' is not declared [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:119]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PcPlus8F' [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:34]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'mem_modeB_D' [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'RD1A_D' [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'RD2A_D' [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:61]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'mem_modeB_E' [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:67]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'mem_mode' [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:90]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'RdA_W' [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:94]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1025.398 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_mod' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_mod_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluA
INFO: [VRFC 10-311] analyzing module aluB
INFO: [VRFC 10-2458] undeclared symbol CarryOutA, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/DtoE_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DtoE_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/EtoW_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EtoW_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/FtoD_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FtoD_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PC_target.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCTargetA_E
INFO: [VRFC 10-311] analyzing module PCTargetB_E
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PcPlus8
INFO: [VRFC 10-2458] undeclared symbol PCPlus8F, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pcounter
INFO: [VRFC 10-2458] undeclared symbol PCFirst, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv:14]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Decoder
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/encoder_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_muxA1
INFO: [VRFC 10-311] analyzing module forward_muxA2
INFO: [VRFC 10-311] analyzing module mux_aluA2
INFO: [VRFC 10-311] analyzing module forward_muxB1
INFO: [VRFC 10-311] analyzing module forward_muxB2
INFO: [VRFC 10-311] analyzing module mux_aluB2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/hazard_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/result_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_resultA
INFO: [VRFC 10-311] analyzing module mux_resultB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mod
INFO: [VRFC 10-2458] undeclared symbol PcPlus8F, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:33]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_mod_behav xil_defaultlib.TOP_mod xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_mod_behav xil_defaultlib.TOP_mod xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PcPlus8F' [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:33]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'mem_modeB_D' [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'RD1A_D' [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'RD2A_D' [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:60]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'mem_modeB_E' [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:66]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'mem_mode' [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:89]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'RdA_W' [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:93]
WARNING: [VRFC 10-3823] variable 'RDA2' might have multiple concurrent drivers [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:47]
WARNING: [VRFC 10-3823] variable 'order_W' might have multiple concurrent drivers [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:110]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Pcounter
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.PcPlus8
Compiling module xil_defaultlib.FtoD_stage
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.extendA
Compiling module xil_defaultlib.extendB
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Alu_Decoder
Compiling module xil_defaultlib.DtoE_stage
Compiling module xil_defaultlib.forward_muxA1
Compiling module xil_defaultlib.forward_muxA2
Compiling module xil_defaultlib.mux_aluA2
Compiling module xil_defaultlib.PCTargetA_E
Compiling module xil_defaultlib.aluA
Compiling module xil_defaultlib.forward_muxB1
Compiling module xil_defaultlib.forward_muxB2
Compiling module xil_defaultlib.mux_aluB2
Compiling module xil_defaultlib.PCTargetB_E
Compiling module xil_defaultlib.aluB
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.EtoW_stage
Compiling module xil_defaultlib.mux_resultA
Compiling module xil_defaultlib.mux_resultB
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.TOP_mod
ERROR: [XSIM 43-3185] "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv" Line 116. Number of arguments are less than format specifiers. 
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_mod' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_mod_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluA
INFO: [VRFC 10-311] analyzing module aluB
INFO: [VRFC 10-2458] undeclared symbol CarryOutA, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/DtoE_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DtoE_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/EtoW_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EtoW_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/FtoD_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FtoD_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PC_target.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCTargetA_E
INFO: [VRFC 10-311] analyzing module PCTargetB_E
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PcPlus8
INFO: [VRFC 10-2458] undeclared symbol PCPlus8F, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pcounter
INFO: [VRFC 10-2458] undeclared symbol PCFirst, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Decoder
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/encoder_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_muxA1
INFO: [VRFC 10-311] analyzing module forward_muxA2
INFO: [VRFC 10-311] analyzing module mux_aluA2
INFO: [VRFC 10-311] analyzing module forward_muxB1
INFO: [VRFC 10-311] analyzing module forward_muxB2
INFO: [VRFC 10-311] analyzing module mux_aluB2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/hazard_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/result_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_resultA
INFO: [VRFC 10-311] analyzing module mux_resultB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mod
INFO: [VRFC 10-2458] undeclared symbol PcPlus8F, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:34]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_mod_behav xil_defaultlib.TOP_mod xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_mod_behav xil_defaultlib.TOP_mod xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PcPlus8F' [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:34]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'mem_modeB_D' [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'RD1A_D' [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'RD2A_D' [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:61]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'mem_modeB_E' [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:67]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'mem_mode' [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:90]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'RdA_W' [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:94]
WARNING: [VRFC 10-3823] variable 'RDA2' might have multiple concurrent drivers [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:48]
WARNING: [VRFC 10-3823] variable 'order_W' might have multiple concurrent drivers [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:111]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Pcounter
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.PcPlus8
Compiling module xil_defaultlib.FtoD_stage
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.extendA
Compiling module xil_defaultlib.extendB
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Alu_Decoder
Compiling module xil_defaultlib.DtoE_stage
Compiling module xil_defaultlib.forward_muxA1
Compiling module xil_defaultlib.forward_muxA2
Compiling module xil_defaultlib.mux_aluA2
Compiling module xil_defaultlib.PCTargetA_E
Compiling module xil_defaultlib.aluA
Compiling module xil_defaultlib.forward_muxB1
Compiling module xil_defaultlib.forward_muxB2
Compiling module xil_defaultlib.mux_aluB2
Compiling module xil_defaultlib.PCTargetB_E
Compiling module xil_defaultlib.aluB
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.EtoW_stage
Compiling module xil_defaultlib.mux_resultA
Compiling module xil_defaultlib.mux_resultB
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.TOP_mod
ERROR: [XSIM 43-3185] "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv" Line 117. Number of arguments are less than format specifiers. 
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1025.398 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_mod' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_mod_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluA
INFO: [VRFC 10-311] analyzing module aluB
INFO: [VRFC 10-2458] undeclared symbol CarryOutA, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/DtoE_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DtoE_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/EtoW_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EtoW_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/FtoD_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FtoD_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PC_target.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCTargetA_E
INFO: [VRFC 10-311] analyzing module PCTargetB_E
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PcPlus8
INFO: [VRFC 10-2458] undeclared symbol PCPlus8F, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pcounter
INFO: [VRFC 10-2458] undeclared symbol PCFirst, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Decoder
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/encoder_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_muxA1
INFO: [VRFC 10-311] analyzing module forward_muxA2
INFO: [VRFC 10-311] analyzing module mux_aluA2
INFO: [VRFC 10-311] analyzing module forward_muxB1
INFO: [VRFC 10-311] analyzing module forward_muxB2
INFO: [VRFC 10-311] analyzing module mux_aluB2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/hazard_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/result_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_resultA
INFO: [VRFC 10-311] analyzing module mux_resultB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mod
INFO: [VRFC 10-2458] undeclared symbol PcPlus8F, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:34]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_mod_behav xil_defaultlib.TOP_mod xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_mod_behav xil_defaultlib.TOP_mod xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PcPlus8F' [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:34]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'mem_modeB_D' [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'RD1A_D' [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:65]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'RD2A_D' [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:66]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'mem_modeB_E' [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:72]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'mem_mode' [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:95]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'RdA_W' [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:99]
WARNING: [VRFC 10-3823] variable 'order_W' might have multiple concurrent drivers [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:116]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Pcounter
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.PcPlus8
Compiling module xil_defaultlib.FtoD_stage
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.extendA
Compiling module xil_defaultlib.extendB
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Alu_Decoder
Compiling module xil_defaultlib.DtoE_stage
Compiling module xil_defaultlib.forward_muxA1
Compiling module xil_defaultlib.forward_muxA2
Compiling module xil_defaultlib.mux_aluA2
Compiling module xil_defaultlib.PCTargetA_E
Compiling module xil_defaultlib.aluA
Compiling module xil_defaultlib.forward_muxB1
Compiling module xil_defaultlib.forward_muxB2
Compiling module xil_defaultlib.mux_aluB2
Compiling module xil_defaultlib.PCTargetB_E
Compiling module xil_defaultlib.aluB
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.EtoW_stage
Compiling module xil_defaultlib.mux_resultA
Compiling module xil_defaultlib.mux_resultB
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.TOP_mod
ERROR: [XSIM 43-3185] "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv" Line 122. Number of arguments are less than format specifiers. 
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_mod' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_mod_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluA
INFO: [VRFC 10-311] analyzing module aluB
INFO: [VRFC 10-2458] undeclared symbol CarryOutA, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/DtoE_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DtoE_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/EtoW_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EtoW_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/FtoD_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FtoD_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PC_target.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCTargetA_E
INFO: [VRFC 10-311] analyzing module PCTargetB_E
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PcPlus8
INFO: [VRFC 10-2458] undeclared symbol PCPlus8F, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pcounter
INFO: [VRFC 10-2458] undeclared symbol PCFirst, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Decoder
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/encoder_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_muxA1
INFO: [VRFC 10-311] analyzing module forward_muxA2
INFO: [VRFC 10-311] analyzing module mux_aluA2
INFO: [VRFC 10-311] analyzing module forward_muxB1
INFO: [VRFC 10-311] analyzing module forward_muxB2
INFO: [VRFC 10-311] analyzing module mux_aluB2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/hazard_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/result_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_resultA
INFO: [VRFC 10-311] analyzing module mux_resultB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mod
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_mod_behav xil_defaultlib.TOP_mod xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_mod_behav xil_defaultlib.TOP_mod xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'mem_modeB_D' [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'RD1A_D' [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'RD2A_D' [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:67]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'mem_modeB_E' [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:73]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'mem_mode' [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:96]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'RdA_W' [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:100]
WARNING: [VRFC 10-3823] variable 'order_W' might have multiple concurrent drivers [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:117]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Pcounter
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.PcPlus8
Compiling module xil_defaultlib.FtoD_stage
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.extendA
Compiling module xil_defaultlib.extendB
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Alu_Decoder
Compiling module xil_defaultlib.DtoE_stage
Compiling module xil_defaultlib.forward_muxA1
Compiling module xil_defaultlib.forward_muxA2
Compiling module xil_defaultlib.mux_aluA2
Compiling module xil_defaultlib.PCTargetA_E
Compiling module xil_defaultlib.aluA
Compiling module xil_defaultlib.forward_muxB1
Compiling module xil_defaultlib.forward_muxB2
Compiling module xil_defaultlib.mux_aluB2
Compiling module xil_defaultlib.PCTargetB_E
Compiling module xil_defaultlib.aluB
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.EtoW_stage
Compiling module xil_defaultlib.mux_resultA
Compiling module xil_defaultlib.mux_resultB
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.TOP_mod
ERROR: [XSIM 43-3185] "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv" Line 123. Number of arguments are less than format specifiers. 
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_mod' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_mod_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluA
INFO: [VRFC 10-311] analyzing module aluB
INFO: [VRFC 10-2458] undeclared symbol CarryOutA, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/DtoE_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DtoE_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/EtoW_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EtoW_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/FtoD_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FtoD_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PC_target.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCTargetA_E
INFO: [VRFC 10-311] analyzing module PCTargetB_E
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PcPlus8
INFO: [VRFC 10-2458] undeclared symbol PCPlus8F, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pcounter
INFO: [VRFC 10-2458] undeclared symbol PCFirst, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Decoder
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/encoder_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_muxA1
INFO: [VRFC 10-311] analyzing module forward_muxA2
INFO: [VRFC 10-311] analyzing module mux_aluA2
INFO: [VRFC 10-311] analyzing module forward_muxB1
INFO: [VRFC 10-311] analyzing module forward_muxB2
INFO: [VRFC 10-311] analyzing module mux_aluB2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/hazard_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/result_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_resultA
INFO: [VRFC 10-311] analyzing module mux_resultB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mod
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_mod_behav xil_defaultlib.TOP_mod xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_mod_behav xil_defaultlib.TOP_mod xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'mem_modeB_D' [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'RD1A_D' [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'RD2A_D' [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:68]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'RdA_W' [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:101]
WARNING: [VRFC 10-3823] variable 'order_W' might have multiple concurrent drivers [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:118]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Pcounter
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.PcPlus8
Compiling module xil_defaultlib.FtoD_stage
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.extendA
Compiling module xil_defaultlib.extendB
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Alu_Decoder
Compiling module xil_defaultlib.DtoE_stage
Compiling module xil_defaultlib.forward_muxA1
Compiling module xil_defaultlib.forward_muxA2
Compiling module xil_defaultlib.mux_aluA2
Compiling module xil_defaultlib.PCTargetA_E
Compiling module xil_defaultlib.aluA
Compiling module xil_defaultlib.forward_muxB1
Compiling module xil_defaultlib.forward_muxB2
Compiling module xil_defaultlib.mux_aluB2
Compiling module xil_defaultlib.PCTargetB_E
Compiling module xil_defaultlib.aluB
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.EtoW_stage
Compiling module xil_defaultlib.mux_resultA
Compiling module xil_defaultlib.mux_resultB
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.TOP_mod
ERROR: [XSIM 43-3185] "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv" Line 124. Number of arguments are less than format specifiers. 
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1656.074 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_mod' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_mod_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluA
INFO: [VRFC 10-311] analyzing module aluB
INFO: [VRFC 10-2458] undeclared symbol CarryOutA, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/DtoE_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DtoE_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/EtoW_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EtoW_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/FtoD_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FtoD_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PC_target.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCTargetA_E
INFO: [VRFC 10-311] analyzing module PCTargetB_E
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PcPlus8
INFO: [VRFC 10-2458] undeclared symbol PCPlus8F, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pcounter
INFO: [VRFC 10-2458] undeclared symbol PCFirst, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Decoder
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/encoder_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_muxA1
INFO: [VRFC 10-311] analyzing module forward_muxA2
INFO: [VRFC 10-311] analyzing module mux_aluA2
INFO: [VRFC 10-311] analyzing module forward_muxB1
INFO: [VRFC 10-311] analyzing module forward_muxB2
INFO: [VRFC 10-311] analyzing module mux_aluB2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/hazard_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/result_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_resultA
INFO: [VRFC 10-311] analyzing module mux_resultB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mod
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_mod_behav xil_defaultlib.TOP_mod xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_mod_behav xil_defaultlib.TOP_mod xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'mem_modeB_D' [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:57]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'mem_modeB_D' [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'RD1A_D' [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'RD2A_D' [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:68]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'mem_modeB_E' [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:74]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'mem_mode' [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:97]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'RdA_W' [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:101]
WARNING: [VRFC 10-3823] variable 'order_W' might have multiple concurrent drivers [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:118]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Pcounter
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.PcPlus8
Compiling module xil_defaultlib.FtoD_stage
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.extendA
Compiling module xil_defaultlib.extendB
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Alu_Decoder
Compiling module xil_defaultlib.DtoE_stage
Compiling module xil_defaultlib.forward_muxA1
Compiling module xil_defaultlib.forward_muxA2
Compiling module xil_defaultlib.mux_aluA2
Compiling module xil_defaultlib.PCTargetA_E
Compiling module xil_defaultlib.aluA
Compiling module xil_defaultlib.forward_muxB1
Compiling module xil_defaultlib.forward_muxB2
Compiling module xil_defaultlib.mux_aluB2
Compiling module xil_defaultlib.PCTargetB_E
Compiling module xil_defaultlib.aluB
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.EtoW_stage
Compiling module xil_defaultlib.mux_resultA
Compiling module xil_defaultlib.mux_resultB
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.TOP_mod
ERROR: [XSIM 43-3185] "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv" Line 124. Number of arguments are less than format specifiers. 
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_mod' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_mod_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluA
INFO: [VRFC 10-311] analyzing module aluB
INFO: [VRFC 10-2458] undeclared symbol CarryOutA, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/DtoE_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DtoE_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/EtoW_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EtoW_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/FtoD_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FtoD_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PC_target.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCTargetA_E
INFO: [VRFC 10-311] analyzing module PCTargetB_E
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PcPlus8
INFO: [VRFC 10-2458] undeclared symbol PCPlus8F, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pcounter
INFO: [VRFC 10-2458] undeclared symbol PCFirst, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Decoder
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/encoder_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_muxA1
INFO: [VRFC 10-311] analyzing module forward_muxA2
INFO: [VRFC 10-311] analyzing module mux_aluA2
INFO: [VRFC 10-311] analyzing module forward_muxB1
INFO: [VRFC 10-311] analyzing module forward_muxB2
INFO: [VRFC 10-311] analyzing module mux_aluB2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/hazard_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/result_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_resultA
INFO: [VRFC 10-311] analyzing module mux_resultB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mod
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_mod_behav xil_defaultlib.TOP_mod xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_mod_behav xil_defaultlib.TOP_mod xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'RD1A_D' [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'RD2A_D' [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:68]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'RdA_W' [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:101]
WARNING: [VRFC 10-3823] variable 'order_W' might have multiple concurrent drivers [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:118]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Pcounter
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.PcPlus8
Compiling module xil_defaultlib.FtoD_stage
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.extendA
Compiling module xil_defaultlib.extendB
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Alu_Decoder
Compiling module xil_defaultlib.DtoE_stage
Compiling module xil_defaultlib.forward_muxA1
Compiling module xil_defaultlib.forward_muxA2
Compiling module xil_defaultlib.mux_aluA2
Compiling module xil_defaultlib.PCTargetA_E
Compiling module xil_defaultlib.aluA
Compiling module xil_defaultlib.forward_muxB1
Compiling module xil_defaultlib.forward_muxB2
Compiling module xil_defaultlib.mux_aluB2
Compiling module xil_defaultlib.PCTargetB_E
Compiling module xil_defaultlib.aluB
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.EtoW_stage
Compiling module xil_defaultlib.mux_resultA
Compiling module xil_defaultlib.mux_resultB
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.TOP_mod
ERROR: [XSIM 43-3185] "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv" Line 124. Number of arguments are less than format specifiers. 
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_mod' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_mod_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluA
INFO: [VRFC 10-311] analyzing module aluB
INFO: [VRFC 10-2458] undeclared symbol CarryOutA, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/DtoE_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DtoE_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/EtoW_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EtoW_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/FtoD_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FtoD_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PC_target.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCTargetA_E
INFO: [VRFC 10-311] analyzing module PCTargetB_E
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PcPlus8
INFO: [VRFC 10-2458] undeclared symbol PCPlus8F, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pcounter
INFO: [VRFC 10-2458] undeclared symbol PCFirst, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Decoder
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/encoder_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_muxA1
INFO: [VRFC 10-311] analyzing module forward_muxA2
INFO: [VRFC 10-311] analyzing module mux_aluA2
INFO: [VRFC 10-311] analyzing module forward_muxB1
INFO: [VRFC 10-311] analyzing module forward_muxB2
INFO: [VRFC 10-311] analyzing module mux_aluB2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/hazard_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/result_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_resultA
INFO: [VRFC 10-311] analyzing module mux_resultB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mod
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_mod_behav xil_defaultlib.TOP_mod xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_mod_behav xil_defaultlib.TOP_mod xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'RdA_W' [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:102]
WARNING: [VRFC 10-3823] variable 'order_W' might have multiple concurrent drivers [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:121]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Pcounter
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.PcPlus8
Compiling module xil_defaultlib.FtoD_stage
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.extendA
Compiling module xil_defaultlib.extendB
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Alu_Decoder
Compiling module xil_defaultlib.DtoE_stage
Compiling module xil_defaultlib.forward_muxA1
Compiling module xil_defaultlib.forward_muxA2
Compiling module xil_defaultlib.mux_aluA2
Compiling module xil_defaultlib.PCTargetA_E
Compiling module xil_defaultlib.aluA
Compiling module xil_defaultlib.forward_muxB1
Compiling module xil_defaultlib.forward_muxB2
Compiling module xil_defaultlib.mux_aluB2
Compiling module xil_defaultlib.PCTargetB_E
Compiling module xil_defaultlib.aluB
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.EtoW_stage
Compiling module xil_defaultlib.mux_resultA
Compiling module xil_defaultlib.mux_resultB
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.TOP_mod
ERROR: [XSIM 43-3185] "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv" Line 128. Number of arguments are less than format specifiers. 
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_mod' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_mod_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluA
INFO: [VRFC 10-311] analyzing module aluB
INFO: [VRFC 10-2458] undeclared symbol CarryOutA, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/DtoE_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DtoE_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/EtoW_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EtoW_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/FtoD_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FtoD_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PC_target.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCTargetA_E
INFO: [VRFC 10-311] analyzing module PCTargetB_E
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PcPlus8
INFO: [VRFC 10-2458] undeclared symbol PCPlus8F, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pcounter
INFO: [VRFC 10-2458] undeclared symbol PCFirst, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Decoder
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/encoder_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_muxA1
INFO: [VRFC 10-311] analyzing module forward_muxA2
INFO: [VRFC 10-311] analyzing module mux_aluA2
INFO: [VRFC 10-311] analyzing module forward_muxB1
INFO: [VRFC 10-311] analyzing module forward_muxB2
INFO: [VRFC 10-311] analyzing module mux_aluB2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/hazard_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/result_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_resultA
INFO: [VRFC 10-311] analyzing module mux_resultB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mod
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_mod_behav xil_defaultlib.TOP_mod xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_mod_behav xil_defaultlib.TOP_mod xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'order_W' might have multiple concurrent drivers [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:124]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Pcounter
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.PcPlus8
Compiling module xil_defaultlib.FtoD_stage
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.extendA
Compiling module xil_defaultlib.extendB
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Alu_Decoder
Compiling module xil_defaultlib.DtoE_stage
Compiling module xil_defaultlib.forward_muxA1
Compiling module xil_defaultlib.forward_muxA2
Compiling module xil_defaultlib.mux_aluA2
Compiling module xil_defaultlib.PCTargetA_E
Compiling module xil_defaultlib.aluA
Compiling module xil_defaultlib.forward_muxB1
Compiling module xil_defaultlib.forward_muxB2
Compiling module xil_defaultlib.mux_aluB2
Compiling module xil_defaultlib.PCTargetB_E
Compiling module xil_defaultlib.aluB
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.EtoW_stage
Compiling module xil_defaultlib.mux_resultA
Compiling module xil_defaultlib.mux_resultB
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.TOP_mod
ERROR: [XSIM 43-3185] "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv" Line 131. Number of arguments are less than format specifiers. 
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1656.074 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_mod' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_mod_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluA
INFO: [VRFC 10-311] analyzing module aluB
INFO: [VRFC 10-2458] undeclared symbol CarryOutA, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/DtoE_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DtoE_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/EtoW_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EtoW_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/FtoD_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FtoD_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PC_target.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCTargetA_E
INFO: [VRFC 10-311] analyzing module PCTargetB_E
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PcPlus8
INFO: [VRFC 10-2458] undeclared symbol PCPlus8F, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pcounter
INFO: [VRFC 10-2458] undeclared symbol PCFirst, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Decoder
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/encoder_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_muxA1
INFO: [VRFC 10-311] analyzing module forward_muxA2
INFO: [VRFC 10-311] analyzing module mux_aluA2
INFO: [VRFC 10-311] analyzing module forward_muxB1
INFO: [VRFC 10-311] analyzing module forward_muxB2
INFO: [VRFC 10-311] analyzing module mux_aluB2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/hazard_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/result_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_resultA
INFO: [VRFC 10-311] analyzing module mux_resultB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mod
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_mod_behav xil_defaultlib.TOP_mod xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_mod_behav xil_defaultlib.TOP_mod xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Pcounter
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.PcPlus8
Compiling module xil_defaultlib.FtoD_stage
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.extendA
Compiling module xil_defaultlib.extendB
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Alu_Decoder
Compiling module xil_defaultlib.DtoE_stage
Compiling module xil_defaultlib.forward_muxA1
Compiling module xil_defaultlib.forward_muxA2
Compiling module xil_defaultlib.mux_aluA2
Compiling module xil_defaultlib.PCTargetA_E
Compiling module xil_defaultlib.aluA
Compiling module xil_defaultlib.forward_muxB1
Compiling module xil_defaultlib.forward_muxB2
Compiling module xil_defaultlib.mux_aluB2
Compiling module xil_defaultlib.PCTargetB_E
Compiling module xil_defaultlib.aluB
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.EtoW_stage
Compiling module xil_defaultlib.mux_resultA
Compiling module xil_defaultlib.mux_resultB
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.TOP_mod
ERROR: [XSIM 43-3185] "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv" Line 150. Number of arguments are less than format specifiers. 
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1656.074 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_mod' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_mod_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluA
INFO: [VRFC 10-311] analyzing module aluB
INFO: [VRFC 10-2458] undeclared symbol CarryOutA, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/DtoE_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DtoE_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/EtoW_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EtoW_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/FtoD_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FtoD_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PC_target.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCTargetA_E
INFO: [VRFC 10-311] analyzing module PCTargetB_E
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PcPlus8
INFO: [VRFC 10-2458] undeclared symbol PCPlus8F, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pcounter
INFO: [VRFC 10-2458] undeclared symbol PCFirst, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Decoder
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/encoder_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_muxA1
INFO: [VRFC 10-311] analyzing module forward_muxA2
INFO: [VRFC 10-311] analyzing module mux_aluA2
INFO: [VRFC 10-311] analyzing module forward_muxB1
INFO: [VRFC 10-311] analyzing module forward_muxB2
INFO: [VRFC 10-311] analyzing module mux_aluB2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/hazard_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/result_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_resultA
INFO: [VRFC 10-311] analyzing module mux_resultB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mod
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_mod_behav xil_defaultlib.TOP_mod xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_mod_behav xil_defaultlib.TOP_mod xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Pcounter
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.PcPlus8
Compiling module xil_defaultlib.FtoD_stage
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.extendA
Compiling module xil_defaultlib.extendB
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Alu_Decoder
Compiling module xil_defaultlib.DtoE_stage
Compiling module xil_defaultlib.forward_muxA1
Compiling module xil_defaultlib.forward_muxA2
Compiling module xil_defaultlib.mux_aluA2
Compiling module xil_defaultlib.PCTargetA_E
Compiling module xil_defaultlib.aluA
Compiling module xil_defaultlib.forward_muxB1
Compiling module xil_defaultlib.forward_muxB2
Compiling module xil_defaultlib.mux_aluB2
Compiling module xil_defaultlib.PCTargetB_E
Compiling module xil_defaultlib.aluB
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.EtoW_stage
Compiling module xil_defaultlib.mux_resultA
Compiling module xil_defaultlib.mux_resultB
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.TOP_mod
ERROR: [XSIM 43-3185] "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv" Line 150. Number of arguments are less than format specifiers. 
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_mod' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_mod_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluA
INFO: [VRFC 10-311] analyzing module aluB
INFO: [VRFC 10-2458] undeclared symbol CarryOutA, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/DtoE_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DtoE_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/EtoW_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EtoW_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/FtoD_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FtoD_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PC_target.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCTargetA_E
INFO: [VRFC 10-311] analyzing module PCTargetB_E
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PcPlus8
INFO: [VRFC 10-2458] undeclared symbol PCPlus8F, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pcounter
INFO: [VRFC 10-2458] undeclared symbol PCFirst, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Decoder
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/encoder_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_muxA1
INFO: [VRFC 10-311] analyzing module forward_muxA2
INFO: [VRFC 10-311] analyzing module mux_aluA2
INFO: [VRFC 10-311] analyzing module forward_muxB1
INFO: [VRFC 10-311] analyzing module forward_muxB2
INFO: [VRFC 10-311] analyzing module mux_aluB2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/hazard_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/result_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_resultA
INFO: [VRFC 10-311] analyzing module mux_resultB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mod
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_mod_behav xil_defaultlib.TOP_mod xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_mod_behav xil_defaultlib.TOP_mod xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Pcounter
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.PcPlus8
Compiling module xil_defaultlib.FtoD_stage
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.extendA
Compiling module xil_defaultlib.extendB
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Alu_Decoder
Compiling module xil_defaultlib.DtoE_stage
Compiling module xil_defaultlib.forward_muxA1
Compiling module xil_defaultlib.forward_muxA2
Compiling module xil_defaultlib.mux_aluA2
Compiling module xil_defaultlib.PCTargetA_E
Compiling module xil_defaultlib.aluA
Compiling module xil_defaultlib.forward_muxB1
Compiling module xil_defaultlib.forward_muxB2
Compiling module xil_defaultlib.mux_aluB2
Compiling module xil_defaultlib.PCTargetB_E
Compiling module xil_defaultlib.aluB
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.EtoW_stage
Compiling module xil_defaultlib.mux_resultA
Compiling module xil_defaultlib.mux_resultB
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.TOP_mod
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_mod_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/TOP_mod_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jan 17 14:18:16 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1656.074 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TOP_mod_behav -key {Behavioral:sim_1:Functional:TOP_mod} -tclbatch {TOP_mod.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source TOP_mod.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File imem.mem referenced on C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_mem.sv at line 11 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File dmem.mem referenced on C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/data_mem.sv at line 19 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TOP_mod_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1656.074 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1656.074 ; gain = 0.000
set_property top Main_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluA
INFO: [VRFC 10-311] analyzing module aluB
INFO: [VRFC 10-2458] undeclared symbol CarryOutA, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/DtoE_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DtoE_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/EtoW_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EtoW_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/FtoD_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FtoD_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PC_target.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCTargetA_E
INFO: [VRFC 10-311] analyzing module PCTargetB_E
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PcPlus8
INFO: [VRFC 10-2458] undeclared symbol PCPlus8F, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pcounter
INFO: [VRFC 10-2458] undeclared symbol PCFirst, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Decoder
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/encoder_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_muxA1
INFO: [VRFC 10-311] analyzing module forward_muxA2
INFO: [VRFC 10-311] analyzing module mux_aluA2
INFO: [VRFC 10-311] analyzing module forward_muxB1
INFO: [VRFC 10-311] analyzing module forward_muxB2
INFO: [VRFC 10-311] analyzing module mux_aluB2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/hazard_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/result_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_resultA
INFO: [VRFC 10-311] analyzing module mux_resultB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Pcounter
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.PcPlus8
Compiling module xil_defaultlib.FtoD_stage
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.extendA
Compiling module xil_defaultlib.extendB
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Alu_Decoder
Compiling module xil_defaultlib.DtoE_stage
Compiling module xil_defaultlib.forward_muxA1
Compiling module xil_defaultlib.forward_muxA2
Compiling module xil_defaultlib.mux_aluA2
Compiling module xil_defaultlib.PCTargetA_E
Compiling module xil_defaultlib.aluA
Compiling module xil_defaultlib.forward_muxB1
Compiling module xil_defaultlib.forward_muxB2
Compiling module xil_defaultlib.mux_aluB2
Compiling module xil_defaultlib.PCTargetB_E
Compiling module xil_defaultlib.aluB
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.EtoW_stage
Compiling module xil_defaultlib.mux_resultA
Compiling module xil_defaultlib.mux_resultB
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.TOP_mod
Compiling module xil_defaultlib.Main_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_tb_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/Main_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jan 17 14:21:15 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1656.074 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_tb_behav -key {Behavioral:sim_1:Functional:Main_tb} -tclbatch {Main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source Main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File imem.mem referenced on C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_mem.sv at line 11 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File dmem.mem referenced on C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/data_mem.sv at line 19 cannot be opened for reading. Please ensure that this file is available in the current working directory.
$stop called at time : 105 ns : File "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" Line 15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1656.074 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
WARNING: File imem.mem referenced on C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_mem.sv at line 11 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File dmem.mem referenced on C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/data_mem.sv at line 19 cannot be opened for reading. Please ensure that this file is available in the current working directory.
$stop called at time : 105 ns : File "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" Line 15
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1656.074 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_tb_behav -key {Behavioral:sim_1:Functional:Main_tb} -tclbatch {Main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source Main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 105 ns : File "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" Line 15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1656.074 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
$stop called at time : 105 ns : File "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" Line 15
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1656.074 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
$stop called at time : 105 ns : File "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" Line 15
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1656.074 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_tb_behav -key {Behavioral:sim_1:Functional:Main_tb} -tclbatch {Main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source Main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 105 ns : File "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" Line 15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1656.074 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
$stop called at time : 105 ns : File "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" Line 15
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1656.074 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluA
INFO: [VRFC 10-311] analyzing module aluB
INFO: [VRFC 10-2458] undeclared symbol CarryOutA, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/DtoE_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DtoE_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/EtoW_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EtoW_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/FtoD_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FtoD_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PC_target.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCTargetA_E
INFO: [VRFC 10-311] analyzing module PCTargetB_E
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PcPlus8
INFO: [VRFC 10-2458] undeclared symbol PCPlus8F, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pcounter
INFO: [VRFC 10-2458] undeclared symbol PCFirst, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Decoder
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/encoder_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_muxA1
INFO: [VRFC 10-311] analyzing module forward_muxA2
INFO: [VRFC 10-311] analyzing module mux_aluA2
INFO: [VRFC 10-311] analyzing module forward_muxB1
INFO: [VRFC 10-311] analyzing module forward_muxB2
INFO: [VRFC 10-311] analyzing module mux_aluB2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/hazard_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/result_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_resultA
INFO: [VRFC 10-311] analyzing module mux_resultB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Pcounter
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.PcPlus8
Compiling module xil_defaultlib.FtoD_stage
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.extendA
Compiling module xil_defaultlib.extendB
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Alu_Decoder
Compiling module xil_defaultlib.DtoE_stage
Compiling module xil_defaultlib.forward_muxA1
Compiling module xil_defaultlib.forward_muxA2
Compiling module xil_defaultlib.mux_aluA2
Compiling module xil_defaultlib.PCTargetA_E
Compiling module xil_defaultlib.aluA
Compiling module xil_defaultlib.forward_muxB1
Compiling module xil_defaultlib.forward_muxB2
Compiling module xil_defaultlib.mux_aluB2
Compiling module xil_defaultlib.PCTargetB_E
Compiling module xil_defaultlib.aluB
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.EtoW_stage
Compiling module xil_defaultlib.mux_resultA
Compiling module xil_defaultlib.mux_resultB
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.TOP_mod
Compiling module xil_defaultlib.Main_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
$stop called at time : 105 ns : File "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" Line 15
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1656.074 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
$stop called at time : 105 ns : File "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" Line 15
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1656.074 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluA
INFO: [VRFC 10-311] analyzing module aluB
INFO: [VRFC 10-2458] undeclared symbol CarryOutA, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/DtoE_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DtoE_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/EtoW_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EtoW_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/FtoD_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FtoD_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PC_target.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCTargetA_E
INFO: [VRFC 10-311] analyzing module PCTargetB_E
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PcPlus8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pcounter
INFO: [VRFC 10-2458] undeclared symbol PCFirst, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Decoder
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/encoder_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_muxA1
INFO: [VRFC 10-311] analyzing module forward_muxA2
INFO: [VRFC 10-311] analyzing module mux_aluA2
INFO: [VRFC 10-311] analyzing module forward_muxB1
INFO: [VRFC 10-311] analyzing module forward_muxB2
INFO: [VRFC 10-311] analyzing module mux_aluB2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/hazard_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/result_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_resultA
INFO: [VRFC 10-311] analyzing module mux_resultB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Pcounter
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.PcPlus8
Compiling module xil_defaultlib.FtoD_stage
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.extendA
Compiling module xil_defaultlib.extendB
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Alu_Decoder
Compiling module xil_defaultlib.DtoE_stage
Compiling module xil_defaultlib.forward_muxA1
Compiling module xil_defaultlib.forward_muxA2
Compiling module xil_defaultlib.mux_aluA2
Compiling module xil_defaultlib.PCTargetA_E
Compiling module xil_defaultlib.aluA
Compiling module xil_defaultlib.forward_muxB1
Compiling module xil_defaultlib.forward_muxB2
Compiling module xil_defaultlib.mux_aluB2
Compiling module xil_defaultlib.PCTargetB_E
Compiling module xil_defaultlib.aluB
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.EtoW_stage
Compiling module xil_defaultlib.mux_resultA
Compiling module xil_defaultlib.mux_resultB
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.TOP_mod
Compiling module xil_defaultlib.Main_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
$stop called at time : 105 ns : File "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" Line 15
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1656.074 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluA
INFO: [VRFC 10-311] analyzing module aluB
INFO: [VRFC 10-2458] undeclared symbol CarryOutA, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/DtoE_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DtoE_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/EtoW_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EtoW_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/FtoD_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FtoD_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PC_target.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCTargetA_E
INFO: [VRFC 10-311] analyzing module PCTargetB_E
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PcPlus8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Decoder
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/encoder_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_muxA1
INFO: [VRFC 10-311] analyzing module forward_muxA2
INFO: [VRFC 10-311] analyzing module mux_aluA2
INFO: [VRFC 10-311] analyzing module forward_muxB1
INFO: [VRFC 10-311] analyzing module forward_muxB2
INFO: [VRFC 10-311] analyzing module mux_aluB2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/hazard_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/result_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_resultA
INFO: [VRFC 10-311] analyzing module mux_resultB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1656.074 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Pcounter
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.PcPlus8
Compiling module xil_defaultlib.FtoD_stage
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.extendA
Compiling module xil_defaultlib.extendB
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Alu_Decoder
Compiling module xil_defaultlib.DtoE_stage
Compiling module xil_defaultlib.forward_muxA1
Compiling module xil_defaultlib.forward_muxA2
Compiling module xil_defaultlib.mux_aluA2
Compiling module xil_defaultlib.PCTargetA_E
Compiling module xil_defaultlib.aluA
Compiling module xil_defaultlib.forward_muxB1
Compiling module xil_defaultlib.forward_muxB2
Compiling module xil_defaultlib.mux_aluB2
Compiling module xil_defaultlib.PCTargetB_E
Compiling module xil_defaultlib.aluB
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.EtoW_stage
Compiling module xil_defaultlib.mux_resultA
Compiling module xil_defaultlib.mux_resultB
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.TOP_mod
Compiling module xil_defaultlib.Main_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
$stop called at time : 105 ns : File "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" Line 15
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1656.074 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluA
INFO: [VRFC 10-311] analyzing module aluB
INFO: [VRFC 10-2458] undeclared symbol CarryOutA, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/DtoE_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DtoE_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/EtoW_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EtoW_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/FtoD_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FtoD_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PC_target.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCTargetA_E
INFO: [VRFC 10-311] analyzing module PCTargetB_E
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PcPlus8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Decoder
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/encoder_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_muxA1
INFO: [VRFC 10-311] analyzing module forward_muxA2
INFO: [VRFC 10-311] analyzing module mux_aluA2
INFO: [VRFC 10-311] analyzing module forward_muxB1
INFO: [VRFC 10-311] analyzing module forward_muxB2
INFO: [VRFC 10-311] analyzing module mux_aluB2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/hazard_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/result_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_resultA
INFO: [VRFC 10-311] analyzing module mux_resultB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Pcounter
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.PcPlus8
Compiling module xil_defaultlib.FtoD_stage
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.extendA
Compiling module xil_defaultlib.extendB
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Alu_Decoder
Compiling module xil_defaultlib.DtoE_stage
Compiling module xil_defaultlib.forward_muxA1
Compiling module xil_defaultlib.forward_muxA2
Compiling module xil_defaultlib.mux_aluA2
Compiling module xil_defaultlib.PCTargetA_E
Compiling module xil_defaultlib.aluA
Compiling module xil_defaultlib.forward_muxB1
Compiling module xil_defaultlib.forward_muxB2
Compiling module xil_defaultlib.mux_aluB2
Compiling module xil_defaultlib.PCTargetB_E
Compiling module xil_defaultlib.aluB
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.EtoW_stage
Compiling module xil_defaultlib.mux_resultA
Compiling module xil_defaultlib.mux_resultB
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.TOP_mod
Compiling module xil_defaultlib.Main_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Write completed
$stop called at time : 105 ns : File "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" Line 15
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1656.074 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluA
INFO: [VRFC 10-311] analyzing module aluB
INFO: [VRFC 10-2458] undeclared symbol CarryOutA, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/DtoE_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DtoE_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/EtoW_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EtoW_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/FtoD_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FtoD_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PC_target.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCTargetA_E
INFO: [VRFC 10-311] analyzing module PCTargetB_E
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PcPlus8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Decoder
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/encoder_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_muxA1
INFO: [VRFC 10-311] analyzing module forward_muxA2
INFO: [VRFC 10-311] analyzing module mux_aluA2
INFO: [VRFC 10-311] analyzing module forward_muxB1
INFO: [VRFC 10-311] analyzing module forward_muxB2
INFO: [VRFC 10-311] analyzing module mux_aluB2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/hazard_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/result_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_resultA
INFO: [VRFC 10-311] analyzing module mux_resultB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Pcounter
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.PcPlus8
Compiling module xil_defaultlib.FtoD_stage
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.extendA
Compiling module xil_defaultlib.extendB
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Alu_Decoder
Compiling module xil_defaultlib.DtoE_stage
Compiling module xil_defaultlib.forward_muxA1
Compiling module xil_defaultlib.forward_muxA2
Compiling module xil_defaultlib.mux_aluA2
Compiling module xil_defaultlib.PCTargetA_E
Compiling module xil_defaultlib.aluA
Compiling module xil_defaultlib.forward_muxB1
Compiling module xil_defaultlib.forward_muxB2
Compiling module xil_defaultlib.mux_aluB2
Compiling module xil_defaultlib.PCTargetB_E
Compiling module xil_defaultlib.aluB
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.EtoW_stage
Compiling module xil_defaultlib.mux_resultA
Compiling module xil_defaultlib.mux_resultB
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.TOP_mod
Compiling module xil_defaultlib.Main_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
$stop called at time : 105 ns : File "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" Line 15
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1656.074 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluA
INFO: [VRFC 10-311] analyzing module aluB
INFO: [VRFC 10-2458] undeclared symbol CarryOutA, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/DtoE_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DtoE_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/EtoW_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EtoW_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/FtoD_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FtoD_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PC_target.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCTargetA_E
INFO: [VRFC 10-311] analyzing module PCTargetB_E
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PcPlus8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Decoder
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/encoder_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_muxA1
INFO: [VRFC 10-311] analyzing module forward_muxA2
INFO: [VRFC 10-311] analyzing module mux_aluA2
INFO: [VRFC 10-311] analyzing module forward_muxB1
INFO: [VRFC 10-311] analyzing module forward_muxB2
INFO: [VRFC 10-311] analyzing module mux_aluB2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/hazard_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/result_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_resultA
INFO: [VRFC 10-311] analyzing module mux_resultB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Pcounter
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.PcPlus8
Compiling module xil_defaultlib.FtoD_stage
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.extendA
Compiling module xil_defaultlib.extendB
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Alu_Decoder
Compiling module xil_defaultlib.DtoE_stage
Compiling module xil_defaultlib.forward_muxA1
Compiling module xil_defaultlib.forward_muxA2
Compiling module xil_defaultlib.mux_aluA2
Compiling module xil_defaultlib.PCTargetA_E
Compiling module xil_defaultlib.aluA
Compiling module xil_defaultlib.forward_muxB1
Compiling module xil_defaultlib.forward_muxB2
Compiling module xil_defaultlib.mux_aluB2
Compiling module xil_defaultlib.PCTargetB_E
Compiling module xil_defaultlib.aluB
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.EtoW_stage
Compiling module xil_defaultlib.mux_resultA
Compiling module xil_defaultlib.mux_resultB
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.TOP_mod
Compiling module xil_defaultlib.Main_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
$stop called at time : 105 ns : File "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" Line 15
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1656.074 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluA
INFO: [VRFC 10-311] analyzing module aluB
INFO: [VRFC 10-2458] undeclared symbol CarryOutA, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/DtoE_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DtoE_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/EtoW_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EtoW_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/FtoD_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FtoD_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PC_target.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCTargetA_E
INFO: [VRFC 10-311] analyzing module PCTargetB_E
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PcPlus8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Decoder
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/encoder_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_muxA1
INFO: [VRFC 10-311] analyzing module forward_muxA2
INFO: [VRFC 10-311] analyzing module mux_aluA2
INFO: [VRFC 10-311] analyzing module forward_muxB1
INFO: [VRFC 10-311] analyzing module forward_muxB2
INFO: [VRFC 10-311] analyzing module mux_aluB2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/hazard_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/result_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_resultA
INFO: [VRFC 10-311] analyzing module mux_resultB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Pcounter
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.PcPlus8
Compiling module xil_defaultlib.FtoD_stage
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.extendA
Compiling module xil_defaultlib.extendB
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Alu_Decoder
Compiling module xil_defaultlib.DtoE_stage
Compiling module xil_defaultlib.forward_muxA1
Compiling module xil_defaultlib.forward_muxA2
Compiling module xil_defaultlib.mux_aluA2
Compiling module xil_defaultlib.PCTargetA_E
Compiling module xil_defaultlib.aluA
Compiling module xil_defaultlib.forward_muxB1
Compiling module xil_defaultlib.forward_muxB2
Compiling module xil_defaultlib.mux_aluB2
Compiling module xil_defaultlib.PCTargetB_E
Compiling module xil_defaultlib.aluB
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.EtoW_stage
Compiling module xil_defaultlib.mux_resultA
Compiling module xil_defaultlib.mux_resultB
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.TOP_mod
Compiling module xil_defaultlib.Main_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
$stop called at time : 105 ns : File "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" Line 15
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1656.074 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluA
INFO: [VRFC 10-311] analyzing module aluB
INFO: [VRFC 10-2458] undeclared symbol CarryOutA, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/DtoE_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DtoE_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/EtoW_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EtoW_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/FtoD_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FtoD_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PC_target.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCTargetA_E
INFO: [VRFC 10-311] analyzing module PCTargetB_E
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PcPlus8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Decoder
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/encoder_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_muxA1
INFO: [VRFC 10-311] analyzing module forward_muxA2
INFO: [VRFC 10-311] analyzing module mux_aluA2
INFO: [VRFC 10-311] analyzing module forward_muxB1
INFO: [VRFC 10-311] analyzing module forward_muxB2
INFO: [VRFC 10-311] analyzing module mux_aluB2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/hazard_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/result_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_resultA
INFO: [VRFC 10-311] analyzing module mux_resultB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Pcounter
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.PcPlus8
Compiling module xil_defaultlib.FtoD_stage
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.extendA
Compiling module xil_defaultlib.extendB
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Alu_Decoder
Compiling module xil_defaultlib.DtoE_stage
Compiling module xil_defaultlib.forward_muxA1
Compiling module xil_defaultlib.forward_muxA2
Compiling module xil_defaultlib.mux_aluA2
Compiling module xil_defaultlib.PCTargetA_E
Compiling module xil_defaultlib.aluA
Compiling module xil_defaultlib.forward_muxB1
Compiling module xil_defaultlib.forward_muxB2
Compiling module xil_defaultlib.mux_aluB2
Compiling module xil_defaultlib.PCTargetB_E
Compiling module xil_defaultlib.aluB
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.EtoW_stage
Compiling module xil_defaultlib.mux_resultA
Compiling module xil_defaultlib.mux_resultB
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.TOP_mod
Compiling module xil_defaultlib.Main_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
$stop called at time : 105 ns : File "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" Line 15
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1656.074 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluA
INFO: [VRFC 10-311] analyzing module aluB
INFO: [VRFC 10-2458] undeclared symbol CarryOutA, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/DtoE_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DtoE_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/EtoW_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EtoW_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/FtoD_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FtoD_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PC_target.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCTargetA_E
INFO: [VRFC 10-311] analyzing module PCTargetB_E
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PcPlus8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Decoder
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/encoder_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_muxA1
INFO: [VRFC 10-311] analyzing module forward_muxA2
INFO: [VRFC 10-311] analyzing module mux_aluA2
INFO: [VRFC 10-311] analyzing module forward_muxB1
INFO: [VRFC 10-311] analyzing module forward_muxB2
INFO: [VRFC 10-311] analyzing module mux_aluB2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/hazard_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/result_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_resultA
INFO: [VRFC 10-311] analyzing module mux_resultB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Pcounter
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.PcPlus8
Compiling module xil_defaultlib.FtoD_stage
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.extendA
Compiling module xil_defaultlib.extendB
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Alu_Decoder
Compiling module xil_defaultlib.DtoE_stage
Compiling module xil_defaultlib.forward_muxA1
Compiling module xil_defaultlib.forward_muxA2
Compiling module xil_defaultlib.mux_aluA2
Compiling module xil_defaultlib.PCTargetA_E
Compiling module xil_defaultlib.aluA
Compiling module xil_defaultlib.forward_muxB1
Compiling module xil_defaultlib.forward_muxB2
Compiling module xil_defaultlib.mux_aluB2
Compiling module xil_defaultlib.PCTargetB_E
Compiling module xil_defaultlib.aluB
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.EtoW_stage
Compiling module xil_defaultlib.mux_resultA
Compiling module xil_defaultlib.mux_resultB
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.TOP_mod
Compiling module xil_defaultlib.Main_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
$stop called at time : 105 ns : File "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" Line 15
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1656.074 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluA
INFO: [VRFC 10-311] analyzing module aluB
INFO: [VRFC 10-2458] undeclared symbol CarryOutA, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/DtoE_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DtoE_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/EtoW_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EtoW_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/FtoD_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FtoD_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PC_target.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCTargetA_E
INFO: [VRFC 10-311] analyzing module PCTargetB_E
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PcPlus8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Decoder
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/encoder_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_muxA1
INFO: [VRFC 10-311] analyzing module forward_muxA2
INFO: [VRFC 10-311] analyzing module mux_aluA2
INFO: [VRFC 10-311] analyzing module forward_muxB1
INFO: [VRFC 10-311] analyzing module forward_muxB2
INFO: [VRFC 10-311] analyzing module mux_aluB2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/hazard_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/result_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_resultA
INFO: [VRFC 10-311] analyzing module mux_resultB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Pcounter
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.PcPlus8
Compiling module xil_defaultlib.FtoD_stage
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.extendA
Compiling module xil_defaultlib.extendB
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Alu_Decoder
Compiling module xil_defaultlib.DtoE_stage
Compiling module xil_defaultlib.forward_muxA1
Compiling module xil_defaultlib.forward_muxA2
Compiling module xil_defaultlib.mux_aluA2
Compiling module xil_defaultlib.PCTargetA_E
Compiling module xil_defaultlib.aluA
Compiling module xil_defaultlib.forward_muxB1
Compiling module xil_defaultlib.forward_muxB2
Compiling module xil_defaultlib.mux_aluB2
Compiling module xil_defaultlib.PCTargetB_E
Compiling module xil_defaultlib.aluB
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.EtoW_stage
Compiling module xil_defaultlib.mux_resultA
Compiling module xil_defaultlib.mux_resultB
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.TOP_mod
Compiling module xil_defaultlib.Main_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
$stop called at time : 105 ns : File "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" Line 15
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1656.074 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluA
INFO: [VRFC 10-311] analyzing module aluB
INFO: [VRFC 10-2458] undeclared symbol CarryOutA, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/DtoE_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DtoE_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/EtoW_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EtoW_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/FtoD_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FtoD_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PC_target.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCTargetA_E
INFO: [VRFC 10-311] analyzing module PCTargetB_E
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PcPlus8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Decoder
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/encoder_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_muxA1
INFO: [VRFC 10-311] analyzing module forward_muxA2
INFO: [VRFC 10-311] analyzing module mux_aluA2
INFO: [VRFC 10-311] analyzing module forward_muxB1
INFO: [VRFC 10-311] analyzing module forward_muxB2
INFO: [VRFC 10-311] analyzing module mux_aluB2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/hazard_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/result_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_resultA
INFO: [VRFC 10-311] analyzing module mux_resultB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Pcounter
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.PcPlus8
Compiling module xil_defaultlib.FtoD_stage
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.extendA
Compiling module xil_defaultlib.extendB
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Alu_Decoder
Compiling module xil_defaultlib.DtoE_stage
Compiling module xil_defaultlib.forward_muxA1
Compiling module xil_defaultlib.forward_muxA2
Compiling module xil_defaultlib.mux_aluA2
Compiling module xil_defaultlib.PCTargetA_E
Compiling module xil_defaultlib.aluA
Compiling module xil_defaultlib.forward_muxB1
Compiling module xil_defaultlib.forward_muxB2
Compiling module xil_defaultlib.mux_aluB2
Compiling module xil_defaultlib.PCTargetB_E
Compiling module xil_defaultlib.aluB
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.EtoW_stage
Compiling module xil_defaultlib.mux_resultA
Compiling module xil_defaultlib.mux_resultB
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.TOP_mod
Compiling module xil_defaultlib.Main_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
$stop called at time : 105 ns : File "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" Line 15
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1656.074 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluA
INFO: [VRFC 10-311] analyzing module aluB
INFO: [VRFC 10-2458] undeclared symbol CarryOutA, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/DtoE_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DtoE_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/EtoW_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EtoW_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/FtoD_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FtoD_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PC_target.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCTargetA_E
INFO: [VRFC 10-311] analyzing module PCTargetB_E
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PcPlus8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Decoder
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/encoder_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_muxA1
INFO: [VRFC 10-311] analyzing module forward_muxA2
INFO: [VRFC 10-311] analyzing module mux_aluA2
INFO: [VRFC 10-311] analyzing module forward_muxB1
INFO: [VRFC 10-311] analyzing module forward_muxB2
INFO: [VRFC 10-311] analyzing module mux_aluB2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/hazard_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/result_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_resultA
INFO: [VRFC 10-311] analyzing module mux_resultB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Pcounter
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.PcPlus8
Compiling module xil_defaultlib.FtoD_stage
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.extendA
Compiling module xil_defaultlib.extendB
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Alu_Decoder
Compiling module xil_defaultlib.DtoE_stage
Compiling module xil_defaultlib.forward_muxA1
Compiling module xil_defaultlib.forward_muxA2
Compiling module xil_defaultlib.mux_aluA2
Compiling module xil_defaultlib.PCTargetA_E
Compiling module xil_defaultlib.aluA
Compiling module xil_defaultlib.forward_muxB1
Compiling module xil_defaultlib.forward_muxB2
Compiling module xil_defaultlib.mux_aluB2
Compiling module xil_defaultlib.PCTargetB_E
Compiling module xil_defaultlib.aluB
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.EtoW_stage
Compiling module xil_defaultlib.mux_resultA
Compiling module xil_defaultlib.mux_resultB
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.TOP_mod
Compiling module xil_defaultlib.Main_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
$stop called at time : 110 ns : File "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" Line 15
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1656.074 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluA
INFO: [VRFC 10-311] analyzing module aluB
INFO: [VRFC 10-2458] undeclared symbol CarryOutA, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/DtoE_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DtoE_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/EtoW_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EtoW_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/FtoD_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FtoD_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PC_target.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCTargetA_E
INFO: [VRFC 10-311] analyzing module PCTargetB_E
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PcPlus8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Decoder
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/encoder_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_muxA1
INFO: [VRFC 10-311] analyzing module forward_muxA2
INFO: [VRFC 10-311] analyzing module mux_aluA2
INFO: [VRFC 10-311] analyzing module forward_muxB1
INFO: [VRFC 10-311] analyzing module forward_muxB2
INFO: [VRFC 10-311] analyzing module mux_aluB2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/hazard_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/result_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_resultA
INFO: [VRFC 10-311] analyzing module mux_resultB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Pcounter
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.PcPlus8
Compiling module xil_defaultlib.FtoD_stage
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.extendA
Compiling module xil_defaultlib.extendB
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Alu_Decoder
Compiling module xil_defaultlib.DtoE_stage
Compiling module xil_defaultlib.forward_muxA1
Compiling module xil_defaultlib.forward_muxA2
Compiling module xil_defaultlib.mux_aluA2
Compiling module xil_defaultlib.PCTargetA_E
Compiling module xil_defaultlib.aluA
Compiling module xil_defaultlib.forward_muxB1
Compiling module xil_defaultlib.forward_muxB2
Compiling module xil_defaultlib.mux_aluB2
Compiling module xil_defaultlib.PCTargetB_E
Compiling module xil_defaultlib.aluB
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.EtoW_stage
Compiling module xil_defaultlib.mux_resultA
Compiling module xil_defaultlib.mux_resultB
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.TOP_mod
Compiling module xil_defaultlib.Main_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
$stop called at time : 110 ns : File "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" Line 15
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1656.074 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluA
INFO: [VRFC 10-311] analyzing module aluB
INFO: [VRFC 10-2458] undeclared symbol CarryOutA, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/DtoE_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DtoE_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/EtoW_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EtoW_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/FtoD_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FtoD_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PC_target.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCTargetA_E
INFO: [VRFC 10-311] analyzing module PCTargetB_E
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PcPlus8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Decoder
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/encoder_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_muxA1
INFO: [VRFC 10-311] analyzing module forward_muxA2
INFO: [VRFC 10-311] analyzing module mux_aluA2
INFO: [VRFC 10-311] analyzing module forward_muxB1
INFO: [VRFC 10-311] analyzing module forward_muxB2
INFO: [VRFC 10-311] analyzing module mux_aluB2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/hazard_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/result_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_resultA
INFO: [VRFC 10-311] analyzing module mux_resultB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1656.074 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3633] port 'instr1D' is already connected [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:57]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Pcounter
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.PcPlus8
Compiling module xil_defaultlib.FtoD_stage
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.extendA
Compiling module xil_defaultlib.extendB
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Alu_Decoder
Compiling module xil_defaultlib.DtoE_stage
Compiling module xil_defaultlib.forward_muxA1
Compiling module xil_defaultlib.forward_muxA2
Compiling module xil_defaultlib.mux_aluA2
Compiling module xil_defaultlib.PCTargetA_E
Compiling module xil_defaultlib.aluA
Compiling module xil_defaultlib.forward_muxB1
Compiling module xil_defaultlib.forward_muxB2
Compiling module xil_defaultlib.mux_aluB2
Compiling module xil_defaultlib.PCTargetB_E
Compiling module xil_defaultlib.aluB
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.EtoW_stage
Compiling module xil_defaultlib.mux_resultA
Compiling module xil_defaultlib.mux_resultB
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.TOP_mod
Compiling module xil_defaultlib.Main_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
$stop called at time : 110 ns : File "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" Line 15
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1656.074 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluA
INFO: [VRFC 10-311] analyzing module aluB
INFO: [VRFC 10-2458] undeclared symbol CarryOutA, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/DtoE_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DtoE_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/EtoW_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EtoW_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/FtoD_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FtoD_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PC_target.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCTargetA_E
INFO: [VRFC 10-311] analyzing module PCTargetB_E
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PcPlus8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Decoder
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/encoder_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_muxA1
INFO: [VRFC 10-311] analyzing module forward_muxA2
INFO: [VRFC 10-311] analyzing module mux_aluA2
INFO: [VRFC 10-311] analyzing module forward_muxB1
INFO: [VRFC 10-311] analyzing module forward_muxB2
INFO: [VRFC 10-311] analyzing module mux_aluB2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/hazard_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/result_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_resultA
INFO: [VRFC 10-311] analyzing module mux_resultB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3633] port 'instr1D' is already connected [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv:57]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Pcounter
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.PcPlus8
Compiling module xil_defaultlib.FtoD_stage
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.extendA
Compiling module xil_defaultlib.extendB
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Alu_Decoder
Compiling module xil_defaultlib.DtoE_stage
Compiling module xil_defaultlib.forward_muxA1
Compiling module xil_defaultlib.forward_muxA2
Compiling module xil_defaultlib.mux_aluA2
Compiling module xil_defaultlib.PCTargetA_E
Compiling module xil_defaultlib.aluA
Compiling module xil_defaultlib.forward_muxB1
Compiling module xil_defaultlib.forward_muxB2
Compiling module xil_defaultlib.mux_aluB2
Compiling module xil_defaultlib.PCTargetB_E
Compiling module xil_defaultlib.aluB
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.EtoW_stage
Compiling module xil_defaultlib.mux_resultA
Compiling module xil_defaultlib.mux_resultB
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.TOP_mod
Compiling module xil_defaultlib.Main_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
$stop called at time : 110 ns : File "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" Line 15
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1656.074 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluA
INFO: [VRFC 10-311] analyzing module aluB
INFO: [VRFC 10-2458] undeclared symbol CarryOutA, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/DtoE_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DtoE_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/EtoW_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EtoW_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/FtoD_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FtoD_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PC_target.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCTargetA_E
INFO: [VRFC 10-311] analyzing module PCTargetB_E
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PcPlus8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Decoder
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/encoder_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_muxA1
INFO: [VRFC 10-311] analyzing module forward_muxA2
INFO: [VRFC 10-311] analyzing module mux_aluA2
INFO: [VRFC 10-311] analyzing module forward_muxB1
INFO: [VRFC 10-311] analyzing module forward_muxB2
INFO: [VRFC 10-311] analyzing module mux_aluB2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/hazard_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/result_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_resultA
INFO: [VRFC 10-311] analyzing module mux_resultB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Pcounter
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.PcPlus8
Compiling module xil_defaultlib.FtoD_stage
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.extendA
Compiling module xil_defaultlib.extendB
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Alu_Decoder
Compiling module xil_defaultlib.DtoE_stage
Compiling module xil_defaultlib.forward_muxA1
Compiling module xil_defaultlib.forward_muxA2
Compiling module xil_defaultlib.mux_aluA2
Compiling module xil_defaultlib.PCTargetA_E
Compiling module xil_defaultlib.aluA
Compiling module xil_defaultlib.forward_muxB1
Compiling module xil_defaultlib.forward_muxB2
Compiling module xil_defaultlib.mux_aluB2
Compiling module xil_defaultlib.PCTargetB_E
Compiling module xil_defaultlib.aluB
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.EtoW_stage
Compiling module xil_defaultlib.mux_resultA
Compiling module xil_defaultlib.mux_resultB
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.TOP_mod
Compiling module xil_defaultlib.Main_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_tb_behav -key {Behavioral:sim_1:Functional:Main_tb} -tclbatch {Main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source Main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 105 ns : File "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" Line 15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1656.074 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluA
INFO: [VRFC 10-311] analyzing module aluB
INFO: [VRFC 10-2458] undeclared symbol CarryOutA, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/DtoE_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DtoE_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/EtoW_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EtoW_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/FtoD_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FtoD_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PC_target.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCTargetA_E
INFO: [VRFC 10-311] analyzing module PCTargetB_E
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PcPlus8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Decoder
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/encoder_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_muxA1
INFO: [VRFC 10-311] analyzing module forward_muxA2
INFO: [VRFC 10-311] analyzing module mux_aluA2
INFO: [VRFC 10-311] analyzing module forward_muxB1
INFO: [VRFC 10-311] analyzing module forward_muxB2
INFO: [VRFC 10-311] analyzing module mux_aluB2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/hazard_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/result_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_resultA
INFO: [VRFC 10-311] analyzing module mux_resultB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Pcounter
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.PcPlus8
Compiling module xil_defaultlib.FtoD_stage
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.extendA
Compiling module xil_defaultlib.extendB
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Alu_Decoder
Compiling module xil_defaultlib.DtoE_stage
Compiling module xil_defaultlib.forward_muxA1
Compiling module xil_defaultlib.forward_muxA2
Compiling module xil_defaultlib.mux_aluA2
Compiling module xil_defaultlib.PCTargetA_E
Compiling module xil_defaultlib.aluA
Compiling module xil_defaultlib.forward_muxB1
Compiling module xil_defaultlib.forward_muxB2
Compiling module xil_defaultlib.mux_aluB2
Compiling module xil_defaultlib.PCTargetB_E
Compiling module xil_defaultlib.aluB
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.EtoW_stage
Compiling module xil_defaultlib.mux_resultA
Compiling module xil_defaultlib.mux_resultB
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.TOP_mod
Compiling module xil_defaultlib.Main_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
$stop called at time : 105 ns : File "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" Line 15
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1656.074 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluA
INFO: [VRFC 10-311] analyzing module aluB
INFO: [VRFC 10-2458] undeclared symbol CarryOutA, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/DtoE_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DtoE_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/EtoW_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EtoW_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/FtoD_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FtoD_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PC_target.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCTargetA_E
INFO: [VRFC 10-311] analyzing module PCTargetB_E
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PcPlus8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Decoder
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/encoder_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_muxA1
INFO: [VRFC 10-311] analyzing module forward_muxA2
INFO: [VRFC 10-311] analyzing module mux_aluA2
INFO: [VRFC 10-311] analyzing module forward_muxB1
INFO: [VRFC 10-311] analyzing module forward_muxB2
INFO: [VRFC 10-311] analyzing module mux_aluB2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/hazard_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/result_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_resultA
INFO: [VRFC 10-311] analyzing module mux_resultB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Pcounter
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.PcPlus8
Compiling module xil_defaultlib.FtoD_stage
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.extendA
Compiling module xil_defaultlib.extendB
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Alu_Decoder
Compiling module xil_defaultlib.DtoE_stage
Compiling module xil_defaultlib.forward_muxA1
Compiling module xil_defaultlib.forward_muxA2
Compiling module xil_defaultlib.mux_aluA2
Compiling module xil_defaultlib.PCTargetA_E
Compiling module xil_defaultlib.aluA
Compiling module xil_defaultlib.forward_muxB1
Compiling module xil_defaultlib.forward_muxB2
Compiling module xil_defaultlib.mux_aluB2
Compiling module xil_defaultlib.PCTargetB_E
Compiling module xil_defaultlib.aluB
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.EtoW_stage
Compiling module xil_defaultlib.mux_resultA
Compiling module xil_defaultlib.mux_resultB
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.TOP_mod
Compiling module xil_defaultlib.Main_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
$stop called at time : 105 ns : File "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" Line 15
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1656.074 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluA
INFO: [VRFC 10-311] analyzing module aluB
INFO: [VRFC 10-2458] undeclared symbol CarryOutA, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/DtoE_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DtoE_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/EtoW_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EtoW_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/FtoD_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FtoD_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PC_target.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCTargetA_E
INFO: [VRFC 10-311] analyzing module PCTargetB_E
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PcPlus8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Decoder
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/encoder_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_muxA1
INFO: [VRFC 10-311] analyzing module forward_muxA2
INFO: [VRFC 10-311] analyzing module mux_aluA2
INFO: [VRFC 10-311] analyzing module forward_muxB1
INFO: [VRFC 10-311] analyzing module forward_muxB2
INFO: [VRFC 10-311] analyzing module mux_aluB2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/hazard_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/result_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_resultA
INFO: [VRFC 10-311] analyzing module mux_resultB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Pcounter
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.PcPlus8
Compiling module xil_defaultlib.FtoD_stage
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.extendA
Compiling module xil_defaultlib.extendB
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Alu_Decoder
Compiling module xil_defaultlib.DtoE_stage
Compiling module xil_defaultlib.forward_muxA1
Compiling module xil_defaultlib.forward_muxA2
Compiling module xil_defaultlib.mux_aluA2
Compiling module xil_defaultlib.PCTargetA_E
Compiling module xil_defaultlib.aluA
Compiling module xil_defaultlib.forward_muxB1
Compiling module xil_defaultlib.forward_muxB2
Compiling module xil_defaultlib.mux_aluB2
Compiling module xil_defaultlib.PCTargetB_E
Compiling module xil_defaultlib.aluB
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.EtoW_stage
Compiling module xil_defaultlib.mux_resultA
Compiling module xil_defaultlib.mux_resultB
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.TOP_mod
Compiling module xil_defaultlib.Main_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
$stop called at time : 105 ns : File "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" Line 15
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1656.074 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
$stop called at time : 105 ns : File "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" Line 15
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1656.074 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
$stop called at time : 105 ns : File "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" Line 15
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1656.074 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluA
INFO: [VRFC 10-311] analyzing module aluB
INFO: [VRFC 10-2458] undeclared symbol CarryOutA, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/DtoE_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DtoE_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/EtoW_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EtoW_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/FtoD_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FtoD_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PC_target.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCTargetA_E
INFO: [VRFC 10-311] analyzing module PCTargetB_E
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PcPlus8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Decoder
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/encoder_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_muxA1
INFO: [VRFC 10-311] analyzing module forward_muxA2
INFO: [VRFC 10-311] analyzing module mux_aluA2
INFO: [VRFC 10-311] analyzing module forward_muxB1
INFO: [VRFC 10-311] analyzing module forward_muxB2
INFO: [VRFC 10-311] analyzing module mux_aluB2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/hazard_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/result_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_resultA
INFO: [VRFC 10-311] analyzing module mux_resultB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Pcounter
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.PcPlus8
Compiling module xil_defaultlib.FtoD_stage
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.extendA
Compiling module xil_defaultlib.extendB
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Alu_Decoder
Compiling module xil_defaultlib.DtoE_stage
Compiling module xil_defaultlib.forward_muxA1
Compiling module xil_defaultlib.forward_muxA2
Compiling module xil_defaultlib.mux_aluA2
Compiling module xil_defaultlib.PCTargetA_E
Compiling module xil_defaultlib.aluA
Compiling module xil_defaultlib.forward_muxB1
Compiling module xil_defaultlib.forward_muxB2
Compiling module xil_defaultlib.mux_aluB2
Compiling module xil_defaultlib.PCTargetB_E
Compiling module xil_defaultlib.aluB
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.EtoW_stage
Compiling module xil_defaultlib.mux_resultA
Compiling module xil_defaultlib.mux_resultB
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.TOP_mod
Compiling module xil_defaultlib.Main_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
$stop called at time : 105 ns : File "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" Line 15
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1656.074 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
$stop called at time : 105 ns : File "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" Line 15
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1656.074 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluA
INFO: [VRFC 10-311] analyzing module aluB
INFO: [VRFC 10-2458] undeclared symbol CarryOutA, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/DtoE_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DtoE_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/EtoW_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EtoW_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/FtoD_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FtoD_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PC_target.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCTargetA_E
INFO: [VRFC 10-311] analyzing module PCTargetB_E
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PcPlus8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Decoder
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/encoder_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_muxA1
INFO: [VRFC 10-311] analyzing module forward_muxA2
INFO: [VRFC 10-311] analyzing module mux_aluA2
INFO: [VRFC 10-311] analyzing module forward_muxB1
INFO: [VRFC 10-311] analyzing module forward_muxB2
INFO: [VRFC 10-311] analyzing module mux_aluB2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/hazard_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/result_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_resultA
INFO: [VRFC 10-311] analyzing module mux_resultB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1656.074 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Pcounter
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.PcPlus8
Compiling module xil_defaultlib.FtoD_stage
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.extendA
Compiling module xil_defaultlib.extendB
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Alu_Decoder
Compiling module xil_defaultlib.DtoE_stage
Compiling module xil_defaultlib.forward_muxA1
Compiling module xil_defaultlib.forward_muxA2
Compiling module xil_defaultlib.mux_aluA2
Compiling module xil_defaultlib.PCTargetA_E
Compiling module xil_defaultlib.aluA
Compiling module xil_defaultlib.forward_muxB1
Compiling module xil_defaultlib.forward_muxB2
Compiling module xil_defaultlib.mux_aluB2
Compiling module xil_defaultlib.PCTargetB_E
Compiling module xil_defaultlib.aluB
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.EtoW_stage
Compiling module xil_defaultlib.mux_resultA
Compiling module xil_defaultlib.mux_resultB
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.TOP_mod
Compiling module xil_defaultlib.Main_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
$stop called at time : 105 ns : File "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" Line 15
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1656.074 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluA
INFO: [VRFC 10-311] analyzing module aluB
INFO: [VRFC 10-2458] undeclared symbol CarryOutA, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/DtoE_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DtoE_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/EtoW_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EtoW_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/FtoD_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FtoD_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PC_target.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCTargetA_E
INFO: [VRFC 10-311] analyzing module PCTargetB_E
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PcPlus8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Decoder
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/encoder_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_muxA1
INFO: [VRFC 10-311] analyzing module forward_muxA2
INFO: [VRFC 10-311] analyzing module mux_aluA2
INFO: [VRFC 10-311] analyzing module forward_muxB1
INFO: [VRFC 10-311] analyzing module forward_muxB2
INFO: [VRFC 10-311] analyzing module mux_aluB2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/hazard_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/result_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_resultA
INFO: [VRFC 10-311] analyzing module mux_resultB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Pcounter
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.PcPlus8
Compiling module xil_defaultlib.FtoD_stage
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.extendA
Compiling module xil_defaultlib.extendB
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Alu_Decoder
Compiling module xil_defaultlib.DtoE_stage
Compiling module xil_defaultlib.forward_muxA1
Compiling module xil_defaultlib.forward_muxA2
Compiling module xil_defaultlib.mux_aluA2
Compiling module xil_defaultlib.PCTargetA_E
Compiling module xil_defaultlib.aluA
Compiling module xil_defaultlib.forward_muxB1
Compiling module xil_defaultlib.forward_muxB2
Compiling module xil_defaultlib.mux_aluB2
Compiling module xil_defaultlib.PCTargetB_E
Compiling module xil_defaultlib.aluB
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.EtoW_stage
Compiling module xil_defaultlib.mux_resultA
Compiling module xil_defaultlib.mux_resultB
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.TOP_mod
Compiling module xil_defaultlib.Main_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
$stop called at time : 110 ns : File "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" Line 15
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1656.074 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_tb_behav -key {Behavioral:sim_1:Functional:Main_tb} -tclbatch {Main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source Main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 110 ns : File "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" Line 15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1656.074 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
$stop called at time : 110 ns : File "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" Line 15
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1656.074 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
$stop called at time : 110 ns : File "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" Line 15
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1656.074 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
$stop called at time : 110 ns : File "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" Line 15
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1656.074 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluA
INFO: [VRFC 10-311] analyzing module aluB
INFO: [VRFC 10-2458] undeclared symbol CarryOutA, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/DtoE_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DtoE_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/EtoW_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EtoW_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/FtoD_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FtoD_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PC_target.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCTargetA_E
INFO: [VRFC 10-311] analyzing module PCTargetB_E
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PcPlus8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Decoder
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/encoder_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_muxA1
INFO: [VRFC 10-311] analyzing module forward_muxA2
INFO: [VRFC 10-311] analyzing module mux_aluA2
INFO: [VRFC 10-311] analyzing module forward_muxB1
INFO: [VRFC 10-311] analyzing module forward_muxB2
INFO: [VRFC 10-311] analyzing module mux_aluB2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/hazard_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/result_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_resultA
INFO: [VRFC 10-311] analyzing module mux_resultB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1656.074 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Pcounter
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.PcPlus8
Compiling module xil_defaultlib.FtoD_stage
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.extendA
Compiling module xil_defaultlib.extendB
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Alu_Decoder
Compiling module xil_defaultlib.DtoE_stage
Compiling module xil_defaultlib.forward_muxA1
Compiling module xil_defaultlib.forward_muxA2
Compiling module xil_defaultlib.mux_aluA2
Compiling module xil_defaultlib.PCTargetA_E
Compiling module xil_defaultlib.aluA
Compiling module xil_defaultlib.forward_muxB1
Compiling module xil_defaultlib.forward_muxB2
Compiling module xil_defaultlib.mux_aluB2
Compiling module xil_defaultlib.PCTargetB_E
Compiling module xil_defaultlib.aluB
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.EtoW_stage
Compiling module xil_defaultlib.mux_resultA
Compiling module xil_defaultlib.mux_resultB
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.TOP_mod
Compiling module xil_defaultlib.Main_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
$stop called at time : 110 ns : File "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" Line 15
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1656.074 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluA
INFO: [VRFC 10-311] analyzing module aluB
INFO: [VRFC 10-2458] undeclared symbol CarryOutA, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/DtoE_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DtoE_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/EtoW_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EtoW_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/FtoD_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FtoD_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PC_target.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCTargetA_E
INFO: [VRFC 10-311] analyzing module PCTargetB_E
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PcPlus8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Decoder
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/encoder_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_muxA1
INFO: [VRFC 10-311] analyzing module forward_muxA2
INFO: [VRFC 10-311] analyzing module mux_aluA2
INFO: [VRFC 10-311] analyzing module forward_muxB1
INFO: [VRFC 10-311] analyzing module forward_muxB2
INFO: [VRFC 10-311] analyzing module mux_aluB2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/hazard_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/result_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_resultA
INFO: [VRFC 10-311] analyzing module mux_resultB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Pcounter
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.PcPlus8
Compiling module xil_defaultlib.FtoD_stage
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.extendA
Compiling module xil_defaultlib.extendB
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Alu_Decoder
Compiling module xil_defaultlib.DtoE_stage
Compiling module xil_defaultlib.forward_muxA1
Compiling module xil_defaultlib.forward_muxA2
Compiling module xil_defaultlib.mux_aluA2
Compiling module xil_defaultlib.PCTargetA_E
Compiling module xil_defaultlib.aluA
Compiling module xil_defaultlib.forward_muxB1
Compiling module xil_defaultlib.forward_muxB2
Compiling module xil_defaultlib.mux_aluB2
Compiling module xil_defaultlib.PCTargetB_E
Compiling module xil_defaultlib.aluB
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.EtoW_stage
Compiling module xil_defaultlib.mux_resultA
Compiling module xil_defaultlib.mux_resultB
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.TOP_mod
Compiling module xil_defaultlib.Main_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
$stop called at time : 102 ns : File "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" Line 15
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1656.074 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluA
INFO: [VRFC 10-311] analyzing module aluB
INFO: [VRFC 10-2458] undeclared symbol CarryOutA, assumed default net type wire [C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/ALUs.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/DtoE_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DtoE_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/EtoW_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EtoW_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Extend2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extendB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/FtoD_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FtoD_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PC_target.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCTargetA_E
INFO: [VRFC 10-311] analyzing module PCTargetB_E
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/PcPlus8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PcPlus8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/Pcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/TOP_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_Decoder
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/encoder_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_muxA1
INFO: [VRFC 10-311] analyzing module forward_muxA2
INFO: [VRFC 10-311] analyzing module mux_aluA2
INFO: [VRFC 10-311] analyzing module forward_muxB1
INFO: [VRFC 10-311] analyzing module forward_muxB2
INFO: [VRFC 10-311] analyzing module mux_aluB2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/hazard_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/inst_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sources_1/new/result_muxs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_resultA
INFO: [VRFC 10-311] analyzing module mux_resultB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Pcounter
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.PcPlus8
Compiling module xil_defaultlib.FtoD_stage
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.extendA
Compiling module xil_defaultlib.extendB
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Alu_Decoder
Compiling module xil_defaultlib.DtoE_stage
Compiling module xil_defaultlib.forward_muxA1
Compiling module xil_defaultlib.forward_muxA2
Compiling module xil_defaultlib.mux_aluA2
Compiling module xil_defaultlib.PCTargetA_E
Compiling module xil_defaultlib.aluA
Compiling module xil_defaultlib.forward_muxB1
Compiling module xil_defaultlib.forward_muxB2
Compiling module xil_defaultlib.mux_aluB2
Compiling module xil_defaultlib.PCTargetB_E
Compiling module xil_defaultlib.aluB
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.EtoW_stage
Compiling module xil_defaultlib.mux_resultA
Compiling module xil_defaultlib.mux_resultB
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.TOP_mod
Compiling module xil_defaultlib.Main_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
$stop called at time : 105 ns : File "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" Line 15
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1656.074 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ecd801058a2045dc87aeb1474ffd4123 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
$stop called at time : 105 ns : File "C:/Xilinx/risc5/pipelined_cycle/superscalar/project_1/project_1.srcs/sim_1/new/TOP_tb.sv" Line 15
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1656.074 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 17 17:56:40 2024...
