

================================================================
== Vitis HLS Report for 'dct'
================================================================
* Date:           Fri Oct 14 20:07:53 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dct_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.594 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5990|     5990|  59.900 us|  59.900 us|  5991|  5991|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- RD_Loop_Row            |      144|      144|        18|          -|          -|     8|        no|
        | + RD_Loop_Col           |       16|       16|         2|          -|          -|     8|        no|
        |- Row_DCT_Loop           |     2704|     2704|       338|          -|          -|     8|        no|
        | + DCT_Outer_Loop        |      336|      336|        42|          -|          -|     8|        no|
        |  ++ DCT_Inner_Loop      |       40|       40|         5|          -|          -|     8|        no|
        |- Xpose_Row_Outer_Loop   |      144|      144|        18|          -|          -|     8|        no|
        | + Xpose_Row_Inner_Loop  |       16|       16|         2|          -|          -|     8|        no|
        |- Col_DCT_Loop           |     2704|     2704|       338|          -|          -|     8|        no|
        | + DCT_Outer_Loop        |      336|      336|        42|          -|          -|     8|        no|
        |  ++ DCT_Inner_Loop      |       40|       40|         5|          -|          -|     8|        no|
        |- Xpose_Col_Outer_Loop   |      144|      144|        18|          -|          -|     8|        no|
        | + Xpose_Col_Inner_Loop  |       16|       16|         2|          -|          -|     8|        no|
        |- WR_Loop_Row            |      144|      144|        18|          -|          -|     8|        no|
        | + WR_Loop_Col           |       16|       16|         2|          -|          -|     8|        no|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     2|        -|        -|    -|
|Expression           |        -|     -|        0|      522|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        5|     -|       15|       15|    0|
|Multiplexer          |        -|     -|        -|      359|    -|
|Register             |        -|     -|      274|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        5|     2|      289|      896|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------------+-------------------------------+--------------+
    |             Instance             |             Module            |  Expression  |
    +----------------------------------+-------------------------------+--------------+
    |mac_muladd_16s_15s_32s_32_4_1_U1  |mac_muladd_16s_15s_32s_32_4_1  |  i0 * i1 + i2|
    |mac_muladd_16s_15s_32s_32_4_1_U2  |mac_muladd_16s_15s_32s_32_4_1  |  i0 * i1 + i2|
    +----------------------------------+-------------------------------+--------------+

    * Memory: 
    +-------------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory      |            Module           | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |dct_coeff_table_U  |dct_coeff_table_ROM_AUTO_1R  |        0|  15|  15|    0|    64|   15|     1|          960|
    |row_outbuf_U       |row_outbuf_RAM_AUTO_1R1W     |        1|   0|   0|    0|    64|   16|     1|         1024|
    |col_outbuf_U       |row_outbuf_RAM_AUTO_1R1W     |        1|   0|   0|    0|    64|   16|     1|         1024|
    |col_inbuf_U        |row_outbuf_RAM_AUTO_1R1W     |        1|   0|   0|    0|    64|   16|     1|         1024|
    |buf_2d_in_U        |row_outbuf_RAM_AUTO_1R1W     |        1|   0|   0|    0|    64|   16|     1|         1024|
    |buf_2d_out_U       |row_outbuf_RAM_AUTO_1R1W     |        1|   0|   0|    0|    64|   16|     1|         1024|
    +-------------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total              |                             |        5|  15|  15|    0|   384|   95|     6|         6080|
    +-------------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln103_fu_399_p2    |         +|   0|  0|  12|           4|           1|
    |add_ln105_fu_430_p2    |         +|   0|  0|  12|           4|           1|
    |add_ln106_fu_414_p2    |         +|   0|  0|  13|           6|           6|
    |add_ln115_fu_931_p2    |         +|   0|  0|  12|           4|           1|
    |add_ln117_fu_957_p2    |         +|   0|  0|  12|           4|           1|
    |add_ln118_fu_941_p2    |         +|   0|  0|  13|           6|           6|
    |add_ln57_1_fu_747_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln57_fu_520_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln59_1_fu_787_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln59_fu_560_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln60_1_fu_761_p2   |         +|   0|  0|  13|           6|           6|
    |add_ln60_fu_534_p2     |         +|   0|  0|  13|           6|           6|
    |add_ln61_2_fu_771_p2   |         +|   0|  0|  13|           6|           6|
    |add_ln61_fu_544_p2     |         +|   0|  0|  13|           6|           6|
    |add_ln63_1_fu_797_p2   |         +|   0|  0|  36|          29|          13|
    |add_ln63_2_fu_504_p2   |         +|   0|  0|  13|           6|           6|
    |add_ln63_3_fu_731_p2   |         +|   0|  0|  13|           6|           6|
    |add_ln63_fu_570_p2     |         +|   0|  0|  36|          29|          13|
    |add_ln76_fu_477_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln81_fu_620_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln83_fu_673_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln84_1_fu_657_p2   |         +|   0|  0|  13|           6|           6|
    |add_ln84_fu_647_p2     |         +|   0|  0|  13|           6|           6|
    |add_ln87_fu_704_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln92_fu_847_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln94_fu_900_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln95_1_fu_884_p2   |         +|   0|  0|  13|           6|           6|
    |add_ln95_fu_874_p2     |         +|   0|  0|  13|           6|           6|
    |icmp_ln103_fu_393_p2   |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln105_fu_424_p2   |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln115_fu_925_p2   |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln117_fu_951_p2   |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln57_1_fu_741_p2  |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln57_fu_514_p2    |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln59_1_fu_781_p2  |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln59_fu_554_p2    |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln76_fu_471_p2    |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln81_fu_614_p2    |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln83_fu_667_p2    |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln87_fu_698_p2    |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln92_fu_841_p2    |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln94_fu_894_p2    |      icmp|   0|  0|   9|           4|           5|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 522|         242|         182|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+-----+-----------+-----+-----------+
    |           Name           | LUT | Input Size| Bits| Total Bits|
    +--------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                 |  131|         28|    1|         28|
    |buf_2d_in_address0        |   14|          3|    6|         18|
    |buf_2d_out_address0       |   14|          3|    6|         18|
    |c_1_reg_362               |    9|          2|    4|          8|
    |c_reg_261                 |    9|          2|    4|          8|
    |col_inbuf_address0        |   14|          3|    6|         18|
    |col_outbuf_address0       |   14|          3|    6|         18|
    |dct_coeff_table_address0  |   14|          3|    6|         18|
    |i_1_fu_108                |    9|          2|    4|          8|
    |i_2_reg_306               |    9|          2|    4|          8|
    |i_3_reg_351               |    9|          2|    4|          8|
    |i_fu_100                  |    9|          2|    4|          8|
    |j_1_fu_112                |    9|          2|    4|          8|
    |j_fu_104                  |    9|          2|    4|          8|
    |k_1_reg_317               |    9|          2|    4|          8|
    |k_reg_272                 |    9|          2|    4|          8|
    |n_1_reg_328               |    9|          2|    4|          8|
    |n_reg_283                 |    9|          2|    4|          8|
    |r_1_fu_116                |    9|          2|    4|          8|
    |r_fu_76                   |    9|          2|    4|          8|
    |row_outbuf_address0       |   14|          3|    6|         18|
    |tmp_2_reg_339             |    9|          2|   32|         64|
    |tmp_reg_294               |    9|          2|   32|         64|
    +--------------------------+-----+-----------+-----+-----------+
    |Total                     |  359|         78|  157|        376|
    +--------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |add_ln103_reg_1018          |   4|   0|    4|          0|
    |add_ln105_reg_1038          |   4|   0|    4|          0|
    |add_ln115_reg_1291          |   4|   0|    4|          0|
    |add_ln117_reg_1304          |   4|   0|    4|          0|
    |add_ln57_1_reg_1197         |   4|   0|    4|          0|
    |add_ln57_reg_1082           |   4|   0|    4|          0|
    |add_ln59_1_reg_1215         |   4|   0|    4|          0|
    |add_ln59_reg_1100           |   4|   0|    4|          0|
    |add_ln76_reg_1057           |   4|   0|    4|          0|
    |add_ln81_reg_1133           |   4|   0|    4|          0|
    |add_ln83_reg_1158           |   4|   0|    4|          0|
    |add_ln87_reg_1172           |   4|   0|    4|          0|
    |add_ln92_reg_1248           |   4|   0|    4|          0|
    |add_ln94_reg_1273           |   4|   0|    4|          0|
    |ap_CS_fsm                   |  27|   0|   27|          0|
    |buf_2d_in_addr_reg_1030     |   6|   0|    6|          0|
    |buf_2d_out_addr_reg_1265    |   6|   0|    6|          0|
    |c_1_reg_362                 |   4|   0|    4|          0|
    |c_reg_261                   |   4|   0|    4|          0|
    |col_inbuf_addr_reg_1150     |   6|   0|    6|          0|
    |col_outbuf_addr_1_reg_1189  |   6|   0|    6|          0|
    |i_1_fu_108                  |   4|   0|    4|          0|
    |i_2_reg_306                 |   4|   0|    4|          0|
    |i_3_reg_351                 |   4|   0|    4|          0|
    |i_fu_100                    |   4|   0|    4|          0|
    |j_1_fu_112                  |   4|   0|    4|          0|
    |j_fu_104                    |   4|   0|    4|          0|
    |k_1_reg_317                 |   4|   0|    4|          0|
    |k_reg_272                   |   4|   0|    4|          0|
    |n_1_reg_328                 |   4|   0|    4|          0|
    |n_reg_283                   |   4|   0|    4|          0|
    |r_1_fu_116                  |   4|   0|    4|          0|
    |r_fu_76                     |   4|   0|    4|          0|
    |row_outbuf_addr_1_reg_1074  |   6|   0|    6|          0|
    |tmp_10_reg_1283             |   3|   0|    6|          3|
    |tmp_2_reg_339               |  32|   0|   32|          0|
    |tmp_3_reg_1184              |   3|   0|    6|          3|
    |tmp_4_reg_1010              |   3|   0|    6|          3|
    |tmp_5_reg_1048              |   3|   0|    6|          3|
    |tmp_6_reg_1125              |   3|   0|    6|          3|
    |tmp_7_reg_1069              |   3|   0|    6|          3|
    |tmp_8_reg_1163              |   3|   0|    6|          3|
    |tmp_reg_294                 |  32|   0|   32|          0|
    |tmp_s_reg_1240              |   3|   0|    6|          3|
    |trunc_ln106_reg_1005        |   3|   0|    3|          0|
    |trunc_ln118_1_reg_1309      |   3|   0|    3|          0|
    |trunc_ln118_reg_1278        |   3|   0|    3|          0|
    |zext_ln84_reg_1120          |   4|   0|    6|          2|
    |zext_ln95_reg_1235          |   4|   0|    6|          2|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 274|   0|  302|         28|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|           dct|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|           dct|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|           dct|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|           dct|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|           dct|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|           dct|  return value|
|input_r_address0   |  out|    6|   ap_memory|       input_r|         array|
|input_r_ce0        |  out|    1|   ap_memory|       input_r|         array|
|input_r_q0         |   in|   16|   ap_memory|       input_r|         array|
|output_r_address0  |  out|    6|   ap_memory|      output_r|         array|
|output_r_ce0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_we0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_d0        |  out|   16|   ap_memory|      output_r|         array|
+-------------------+-----+-----+------------+--------------+--------------+

