
*** Running vivado
    with args -log ROM_xlconstant_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ROM_xlconstant_0_0.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source ROM_xlconstant_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 359.332 ; gain = 79.301
INFO: [Synth 8-638] synthesizing module 'ROM_xlconstant_0_0' [e:/VivadoProjects/Ex1/ROM/ROM.srcs/sources_1/bd/ROM/ip/ROM_xlconstant_0_0/synth/ROM_xlconstant_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconstant_v1_1_3_xlconstant' [e:/VivadoProjects/Ex1/ROM/ROM.srcs/sources_1/bd/ROM/ipshared/45df/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant_v1_1_3_xlconstant' (1#1) [e:/VivadoProjects/Ex1/ROM/ROM.srcs/sources_1/bd/ROM/ipshared/45df/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'ROM_xlconstant_0_0' (2#1) [e:/VivadoProjects/Ex1/ROM/ROM.srcs/sources_1/bd/ROM/ip/ROM_xlconstant_0_0/synth/ROM_xlconstant_0_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 400.660 ; gain = 120.629
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 400.660 ; gain = 120.629
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.188 . Memory (MB): peak = 589.953 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:00:57 . Memory (MB): peak = 589.953 ; gain = 309.922
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:00:57 . Memory (MB): peak = 589.953 ; gain = 309.922
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:57 . Memory (MB): peak = 589.953 ; gain = 309.922
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:57 . Memory (MB): peak = 589.953 ; gain = 309.922
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:59 . Memory (MB): peak = 589.953 ; gain = 309.922
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:09 ; elapsed = 00:01:30 . Memory (MB): peak = 633.770 ; gain = 353.738
Finished Timing Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:01:30 . Memory (MB): peak = 633.770 ; gain = 353.738
Finished Technology Mapping : Time (s): cpu = 00:01:09 ; elapsed = 00:01:31 . Memory (MB): peak = 642.910 ; gain = 362.879
Finished IO Insertion : Time (s): cpu = 00:01:11 ; elapsed = 00:01:33 . Memory (MB): peak = 642.910 ; gain = 362.879
Finished Renaming Generated Instances : Time (s): cpu = 00:01:11 ; elapsed = 00:01:33 . Memory (MB): peak = 642.910 ; gain = 362.879
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:11 ; elapsed = 00:01:33 . Memory (MB): peak = 642.910 ; gain = 362.879
Finished Renaming Generated Ports : Time (s): cpu = 00:01:11 ; elapsed = 00:01:33 . Memory (MB): peak = 642.910 ; gain = 362.879
Finished Handling Custom Attributes : Time (s): cpu = 00:01:11 ; elapsed = 00:01:33 . Memory (MB): peak = 642.910 ; gain = 362.879
Finished Renaming Generated Nets : Time (s): cpu = 00:01:11 ; elapsed = 00:01:33 . Memory (MB): peak = 642.910 ; gain = 362.879

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:11 ; elapsed = 00:01:33 . Memory (MB): peak = 642.910 ; gain = 362.879
synth_design: Time (s): cpu = 00:01:14 ; elapsed = 00:01:39 . Memory (MB): peak = 659.496 ; gain = 379.465
