--------------- Build Started: 01/29/2019 12:07:40 Project: EZI2C_BRIDGE_CONTROL_PANNEL, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\srhi\AppData\Local\Cypress Semiconductor\PSoC Creator\4.2" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\srhi\Desktop\PSOC\EZI2C_BRIDGE_CONTROL_PANNEL.cydsn\EZI2C_BRIDGE_CONTROL_PANNEL.cyprj -d CY8C4245AXI-483 -s C:\Users\srhi\Desktop\PSOC\EZI2C_BRIDGE_CONTROL_PANNEL.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: sdb.M0061: information: Info from component: ADC. The actual sample rate (992 SPS) differs from the desired sample rate (1000 SPS) due to the clock configuration in the DWR.
 * C:\Users\srhi\Desktop\PSOC\EZI2C_BRIDGE_CONTROL_PANNEL.cydsn\TopDesign\TopDesign.cysch (Instance:ADC)
HDL Generation...
Synthesis...
Tech Mapping...
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: \EZI2C:scl(0)\, \EZI2C:sda(0)\
Analog Placement...
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Succeeded: 01/29/2019 12:08:04 ---------------
