

================================================================
== Vitis HLS Report for 'response'
================================================================
* Date:           Sun Nov 13 19:18:34 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_harris_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.00 ns|  4.234 ns|     1.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2164|     2164|  12.984 us|  12.984 us|  2164|  2164|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.19>
ST_1 : Operation 8 [1/1] (2.19ns)   --->   "%alpha_read = read i64 @_ssdm_op_Read.ap_fifo.doubleP0A, i64 %alpha" [harris.cpp:312]   --->   Operation 8 'read' 'alpha_read' <Predicate = true> <Delay = 2.19> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 5> <FIFO>

State 2 <SV = 1> <Delay = 3.53>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%ireg = bitcast i64 %alpha_read" [harris.cpp:312]   --->   Operation 9 'bitcast' 'ireg' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = trunc i64 %ireg" [harris.cpp:312]   --->   Operation 10 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63" [harris.cpp:312]   --->   Operation 11 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%exp_tmp3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62"   --->   Operation 12 'partselect' 'exp_tmp3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%conv3_i_i_i36_i_i = zext i11 %exp_tmp3"   --->   Operation 13 'zext' 'conv3_i_i_i36_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln600 = trunc i64 %ireg"   --->   Operation 14 'trunc' 'trunc_ln600' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (2.78ns)   --->   "%cmp_i_i = icmp_eq  i63 %empty, i63 0" [harris.cpp:312]   --->   Operation 15 'icmp' 'cmp_i_i' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.54ns)   --->   "%sub_i_i = sub i12 1075, i12 %conv3_i_i_i36_i_i"   --->   Operation 16 'sub' 'sub_i_i' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.99ns)   --->   "%cmp29_i_i = icmp_sgt  i12 %sub_i_i, i12 20"   --->   Operation 17 'icmp' 'cmp29_i_i' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty_40 = wait i32 @_ssdm_op_Wait"   --->   Operation 18 'wait' 'empty_40' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.23>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln604_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln600"   --->   Operation 19 'bitconcatenate' 'zext_ln604_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln604 = zext i53 %zext_ln604_cast"   --->   Operation 20 'zext' 'zext_ln604' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54 0, i54 %zext_ln604"   --->   Operation 21 'sub' 'man_V_1' <Predicate = (tmp)> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.94ns)   --->   "%man_V_2 = select i1 %tmp, i54 %man_V_1, i54 %zext_ln604" [harris.cpp:312]   --->   Operation 22 'select' 'man_V_2' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (1.54ns)   --->   "%sub30_i_i = add i12 %sub_i_i, i12 4076"   --->   Operation 23 'add' 'sub30_i_i' <Predicate = (cmp29_i_i)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (1.54ns)   --->   "%sub31_i_i = sub i12 20, i12 %sub_i_i"   --->   Operation 24 'sub' 'sub31_i_i' <Predicate = (!cmp29_i_i)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.69ns)   --->   "%cond_i_i = select i1 %cmp29_i_i, i12 %sub30_i_i, i12 %sub31_i_i"   --->   Operation 25 'select' 'cond_i_i' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (1.99ns)   --->   "%cmp32_i_i = icmp_eq  i12 %sub_i_i, i12 20"   --->   Operation 26 'icmp' 'cmp32_i_i' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%empty_37 = trunc i54 %man_V_2" [harris.cpp:312]   --->   Operation 27 'trunc' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.99ns)   --->   "%cmp54_i_i = icmp_ult  i12 %cond_i_i, i12 21"   --->   Operation 28 'icmp' 'cmp54_i_i' <Predicate = (!cmp29_i_i)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.12>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%cond_i_cast_i = sext i12 %cond_i_i"   --->   Operation 29 'sext' 'cond_i_cast_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (1.99ns)   --->   "%cmp40_i_i = icmp_ult  i12 %cond_i_i, i12 54"   --->   Operation 30 'icmp' 'cmp40_i_i' <Predicate = (cmp29_i_i)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%sh_prom_i_cast_cast_i_cast_cast_cast_cast = zext i32 %cond_i_cast_i"   --->   Operation 31 'zext' 'sh_prom_i_cast_cast_i_cast_cast_cast_cast' <Predicate = (cmp29_i_i)> <Delay = 0.00>
ST_4 : Operation 32 [2/2] (3.88ns)   --->   "%shr_i_i = ashr i54 %man_V_2, i54 %sh_prom_i_cast_cast_i_cast_cast_cast_cast" [harris.cpp:312]   --->   Operation 32 'ashr' 'shr_i_i' <Predicate = (cmp29_i_i)> <Delay = 3.88> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node ref_tmp61_1_i)   --->   "%cond_i_cast_icast = trunc i32 %cond_i_cast_i"   --->   Operation 33 'trunc' 'cond_i_cast_icast' <Predicate = (!cmp29_i_i & cmp54_i_i)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node ref_tmp61_1_i)   --->   "%shl_i_i = shl i21 %empty_37, i21 %cond_i_cast_icast" [harris.cpp:312]   --->   Operation 34 'shl' 'shl_i_i' <Predicate = (!cmp29_i_i & cmp54_i_i)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (4.12ns) (out node of the LUT)   --->   "%ref_tmp61_1_i = select i1 %cmp54_i_i, i21 %shl_i_i, i21 0"   --->   Operation 35 'select' 'ref_tmp61_1_i' <Predicate = (!cmp29_i_i)> <Delay = 4.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.88>
ST_5 : Operation 36 [1/2] (3.88ns)   --->   "%shr_i_i = ashr i54 %man_V_2, i54 %sh_prom_i_cast_cast_i_cast_cast_cast_cast" [harris.cpp:312]   --->   Operation 36 'ashr' 'shr_i_i' <Predicate = (cmp29_i_i)> <Delay = 3.88> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.97>
ST_6 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node spec_select_i)   --->   "%empty_38 = trunc i54 %shr_i_i" [harris.cpp:312]   --->   Operation 37 'trunc' 'empty_38' <Predicate = (cmp29_i_i & cmp40_i_i)> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node spec_select_i)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63" [harris.cpp:312]   --->   Operation 38 'bitselect' 'tmp_12' <Predicate = (cmp29_i_i & !cmp40_i_i)> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node spec_select_i)   --->   "%p_cast_cast_i = select i1 %tmp_12, i21 2097151, i21 0" [harris.cpp:312]   --->   Operation 39 'select' 'p_cast_cast_i' <Predicate = (cmp29_i_i & !cmp40_i_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node spec_select_i)   --->   "%ref_tmp61_0_i = select i1 %cmp40_i_i, i21 %empty_38, i21 %p_cast_cast_i"   --->   Operation 40 'select' 'ref_tmp61_0_i' <Predicate = (cmp29_i_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%brmerge_i = or i1 %cmp_i_i, i1 %cmp32_i_i" [harris.cpp:312]   --->   Operation 41 'or' 'brmerge_i' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%p_mux_i = select i1 %cmp_i_i, i21 0, i21 %empty_37" [harris.cpp:312]   --->   Operation 42 'select' 'p_mux_i' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 43 [1/1] (0.99ns) (out node of the LUT)   --->   "%spec_select_i = select i1 %cmp29_i_i, i21 %ref_tmp61_0_i, i21 %ref_tmp61_1_i"   --->   Operation 43 'select' 'spec_select_i' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 44 [1/1] (0.97ns) (out node of the LUT)   --->   "%r_V = select i1 %brmerge_i, i21 %p_mux_i, i21 %spec_select_i" [harris.cpp:312]   --->   Operation 44 'select' 'r_V' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 45 [2/2] (0.00ns)   --->   "%call_ln312 = call void @response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2, i21 %r_V, i256 %SxxStream, i256 %SyyStream, i256 %SxyStream, i256 %RStream" [harris.cpp:312]   --->   Operation 45 'call' 'call_ln312' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %alpha, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %RStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %RStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %RStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %SxxStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %SxxStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %SxxStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %SxyStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %SxyStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %SxyStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %SyyStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %SyyStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %SyyStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %RStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %SxyStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %SyyStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %SxxStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln312 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_11, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0" [harris.cpp:312]   --->   Operation 63 'specinterface' 'specinterface_ln312' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/2] (0.00ns)   --->   "%call_ln312 = call void @response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2, i21 %r_V, i256 %SxxStream, i256 %SyyStream, i256 %SxyStream, i256 %RStream" [harris.cpp:312]   --->   Operation 64 'call' 'call_ln312' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 65 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6ns, clock uncertainty: 1.62ns.

 <State 1>: 2.19ns
The critical path consists of the following:
	fifo read operation ('alpha_read', harris.cpp:312) on port 'alpha' (harris.cpp:312) [7]  (2.19 ns)

 <State 2>: 3.54ns
The critical path consists of the following:
	'sub' operation ('sub_i_i') [36]  (1.55 ns)
	'icmp' operation ('cmp29_i_i') [37]  (1.99 ns)

 <State 3>: 4.23ns
The critical path consists of the following:
	'add' operation ('sub30_i_i') [38]  (1.55 ns)
	'select' operation ('cond_i_i') [40]  (0.697 ns)
	'icmp' operation ('cmp54_i_i') [51]  (1.99 ns)

 <State 4>: 4.12ns
The critical path consists of the following:
	'shl' operation ('shl_i_i', harris.cpp:312) [53]  (0 ns)
	'select' operation ('ref_tmp61_1_i') [54]  (4.12 ns)

 <State 5>: 3.88ns
The critical path consists of the following:
	'ashr' operation ('shr_i_i', harris.cpp:312) [46]  (3.88 ns)

 <State 6>: 1.97ns
The critical path consists of the following:
	'select' operation ('ref_tmp61_0_i') [50]  (0 ns)
	'select' operation ('spec_select_i') [57]  (0.993 ns)
	'select' operation ('r_V', harris.cpp:312) [58]  (0.978 ns)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
