<module name="STM0_CTI_CSCTI" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="CTI__CFG__CSCTI_CFG_CTICONTROL" acronym="CTI__CFG__CSCTI_CFG_CTICONTROL" offset="0x0" width="32" description=" The CTI Control Register enables the CTI.  >">
		<bitfield id="GLBEN" width="1" begin="0" end="0" resetval="0x0" description=" Enables or disables the ECT. " range="0" rwaccess="R/W"/>
	</register>
	<register id="CTI__CFG__CSCTI_CFG_CTIINTACK" acronym="CTI__CFG__CSCTI_CFG_CTIINTACK" offset="0x10" width="32" description=" The CTI Interrupt Acknowledge Register is write-only. Any bits written as a 1 cause the ctitrigout output signal to be acknowledged. The acknowledgement is cleared when MAPTRIGOUT is deactivated. This register is used when the ctitrigout is used as a sticky output, that is, no hardware acknowledge is supplied, and a software acknowledge is required. ">
		<bitfield id="INTACK" width="8" begin="7" end="0" resetval="0x0" description=" Acknowledges the corresponding ctitrigout output. There is one bit of the register for each ctitrigout output.   When a 1 is written to a bit in this register, the corresponding ctitrigout is acknowledged and is cleared when MAPTRIGOUT is LOW. Writing a 0 to any of the bits in this register has no effect. " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTI__CFG__CSCTI_CFG_CTIAPPSET" acronym="CTI__CFG__CSCTI_CFG_CTIAPPSET" offset="0x14" width="32" description=" The CTI Application Trigger Set Register is read/write. A write to this register causes a channel event to be raised, corresponding to the bit written to. ">
		<bitfield id="APPSET" width="4" begin="3" end="0" resetval="0x0" description=" Setting a bit HIGH generates a channel event for the selected channel. There is one bit of the register for each channel.   Read : 0 = application trigger inactive (reset). 1 = application trigger active.  Write : 0 = no effect. 1 = generate channel event. " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTI__CFG__CSCTI_CFG_CTIAPPCLEAR" acronym="CTI__CFG__CSCTI_CFG_CTIAPPCLEAR" offset="0x18" width="32" description=" The CTI Interrupt Acknowledge Register is write-only. A write to this register causes a channel event to be cleared, corresponding to the bit written to. ">
		<bitfield id="APPCLEAR" width="4" begin="3" end="0" resetval="0x0" description=" Clears corresponding bits in the CTIAPPSET register. There is one bit of the register for each channel.   When a 1 is written to a bit in this register, the corresponding application trigger is disabled in the CTIAPPSET register. Writing a 0 to any of the bits in this register has no effect. " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTI__CFG__CSCTI_CFG_CTIAPPPULSE" acronym="CTI__CFG__CSCTI_CFG_CTIAPPPULSE" offset="0x1C" width="32" description=" The CTI Application Pulse Register is write-only. A write to this register causes a channel event pulse, one cticlk period, to be generated, corresponding to the bit written to. The pulse external to the ECT can be extended to multi-cycle by the handshaking interface circuits. This register clears itself immediately, so it can be repeatedly written to without software having to clear it. ">
		<bitfield id="APPULSE" width="4" begin="3" end="0" resetval="0x0" description=" Setting a bit HIGH generates a channel event pulse for the selected channel. There is one bit of the register for each channel.   When a 1 is written to a bit in this register, a corresponding channel event pulse is generated for one cticlk period. Writing a 0 to any of the bits in this register has no effect. " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTI__CFG__CSCTI_CFG_CTIINEN0" acronym="CTI__CFG__CSCTI_CFG_CTIINEN0" offset="0x20" width="32" description=" The CTI Trigger 0 to Channel Enable Register enables the signalling of an event on CTM channels when the core issues a trigger, ctitrigin, to the CTI. Within this register there is one bit for each of the four channels implemented. This register does not affect the application trigger operations. ">
		<bitfield id="TRIGINEN" width="4" begin="3" end="0" resetval="0x0" description=" Enables a cross trigger event to the corresponding channel when an ctitrigin is activated. There is one bit of the field for each of the four channels.   When a 1 is written to a bit in this register, it enables the ctitrigin signal to generate an event on the respective channel of the CTM. For example, TRIGINEN[0] set to 1 enables ctitrigin onto channel 0. Writing a 0 to any of the bits in this register disables the ctitrigin signal from generating an event on the respective channel of the CTM.  Reading this register returns the programmed value. " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTI__CFG__CSCTI_CFG_CTIINEN1" acronym="CTI__CFG__CSCTI_CFG_CTIINEN1" offset="0x24" width="32" description=" The CTI Trigger 1 to Channel Enable Register enables the signalling of an event on CTM channels when the core issues a trigger, ctitrigin, to the CTI. Within this register there is one bit for each of the four channels implemented. This register does not affect the application trigger operations. ">
		<bitfield id="TRIGINEN" width="4" begin="3" end="0" resetval="0x0" description=" Enables a cross trigger event to the corresponding channel when an ctitrigin is activated. There is one bit of the field for each of the four channels.   When a 1 is written to a bit in this register, it enables the ctitrigin signal to generate an event on the respective channel of the CTM. For example, TRIGINEN[0] set to 1 enables ctitrigin onto channel 0. Writing a 0 to any of the bits in this register disables the ctitrigin signal from generating an event on the respective channel of the CTM.  Reading this register returns the programmed value. " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTI__CFG__CSCTI_CFG_CTIINEN2" acronym="CTI__CFG__CSCTI_CFG_CTIINEN2" offset="0x28" width="32" description=" The CTI Trigger to Channel Enable Register 0 enables the signalling of an event on CTM channels when the core issues a trigger, ctitrigin, to the CTI. Within this register there is one bit for each of the four channels implemented. This register does not affect the application trigger operations. ">
		<bitfield id="TRIGINEN" width="4" begin="3" end="0" resetval="0x0" description=" Enables a cross trigger event to the corresponding channel when an ctitrigin is activated. There is one bit of the field for each of the four channels.   When a 1 is written to a bit in this register, it enables the ctitrigin signal to generate an event on the respective channel of the CTM. For example, TRIGINEN[0] set to 1 enables ctitrigin onto channel 0. Writing a 0 to any of the bits in this register disables the ctitrigin signal from generating an event on the respective channel of the CTM.  Reading this register returns the programmed value. " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTI__CFG__CSCTI_CFG_CTIINEN3" acronym="CTI__CFG__CSCTI_CFG_CTIINEN3" offset="0x2C" width="32" description=" The CTI Trigger to Channel Enable Register 0 enables the signalling of an event on CTM channels when the core issues a trigger, ctitrigin, to the CTI. Within this register there is one bit for each of the four channels implemented. This register does not affect the application trigger operations. ">
		<bitfield id="TRIGINEN" width="4" begin="3" end="0" resetval="0x0" description=" Enables a cross trigger event to the corresponding channel when an ctitrigin is activated. There is one bit of the field for each of the four channels.   When a 1 is written to a bit in this register, it enables the ctitrigin signal to generate an event on the respective channel of the CTM. For example, TRIGINEN[0] set to 1 enables ctitrigin onto channel 0. Writing a 0 to any of the bits in this register disables the ctitrigin signal from generating an event on the respective channel of the CTM.  Reading this register returns the programmed value. " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTI__CFG__CSCTI_CFG_CTIINEN4" acronym="CTI__CFG__CSCTI_CFG_CTIINEN4" offset="0x30" width="32" description=" The CTI Trigger to Channel Enable Register 0 enables the signalling of an event on CTM channels when the core issues a trigger, ctitrigin, to the CTI. Within this register there is one bit for each of the four channels implemented. This register does not affect the application trigger operations. ">
		<bitfield id="TRIGINEN" width="4" begin="3" end="0" resetval="0x0" description=" Enables a cross trigger event to the corresponding channel when an ctitrigin is activated. There is one bit of the field for each of the four channels.   When a 1 is written to a bit in this register, it enables the ctitrigin signal to generate an event on the respective channel of the CTM. For example, TRIGINEN[0] set to 1 enables ctitrigin onto channel 0. Writing a 0 to any of the bits in this register disables the ctitrigin signal from generating an event on the respective channel of the CTM.  Reading this register returns the programmed value. " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTI__CFG__CSCTI_CFG_CTIINEN5" acronym="CTI__CFG__CSCTI_CFG_CTIINEN5" offset="0x34" width="32" description=" The CTI Trigger to Channel Enable Register 0 enables the signalling of an event on CTM channels when the core issues a trigger, ctitrigin, to the CTI. Within this register there is one bit for each of the four channels implemented. This register does not affect the application trigger operations. ">
		<bitfield id="TRIGINEN" width="4" begin="3" end="0" resetval="0x0" description=" Enables a cross trigger event to the corresponding channel when an ctitrigin is activated. There is one bit of the field for each of the four channels.   When a 1 is written to a bit in this register, it enables the ctitrigin signal to generate an event on the respective channel of the CTM. For example, TRIGINEN[0] set to 1 enables ctitrigin onto channel 0. Writing a 0 to any of the bits in this register disables the ctitrigin signal from generating an event on the respective channel of the CTM.  Reading this register returns the programmed value. " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTI__CFG__CSCTI_CFG_CTIINEN6" acronym="CTI__CFG__CSCTI_CFG_CTIINEN6" offset="0x38" width="32" description=" The CTI Trigger to Channel Enable Register 0 enables the signalling of an event on CTM channels when the core issues a trigger, ctitrigin, to the CTI. Within this register there is one bit for each of the four channels implemented. This register does not affect the application trigger operations. ">
		<bitfield id="TRIGINEN" width="4" begin="3" end="0" resetval="0x0" description=" Enables a cross trigger event to the corresponding channel when an ctitrigin is activated. There is one bit of the field for each of the four channels.   When a 1 is written to a bit in this register, it enables the ctitrigin signal to generate an event on the respective channel of the CTM. For example, TRIGINEN[0] set to 1 enables ctitrigin onto channel 0. Writing a 0 to any of the bits in this register disables the ctitrigin signal from generating an event on the respective channel of the CTM.  Reading this register returns the programmed value. " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTI__CFG__CSCTI_CFG_CTIINEN7" acronym="CTI__CFG__CSCTI_CFG_CTIINEN7" offset="0x3C" width="32" description=" The CTI Trigger to Channel Enable Register 0 enables the signalling of an event on CTM channels when the core issues a trigger, ctitrigin, to the CTI. Within this register there is one bit for each of the four channels implemented. This register does not affect the application trigger operations. ">
		<bitfield id="TRIGINEN" width="4" begin="3" end="0" resetval="0x0" description=" Enables a cross trigger event to the corresponding channel when an ctitrigin is activated. There is one bit of the field for each of the four channels.   When a 1 is written to a bit in this register, it enables the ctitrigin signal to generate an event on the respective channel of the CTM. For example, TRIGINEN[0] set to 1 enables ctitrigin onto channel 0. Writing a 0 to any of the bits in this register disables the ctitrigin signal from generating an event on the respective channel of the CTM.  Reading this register returns the programmed value. " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTI__CFG__CSCTI_CFG_CTIOUTEN0" acronym="CTI__CFG__CSCTI_CFG_CTIOUTEN0" offset="0xA0" width="32" description=" The CTI Channel to Trigger 0 Enable Registers define which channels can generate a ctitrigout[0] output. Within this register there is one bit for each of the four channels implemented. This register affects the mapping from application trigger to trigger outputs. ">
		<bitfield id="TRIGOUTEN" width="4" begin="3" end="0" resetval="0x0" description=" Changing the value of this bit from a 0 to a 1 enables a channel event for the corresponding channel to generate a ctitrigout[1] output. There is one bit of the field for each of the four channels.   When a 1 is written to a bit in this register, the channel input (ctichin) from the CTM is routed to the ctitrigout output. For example, enabling bit 0 enables ctichin[0] to cause a trigger event on the ctitrigout[0] output. When a 0 is written to any of the bits in this register, the channel input (ctichin) from the CTM is not routed to the ctitrigout output.  Reading this register returns the programmed value. " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTI__CFG__CSCTI_CFG_CTIOUTEN1" acronym="CTI__CFG__CSCTI_CFG_CTIOUTEN1" offset="0xA4" width="32" description=" The CTI Channel to Trigger 1 Enable Registers define which channels can generate a ctitrigout[1] output. Within this register there is one bit for each of the four channels implemented. This register affects the mapping from application trigger to trigger outputs. ">
		<bitfield id="TRIGOUTEN" width="4" begin="3" end="0" resetval="0x0" description=" Changing the value of this bit from a 0 to a 1 enables a channel event for the corresponding channel to generate a ctitrigout[1] output. There is one bit of the field for each of the four channels.   When a 1 is written to a bit in this register, the channel input (ctichin) from the CTM is routed to the ctitrigout output. For example, enabling bit 0 enables ctichin[0] to cause a trigger event on the ctitrigout[1] output. When a 0 is written to any of the bits in this register, the channel input (ctichin) from the CTM is not routed to the ctitrigout output.  Reading this register returns the programmed value. " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTI__CFG__CSCTI_CFG_CTIOUTEN2" acronym="CTI__CFG__CSCTI_CFG_CTIOUTEN2" offset="0xA8" width="32" description=" The CTI Channel to Trigger 2 Enable Registers define which channels can generate a ctitrigout[2] output. Within this register there is one bit for each of the four channels implemented. This register affects the mapping from application trigger to trigger outputs. ">
		<bitfield id="TRIGOUTEN" width="4" begin="3" end="0" resetval="0x0" description=" Changing the value of this bit from a 0 to a 1 enables a channel event for the corresponding channel to generate a ctitrigout[2] output. There is one bit of the field for each of the four channels.   When a 1 is written to a bit in this register, the channel input (ctichin) from the CTM is routed to the ctitrigout output. For example, enabling bit 0 enables ctichin[0] to cause a trigger event on the ctitrigout[2] output. When a 0 is written to any of the bits in this register, the channel input (ctichin) from the CTM is not routed to the ctitrigout output.  Reading this register returns the programmed value. " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTI__CFG__CSCTI_CFG_CTIOUTEN3" acronym="CTI__CFG__CSCTI_CFG_CTIOUTEN3" offset="0xAC" width="32" description=" The CTI Channel to Trigger 3 Enable Registers define which channels can generate a ctitrigout[3] output. Within this register there is one bit for each of the four channels implemented. This register affects the mapping from application trigger to trigger outputs. ">
		<bitfield id="TRIGOUTEN" width="4" begin="3" end="0" resetval="0x0" description=" Changing the value of this bit from a 0 to a 1 enables a channel event for the corresponding channel to generate a ctitrigout[3] output. There is one bit of the field for each of the four channels.   When a 1 is written to a bit in this register, the channel input (ctichin) from the CTM is routed to the ctitrigout output. For example, enabling bit 0 enables ctichin[0] to cause a trigger event on the ctitrigout[3] output. When a 0 is written to any of the bits in this register, the channel input (ctichin) from the CTM is not routed to the ctitrigout output.  Reading this register returns the programmed value. " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTI__CFG__CSCTI_CFG_CTIOUTEN4" acronym="CTI__CFG__CSCTI_CFG_CTIOUTEN4" offset="0xB0" width="32" description=" The CTI Channel to Trigger 4 Enable Registers define which channels can generate a ctitrigout[4] output. Within this register there is one bit for each of the four channels implemented. This register affects the mapping from application trigger to trigger outputs. ">
		<bitfield id="TRIGOUTEN" width="4" begin="3" end="0" resetval="0x0" description=" Changing the value of this bit from a 0 to a 1 enables a channel event for the corresponding channel to generate a ctitrigout[4] output. There is one bit of the field for each of the four channels.   When a 1 is written to a bit in this register, the channel input (ctichin) from the CTM is routed to the ctitrigout output. For example, enabling bit 0 enables ctichin[0] to cause a trigger event on the ctitrigout[4] output. When a 0 is written to any of the bits in this register, the channel input (ctichin) from the CTM is not routed to the ctitrigout output.  Reading this register returns the programmed value. " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTI__CFG__CSCTI_CFG_CTIOUTEN5" acronym="CTI__CFG__CSCTI_CFG_CTIOUTEN5" offset="0xB4" width="32" description=" The CTI Channel to Trigger 5 Enable Registers define which channels can generate a ctitrigout[5] output. Within this register there is one bit for each of the four channels implemented. This register affects the mapping from application trigger to trigger outputs. ">
		<bitfield id="TRIGOUTEN" width="4" begin="3" end="0" resetval="0x0" description=" Changing the value of this bit from a 0 to a 1 enables a channel event for the corresponding channel to generate a ctitrigout[5] output. There is one bit of the field for each of the four channels.   When a 1 is written to a bit in this register, the channel input (ctichin) from the CTM is routed to the ctitrigout output. For example, enabling bit 0 enables ctichin[0] to cause a trigger event on the ctitrigout[5] output. When a 0 is written to any of the bits in this register, the channel input (ctichin) from the CTM is not routed to the ctitrigout output.  Reading this register returns the programmed value. " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTI__CFG__CSCTI_CFG_CTIOUTEN6" acronym="CTI__CFG__CSCTI_CFG_CTIOUTEN6" offset="0xB8" width="32" description=" The CTI Channel to Trigger 6 Enable Registers define which channels can generate a ctitrigout[6] output. Within this register there is one bit for each of the four channels implemented. This register affects the mapping from application trigger to trigger outputs. ">
		<bitfield id="TRIGOUTEN" width="4" begin="3" end="0" resetval="0x0" description=" Changing the value of this bit from a 0 to a 1 enables a channel event for the corresponding channel to generate a ctitrigout[6] output. There is one bit of the field for each of the four channels.   When a 1 is written to a bit in this register, the channel input (ctichin) from the CTM is routed to the ctitrigout output. For example, enabling bit 0 enables ctichin[0] to cause a trigger event on the ctitrigout[6] output. When a 0 is written to any of the bits in this register, the channel input (ctichin) from the CTM is not routed to the ctitrigout output.  Reading this register returns the programmed value. " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTI__CFG__CSCTI_CFG_CTIOUTEN7" acronym="CTI__CFG__CSCTI_CFG_CTIOUTEN7" offset="0xBC" width="32" description=" The CTI Channel to Trigger 7 Enable Registers define which channels can generate a ctitrigout[7] output. Within this register there is one bit for each of the four channels implemented. This register affects the mapping from application trigger to trigger outputs. ">
		<bitfield id="TRIGOUTEN" width="4" begin="3" end="0" resetval="0x0" description=" Changing the value of this bit from a 0 to a 1 enables a channel event for the corresponding channel to generate a ctitrigout[7] output. There is one bit of the field for each of the four channels.   When a 1 is written to a bit in this register, the channel input (ctichin) from the CTM is routed to the ctitrigout output. For example, enabling bit 0 enables ctichin[0] to cause a trigger event on the ctitrigout[7] output. When a 0 is written to any of the bits in this register, the channel input (ctichin) from the CTM is not routed to the ctitrigout output.  Reading this register returns the programmed value. " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTI__CFG__CSCTI_CFG_CTITRIGINSTATUS" acronym="CTI__CFG__CSCTI_CFG_CTITRIGINSTATUS" offset="0x130" width="32" description=" The CTI Trigger In Status Register provides the status of the ctitrigin inputs. ">
		<bitfield id="TRIGINSTATUS" width="8" begin="7" end="0" resetval="0x0" description=" Shows the status of the ctitrigin inputs.   1 = ctitrigin is active. 0 = ctitrigin is inactive.  Because the register provides a view of the raw ctitrigin inputs, the reset value is unknown. There is one bit of the field for each trigger input. " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CTI__CFG__CSCTI_CFG_CTITRIGOUTSTATUS" acronym="CTI__CFG__CSCTI_CFG_CTITRIGOUTSTATUS" offset="0x134" width="32" description=" The CTI Trigger Out Status Register provides the status of the ctitrigout outputs. ">
		<bitfield id="TRIGOUTSTATUS" width="8" begin="7" end="0" resetval="0x0" description=" Shows the status of the ctitrigout outputs.   1 = ctitrigout is active. 0 = ctitrigout is inactive.  There is one bit of the field for each trigger output. " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CTI__CFG__CSCTI_CFG_CTICHINSTATUS" acronym="CTI__CFG__CSCTI_CFG_CTICHINSTATUS" offset="0x138" width="32" description=" The CTI Channel In Status Register provides the status of the ctichin inputs. ">
		<bitfield id="CTICHINSTATUS" width="4" begin="3" end="0" resetval="0x0" description=" Shows the status of the ctichin inputs.   1 = ctichin is active. 0 = ctichin is inactive.  Because the register provides a view of the raw ctichin inputs, the reset value is unknown. There is one bit of the field for each channel input. " range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CTI__CFG__CSCTI_CFG_CTICHOUTSTATUS" acronym="CTI__CFG__CSCTI_CFG_CTICHOUTSTATUS" offset="0x13C" width="32" description=" The CTI Channel Out Status Register provides the status of the CTI ctichout outputs. ">
		<bitfield id="CTICHOUTSTATUS" width="4" begin="3" end="0" resetval="0x0" description=" Shows the status of the ctichout outputs.   1 = ctichout is active. 0 = ctichout is inactive.  There is one bit of the field for each channel output. " range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CTI__CFG__CSCTI_CFG_CTIGATE" acronym="CTI__CFG__CSCTI_CFG_CTIGATE" offset="0x140" width="32" description=" The Gate Enable Register prevents the channels from propagating through the CTM to other CTIs. This enables local cross-triggering, for example for causing an interrupt when the ETM trigger occurs. It can be used effectively with CTIAPPSET, CTIAPPCLEAR, and CTIAPPPULSE for asserting trigger outputs by asserting channels, without affecting the rest of the system. On reset, this register is 0xF, and channel propagation is enabled. ">
		<bitfield id="CTIGATEEN3" width="1" begin="3" end="3" resetval="0x1" description=" Enable CTICHOUT3. Set to 0 to disable channel propagation. " range="3" rwaccess="R/W"/> 
		<bitfield id="CTIGATEEN2" width="1" begin="2" end="2" resetval="0x1" description=" Enable CTICHOUT2. Set to 0 to disable channel propagation. " range="2" rwaccess="R/W"/> 
		<bitfield id="CTIGATEEN1" width="1" begin="1" end="1" resetval="0x1" description=" Enable CTICHOUT1. Set to 0 to disable channel propagation. " range="1" rwaccess="R/W"/> 
		<bitfield id="CTIGATEEN0" width="1" begin="0" end="0" resetval="0x1" description=" Enable CTICHOUT0. Set to 0 to disable channel propagation. " range="0" rwaccess="R/W"/>
	</register>
	<register id="CTI__CFG__CSCTI_CFG_ASICCTL" acronym="CTI__CFG__CSCTI_CFG_ASICCTL" offset="0x144" width="32" description=" Implementation-defined ASIC control, value written to the register is output on asicctl[7 : 0]. ">
		<bitfield id="ASICCTL" width="8" begin="7" end="0" resetval="0x0" description=" Implementation-defined ASIC control, value written to the register is output on asicctl[7 : 0].   If external multiplexing of trigger signals is implemented then the number of multiplexed signals on each trigger must be reflected within the Device ID Register. This is done within a Verilog define EXTMUXNUM. " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTI__CFG__CSCTI_CFG_ITCHINACK" acronym="CTI__CFG__CSCTI_CFG_ITCHINACK" offset="0xEDC" width="32" description=" This register is a write-only register. It can be used to set the value of the CTCHINACK outputs. ">
		<bitfield id="CTCHINACK" width="4" begin="3" end="0" resetval="0x0" description=" Set the value of the CTCHINACK outputs. " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTI__CFG__CSCTI_CFG_ITTRIGINACK" acronym="CTI__CFG__CSCTI_CFG_ITTRIGINACK" offset="0xEE0" width="32" description=" This register is a write-only register. It can be used to set the value of the CTTRIGINACK outputs. ">
		<bitfield id="CTTRIGINACK" width="8" begin="7" end="0" resetval="0x0" description=" Set the value of the CTTRIGINACK outputs. " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTI__CFG__CSCTI_CFG_ITCHOUT" acronym="CTI__CFG__CSCTI_CFG_ITCHOUT" offset="0xEE4" width="32" description=" This register is a write-only register. It can be used to set the value of the CTCHOUT outputs. ">
		<bitfield id="CTCHOUT" width="4" begin="3" end="0" resetval="0x0" description=" Set the value of the CTCHOUT outputs. " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTI__CFG__CSCTI_CFG_ITTRIGOUT" acronym="CTI__CFG__CSCTI_CFG_ITTRIGOUT" offset="0xEE8" width="32" description=" This register is a write-only register. It can be used to set the value of the CTTRIGOUT outputs. ">
		<bitfield id="CTTRIGOUT" width="8" begin="7" end="0" resetval="0x0" description=" Set the value of the CTTRIGOUT outputs. " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTI__CFG__CSCTI_CFG_ITCHOUTACK" acronym="CTI__CFG__CSCTI_CFG_ITCHOUTACK" offset="0xEEC" width="32" description=" This register is a read-only register. It can be used to read the values of the CTCHOUTACK inputs. ">
		<bitfield id="CTCHOUTACK" width="4" begin="3" end="0" resetval="0x0" description=" Read the values of the CTCHOUTACK inputs. " range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CTI__CFG__CSCTI_CFG_ITTRIGOUTACK" acronym="CTI__CFG__CSCTI_CFG_ITTRIGOUTACK" offset="0xEF0" width="32" description=" This register is a read-only register. It can be used to read the values of the CTTRIGOUTACK inputs. ">
		<bitfield id="CTTRIGOUTACK" width="8" begin="7" end="0" resetval="0x0" description=" Read the value of the CTTRIGOUTACK inputs. " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CTI__CFG__CSCTI_CFG_ITCHIN" acronym="CTI__CFG__CSCTI_CFG_ITCHIN" offset="0xEF4" width="32" description=" This register is a read-only register. It can be used to read the values of the CTCHIN inputs. ">
		<bitfield id="CTCHIN" width="4" begin="3" end="0" resetval="0x0" description=" Read the value of the CTCHIN inputs. " range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CTI__CFG__CSCTI_CFG_ITTRIGIN" acronym="CTI__CFG__CSCTI_CFG_ITTRIGIN" offset="0xEF8" width="32" description=" This register is a read-only register. It can be used to read the values of the CTTRIGIN inputs. ">
		<bitfield id="CTTRIGIN" width="8" begin="7" end="0" resetval="0x0" description=" Read the values of the CTTRIGIN inputs. " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CTI__CFG__CSCTI_CFG_ITCTRL" acronym="CTI__CFG__CSCTI_CFG_ITCTRL" offset="0xF00" width="32" description=" This register is used to enable topology detection. For more information see the CoreSight Architecture Specification. This register enables the component to switch from a functional mode, the default behavior, to integration mode where the inputs and outputs of the component can be directly controlled for the purpose of integration testing and topology solving.   Note : When a device has been in integration mode, it might not function with the original behavior. After performing integration or topology detection, you must reset the system to ensure correct behavior of CoreSight and other connected system components that are affected by the integration or topology detection. ">
		<bitfield id="INTEGRATION_MODE" width="1" begin="0" end="0" resetval="0x0" description=" Allows the component to switch from functional mode to integration mode or back." range="0" rwaccess="R/W"/>
	</register>
	<register id="CTI__CFG__CSCTI_CFG_CLAIMSET" acronym="CTI__CFG__CSCTI_CFG_CLAIMSET" offset="0xFA0" width="32" description=" This is used in conjunction with Claim Tag Clear Register, CLAIMCLR. This register forms one half of the Claim Tag value. This location allows individual bits to be set, write, and returns the number of bits that can be set, read.">
		<bitfield id="CLAIMSET" width="4" begin="3" end="0" resetval="0x0" description=" This claim tag bit is implemented" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTI__CFG__CSCTI_CFG_CLAIMCLR" acronym="CTI__CFG__CSCTI_CFG_CLAIMCLR" offset="0xFA4" width="32" description=" This register is used in conjunction with Claim Tag Set Register, CLAIMSET. This register forms one half of the Claim Tag value. This location enables individual bits to be cleared, write, and returns the current Claim Tag value, read.">
		<bitfield id="CLAIMCLR" width="4" begin="3" end="0" resetval="0x0" description=" The value present reflects the current setting of the Claim Tag." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTI__CFG__CSCTI_CFG_LAR" acronym="CTI__CFG__CSCTI_CFG_LAR" offset="0xFB0" width="32" description=" This is used to enable write access to device registers.   External accesses from a debugger (paddrdbg31 = 1) are not subject to the Lock Registers. A debugger does not have to unlock the component in order to write and modify the registers in the component. ">
		<bitfield id="ACCESS_W" width="32" begin="31" end="0" resetval="0x0" description=" A write of 0xC5ACCE55 enables further write access to this device. A write of any value other than 0xC5ACCE55 will have the affect of removing write access." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTI__CFG__CSCTI_CFG_LSR" acronym="CTI__CFG__CSCTI_CFG_LSR" offset="0xFB4" width="32" description=" This indicates the status of the Lock control mechanism. This lock prevents accidental writes by code under debug. When locked, write access is blocked to all registers, except the Lock Access Register.   External accesses from a debugger (paddrdbg31 = 1) are not subject to the Lock Registers. This register reads as 0 when read from an external debugger (paddrdbg31 = 1). ">
		<bitfield id="LOCKTYPE" width="1" begin="2" end="2" resetval="0x0" description=" Indicates if the Lock Access Register (0xFB0) is implemented as 8-bit or 32-bit" range="2" rwaccess="R"/> 
		<bitfield id="LOCKGRANT" width="1" begin="1" end="1" resetval="0x1" description=" Returns the current status of the Lock. This bit reads as 0 when read from an external debugger (paddrdbg31 = 1) since external debugger accesses are not subject to Lock Registers." range="1" rwaccess="R"/> 
		<bitfield id="LOCKEXIST" width="1" begin="0" end="0" resetval="0x1" description=" Indicates that a lock control mechanism exists for this device. This bit reads as 0 when read from an external debugger (paddrdbg31 = 1) since external debugger accesses are not subject to Lock Registers." range="0" rwaccess="R"/>
	</register>
	<register id="CTI__CFG__CSCTI_CFG_AUTHSTATUS" acronym="CTI__CFG__CSCTI_CFG_AUTHSTATUS" offset="0xFB8" width="32" description=" Reports what functionality is currently permitted by the authentication interface.">
		<bitfield id="SNID" width="2" begin="7" end="6" resetval="0x0" description=" Indicates the security level for secure non-invasive debug" range="7 - 6" rwaccess="R"/> 
		<bitfield id="SID" width="2" begin="5" end="4" resetval="0x0" description=" Indicates the security level for secure invasive debug" range="5 - 4" rwaccess="R"/> 
		<bitfield id="NSNID" width="2" begin="3" end="2" resetval="0x2" description=" Indicates the security level for non-secure non-invasive debug" range="3 - 2" rwaccess="R"/> 
		<bitfield id="NSID" width="2" begin="1" end="0" resetval="0x2" description=" Indicates the security level for non-secure invasive debug" range="1 - 0" rwaccess="R"/>
	</register>
	<register id="CTI__CFG__CSCTI_CFG_DEVID" acronym="CTI__CFG__CSCTI_CFG_DEVID" offset="0xFC8" width="32" description=" This register indicates the capabilities of the CTI.">
		<bitfield id="NUMCH" width="4" begin="19" end="16" resetval="0x4" description=" Number of ECT channels available." range="19 - 16" rwaccess="R"/> 
		<bitfield id="NUMTRIG" width="8" begin="15" end="8" resetval="0x8" description=" Number of ECT triggers available." range="15 - 8" rwaccess="R"/> 
		<bitfield id="EXTMUXNUM" width="5" begin="4" end="0" resetval="0x0" description=" Indicates the number of multiplexing available on Trigger Inputs and Trigger Outputs using asicctl. Default value of 5'b00000 indicating no multiplexing present. Reflects the value of the Verilog define EXTMUXNUM that the user must alter accordingly." range="4 - 0" rwaccess="R"/>
	</register>
	<register id="CTI__CFG__CSCTI_CFG_DEVTYPE" acronym="CTI__CFG__CSCTI_CFG_DEVTYPE" offset="0xFCC" width="32" description=" It provides a debugger with information about the component when the Part Number field is not recognized. The debugger can then report this information.">
		<bitfield id="SUB_TYPE" width="4" begin="7" end="4" resetval="0x1" description=" Sub-classification within the major category" range="7 - 4" rwaccess="R"/> 
		<bitfield id="MAJOR_TYPE" width="4" begin="3" end="0" resetval="0x4" description=" Major classification grouping for this debug/trace component" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CTI__CFG__CSCTI_CFG_PERIPHID4" acronym="CTI__CFG__CSCTI_CFG_PERIPHID4" offset="0xFD0" width="32" description=" Part of the set of Peripheral Identification registers. Contains part of the designer identity and the memory footprint indicator.">
		<bitfield id="SIZE" width="4" begin="7" end="4" resetval="0x0" description=" This is a 4-bit value that indicates the total contiguous size of the memory window used by this component in powers of 2 from the standard 4KB. If a component only requires the standard 4KB then this should read as 0x0, 4KB only, for 8KB set to 0x1, 16KB == 0x2, 32KB == 0x3, and so on." range="7 - 4" rwaccess="R"/> 
		<bitfield id="DES_2" width="4" begin="3" end="0" resetval="0x4" description=" JEDEC continuation code indicating the designer of the component (along with the identity code)" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CTI__CFG__CSCTI_CFG_PERIPHID0" acronym="CTI__CFG__CSCTI_CFG_PERIPHID0" offset="0xFE0" width="32" description=" Part of the set of Peripheral Identification registers. Contains part of the designer specific part number.">
		<bitfield id="PART_0" width="8" begin="7" end="0" resetval="0x6" description=" Bits [7 : 0] of the component's part number. This is selected by the designer of the component." range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CTI__CFG__CSCTI_CFG_PERIPHID1" acronym="CTI__CFG__CSCTI_CFG_PERIPHID1" offset="0xFE4" width="32" description=" Part of the set of Peripheral Identification registers. Contains part of the designer specific part number and part of the designer identity.">
		<bitfield id="DES_0" width="4" begin="7" end="4" resetval="0x0" description=" Bits 3 : 0 of the JEDEC identity code indicating the designer of the component (along with the continuation code)" range="7 - 4" rwaccess="R"/> 
		<bitfield id="PART_1" width="4" begin="3" end="0" resetval="0x9" description=" Bits [11 : 8] of the component's part number. This is selected by the designer of the component." range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CTI__CFG__CSCTI_CFG_PERIPHID2" acronym="CTI__CFG__CSCTI_CFG_PERIPHID2" offset="0xFE8" width="32" description=" Part of the set of Peripheral Identification registers. Contains part of the designer identity and the product revision.">
		<bitfield id="REVISION" width="4" begin="7" end="4" resetval="0x4" description=" The Revision field is an incremental value starting at 0x0 for the first design of this component. This only increases by 1 for both major and minor revisions and is simply used as a look-up to establish the exact major/minor revision." range="7 - 4" rwaccess="R"/> 
		<bitfield id="JEDEC" width="1" begin="3" end="3" resetval="0x1" description=" Always set. Indicates that a JEDEC assigned value is used" range="3" rwaccess="R"/> 
		<bitfield id="DES_1" width="3" begin="2" end="0" resetval="0x0" description=" Bits 6 : 4 of the JEDEC identity code indicating the designer of the component (along with the continuation code)" range="2 - 0" rwaccess="R"/>
	</register>
	<register id="CTI__CFG__CSCTI_CFG_PERIPHID3" acronym="CTI__CFG__CSCTI_CFG_PERIPHID3" offset="0xFEC" width="32" description=" Part of the set of Peripheral Identification registers. Contains the RevAnd and Customer Modified fields.">
		<bitfield id="REVAND" width="4" begin="7" end="4" resetval="0x0" description=" This field indicates minor errata fixes specific to this design, for example metal fixes after implementation. In most cases this field is zero. It is recommended that component designers ensure this field can be changed by a metal fix if required, for example by driving it from registers that reset to zero." range="7 - 4" rwaccess="R"/> 
		<bitfield id="CMOD" width="4" begin="3" end="0" resetval="0x0" description=" Where the component is reusable IP, this value indicates if the customer has modified the behavior of the component. In most cases this field is zero." range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CTI__CFG__CSCTI_CFG_COMPID0" acronym="CTI__CFG__CSCTI_CFG_COMPID0" offset="0xFF0" width="32" description=" Reserved Reserved Reserved A component identification register, that indicates that the identification registers are present.">
		<bitfield id="PRMBL_0" width="8" begin="7" end="0" resetval="0x13" description=" Contains bits [7 : 0] of the component identification" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CTI__CFG__CSCTI_CFG_COMPID1" acronym="CTI__CFG__CSCTI_CFG_COMPID1" offset="0xFF4" width="32" description=" A component identification register, that indicates that the identification registers are present. This register also indicates the component class.">
		<bitfield id="CLASS" width="4" begin="7" end="4" resetval="0x9" description=" Class of the component. E.g. ROM table, CoreSight component etc. Constitutes bits [15 : 12] of the component identification." range="7 - 4" rwaccess="R"/> 
		<bitfield id="PRMBL_1" width="4" begin="3" end="0" resetval="0x0" description=" Contains bits [11 : 8] of the component identification" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CTI__CFG__CSCTI_CFG_COMPID2" acronym="CTI__CFG__CSCTI_CFG_COMPID2" offset="0xFF8" width="32" description=" A component identification register, that indicates that the identification registers are present.">
		<bitfield id="PRMBL_2" width="8" begin="7" end="0" resetval="0x5" description=" Contains bits [23 : 16] of the component identification" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CTI__CFG__CSCTI_CFG_COMPID3" acronym="CTI__CFG__CSCTI_CFG_COMPID3" offset="0xFFC" width="32" description=" A component identification register, that indicates that the identification registers are present.">
		<bitfield id="PRMBL_3" width="8" begin="7" end="0" resetval="0x0" description=" Contains bits [31 : 24] of the component identification" range="7 - 0" rwaccess="R"/>
	</register>
</module>