{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583257986118 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583257986127 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 03 14:23:05 2020 " "Processing started: Tue Mar 03 14:23:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583257986127 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583257986127 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digital_clock -c digital_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off digital_clock -c digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583257986127 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1583257986502 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1583257986503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt60_a_sec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnt60_a_sec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt60_a_sec-a " "Found design unit 1: cnt60_a_sec-a" {  } { { "CNT60_A_SEC.vhd" "" { Text "D:/intelFPGA_lite/program/Digital Clock/CNT60_A_SEC.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583257996349 ""} { "Info" "ISGN_ENTITY_NAME" "1 cnt60_a_sec " "Found entity 1: cnt60_a_sec" {  } { { "CNT60_A_SEC.vhd" "" { Text "D:/intelFPGA_lite/program/Digital Clock/CNT60_A_SEC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583257996349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583257996349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt60_a_min.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnt60_a_min.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt60_a_min-a " "Found design unit 1: cnt60_a_min-a" {  } { { "CNT60_A_MIN.vhd" "" { Text "D:/intelFPGA_lite/program/Digital Clock/CNT60_A_MIN.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583257996351 ""} { "Info" "ISGN_ENTITY_NAME" "1 cnt60_a_min " "Found entity 1: cnt60_a_min" {  } { { "CNT60_A_MIN.vhd" "" { Text "D:/intelFPGA_lite/program/Digital Clock/CNT60_A_MIN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583257996351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583257996351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt60_a_hour.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnt60_a_hour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt24_a_hour-a " "Found design unit 1: cnt24_a_hour-a" {  } { { "CNT60_A_HOUR.vhd" "" { Text "D:/intelFPGA_lite/program/Digital Clock/CNT60_A_HOUR.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583257996352 ""} { "Info" "ISGN_ENTITY_NAME" "1 cnt24_a_hour " "Found entity 1: cnt24_a_hour" {  } { { "CNT60_A_HOUR.vhd" "" { Text "D:/intelFPGA_lite/program/Digital Clock/CNT60_A_HOUR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583257996352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583257996352 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CNT60_A_SEC " "Elaborating entity \"CNT60_A_SEC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1583257996377 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aclk CNT60_A_SEC.vhd(36) " "VHDL Process Statement warning at CNT60_A_SEC.vhd(36): inferring latch(es) for signal or variable \"aclk\", which holds its previous value in one or more paths through the process" {  } { { "CNT60_A_SEC.vhd" "" { Text "D:/intelFPGA_lite/program/Digital Clock/CNT60_A_SEC.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1583257996378 "|CNT60_A_SEC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tclk CNT60_A_SEC.vhd(36) " "VHDL Process Statement warning at CNT60_A_SEC.vhd(36): inferring latch(es) for signal or variable \"tclk\", which holds its previous value in one or more paths through the process" {  } { { "CNT60_A_SEC.vhd" "" { Text "D:/intelFPGA_lite/program/Digital Clock/CNT60_A_SEC.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1583257996378 "|CNT60_A_SEC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ac_slt CNT60_A_SEC.vhd(100) " "VHDL Process Statement warning at CNT60_A_SEC.vhd(100): signal \"ac_slt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CNT60_A_SEC.vhd" "" { Text "D:/intelFPGA_lite/program/Digital Clock/CNT60_A_SEC.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583257996378 "|CNT60_A_SEC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out_do CNT60_A_SEC.vhd(109) " "VHDL Process Statement warning at CNT60_A_SEC.vhd(109): inferring latch(es) for signal or variable \"out_do\", which holds its previous value in one or more paths through the process" {  } { { "CNT60_A_SEC.vhd" "" { Text "D:/intelFPGA_lite/program/Digital Clock/CNT60_A_SEC.vhd" 109 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1583257996378 "|CNT60_A_SEC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out_di CNT60_A_SEC.vhd(109) " "VHDL Process Statement warning at CNT60_A_SEC.vhd(109): inferring latch(es) for signal or variable \"out_di\", which holds its previous value in one or more paths through the process" {  } { { "CNT60_A_SEC.vhd" "" { Text "D:/intelFPGA_lite/program/Digital Clock/CNT60_A_SEC.vhd" 109 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1583257996378 "|CNT60_A_SEC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_di CNT60_A_SEC.vhd(109) " "Inferred latch for \"out_di\" at CNT60_A_SEC.vhd(109)" {  } { { "CNT60_A_SEC.vhd" "" { Text "D:/intelFPGA_lite/program/Digital Clock/CNT60_A_SEC.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583257996378 "|CNT60_A_SEC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_do CNT60_A_SEC.vhd(109) " "Inferred latch for \"out_do\" at CNT60_A_SEC.vhd(109)" {  } { { "CNT60_A_SEC.vhd" "" { Text "D:/intelFPGA_lite/program/Digital Clock/CNT60_A_SEC.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583257996378 "|CNT60_A_SEC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tclk CNT60_A_SEC.vhd(36) " "Inferred latch for \"tclk\" at CNT60_A_SEC.vhd(36)" {  } { { "CNT60_A_SEC.vhd" "" { Text "D:/intelFPGA_lite/program/Digital Clock/CNT60_A_SEC.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583257996378 "|CNT60_A_SEC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aclk CNT60_A_SEC.vhd(36) " "Inferred latch for \"aclk\" at CNT60_A_SEC.vhd(36)" {  } { { "CNT60_A_SEC.vhd" "" { Text "D:/intelFPGA_lite/program/Digital Clock/CNT60_A_SEC.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583257996378 "|CNT60_A_SEC"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "tclk~0 " "Found clock multiplexer tclk~0" {  } { { "CNT60_A_SEC.vhd" "" { Text "D:/intelFPGA_lite/program/Digital Clock/CNT60_A_SEC.vhd" 23 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1583257996589 "|cnt60_a_sec|tclk~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1583257996589 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_do\$latch " "Latch out_do\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA qout2_l\[0\] " "Ports D and ENA on the latch are fed by the same signal qout2_l\[0\]" {  } { { "CNT60_A_SEC.vhd" "" { Text "D:/intelFPGA_lite/program/Digital Clock/CNT60_A_SEC.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583257996893 ""}  } { { "CNT60_A_SEC.vhd" "" { Text "D:/intelFPGA_lite/program/Digital Clock/CNT60_A_SEC.vhd" 109 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583257996893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_di\$latch " "Latch out_di\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA qout2_h\[3\] " "Ports D and ENA on the latch are fed by the same signal qout2_h\[3\]" {  } { { "CNT60_A_SEC.vhd" "" { Text "D:/intelFPGA_lite/program/Digital Clock/CNT60_A_SEC.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583257996893 ""}  } { { "CNT60_A_SEC.vhd" "" { Text "D:/intelFPGA_lite/program/Digital Clock/CNT60_A_SEC.vhd" 109 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583257996893 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1583257996986 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1583257997285 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583257997285 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "58 " "Implemented 58 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1583257997353 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1583257997353 ""} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Implemented 42 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1583257997353 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1583257997353 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "711 " "Peak virtual memory: 711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583257997365 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 03 14:23:17 2020 " "Processing ended: Tue Mar 03 14:23:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583257997365 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583257997365 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583257997365 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583257997365 ""}
