  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/matmul_partitioned 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\Users\avery\Downloads\matmul_partition.cpp' from C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'C:/Users/avery/Downloads/matmul_partition.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\Users\avery\Downloads\matmul_partition.h' from C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/Users/avery/Downloads/matmul_partition.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:\Users\avery\Downloads\matmul_partition_test.cpp' from C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/avery/Downloads/matmul_partition_test.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=matmul_partition' from C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/hls_config.cfg(5)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 8.139 seconds; current allocated memory: 613.402 MB.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/avery/Downloads/matmul_partition.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.586 seconds; current allocated memory: 615.723 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 156 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/matmul_partitioned/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 155 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/matmul_partitioned/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 114 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/matmul_partitioned/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/matmul_partitioned/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/matmul_partitioned/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 451 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/matmul_partitioned/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 441 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/matmul_partitioned/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 441 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/matmul_partitioned/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 441 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/matmul_partitioned/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 449 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/matmul_partitioned/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 446 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/matmul_partitioned/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 481 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/matmul_partitioned/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 479 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/matmul_partitioned/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 479 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/matmul_partitioned/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 488 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/matmul_partitioned/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 506 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Main_Folder/School/Year_4/Capstone/vitis_testing/hls/matmul_partitioned/matmul_partitioned/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 16 on dimension 1. (C:/Users/avery/Downloads/matmul_partition.cpp:28:6)
INFO: [HLS 214-248] Applying array_partition to 'B': Block partitioning with factor 16 on dimension 1. (C:/Users/avery/Downloads/matmul_partition.cpp:29:9)
INFO: [HLS 214-376] automatically set the pipeline for Loop< readA> at C:/Users/avery/Downloads/matmul_partition.cpp:45:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< readB> at C:/Users/avery/Downloads/matmul_partition.cpp:56:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< lreorder2> at C:/Users/avery/Downloads/matmul_partition.cpp:74:13 
INFO: [HLS 214-376] automatically set the pipeline for Loop< writeC> at C:/Users/avery/Downloads/matmul_partition.cpp:90:5 
INFO: [HLS 214-291] Loop 'lreorder3' is marked as complete unroll implied by the pipeline pragma (C:/Users/avery/Downloads/matmul_partition.cpp:78:17)
INFO: [HLS 214-186] Unrolling loop 'lreorder3' (C:/Users/avery/Downloads/matmul_partition.cpp:78:17) in function 'matmul_partition' completely with a factor of 16 (C:/Users/avery/Downloads/matmul_partition.cpp:23:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'readA'(C:/Users/avery/Downloads/matmul_partition.cpp:45:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/avery/Downloads/matmul_partition.cpp:45:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'readB'(C:/Users/avery/Downloads/matmul_partition.cpp:56:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/avery/Downloads/matmul_partition.cpp:56:5)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'writeC'(C:/Users/avery/Downloads/matmul_partition.cpp:90:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Users/avery/Downloads/matmul_partition.cpp:90:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.502 seconds; current allocated memory: 618.160 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 618.164 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 623.297 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 625.059 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'matmul_partition' (C:/Users/avery/Downloads/matmul_partition.cpp:23:13)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 647.461 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'lreorder1'(C:/Users/avery/Downloads/matmul_partition.cpp:69:9) and 'lreorder2'(C:/Users/avery/Downloads/matmul_partition.cpp:74:13) in function 'matmul_partition' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'lreorder1' (C:/Users/avery/Downloads/matmul_partition.cpp:69:9) in function 'matmul_partition'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop2' (C:/Users/avery/Downloads/matmul_partition.cpp:66:5) in function 'matmul_partition'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.398 seconds; current allocated memory: 677.117 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul_partition' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_partition_Pipeline_readA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readA'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'readA'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 681.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 682.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_partition_Pipeline_readB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readB'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'readB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 683.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 683.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_partition_Pipeline_loop2_lreorder1_lreorder2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop2_lreorder1_lreorder2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'loop2_lreorder1_lreorder2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 685.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 685.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_partition_Pipeline_writeC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'writeC'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'writeC'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.502 seconds; current allocated memory: 685.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 686.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_partition' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 686.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 686.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_partition_Pipeline_readA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_partition_Pipeline_readA' pipeline 'readA' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readA/m_axi_gmem_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readA/m_axi_gmem_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readA/m_axi_gmem_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readA/m_axi_gmem_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readA/m_axi_gmem_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readA/m_axi_gmem_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readA/m_axi_gmem_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readA/m_axi_gmem_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readA/m_axi_gmem_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readA/m_axi_gmem_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readA/m_axi_gmem_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readA/m_axi_gmem_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_partition_Pipeline_readA'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.386 seconds; current allocated memory: 688.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_partition_Pipeline_readB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_partition_Pipeline_readB' pipeline 'readB' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readB/m_axi_gmem_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readB/m_axi_gmem_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readB/m_axi_gmem_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readB/m_axi_gmem_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readB/m_axi_gmem_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readB/m_axi_gmem_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readB/m_axi_gmem_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readB/m_axi_gmem_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readB/m_axi_gmem_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readB/m_axi_gmem_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readB/m_axi_gmem_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_readB/m_axi_gmem_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_partition_Pipeline_readB'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.281 seconds; current allocated memory: 692.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_partition_Pipeline_loop2_lreorder1_lreorder2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_partition_Pipeline_loop2_lreorder1_lreorder2' pipeline 'loop2_lreorder1_lreorder2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_13_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_15_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_19_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_21_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_23_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_25_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_27_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_29_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_31_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_partition_Pipeline_loop2_lreorder1_lreorder2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.115 seconds; current allocated memory: 697.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_partition_Pipeline_writeC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_partition_Pipeline_writeC' pipeline 'writeC' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_writeC/m_axi_gmem_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_writeC/m_axi_gmem_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_writeC/m_axi_gmem_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_writeC/m_axi_gmem_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_writeC/m_axi_gmem_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_writeC/m_axi_gmem_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_writeC/m_axi_gmem_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_writeC/m_axi_gmem_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_writeC/m_axi_gmem_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_writeC/m_axi_gmem_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_writeC/m_axi_gmem_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_writeC/m_axi_gmem_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_partition_Pipeline_writeC/m_axi_gmem_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_partition_Pipeline_writeC'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.941 seconds; current allocated memory: 701.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_partition' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_partition/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_partition/in1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_partition/in2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_partition/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_partition/dim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_partition/rep_count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul_partition' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'in1', 'in2' and 'out_r' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_63ns_94_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_partition'.
INFO: [RTMG 210-278] Implementing memory 'matmul_partition_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'matmul_partition_C_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.678 seconds; current allocated memory: 706.852 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.786 seconds; current allocated memory: 712.016 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.63 seconds; current allocated memory: 718.980 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matmul_partition.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul_partition.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 32.378 seconds; peak allocated memory: 719.035 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 38s
