{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701169252721 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701169252721 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 20:00:52 2023 " "Processing started: Tue Nov 28 20:00:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701169252721 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701169252721 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off termP0 -c termP0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off termP0 -c termP0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701169252722 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701169253355 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701169253355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d2b_3bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file d2b_3bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 d2b_3bit " "Found entity 1: d2b_3bit" {  } { { "d2b_3bit.bdf" "" { Schematic "P:/Quartus_LAB/Term_P_0/d2b_3bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701169261245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701169261245 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "rand lcg.v(8) " "Verilog HDL Declaration warning at lcg.v(8): \"rand\" is SystemVerilog-2005 keyword" {  } { { "lcg.v" "" { Text "P:/Quartus_LAB/Term_P_0/lcg.v" 8 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1701169261249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcg.v 1 1 " "Found 1 design units, including 1 entities, in source file lcg.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcg " "Found entity 1: lcg" {  } { { "lcg.v" "" { Text "P:/Quartus_LAB/Term_P_0/lcg.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701169261249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701169261249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piezo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file piezo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Piezo " "Found entity 1: Piezo" {  } { { "Piezo.bdf" "" { Schematic "P:/Quartus_LAB/Term_P_0/Piezo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701169261252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701169261252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d2b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file d2b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 d2b " "Found entity 1: d2b" {  } { { "d2b.bdf" "" { Schematic "P:/Quartus_LAB/Term_P_0/d2b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701169261254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701169261254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b2seg_bus.bdf 1 1 " "Found 1 design units, including 1 entities, in source file b2seg_bus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 b2seg_bus " "Found entity 1: b2seg_bus" {  } { { "b2seg_bus.bdf" "" { Schematic "P:/Quartus_LAB/Term_P_0/b2seg_bus.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701169261257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701169261257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "termp0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file termp0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 termP0 " "Found entity 1: termP0" {  } { { "termP0.bdf" "" { Schematic "P:/Quartus_LAB/Term_P_0/termP0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701169261259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701169261259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_eight_bit_reg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file four_eight_bit_reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 four_eight_bit_reg " "Found entity 1: four_eight_bit_reg" {  } { { "four_eight_bit_reg.bdf" "" { Schematic "P:/Quartus_LAB/Term_P_0/four_eight_bit_reg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701169261262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701169261262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mx_2x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mx_2x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx_2x1 " "Found entity 1: mx_2x1" {  } { { "mx_2x1.bdf" "" { Schematic "P:/Quartus_LAB/Term_P_0/mx_2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701169261265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701169261265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_reg_ce.bdf 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_reg_ce.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_reg_ce " "Found entity 1: four_bit_reg_ce" {  } { { "four_bit_reg_ce.bdf" "" { Schematic "P:/Quartus_LAB/Term_P_0/four_bit_reg_ce.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701169261268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701169261268 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "d2b_3bit " "Elaborating entity \"d2b_3bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701169261320 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701169261826 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701169262137 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701169262137 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[3\] " "No output dependent on input pin \"b\[3\]\"" {  } { { "d2b_3bit.bdf" "" { Schematic "P:/Quartus_LAB/Term_P_0/d2b_3bit.bdf" { { 64 16 184 80 "b" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701169262192 "|d2b_3bit|b[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701169262192 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701169262192 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701169262192 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701169262192 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701169262192 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701169262227 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 28 20:01:02 2023 " "Processing ended: Tue Nov 28 20:01:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701169262227 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701169262227 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701169262227 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701169262227 ""}
