Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Aug 13 18:02:27 2025
| Host         : Jagga running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file gray_code_counter_timing_summary_routed.rpt -pb gray_code_counter_timing_summary_routed.pb -rpx gray_code_counter_timing_summary_routed.rpx -warn_on_violation
| Design       : gray_code_counter
| Device       : 7a12ti-csg325
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    9          inf        0.000                      0                    9           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 binary_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gray[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.606ns  (logic 3.222ns (57.476%)  route 2.384ns (42.524%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  binary_reg[2]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  binary_reg[2]/Q
                         net (fo=3, routed)           0.716     1.172    gray_OBUF[2]
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.124     1.296 r  gray_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.668     2.964    gray_OBUF[1]
    V9                   OBUF (Prop_obuf_I_O)         2.642     5.606 r  gray_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.606    gray[1]
    V9                                                                r  gray[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gray[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.515ns  (logic 3.330ns (60.373%)  route 2.186ns (39.627%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  binary_reg[1]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.419     0.419 r  binary_reg[1]/Q
                         net (fo=3, routed)           0.487     0.906    p_0_in
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.299     1.205 r  gray_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           1.699     2.904    gray_OBUF[0]
    U10                  OBUF (Prop_obuf_I_O)         2.612     5.515 r  gray_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.515    gray[0]
    U10                                                               r  gray[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gray[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.794ns  (logic 3.096ns (64.586%)  route 1.698ns (35.414%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  binary_reg[2]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  binary_reg[2]/Q
                         net (fo=3, routed)           1.698     2.154    gray_OBUF[2]
    U9                   OBUF (Prop_obuf_I_O)         2.640     4.794 r  gray_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.794    gray[2]
    U9                                                                r  gray[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            binary_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.003ns  (logic 0.958ns (47.859%)  route 1.044ns (52.141%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V11                  IBUF (Prop_ibuf_I_O)         0.958     0.958 f  reset_IBUF_inst/O
                         net (fo=3, routed)           1.044     2.003    reset_IBUF
    SLICE_X0Y1           FDCE                                         f  binary_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            binary_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.003ns  (logic 0.958ns (47.859%)  route 1.044ns (52.141%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V11                  IBUF (Prop_ibuf_I_O)         0.958     0.958 f  reset_IBUF_inst/O
                         net (fo=3, routed)           1.044     2.003    reset_IBUF
    SLICE_X0Y1           FDCE                                         f  binary_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            binary_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.003ns  (logic 0.958ns (47.859%)  route 1.044ns (52.141%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V11                  IBUF (Prop_ibuf_I_O)         0.958     0.958 f  reset_IBUF_inst/O
                         net (fo=3, routed)           1.044     2.003    reset_IBUF
    SLICE_X0Y1           FDCE                                         f  binary_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            binary_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.602ns  (logic 0.718ns (44.829%)  route 0.884ns (55.171%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  binary_reg[1]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.419     0.419 r  binary_reg[1]/Q
                         net (fo=3, routed)           0.487     0.906    p_0_in
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.299     1.205 r  gray_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.397     1.602    gray_OBUF[0]
    SLICE_X0Y1           FDCE                                         r  binary_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            binary_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.292ns  (logic 0.608ns (47.071%)  route 0.684ns (52.929%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  binary_reg[2]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  binary_reg[2]/Q
                         net (fo=3, routed)           0.684     1.140    gray_OBUF[2]
    SLICE_X0Y1           LUT3 (Prop_lut3_I2_O)        0.152     1.292 r  binary[2]_i_1/O
                         net (fo=1, routed)           0.000     1.292    p_0_in__0[2]
    SLICE_X0Y1           FDCE                                         r  binary_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            binary_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.101ns  (logic 0.580ns (52.694%)  route 0.521ns (47.306%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  binary_reg[0]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.456     0.456 f  binary_reg[0]/Q
                         net (fo=3, routed)           0.521     0.977    binary_reg_n_0_[0]
    SLICE_X0Y1           LUT1 (Prop_lut1_I0_O)        0.124     1.101 r  binary[0]_i_1/O
                         net (fo=1, routed)           0.000     1.101    p_0_in__0[0]
    SLICE_X0Y1           FDCE                                         r  binary_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 binary_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            binary_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.184ns (51.572%)  route 0.173ns (48.428%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  binary_reg[0]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  binary_reg[0]/Q
                         net (fo=3, routed)           0.173     0.314    binary_reg_n_0_[0]
    SLICE_X0Y1           LUT3 (Prop_lut3_I0_O)        0.043     0.357 r  binary[2]_i_1/O
                         net (fo=1, routed)           0.000     0.357    p_0_in__0[2]
    SLICE_X0Y1           FDCE                                         r  binary_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            binary_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.186ns (50.311%)  route 0.184ns (49.689%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  binary_reg[0]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.141     0.141 f  binary_reg[0]/Q
                         net (fo=3, routed)           0.184     0.325    binary_reg_n_0_[0]
    SLICE_X0Y1           LUT1 (Prop_lut1_I0_O)        0.045     0.370 r  binary[0]_i_1/O
                         net (fo=1, routed)           0.000     0.370    p_0_in__0[0]
    SLICE_X0Y1           FDCE                                         r  binary_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            binary_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.493ns  (logic 0.186ns (37.757%)  route 0.307ns (62.243%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  binary_reg[0]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  binary_reg[0]/Q
                         net (fo=3, routed)           0.173     0.314    binary_reg_n_0_[0]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.045     0.359 r  gray_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.134     0.493    gray_OBUF[0]
    SLICE_X0Y1           FDCE                                         r  binary_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            binary_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.598ns  (logic 0.187ns (31.352%)  route 0.410ns (68.648%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V11                  IBUF (Prop_ibuf_I_O)         0.187     0.187 f  reset_IBUF_inst/O
                         net (fo=3, routed)           0.410     0.598    reset_IBUF
    SLICE_X0Y1           FDCE                                         f  binary_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            binary_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.598ns  (logic 0.187ns (31.352%)  route 0.410ns (68.648%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V11                  IBUF (Prop_ibuf_I_O)         0.187     0.187 f  reset_IBUF_inst/O
                         net (fo=3, routed)           0.410     0.598    reset_IBUF
    SLICE_X0Y1           FDCE                                         f  binary_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            binary_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.598ns  (logic 0.187ns (31.352%)  route 0.410ns (68.648%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V11                  IBUF (Prop_ibuf_I_O)         0.187     0.187 f  reset_IBUF_inst/O
                         net (fo=3, routed)           0.410     0.598    reset_IBUF
    SLICE_X0Y1           FDCE                                         f  binary_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gray[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.647ns  (logic 1.298ns (78.820%)  route 0.349ns (21.180%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  binary_reg[2]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  binary_reg[2]/Q
                         net (fo=3, routed)           0.349     0.490    gray_OBUF[2]
    U9                   OBUF (Prop_obuf_I_O)         1.157     1.647 r  gray_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.647    gray[2]
    U9                                                                r  gray[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gray[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.840ns  (logic 1.315ns (71.441%)  route 0.526ns (28.559%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  binary_reg[0]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  binary_reg[0]/Q
                         net (fo=3, routed)           0.173     0.314    binary_reg_n_0_[0]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.045     0.359 r  gray_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.353     0.712    gray_OBUF[0]
    U10                  OBUF (Prop_obuf_I_O)         1.129     1.840 r  gray_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.840    gray[0]
    U10                                                               r  gray[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gray[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.879ns  (logic 1.386ns (73.742%)  route 0.493ns (26.258%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  binary_reg[1]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.128     0.128 r  binary_reg[1]/Q
                         net (fo=3, routed)           0.161     0.289    p_0_in
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.099     0.388 r  gray_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.333     0.720    gray_OBUF[1]
    V9                   OBUF (Prop_obuf_I_O)         1.159     1.879 r  gray_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.879    gray[1]
    V9                                                                r  gray[1] (OUT)
  -------------------------------------------------------------------    -------------------





