*~
*.swp
*.raw2
*txn.raw
out.txt
verif/sim
!verif/sim/Makefile
!verif/sim/check*.pl
vmod/dw_components/
.nvprojectname