// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "05/11/2022 19:54:44"

// 
// Device: Altera EP4CE30F23I7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module mips_top (
	clk_i_top,
	rst_i_top,
	ALUResult_o_top);
input 	clk_i_top;
input 	rst_i_top;
output 	[31:0] ALUResult_o_top;

// Design Ports Information
// ALUResult_o_top[0]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult_o_top[1]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult_o_top[2]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult_o_top[3]	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult_o_top[4]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult_o_top[5]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult_o_top[6]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult_o_top[7]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult_o_top[8]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult_o_top[9]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult_o_top[10]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult_o_top[11]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult_o_top[12]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult_o_top[13]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult_o_top[14]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult_o_top[15]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult_o_top[16]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult_o_top[17]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult_o_top[18]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult_o_top[19]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult_o_top[20]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult_o_top[21]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult_o_top[22]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult_o_top[23]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult_o_top[24]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult_o_top[25]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult_o_top[26]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult_o_top[27]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult_o_top[28]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult_o_top[29]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult_o_top[30]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult_o_top[31]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_i_top	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_i_top	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("mips_top_min_1200mv_-40c_v_fast.sdo");
// synopsys translate_on

wire \ALUResult_o_top[0]~output_o ;
wire \ALUResult_o_top[1]~output_o ;
wire \ALUResult_o_top[2]~output_o ;
wire \ALUResult_o_top[3]~output_o ;
wire \ALUResult_o_top[4]~output_o ;
wire \ALUResult_o_top[5]~output_o ;
wire \ALUResult_o_top[6]~output_o ;
wire \ALUResult_o_top[7]~output_o ;
wire \ALUResult_o_top[8]~output_o ;
wire \ALUResult_o_top[9]~output_o ;
wire \ALUResult_o_top[10]~output_o ;
wire \ALUResult_o_top[11]~output_o ;
wire \ALUResult_o_top[12]~output_o ;
wire \ALUResult_o_top[13]~output_o ;
wire \ALUResult_o_top[14]~output_o ;
wire \ALUResult_o_top[15]~output_o ;
wire \ALUResult_o_top[16]~output_o ;
wire \ALUResult_o_top[17]~output_o ;
wire \ALUResult_o_top[18]~output_o ;
wire \ALUResult_o_top[19]~output_o ;
wire \ALUResult_o_top[20]~output_o ;
wire \ALUResult_o_top[21]~output_o ;
wire \ALUResult_o_top[22]~output_o ;
wire \ALUResult_o_top[23]~output_o ;
wire \ALUResult_o_top[24]~output_o ;
wire \ALUResult_o_top[25]~output_o ;
wire \ALUResult_o_top[26]~output_o ;
wire \ALUResult_o_top[27]~output_o ;
wire \ALUResult_o_top[28]~output_o ;
wire \ALUResult_o_top[29]~output_o ;
wire \ALUResult_o_top[30]~output_o ;
wire \ALUResult_o_top[31]~output_o ;
wire \clk_i_top~input_o ;
wire \clk_i_top~inputclkctrl_outclk ;
wire \rst_i_top~input_o ;
wire \inst_instr_memory|Add1~0_combout ;
wire \inst_ProgramCounter|addr_out[0]~feeder_combout ;
wire \inst_controlUnit|state~29_combout ;
wire \inst_controlUnit|state.STATE2~q ;
wire \inst_controlUnit|state~19_combout ;
wire \inst_controlUnit|state.STATE3~q ;
wire \inst_controlUnit|state.STATE1~clkctrl_outclk ;
wire \inst_instr_reg|instr_data[2][0]~combout ;
wire \inst_instr_reg|instr_o[16]~18_combout ;
wire \inst_instr_reg|instr_data[3][4]~combout ;
wire \inst_controlUnit|state~20_combout ;
wire \inst_controlUnit|state.STATE2~clkctrl_outclk ;
wire \inst_instr_reg|instr_data[1][4]~combout ;
wire \inst_instr_reg|instr_o[12]~8_combout ;
wire \inst_instr_reg|instr_data[1][5]~combout ;
wire \inst_instr_reg|instr_o[13]~7_combout ;
wire \inst_instr_reg|instr_data[2][2]~combout ;
wire \inst_instr_reg|instr_o[18]~20_combout ;
wire \inst_mult_2to1_3|res_o[2]~2_combout ;
wire \inst_instr_reg|instr_data[1][6]~combout ;
wire \inst_instr_reg|instr_o[14]~6_combout ;
wire \inst_instr_reg|instr_data[2][3]~combout ;
wire \inst_instr_reg|instr_o[19]~21_combout ;
wire \inst_mult_2to1_3|res_o[3]~3_combout ;
wire \inst_instr_reg|instr_data[2][4]~combout ;
wire \inst_instr_reg|instr_o[20]~22_combout ;
wire \inst_instr_reg|instr_o[4]~1_combout ;
wire \inst_controlUnit|state.STATE3~clkctrl_outclk ;
wire \inst_instr_reg|instr_data[0][5]~combout ;
wire \inst_instr_reg|instr_o[5]~0_combout ;
wire \inst_ALUControl|Mux0~1_combout ;
wire \inst_instr_reg|instr_data[0][1]~combout ;
wire \inst_instr_reg|instr_o[1]~3_combout ;
wire \inst_instr_reg|instr_data[0][2]~combout ;
wire \inst_instr_reg|instr_o[2]~2_combout ;
wire \inst_ALUControl|aluControl_o[1]~2_combout ;
wire \inst_alu|Add0~27_combout ;
wire \inst_controlUnit|state~22_combout ;
wire \inst_controlUnit|state.BRANCH_COMPLETION~q ;
wire \inst_controlUnit|WideOr0~0_combout ;
wire \inst_instr_reg|instr_data[0][7]~combout ;
wire \inst_instr_reg|instr_o[7]~13_combout ;
wire \inst_mult_2to1_2|res_o[1]~30_combout ;
wire \inst_controlUnit|WideOr10~combout ;
wire \inst_ProgramCounter|addr_out[2]~2_combout ;
wire \inst_ProgramCounter|addr_out[0]~32_combout ;
wire \inst_instr_reg|instr_data[2][5]~combout ;
wire \inst_instr_reg|instr_o[21]~23_combout ;
wire \inst_instr_reg|instr_data[2][6]~combout ;
wire \inst_instr_reg|instr_o[22]~24_combout ;
wire \inst_instr_reg|instr_data[2][7]~combout ;
wire \inst_instr_reg|instr_o[23]~25_combout ;
wire \inst_instr_reg|instr_data[3][0]~combout ;
wire \inst_instr_reg|instr_o[24]~26_combout ;
wire \inst_instr_reg|instr_data[3][1]~combout ;
wire \inst_instr_reg|instr_o[25]~27_combout ;
wire \inst_ProgramCounter|addr_out[3]~3_combout ;
wire \inst_ProgramCounter|addr_out[4]~4_combout ;
wire \inst_instr_reg|instr_data[0][6]~combout ;
wire \inst_instr_reg|instr_o[6]~14_combout ;
wire \inst_ProgramCounter|addr_out[6]~6_combout ;
wire \inst_mult_2to1_2|res_o[7]~24_combout ;
wire \inst_instr_reg|instr_data[1][0]~combout ;
wire \inst_instr_reg|instr_o[8]~12_combout ;
wire \inst_instr_reg|instr_data[1][1]~combout ;
wire \inst_instr_reg|instr_o[9]~11_combout ;
wire \inst_instr_reg|instr_data[1][2]~combout ;
wire \inst_instr_reg|instr_o[10]~10_combout ;
wire \inst_ProgramCounter|addr_out[10]~10_combout ;
wire \inst_ProgramCounter|addr_out[13]~13_combout ;
wire \inst_instr_reg|instr_data[1][3]~combout ;
wire \inst_instr_reg|instr_o[11]~9_combout ;
wire \inst_ProgramCounter|addr_out[15]~15_combout ;
wire \inst_ProgramCounter|addr_out[16]~16_combout ;
wire \inst_mult_4to1|Mux13~2_combout ;
wire \inst_ProgramCounter|addr_out[18]~feeder_combout ;
wire \inst_ProgramCounter|addr_out[23]~feeder_combout ;
wire \inst_mult_4to1|Mux6~2_combout ;
wire \inst_ProgramCounter|addr_out[26]~feeder_combout ;
wire \inst_instr_reg|instr_o[27]~30_combout ;
wire \inst_ProgramCounter|addr_out[27]~feeder_combout ;
wire \inst_mult_4to1|Mux3~2_combout ;
wire \inst_ProgramCounter|addr_out[28]~feeder_combout ;
wire \inst_instr_reg|instr_data[3][7]~combout ;
wire \inst_instr_reg|instr_o[31]~17_combout ;
wire \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a31 ;
wire \inst_mult_4to1|Mux0~2_combout ;
wire \inst_ProgramCounter|addr_out[31]~feeder_combout ;
wire \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a31 ;
wire \inst_mult_2to1_1|res_o[31]~0_combout ;
wire \inst_alu|Mux0~0_combout ;
wire \inst_ALUControl|Mux0~2_combout ;
wire \inst_alu|Add0~9_combout ;
wire \inst_alu|Add0~181_combout ;
wire \inst_mult_4to1|Mux1~2_combout ;
wire \inst_alu|Add0~176_combout ;
wire \inst_alu|Add0~171_combout ;
wire \inst_ProgramCounter|addr_out[29]~feeder_combout ;
wire \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a29 ;
wire \inst_mult_2to1_1|res_o[29]~2_combout ;
wire \inst_alu|Add0~166_combout ;
wire \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a27 ;
wire \inst_mult_4to1|Mux4~2_combout ;
wire \inst_alu|Add0~162_combout ;
wire \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a26 ;
wire \inst_mult_4to1|Mux5~2_combout ;
wire \inst_alu|Add0~158_combout ;
wire \inst_alu|Add0~153_combout ;
wire \inst_ProgramCounter|addr_out[24]~feeder_combout ;
wire \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a24 ;
wire \inst_mult_2to1_1|res_o[24]~7_combout ;
wire \inst_alu|Add0~147_combout ;
wire \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a23 ;
wire \inst_mult_4to1|Mux8~2_combout ;
wire \inst_alu|Add0~142_combout ;
wire \inst_ProgramCounter|addr_out[22]~feeder_combout ;
wire \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a22 ;
wire \inst_mult_2to1_1|res_o[22]~9_combout ;
wire \inst_alu|Add0~137_combout ;
wire \inst_alu|Add0~133_combout ;
wire \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a21 ;
wire \inst_ProgramCounter|addr_out[21]~feeder_combout ;
wire \inst_mult_2to1_1|res_o[21]~10_combout ;
wire \inst_ProgramCounter|addr_out[20]~feeder_combout ;
wire \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a20 ;
wire \inst_mult_2to1_1|res_o[20]~11_combout ;
wire \inst_alu|Add0~128_combout ;
wire \inst_alu|Add0~124_combout ;
wire \inst_ProgramCounter|addr_out[19]~feeder_combout ;
wire \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a19 ;
wire \inst_mult_2to1_1|res_o[19]~12_combout ;
wire \inst_alu|Add0~120_combout ;
wire \inst_alu|Add0~114_combout ;
wire \inst_ProgramCounter|addr_out[17]~17_combout ;
wire \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a17 ;
wire \inst_mult_2to1_1|res_o[17]~14_combout ;
wire \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a16 ;
wire \inst_mult_4to1|Mux15~0_combout ;
wire \inst_alu|Add0~108_combout ;
wire \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a15 ;
wire \inst_mult_4to1|Mux16~0_combout ;
wire \inst_mult_4to1|Mux16~1_combout ;
wire \inst_alu|Add0~102_combout ;
wire \inst_ProgramCounter|addr_out[14]~14_combout ;
wire \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a14 ;
wire \inst_mult_2to1_1|res_o[14]~17_combout ;
wire \inst_alu|Add0~96_combout ;
wire \inst_mult_4to1|Mux18~0_combout ;
wire \inst_mult_4to1|Mux18~1_combout ;
wire \inst_alu|Add0~90_combout ;
wire \inst_alu|Add0~84_combout ;
wire \inst_ProgramCounter|addr_out[12]~12_combout ;
wire \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a12 ;
wire \inst_mult_2to1_1|res_o[12]~19_combout ;
wire \inst_ProgramCounter|addr_out[11]~11_combout ;
wire \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a11 ;
wire \inst_mult_2to1_1|res_o[11]~20_combout ;
wire \inst_alu|Add0~78_combout ;
wire \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a10 ;
wire \inst_mult_4to1|Mux21~0_combout ;
wire \inst_mult_4to1|Mux21~1_combout ;
wire \inst_alu|Add0~72_combout ;
wire \inst_ProgramCounter|addr_out[9]~9_combout ;
wire \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a9 ;
wire \inst_mult_2to1_1|res_o[9]~22_combout ;
wire \inst_alu|Add0~66_combout ;
wire \inst_ProgramCounter|addr_out[8]~8_combout ;
wire \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a8 ;
wire \inst_mult_2to1_1|res_o[8]~23_combout ;
wire \inst_alu|Add0~60_combout ;
wire \inst_ProgramCounter|addr_out[7]~7_combout ;
wire \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a7 ;
wire \inst_mult_2to1_1|res_o[7]~24_combout ;
wire \inst_alu|Add0~54_combout ;
wire \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a6 ;
wire \inst_mult_4to1|Mux25~0_combout ;
wire \inst_mult_4to1|Mux25~1_combout ;
wire \inst_alu|Add0~48_combout ;
wire \inst_alu|Add0~42_combout ;
wire \inst_ProgramCounter|addr_out[5]~5_combout ;
wire \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a5 ;
wire \inst_mult_2to1_1|res_o[5]~26_combout ;
wire \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a4 ;
wire \inst_mult_4to1|Mux27~0_combout ;
wire \inst_mult_4to1|Mux27~1_combout ;
wire \inst_alu|Add0~36_combout ;
wire \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a3 ;
wire \inst_mult_4to1|Mux28~0_combout ;
wire \inst_mult_4to1|Mux28~1_combout ;
wire \inst_alu|Add0~30_combout ;
wire \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a2 ;
wire \inst_mult_4to1|Mux29~0_combout ;
wire \inst_mult_4to1|Mux29~1_combout ;
wire \inst_alu|Add0~23_combout ;
wire \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a1 ;
wire \inst_mult_4to1|Mux30~0_combout ;
wire \inst_alu|Add0~17_combout ;
wire \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a1 ;
wire \inst_mult_2to1_1|res_o[1]~30_combout ;
wire \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \inst_mult_4to1|Mux31~0_combout ;
wire \inst_alu|Add0~11_combout ;
wire \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \inst_mult_2to1_1|res_o[0]~31_combout ;
wire \inst_alu|Add0~13_cout ;
wire \inst_alu|Add0~15 ;
wire \inst_alu|Add0~19 ;
wire \inst_alu|Add0~25 ;
wire \inst_alu|Add0~32 ;
wire \inst_alu|Add0~38 ;
wire \inst_alu|Add0~44 ;
wire \inst_alu|Add0~50 ;
wire \inst_alu|Add0~56 ;
wire \inst_alu|Add0~62 ;
wire \inst_alu|Add0~68 ;
wire \inst_alu|Add0~74 ;
wire \inst_alu|Add0~80 ;
wire \inst_alu|Add0~86 ;
wire \inst_alu|Add0~92 ;
wire \inst_alu|Add0~98 ;
wire \inst_alu|Add0~104 ;
wire \inst_alu|Add0~110 ;
wire \inst_alu|Add0~116 ;
wire \inst_alu|Add0~122 ;
wire \inst_alu|Add0~126 ;
wire \inst_alu|Add0~130 ;
wire \inst_alu|Add0~135 ;
wire \inst_alu|Add0~139 ;
wire \inst_alu|Add0~144 ;
wire \inst_alu|Add0~149 ;
wire \inst_alu|Add0~155 ;
wire \inst_alu|Add0~160 ;
wire \inst_alu|Add0~164 ;
wire \inst_alu|Add0~168 ;
wire \inst_alu|Add0~173 ;
wire \inst_alu|Add0~178 ;
wire \inst_alu|Add0~182_combout ;
wire \inst_alu|Add0~180_combout ;
wire \inst_alu|Add0~184_combout ;
wire \inst_ProgramCounter|addr_out[31]~31_combout ;
wire \inst_mult_2to1_2|res_o[31]~0_combout ;
wire \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a30 ;
wire \inst_ProgramCounter|addr_out[30]~feeder_combout ;
wire \inst_mult_2to1_1|res_o[30]~1_combout ;
wire \inst_alu|Mux1~0_combout ;
wire \inst_alu|Add0~188_combout ;
wire \inst_alu|Add0~177_combout ;
wire \inst_alu|Add0~179_combout ;
wire \inst_ProgramCounter|addr_out[30]~30_combout ;
wire \inst_mult_2to1_2|res_o[30]~1_combout ;
wire \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a29 ;
wire \inst_mult_4to1|Mux2~2_combout ;
wire \inst_alu|Mux2~0_combout ;
wire \inst_alu|Add0~172_combout ;
wire \inst_alu|Add0~174_combout ;
wire \inst_alu|Add0~175_combout ;
wire \inst_ProgramCounter|addr_out[29]~29_combout ;
wire \inst_instr_reg|instr_o[29]~28_combout ;
wire \inst_mult_2to1_2|res_o[29]~2_combout ;
wire \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a28 ;
wire \inst_mult_2to1_1|res_o[28]~3_combout ;
wire \inst_alu|Mux3~0_combout ;
wire \inst_alu|Add0~167_combout ;
wire \inst_alu|Add0~169_combout ;
wire \inst_alu|Add0~170_combout ;
wire \inst_ProgramCounter|addr_out[28]~28_combout ;
wire \inst_instr_reg|instr_o[28]~32_combout ;
wire \inst_mult_2to1_2|res_o[28]~3_combout ;
wire \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a27 ;
wire \inst_mult_2to1_1|res_o[27]~4_combout ;
wire \inst_alu|Mux4~0_combout ;
wire \inst_alu|Add0~187_combout ;
wire \inst_alu|Add0~163_combout ;
wire \inst_alu|Add0~165_combout ;
wire \inst_ProgramCounter|addr_out[27]~27_combout ;
wire \ALUOut[27]~feeder_combout ;
wire \inst_mult_2to1_2|res_o[27]~4_combout ;
wire \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a26 ;
wire \inst_mult_2to1_1|res_o[26]~5_combout ;
wire \inst_alu|Mux5~0_combout ;
wire \inst_alu|Add0~157_combout ;
wire \inst_alu|Add0~159_combout ;
wire \inst_alu|Add0~161_combout ;
wire \inst_ProgramCounter|addr_out[26]~26_combout ;
wire \inst_instr_reg|instr_o[26]~29_combout ;
wire \inst_mult_2to1_2|res_o[26]~5_combout ;
wire \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a25 ;
wire \inst_ProgramCounter|addr_out[25]~feeder_combout ;
wire \inst_mult_2to1_1|res_o[25]~6_combout ;
wire \inst_alu|Mux6~0_combout ;
wire \inst_alu|Add0~152_combout ;
wire \inst_alu|Add0~154_combout ;
wire \inst_alu|Add0~156_combout ;
wire \inst_ProgramCounter|addr_out[25]~25_combout ;
wire \ALUOut[25]~feeder_combout ;
wire \inst_mult_2to1_2|res_o[25]~6_combout ;
wire \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a24 ;
wire \inst_mult_4to1|Mux7~2_combout ;
wire \inst_alu|Mux7~0_combout ;
wire \inst_alu|Add0~148_combout ;
wire \inst_alu|Add0~150_combout ;
wire \inst_alu|Add0~151_combout ;
wire \inst_ProgramCounter|addr_out[24]~24_combout ;
wire \inst_mult_2to1_2|res_o[24]~7_combout ;
wire \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a23 ;
wire \inst_mult_2to1_1|res_o[23]~8_combout ;
wire \inst_alu|Mux8~0_combout ;
wire \inst_alu|Add0~143_combout ;
wire \inst_alu|Add0~145_combout ;
wire \inst_alu|Add0~146_combout ;
wire \inst_ProgramCounter|addr_out[23]~23_combout ;
wire \inst_mult_2to1_2|res_o[23]~8_combout ;
wire \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a22 ;
wire \inst_mult_4to1|Mux9~2_combout ;
wire \inst_alu|Mux9~0_combout ;
wire \inst_alu|Add0~138_combout ;
wire \inst_alu|Add0~140_combout ;
wire \inst_alu|Add0~141_combout ;
wire \inst_ProgramCounter|addr_out[22]~22_combout ;
wire \ALUOut[22]~feeder_combout ;
wire \inst_mult_2to1_2|res_o[22]~9_combout ;
wire \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a21 ;
wire \inst_mult_4to1|Mux10~2_combout ;
wire \inst_alu|Mux10~0_combout ;
wire \inst_alu|Add0~186_combout ;
wire \inst_alu|Add0~134_combout ;
wire \inst_alu|Add0~136_combout ;
wire \inst_ProgramCounter|addr_out[21]~21_combout ;
wire \ALUOut[21]~feeder_combout ;
wire \inst_mult_2to1_2|res_o[21]~10_combout ;
wire \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a20 ;
wire \inst_mult_4to1|Mux11~2_combout ;
wire \inst_alu|Mux11~0_combout ;
wire \inst_alu|Add0~129_combout ;
wire \inst_alu|Add0~131_combout ;
wire \inst_alu|Add0~132_combout ;
wire \inst_ProgramCounter|addr_out[20]~20_combout ;
wire \ALUOut[20]~feeder_combout ;
wire \inst_mult_2to1_2|res_o[20]~11_combout ;
wire \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a19 ;
wire \inst_mult_4to1|Mux12~2_combout ;
wire \inst_alu|Mux12~0_combout ;
wire \inst_alu|Add0~185_combout ;
wire \inst_alu|Add0~125_combout ;
wire \inst_alu|Add0~127_combout ;
wire \inst_ProgramCounter|addr_out[19]~19_combout ;
wire \inst_mult_2to1_2|res_o[19]~12_combout ;
wire \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a18 ;
wire \inst_mult_2to1_1|res_o[18]~13_combout ;
wire \inst_alu|Mux13~0_combout ;
wire \inst_alu|Add0~119_combout ;
wire \inst_alu|Add0~121_combout ;
wire \inst_alu|Add0~123_combout ;
wire \inst_ProgramCounter|addr_out[18]~18_combout ;
wire \ALUOut[18]~feeder_combout ;
wire \inst_mult_2to1_2|res_o[18]~13_combout ;
wire \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a17 ;
wire \inst_mult_4to1|Mux14~0_combout ;
wire \inst_alu|Add0~115_combout ;
wire \inst_alu|Add0~113_combout ;
wire \inst_alu|Add0~117_combout ;
wire \inst_alu|Add0~118_combout ;
wire \inst_mult_2to1_2|res_o[17]~14_combout ;
wire \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a16 ;
wire \inst_mult_2to1_1|res_o[16]~15_combout ;
wire \inst_alu|Add0~107_combout ;
wire \inst_alu|Add0~109_combout ;
wire \inst_alu|Add0~111_combout ;
wire \inst_alu|Add0~112_combout ;
wire \inst_mult_2to1_2|res_o[16]~15_combout ;
wire \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a15 ;
wire \inst_mult_2to1_1|res_o[15]~16_combout ;
wire \inst_alu|Add0~101_combout ;
wire \inst_alu|Add0~103_combout ;
wire \inst_alu|Add0~105_combout ;
wire \inst_alu|Add0~106_combout ;
wire \inst_mult_2to1_2|res_o[15]~16_combout ;
wire \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a14 ;
wire \inst_mult_4to1|Mux17~0_combout ;
wire \inst_mult_4to1|Mux17~1_combout ;
wire \inst_alu|Add0~95_combout ;
wire \inst_alu|Add0~97_combout ;
wire \inst_alu|Add0~99_combout ;
wire \inst_alu|Add0~100_combout ;
wire \inst_mult_2to1_2|res_o[14]~17_combout ;
wire \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a13 ;
wire \inst_mult_2to1_1|res_o[13]~18_combout ;
wire \inst_alu|Add0~91_combout ;
wire \inst_alu|Add0~89_combout ;
wire \inst_alu|Add0~93_combout ;
wire \inst_alu|Add0~94_combout ;
wire \inst_mult_2to1_2|res_o[13]~18_combout ;
wire \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a12 ;
wire \inst_mult_4to1|Mux19~0_combout ;
wire \inst_mult_4to1|Mux19~1_combout ;
wire \inst_alu|Add0~85_combout ;
wire \inst_alu|Add0~83_combout ;
wire \inst_alu|Add0~87_combout ;
wire \inst_alu|Add0~88_combout ;
wire \inst_mult_2to1_2|res_o[12]~19_combout ;
wire \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a11 ;
wire \inst_mult_4to1|Mux20~0_combout ;
wire \inst_mult_4to1|Mux20~1_combout ;
wire \inst_alu|Add0~79_combout ;
wire \inst_alu|Add0~77_combout ;
wire \inst_alu|Add0~81_combout ;
wire \inst_alu|Add0~82_combout ;
wire \inst_mult_2to1_2|res_o[11]~20_combout ;
wire \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a10 ;
wire \inst_mult_2to1_1|res_o[10]~21_combout ;
wire \inst_alu|Add0~73_combout ;
wire \inst_alu|Add0~71_combout ;
wire \inst_alu|Add0~75_combout ;
wire \inst_alu|Add0~76_combout ;
wire \inst_mult_2to1_2|res_o[10]~21_combout ;
wire \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a9 ;
wire \inst_mult_4to1|Mux22~0_combout ;
wire \inst_mult_4to1|Mux22~1_combout ;
wire \inst_alu|Add0~65_combout ;
wire \inst_alu|Add0~67_combout ;
wire \inst_alu|Add0~69_combout ;
wire \inst_alu|Add0~70_combout ;
wire \ALUOut[9]~feeder_combout ;
wire \inst_mult_2to1_2|res_o[9]~22_combout ;
wire \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a8 ;
wire \inst_mult_4to1|Mux23~0_combout ;
wire \inst_mult_4to1|Mux23~1_combout ;
wire \inst_alu|Add0~59_combout ;
wire \inst_alu|Add0~61_combout ;
wire \inst_alu|Add0~63_combout ;
wire \inst_alu|Add0~64_combout ;
wire \inst_mult_2to1_2|res_o[8]~23_combout ;
wire \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a6 ;
wire \inst_mult_2to1_1|res_o[6]~25_combout ;
wire \inst_alu|Add0~47_combout ;
wire \inst_alu|Add0~49_combout ;
wire \inst_alu|Add0~51_combout ;
wire \inst_alu|Add0~52_combout ;
wire \inst_mult_2to1_2|res_o[6]~25_combout ;
wire \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a5 ;
wire \inst_mult_4to1|Mux26~0_combout ;
wire \inst_mult_4to1|Mux26~1_combout ;
wire \inst_alu|Add0~41_combout ;
wire \inst_alu|Add0~43_combout ;
wire \inst_alu|Add0~45_combout ;
wire \inst_alu|Add0~46_combout ;
wire \inst_mult_2to1_2|res_o[5]~26_combout ;
wire \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a4 ;
wire \inst_mult_2to1_1|res_o[4]~27_combout ;
wire \inst_alu|Add0~35_combout ;
wire \inst_alu|Add0~37_combout ;
wire \inst_alu|Add0~39_combout ;
wire \inst_alu|Add0~40_combout ;
wire \inst_mult_2to1_2|res_o[4]~27_combout ;
wire \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a3 ;
wire \inst_mult_2to1_1|res_o[3]~28_combout ;
wire \inst_alu|Add0~29_combout ;
wire \inst_alu|Add0~31_combout ;
wire \inst_alu|Add0~33_combout ;
wire \inst_alu|Add0~34_combout ;
wire \inst_mult_2to1_2|res_o[3]~28_combout ;
wire \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a2 ;
wire \inst_mult_2to1_1|res_o[2]~29_combout ;
wire \inst_alu|Add0~22_combout ;
wire \inst_alu|Add0~24_combout ;
wire \inst_alu|Add0~26_combout ;
wire \inst_alu|Add0~28_combout ;
wire \ALUOut[2]~feeder_combout ;
wire \inst_mult_2to1_2|res_o[2]~29_combout ;
wire \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a7 ;
wire \inst_mult_4to1|Mux24~0_combout ;
wire \inst_mult_4to1|Mux24~1_combout ;
wire \inst_alu|Add0~53_combout ;
wire \inst_alu|Add0~55_combout ;
wire \inst_alu|Add0~57_combout ;
wire \inst_alu|Add0~58_combout ;
wire \inst_controlUnit|Equal3~0_combout ;
wire \inst_controlUnit|Equal3~1_combout ;
wire \inst_controlUnit|state~31_combout ;
wire \inst_controlUnit|state.MEM_ACCESS_SW~q ;
wire \inst_mult_2to1_4|res_o[7]~7_combout ;
wire \inst_mult_2to1_4|res_o[6]~6_combout ;
wire \inst_mult_2to1_4|res_o[5]~5_combout ;
wire \inst_mult_2to1_4|res_o[4]~4_combout ;
wire \inst_mult_2to1_4|res_o[3]~3_combout ;
wire \inst_mult_2to1_4|res_o[2]~2_combout ;
wire \inst_instr_memory|Add2~1 ;
wire \inst_instr_memory|Add2~3 ;
wire \inst_instr_memory|Add2~5 ;
wire \inst_instr_memory|Add2~7 ;
wire \inst_instr_memory|Add2~9 ;
wire \inst_instr_memory|Add2~11 ;
wire \inst_instr_memory|Add2~13 ;
wire \inst_instr_memory|Add2~14_combout ;
wire \inst_mult_2to1_4|res_o[9]~9_combout ;
wire \inst_mult_2to1_4|res_o[8]~8_combout ;
wire \inst_instr_memory|Add2~15 ;
wire \inst_instr_memory|Add2~17 ;
wire \inst_instr_memory|Add2~18_combout ;
wire \inst_instr_memory|Add2~12_combout ;
wire \inst_instr_memory|Add2~16_combout ;
wire \inst_instr_memory|LessThan3~1_combout ;
wire \inst_instr_memory|Add2~10_combout ;
wire \inst_instr_memory|Add2~4_combout ;
wire \inst_instr_memory|Add2~6_combout ;
wire \inst_instr_memory|Add2~8_combout ;
wire \inst_instr_memory|LessThan3~0_combout ;
wire \inst_mult_2to1_4|res_o[10]~10_combout ;
wire \inst_instr_memory|Add2~19 ;
wire \inst_instr_memory|Add2~20_combout ;
wire \inst_mult_2to1_4|res_o[11]~11_combout ;
wire \inst_instr_memory|Add2~21 ;
wire \inst_instr_memory|Add2~22_combout ;
wire \inst_mult_2to1_4|res_o[12]~12_combout ;
wire \inst_instr_memory|Add2~23 ;
wire \inst_instr_memory|Add2~24_combout ;
wire \inst_mult_2to1_4|res_o[13]~13_combout ;
wire \inst_instr_memory|Add2~25 ;
wire \inst_instr_memory|Add2~26_combout ;
wire \inst_instr_memory|LessThan3~2_combout ;
wire \inst_mult_2to1_4|res_o[16]~16_combout ;
wire \inst_mult_2to1_4|res_o[15]~15_combout ;
wire \inst_mult_2to1_4|res_o[14]~14_combout ;
wire \inst_instr_memory|Add2~27 ;
wire \inst_instr_memory|Add2~29 ;
wire \inst_instr_memory|Add2~31 ;
wire \inst_instr_memory|Add2~32_combout ;
wire \inst_mult_2to1_4|res_o[17]~17_combout ;
wire \inst_instr_memory|Add2~33 ;
wire \inst_instr_memory|Add2~34_combout ;
wire \inst_instr_memory|Add2~30_combout ;
wire \inst_instr_memory|Add2~28_combout ;
wire \inst_instr_memory|LessThan3~3_combout ;
wire \inst_instr_memory|LessThan3~4_combout ;
wire \inst_instr_memory|Add2~2_combout ;
wire \inst_instr_memory|Add2~0_combout ;
wire \inst_instr_memory|mem~4_combout ;
wire \inst_mult_2to1_4|res_o[29]~19_combout ;
wire \inst_mult_2to1_4|res_o[28]~20_combout ;
wire \inst_mult_2to1_4|res_o[27]~21_combout ;
wire \inst_mult_2to1_4|res_o[26]~22_combout ;
wire \inst_mult_2to1_4|res_o[25]~23_combout ;
wire \inst_mult_2to1_4|res_o[24]~24_combout ;
wire \inst_mult_2to1_4|res_o[23]~25_combout ;
wire \inst_mult_2to1_4|res_o[22]~26_combout ;
wire \inst_mult_2to1_4|res_o[21]~27_combout ;
wire \inst_mult_2to1_4|res_o[20]~28_combout ;
wire \inst_mult_2to1_4|res_o[19]~29_combout ;
wire \inst_mult_2to1_4|res_o[18]~30_combout ;
wire \inst_instr_memory|Add2~35 ;
wire \inst_instr_memory|Add2~37 ;
wire \inst_instr_memory|Add2~39 ;
wire \inst_instr_memory|Add2~41 ;
wire \inst_instr_memory|Add2~43 ;
wire \inst_instr_memory|Add2~45 ;
wire \inst_instr_memory|Add2~47 ;
wire \inst_instr_memory|Add2~49 ;
wire \inst_instr_memory|Add2~51 ;
wire \inst_instr_memory|Add2~53 ;
wire \inst_instr_memory|Add2~55 ;
wire \inst_instr_memory|Add2~57 ;
wire \inst_instr_memory|Add2~58_combout ;
wire \inst_mult_2to1_4|res_o[30]~18_combout ;
wire \inst_instr_memory|Add2~59 ;
wire \inst_instr_memory|Add2~60_combout ;
wire \inst_mult_2to1_4|res_o[31]~31_combout ;
wire \inst_instr_memory|Add2~61 ;
wire \inst_instr_memory|Add2~62_combout ;
wire \inst_instr_memory|Add2~56_combout ;
wire \inst_instr_memory|Add2~52_combout ;
wire \inst_instr_memory|Add2~50_combout ;
wire \inst_instr_memory|Add2~46_combout ;
wire \inst_instr_memory|Add2~48_combout ;
wire \inst_instr_memory|Add2~44_combout ;
wire \inst_instr_memory|Add2~38_combout ;
wire \inst_instr_memory|Add2~42_combout ;
wire \inst_instr_memory|Add2~40_combout ;
wire \inst_instr_memory|Add2~36_combout ;
wire \inst_instr_memory|LessThan3~5_combout ;
wire \inst_instr_memory|LessThan3~6_combout ;
wire \inst_instr_memory|Add2~54_combout ;
wire \inst_instr_memory|LessThan3~7_combout ;
wire \inst_instr_memory|LessThan3~8_combout ;
wire \inst_instr_memory|LessThan3~9_combout ;
wire \inst_instr_memory|Add1~1 ;
wire \inst_instr_memory|Add1~3 ;
wire \inst_instr_memory|Add1~4_combout ;
wire \inst_instr_memory|Add1~5 ;
wire \inst_instr_memory|Add1~7 ;
wire \inst_instr_memory|Add1~8_combout ;
wire \inst_instr_memory|Add1~6_combout ;
wire \inst_instr_memory|Add1~2_combout ;
wire \inst_instr_memory|LessThan2~0_combout ;
wire \inst_instr_memory|Add1~9 ;
wire \inst_instr_memory|Add1~11 ;
wire \inst_instr_memory|Add1~13 ;
wire \inst_instr_memory|Add1~15 ;
wire \inst_instr_memory|Add1~16_combout ;
wire \inst_instr_memory|Add1~10_combout ;
wire \inst_instr_memory|Add1~12_combout ;
wire \inst_instr_memory|Add1~14_combout ;
wire \inst_instr_memory|LessThan2~1_combout ;
wire \inst_instr_memory|Add1~17 ;
wire \inst_instr_memory|Add1~19 ;
wire \inst_instr_memory|Add1~21 ;
wire \inst_instr_memory|Add1~23 ;
wire \inst_instr_memory|Add1~24_combout ;
wire \inst_instr_memory|Add1~22_combout ;
wire \inst_instr_memory|Add1~20_combout ;
wire \inst_instr_memory|Add1~18_combout ;
wire \inst_instr_memory|LessThan2~2_combout ;
wire \inst_instr_memory|Add1~25 ;
wire \inst_instr_memory|Add1~27 ;
wire \inst_instr_memory|Add1~28_combout ;
wire \inst_instr_memory|Add1~26_combout ;
wire \inst_instr_memory|Add1~29 ;
wire \inst_instr_memory|Add1~31 ;
wire \inst_instr_memory|Add1~32_combout ;
wire \inst_instr_memory|Add1~30_combout ;
wire \inst_instr_memory|LessThan2~3_combout ;
wire \inst_instr_memory|LessThan2~4_combout ;
wire \inst_instr_memory|Add1~33 ;
wire \inst_instr_memory|Add1~35 ;
wire \inst_instr_memory|Add1~37 ;
wire \inst_instr_memory|Add1~39 ;
wire \inst_instr_memory|Add1~41 ;
wire \inst_instr_memory|Add1~43 ;
wire \inst_instr_memory|Add1~45 ;
wire \inst_instr_memory|Add1~47 ;
wire \inst_instr_memory|Add1~49 ;
wire \inst_instr_memory|Add1~51 ;
wire \inst_instr_memory|Add1~53 ;
wire \inst_instr_memory|Add1~55 ;
wire \inst_instr_memory|Add1~56_combout ;
wire \inst_instr_memory|Add1~54_combout ;
wire \inst_instr_memory|LessThan2~8_combout ;
wire \inst_instr_memory|Add1~57 ;
wire \inst_instr_memory|Add1~59 ;
wire \inst_instr_memory|Add1~60_combout ;
wire \inst_instr_memory|Add1~48_combout ;
wire \inst_instr_memory|Add1~50_combout ;
wire \inst_instr_memory|Add1~46_combout ;
wire \inst_instr_memory|Add1~44_combout ;
wire \inst_instr_memory|Add1~38_combout ;
wire \inst_instr_memory|Add1~36_combout ;
wire \inst_instr_memory|Add1~34_combout ;
wire \inst_instr_memory|Add1~40_combout ;
wire \inst_instr_memory|LessThan2~5_combout ;
wire \inst_instr_memory|Add1~42_combout ;
wire \inst_instr_memory|LessThan2~6_combout ;
wire \inst_instr_memory|Add1~52_combout ;
wire \inst_instr_memory|LessThan2~7_combout ;
wire \inst_instr_memory|Add1~58_combout ;
wire \inst_instr_memory|LessThan2~9_combout ;
wire \inst_instr_memory|mem~3_combout ;
wire \inst_instr_memory|mem~5_combout ;
wire \inst_instr_memory|Add0~1 ;
wire \inst_instr_memory|Add0~2_combout ;
wire \inst_instr_memory|Add0~0_combout ;
wire \inst_instr_memory|Add0~3 ;
wire \inst_instr_memory|Add0~5 ;
wire \inst_instr_memory|Add0~7 ;
wire \inst_instr_memory|Add0~9 ;
wire \inst_instr_memory|Add0~11 ;
wire \inst_instr_memory|Add0~13 ;
wire \inst_instr_memory|Add0~15 ;
wire \inst_instr_memory|Add0~17 ;
wire \inst_instr_memory|Add0~18_combout ;
wire \inst_instr_memory|Add0~14_combout ;
wire \inst_instr_memory|Add0~12_combout ;
wire \inst_instr_memory|Add0~16_combout ;
wire \inst_instr_memory|LessThan1~1_combout ;
wire \inst_instr_memory|Add0~6_combout ;
wire \inst_instr_memory|Add0~10_combout ;
wire \inst_instr_memory|Add0~8_combout ;
wire \inst_instr_memory|Add0~4_combout ;
wire \inst_instr_memory|LessThan1~0_combout ;
wire \inst_instr_memory|Add0~19 ;
wire \inst_instr_memory|Add0~21 ;
wire \inst_instr_memory|Add0~23 ;
wire \inst_instr_memory|Add0~25 ;
wire \inst_instr_memory|Add0~27 ;
wire \inst_instr_memory|Add0~29 ;
wire \inst_instr_memory|Add0~30_combout ;
wire \inst_instr_memory|Add0~28_combout ;
wire \inst_instr_memory|Add0~31 ;
wire \inst_instr_memory|Add0~32_combout ;
wire \inst_instr_memory|Add0~33 ;
wire \inst_instr_memory|Add0~34_combout ;
wire \inst_instr_memory|LessThan1~3_combout ;
wire \inst_instr_memory|Add0~24_combout ;
wire \inst_instr_memory|Add0~22_combout ;
wire \inst_instr_memory|Add0~20_combout ;
wire \inst_instr_memory|Add0~26_combout ;
wire \inst_instr_memory|LessThan1~2_combout ;
wire \inst_instr_memory|LessThan1~4_combout ;
wire \inst_instr_memory|Add0~35 ;
wire \inst_instr_memory|Add0~37 ;
wire \inst_instr_memory|Add0~39 ;
wire \inst_instr_memory|Add0~41 ;
wire \inst_instr_memory|Add0~43 ;
wire \inst_instr_memory|Add0~45 ;
wire \inst_instr_memory|Add0~47 ;
wire \inst_instr_memory|Add0~49 ;
wire \inst_instr_memory|Add0~51 ;
wire \inst_instr_memory|Add0~53 ;
wire \inst_instr_memory|Add0~55 ;
wire \inst_instr_memory|Add0~57 ;
wire \inst_instr_memory|Add0~59 ;
wire \inst_instr_memory|Add0~61 ;
wire \inst_instr_memory|Add0~62_combout ;
wire \inst_instr_memory|Add0~60_combout ;
wire \inst_instr_memory|Add0~58_combout ;
wire \inst_instr_memory|Add0~56_combout ;
wire \inst_instr_memory|Add0~52_combout ;
wire \inst_instr_memory|Add0~50_combout ;
wire \inst_instr_memory|Add0~44_combout ;
wire \inst_instr_memory|Add0~48_combout ;
wire \inst_instr_memory|Add0~46_combout ;
wire \inst_instr_memory|Add0~38_combout ;
wire \inst_instr_memory|Add0~42_combout ;
wire \inst_instr_memory|Add0~40_combout ;
wire \inst_instr_memory|Add0~36_combout ;
wire \inst_instr_memory|LessThan1~5_combout ;
wire \inst_instr_memory|LessThan1~6_combout ;
wire \inst_instr_memory|Add0~54_combout ;
wire \inst_instr_memory|LessThan1~7_combout ;
wire \inst_instr_memory|LessThan1~8_combout ;
wire \inst_instr_memory|LessThan1~9_combout ;
wire \inst_instr_memory|Decoder1~0_combout ;
wire \inst_instr_memory|Decoder2~0_combout ;
wire \inst_instr_memory|Decoder3~0_combout ;
wire \inst_instr_memory|mem[2][6]~29_combout ;
wire \inst_instr_memory|mem~65_combout ;
wire \inst_instr_memory|mem~66_combout ;
wire \inst_instr_memory|LessThan0~5_combout ;
wire \inst_instr_memory|LessThan0~3_combout ;
wire \inst_instr_memory|LessThan0~0_combout ;
wire \inst_instr_memory|LessThan0~1_combout ;
wire \inst_instr_memory|LessThan0~2_combout ;
wire \inst_instr_memory|LessThan0~4_combout ;
wire \inst_instr_memory|LessThan0~7_combout ;
wire \inst_instr_memory|LessThan0~8_combout ;
wire \inst_instr_memory|LessThan0~6_combout ;
wire \inst_instr_memory|LessThan0~9_combout ;
wire \inst_instr_memory|Decoder0~5_combout ;
wire \inst_instr_memory|mem[2][4]~32_combout ;
wire \inst_instr_memory|mem[2][7]~q ;
wire \inst_instr_memory|Decoder2~2_combout ;
wire \inst_instr_memory|Decoder1~1_combout ;
wire \inst_instr_memory|Decoder3~3_combout ;
wire \inst_instr_memory|mem[3][0]~37_combout ;
wire \inst_instr_memory|mem~71_combout ;
wire \inst_instr_memory|mem~72_combout ;
wire \inst_instr_memory|Decoder0~6_combout ;
wire \inst_instr_memory|mem[3][4]~40_combout ;
wire \inst_instr_memory|mem[3][7]~q ;
wire \inst_instr_memory|Decoder2~1_combout ;
wire \inst_instr_memory|Decoder3~1_combout ;
wire \inst_instr_memory|mem[1][6]~7_combout ;
wire \inst_instr_memory|mem[1][6]~8_combout ;
wire \inst_instr_memory|mem[1][6]~9_combout ;
wire \inst_instr_memory|mem~67_combout ;
wire \inst_instr_memory|mem~68_combout ;
wire \inst_instr_memory|mem[1][4]~12_combout ;
wire \inst_instr_memory|mem[1][4]~13_combout ;
wire \inst_instr_memory|mem[1][4]~14_combout ;
wire \inst_instr_memory|mem[1][7]~q ;
wire \inst_instr_memory|mem[0][6]~15_combout ;
wire \inst_instr_memory|Decoder3~2_combout ;
wire \inst_instr_memory|mem[0][6]~16_combout ;
wire \inst_instr_memory|mem[0][6]~17_combout ;
wire \inst_instr_memory|mem~69_combout ;
wire \inst_instr_memory|mem~70_combout ;
wire \inst_instr_memory|mem[0][4]~20_combout ;
wire \inst_instr_memory|mem[0][4]~21_combout ;
wire \inst_instr_memory|mem[0][7]~q ;
wire \inst_instr_memory|Mux0~0_combout ;
wire \inst_instr_memory|Mux0~1_combout ;
wire \inst_instr_reg|instr_data[1][7]~combout ;
wire \inst_instr_reg|instr_o[15]~5_combout ;
wire \inst_mult_2to1_3|res_o[4]~4_combout ;
wire \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a25 ;
wire \inst_instr_memory|mem~55_combout ;
wire \inst_instr_memory|mem~56_combout ;
wire \inst_instr_memory|mem[3][1]~q ;
wire \inst_instr_memory|mem~49_combout ;
wire \inst_instr_memory|mem~50_combout ;
wire \inst_instr_memory|mem[1][1]~q ;
wire \inst_instr_memory|mem~53_combout ;
wire \inst_instr_memory|mem~54_combout ;
wire \inst_instr_memory|mem[0][1]~q ;
wire \inst_instr_memory|mem~51_combout ;
wire \inst_instr_memory|mem~52_combout ;
wire \inst_instr_memory|mem[2][1]~q ;
wire \inst_instr_memory|Mux6~0_combout ;
wire \inst_instr_memory|Mux6~1_combout ;
wire \inst_instr_reg|instr_data[2][1]~combout ;
wire \inst_instr_reg|instr_o[17]~19_combout ;
wire \inst_mult_2to1_3|res_o[1]~1_combout ;
wire \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a13 ;
wire \inst_instr_memory|mem~10_combout ;
wire \inst_instr_memory|mem~11_combout ;
wire \inst_instr_memory|mem[1][5]~q ;
wire \inst_instr_memory|mem~18_combout ;
wire \inst_instr_memory|mem~19_combout ;
wire \inst_instr_memory|mem[0][5]~q ;
wire \inst_instr_memory|Mux2~0_combout ;
wire \inst_instr_memory|Decoder0~4_combout ;
wire \inst_instr_memory|mem~1_combout ;
wire \inst_instr_memory|mem~2_combout ;
wire \inst_instr_memory|mem~0_combout ;
wire \inst_instr_memory|mem~6_combout ;
wire \inst_instr_memory|mem[2][5]~q ;
wire \inst_instr_memory|mem~23_combout ;
wire \inst_instr_memory|mem~24_combout ;
wire \inst_instr_memory|mem~22_combout ;
wire \inst_instr_memory|mem~28_combout ;
wire \inst_instr_memory|mem[3][5]~q ;
wire \inst_instr_memory|Mux2~1_combout ;
wire \inst_instr_reg|instr_data[3][5]~combout ;
wire \inst_controlUnit|Equal0~0_combout ;
wire \inst_controlUnit|state~21_combout ;
wire \inst_controlUnit|state.EXECUTION~q ;
wire \inst_controlUnit|state~33_combout ;
wire \inst_controlUnit|state.R_TYPE_COMPLETION~q ;
wire \inst_mult_2to1_3|res_o[0]~0_combout ;
wire \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a30 ;
wire \inst_instr_memory|mem~73_combout ;
wire \inst_instr_memory|mem~74_combout ;
wire \inst_instr_memory|mem[1][6]~q ;
wire \inst_instr_memory|mem~75_combout ;
wire \inst_instr_memory|mem~76_combout ;
wire \inst_instr_memory|mem[2][6]~q ;
wire \inst_instr_memory|mem~77_combout ;
wire \inst_instr_memory|mem~78_combout ;
wire \inst_instr_memory|mem[0][6]~q ;
wire \inst_instr_memory|Mux1~0_combout ;
wire \inst_instr_memory|mem~79_combout ;
wire \inst_instr_memory|mem~80_combout ;
wire \inst_instr_memory|mem[3][6]~q ;
wire \inst_instr_memory|Mux1~1_combout ;
wire \inst_instr_reg|instr_data[3][6]~combout ;
wire \inst_instr_reg|instr_o[30]~31_combout ;
wire \inst_controlUnit|state~26_combout ;
wire \inst_controlUnit|state~27_combout ;
wire \inst_controlUnit|state~28_combout ;
wire \inst_controlUnit|state.REG_FETCH~q ;
wire \inst_instr_reg|instr_o[31]~16_combout ;
wire \inst_instr_reg|instr_o[31]~16clkctrl_outclk ;
wire \inst_instr_reg|instr_data[3][3]~combout ;
wire \inst_controlUnit|state~37_combout ;
wire \inst_controlUnit|state.JUMP_COMPLETION~q ;
wire \inst_controlUnit|state~35_combout ;
wire \inst_controlUnit|state~36_combout ;
wire \inst_controlUnit|state.RESET~q ;
wire \inst_controlUnit|state~34_combout ;
wire \inst_controlUnit|state.STATE1~q ;
wire \inst_controlUnit|WideOr10~0_combout ;
wire \inst_controlUnit|WideOr9~combout ;
wire \inst_mult_2to1_4|res_o[0]~1_combout ;
wire \inst_instr_memory|mem~25_combout ;
wire \inst_instr_memory|mem~26_combout ;
wire \inst_instr_memory|mem~27_combout ;
wire \inst_instr_memory|mem~87_combout ;
wire \inst_instr_memory|mem~88_combout ;
wire \inst_instr_memory|mem[3][0]~q ;
wire \inst_instr_memory|mem~85_combout ;
wire \inst_instr_memory|mem~86_combout ;
wire \inst_instr_memory|mem[0][0]~q ;
wire \inst_instr_memory|mem~83_combout ;
wire \inst_instr_memory|mem~84_combout ;
wire \inst_instr_memory|mem[1][0]~q ;
wire \inst_instr_memory|Mux7~0_combout ;
wire \inst_instr_memory|mem~81_combout ;
wire \inst_instr_memory|mem~82_combout ;
wire \inst_instr_memory|mem[2][0]~q ;
wire \inst_instr_memory|Mux7~1_combout ;
wire \inst_instr_reg|instr_data[0][0]~combout ;
wire \inst_instr_reg|instr_o[0]~15_combout ;
wire \inst_mult_2to1_2|res_o[0]~31_combout ;
wire \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a18 ;
wire \inst_instr_memory|mem~47_combout ;
wire \inst_instr_memory|mem~48_combout ;
wire \inst_instr_memory|mem[3][2]~q ;
wire \inst_instr_memory|mem~43_combout ;
wire \inst_instr_memory|mem~44_combout ;
wire \inst_instr_memory|mem[1][2]~q ;
wire \inst_instr_memory|mem~45_combout ;
wire \inst_instr_memory|mem~46_combout ;
wire \inst_instr_memory|mem[0][2]~q ;
wire \inst_instr_memory|Mux5~0_combout ;
wire \inst_instr_memory|mem~41_combout ;
wire \inst_instr_memory|mem~42_combout ;
wire \inst_instr_memory|mem[2][2]~q ;
wire \inst_instr_memory|Mux5~1_combout ;
wire \inst_instr_reg|instr_data[3][2]~combout ;
wire \inst_controlUnit|state~23_combout ;
wire \inst_controlUnit|state~24_combout ;
wire \inst_controlUnit|state~25_combout ;
wire \inst_controlUnit|state.MEM_ADRR_COMPUTATION~q ;
wire \inst_controlUnit|state~30_combout ;
wire \inst_controlUnit|state.MEM_ACCESS_LW~q ;
wire \inst_controlUnit|state~32_combout ;
wire \inst_controlUnit|state.WRITE_BACK~q ;
wire \inst_controlUnit|RegWrite_o~0_combout ;
wire \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a28 ;
wire \inst_instr_memory|mem~35_combout ;
wire \inst_instr_memory|mem~36_combout ;
wire \inst_instr_memory|mem[0][4]~q ;
wire \inst_instr_memory|mem~33_combout ;
wire \inst_instr_memory|mem~34_combout ;
wire \inst_instr_memory|mem[1][4]~q ;
wire \inst_instr_memory|Mux3~0_combout ;
wire \inst_instr_memory|mem~30_combout ;
wire \inst_instr_memory|mem~31_combout ;
wire \inst_instr_memory|mem[2][4]~q ;
wire \inst_instr_memory|mem~38_combout ;
wire \inst_instr_memory|mem~39_combout ;
wire \inst_instr_memory|mem[3][4]~q ;
wire \inst_instr_memory|Mux3~1_combout ;
wire \inst_instr_reg|instr_data[0][4]~combout ;
wire \inst_ALUControl|aluControl_o~4_combout ;
wire \inst_alu|Mux22~0_combout ;
wire \inst_alu|Mux30~0_combout ;
wire \inst_alu|Add0~18_combout ;
wire \inst_alu|Add0~20_combout ;
wire \inst_alu|Add0~21_combout ;
wire \inst_ProgramCounter|addr_out[1]~1_combout ;
wire \inst_ProgramCounter|addr_out[1]~feeder_combout ;
wire \inst_mult_2to1_4|res_o[1]~0_combout ;
wire \inst_instr_memory|mem~61_combout ;
wire \inst_instr_memory|mem~62_combout ;
wire \inst_instr_memory|mem[0][3]~q ;
wire \inst_instr_memory|mem~59_combout ;
wire \inst_instr_memory|mem~60_combout ;
wire \inst_instr_memory|mem[1][3]~q ;
wire \inst_instr_memory|Mux4~0_combout ;
wire \inst_instr_memory|mem~57_combout ;
wire \inst_instr_memory|mem~58_combout ;
wire \inst_instr_memory|mem[2][3]~q ;
wire \inst_instr_memory|mem~63_combout ;
wire \inst_instr_memory|mem~64_combout ;
wire \inst_instr_memory|mem[3][3]~q ;
wire \inst_instr_memory|Mux4~1_combout ;
wire \inst_instr_reg|instr_data[0][3]~combout ;
wire \inst_instr_reg|instr_o[3]~4_combout ;
wire \inst_ALUControl|aluControl_o[0]~3_combout ;
wire \inst_ALUControl|aluControl_o[0]~5_combout ;
wire \inst_alu|LessThan0~1_cout ;
wire \inst_alu|LessThan0~3_cout ;
wire \inst_alu|LessThan0~5_cout ;
wire \inst_alu|LessThan0~7_cout ;
wire \inst_alu|LessThan0~9_cout ;
wire \inst_alu|LessThan0~11_cout ;
wire \inst_alu|LessThan0~13_cout ;
wire \inst_alu|LessThan0~15_cout ;
wire \inst_alu|LessThan0~17_cout ;
wire \inst_alu|LessThan0~19_cout ;
wire \inst_alu|LessThan0~21_cout ;
wire \inst_alu|LessThan0~23_cout ;
wire \inst_alu|LessThan0~25_cout ;
wire \inst_alu|LessThan0~27_cout ;
wire \inst_alu|LessThan0~29_cout ;
wire \inst_alu|LessThan0~31_cout ;
wire \inst_alu|LessThan0~33_cout ;
wire \inst_alu|LessThan0~35_cout ;
wire \inst_alu|LessThan0~37_cout ;
wire \inst_alu|LessThan0~39_cout ;
wire \inst_alu|LessThan0~41_cout ;
wire \inst_alu|LessThan0~43_cout ;
wire \inst_alu|LessThan0~45_cout ;
wire \inst_alu|LessThan0~47_cout ;
wire \inst_alu|LessThan0~49_cout ;
wire \inst_alu|LessThan0~51_cout ;
wire \inst_alu|LessThan0~53_cout ;
wire \inst_alu|LessThan0~55_cout ;
wire \inst_alu|LessThan0~57_cout ;
wire \inst_alu|LessThan0~59_cout ;
wire \inst_alu|LessThan0~61_cout ;
wire \inst_alu|LessThan0~62_combout ;
wire \inst_alu|Mux31~0_combout ;
wire \inst_alu|Add0~14_combout ;
wire \inst_alu|Add0~10_combout ;
wire \inst_alu|Add0~8_combout ;
wire \inst_alu|Add0~16_combout ;
wire \inst_ProgramCounter|addr_out[0]~0_combout ;
wire [7:0] \inst_instr_memory|instr8bit_o ;
wire [31:0] \inst_ProgramCounter|addr_out ;
wire [1:0] \inst_controlUnit|ALUSrcB_o ;
wire [31:0] ALUOut;

wire [35:0] \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0~portbdataout  = \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a1  = \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a2  = \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a3  = \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a4  = \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a5  = \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a6  = \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a7  = \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a8  = \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a9  = \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a10  = \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a11  = \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a12  = \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a13  = \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a14  = \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a15  = \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a16  = \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a17  = \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a18  = \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a19  = \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a20  = \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a21  = \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a22  = \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a23  = \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a24  = \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a25  = \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a26  = \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a27  = \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a28  = \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a29  = \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a30  = \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a31  = \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0~portbdataout  = \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a1  = \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a2  = \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a3  = \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a4  = \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a5  = \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a6  = \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a7  = \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a8  = \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a9  = \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a10  = \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a11  = \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a12  = \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a13  = \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a14  = \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a15  = \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a16  = \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a17  = \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a18  = \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a19  = \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a20  = \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a21  = \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a22  = \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a23  = \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a24  = \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a25  = \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a26  = \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a27  = \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a28  = \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a29  = \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a30  = \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a31  = \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X20_Y43_N2
cycloneive_io_obuf \ALUResult_o_top[0]~output (
	.i(\inst_ProgramCounter|addr_out[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult_o_top[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult_o_top[0]~output .bus_hold = "false";
defparam \ALUResult_o_top[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y43_N16
cycloneive_io_obuf \ALUResult_o_top[1]~output (
	.i(\inst_ProgramCounter|addr_out[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult_o_top[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult_o_top[1]~output .bus_hold = "false";
defparam \ALUResult_o_top[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
cycloneive_io_obuf \ALUResult_o_top[2]~output (
	.i(\inst_alu|Add0~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult_o_top[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult_o_top[2]~output .bus_hold = "false";
defparam \ALUResult_o_top[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \ALUResult_o_top[3]~output (
	.i(\inst_alu|Add0~34_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult_o_top[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult_o_top[3]~output .bus_hold = "false";
defparam \ALUResult_o_top[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y43_N16
cycloneive_io_obuf \ALUResult_o_top[4]~output (
	.i(\inst_alu|Add0~40_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult_o_top[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult_o_top[4]~output .bus_hold = "false";
defparam \ALUResult_o_top[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y43_N2
cycloneive_io_obuf \ALUResult_o_top[5]~output (
	.i(\inst_alu|Add0~46_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult_o_top[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult_o_top[5]~output .bus_hold = "false";
defparam \ALUResult_o_top[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y43_N2
cycloneive_io_obuf \ALUResult_o_top[6]~output (
	.i(\inst_alu|Add0~52_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult_o_top[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult_o_top[6]~output .bus_hold = "false";
defparam \ALUResult_o_top[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y43_N9
cycloneive_io_obuf \ALUResult_o_top[7]~output (
	.i(\inst_alu|Add0~58_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult_o_top[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult_o_top[7]~output .bus_hold = "false";
defparam \ALUResult_o_top[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y43_N30
cycloneive_io_obuf \ALUResult_o_top[8]~output (
	.i(\inst_alu|Add0~64_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult_o_top[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult_o_top[8]~output .bus_hold = "false";
defparam \ALUResult_o_top[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y43_N30
cycloneive_io_obuf \ALUResult_o_top[9]~output (
	.i(\inst_alu|Add0~70_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult_o_top[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult_o_top[9]~output .bus_hold = "false";
defparam \ALUResult_o_top[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y43_N2
cycloneive_io_obuf \ALUResult_o_top[10]~output (
	.i(\inst_alu|Add0~76_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult_o_top[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult_o_top[10]~output .bus_hold = "false";
defparam \ALUResult_o_top[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N9
cycloneive_io_obuf \ALUResult_o_top[11]~output (
	.i(\inst_alu|Add0~82_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult_o_top[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult_o_top[11]~output .bus_hold = "false";
defparam \ALUResult_o_top[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \ALUResult_o_top[12]~output (
	.i(\inst_alu|Add0~88_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult_o_top[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult_o_top[12]~output .bus_hold = "false";
defparam \ALUResult_o_top[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y43_N30
cycloneive_io_obuf \ALUResult_o_top[13]~output (
	.i(\inst_alu|Add0~94_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult_o_top[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult_o_top[13]~output .bus_hold = "false";
defparam \ALUResult_o_top[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N2
cycloneive_io_obuf \ALUResult_o_top[14]~output (
	.i(\inst_alu|Add0~100_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult_o_top[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult_o_top[14]~output .bus_hold = "false";
defparam \ALUResult_o_top[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y43_N30
cycloneive_io_obuf \ALUResult_o_top[15]~output (
	.i(\inst_alu|Add0~106_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult_o_top[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult_o_top[15]~output .bus_hold = "false";
defparam \ALUResult_o_top[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N16
cycloneive_io_obuf \ALUResult_o_top[16]~output (
	.i(\inst_alu|Add0~112_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult_o_top[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult_o_top[16]~output .bus_hold = "false";
defparam \ALUResult_o_top[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y43_N9
cycloneive_io_obuf \ALUResult_o_top[17]~output (
	.i(\inst_alu|Add0~118_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult_o_top[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult_o_top[17]~output .bus_hold = "false";
defparam \ALUResult_o_top[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y43_N16
cycloneive_io_obuf \ALUResult_o_top[18]~output (
	.i(\inst_ProgramCounter|addr_out[18]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult_o_top[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult_o_top[18]~output .bus_hold = "false";
defparam \ALUResult_o_top[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \ALUResult_o_top[19]~output (
	.i(\inst_ProgramCounter|addr_out[19]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult_o_top[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult_o_top[19]~output .bus_hold = "false";
defparam \ALUResult_o_top[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y43_N2
cycloneive_io_obuf \ALUResult_o_top[20]~output (
	.i(\inst_ProgramCounter|addr_out[20]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult_o_top[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult_o_top[20]~output .bus_hold = "false";
defparam \ALUResult_o_top[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \ALUResult_o_top[21]~output (
	.i(\inst_ProgramCounter|addr_out[21]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult_o_top[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult_o_top[21]~output .bus_hold = "false";
defparam \ALUResult_o_top[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y43_N2
cycloneive_io_obuf \ALUResult_o_top[22]~output (
	.i(\inst_ProgramCounter|addr_out[22]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult_o_top[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult_o_top[22]~output .bus_hold = "false";
defparam \ALUResult_o_top[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y43_N2
cycloneive_io_obuf \ALUResult_o_top[23]~output (
	.i(\inst_ProgramCounter|addr_out[23]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult_o_top[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult_o_top[23]~output .bus_hold = "false";
defparam \ALUResult_o_top[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y43_N16
cycloneive_io_obuf \ALUResult_o_top[24]~output (
	.i(\inst_ProgramCounter|addr_out[24]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult_o_top[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult_o_top[24]~output .bus_hold = "false";
defparam \ALUResult_o_top[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y43_N16
cycloneive_io_obuf \ALUResult_o_top[25]~output (
	.i(\inst_ProgramCounter|addr_out[25]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult_o_top[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult_o_top[25]~output .bus_hold = "false";
defparam \ALUResult_o_top[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y43_N23
cycloneive_io_obuf \ALUResult_o_top[26]~output (
	.i(\inst_ProgramCounter|addr_out[26]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult_o_top[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult_o_top[26]~output .bus_hold = "false";
defparam \ALUResult_o_top[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y43_N23
cycloneive_io_obuf \ALUResult_o_top[27]~output (
	.i(\inst_ProgramCounter|addr_out[27]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult_o_top[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult_o_top[27]~output .bus_hold = "false";
defparam \ALUResult_o_top[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N16
cycloneive_io_obuf \ALUResult_o_top[28]~output (
	.i(\inst_ProgramCounter|addr_out[28]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult_o_top[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult_o_top[28]~output .bus_hold = "false";
defparam \ALUResult_o_top[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
cycloneive_io_obuf \ALUResult_o_top[29]~output (
	.i(\inst_ProgramCounter|addr_out[29]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult_o_top[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult_o_top[29]~output .bus_hold = "false";
defparam \ALUResult_o_top[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \ALUResult_o_top[30]~output (
	.i(\inst_ProgramCounter|addr_out[30]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult_o_top[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult_o_top[30]~output .bus_hold = "false";
defparam \ALUResult_o_top[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y43_N2
cycloneive_io_obuf \ALUResult_o_top[31]~output (
	.i(\inst_ProgramCounter|addr_out[31]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult_o_top[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult_o_top[31]~output .bus_hold = "false";
defparam \ALUResult_o_top[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N8
cycloneive_io_ibuf \clk_i_top~input (
	.i(clk_i_top),
	.ibar(gnd),
	.o(\clk_i_top~input_o ));
// synopsys translate_off
defparam \clk_i_top~input .bus_hold = "false";
defparam \clk_i_top~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk_i_top~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_i_top~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_i_top~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk_i_top~inputclkctrl .clock_type = "global clock";
defparam \clk_i_top~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X32_Y43_N8
cycloneive_io_ibuf \rst_i_top~input (
	.i(rst_i_top),
	.ibar(gnd),
	.o(\rst_i_top~input_o ));
// synopsys translate_off
defparam \rst_i_top~input .bus_hold = "false";
defparam \rst_i_top~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N2
cycloneive_lcell_comb \inst_instr_memory|Add1~0 (
// Equation(s):
// \inst_instr_memory|Add1~0_combout  = \inst_mult_2to1_4|res_o[1]~0_combout  $ (VCC)
// \inst_instr_memory|Add1~1  = CARRY(\inst_mult_2to1_4|res_o[1]~0_combout )

	.dataa(gnd),
	.datab(\inst_mult_2to1_4|res_o[1]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst_instr_memory|Add1~0_combout ),
	.cout(\inst_instr_memory|Add1~1 ));
// synopsys translate_off
defparam \inst_instr_memory|Add1~0 .lut_mask = 16'h33CC;
defparam \inst_instr_memory|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y31_N12
cycloneive_lcell_comb \inst_ProgramCounter|addr_out[0]~feeder (
// Equation(s):
// \inst_ProgramCounter|addr_out[0]~feeder_combout  = \inst_ProgramCounter|addr_out[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_ProgramCounter|addr_out[0]~0_combout ),
	.cin(gnd),
	.combout(\inst_ProgramCounter|addr_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[0]~feeder .lut_mask = 16'hFF00;
defparam \inst_ProgramCounter|addr_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y31_N5
dffeas \ALUOut[0] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_ProgramCounter|addr_out[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUOut[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUOut[0] .is_wysiwyg = "true";
defparam \ALUOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N30
cycloneive_lcell_comb \inst_controlUnit|state~29 (
// Equation(s):
// \inst_controlUnit|state~29_combout  = (\inst_controlUnit|state.STATE1~q  & !\rst_i_top~input_o )

	.dataa(\inst_controlUnit|state.STATE1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst_i_top~input_o ),
	.cin(gnd),
	.combout(\inst_controlUnit|state~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst_controlUnit|state~29 .lut_mask = 16'h00AA;
defparam \inst_controlUnit|state~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y29_N1
dffeas \inst_controlUnit|state.STATE2 (
	.clk(\clk_i_top~input_o ),
	.d(gnd),
	.asdata(\inst_controlUnit|state~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_controlUnit|state.STATE2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_controlUnit|state.STATE2 .is_wysiwyg = "true";
defparam \inst_controlUnit|state.STATE2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N26
cycloneive_lcell_comb \inst_controlUnit|state~19 (
// Equation(s):
// \inst_controlUnit|state~19_combout  = (\inst_controlUnit|state.STATE2~q  & !\rst_i_top~input_o )

	.dataa(gnd),
	.datab(\inst_controlUnit|state.STATE2~q ),
	.datac(gnd),
	.datad(\rst_i_top~input_o ),
	.cin(gnd),
	.combout(\inst_controlUnit|state~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst_controlUnit|state~19 .lut_mask = 16'h00CC;
defparam \inst_controlUnit|state~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y29_N27
dffeas \inst_controlUnit|state.STATE3 (
	.clk(\clk_i_top~input_o ),
	.d(\inst_controlUnit|state~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_controlUnit|state.STATE3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_controlUnit|state.STATE3 .is_wysiwyg = "true";
defparam \inst_controlUnit|state.STATE3 .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G14
cycloneive_clkctrl \inst_controlUnit|state.STATE1~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst_controlUnit|state.STATE1~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst_controlUnit|state.STATE1~clkctrl_outclk ));
// synopsys translate_off
defparam \inst_controlUnit|state.STATE1~clkctrl .clock_type = "global clock";
defparam \inst_controlUnit|state.STATE1~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N22
cycloneive_lcell_comb \inst_instr_reg|instr_data[2][0] (
// Equation(s):
// \inst_instr_reg|instr_data[2][0]~combout  = (GLOBAL(\inst_controlUnit|state.STATE1~clkctrl_outclk ) & (\inst_instr_memory|instr8bit_o [0])) # (!GLOBAL(\inst_controlUnit|state.STATE1~clkctrl_outclk ) & ((\inst_instr_reg|instr_data[2][0]~combout )))

	.dataa(\inst_instr_memory|instr8bit_o [0]),
	.datab(gnd),
	.datac(\inst_instr_reg|instr_data[2][0]~combout ),
	.datad(\inst_controlUnit|state.STATE1~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_data[2][0]~combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_data[2][0] .lut_mask = 16'hAAF0;
defparam \inst_instr_reg|instr_data[2][0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N10
cycloneive_lcell_comb \inst_instr_reg|instr_o[16]~18 (
// Equation(s):
// \inst_instr_reg|instr_o[16]~18_combout  = (\inst_controlUnit|state.STATE1~q  & (\inst_instr_memory|instr8bit_o [0])) # (!\inst_controlUnit|state.STATE1~q  & ((\inst_instr_reg|instr_data[2][0]~combout )))

	.dataa(\inst_instr_memory|instr8bit_o [0]),
	.datab(gnd),
	.datac(\inst_instr_reg|instr_data[2][0]~combout ),
	.datad(\inst_controlUnit|state.STATE1~q ),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_o[16]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_o[16]~18 .lut_mask = 16'hAAF0;
defparam \inst_instr_reg|instr_o[16]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N0
cycloneive_lcell_comb \inst_instr_reg|instr_data[3][4] (
// Equation(s):
// \inst_instr_reg|instr_data[3][4]~combout  = (GLOBAL(\inst_instr_reg|instr_o[31]~16clkctrl_outclk ) & ((\inst_instr_reg|instr_data[3][4]~combout ))) # (!GLOBAL(\inst_instr_reg|instr_o[31]~16clkctrl_outclk ) & (\inst_instr_memory|instr8bit_o [4]))

	.dataa(gnd),
	.datab(\inst_instr_memory|instr8bit_o [4]),
	.datac(\inst_instr_reg|instr_o[31]~16clkctrl_outclk ),
	.datad(\inst_instr_reg|instr_data[3][4]~combout ),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_data[3][4]~combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_data[3][4] .lut_mask = 16'hFC0C;
defparam \inst_instr_reg|instr_data[3][4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N4
cycloneive_lcell_comb \inst_controlUnit|state~20 (
// Equation(s):
// \inst_controlUnit|state~20_combout  = (!\rst_i_top~input_o  & \inst_controlUnit|state.REG_FETCH~q )

	.dataa(\rst_i_top~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_controlUnit|state.REG_FETCH~q ),
	.cin(gnd),
	.combout(\inst_controlUnit|state~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst_controlUnit|state~20 .lut_mask = 16'h5500;
defparam \inst_controlUnit|state~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G12
cycloneive_clkctrl \inst_controlUnit|state.STATE2~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst_controlUnit|state.STATE2~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst_controlUnit|state.STATE2~clkctrl_outclk ));
// synopsys translate_off
defparam \inst_controlUnit|state.STATE2~clkctrl .clock_type = "global clock";
defparam \inst_controlUnit|state.STATE2~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N20
cycloneive_lcell_comb \inst_instr_reg|instr_data[1][4] (
// Equation(s):
// \inst_instr_reg|instr_data[1][4]~combout  = (GLOBAL(\inst_controlUnit|state.STATE2~clkctrl_outclk ) & (\inst_instr_memory|instr8bit_o [4])) # (!GLOBAL(\inst_controlUnit|state.STATE2~clkctrl_outclk ) & ((\inst_instr_reg|instr_data[1][4]~combout )))

	.dataa(\inst_instr_memory|instr8bit_o [4]),
	.datab(gnd),
	.datac(\inst_controlUnit|state.STATE2~clkctrl_outclk ),
	.datad(\inst_instr_reg|instr_data[1][4]~combout ),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_data[1][4]~combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_data[1][4] .lut_mask = 16'hAFA0;
defparam \inst_instr_reg|instr_data[1][4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N14
cycloneive_lcell_comb \inst_instr_reg|instr_o[12]~8 (
// Equation(s):
// \inst_instr_reg|instr_o[12]~8_combout  = (\inst_controlUnit|state.STATE2~q  & (\inst_instr_memory|instr8bit_o [4])) # (!\inst_controlUnit|state.STATE2~q  & ((\inst_instr_reg|instr_data[1][4]~combout )))

	.dataa(\inst_controlUnit|state.STATE2~q ),
	.datab(gnd),
	.datac(\inst_instr_memory|instr8bit_o [4]),
	.datad(\inst_instr_reg|instr_data[1][4]~combout ),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_o[12]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_o[12]~8 .lut_mask = 16'hF5A0;
defparam \inst_instr_reg|instr_o[12]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N18
cycloneive_lcell_comb \inst_instr_reg|instr_data[1][5] (
// Equation(s):
// \inst_instr_reg|instr_data[1][5]~combout  = (GLOBAL(\inst_controlUnit|state.STATE2~clkctrl_outclk ) & (\inst_instr_memory|instr8bit_o [5])) # (!GLOBAL(\inst_controlUnit|state.STATE2~clkctrl_outclk ) & ((\inst_instr_reg|instr_data[1][5]~combout )))

	.dataa(\inst_instr_memory|instr8bit_o [5]),
	.datab(gnd),
	.datac(\inst_controlUnit|state.STATE2~clkctrl_outclk ),
	.datad(\inst_instr_reg|instr_data[1][5]~combout ),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_data[1][5]~combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_data[1][5] .lut_mask = 16'hAFA0;
defparam \inst_instr_reg|instr_data[1][5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N12
cycloneive_lcell_comb \inst_instr_reg|instr_o[13]~7 (
// Equation(s):
// \inst_instr_reg|instr_o[13]~7_combout  = (\inst_controlUnit|state.STATE2~q  & ((\inst_instr_memory|instr8bit_o [5]))) # (!\inst_controlUnit|state.STATE2~q  & (\inst_instr_reg|instr_data[1][5]~combout ))

	.dataa(gnd),
	.datab(\inst_instr_reg|instr_data[1][5]~combout ),
	.datac(\inst_instr_memory|instr8bit_o [5]),
	.datad(\inst_controlUnit|state.STATE2~q ),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_o[13]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_o[13]~7 .lut_mask = 16'hF0CC;
defparam \inst_instr_reg|instr_o[13]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N30
cycloneive_lcell_comb \inst_instr_reg|instr_data[2][2] (
// Equation(s):
// \inst_instr_reg|instr_data[2][2]~combout  = (GLOBAL(\inst_controlUnit|state.STATE1~clkctrl_outclk ) & (\inst_instr_memory|instr8bit_o [2])) # (!GLOBAL(\inst_controlUnit|state.STATE1~clkctrl_outclk ) & ((\inst_instr_reg|instr_data[2][2]~combout )))

	.dataa(gnd),
	.datab(\inst_instr_memory|instr8bit_o [2]),
	.datac(\inst_instr_reg|instr_data[2][2]~combout ),
	.datad(\inst_controlUnit|state.STATE1~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_data[2][2]~combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_data[2][2] .lut_mask = 16'hCCF0;
defparam \inst_instr_reg|instr_data[2][2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N14
cycloneive_lcell_comb \inst_instr_reg|instr_o[18]~20 (
// Equation(s):
// \inst_instr_reg|instr_o[18]~20_combout  = (\inst_controlUnit|state.STATE1~q  & (\inst_instr_memory|instr8bit_o [2])) # (!\inst_controlUnit|state.STATE1~q  & ((\inst_instr_reg|instr_data[2][2]~combout )))

	.dataa(\inst_controlUnit|state.STATE1~q ),
	.datab(\inst_instr_memory|instr8bit_o [2]),
	.datac(\inst_instr_reg|instr_data[2][2]~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_o[18]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_o[18]~20 .lut_mask = 16'hD8D8;
defparam \inst_instr_reg|instr_o[18]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N24
cycloneive_lcell_comb \inst_mult_2to1_3|res_o[2]~2 (
// Equation(s):
// \inst_mult_2to1_3|res_o[2]~2_combout  = (\inst_controlUnit|state.R_TYPE_COMPLETION~q  & (\inst_instr_reg|instr_o[13]~7_combout )) # (!\inst_controlUnit|state.R_TYPE_COMPLETION~q  & ((\inst_instr_reg|instr_o[18]~20_combout )))

	.dataa(\inst_instr_reg|instr_o[13]~7_combout ),
	.datab(\inst_instr_reg|instr_o[18]~20_combout ),
	.datac(\inst_controlUnit|state.R_TYPE_COMPLETION~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_mult_2to1_3|res_o[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_3|res_o[2]~2 .lut_mask = 16'hACAC;
defparam \inst_mult_2to1_3|res_o[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N14
cycloneive_lcell_comb \inst_instr_reg|instr_data[1][6] (
// Equation(s):
// \inst_instr_reg|instr_data[1][6]~combout  = (GLOBAL(\inst_controlUnit|state.STATE2~clkctrl_outclk ) & (\inst_instr_memory|instr8bit_o [6])) # (!GLOBAL(\inst_controlUnit|state.STATE2~clkctrl_outclk ) & ((\inst_instr_reg|instr_data[1][6]~combout )))

	.dataa(gnd),
	.datab(\inst_instr_memory|instr8bit_o [6]),
	.datac(\inst_instr_reg|instr_data[1][6]~combout ),
	.datad(\inst_controlUnit|state.STATE2~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_data[1][6]~combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_data[1][6] .lut_mask = 16'hCCF0;
defparam \inst_instr_reg|instr_data[1][6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N16
cycloneive_lcell_comb \inst_instr_reg|instr_o[14]~6 (
// Equation(s):
// \inst_instr_reg|instr_o[14]~6_combout  = (\inst_controlUnit|state.STATE2~q  & ((\inst_instr_memory|instr8bit_o [6]))) # (!\inst_controlUnit|state.STATE2~q  & (\inst_instr_reg|instr_data[1][6]~combout ))

	.dataa(\inst_controlUnit|state.STATE2~q ),
	.datab(gnd),
	.datac(\inst_instr_reg|instr_data[1][6]~combout ),
	.datad(\inst_instr_memory|instr8bit_o [6]),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_o[14]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_o[14]~6 .lut_mask = 16'hFA50;
defparam \inst_instr_reg|instr_o[14]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N4
cycloneive_lcell_comb \inst_instr_reg|instr_data[2][3] (
// Equation(s):
// \inst_instr_reg|instr_data[2][3]~combout  = (GLOBAL(\inst_controlUnit|state.STATE1~clkctrl_outclk ) & (\inst_instr_memory|instr8bit_o [3])) # (!GLOBAL(\inst_controlUnit|state.STATE1~clkctrl_outclk ) & ((\inst_instr_reg|instr_data[2][3]~combout )))

	.dataa(gnd),
	.datab(\inst_instr_memory|instr8bit_o [3]),
	.datac(\inst_instr_reg|instr_data[2][3]~combout ),
	.datad(\inst_controlUnit|state.STATE1~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_data[2][3]~combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_data[2][3] .lut_mask = 16'hCCF0;
defparam \inst_instr_reg|instr_data[2][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N28
cycloneive_lcell_comb \inst_instr_reg|instr_o[19]~21 (
// Equation(s):
// \inst_instr_reg|instr_o[19]~21_combout  = (\inst_controlUnit|state.STATE1~q  & (\inst_instr_memory|instr8bit_o [3])) # (!\inst_controlUnit|state.STATE1~q  & ((\inst_instr_reg|instr_data[2][3]~combout )))

	.dataa(gnd),
	.datab(\inst_instr_memory|instr8bit_o [3]),
	.datac(\inst_instr_reg|instr_data[2][3]~combout ),
	.datad(\inst_controlUnit|state.STATE1~q ),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_o[19]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_o[19]~21 .lut_mask = 16'hCCF0;
defparam \inst_instr_reg|instr_o[19]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N26
cycloneive_lcell_comb \inst_mult_2to1_3|res_o[3]~3 (
// Equation(s):
// \inst_mult_2to1_3|res_o[3]~3_combout  = (\inst_controlUnit|state.R_TYPE_COMPLETION~q  & (\inst_instr_reg|instr_o[14]~6_combout )) # (!\inst_controlUnit|state.R_TYPE_COMPLETION~q  & ((\inst_instr_reg|instr_o[19]~21_combout )))

	.dataa(gnd),
	.datab(\inst_controlUnit|state.R_TYPE_COMPLETION~q ),
	.datac(\inst_instr_reg|instr_o[14]~6_combout ),
	.datad(\inst_instr_reg|instr_o[19]~21_combout ),
	.cin(gnd),
	.combout(\inst_mult_2to1_3|res_o[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_3|res_o[3]~3 .lut_mask = 16'hF3C0;
defparam \inst_mult_2to1_3|res_o[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N4
cycloneive_lcell_comb \inst_instr_reg|instr_data[2][4] (
// Equation(s):
// \inst_instr_reg|instr_data[2][4]~combout  = (GLOBAL(\inst_controlUnit|state.STATE1~clkctrl_outclk ) & (\inst_instr_memory|instr8bit_o [4])) # (!GLOBAL(\inst_controlUnit|state.STATE1~clkctrl_outclk ) & ((\inst_instr_reg|instr_data[2][4]~combout )))

	.dataa(gnd),
	.datab(\inst_instr_memory|instr8bit_o [4]),
	.datac(\inst_instr_reg|instr_data[2][4]~combout ),
	.datad(\inst_controlUnit|state.STATE1~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_data[2][4]~combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_data[2][4] .lut_mask = 16'hCCF0;
defparam \inst_instr_reg|instr_data[2][4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N26
cycloneive_lcell_comb \inst_instr_reg|instr_o[20]~22 (
// Equation(s):
// \inst_instr_reg|instr_o[20]~22_combout  = (\inst_controlUnit|state.STATE1~q  & ((\inst_instr_memory|instr8bit_o [4]))) # (!\inst_controlUnit|state.STATE1~q  & (\inst_instr_reg|instr_data[2][4]~combout ))

	.dataa(\inst_controlUnit|state.STATE1~q ),
	.datab(gnd),
	.datac(\inst_instr_reg|instr_data[2][4]~combout ),
	.datad(\inst_instr_memory|instr8bit_o [4]),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_o[20]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_o[20]~22 .lut_mask = 16'hFA50;
defparam \inst_instr_reg|instr_o[20]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N14
cycloneive_lcell_comb \inst_instr_reg|instr_o[4]~1 (
// Equation(s):
// \inst_instr_reg|instr_o[4]~1_combout  = (\inst_controlUnit|state.STATE3~q  & ((\inst_instr_memory|instr8bit_o [4]))) # (!\inst_controlUnit|state.STATE3~q  & (\inst_instr_reg|instr_data[0][4]~combout ))

	.dataa(gnd),
	.datab(\inst_instr_reg|instr_data[0][4]~combout ),
	.datac(\inst_controlUnit|state.STATE3~q ),
	.datad(\inst_instr_memory|instr8bit_o [4]),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_o[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_o[4]~1 .lut_mask = 16'hFC0C;
defparam \inst_instr_reg|instr_o[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneive_clkctrl \inst_controlUnit|state.STATE3~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst_controlUnit|state.STATE3~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst_controlUnit|state.STATE3~clkctrl_outclk ));
// synopsys translate_off
defparam \inst_controlUnit|state.STATE3~clkctrl .clock_type = "global clock";
defparam \inst_controlUnit|state.STATE3~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N18
cycloneive_lcell_comb \inst_instr_reg|instr_data[0][5] (
// Equation(s):
// \inst_instr_reg|instr_data[0][5]~combout  = (GLOBAL(\inst_controlUnit|state.STATE3~clkctrl_outclk ) & (\inst_instr_memory|instr8bit_o [5])) # (!GLOBAL(\inst_controlUnit|state.STATE3~clkctrl_outclk ) & ((\inst_instr_reg|instr_data[0][5]~combout )))

	.dataa(\inst_instr_memory|instr8bit_o [5]),
	.datab(gnd),
	.datac(\inst_controlUnit|state.STATE3~clkctrl_outclk ),
	.datad(\inst_instr_reg|instr_data[0][5]~combout ),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_data[0][5]~combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_data[0][5] .lut_mask = 16'hAFA0;
defparam \inst_instr_reg|instr_data[0][5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N16
cycloneive_lcell_comb \inst_instr_reg|instr_o[5]~0 (
// Equation(s):
// \inst_instr_reg|instr_o[5]~0_combout  = (\inst_controlUnit|state.STATE3~q  & ((\inst_instr_memory|instr8bit_o [5]))) # (!\inst_controlUnit|state.STATE3~q  & (\inst_instr_reg|instr_data[0][5]~combout ))

	.dataa(\inst_controlUnit|state.STATE3~q ),
	.datab(gnd),
	.datac(\inst_instr_reg|instr_data[0][5]~combout ),
	.datad(\inst_instr_memory|instr8bit_o [5]),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_o[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_o[5]~0 .lut_mask = 16'hFA50;
defparam \inst_instr_reg|instr_o[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N24
cycloneive_lcell_comb \inst_ALUControl|Mux0~1 (
// Equation(s):
// \inst_ALUControl|Mux0~1_combout  = (!\inst_instr_reg|instr_o[4]~1_combout  & (\inst_instr_reg|instr_o[5]~0_combout  & \inst_controlUnit|state.EXECUTION~q ))

	.dataa(gnd),
	.datab(\inst_instr_reg|instr_o[4]~1_combout ),
	.datac(\inst_instr_reg|instr_o[5]~0_combout ),
	.datad(\inst_controlUnit|state.EXECUTION~q ),
	.cin(gnd),
	.combout(\inst_ALUControl|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALUControl|Mux0~1 .lut_mask = 16'h3000;
defparam \inst_ALUControl|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N10
cycloneive_lcell_comb \inst_instr_reg|instr_data[0][1] (
// Equation(s):
// \inst_instr_reg|instr_data[0][1]~combout  = (GLOBAL(\inst_controlUnit|state.STATE3~clkctrl_outclk ) & ((\inst_instr_memory|instr8bit_o [1]))) # (!GLOBAL(\inst_controlUnit|state.STATE3~clkctrl_outclk ) & (\inst_instr_reg|instr_data[0][1]~combout ))

	.dataa(\inst_instr_reg|instr_data[0][1]~combout ),
	.datab(gnd),
	.datac(\inst_instr_memory|instr8bit_o [1]),
	.datad(\inst_controlUnit|state.STATE3~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_data[0][1]~combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_data[0][1] .lut_mask = 16'hF0AA;
defparam \inst_instr_reg|instr_data[0][1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N26
cycloneive_lcell_comb \inst_instr_reg|instr_o[1]~3 (
// Equation(s):
// \inst_instr_reg|instr_o[1]~3_combout  = (\inst_controlUnit|state.STATE3~q  & ((\inst_instr_memory|instr8bit_o [1]))) # (!\inst_controlUnit|state.STATE3~q  & (\inst_instr_reg|instr_data[0][1]~combout ))

	.dataa(\inst_instr_reg|instr_data[0][1]~combout ),
	.datab(gnd),
	.datac(\inst_controlUnit|state.STATE3~q ),
	.datad(\inst_instr_memory|instr8bit_o [1]),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_o[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_o[1]~3 .lut_mask = 16'hFA0A;
defparam \inst_instr_reg|instr_o[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N0
cycloneive_lcell_comb \inst_instr_reg|instr_data[0][2] (
// Equation(s):
// \inst_instr_reg|instr_data[0][2]~combout  = (GLOBAL(\inst_controlUnit|state.STATE3~clkctrl_outclk ) & (\inst_instr_memory|instr8bit_o [2])) # (!GLOBAL(\inst_controlUnit|state.STATE3~clkctrl_outclk ) & ((\inst_instr_reg|instr_data[0][2]~combout )))

	.dataa(gnd),
	.datab(\inst_instr_memory|instr8bit_o [2]),
	.datac(\inst_controlUnit|state.STATE3~clkctrl_outclk ),
	.datad(\inst_instr_reg|instr_data[0][2]~combout ),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_data[0][2]~combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_data[0][2] .lut_mask = 16'hCFC0;
defparam \inst_instr_reg|instr_data[0][2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N24
cycloneive_lcell_comb \inst_instr_reg|instr_o[2]~2 (
// Equation(s):
// \inst_instr_reg|instr_o[2]~2_combout  = (\inst_controlUnit|state.STATE3~q  & ((\inst_instr_memory|instr8bit_o [2]))) # (!\inst_controlUnit|state.STATE3~q  & (\inst_instr_reg|instr_data[0][2]~combout ))

	.dataa(\inst_controlUnit|state.STATE3~q ),
	.datab(\inst_instr_reg|instr_data[0][2]~combout ),
	.datac(gnd),
	.datad(\inst_instr_memory|instr8bit_o [2]),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_o[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_o[2]~2 .lut_mask = 16'hEE44;
defparam \inst_instr_reg|instr_o[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N6
cycloneive_lcell_comb \inst_ALUControl|aluControl_o[1]~2 (
// Equation(s):
// \inst_ALUControl|aluControl_o[1]~2_combout  = (!\inst_instr_reg|instr_o[3]~4_combout  & (\inst_ALUControl|Mux0~1_combout  & (!\inst_instr_reg|instr_o[1]~3_combout  & \inst_instr_reg|instr_o[2]~2_combout )))

	.dataa(\inst_instr_reg|instr_o[3]~4_combout ),
	.datab(\inst_ALUControl|Mux0~1_combout ),
	.datac(\inst_instr_reg|instr_o[1]~3_combout ),
	.datad(\inst_instr_reg|instr_o[2]~2_combout ),
	.cin(gnd),
	.combout(\inst_ALUControl|aluControl_o[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALUControl|aluControl_o[1]~2 .lut_mask = 16'h0400;
defparam \inst_ALUControl|aluControl_o[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N4
cycloneive_lcell_comb \inst_alu|Add0~27 (
// Equation(s):
// \inst_alu|Add0~27_combout  = (\inst_ALUControl|aluControl_o[0]~5_combout  & (\inst_ALUControl|aluControl_o[1]~2_combout  & ((\inst_instr_reg|instr_data[0][0]~combout ) # (!\inst_ALUControl|aluControl_o~4_combout ))))

	.dataa(\inst_ALUControl|aluControl_o~4_combout ),
	.datab(\inst_instr_reg|instr_data[0][0]~combout ),
	.datac(\inst_ALUControl|aluControl_o[0]~5_combout ),
	.datad(\inst_ALUControl|aluControl_o[1]~2_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~27 .lut_mask = 16'hD000;
defparam \inst_alu|Add0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N4
cycloneive_lcell_comb \inst_controlUnit|ALUSrcB_o[1] (
// Equation(s):
// \inst_controlUnit|ALUSrcB_o [1] = (\inst_controlUnit|state.REG_FETCH~q ) # (\inst_controlUnit|state.MEM_ADRR_COMPUTATION~q )

	.dataa(gnd),
	.datab(\inst_controlUnit|state.REG_FETCH~q ),
	.datac(gnd),
	.datad(\inst_controlUnit|state.MEM_ADRR_COMPUTATION~q ),
	.cin(gnd),
	.combout(\inst_controlUnit|ALUSrcB_o [1]),
	.cout());
// synopsys translate_off
defparam \inst_controlUnit|ALUSrcB_o[1] .lut_mask = 16'hFFCC;
defparam \inst_controlUnit|ALUSrcB_o[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N26
cycloneive_lcell_comb \inst_controlUnit|state~22 (
// Equation(s):
// \inst_controlUnit|state~22_combout  = (!\inst_instr_reg|instr_data[3][3]~combout  & (\inst_instr_reg|instr_data[3][4]~combout  & (\inst_controlUnit|state~20_combout  & \inst_controlUnit|Equal0~0_combout )))

	.dataa(\inst_instr_reg|instr_data[3][3]~combout ),
	.datab(\inst_instr_reg|instr_data[3][4]~combout ),
	.datac(\inst_controlUnit|state~20_combout ),
	.datad(\inst_controlUnit|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst_controlUnit|state~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst_controlUnit|state~22 .lut_mask = 16'h4000;
defparam \inst_controlUnit|state~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y32_N27
dffeas \inst_controlUnit|state.BRANCH_COMPLETION (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_controlUnit|state~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_controlUnit|state.BRANCH_COMPLETION~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_controlUnit|state.BRANCH_COMPLETION .is_wysiwyg = "true";
defparam \inst_controlUnit|state.BRANCH_COMPLETION .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N22
cycloneive_lcell_comb \inst_controlUnit|WideOr0~0 (
// Equation(s):
// \inst_controlUnit|WideOr0~0_combout  = (\inst_controlUnit|state.EXECUTION~q ) # ((\inst_controlUnit|state.BRANCH_COMPLETION~q ) # (\inst_controlUnit|state.MEM_ADRR_COMPUTATION~q ))

	.dataa(gnd),
	.datab(\inst_controlUnit|state.EXECUTION~q ),
	.datac(\inst_controlUnit|state.BRANCH_COMPLETION~q ),
	.datad(\inst_controlUnit|state.MEM_ADRR_COMPUTATION~q ),
	.cin(gnd),
	.combout(\inst_controlUnit|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_controlUnit|WideOr0~0 .lut_mask = 16'hFFFC;
defparam \inst_controlUnit|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N20
cycloneive_lcell_comb \inst_instr_reg|instr_data[0][7] (
// Equation(s):
// \inst_instr_reg|instr_data[0][7]~combout  = (GLOBAL(\inst_controlUnit|state.STATE3~clkctrl_outclk ) & ((\inst_instr_memory|instr8bit_o [7]))) # (!GLOBAL(\inst_controlUnit|state.STATE3~clkctrl_outclk ) & (\inst_instr_reg|instr_data[0][7]~combout ))

	.dataa(gnd),
	.datab(\inst_instr_reg|instr_data[0][7]~combout ),
	.datac(\inst_instr_memory|instr8bit_o [7]),
	.datad(\inst_controlUnit|state.STATE3~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_data[0][7]~combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_data[0][7] .lut_mask = 16'hF0CC;
defparam \inst_instr_reg|instr_data[0][7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N16
cycloneive_lcell_comb \inst_instr_reg|instr_o[7]~13 (
// Equation(s):
// \inst_instr_reg|instr_o[7]~13_combout  = (\inst_controlUnit|state.STATE3~q  & ((\inst_instr_memory|instr8bit_o [7]))) # (!\inst_controlUnit|state.STATE3~q  & (\inst_instr_reg|instr_data[0][7]~combout ))

	.dataa(gnd),
	.datab(\inst_instr_reg|instr_data[0][7]~combout ),
	.datac(\inst_controlUnit|state.STATE3~q ),
	.datad(\inst_instr_memory|instr8bit_o [7]),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_o[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_o[7]~13 .lut_mask = 16'hFC0C;
defparam \inst_instr_reg|instr_o[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y30_N9
dffeas \ALUOut[1] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_ProgramCounter|addr_out[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUOut[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUOut[1] .is_wysiwyg = "true";
defparam \ALUOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N22
cycloneive_lcell_comb \inst_mult_2to1_2|res_o[1]~30 (
// Equation(s):
// \inst_mult_2to1_2|res_o[1]~30_combout  = (\inst_controlUnit|state.WRITE_BACK~q  & (\inst_instr_reg|instr_o[1]~3_combout )) # (!\inst_controlUnit|state.WRITE_BACK~q  & ((ALUOut[1])))

	.dataa(\inst_instr_reg|instr_o[1]~3_combout ),
	.datab(gnd),
	.datac(ALUOut[1]),
	.datad(\inst_controlUnit|state.WRITE_BACK~q ),
	.cin(gnd),
	.combout(\inst_mult_2to1_2|res_o[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_2|res_o[1]~30 .lut_mask = 16'hAAF0;
defparam \inst_mult_2to1_2|res_o[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N0
cycloneive_lcell_comb \inst_controlUnit|WideOr10 (
// Equation(s):
// \inst_controlUnit|WideOr10~combout  = (\inst_controlUnit|WideOr10~0_combout  & !\inst_controlUnit|state.JUMP_COMPLETION~q )

	.dataa(gnd),
	.datab(\inst_controlUnit|WideOr10~0_combout ),
	.datac(gnd),
	.datad(\inst_controlUnit|state.JUMP_COMPLETION~q ),
	.cin(gnd),
	.combout(\inst_controlUnit|WideOr10~combout ),
	.cout());
// synopsys translate_off
defparam \inst_controlUnit|WideOr10 .lut_mask = 16'h00CC;
defparam \inst_controlUnit|WideOr10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N20
cycloneive_lcell_comb \inst_ProgramCounter|addr_out[2]~2 (
// Equation(s):
// \inst_ProgramCounter|addr_out[2]~2_combout  = (\inst_controlUnit|WideOr10~combout  & (ALUOut[2])) # (!\inst_controlUnit|WideOr10~combout  & ((\inst_alu|Add0~28_combout )))

	.dataa(\inst_controlUnit|WideOr10~combout ),
	.datab(ALUOut[2]),
	.datac(gnd),
	.datad(\inst_alu|Add0~28_combout ),
	.cin(gnd),
	.combout(\inst_ProgramCounter|addr_out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[2]~2 .lut_mask = 16'hDD88;
defparam \inst_ProgramCounter|addr_out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N8
cycloneive_lcell_comb \inst_ProgramCounter|addr_out[0]~32 (
// Equation(s):
// \inst_ProgramCounter|addr_out[0]~32_combout  = (!\inst_controlUnit|state.REG_FETCH~q  & (((\inst_controlUnit|state.BRANCH_COMPLETION~q ) # (\inst_controlUnit|state.JUMP_COMPLETION~q )) # (!\inst_controlUnit|WideOr10~0_combout )))

	.dataa(\inst_controlUnit|state.REG_FETCH~q ),
	.datab(\inst_controlUnit|WideOr10~0_combout ),
	.datac(\inst_controlUnit|state.BRANCH_COMPLETION~q ),
	.datad(\inst_controlUnit|state.JUMP_COMPLETION~q ),
	.cin(gnd),
	.combout(\inst_ProgramCounter|addr_out[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[0]~32 .lut_mask = 16'h5551;
defparam \inst_ProgramCounter|addr_out[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y28_N21
dffeas \inst_ProgramCounter|addr_out[2] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_ProgramCounter|addr_out[2]~2_combout ),
	.asdata(\inst_instr_reg|instr_o[0]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst_controlUnit|WideOr9~combout ),
	.ena(\inst_ProgramCounter|addr_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ProgramCounter|addr_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[2] .is_wysiwyg = "true";
defparam \inst_ProgramCounter|addr_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N22
cycloneive_lcell_comb \inst_instr_reg|instr_data[2][5] (
// Equation(s):
// \inst_instr_reg|instr_data[2][5]~combout  = (GLOBAL(\inst_controlUnit|state.STATE1~clkctrl_outclk ) & (\inst_instr_memory|instr8bit_o [5])) # (!GLOBAL(\inst_controlUnit|state.STATE1~clkctrl_outclk ) & ((\inst_instr_reg|instr_data[2][5]~combout )))

	.dataa(\inst_instr_memory|instr8bit_o [5]),
	.datab(gnd),
	.datac(\inst_instr_reg|instr_data[2][5]~combout ),
	.datad(\inst_controlUnit|state.STATE1~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_data[2][5]~combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_data[2][5] .lut_mask = 16'hAAF0;
defparam \inst_instr_reg|instr_data[2][5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N6
cycloneive_lcell_comb \inst_instr_reg|instr_o[21]~23 (
// Equation(s):
// \inst_instr_reg|instr_o[21]~23_combout  = (\inst_controlUnit|state.STATE1~q  & (\inst_instr_memory|instr8bit_o [5])) # (!\inst_controlUnit|state.STATE1~q  & ((\inst_instr_reg|instr_data[2][5]~combout )))

	.dataa(\inst_instr_memory|instr8bit_o [5]),
	.datab(gnd),
	.datac(\inst_controlUnit|state.STATE1~q ),
	.datad(\inst_instr_reg|instr_data[2][5]~combout ),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_o[21]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_o[21]~23 .lut_mask = 16'hAFA0;
defparam \inst_instr_reg|instr_o[21]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N24
cycloneive_lcell_comb \inst_instr_reg|instr_data[2][6] (
// Equation(s):
// \inst_instr_reg|instr_data[2][6]~combout  = (GLOBAL(\inst_controlUnit|state.STATE1~clkctrl_outclk ) & (\inst_instr_memory|instr8bit_o [6])) # (!GLOBAL(\inst_controlUnit|state.STATE1~clkctrl_outclk ) & ((\inst_instr_reg|instr_data[2][6]~combout )))

	.dataa(gnd),
	.datab(\inst_instr_memory|instr8bit_o [6]),
	.datac(\inst_controlUnit|state.STATE1~clkctrl_outclk ),
	.datad(\inst_instr_reg|instr_data[2][6]~combout ),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_data[2][6]~combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_data[2][6] .lut_mask = 16'hCFC0;
defparam \inst_instr_reg|instr_data[2][6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N6
cycloneive_lcell_comb \inst_instr_reg|instr_o[22]~24 (
// Equation(s):
// \inst_instr_reg|instr_o[22]~24_combout  = (\inst_controlUnit|state.STATE1~q  & (\inst_instr_memory|instr8bit_o [6])) # (!\inst_controlUnit|state.STATE1~q  & ((\inst_instr_reg|instr_data[2][6]~combout )))

	.dataa(gnd),
	.datab(\inst_instr_memory|instr8bit_o [6]),
	.datac(\inst_controlUnit|state.STATE1~q ),
	.datad(\inst_instr_reg|instr_data[2][6]~combout ),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_o[22]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_o[22]~24 .lut_mask = 16'hCFC0;
defparam \inst_instr_reg|instr_o[22]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N2
cycloneive_lcell_comb \inst_instr_reg|instr_data[2][7] (
// Equation(s):
// \inst_instr_reg|instr_data[2][7]~combout  = (GLOBAL(\inst_controlUnit|state.STATE1~clkctrl_outclk ) & (\inst_instr_memory|instr8bit_o [7])) # (!GLOBAL(\inst_controlUnit|state.STATE1~clkctrl_outclk ) & ((\inst_instr_reg|instr_data[2][7]~combout )))

	.dataa(\inst_instr_memory|instr8bit_o [7]),
	.datab(gnd),
	.datac(\inst_controlUnit|state.STATE1~clkctrl_outclk ),
	.datad(\inst_instr_reg|instr_data[2][7]~combout ),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_data[2][7]~combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_data[2][7] .lut_mask = 16'hAFA0;
defparam \inst_instr_reg|instr_data[2][7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N16
cycloneive_lcell_comb \inst_instr_reg|instr_o[23]~25 (
// Equation(s):
// \inst_instr_reg|instr_o[23]~25_combout  = (\inst_controlUnit|state.STATE1~q  & (\inst_instr_memory|instr8bit_o [7])) # (!\inst_controlUnit|state.STATE1~q  & ((\inst_instr_reg|instr_data[2][7]~combout )))

	.dataa(\inst_instr_memory|instr8bit_o [7]),
	.datab(gnd),
	.datac(\inst_controlUnit|state.STATE1~q ),
	.datad(\inst_instr_reg|instr_data[2][7]~combout ),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_o[23]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_o[23]~25 .lut_mask = 16'hAFA0;
defparam \inst_instr_reg|instr_o[23]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N4
cycloneive_lcell_comb \inst_instr_reg|instr_data[3][0] (
// Equation(s):
// \inst_instr_reg|instr_data[3][0]~combout  = (GLOBAL(\inst_instr_reg|instr_o[31]~16clkctrl_outclk ) & ((\inst_instr_reg|instr_data[3][0]~combout ))) # (!GLOBAL(\inst_instr_reg|instr_o[31]~16clkctrl_outclk ) & (\inst_instr_memory|instr8bit_o [0]))

	.dataa(gnd),
	.datab(\inst_instr_memory|instr8bit_o [0]),
	.datac(\inst_instr_reg|instr_data[3][0]~combout ),
	.datad(\inst_instr_reg|instr_o[31]~16clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_data[3][0]~combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_data[3][0] .lut_mask = 16'hF0CC;
defparam \inst_instr_reg|instr_data[3][0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N20
cycloneive_lcell_comb \inst_instr_reg|instr_o[24]~26 (
// Equation(s):
// \inst_instr_reg|instr_o[24]~26_combout  = (\inst_instr_reg|instr_o[31]~16_combout  & (\inst_instr_reg|instr_data[3][0]~combout )) # (!\inst_instr_reg|instr_o[31]~16_combout  & ((\inst_instr_memory|instr8bit_o [0])))

	.dataa(\inst_instr_reg|instr_data[3][0]~combout ),
	.datab(\inst_instr_reg|instr_o[31]~16_combout ),
	.datac(gnd),
	.datad(\inst_instr_memory|instr8bit_o [0]),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_o[24]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_o[24]~26 .lut_mask = 16'hBB88;
defparam \inst_instr_reg|instr_o[24]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N22
cycloneive_lcell_comb \inst_instr_reg|instr_data[3][1] (
// Equation(s):
// \inst_instr_reg|instr_data[3][1]~combout  = (GLOBAL(\inst_instr_reg|instr_o[31]~16clkctrl_outclk ) & ((\inst_instr_reg|instr_data[3][1]~combout ))) # (!GLOBAL(\inst_instr_reg|instr_o[31]~16clkctrl_outclk ) & (\inst_instr_memory|instr8bit_o [1]))

	.dataa(\inst_instr_memory|instr8bit_o [1]),
	.datab(gnd),
	.datac(\inst_instr_reg|instr_data[3][1]~combout ),
	.datad(\inst_instr_reg|instr_o[31]~16clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_data[3][1]~combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_data[3][1] .lut_mask = 16'hF0AA;
defparam \inst_instr_reg|instr_data[3][1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N8
cycloneive_lcell_comb \inst_instr_reg|instr_o[25]~27 (
// Equation(s):
// \inst_instr_reg|instr_o[25]~27_combout  = (\inst_instr_reg|instr_o[31]~16_combout  & ((\inst_instr_reg|instr_data[3][1]~combout ))) # (!\inst_instr_reg|instr_o[31]~16_combout  & (\inst_instr_memory|instr8bit_o [1]))

	.dataa(\inst_instr_memory|instr8bit_o [1]),
	.datab(\inst_instr_reg|instr_o[31]~16_combout ),
	.datac(\inst_instr_reg|instr_data[3][1]~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_o[25]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_o[25]~27 .lut_mask = 16'hE2E2;
defparam \inst_instr_reg|instr_o[25]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N20
cycloneive_lcell_comb \inst_ProgramCounter|addr_out[3]~3 (
// Equation(s):
// \inst_ProgramCounter|addr_out[3]~3_combout  = (\inst_controlUnit|WideOr10~combout  & (ALUOut[3])) # (!\inst_controlUnit|WideOr10~combout  & ((\inst_alu|Add0~34_combout )))

	.dataa(ALUOut[3]),
	.datab(\inst_controlUnit|WideOr10~combout ),
	.datac(gnd),
	.datad(\inst_alu|Add0~34_combout ),
	.cin(gnd),
	.combout(\inst_ProgramCounter|addr_out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[3]~3 .lut_mask = 16'hBB88;
defparam \inst_ProgramCounter|addr_out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y28_N21
dffeas \inst_ProgramCounter|addr_out[3] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_ProgramCounter|addr_out[3]~3_combout ),
	.asdata(\inst_instr_reg|instr_o[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst_controlUnit|WideOr9~combout ),
	.ena(\inst_ProgramCounter|addr_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ProgramCounter|addr_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[3] .is_wysiwyg = "true";
defparam \inst_ProgramCounter|addr_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y32_N8
cycloneive_lcell_comb \inst_ProgramCounter|addr_out[4]~4 (
// Equation(s):
// \inst_ProgramCounter|addr_out[4]~4_combout  = (\inst_controlUnit|WideOr10~combout  & (ALUOut[4])) # (!\inst_controlUnit|WideOr10~combout  & ((\inst_alu|Add0~40_combout )))

	.dataa(\inst_controlUnit|WideOr10~combout ),
	.datab(ALUOut[4]),
	.datac(gnd),
	.datad(\inst_alu|Add0~40_combout ),
	.cin(gnd),
	.combout(\inst_ProgramCounter|addr_out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[4]~4 .lut_mask = 16'hDD88;
defparam \inst_ProgramCounter|addr_out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y32_N9
dffeas \inst_ProgramCounter|addr_out[4] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_ProgramCounter|addr_out[4]~4_combout ),
	.asdata(\inst_instr_reg|instr_o[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst_controlUnit|WideOr9~combout ),
	.ena(\inst_ProgramCounter|addr_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ProgramCounter|addr_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[4] .is_wysiwyg = "true";
defparam \inst_ProgramCounter|addr_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y29_N14
cycloneive_lcell_comb \inst_instr_reg|instr_data[0][6] (
// Equation(s):
// \inst_instr_reg|instr_data[0][6]~combout  = (GLOBAL(\inst_controlUnit|state.STATE3~clkctrl_outclk ) & (\inst_instr_memory|instr8bit_o [6])) # (!GLOBAL(\inst_controlUnit|state.STATE3~clkctrl_outclk ) & ((\inst_instr_reg|instr_data[0][6]~combout )))

	.dataa(\inst_instr_memory|instr8bit_o [6]),
	.datab(gnd),
	.datac(\inst_instr_reg|instr_data[0][6]~combout ),
	.datad(\inst_controlUnit|state.STATE3~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_data[0][6]~combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_data[0][6] .lut_mask = 16'hAAF0;
defparam \inst_instr_reg|instr_data[0][6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N8
cycloneive_lcell_comb \inst_instr_reg|instr_o[6]~14 (
// Equation(s):
// \inst_instr_reg|instr_o[6]~14_combout  = (\inst_controlUnit|state.STATE3~q  & ((\inst_instr_memory|instr8bit_o [6]))) # (!\inst_controlUnit|state.STATE3~q  & (\inst_instr_reg|instr_data[0][6]~combout ))

	.dataa(\inst_instr_reg|instr_data[0][6]~combout ),
	.datab(gnd),
	.datac(\inst_instr_memory|instr8bit_o [6]),
	.datad(\inst_controlUnit|state.STATE3~q ),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_o[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_o[6]~14 .lut_mask = 16'hF0AA;
defparam \inst_instr_reg|instr_o[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y32_N14
cycloneive_lcell_comb \inst_ProgramCounter|addr_out[6]~6 (
// Equation(s):
// \inst_ProgramCounter|addr_out[6]~6_combout  = (\inst_controlUnit|WideOr10~combout  & (ALUOut[6])) # (!\inst_controlUnit|WideOr10~combout  & ((\inst_alu|Add0~52_combout )))

	.dataa(\inst_controlUnit|WideOr10~combout ),
	.datab(ALUOut[6]),
	.datac(gnd),
	.datad(\inst_alu|Add0~52_combout ),
	.cin(gnd),
	.combout(\inst_ProgramCounter|addr_out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[6]~6 .lut_mask = 16'hDD88;
defparam \inst_ProgramCounter|addr_out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y32_N15
dffeas \inst_ProgramCounter|addr_out[6] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_ProgramCounter|addr_out[6]~6_combout ),
	.asdata(\inst_instr_reg|instr_o[4]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst_controlUnit|WideOr9~combout ),
	.ena(\inst_ProgramCounter|addr_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ProgramCounter|addr_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[6] .is_wysiwyg = "true";
defparam \inst_ProgramCounter|addr_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N12
cycloneive_lcell_comb \inst_mult_2to1_2|res_o[7]~24 (
// Equation(s):
// \inst_mult_2to1_2|res_o[7]~24_combout  = (\inst_controlUnit|state.WRITE_BACK~q  & (\inst_instr_reg|instr_o[7]~13_combout )) # (!\inst_controlUnit|state.WRITE_BACK~q  & ((ALUOut[7])))

	.dataa(gnd),
	.datab(\inst_instr_reg|instr_o[7]~13_combout ),
	.datac(ALUOut[7]),
	.datad(\inst_controlUnit|state.WRITE_BACK~q ),
	.cin(gnd),
	.combout(\inst_mult_2to1_2|res_o[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_2|res_o[7]~24 .lut_mask = 16'hCCF0;
defparam \inst_mult_2to1_2|res_o[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N26
cycloneive_lcell_comb \inst_instr_reg|instr_data[1][0] (
// Equation(s):
// \inst_instr_reg|instr_data[1][0]~combout  = (GLOBAL(\inst_controlUnit|state.STATE2~clkctrl_outclk ) & (\inst_instr_memory|instr8bit_o [0])) # (!GLOBAL(\inst_controlUnit|state.STATE2~clkctrl_outclk ) & ((\inst_instr_reg|instr_data[1][0]~combout )))

	.dataa(\inst_instr_memory|instr8bit_o [0]),
	.datab(gnd),
	.datac(\inst_instr_reg|instr_data[1][0]~combout ),
	.datad(\inst_controlUnit|state.STATE2~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_data[1][0]~combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_data[1][0] .lut_mask = 16'hAAF0;
defparam \inst_instr_reg|instr_data[1][0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N4
cycloneive_lcell_comb \inst_instr_reg|instr_o[8]~12 (
// Equation(s):
// \inst_instr_reg|instr_o[8]~12_combout  = (\inst_controlUnit|state.STATE2~q  & ((\inst_instr_memory|instr8bit_o [0]))) # (!\inst_controlUnit|state.STATE2~q  & (\inst_instr_reg|instr_data[1][0]~combout ))

	.dataa(\inst_instr_reg|instr_data[1][0]~combout ),
	.datab(gnd),
	.datac(\inst_instr_memory|instr8bit_o [0]),
	.datad(\inst_controlUnit|state.STATE2~q ),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_o[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_o[8]~12 .lut_mask = 16'hF0AA;
defparam \inst_instr_reg|instr_o[8]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N18
cycloneive_lcell_comb \inst_instr_reg|instr_data[1][1] (
// Equation(s):
// \inst_instr_reg|instr_data[1][1]~combout  = (GLOBAL(\inst_controlUnit|state.STATE2~clkctrl_outclk ) & (\inst_instr_memory|instr8bit_o [1])) # (!GLOBAL(\inst_controlUnit|state.STATE2~clkctrl_outclk ) & ((\inst_instr_reg|instr_data[1][1]~combout )))

	.dataa(gnd),
	.datab(\inst_instr_memory|instr8bit_o [1]),
	.datac(\inst_controlUnit|state.STATE2~clkctrl_outclk ),
	.datad(\inst_instr_reg|instr_data[1][1]~combout ),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_data[1][1]~combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_data[1][1] .lut_mask = 16'hCFC0;
defparam \inst_instr_reg|instr_data[1][1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N0
cycloneive_lcell_comb \inst_instr_reg|instr_o[9]~11 (
// Equation(s):
// \inst_instr_reg|instr_o[9]~11_combout  = (\inst_controlUnit|state.STATE2~q  & ((\inst_instr_memory|instr8bit_o [1]))) # (!\inst_controlUnit|state.STATE2~q  & (\inst_instr_reg|instr_data[1][1]~combout ))

	.dataa(gnd),
	.datab(\inst_instr_reg|instr_data[1][1]~combout ),
	.datac(\inst_controlUnit|state.STATE2~q ),
	.datad(\inst_instr_memory|instr8bit_o [1]),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_o[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_o[9]~11 .lut_mask = 16'hFC0C;
defparam \inst_instr_reg|instr_o[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N28
cycloneive_lcell_comb \inst_instr_reg|instr_data[1][2] (
// Equation(s):
// \inst_instr_reg|instr_data[1][2]~combout  = (GLOBAL(\inst_controlUnit|state.STATE2~clkctrl_outclk ) & (\inst_instr_memory|instr8bit_o [2])) # (!GLOBAL(\inst_controlUnit|state.STATE2~clkctrl_outclk ) & ((\inst_instr_reg|instr_data[1][2]~combout )))

	.dataa(gnd),
	.datab(\inst_instr_memory|instr8bit_o [2]),
	.datac(\inst_controlUnit|state.STATE2~clkctrl_outclk ),
	.datad(\inst_instr_reg|instr_data[1][2]~combout ),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_data[1][2]~combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_data[1][2] .lut_mask = 16'hCFC0;
defparam \inst_instr_reg|instr_data[1][2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N22
cycloneive_lcell_comb \inst_instr_reg|instr_o[10]~10 (
// Equation(s):
// \inst_instr_reg|instr_o[10]~10_combout  = (\inst_controlUnit|state.STATE2~q  & (\inst_instr_memory|instr8bit_o [2])) # (!\inst_controlUnit|state.STATE2~q  & ((\inst_instr_reg|instr_data[1][2]~combout )))

	.dataa(\inst_instr_memory|instr8bit_o [2]),
	.datab(\inst_instr_reg|instr_data[1][2]~combout ),
	.datac(gnd),
	.datad(\inst_controlUnit|state.STATE2~q ),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_o[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_o[10]~10 .lut_mask = 16'hAACC;
defparam \inst_instr_reg|instr_o[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N26
cycloneive_lcell_comb \inst_ProgramCounter|addr_out[10]~10 (
// Equation(s):
// \inst_ProgramCounter|addr_out[10]~10_combout  = (\inst_controlUnit|WideOr10~combout  & (ALUOut[10])) # (!\inst_controlUnit|WideOr10~combout  & ((\inst_alu|Add0~76_combout )))

	.dataa(\inst_controlUnit|WideOr10~combout ),
	.datab(ALUOut[10]),
	.datac(gnd),
	.datad(\inst_alu|Add0~76_combout ),
	.cin(gnd),
	.combout(\inst_ProgramCounter|addr_out[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[10]~10 .lut_mask = 16'hDD88;
defparam \inst_ProgramCounter|addr_out[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y28_N27
dffeas \inst_ProgramCounter|addr_out[10] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_ProgramCounter|addr_out[10]~10_combout ),
	.asdata(\inst_instr_reg|instr_o[8]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst_controlUnit|WideOr9~combout ),
	.ena(\inst_ProgramCounter|addr_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ProgramCounter|addr_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[10] .is_wysiwyg = "true";
defparam \inst_ProgramCounter|addr_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y32_N24
cycloneive_lcell_comb \inst_ProgramCounter|addr_out[13]~13 (
// Equation(s):
// \inst_ProgramCounter|addr_out[13]~13_combout  = (\inst_controlUnit|WideOr10~combout  & (ALUOut[13])) # (!\inst_controlUnit|WideOr10~combout  & ((\inst_alu|Add0~94_combout )))

	.dataa(ALUOut[13]),
	.datab(\inst_controlUnit|WideOr10~combout ),
	.datac(gnd),
	.datad(\inst_alu|Add0~94_combout ),
	.cin(gnd),
	.combout(\inst_ProgramCounter|addr_out[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[13]~13 .lut_mask = 16'hBB88;
defparam \inst_ProgramCounter|addr_out[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N8
cycloneive_lcell_comb \inst_instr_reg|instr_data[1][3] (
// Equation(s):
// \inst_instr_reg|instr_data[1][3]~combout  = (GLOBAL(\inst_controlUnit|state.STATE2~clkctrl_outclk ) & (\inst_instr_memory|instr8bit_o [3])) # (!GLOBAL(\inst_controlUnit|state.STATE2~clkctrl_outclk ) & ((\inst_instr_reg|instr_data[1][3]~combout )))

	.dataa(gnd),
	.datab(\inst_instr_memory|instr8bit_o [3]),
	.datac(\inst_instr_reg|instr_data[1][3]~combout ),
	.datad(\inst_controlUnit|state.STATE2~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_data[1][3]~combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_data[1][3] .lut_mask = 16'hCCF0;
defparam \inst_instr_reg|instr_data[1][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N12
cycloneive_lcell_comb \inst_instr_reg|instr_o[11]~9 (
// Equation(s):
// \inst_instr_reg|instr_o[11]~9_combout  = (\inst_controlUnit|state.STATE2~q  & ((\inst_instr_memory|instr8bit_o [3]))) # (!\inst_controlUnit|state.STATE2~q  & (\inst_instr_reg|instr_data[1][3]~combout ))

	.dataa(gnd),
	.datab(\inst_instr_reg|instr_data[1][3]~combout ),
	.datac(\inst_instr_memory|instr8bit_o [3]),
	.datad(\inst_controlUnit|state.STATE2~q ),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_o[11]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_o[11]~9 .lut_mask = 16'hF0CC;
defparam \inst_instr_reg|instr_o[11]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y32_N25
dffeas \inst_ProgramCounter|addr_out[13] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_ProgramCounter|addr_out[13]~13_combout ),
	.asdata(\inst_instr_reg|instr_o[11]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst_controlUnit|WideOr9~combout ),
	.ena(\inst_ProgramCounter|addr_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ProgramCounter|addr_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[13] .is_wysiwyg = "true";
defparam \inst_ProgramCounter|addr_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N22
cycloneive_lcell_comb \inst_ProgramCounter|addr_out[15]~15 (
// Equation(s):
// \inst_ProgramCounter|addr_out[15]~15_combout  = (\inst_controlUnit|WideOr10~combout  & (ALUOut[15])) # (!\inst_controlUnit|WideOr10~combout  & ((\inst_alu|Add0~106_combout )))

	.dataa(ALUOut[15]),
	.datab(\inst_controlUnit|WideOr10~combout ),
	.datac(gnd),
	.datad(\inst_alu|Add0~106_combout ),
	.cin(gnd),
	.combout(\inst_ProgramCounter|addr_out[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[15]~15 .lut_mask = 16'hBB88;
defparam \inst_ProgramCounter|addr_out[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y29_N23
dffeas \inst_ProgramCounter|addr_out[15] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_ProgramCounter|addr_out[15]~15_combout ),
	.asdata(\inst_instr_reg|instr_o[13]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst_controlUnit|WideOr9~combout ),
	.ena(\inst_ProgramCounter|addr_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ProgramCounter|addr_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[15] .is_wysiwyg = "true";
defparam \inst_ProgramCounter|addr_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N8
cycloneive_lcell_comb \inst_ProgramCounter|addr_out[16]~16 (
// Equation(s):
// \inst_ProgramCounter|addr_out[16]~16_combout  = (\inst_controlUnit|WideOr10~combout  & (ALUOut[16])) # (!\inst_controlUnit|WideOr10~combout  & ((\inst_alu|Add0~112_combout )))

	.dataa(ALUOut[16]),
	.datab(\inst_controlUnit|WideOr10~combout ),
	.datac(gnd),
	.datad(\inst_alu|Add0~112_combout ),
	.cin(gnd),
	.combout(\inst_ProgramCounter|addr_out[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[16]~16 .lut_mask = 16'hBB88;
defparam \inst_ProgramCounter|addr_out[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y28_N9
dffeas \inst_ProgramCounter|addr_out[16] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_ProgramCounter|addr_out[16]~16_combout ),
	.asdata(\inst_instr_reg|instr_o[14]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst_controlUnit|WideOr9~combout ),
	.ena(\inst_ProgramCounter|addr_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ProgramCounter|addr_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[16] .is_wysiwyg = "true";
defparam \inst_ProgramCounter|addr_out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y31_N20
cycloneive_lcell_comb \inst_mult_4to1|Mux13~2 (
// Equation(s):
// \inst_mult_4to1|Mux13~2_combout  = (!\inst_controlUnit|state.REG_FETCH~q  & (!\inst_controlUnit|state.MEM_ADRR_COMPUTATION~q  & (\inst_controlUnit|WideOr0~0_combout  & \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a18 )))

	.dataa(\inst_controlUnit|state.REG_FETCH~q ),
	.datab(\inst_controlUnit|state.MEM_ADRR_COMPUTATION~q ),
	.datac(\inst_controlUnit|WideOr0~0_combout ),
	.datad(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\inst_mult_4to1|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_4to1|Mux13~2 .lut_mask = 16'h1000;
defparam \inst_mult_4to1|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y31_N22
cycloneive_lcell_comb \inst_ProgramCounter|addr_out[18]~feeder (
// Equation(s):
// \inst_ProgramCounter|addr_out[18]~feeder_combout  = \inst_ProgramCounter|addr_out[18]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_ProgramCounter|addr_out[18]~18_combout ),
	.cin(gnd),
	.combout(\inst_ProgramCounter|addr_out[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[18]~feeder .lut_mask = 16'hFF00;
defparam \inst_ProgramCounter|addr_out[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y31_N23
dffeas \inst_ProgramCounter|addr_out[18] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_ProgramCounter|addr_out[18]~feeder_combout ),
	.asdata(ALUOut[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_controlUnit|WideOr9~combout ),
	.sload(\inst_controlUnit|WideOr10~combout ),
	.ena(\inst_ProgramCounter|addr_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ProgramCounter|addr_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[18] .is_wysiwyg = "true";
defparam \inst_ProgramCounter|addr_out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N0
cycloneive_lcell_comb \inst_ProgramCounter|addr_out[23]~feeder (
// Equation(s):
// \inst_ProgramCounter|addr_out[23]~feeder_combout  = \inst_ProgramCounter|addr_out[23]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_ProgramCounter|addr_out[23]~23_combout ),
	.cin(gnd),
	.combout(\inst_ProgramCounter|addr_out[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[23]~feeder .lut_mask = 16'hFF00;
defparam \inst_ProgramCounter|addr_out[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y30_N1
dffeas \inst_ProgramCounter|addr_out[23] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_ProgramCounter|addr_out[23]~feeder_combout ),
	.asdata(ALUOut[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_controlUnit|WideOr9~combout ),
	.sload(\inst_controlUnit|WideOr10~combout ),
	.ena(\inst_ProgramCounter|addr_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ProgramCounter|addr_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[23] .is_wysiwyg = "true";
defparam \inst_ProgramCounter|addr_out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N0
cycloneive_lcell_comb \inst_mult_4to1|Mux6~2 (
// Equation(s):
// \inst_mult_4to1|Mux6~2_combout  = (\inst_controlUnit|WideOr0~0_combout  & (!\inst_controlUnit|state.MEM_ADRR_COMPUTATION~q  & (\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a25  & !\inst_controlUnit|state.REG_FETCH~q )))

	.dataa(\inst_controlUnit|WideOr0~0_combout ),
	.datab(\inst_controlUnit|state.MEM_ADRR_COMPUTATION~q ),
	.datac(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a25 ),
	.datad(\inst_controlUnit|state.REG_FETCH~q ),
	.cin(gnd),
	.combout(\inst_mult_4to1|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_4to1|Mux6~2 .lut_mask = 16'h0020;
defparam \inst_mult_4to1|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N4
cycloneive_lcell_comb \inst_ProgramCounter|addr_out[26]~feeder (
// Equation(s):
// \inst_ProgramCounter|addr_out[26]~feeder_combout  = \inst_ProgramCounter|addr_out[26]~26_combout 

	.dataa(\inst_ProgramCounter|addr_out[26]~26_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_ProgramCounter|addr_out[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[26]~feeder .lut_mask = 16'hAAAA;
defparam \inst_ProgramCounter|addr_out[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y30_N5
dffeas \inst_ProgramCounter|addr_out[26] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_ProgramCounter|addr_out[26]~feeder_combout ),
	.asdata(ALUOut[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_controlUnit|WideOr9~combout ),
	.sload(\inst_controlUnit|WideOr10~combout ),
	.ena(\inst_ProgramCounter|addr_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ProgramCounter|addr_out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[26] .is_wysiwyg = "true";
defparam \inst_ProgramCounter|addr_out[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N14
cycloneive_lcell_comb \inst_instr_reg|instr_o[27]~30 (
// Equation(s):
// \inst_instr_reg|instr_o[27]~30_combout  = (\inst_instr_reg|instr_o[31]~16_combout  & (\inst_instr_reg|instr_data[3][3]~combout )) # (!\inst_instr_reg|instr_o[31]~16_combout  & ((\inst_instr_memory|instr8bit_o [3])))

	.dataa(\inst_instr_reg|instr_data[3][3]~combout ),
	.datab(\inst_instr_reg|instr_o[31]~16_combout ),
	.datac(gnd),
	.datad(\inst_instr_memory|instr8bit_o [3]),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_o[27]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_o[27]~30 .lut_mask = 16'hBB88;
defparam \inst_instr_reg|instr_o[27]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N24
cycloneive_lcell_comb \inst_ProgramCounter|addr_out[27]~feeder (
// Equation(s):
// \inst_ProgramCounter|addr_out[27]~feeder_combout  = \inst_ProgramCounter|addr_out[27]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_ProgramCounter|addr_out[27]~27_combout ),
	.cin(gnd),
	.combout(\inst_ProgramCounter|addr_out[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[27]~feeder .lut_mask = 16'hFF00;
defparam \inst_ProgramCounter|addr_out[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y27_N25
dffeas \inst_ProgramCounter|addr_out[27] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_ProgramCounter|addr_out[27]~feeder_combout ),
	.asdata(ALUOut[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_controlUnit|WideOr9~combout ),
	.sload(\inst_controlUnit|WideOr10~combout ),
	.ena(\inst_ProgramCounter|addr_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ProgramCounter|addr_out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[27] .is_wysiwyg = "true";
defparam \inst_ProgramCounter|addr_out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N0
cycloneive_lcell_comb \inst_mult_4to1|Mux3~2 (
// Equation(s):
// \inst_mult_4to1|Mux3~2_combout  = (!\inst_controlUnit|state.MEM_ADRR_COMPUTATION~q  & (\inst_controlUnit|WideOr0~0_combout  & (!\inst_controlUnit|state.REG_FETCH~q  & \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a28 )))

	.dataa(\inst_controlUnit|state.MEM_ADRR_COMPUTATION~q ),
	.datab(\inst_controlUnit|WideOr0~0_combout ),
	.datac(\inst_controlUnit|state.REG_FETCH~q ),
	.datad(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(\inst_mult_4to1|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_4to1|Mux3~2 .lut_mask = 16'h0400;
defparam \inst_mult_4to1|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N20
cycloneive_lcell_comb \inst_ProgramCounter|addr_out[28]~feeder (
// Equation(s):
// \inst_ProgramCounter|addr_out[28]~feeder_combout  = \inst_ProgramCounter|addr_out[28]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_ProgramCounter|addr_out[28]~28_combout ),
	.cin(gnd),
	.combout(\inst_ProgramCounter|addr_out[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[28]~feeder .lut_mask = 16'hFF00;
defparam \inst_ProgramCounter|addr_out[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y30_N21
dffeas \inst_ProgramCounter|addr_out[28] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_ProgramCounter|addr_out[28]~feeder_combout ),
	.asdata(ALUOut[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_controlUnit|WideOr9~combout ),
	.sload(\inst_controlUnit|WideOr10~combout ),
	.ena(\inst_ProgramCounter|addr_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ProgramCounter|addr_out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[28] .is_wysiwyg = "true";
defparam \inst_ProgramCounter|addr_out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N6
cycloneive_lcell_comb \inst_instr_reg|instr_data[3][7] (
// Equation(s):
// \inst_instr_reg|instr_data[3][7]~combout  = (GLOBAL(\inst_instr_reg|instr_o[31]~16clkctrl_outclk ) & ((\inst_instr_reg|instr_data[3][7]~combout ))) # (!GLOBAL(\inst_instr_reg|instr_o[31]~16clkctrl_outclk ) & (\inst_instr_memory|instr8bit_o [7]))

	.dataa(gnd),
	.datab(\inst_instr_memory|instr8bit_o [7]),
	.datac(\inst_instr_reg|instr_o[31]~16clkctrl_outclk ),
	.datad(\inst_instr_reg|instr_data[3][7]~combout ),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_data[3][7]~combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_data[3][7] .lut_mask = 16'hFC0C;
defparam \inst_instr_reg|instr_data[3][7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N20
cycloneive_lcell_comb \inst_instr_reg|instr_o[31]~17 (
// Equation(s):
// \inst_instr_reg|instr_o[31]~17_combout  = (\inst_instr_reg|instr_o[31]~16_combout  & (\inst_instr_reg|instr_data[3][7]~combout )) # (!\inst_instr_reg|instr_o[31]~16_combout  & ((\inst_instr_memory|instr8bit_o [7])))

	.dataa(\inst_instr_reg|instr_data[3][7]~combout ),
	.datab(\inst_instr_memory|instr8bit_o [7]),
	.datac(gnd),
	.datad(\inst_instr_reg|instr_o[31]~16_combout ),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_o[31]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_o[31]~17 .lut_mask = 16'hAACC;
defparam \inst_instr_reg|instr_o[31]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X24_Y29_N0
cycloneive_ram_block \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0 (
	.portawe(\inst_controlUnit|RegWrite_o~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i_top~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\inst_mult_2to1_2|res_o[31]~0_combout ,\inst_mult_2to1_2|res_o[30]~1_combout ,\inst_mult_2to1_2|res_o[29]~2_combout ,\inst_mult_2to1_2|res_o[28]~3_combout ,\inst_mult_2to1_2|res_o[27]~4_combout ,\inst_mult_2to1_2|res_o[26]~5_combout ,
\inst_mult_2to1_2|res_o[25]~6_combout ,\inst_mult_2to1_2|res_o[24]~7_combout ,\inst_mult_2to1_2|res_o[23]~8_combout ,\inst_mult_2to1_2|res_o[22]~9_combout ,\inst_mult_2to1_2|res_o[21]~10_combout ,\inst_mult_2to1_2|res_o[20]~11_combout ,
\inst_mult_2to1_2|res_o[19]~12_combout ,\inst_mult_2to1_2|res_o[18]~13_combout ,\inst_mult_2to1_2|res_o[17]~14_combout ,\inst_mult_2to1_2|res_o[16]~15_combout ,\inst_mult_2to1_2|res_o[15]~16_combout ,\inst_mult_2to1_2|res_o[14]~17_combout ,
\inst_mult_2to1_2|res_o[13]~18_combout ,\inst_mult_2to1_2|res_o[12]~19_combout ,\inst_mult_2to1_2|res_o[11]~20_combout ,\inst_mult_2to1_2|res_o[10]~21_combout ,\inst_mult_2to1_2|res_o[9]~22_combout ,\inst_mult_2to1_2|res_o[8]~23_combout ,
\inst_mult_2to1_2|res_o[7]~24_combout ,\inst_mult_2to1_2|res_o[6]~25_combout ,\inst_mult_2to1_2|res_o[5]~26_combout ,\inst_mult_2to1_2|res_o[4]~27_combout ,\inst_mult_2to1_2|res_o[3]~28_combout ,\inst_mult_2to1_2|res_o[2]~29_combout ,
\inst_mult_2to1_2|res_o[1]~30_combout ,\inst_mult_2to1_2|res_o[0]~31_combout }),
	.portaaddr({\inst_mult_2to1_3|res_o[4]~4_combout ,\inst_mult_2to1_3|res_o[3]~3_combout ,\inst_mult_2to1_3|res_o[2]~2_combout ,\inst_mult_2to1_3|res_o[1]~1_combout ,\inst_mult_2to1_3|res_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\inst_instr_reg|instr_o[20]~22_combout ,\inst_instr_reg|instr_o[19]~21_combout ,\inst_instr_reg|instr_o[18]~20_combout ,\inst_instr_reg|instr_o[17]~19_combout ,\inst_instr_reg|instr_o[16]~18_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0 .init_file = "db/mips_top.ram0_reg_file_c5668544.hdl.mif";
defparam \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "reg_file:inst_reg_file|altsyncram:mem_reg_file_rtl_1|altsyncram_4kl1:auto_generated|ALTSYNCRAM";
defparam \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0 .mem_init0 = 1152'h00000000000000000100000000200000000300000000400000000500000000600000000700000000800000000900000000A00000000B00000000C00000000D00000000E00000000F00000001000000001100000001200000001300000001400000001500000001600000001700000001800000001900000001A00000001B00000001C00000001D00000001E00000001F;
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N2
cycloneive_lcell_comb \inst_mult_4to1|Mux0~2 (
// Equation(s):
// \inst_mult_4to1|Mux0~2_combout  = (!\inst_controlUnit|state.REG_FETCH~q  & (!\inst_controlUnit|state.MEM_ADRR_COMPUTATION~q  & (\inst_controlUnit|WideOr0~0_combout  & \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a31 )))

	.dataa(\inst_controlUnit|state.REG_FETCH~q ),
	.datab(\inst_controlUnit|state.MEM_ADRR_COMPUTATION~q ),
	.datac(\inst_controlUnit|WideOr0~0_combout ),
	.datad(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\inst_mult_4to1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_4to1|Mux0~2 .lut_mask = 16'h1000;
defparam \inst_mult_4to1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N4
cycloneive_lcell_comb \inst_ProgramCounter|addr_out[31]~feeder (
// Equation(s):
// \inst_ProgramCounter|addr_out[31]~feeder_combout  = \inst_ProgramCounter|addr_out[31]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_ProgramCounter|addr_out[31]~31_combout ),
	.cin(gnd),
	.combout(\inst_ProgramCounter|addr_out[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[31]~feeder .lut_mask = 16'hFF00;
defparam \inst_ProgramCounter|addr_out[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y30_N5
dffeas \inst_ProgramCounter|addr_out[31] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_ProgramCounter|addr_out[31]~feeder_combout ),
	.asdata(ALUOut[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_controlUnit|WideOr9~combout ),
	.sload(\inst_controlUnit|WideOr10~combout ),
	.ena(\inst_ProgramCounter|addr_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ProgramCounter|addr_out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[31] .is_wysiwyg = "true";
defparam \inst_ProgramCounter|addr_out[31] .power_up = "low";
// synopsys translate_on

// Location: M9K_X24_Y28_N0
cycloneive_ram_block \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\inst_controlUnit|RegWrite_o~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_i_top~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\inst_mult_2to1_2|res_o[31]~0_combout ,\inst_mult_2to1_2|res_o[30]~1_combout ,\inst_mult_2to1_2|res_o[29]~2_combout ,\inst_mult_2to1_2|res_o[28]~3_combout ,\inst_mult_2to1_2|res_o[27]~4_combout ,\inst_mult_2to1_2|res_o[26]~5_combout ,
\inst_mult_2to1_2|res_o[25]~6_combout ,\inst_mult_2to1_2|res_o[24]~7_combout ,\inst_mult_2to1_2|res_o[23]~8_combout ,\inst_mult_2to1_2|res_o[22]~9_combout ,\inst_mult_2to1_2|res_o[21]~10_combout ,\inst_mult_2to1_2|res_o[20]~11_combout ,
\inst_mult_2to1_2|res_o[19]~12_combout ,\inst_mult_2to1_2|res_o[18]~13_combout ,\inst_mult_2to1_2|res_o[17]~14_combout ,\inst_mult_2to1_2|res_o[16]~15_combout ,\inst_mult_2to1_2|res_o[15]~16_combout ,\inst_mult_2to1_2|res_o[14]~17_combout ,
\inst_mult_2to1_2|res_o[13]~18_combout ,\inst_mult_2to1_2|res_o[12]~19_combout ,\inst_mult_2to1_2|res_o[11]~20_combout ,\inst_mult_2to1_2|res_o[10]~21_combout ,\inst_mult_2to1_2|res_o[9]~22_combout ,\inst_mult_2to1_2|res_o[8]~23_combout ,
\inst_mult_2to1_2|res_o[7]~24_combout ,\inst_mult_2to1_2|res_o[6]~25_combout ,\inst_mult_2to1_2|res_o[5]~26_combout ,\inst_mult_2to1_2|res_o[4]~27_combout ,\inst_mult_2to1_2|res_o[3]~28_combout ,\inst_mult_2to1_2|res_o[2]~29_combout ,
\inst_mult_2to1_2|res_o[1]~30_combout ,\inst_mult_2to1_2|res_o[0]~31_combout }),
	.portaaddr({\inst_mult_2to1_3|res_o[4]~4_combout ,\inst_mult_2to1_3|res_o[3]~3_combout ,\inst_mult_2to1_3|res_o[2]~2_combout ,\inst_mult_2to1_3|res_o[1]~1_combout ,\inst_mult_2to1_3|res_o[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\inst_instr_reg|instr_o[25]~27_combout ,\inst_instr_reg|instr_o[24]~26_combout ,\inst_instr_reg|instr_o[23]~25_combout ,\inst_instr_reg|instr_o[22]~24_combout ,\inst_instr_reg|instr_o[21]~23_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0 .init_file = "db/mips_top.ram0_reg_file_c5668544.hdl.mif";
defparam \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "reg_file:inst_reg_file|altsyncram:mem_reg_file_rtl_0|altsyncram_4kl1:auto_generated|ALTSYNCRAM";
defparam \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 1152'h00000000000000000100000000200000000300000000400000000500000000600000000700000000800000000900000000A00000000B00000000C00000000D00000000E00000000F00000001000000001100000001200000001300000001400000001500000001600000001700000001800000001900000001A00000001B00000001C00000001D00000001E00000001F;
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N26
cycloneive_lcell_comb \inst_mult_2to1_1|res_o[31]~0 (
// Equation(s):
// \inst_mult_2to1_1|res_o[31]~0_combout  = (\inst_controlUnit|WideOr0~0_combout  & ((\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a31 ))) # (!\inst_controlUnit|WideOr0~0_combout  & (\inst_ProgramCounter|addr_out [31]))

	.dataa(\inst_controlUnit|WideOr0~0_combout ),
	.datab(\inst_ProgramCounter|addr_out [31]),
	.datac(gnd),
	.datad(\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\inst_mult_2to1_1|res_o[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_1|res_o[31]~0 .lut_mask = 16'hEE44;
defparam \inst_mult_2to1_1|res_o[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N10
cycloneive_lcell_comb \inst_alu|Mux0~0 (
// Equation(s):
// \inst_alu|Mux0~0_combout  = (!\inst_alu|Mux22~0_combout  & ((\inst_mult_4to1|Mux0~2_combout ) # (\inst_mult_2to1_1|res_o[31]~0_combout )))

	.dataa(gnd),
	.datab(\inst_mult_4to1|Mux0~2_combout ),
	.datac(\inst_mult_2to1_1|res_o[31]~0_combout ),
	.datad(\inst_alu|Mux22~0_combout ),
	.cin(gnd),
	.combout(\inst_alu|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Mux0~0 .lut_mask = 16'h00FC;
defparam \inst_alu|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N28
cycloneive_lcell_comb \inst_ALUControl|Mux0~2 (
// Equation(s):
// \inst_ALUControl|Mux0~2_combout  = (\inst_instr_reg|instr_o[1]~3_combout  & (!\inst_instr_reg|instr_o[2]~2_combout  & (!\inst_instr_reg|instr_o[0]~15_combout  & \inst_ALUControl|Mux0~1_combout )))

	.dataa(\inst_instr_reg|instr_o[1]~3_combout ),
	.datab(\inst_instr_reg|instr_o[2]~2_combout ),
	.datac(\inst_instr_reg|instr_o[0]~15_combout ),
	.datad(\inst_ALUControl|Mux0~1_combout ),
	.cin(gnd),
	.combout(\inst_ALUControl|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALUControl|Mux0~2 .lut_mask = 16'h0200;
defparam \inst_ALUControl|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N8
cycloneive_lcell_comb \inst_alu|Add0~9 (
// Equation(s):
// \inst_alu|Add0~9_combout  = (!\inst_ALUControl|Mux0~2_combout  & (!\inst_controlUnit|state.BRANCH_COMPLETION~q  & \inst_ALUControl|aluControl_o[1]~2_combout ))

	.dataa(\inst_ALUControl|Mux0~2_combout ),
	.datab(\inst_controlUnit|state.BRANCH_COMPLETION~q ),
	.datac(gnd),
	.datad(\inst_ALUControl|aluControl_o[1]~2_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~9 .lut_mask = 16'h1100;
defparam \inst_alu|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N18
cycloneive_lcell_comb \inst_alu|Add0~181 (
// Equation(s):
// \inst_alu|Add0~181_combout  = \inst_mult_4to1|Mux0~2_combout  $ (((\inst_controlUnit|state.BRANCH_COMPLETION~q ) # (\inst_ALUControl|Mux0~2_combout )))

	.dataa(gnd),
	.datab(\inst_controlUnit|state.BRANCH_COMPLETION~q ),
	.datac(\inst_ALUControl|Mux0~2_combout ),
	.datad(\inst_mult_4to1|Mux0~2_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~181_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~181 .lut_mask = 16'h03FC;
defparam \inst_alu|Add0~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N30
cycloneive_lcell_comb \inst_mult_4to1|Mux1~2 (
// Equation(s):
// \inst_mult_4to1|Mux1~2_combout  = (!\inst_controlUnit|state.MEM_ADRR_COMPUTATION~q  & (!\inst_controlUnit|state.REG_FETCH~q  & (\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a30  & \inst_controlUnit|WideOr0~0_combout )))

	.dataa(\inst_controlUnit|state.MEM_ADRR_COMPUTATION~q ),
	.datab(\inst_controlUnit|state.REG_FETCH~q ),
	.datac(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a30 ),
	.datad(\inst_controlUnit|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\inst_mult_4to1|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_4to1|Mux1~2 .lut_mask = 16'h1000;
defparam \inst_mult_4to1|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N24
cycloneive_lcell_comb \inst_alu|Add0~176 (
// Equation(s):
// \inst_alu|Add0~176_combout  = \inst_mult_4to1|Mux1~2_combout  $ (((\inst_controlUnit|state.BRANCH_COMPLETION~q ) # (\inst_ALUControl|Mux0~2_combout )))

	.dataa(gnd),
	.datab(\inst_controlUnit|state.BRANCH_COMPLETION~q ),
	.datac(\inst_mult_4to1|Mux1~2_combout ),
	.datad(\inst_ALUControl|Mux0~2_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~176_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~176 .lut_mask = 16'h0F3C;
defparam \inst_alu|Add0~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N24
cycloneive_lcell_comb \inst_alu|Add0~171 (
// Equation(s):
// \inst_alu|Add0~171_combout  = \inst_mult_4to1|Mux2~2_combout  $ (((\inst_controlUnit|state.BRANCH_COMPLETION~q ) # (\inst_ALUControl|Mux0~2_combout )))

	.dataa(gnd),
	.datab(\inst_controlUnit|state.BRANCH_COMPLETION~q ),
	.datac(\inst_ALUControl|Mux0~2_combout ),
	.datad(\inst_mult_4to1|Mux2~2_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~171_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~171 .lut_mask = 16'h03FC;
defparam \inst_alu|Add0~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N8
cycloneive_lcell_comb \inst_ProgramCounter|addr_out[29]~feeder (
// Equation(s):
// \inst_ProgramCounter|addr_out[29]~feeder_combout  = \inst_ProgramCounter|addr_out[29]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_ProgramCounter|addr_out[29]~29_combout ),
	.cin(gnd),
	.combout(\inst_ProgramCounter|addr_out[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[29]~feeder .lut_mask = 16'hFF00;
defparam \inst_ProgramCounter|addr_out[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y30_N9
dffeas \inst_ProgramCounter|addr_out[29] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_ProgramCounter|addr_out[29]~feeder_combout ),
	.asdata(ALUOut[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_controlUnit|WideOr9~combout ),
	.sload(\inst_controlUnit|WideOr10~combout ),
	.ena(\inst_ProgramCounter|addr_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ProgramCounter|addr_out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[29] .is_wysiwyg = "true";
defparam \inst_ProgramCounter|addr_out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N28
cycloneive_lcell_comb \inst_mult_2to1_1|res_o[29]~2 (
// Equation(s):
// \inst_mult_2to1_1|res_o[29]~2_combout  = (\inst_controlUnit|WideOr0~0_combout  & ((\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a29 ))) # (!\inst_controlUnit|WideOr0~0_combout  & (\inst_ProgramCounter|addr_out [29]))

	.dataa(\inst_controlUnit|WideOr0~0_combout ),
	.datab(\inst_ProgramCounter|addr_out [29]),
	.datac(gnd),
	.datad(\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\inst_mult_2to1_1|res_o[29]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_1|res_o[29]~2 .lut_mask = 16'hEE44;
defparam \inst_mult_2to1_1|res_o[29]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N16
cycloneive_lcell_comb \inst_alu|Add0~166 (
// Equation(s):
// \inst_alu|Add0~166_combout  = \inst_mult_4to1|Mux3~2_combout  $ (((\inst_ALUControl|Mux0~2_combout ) # (\inst_controlUnit|state.BRANCH_COMPLETION~q )))

	.dataa(\inst_ALUControl|Mux0~2_combout ),
	.datab(\inst_controlUnit|state.BRANCH_COMPLETION~q ),
	.datac(gnd),
	.datad(\inst_mult_4to1|Mux3~2_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~166_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~166 .lut_mask = 16'h11EE;
defparam \inst_alu|Add0~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N22
cycloneive_lcell_comb \inst_mult_4to1|Mux4~2 (
// Equation(s):
// \inst_mult_4to1|Mux4~2_combout  = (!\inst_controlUnit|state.MEM_ADRR_COMPUTATION~q  & (\inst_controlUnit|WideOr0~0_combout  & (!\inst_controlUnit|state.REG_FETCH~q  & \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a27 )))

	.dataa(\inst_controlUnit|state.MEM_ADRR_COMPUTATION~q ),
	.datab(\inst_controlUnit|WideOr0~0_combout ),
	.datac(\inst_controlUnit|state.REG_FETCH~q ),
	.datad(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\inst_mult_4to1|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_4to1|Mux4~2 .lut_mask = 16'h0400;
defparam \inst_mult_4to1|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N18
cycloneive_lcell_comb \inst_alu|Add0~162 (
// Equation(s):
// \inst_alu|Add0~162_combout  = \inst_mult_4to1|Mux4~2_combout  $ (((\inst_ALUControl|Mux0~2_combout ) # (\inst_controlUnit|state.BRANCH_COMPLETION~q )))

	.dataa(gnd),
	.datab(\inst_ALUControl|Mux0~2_combout ),
	.datac(\inst_mult_4to1|Mux4~2_combout ),
	.datad(\inst_controlUnit|state.BRANCH_COMPLETION~q ),
	.cin(gnd),
	.combout(\inst_alu|Add0~162_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~162 .lut_mask = 16'h0F3C;
defparam \inst_alu|Add0~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N14
cycloneive_lcell_comb \inst_mult_4to1|Mux5~2 (
// Equation(s):
// \inst_mult_4to1|Mux5~2_combout  = (!\inst_controlUnit|state.REG_FETCH~q  & (\inst_controlUnit|WideOr0~0_combout  & (\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a26  & !\inst_controlUnit|state.MEM_ADRR_COMPUTATION~q )))

	.dataa(\inst_controlUnit|state.REG_FETCH~q ),
	.datab(\inst_controlUnit|WideOr0~0_combout ),
	.datac(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a26 ),
	.datad(\inst_controlUnit|state.MEM_ADRR_COMPUTATION~q ),
	.cin(gnd),
	.combout(\inst_mult_4to1|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_4to1|Mux5~2 .lut_mask = 16'h0040;
defparam \inst_mult_4to1|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N30
cycloneive_lcell_comb \inst_alu|Add0~158 (
// Equation(s):
// \inst_alu|Add0~158_combout  = \inst_mult_4to1|Mux5~2_combout  $ (((\inst_ALUControl|Mux0~2_combout ) # (\inst_controlUnit|state.BRANCH_COMPLETION~q )))

	.dataa(gnd),
	.datab(\inst_ALUControl|Mux0~2_combout ),
	.datac(\inst_mult_4to1|Mux5~2_combout ),
	.datad(\inst_controlUnit|state.BRANCH_COMPLETION~q ),
	.cin(gnd),
	.combout(\inst_alu|Add0~158_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~158 .lut_mask = 16'h0F3C;
defparam \inst_alu|Add0~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N14
cycloneive_lcell_comb \inst_alu|Add0~153 (
// Equation(s):
// \inst_alu|Add0~153_combout  = \inst_mult_4to1|Mux6~2_combout  $ (((\inst_ALUControl|Mux0~2_combout ) # (\inst_controlUnit|state.BRANCH_COMPLETION~q )))

	.dataa(gnd),
	.datab(\inst_ALUControl|Mux0~2_combout ),
	.datac(\inst_controlUnit|state.BRANCH_COMPLETION~q ),
	.datad(\inst_mult_4to1|Mux6~2_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~153_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~153 .lut_mask = 16'h03FC;
defparam \inst_alu|Add0~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N16
cycloneive_lcell_comb \inst_ProgramCounter|addr_out[24]~feeder (
// Equation(s):
// \inst_ProgramCounter|addr_out[24]~feeder_combout  = \inst_ProgramCounter|addr_out[24]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_ProgramCounter|addr_out[24]~24_combout ),
	.cin(gnd),
	.combout(\inst_ProgramCounter|addr_out[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[24]~feeder .lut_mask = 16'hFF00;
defparam \inst_ProgramCounter|addr_out[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y30_N17
dffeas \inst_ProgramCounter|addr_out[24] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_ProgramCounter|addr_out[24]~feeder_combout ),
	.asdata(ALUOut[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_controlUnit|WideOr9~combout ),
	.sload(\inst_controlUnit|WideOr10~combout ),
	.ena(\inst_ProgramCounter|addr_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ProgramCounter|addr_out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[24] .is_wysiwyg = "true";
defparam \inst_ProgramCounter|addr_out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N0
cycloneive_lcell_comb \inst_mult_2to1_1|res_o[24]~7 (
// Equation(s):
// \inst_mult_2to1_1|res_o[24]~7_combout  = (\inst_controlUnit|WideOr0~0_combout  & ((\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a24 ))) # (!\inst_controlUnit|WideOr0~0_combout  & (\inst_ProgramCounter|addr_out [24]))

	.dataa(gnd),
	.datab(\inst_ProgramCounter|addr_out [24]),
	.datac(\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\inst_controlUnit|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\inst_mult_2to1_1|res_o[24]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_1|res_o[24]~7 .lut_mask = 16'hF0CC;
defparam \inst_mult_2to1_1|res_o[24]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N16
cycloneive_lcell_comb \inst_alu|Add0~147 (
// Equation(s):
// \inst_alu|Add0~147_combout  = \inst_mult_4to1|Mux7~2_combout  $ (((\inst_controlUnit|state.BRANCH_COMPLETION~q ) # (\inst_ALUControl|Mux0~2_combout )))

	.dataa(gnd),
	.datab(\inst_controlUnit|state.BRANCH_COMPLETION~q ),
	.datac(\inst_ALUControl|Mux0~2_combout ),
	.datad(\inst_mult_4to1|Mux7~2_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~147_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~147 .lut_mask = 16'h03FC;
defparam \inst_alu|Add0~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N30
cycloneive_lcell_comb \inst_mult_4to1|Mux8~2 (
// Equation(s):
// \inst_mult_4to1|Mux8~2_combout  = (!\inst_controlUnit|state.MEM_ADRR_COMPUTATION~q  & (!\inst_controlUnit|state.REG_FETCH~q  & (\inst_controlUnit|WideOr0~0_combout  & \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a23 )))

	.dataa(\inst_controlUnit|state.MEM_ADRR_COMPUTATION~q ),
	.datab(\inst_controlUnit|state.REG_FETCH~q ),
	.datac(\inst_controlUnit|WideOr0~0_combout ),
	.datad(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\inst_mult_4to1|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_4to1|Mux8~2 .lut_mask = 16'h1000;
defparam \inst_mult_4to1|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N18
cycloneive_lcell_comb \inst_alu|Add0~142 (
// Equation(s):
// \inst_alu|Add0~142_combout  = \inst_mult_4to1|Mux8~2_combout  $ (((\inst_ALUControl|Mux0~2_combout ) # (\inst_controlUnit|state.BRANCH_COMPLETION~q )))

	.dataa(\inst_ALUControl|Mux0~2_combout ),
	.datab(gnd),
	.datac(\inst_controlUnit|state.BRANCH_COMPLETION~q ),
	.datad(\inst_mult_4to1|Mux8~2_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~142_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~142 .lut_mask = 16'h05FA;
defparam \inst_alu|Add0~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y31_N14
cycloneive_lcell_comb \inst_ProgramCounter|addr_out[22]~feeder (
// Equation(s):
// \inst_ProgramCounter|addr_out[22]~feeder_combout  = \inst_ProgramCounter|addr_out[22]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_ProgramCounter|addr_out[22]~22_combout ),
	.cin(gnd),
	.combout(\inst_ProgramCounter|addr_out[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[22]~feeder .lut_mask = 16'hFF00;
defparam \inst_ProgramCounter|addr_out[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y31_N15
dffeas \inst_ProgramCounter|addr_out[22] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_ProgramCounter|addr_out[22]~feeder_combout ),
	.asdata(ALUOut[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_controlUnit|WideOr9~combout ),
	.sload(\inst_controlUnit|WideOr10~combout ),
	.ena(\inst_ProgramCounter|addr_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ProgramCounter|addr_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[22] .is_wysiwyg = "true";
defparam \inst_ProgramCounter|addr_out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y31_N16
cycloneive_lcell_comb \inst_mult_2to1_1|res_o[22]~9 (
// Equation(s):
// \inst_mult_2to1_1|res_o[22]~9_combout  = (\inst_controlUnit|WideOr0~0_combout  & ((\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a22 ))) # (!\inst_controlUnit|WideOr0~0_combout  & (\inst_ProgramCounter|addr_out [22]))

	.dataa(\inst_ProgramCounter|addr_out [22]),
	.datab(gnd),
	.datac(\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\inst_controlUnit|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\inst_mult_2to1_1|res_o[22]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_1|res_o[22]~9 .lut_mask = 16'hF0AA;
defparam \inst_mult_2to1_1|res_o[22]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N24
cycloneive_lcell_comb \inst_alu|Add0~137 (
// Equation(s):
// \inst_alu|Add0~137_combout  = \inst_mult_4to1|Mux9~2_combout  $ (((\inst_controlUnit|state.BRANCH_COMPLETION~q ) # (\inst_ALUControl|Mux0~2_combout )))

	.dataa(gnd),
	.datab(\inst_controlUnit|state.BRANCH_COMPLETION~q ),
	.datac(\inst_ALUControl|Mux0~2_combout ),
	.datad(\inst_mult_4to1|Mux9~2_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~137_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~137 .lut_mask = 16'h03FC;
defparam \inst_alu|Add0~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N18
cycloneive_lcell_comb \inst_alu|Add0~133 (
// Equation(s):
// \inst_alu|Add0~133_combout  = \inst_mult_4to1|Mux10~2_combout  $ (((\inst_controlUnit|state.BRANCH_COMPLETION~q ) # (\inst_ALUControl|Mux0~2_combout )))

	.dataa(\inst_controlUnit|state.BRANCH_COMPLETION~q ),
	.datab(\inst_ALUControl|Mux0~2_combout ),
	.datac(\inst_mult_4to1|Mux10~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_alu|Add0~133_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~133 .lut_mask = 16'h1E1E;
defparam \inst_alu|Add0~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N8
cycloneive_lcell_comb \inst_ProgramCounter|addr_out[21]~feeder (
// Equation(s):
// \inst_ProgramCounter|addr_out[21]~feeder_combout  = \inst_ProgramCounter|addr_out[21]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_ProgramCounter|addr_out[21]~21_combout ),
	.cin(gnd),
	.combout(\inst_ProgramCounter|addr_out[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[21]~feeder .lut_mask = 16'hFF00;
defparam \inst_ProgramCounter|addr_out[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y27_N9
dffeas \inst_ProgramCounter|addr_out[21] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_ProgramCounter|addr_out[21]~feeder_combout ),
	.asdata(ALUOut[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_controlUnit|WideOr9~combout ),
	.sload(\inst_controlUnit|WideOr10~combout ),
	.ena(\inst_ProgramCounter|addr_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ProgramCounter|addr_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[21] .is_wysiwyg = "true";
defparam \inst_ProgramCounter|addr_out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N18
cycloneive_lcell_comb \inst_mult_2to1_1|res_o[21]~10 (
// Equation(s):
// \inst_mult_2to1_1|res_o[21]~10_combout  = (\inst_controlUnit|WideOr0~0_combout  & (\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a21 )) # (!\inst_controlUnit|WideOr0~0_combout  & ((\inst_ProgramCounter|addr_out [21])))

	.dataa(gnd),
	.datab(\inst_controlUnit|WideOr0~0_combout ),
	.datac(\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\inst_ProgramCounter|addr_out [21]),
	.cin(gnd),
	.combout(\inst_mult_2to1_1|res_o[21]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_1|res_o[21]~10 .lut_mask = 16'hF3C0;
defparam \inst_mult_2to1_1|res_o[21]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N28
cycloneive_lcell_comb \inst_ProgramCounter|addr_out[20]~feeder (
// Equation(s):
// \inst_ProgramCounter|addr_out[20]~feeder_combout  = \inst_ProgramCounter|addr_out[20]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_ProgramCounter|addr_out[20]~20_combout ),
	.cin(gnd),
	.combout(\inst_ProgramCounter|addr_out[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[20]~feeder .lut_mask = 16'hFF00;
defparam \inst_ProgramCounter|addr_out[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y27_N29
dffeas \inst_ProgramCounter|addr_out[20] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_ProgramCounter|addr_out[20]~feeder_combout ),
	.asdata(ALUOut[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_controlUnit|WideOr9~combout ),
	.sload(\inst_controlUnit|WideOr10~combout ),
	.ena(\inst_ProgramCounter|addr_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ProgramCounter|addr_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[20] .is_wysiwyg = "true";
defparam \inst_ProgramCounter|addr_out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N20
cycloneive_lcell_comb \inst_mult_2to1_1|res_o[20]~11 (
// Equation(s):
// \inst_mult_2to1_1|res_o[20]~11_combout  = (\inst_controlUnit|WideOr0~0_combout  & ((\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a20 ))) # (!\inst_controlUnit|WideOr0~0_combout  & (\inst_ProgramCounter|addr_out [20]))

	.dataa(gnd),
	.datab(\inst_ProgramCounter|addr_out [20]),
	.datac(\inst_controlUnit|WideOr0~0_combout ),
	.datad(\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\inst_mult_2to1_1|res_o[20]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_1|res_o[20]~11 .lut_mask = 16'hFC0C;
defparam \inst_mult_2to1_1|res_o[20]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N6
cycloneive_lcell_comb \inst_alu|Add0~128 (
// Equation(s):
// \inst_alu|Add0~128_combout  = \inst_mult_4to1|Mux11~2_combout  $ (((\inst_controlUnit|state.BRANCH_COMPLETION~q ) # (\inst_ALUControl|Mux0~2_combout )))

	.dataa(gnd),
	.datab(\inst_controlUnit|state.BRANCH_COMPLETION~q ),
	.datac(\inst_ALUControl|Mux0~2_combout ),
	.datad(\inst_mult_4to1|Mux11~2_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~128_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~128 .lut_mask = 16'h03FC;
defparam \inst_alu|Add0~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N12
cycloneive_lcell_comb \inst_alu|Add0~124 (
// Equation(s):
// \inst_alu|Add0~124_combout  = \inst_mult_4to1|Mux12~2_combout  $ (((\inst_controlUnit|state.BRANCH_COMPLETION~q ) # (\inst_ALUControl|Mux0~2_combout )))

	.dataa(gnd),
	.datab(\inst_controlUnit|state.BRANCH_COMPLETION~q ),
	.datac(\inst_ALUControl|Mux0~2_combout ),
	.datad(\inst_mult_4to1|Mux12~2_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~124_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~124 .lut_mask = 16'h03FC;
defparam \inst_alu|Add0~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y31_N0
cycloneive_lcell_comb \inst_ProgramCounter|addr_out[19]~feeder (
// Equation(s):
// \inst_ProgramCounter|addr_out[19]~feeder_combout  = \inst_ProgramCounter|addr_out[19]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_ProgramCounter|addr_out[19]~19_combout ),
	.cin(gnd),
	.combout(\inst_ProgramCounter|addr_out[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[19]~feeder .lut_mask = 16'hFF00;
defparam \inst_ProgramCounter|addr_out[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y31_N1
dffeas \inst_ProgramCounter|addr_out[19] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_ProgramCounter|addr_out[19]~feeder_combout ),
	.asdata(ALUOut[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_controlUnit|WideOr9~combout ),
	.sload(\inst_controlUnit|WideOr10~combout ),
	.ena(\inst_ProgramCounter|addr_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ProgramCounter|addr_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[19] .is_wysiwyg = "true";
defparam \inst_ProgramCounter|addr_out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y31_N24
cycloneive_lcell_comb \inst_mult_2to1_1|res_o[19]~12 (
// Equation(s):
// \inst_mult_2to1_1|res_o[19]~12_combout  = (\inst_controlUnit|WideOr0~0_combout  & ((\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a19 ))) # (!\inst_controlUnit|WideOr0~0_combout  & (\inst_ProgramCounter|addr_out [19]))

	.dataa(\inst_controlUnit|WideOr0~0_combout ),
	.datab(\inst_ProgramCounter|addr_out [19]),
	.datac(gnd),
	.datad(\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\inst_mult_2to1_1|res_o[19]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_1|res_o[19]~12 .lut_mask = 16'hEE44;
defparam \inst_mult_2to1_1|res_o[19]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y31_N28
cycloneive_lcell_comb \inst_alu|Add0~120 (
// Equation(s):
// \inst_alu|Add0~120_combout  = \inst_mult_4to1|Mux13~2_combout  $ (((\inst_controlUnit|state.BRANCH_COMPLETION~q ) # (\inst_ALUControl|Mux0~2_combout )))

	.dataa(gnd),
	.datab(\inst_controlUnit|state.BRANCH_COMPLETION~q ),
	.datac(\inst_ALUControl|Mux0~2_combout ),
	.datad(\inst_mult_4to1|Mux13~2_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~120_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~120 .lut_mask = 16'h03FC;
defparam \inst_alu|Add0~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y31_N14
cycloneive_lcell_comb \inst_alu|Add0~114 (
// Equation(s):
// \inst_alu|Add0~114_combout  = \inst_mult_4to1|Mux14~0_combout  $ (((\inst_ALUControl|Mux0~2_combout ) # (\inst_controlUnit|state.BRANCH_COMPLETION~q )))

	.dataa(\inst_ALUControl|Mux0~2_combout ),
	.datab(gnd),
	.datac(\inst_mult_4to1|Mux14~0_combout ),
	.datad(\inst_controlUnit|state.BRANCH_COMPLETION~q ),
	.cin(gnd),
	.combout(\inst_alu|Add0~114_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~114 .lut_mask = 16'h0F5A;
defparam \inst_alu|Add0~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N28
cycloneive_lcell_comb \inst_ProgramCounter|addr_out[17]~17 (
// Equation(s):
// \inst_ProgramCounter|addr_out[17]~17_combout  = (\inst_controlUnit|WideOr10~combout  & (ALUOut[17])) # (!\inst_controlUnit|WideOr10~combout  & ((\inst_alu|Add0~118_combout )))

	.dataa(ALUOut[17]),
	.datab(\inst_controlUnit|WideOr10~combout ),
	.datac(gnd),
	.datad(\inst_alu|Add0~118_combout ),
	.cin(gnd),
	.combout(\inst_ProgramCounter|addr_out[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[17]~17 .lut_mask = 16'hBB88;
defparam \inst_ProgramCounter|addr_out[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y29_N29
dffeas \inst_ProgramCounter|addr_out[17] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_ProgramCounter|addr_out[17]~17_combout ),
	.asdata(\inst_instr_reg|instr_o[15]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst_controlUnit|WideOr9~combout ),
	.ena(\inst_ProgramCounter|addr_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ProgramCounter|addr_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[17] .is_wysiwyg = "true";
defparam \inst_ProgramCounter|addr_out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N4
cycloneive_lcell_comb \inst_mult_2to1_1|res_o[17]~14 (
// Equation(s):
// \inst_mult_2to1_1|res_o[17]~14_combout  = (\inst_controlUnit|WideOr0~0_combout  & ((\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a17 ))) # (!\inst_controlUnit|WideOr0~0_combout  & (\inst_ProgramCounter|addr_out [17]))

	.dataa(gnd),
	.datab(\inst_ProgramCounter|addr_out [17]),
	.datac(\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\inst_controlUnit|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\inst_mult_2to1_1|res_o[17]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_1|res_o[17]~14 .lut_mask = 16'hF0CC;
defparam \inst_mult_2to1_1|res_o[17]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N6
cycloneive_lcell_comb \inst_mult_4to1|Mux15~0 (
// Equation(s):
// \inst_mult_4to1|Mux15~0_combout  = (\inst_controlUnit|WideOr0~0_combout  & (\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a16  & (!\inst_controlUnit|ALUSrcB_o [1]))) # (!\inst_controlUnit|WideOr0~0_combout  & (((\inst_controlUnit|ALUSrcB_o 
// [1] & \inst_instr_reg|instr_o[14]~6_combout ))))

	.dataa(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a16 ),
	.datab(\inst_controlUnit|WideOr0~0_combout ),
	.datac(\inst_controlUnit|ALUSrcB_o [1]),
	.datad(\inst_instr_reg|instr_o[14]~6_combout ),
	.cin(gnd),
	.combout(\inst_mult_4to1|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_4to1|Mux15~0 .lut_mask = 16'h3808;
defparam \inst_mult_4to1|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N24
cycloneive_lcell_comb \inst_alu|Add0~108 (
// Equation(s):
// \inst_alu|Add0~108_combout  = \inst_mult_4to1|Mux15~0_combout  $ (((\inst_controlUnit|state.BRANCH_COMPLETION~q ) # (\inst_ALUControl|Mux0~2_combout )))

	.dataa(gnd),
	.datab(\inst_controlUnit|state.BRANCH_COMPLETION~q ),
	.datac(\inst_ALUControl|Mux0~2_combout ),
	.datad(\inst_mult_4to1|Mux15~0_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~108_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~108 .lut_mask = 16'h03FC;
defparam \inst_alu|Add0~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N6
cycloneive_lcell_comb \inst_mult_4to1|Mux16~0 (
// Equation(s):
// \inst_mult_4to1|Mux16~0_combout  = (\inst_controlUnit|WideOr0~0_combout  & ((\inst_controlUnit|ALUSrcB_o [1] & (\inst_instr_reg|instr_o[15]~5_combout )) # (!\inst_controlUnit|ALUSrcB_o [1] & ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a15 
// )))))

	.dataa(\inst_instr_reg|instr_o[15]~5_combout ),
	.datab(\inst_controlUnit|WideOr0~0_combout ),
	.datac(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a15 ),
	.datad(\inst_controlUnit|ALUSrcB_o [1]),
	.cin(gnd),
	.combout(\inst_mult_4to1|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_4to1|Mux16~0 .lut_mask = 16'h88C0;
defparam \inst_mult_4to1|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N16
cycloneive_lcell_comb \inst_mult_4to1|Mux16~1 (
// Equation(s):
// \inst_mult_4to1|Mux16~1_combout  = (\inst_mult_4to1|Mux16~0_combout ) # ((\inst_controlUnit|ALUSrcB_o [1] & (!\inst_controlUnit|WideOr0~0_combout  & \inst_instr_reg|instr_o[13]~7_combout )))

	.dataa(\inst_controlUnit|ALUSrcB_o [1]),
	.datab(\inst_controlUnit|WideOr0~0_combout ),
	.datac(\inst_instr_reg|instr_o[13]~7_combout ),
	.datad(\inst_mult_4to1|Mux16~0_combout ),
	.cin(gnd),
	.combout(\inst_mult_4to1|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_4to1|Mux16~1 .lut_mask = 16'hFF20;
defparam \inst_mult_4to1|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y31_N16
cycloneive_lcell_comb \inst_alu|Add0~102 (
// Equation(s):
// \inst_alu|Add0~102_combout  = \inst_mult_4to1|Mux16~1_combout  $ (((\inst_controlUnit|state.BRANCH_COMPLETION~q ) # (\inst_ALUControl|Mux0~2_combout )))

	.dataa(gnd),
	.datab(\inst_controlUnit|state.BRANCH_COMPLETION~q ),
	.datac(\inst_ALUControl|Mux0~2_combout ),
	.datad(\inst_mult_4to1|Mux16~1_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~102_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~102 .lut_mask = 16'h03FC;
defparam \inst_alu|Add0~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N26
cycloneive_lcell_comb \inst_ProgramCounter|addr_out[14]~14 (
// Equation(s):
// \inst_ProgramCounter|addr_out[14]~14_combout  = (\inst_controlUnit|WideOr10~combout  & (ALUOut[14])) # (!\inst_controlUnit|WideOr10~combout  & ((\inst_alu|Add0~100_combout )))

	.dataa(ALUOut[14]),
	.datab(\inst_controlUnit|WideOr10~combout ),
	.datac(gnd),
	.datad(\inst_alu|Add0~100_combout ),
	.cin(gnd),
	.combout(\inst_ProgramCounter|addr_out[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[14]~14 .lut_mask = 16'hBB88;
defparam \inst_ProgramCounter|addr_out[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y28_N27
dffeas \inst_ProgramCounter|addr_out[14] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_ProgramCounter|addr_out[14]~14_combout ),
	.asdata(\inst_instr_reg|instr_o[12]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst_controlUnit|WideOr9~combout ),
	.ena(\inst_ProgramCounter|addr_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ProgramCounter|addr_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[14] .is_wysiwyg = "true";
defparam \inst_ProgramCounter|addr_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N26
cycloneive_lcell_comb \inst_mult_2to1_1|res_o[14]~17 (
// Equation(s):
// \inst_mult_2to1_1|res_o[14]~17_combout  = (\inst_controlUnit|WideOr0~0_combout  & ((\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a14 ))) # (!\inst_controlUnit|WideOr0~0_combout  & (\inst_ProgramCounter|addr_out [14]))

	.dataa(\inst_controlUnit|WideOr0~0_combout ),
	.datab(gnd),
	.datac(\inst_ProgramCounter|addr_out [14]),
	.datad(\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\inst_mult_2to1_1|res_o[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_1|res_o[14]~17 .lut_mask = 16'hFA50;
defparam \inst_mult_2to1_1|res_o[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N14
cycloneive_lcell_comb \inst_alu|Add0~96 (
// Equation(s):
// \inst_alu|Add0~96_combout  = \inst_mult_4to1|Mux17~1_combout  $ (((\inst_controlUnit|state.BRANCH_COMPLETION~q ) # (\inst_ALUControl|Mux0~2_combout )))

	.dataa(gnd),
	.datab(\inst_controlUnit|state.BRANCH_COMPLETION~q ),
	.datac(\inst_ALUControl|Mux0~2_combout ),
	.datad(\inst_mult_4to1|Mux17~1_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~96_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~96 .lut_mask = 16'h03FC;
defparam \inst_alu|Add0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N26
cycloneive_lcell_comb \inst_mult_4to1|Mux18~0 (
// Equation(s):
// \inst_mult_4to1|Mux18~0_combout  = (\inst_controlUnit|WideOr0~0_combout  & ((\inst_controlUnit|ALUSrcB_o [1] & (\inst_instr_reg|instr_o[13]~7_combout )) # (!\inst_controlUnit|ALUSrcB_o [1] & ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a13 
// )))))

	.dataa(\inst_controlUnit|ALUSrcB_o [1]),
	.datab(\inst_instr_reg|instr_o[13]~7_combout ),
	.datac(\inst_controlUnit|WideOr0~0_combout ),
	.datad(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\inst_mult_4to1|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_4to1|Mux18~0 .lut_mask = 16'hD080;
defparam \inst_mult_4to1|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N20
cycloneive_lcell_comb \inst_mult_4to1|Mux18~1 (
// Equation(s):
// \inst_mult_4to1|Mux18~1_combout  = (\inst_mult_4to1|Mux18~0_combout ) # ((\inst_controlUnit|ALUSrcB_o [1] & (!\inst_controlUnit|WideOr0~0_combout  & \inst_instr_reg|instr_o[11]~9_combout )))

	.dataa(\inst_controlUnit|ALUSrcB_o [1]),
	.datab(\inst_controlUnit|WideOr0~0_combout ),
	.datac(\inst_mult_4to1|Mux18~0_combout ),
	.datad(\inst_instr_reg|instr_o[11]~9_combout ),
	.cin(gnd),
	.combout(\inst_mult_4to1|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_4to1|Mux18~1 .lut_mask = 16'hF2F0;
defparam \inst_mult_4to1|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N18
cycloneive_lcell_comb \inst_alu|Add0~90 (
// Equation(s):
// \inst_alu|Add0~90_combout  = \inst_mult_4to1|Mux18~1_combout  $ (((\inst_controlUnit|state.BRANCH_COMPLETION~q ) # (\inst_ALUControl|Mux0~2_combout )))

	.dataa(gnd),
	.datab(\inst_controlUnit|state.BRANCH_COMPLETION~q ),
	.datac(\inst_ALUControl|Mux0~2_combout ),
	.datad(\inst_mult_4to1|Mux18~1_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~90_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~90 .lut_mask = 16'h03FC;
defparam \inst_alu|Add0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N12
cycloneive_lcell_comb \inst_alu|Add0~84 (
// Equation(s):
// \inst_alu|Add0~84_combout  = \inst_mult_4to1|Mux19~1_combout  $ (((\inst_controlUnit|state.BRANCH_COMPLETION~q ) # (\inst_ALUControl|Mux0~2_combout )))

	.dataa(gnd),
	.datab(\inst_controlUnit|state.BRANCH_COMPLETION~q ),
	.datac(\inst_ALUControl|Mux0~2_combout ),
	.datad(\inst_mult_4to1|Mux19~1_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~84_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~84 .lut_mask = 16'h03FC;
defparam \inst_alu|Add0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N24
cycloneive_lcell_comb \inst_ProgramCounter|addr_out[12]~12 (
// Equation(s):
// \inst_ProgramCounter|addr_out[12]~12_combout  = (\inst_controlUnit|WideOr10~combout  & ((ALUOut[12]))) # (!\inst_controlUnit|WideOr10~combout  & (\inst_alu|Add0~88_combout ))

	.dataa(\inst_alu|Add0~88_combout ),
	.datab(ALUOut[12]),
	.datac(gnd),
	.datad(\inst_controlUnit|WideOr10~combout ),
	.cin(gnd),
	.combout(\inst_ProgramCounter|addr_out[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[12]~12 .lut_mask = 16'hCCAA;
defparam \inst_ProgramCounter|addr_out[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y28_N25
dffeas \inst_ProgramCounter|addr_out[12] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_ProgramCounter|addr_out[12]~12_combout ),
	.asdata(\inst_instr_reg|instr_o[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst_controlUnit|WideOr9~combout ),
	.ena(\inst_ProgramCounter|addr_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ProgramCounter|addr_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[12] .is_wysiwyg = "true";
defparam \inst_ProgramCounter|addr_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N12
cycloneive_lcell_comb \inst_mult_2to1_1|res_o[12]~19 (
// Equation(s):
// \inst_mult_2to1_1|res_o[12]~19_combout  = (\inst_controlUnit|WideOr0~0_combout  & ((\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a12 ))) # (!\inst_controlUnit|WideOr0~0_combout  & (\inst_ProgramCounter|addr_out [12]))

	.dataa(gnd),
	.datab(\inst_ProgramCounter|addr_out [12]),
	.datac(\inst_controlUnit|WideOr0~0_combout ),
	.datad(\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\inst_mult_2to1_1|res_o[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_1|res_o[12]~19 .lut_mask = 16'hFC0C;
defparam \inst_mult_2to1_1|res_o[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N16
cycloneive_lcell_comb \inst_ProgramCounter|addr_out[11]~11 (
// Equation(s):
// \inst_ProgramCounter|addr_out[11]~11_combout  = (\inst_controlUnit|WideOr10~combout  & (ALUOut[11])) # (!\inst_controlUnit|WideOr10~combout  & ((\inst_alu|Add0~82_combout )))

	.dataa(\inst_controlUnit|WideOr10~combout ),
	.datab(ALUOut[11]),
	.datac(gnd),
	.datad(\inst_alu|Add0~82_combout ),
	.cin(gnd),
	.combout(\inst_ProgramCounter|addr_out[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[11]~11 .lut_mask = 16'hDD88;
defparam \inst_ProgramCounter|addr_out[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y28_N17
dffeas \inst_ProgramCounter|addr_out[11] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_ProgramCounter|addr_out[11]~11_combout ),
	.asdata(\inst_instr_reg|instr_o[9]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst_controlUnit|WideOr9~combout ),
	.ena(\inst_ProgramCounter|addr_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ProgramCounter|addr_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[11] .is_wysiwyg = "true";
defparam \inst_ProgramCounter|addr_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N4
cycloneive_lcell_comb \inst_mult_2to1_1|res_o[11]~20 (
// Equation(s):
// \inst_mult_2to1_1|res_o[11]~20_combout  = (\inst_controlUnit|WideOr0~0_combout  & ((\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a11 ))) # (!\inst_controlUnit|WideOr0~0_combout  & (\inst_ProgramCounter|addr_out [11]))

	.dataa(gnd),
	.datab(\inst_ProgramCounter|addr_out [11]),
	.datac(\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\inst_controlUnit|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\inst_mult_2to1_1|res_o[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_1|res_o[11]~20 .lut_mask = 16'hF0CC;
defparam \inst_mult_2to1_1|res_o[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N8
cycloneive_lcell_comb \inst_alu|Add0~78 (
// Equation(s):
// \inst_alu|Add0~78_combout  = \inst_mult_4to1|Mux20~1_combout  $ (((\inst_controlUnit|state.BRANCH_COMPLETION~q ) # (\inst_ALUControl|Mux0~2_combout )))

	.dataa(gnd),
	.datab(\inst_controlUnit|state.BRANCH_COMPLETION~q ),
	.datac(\inst_ALUControl|Mux0~2_combout ),
	.datad(\inst_mult_4to1|Mux20~1_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~78_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~78 .lut_mask = 16'h03FC;
defparam \inst_alu|Add0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N6
cycloneive_lcell_comb \inst_mult_4to1|Mux21~0 (
// Equation(s):
// \inst_mult_4to1|Mux21~0_combout  = (\inst_controlUnit|WideOr0~0_combout  & ((\inst_controlUnit|ALUSrcB_o [1] & ((\inst_instr_reg|instr_o[10]~10_combout ))) # (!\inst_controlUnit|ALUSrcB_o [1] & 
// (\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a10 ))))

	.dataa(\inst_controlUnit|WideOr0~0_combout ),
	.datab(\inst_controlUnit|ALUSrcB_o [1]),
	.datac(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a10 ),
	.datad(\inst_instr_reg|instr_o[10]~10_combout ),
	.cin(gnd),
	.combout(\inst_mult_4to1|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_4to1|Mux21~0 .lut_mask = 16'hA820;
defparam \inst_mult_4to1|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N20
cycloneive_lcell_comb \inst_mult_4to1|Mux21~1 (
// Equation(s):
// \inst_mult_4to1|Mux21~1_combout  = (\inst_mult_4to1|Mux21~0_combout ) # ((!\inst_controlUnit|WideOr0~0_combout  & (\inst_controlUnit|ALUSrcB_o [1] & \inst_instr_reg|instr_o[8]~12_combout )))

	.dataa(\inst_controlUnit|WideOr0~0_combout ),
	.datab(\inst_controlUnit|ALUSrcB_o [1]),
	.datac(\inst_instr_reg|instr_o[8]~12_combout ),
	.datad(\inst_mult_4to1|Mux21~0_combout ),
	.cin(gnd),
	.combout(\inst_mult_4to1|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_4to1|Mux21~1 .lut_mask = 16'hFF40;
defparam \inst_mult_4to1|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N30
cycloneive_lcell_comb \inst_alu|Add0~72 (
// Equation(s):
// \inst_alu|Add0~72_combout  = \inst_mult_4to1|Mux21~1_combout  $ (((\inst_controlUnit|state.BRANCH_COMPLETION~q ) # (\inst_ALUControl|Mux0~2_combout )))

	.dataa(gnd),
	.datab(\inst_controlUnit|state.BRANCH_COMPLETION~q ),
	.datac(\inst_ALUControl|Mux0~2_combout ),
	.datad(\inst_mult_4to1|Mux21~1_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~72_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~72 .lut_mask = 16'h03FC;
defparam \inst_alu|Add0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N6
cycloneive_lcell_comb \inst_ProgramCounter|addr_out[9]~9 (
// Equation(s):
// \inst_ProgramCounter|addr_out[9]~9_combout  = (\inst_controlUnit|WideOr10~combout  & (ALUOut[9])) # (!\inst_controlUnit|WideOr10~combout  & ((\inst_alu|Add0~70_combout )))

	.dataa(\inst_controlUnit|WideOr10~combout ),
	.datab(ALUOut[9]),
	.datac(gnd),
	.datad(\inst_alu|Add0~70_combout ),
	.cin(gnd),
	.combout(\inst_ProgramCounter|addr_out[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[9]~9 .lut_mask = 16'hDD88;
defparam \inst_ProgramCounter|addr_out[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y28_N7
dffeas \inst_ProgramCounter|addr_out[9] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_ProgramCounter|addr_out[9]~9_combout ),
	.asdata(\inst_instr_reg|instr_o[7]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst_controlUnit|WideOr9~combout ),
	.ena(\inst_ProgramCounter|addr_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ProgramCounter|addr_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[9] .is_wysiwyg = "true";
defparam \inst_ProgramCounter|addr_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N30
cycloneive_lcell_comb \inst_mult_2to1_1|res_o[9]~22 (
// Equation(s):
// \inst_mult_2to1_1|res_o[9]~22_combout  = (\inst_controlUnit|WideOr0~0_combout  & ((\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a9 ))) # (!\inst_controlUnit|WideOr0~0_combout  & (\inst_ProgramCounter|addr_out [9]))

	.dataa(\inst_ProgramCounter|addr_out [9]),
	.datab(gnd),
	.datac(\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a9 ),
	.datad(\inst_controlUnit|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\inst_mult_2to1_1|res_o[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_1|res_o[9]~22 .lut_mask = 16'hF0AA;
defparam \inst_mult_2to1_1|res_o[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N22
cycloneive_lcell_comb \inst_alu|Add0~66 (
// Equation(s):
// \inst_alu|Add0~66_combout  = \inst_mult_4to1|Mux22~1_combout  $ (((\inst_controlUnit|state.BRANCH_COMPLETION~q ) # (\inst_ALUControl|Mux0~2_combout )))

	.dataa(gnd),
	.datab(\inst_controlUnit|state.BRANCH_COMPLETION~q ),
	.datac(\inst_ALUControl|Mux0~2_combout ),
	.datad(\inst_mult_4to1|Mux22~1_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~66 .lut_mask = 16'h03FC;
defparam \inst_alu|Add0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N8
cycloneive_lcell_comb \inst_ProgramCounter|addr_out[8]~8 (
// Equation(s):
// \inst_ProgramCounter|addr_out[8]~8_combout  = (\inst_controlUnit|WideOr10~combout  & (ALUOut[8])) # (!\inst_controlUnit|WideOr10~combout  & ((\inst_alu|Add0~64_combout )))

	.dataa(ALUOut[8]),
	.datab(\inst_controlUnit|WideOr10~combout ),
	.datac(gnd),
	.datad(\inst_alu|Add0~64_combout ),
	.cin(gnd),
	.combout(\inst_ProgramCounter|addr_out[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[8]~8 .lut_mask = 16'hBB88;
defparam \inst_ProgramCounter|addr_out[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y32_N9
dffeas \inst_ProgramCounter|addr_out[8] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_ProgramCounter|addr_out[8]~8_combout ),
	.asdata(\inst_instr_reg|instr_o[6]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst_controlUnit|WideOr9~combout ),
	.ena(\inst_ProgramCounter|addr_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ProgramCounter|addr_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[8] .is_wysiwyg = "true";
defparam \inst_ProgramCounter|addr_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N6
cycloneive_lcell_comb \inst_mult_2to1_1|res_o[8]~23 (
// Equation(s):
// \inst_mult_2to1_1|res_o[8]~23_combout  = (\inst_controlUnit|WideOr0~0_combout  & ((\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a8 ))) # (!\inst_controlUnit|WideOr0~0_combout  & (\inst_ProgramCounter|addr_out [8]))

	.dataa(\inst_controlUnit|WideOr0~0_combout ),
	.datab(\inst_ProgramCounter|addr_out [8]),
	.datac(\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a8 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_mult_2to1_1|res_o[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_1|res_o[8]~23 .lut_mask = 16'hE4E4;
defparam \inst_mult_2to1_1|res_o[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N28
cycloneive_lcell_comb \inst_alu|Add0~60 (
// Equation(s):
// \inst_alu|Add0~60_combout  = \inst_mult_4to1|Mux23~1_combout  $ (((\inst_controlUnit|state.BRANCH_COMPLETION~q ) # (\inst_ALUControl|Mux0~2_combout )))

	.dataa(gnd),
	.datab(\inst_controlUnit|state.BRANCH_COMPLETION~q ),
	.datac(\inst_ALUControl|Mux0~2_combout ),
	.datad(\inst_mult_4to1|Mux23~1_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~60 .lut_mask = 16'h03FC;
defparam \inst_alu|Add0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N2
cycloneive_lcell_comb \inst_ProgramCounter|addr_out[7]~7 (
// Equation(s):
// \inst_ProgramCounter|addr_out[7]~7_combout  = (\inst_controlUnit|WideOr10~combout  & (ALUOut[7])) # (!\inst_controlUnit|WideOr10~combout  & ((\inst_alu|Add0~58_combout )))

	.dataa(ALUOut[7]),
	.datab(\inst_controlUnit|WideOr10~combout ),
	.datac(gnd),
	.datad(\inst_alu|Add0~58_combout ),
	.cin(gnd),
	.combout(\inst_ProgramCounter|addr_out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[7]~7 .lut_mask = 16'hBB88;
defparam \inst_ProgramCounter|addr_out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y32_N3
dffeas \inst_ProgramCounter|addr_out[7] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_ProgramCounter|addr_out[7]~7_combout ),
	.asdata(\inst_instr_reg|instr_o[5]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst_controlUnit|WideOr9~combout ),
	.ena(\inst_ProgramCounter|addr_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ProgramCounter|addr_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[7] .is_wysiwyg = "true";
defparam \inst_ProgramCounter|addr_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N12
cycloneive_lcell_comb \inst_mult_2to1_1|res_o[7]~24 (
// Equation(s):
// \inst_mult_2to1_1|res_o[7]~24_combout  = (\inst_controlUnit|WideOr0~0_combout  & ((\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a7 ))) # (!\inst_controlUnit|WideOr0~0_combout  & (\inst_ProgramCounter|addr_out [7]))

	.dataa(\inst_controlUnit|WideOr0~0_combout ),
	.datab(\inst_ProgramCounter|addr_out [7]),
	.datac(gnd),
	.datad(\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\inst_mult_2to1_1|res_o[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_1|res_o[7]~24 .lut_mask = 16'hEE44;
defparam \inst_mult_2to1_1|res_o[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N16
cycloneive_lcell_comb \inst_alu|Add0~54 (
// Equation(s):
// \inst_alu|Add0~54_combout  = \inst_mult_4to1|Mux24~1_combout  $ (((\inst_controlUnit|state.BRANCH_COMPLETION~q ) # (\inst_ALUControl|Mux0~2_combout )))

	.dataa(gnd),
	.datab(\inst_controlUnit|state.BRANCH_COMPLETION~q ),
	.datac(\inst_ALUControl|Mux0~2_combout ),
	.datad(\inst_mult_4to1|Mux24~1_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~54 .lut_mask = 16'h03FC;
defparam \inst_alu|Add0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N16
cycloneive_lcell_comb \inst_mult_4to1|Mux25~0 (
// Equation(s):
// \inst_mult_4to1|Mux25~0_combout  = (\inst_controlUnit|WideOr0~0_combout  & ((\inst_controlUnit|ALUSrcB_o [1] & (\inst_instr_reg|instr_o[6]~14_combout )) # (!\inst_controlUnit|ALUSrcB_o [1] & ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a6 
// )))))

	.dataa(\inst_controlUnit|ALUSrcB_o [1]),
	.datab(\inst_instr_reg|instr_o[6]~14_combout ),
	.datac(\inst_controlUnit|WideOr0~0_combout ),
	.datad(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\inst_mult_4to1|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_4to1|Mux25~0 .lut_mask = 16'hD080;
defparam \inst_mult_4to1|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N22
cycloneive_lcell_comb \inst_mult_4to1|Mux25~1 (
// Equation(s):
// \inst_mult_4to1|Mux25~1_combout  = (\inst_mult_4to1|Mux25~0_combout ) # ((\inst_instr_reg|instr_o[4]~1_combout  & (\inst_controlUnit|ALUSrcB_o [1] & !\inst_controlUnit|WideOr0~0_combout )))

	.dataa(\inst_instr_reg|instr_o[4]~1_combout ),
	.datab(\inst_controlUnit|ALUSrcB_o [1]),
	.datac(\inst_controlUnit|WideOr0~0_combout ),
	.datad(\inst_mult_4to1|Mux25~0_combout ),
	.cin(gnd),
	.combout(\inst_mult_4to1|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_4to1|Mux25~1 .lut_mask = 16'hFF08;
defparam \inst_mult_4to1|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N14
cycloneive_lcell_comb \inst_alu|Add0~48 (
// Equation(s):
// \inst_alu|Add0~48_combout  = \inst_mult_4to1|Mux25~1_combout  $ (((\inst_ALUControl|Mux0~2_combout ) # (\inst_controlUnit|state.BRANCH_COMPLETION~q )))

	.dataa(gnd),
	.datab(\inst_ALUControl|Mux0~2_combout ),
	.datac(\inst_controlUnit|state.BRANCH_COMPLETION~q ),
	.datad(\inst_mult_4to1|Mux25~1_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~48 .lut_mask = 16'h03FC;
defparam \inst_alu|Add0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N30
cycloneive_lcell_comb \inst_alu|Add0~42 (
// Equation(s):
// \inst_alu|Add0~42_combout  = \inst_mult_4to1|Mux26~1_combout  $ (((\inst_controlUnit|state.BRANCH_COMPLETION~q ) # (\inst_ALUControl|Mux0~2_combout )))

	.dataa(gnd),
	.datab(\inst_controlUnit|state.BRANCH_COMPLETION~q ),
	.datac(\inst_ALUControl|Mux0~2_combout ),
	.datad(\inst_mult_4to1|Mux26~1_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~42 .lut_mask = 16'h03FC;
defparam \inst_alu|Add0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N0
cycloneive_lcell_comb \inst_ProgramCounter|addr_out[5]~5 (
// Equation(s):
// \inst_ProgramCounter|addr_out[5]~5_combout  = (\inst_controlUnit|WideOr10~combout  & ((ALUOut[5]))) # (!\inst_controlUnit|WideOr10~combout  & (\inst_alu|Add0~46_combout ))

	.dataa(\inst_alu|Add0~46_combout ),
	.datab(\inst_controlUnit|WideOr10~combout ),
	.datac(gnd),
	.datad(ALUOut[5]),
	.cin(gnd),
	.combout(\inst_ProgramCounter|addr_out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[5]~5 .lut_mask = 16'hEE22;
defparam \inst_ProgramCounter|addr_out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y32_N1
dffeas \inst_ProgramCounter|addr_out[5] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_ProgramCounter|addr_out[5]~5_combout ),
	.asdata(\inst_instr_reg|instr_o[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst_controlUnit|WideOr9~combout ),
	.ena(\inst_ProgramCounter|addr_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ProgramCounter|addr_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[5] .is_wysiwyg = "true";
defparam \inst_ProgramCounter|addr_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N4
cycloneive_lcell_comb \inst_mult_2to1_1|res_o[5]~26 (
// Equation(s):
// \inst_mult_2to1_1|res_o[5]~26_combout  = (\inst_controlUnit|WideOr0~0_combout  & ((\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a5 ))) # (!\inst_controlUnit|WideOr0~0_combout  & (\inst_ProgramCounter|addr_out [5]))

	.dataa(gnd),
	.datab(\inst_ProgramCounter|addr_out [5]),
	.datac(\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a5 ),
	.datad(\inst_controlUnit|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\inst_mult_2to1_1|res_o[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_1|res_o[5]~26 .lut_mask = 16'hF0CC;
defparam \inst_mult_2to1_1|res_o[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N0
cycloneive_lcell_comb \inst_mult_4to1|Mux27~0 (
// Equation(s):
// \inst_mult_4to1|Mux27~0_combout  = (\inst_controlUnit|WideOr0~0_combout  & ((\inst_controlUnit|ALUSrcB_o [1] & (\inst_instr_reg|instr_o[4]~1_combout )) # (!\inst_controlUnit|ALUSrcB_o [1] & ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a4 
// )))))

	.dataa(\inst_controlUnit|ALUSrcB_o [1]),
	.datab(\inst_instr_reg|instr_o[4]~1_combout ),
	.datac(\inst_controlUnit|WideOr0~0_combout ),
	.datad(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\inst_mult_4to1|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_4to1|Mux27~0 .lut_mask = 16'hD080;
defparam \inst_mult_4to1|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N6
cycloneive_lcell_comb \inst_mult_4to1|Mux27~1 (
// Equation(s):
// \inst_mult_4to1|Mux27~1_combout  = (\inst_mult_4to1|Mux27~0_combout ) # ((\inst_instr_reg|instr_o[2]~2_combout  & (\inst_controlUnit|ALUSrcB_o [1] & !\inst_controlUnit|WideOr0~0_combout )))

	.dataa(\inst_instr_reg|instr_o[2]~2_combout ),
	.datab(\inst_controlUnit|ALUSrcB_o [1]),
	.datac(\inst_controlUnit|WideOr0~0_combout ),
	.datad(\inst_mult_4to1|Mux27~0_combout ),
	.cin(gnd),
	.combout(\inst_mult_4to1|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_4to1|Mux27~1 .lut_mask = 16'hFF08;
defparam \inst_mult_4to1|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N8
cycloneive_lcell_comb \inst_alu|Add0~36 (
// Equation(s):
// \inst_alu|Add0~36_combout  = \inst_mult_4to1|Mux27~1_combout  $ (((\inst_ALUControl|Mux0~2_combout ) # (\inst_controlUnit|state.BRANCH_COMPLETION~q )))

	.dataa(gnd),
	.datab(\inst_ALUControl|Mux0~2_combout ),
	.datac(\inst_controlUnit|state.BRANCH_COMPLETION~q ),
	.datad(\inst_mult_4to1|Mux27~1_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~36 .lut_mask = 16'h03FC;
defparam \inst_alu|Add0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N2
cycloneive_lcell_comb \inst_mult_4to1|Mux28~0 (
// Equation(s):
// \inst_mult_4to1|Mux28~0_combout  = (\inst_controlUnit|WideOr0~0_combout  & ((\inst_controlUnit|ALUSrcB_o [1] & (\inst_instr_reg|instr_o[3]~4_combout )) # (!\inst_controlUnit|ALUSrcB_o [1] & ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a3 
// )))))

	.dataa(\inst_instr_reg|instr_o[3]~4_combout ),
	.datab(\inst_controlUnit|ALUSrcB_o [1]),
	.datac(\inst_controlUnit|WideOr0~0_combout ),
	.datad(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\inst_mult_4to1|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_4to1|Mux28~0 .lut_mask = 16'hB080;
defparam \inst_mult_4to1|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N4
cycloneive_lcell_comb \inst_mult_4to1|Mux28~1 (
// Equation(s):
// \inst_mult_4to1|Mux28~1_combout  = (\inst_mult_4to1|Mux28~0_combout ) # ((\inst_instr_reg|instr_o[1]~3_combout  & (\inst_controlUnit|ALUSrcB_o [1] & !\inst_controlUnit|WideOr0~0_combout )))

	.dataa(\inst_instr_reg|instr_o[1]~3_combout ),
	.datab(\inst_controlUnit|ALUSrcB_o [1]),
	.datac(\inst_controlUnit|WideOr0~0_combout ),
	.datad(\inst_mult_4to1|Mux28~0_combout ),
	.cin(gnd),
	.combout(\inst_mult_4to1|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_4to1|Mux28~1 .lut_mask = 16'hFF08;
defparam \inst_mult_4to1|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N2
cycloneive_lcell_comb \inst_alu|Add0~30 (
// Equation(s):
// \inst_alu|Add0~30_combout  = \inst_mult_4to1|Mux28~1_combout  $ (((\inst_ALUControl|Mux0~2_combout ) # (\inst_controlUnit|state.BRANCH_COMPLETION~q )))

	.dataa(gnd),
	.datab(\inst_ALUControl|Mux0~2_combout ),
	.datac(\inst_controlUnit|state.BRANCH_COMPLETION~q ),
	.datad(\inst_mult_4to1|Mux28~1_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~30 .lut_mask = 16'h03FC;
defparam \inst_alu|Add0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N12
cycloneive_lcell_comb \inst_mult_4to1|Mux29~0 (
// Equation(s):
// \inst_mult_4to1|Mux29~0_combout  = (\inst_controlUnit|WideOr0~0_combout  & ((\inst_controlUnit|ALUSrcB_o [1] & (\inst_instr_reg|instr_o[2]~2_combout )) # (!\inst_controlUnit|ALUSrcB_o [1] & ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a2 
// )))))

	.dataa(\inst_controlUnit|WideOr0~0_combout ),
	.datab(\inst_controlUnit|ALUSrcB_o [1]),
	.datac(\inst_instr_reg|instr_o[2]~2_combout ),
	.datad(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\inst_mult_4to1|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_4to1|Mux29~0 .lut_mask = 16'hA280;
defparam \inst_mult_4to1|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N10
cycloneive_lcell_comb \inst_mult_4to1|Mux29~1 (
// Equation(s):
// \inst_mult_4to1|Mux29~1_combout  = (\inst_mult_4to1|Mux29~0_combout ) # ((!\inst_controlUnit|WideOr0~0_combout  & (\inst_instr_reg|instr_o[0]~15_combout  & \inst_controlUnit|ALUSrcB_o [1])))

	.dataa(\inst_controlUnit|WideOr0~0_combout ),
	.datab(\inst_instr_reg|instr_o[0]~15_combout ),
	.datac(\inst_controlUnit|ALUSrcB_o [1]),
	.datad(\inst_mult_4to1|Mux29~0_combout ),
	.cin(gnd),
	.combout(\inst_mult_4to1|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_4to1|Mux29~1 .lut_mask = 16'hFF40;
defparam \inst_mult_4to1|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N4
cycloneive_lcell_comb \inst_alu|Add0~23 (
// Equation(s):
// \inst_alu|Add0~23_combout  = \inst_mult_4to1|Mux29~1_combout  $ (((\inst_ALUControl|Mux0~2_combout ) # (\inst_controlUnit|state.BRANCH_COMPLETION~q )))

	.dataa(gnd),
	.datab(\inst_ALUControl|Mux0~2_combout ),
	.datac(\inst_controlUnit|state.BRANCH_COMPLETION~q ),
	.datad(\inst_mult_4to1|Mux29~1_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~23 .lut_mask = 16'h03FC;
defparam \inst_alu|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N18
cycloneive_lcell_comb \inst_mult_4to1|Mux30~0 (
// Equation(s):
// \inst_mult_4to1|Mux30~0_combout  = (\inst_controlUnit|WideOr0~0_combout  & ((\inst_controlUnit|ALUSrcB_o [1] & (\inst_instr_reg|instr_o[1]~3_combout )) # (!\inst_controlUnit|ALUSrcB_o [1] & ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a1 
// )))))

	.dataa(\inst_instr_reg|instr_o[1]~3_combout ),
	.datab(\inst_controlUnit|ALUSrcB_o [1]),
	.datac(\inst_controlUnit|WideOr0~0_combout ),
	.datad(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\inst_mult_4to1|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_4to1|Mux30~0 .lut_mask = 16'hB080;
defparam \inst_mult_4to1|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N20
cycloneive_lcell_comb \inst_alu|Add0~17 (
// Equation(s):
// \inst_alu|Add0~17_combout  = \inst_mult_4to1|Mux30~0_combout  $ (((\inst_ALUControl|Mux0~2_combout ) # (\inst_controlUnit|state.BRANCH_COMPLETION~q )))

	.dataa(gnd),
	.datab(\inst_ALUControl|Mux0~2_combout ),
	.datac(\inst_controlUnit|state.BRANCH_COMPLETION~q ),
	.datad(\inst_mult_4to1|Mux30~0_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~17 .lut_mask = 16'h03FC;
defparam \inst_alu|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N2
cycloneive_lcell_comb \inst_mult_2to1_1|res_o[1]~30 (
// Equation(s):
// \inst_mult_2to1_1|res_o[1]~30_combout  = (\inst_controlUnit|WideOr0~0_combout  & ((\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a1 ))) # (!\inst_controlUnit|WideOr0~0_combout  & (\inst_ProgramCounter|addr_out [1]))

	.dataa(\inst_ProgramCounter|addr_out [1]),
	.datab(gnd),
	.datac(\inst_controlUnit|WideOr0~0_combout ),
	.datad(\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\inst_mult_2to1_1|res_o[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_1|res_o[1]~30 .lut_mask = 16'hFA0A;
defparam \inst_mult_2to1_1|res_o[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y31_N18
cycloneive_lcell_comb \inst_mult_4to1|Mux31~0 (
// Equation(s):
// \inst_mult_4to1|Mux31~0_combout  = (\inst_controlUnit|ALUSrcB_o [1] & (\inst_instr_reg|instr_o[0]~15_combout  & (\inst_controlUnit|WideOr0~0_combout ))) # (!\inst_controlUnit|ALUSrcB_o [1] & 
// (((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0~portbdataout ) # (!\inst_controlUnit|WideOr0~0_combout ))))

	.dataa(\inst_instr_reg|instr_o[0]~15_combout ),
	.datab(\inst_controlUnit|ALUSrcB_o [1]),
	.datac(\inst_controlUnit|WideOr0~0_combout ),
	.datad(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\inst_mult_4to1|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_4to1|Mux31~0 .lut_mask = 16'hB383;
defparam \inst_mult_4to1|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y31_N26
cycloneive_lcell_comb \inst_alu|Add0~11 (
// Equation(s):
// \inst_alu|Add0~11_combout  = \inst_mult_4to1|Mux31~0_combout  $ (((\inst_controlUnit|state.BRANCH_COMPLETION~q ) # (\inst_ALUControl|Mux0~2_combout )))

	.dataa(gnd),
	.datab(\inst_controlUnit|state.BRANCH_COMPLETION~q ),
	.datac(\inst_ALUControl|Mux0~2_combout ),
	.datad(\inst_mult_4to1|Mux31~0_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~11 .lut_mask = 16'h03FC;
defparam \inst_alu|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y31_N6
cycloneive_lcell_comb \inst_mult_2to1_1|res_o[0]~31 (
// Equation(s):
// \inst_mult_2to1_1|res_o[0]~31_combout  = (\inst_controlUnit|WideOr0~0_combout  & ((\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (!\inst_controlUnit|WideOr0~0_combout  & (\inst_ProgramCounter|addr_out [0]))

	.dataa(\inst_ProgramCounter|addr_out [0]),
	.datab(\inst_controlUnit|WideOr0~0_combout ),
	.datac(gnd),
	.datad(\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\inst_mult_2to1_1|res_o[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_1|res_o[0]~31 .lut_mask = 16'hEE22;
defparam \inst_mult_2to1_1|res_o[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N16
cycloneive_lcell_comb \inst_alu|Add0~13 (
// Equation(s):
// \inst_alu|Add0~13_cout  = CARRY((\inst_controlUnit|state.BRANCH_COMPLETION~q ) # (\inst_ALUControl|Mux0~2_combout ))

	.dataa(\inst_controlUnit|state.BRANCH_COMPLETION~q ),
	.datab(\inst_ALUControl|Mux0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst_alu|Add0~13_cout ));
// synopsys translate_off
defparam \inst_alu|Add0~13 .lut_mask = 16'h00EE;
defparam \inst_alu|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N18
cycloneive_lcell_comb \inst_alu|Add0~14 (
// Equation(s):
// \inst_alu|Add0~14_combout  = (\inst_alu|Add0~11_combout  & ((\inst_mult_2to1_1|res_o[0]~31_combout  & (\inst_alu|Add0~13_cout  & VCC)) # (!\inst_mult_2to1_1|res_o[0]~31_combout  & (!\inst_alu|Add0~13_cout )))) # (!\inst_alu|Add0~11_combout  & 
// ((\inst_mult_2to1_1|res_o[0]~31_combout  & (!\inst_alu|Add0~13_cout )) # (!\inst_mult_2to1_1|res_o[0]~31_combout  & ((\inst_alu|Add0~13_cout ) # (GND)))))
// \inst_alu|Add0~15  = CARRY((\inst_alu|Add0~11_combout  & (!\inst_mult_2to1_1|res_o[0]~31_combout  & !\inst_alu|Add0~13_cout )) # (!\inst_alu|Add0~11_combout  & ((!\inst_alu|Add0~13_cout ) # (!\inst_mult_2to1_1|res_o[0]~31_combout ))))

	.dataa(\inst_alu|Add0~11_combout ),
	.datab(\inst_mult_2to1_1|res_o[0]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|Add0~13_cout ),
	.combout(\inst_alu|Add0~14_combout ),
	.cout(\inst_alu|Add0~15 ));
// synopsys translate_off
defparam \inst_alu|Add0~14 .lut_mask = 16'h9617;
defparam \inst_alu|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N20
cycloneive_lcell_comb \inst_alu|Add0~18 (
// Equation(s):
// \inst_alu|Add0~18_combout  = ((\inst_alu|Add0~17_combout  $ (\inst_mult_2to1_1|res_o[1]~30_combout  $ (!\inst_alu|Add0~15 )))) # (GND)
// \inst_alu|Add0~19  = CARRY((\inst_alu|Add0~17_combout  & ((\inst_mult_2to1_1|res_o[1]~30_combout ) # (!\inst_alu|Add0~15 ))) # (!\inst_alu|Add0~17_combout  & (\inst_mult_2to1_1|res_o[1]~30_combout  & !\inst_alu|Add0~15 )))

	.dataa(\inst_alu|Add0~17_combout ),
	.datab(\inst_mult_2to1_1|res_o[1]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|Add0~15 ),
	.combout(\inst_alu|Add0~18_combout ),
	.cout(\inst_alu|Add0~19 ));
// synopsys translate_off
defparam \inst_alu|Add0~18 .lut_mask = 16'h698E;
defparam \inst_alu|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N22
cycloneive_lcell_comb \inst_alu|Add0~24 (
// Equation(s):
// \inst_alu|Add0~24_combout  = (\inst_mult_2to1_1|res_o[2]~29_combout  & ((\inst_alu|Add0~23_combout  & (\inst_alu|Add0~19  & VCC)) # (!\inst_alu|Add0~23_combout  & (!\inst_alu|Add0~19 )))) # (!\inst_mult_2to1_1|res_o[2]~29_combout  & 
// ((\inst_alu|Add0~23_combout  & (!\inst_alu|Add0~19 )) # (!\inst_alu|Add0~23_combout  & ((\inst_alu|Add0~19 ) # (GND)))))
// \inst_alu|Add0~25  = CARRY((\inst_mult_2to1_1|res_o[2]~29_combout  & (!\inst_alu|Add0~23_combout  & !\inst_alu|Add0~19 )) # (!\inst_mult_2to1_1|res_o[2]~29_combout  & ((!\inst_alu|Add0~19 ) # (!\inst_alu|Add0~23_combout ))))

	.dataa(\inst_mult_2to1_1|res_o[2]~29_combout ),
	.datab(\inst_alu|Add0~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|Add0~19 ),
	.combout(\inst_alu|Add0~24_combout ),
	.cout(\inst_alu|Add0~25 ));
// synopsys translate_off
defparam \inst_alu|Add0~24 .lut_mask = 16'h9617;
defparam \inst_alu|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N24
cycloneive_lcell_comb \inst_alu|Add0~31 (
// Equation(s):
// \inst_alu|Add0~31_combout  = ((\inst_mult_2to1_1|res_o[3]~28_combout  $ (\inst_alu|Add0~30_combout  $ (!\inst_alu|Add0~25 )))) # (GND)
// \inst_alu|Add0~32  = CARRY((\inst_mult_2to1_1|res_o[3]~28_combout  & ((\inst_alu|Add0~30_combout ) # (!\inst_alu|Add0~25 ))) # (!\inst_mult_2to1_1|res_o[3]~28_combout  & (\inst_alu|Add0~30_combout  & !\inst_alu|Add0~25 )))

	.dataa(\inst_mult_2to1_1|res_o[3]~28_combout ),
	.datab(\inst_alu|Add0~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|Add0~25 ),
	.combout(\inst_alu|Add0~31_combout ),
	.cout(\inst_alu|Add0~32 ));
// synopsys translate_off
defparam \inst_alu|Add0~31 .lut_mask = 16'h698E;
defparam \inst_alu|Add0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N26
cycloneive_lcell_comb \inst_alu|Add0~37 (
// Equation(s):
// \inst_alu|Add0~37_combout  = (\inst_mult_2to1_1|res_o[4]~27_combout  & ((\inst_alu|Add0~36_combout  & (\inst_alu|Add0~32  & VCC)) # (!\inst_alu|Add0~36_combout  & (!\inst_alu|Add0~32 )))) # (!\inst_mult_2to1_1|res_o[4]~27_combout  & 
// ((\inst_alu|Add0~36_combout  & (!\inst_alu|Add0~32 )) # (!\inst_alu|Add0~36_combout  & ((\inst_alu|Add0~32 ) # (GND)))))
// \inst_alu|Add0~38  = CARRY((\inst_mult_2to1_1|res_o[4]~27_combout  & (!\inst_alu|Add0~36_combout  & !\inst_alu|Add0~32 )) # (!\inst_mult_2to1_1|res_o[4]~27_combout  & ((!\inst_alu|Add0~32 ) # (!\inst_alu|Add0~36_combout ))))

	.dataa(\inst_mult_2to1_1|res_o[4]~27_combout ),
	.datab(\inst_alu|Add0~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|Add0~32 ),
	.combout(\inst_alu|Add0~37_combout ),
	.cout(\inst_alu|Add0~38 ));
// synopsys translate_off
defparam \inst_alu|Add0~37 .lut_mask = 16'h9617;
defparam \inst_alu|Add0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N28
cycloneive_lcell_comb \inst_alu|Add0~43 (
// Equation(s):
// \inst_alu|Add0~43_combout  = ((\inst_alu|Add0~42_combout  $ (\inst_mult_2to1_1|res_o[5]~26_combout  $ (!\inst_alu|Add0~38 )))) # (GND)
// \inst_alu|Add0~44  = CARRY((\inst_alu|Add0~42_combout  & ((\inst_mult_2to1_1|res_o[5]~26_combout ) # (!\inst_alu|Add0~38 ))) # (!\inst_alu|Add0~42_combout  & (\inst_mult_2to1_1|res_o[5]~26_combout  & !\inst_alu|Add0~38 )))

	.dataa(\inst_alu|Add0~42_combout ),
	.datab(\inst_mult_2to1_1|res_o[5]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|Add0~38 ),
	.combout(\inst_alu|Add0~43_combout ),
	.cout(\inst_alu|Add0~44 ));
// synopsys translate_off
defparam \inst_alu|Add0~43 .lut_mask = 16'h698E;
defparam \inst_alu|Add0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N30
cycloneive_lcell_comb \inst_alu|Add0~49 (
// Equation(s):
// \inst_alu|Add0~49_combout  = (\inst_mult_2to1_1|res_o[6]~25_combout  & ((\inst_alu|Add0~48_combout  & (\inst_alu|Add0~44  & VCC)) # (!\inst_alu|Add0~48_combout  & (!\inst_alu|Add0~44 )))) # (!\inst_mult_2to1_1|res_o[6]~25_combout  & 
// ((\inst_alu|Add0~48_combout  & (!\inst_alu|Add0~44 )) # (!\inst_alu|Add0~48_combout  & ((\inst_alu|Add0~44 ) # (GND)))))
// \inst_alu|Add0~50  = CARRY((\inst_mult_2to1_1|res_o[6]~25_combout  & (!\inst_alu|Add0~48_combout  & !\inst_alu|Add0~44 )) # (!\inst_mult_2to1_1|res_o[6]~25_combout  & ((!\inst_alu|Add0~44 ) # (!\inst_alu|Add0~48_combout ))))

	.dataa(\inst_mult_2to1_1|res_o[6]~25_combout ),
	.datab(\inst_alu|Add0~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|Add0~44 ),
	.combout(\inst_alu|Add0~49_combout ),
	.cout(\inst_alu|Add0~50 ));
// synopsys translate_off
defparam \inst_alu|Add0~49 .lut_mask = 16'h9617;
defparam \inst_alu|Add0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N0
cycloneive_lcell_comb \inst_alu|Add0~55 (
// Equation(s):
// \inst_alu|Add0~55_combout  = ((\inst_mult_2to1_1|res_o[7]~24_combout  $ (\inst_alu|Add0~54_combout  $ (!\inst_alu|Add0~50 )))) # (GND)
// \inst_alu|Add0~56  = CARRY((\inst_mult_2to1_1|res_o[7]~24_combout  & ((\inst_alu|Add0~54_combout ) # (!\inst_alu|Add0~50 ))) # (!\inst_mult_2to1_1|res_o[7]~24_combout  & (\inst_alu|Add0~54_combout  & !\inst_alu|Add0~50 )))

	.dataa(\inst_mult_2to1_1|res_o[7]~24_combout ),
	.datab(\inst_alu|Add0~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|Add0~50 ),
	.combout(\inst_alu|Add0~55_combout ),
	.cout(\inst_alu|Add0~56 ));
// synopsys translate_off
defparam \inst_alu|Add0~55 .lut_mask = 16'h698E;
defparam \inst_alu|Add0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N2
cycloneive_lcell_comb \inst_alu|Add0~61 (
// Equation(s):
// \inst_alu|Add0~61_combout  = (\inst_mult_2to1_1|res_o[8]~23_combout  & ((\inst_alu|Add0~60_combout  & (\inst_alu|Add0~56  & VCC)) # (!\inst_alu|Add0~60_combout  & (!\inst_alu|Add0~56 )))) # (!\inst_mult_2to1_1|res_o[8]~23_combout  & 
// ((\inst_alu|Add0~60_combout  & (!\inst_alu|Add0~56 )) # (!\inst_alu|Add0~60_combout  & ((\inst_alu|Add0~56 ) # (GND)))))
// \inst_alu|Add0~62  = CARRY((\inst_mult_2to1_1|res_o[8]~23_combout  & (!\inst_alu|Add0~60_combout  & !\inst_alu|Add0~56 )) # (!\inst_mult_2to1_1|res_o[8]~23_combout  & ((!\inst_alu|Add0~56 ) # (!\inst_alu|Add0~60_combout ))))

	.dataa(\inst_mult_2to1_1|res_o[8]~23_combout ),
	.datab(\inst_alu|Add0~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|Add0~56 ),
	.combout(\inst_alu|Add0~61_combout ),
	.cout(\inst_alu|Add0~62 ));
// synopsys translate_off
defparam \inst_alu|Add0~61 .lut_mask = 16'h9617;
defparam \inst_alu|Add0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N4
cycloneive_lcell_comb \inst_alu|Add0~67 (
// Equation(s):
// \inst_alu|Add0~67_combout  = ((\inst_mult_2to1_1|res_o[9]~22_combout  $ (\inst_alu|Add0~66_combout  $ (!\inst_alu|Add0~62 )))) # (GND)
// \inst_alu|Add0~68  = CARRY((\inst_mult_2to1_1|res_o[9]~22_combout  & ((\inst_alu|Add0~66_combout ) # (!\inst_alu|Add0~62 ))) # (!\inst_mult_2to1_1|res_o[9]~22_combout  & (\inst_alu|Add0~66_combout  & !\inst_alu|Add0~62 )))

	.dataa(\inst_mult_2to1_1|res_o[9]~22_combout ),
	.datab(\inst_alu|Add0~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|Add0~62 ),
	.combout(\inst_alu|Add0~67_combout ),
	.cout(\inst_alu|Add0~68 ));
// synopsys translate_off
defparam \inst_alu|Add0~67 .lut_mask = 16'h698E;
defparam \inst_alu|Add0~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N6
cycloneive_lcell_comb \inst_alu|Add0~73 (
// Equation(s):
// \inst_alu|Add0~73_combout  = (\inst_mult_2to1_1|res_o[10]~21_combout  & ((\inst_alu|Add0~72_combout  & (\inst_alu|Add0~68  & VCC)) # (!\inst_alu|Add0~72_combout  & (!\inst_alu|Add0~68 )))) # (!\inst_mult_2to1_1|res_o[10]~21_combout  & 
// ((\inst_alu|Add0~72_combout  & (!\inst_alu|Add0~68 )) # (!\inst_alu|Add0~72_combout  & ((\inst_alu|Add0~68 ) # (GND)))))
// \inst_alu|Add0~74  = CARRY((\inst_mult_2to1_1|res_o[10]~21_combout  & (!\inst_alu|Add0~72_combout  & !\inst_alu|Add0~68 )) # (!\inst_mult_2to1_1|res_o[10]~21_combout  & ((!\inst_alu|Add0~68 ) # (!\inst_alu|Add0~72_combout ))))

	.dataa(\inst_mult_2to1_1|res_o[10]~21_combout ),
	.datab(\inst_alu|Add0~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|Add0~68 ),
	.combout(\inst_alu|Add0~73_combout ),
	.cout(\inst_alu|Add0~74 ));
// synopsys translate_off
defparam \inst_alu|Add0~73 .lut_mask = 16'h9617;
defparam \inst_alu|Add0~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N8
cycloneive_lcell_comb \inst_alu|Add0~79 (
// Equation(s):
// \inst_alu|Add0~79_combout  = ((\inst_mult_2to1_1|res_o[11]~20_combout  $ (\inst_alu|Add0~78_combout  $ (!\inst_alu|Add0~74 )))) # (GND)
// \inst_alu|Add0~80  = CARRY((\inst_mult_2to1_1|res_o[11]~20_combout  & ((\inst_alu|Add0~78_combout ) # (!\inst_alu|Add0~74 ))) # (!\inst_mult_2to1_1|res_o[11]~20_combout  & (\inst_alu|Add0~78_combout  & !\inst_alu|Add0~74 )))

	.dataa(\inst_mult_2to1_1|res_o[11]~20_combout ),
	.datab(\inst_alu|Add0~78_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|Add0~74 ),
	.combout(\inst_alu|Add0~79_combout ),
	.cout(\inst_alu|Add0~80 ));
// synopsys translate_off
defparam \inst_alu|Add0~79 .lut_mask = 16'h698E;
defparam \inst_alu|Add0~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N10
cycloneive_lcell_comb \inst_alu|Add0~85 (
// Equation(s):
// \inst_alu|Add0~85_combout  = (\inst_alu|Add0~84_combout  & ((\inst_mult_2to1_1|res_o[12]~19_combout  & (\inst_alu|Add0~80  & VCC)) # (!\inst_mult_2to1_1|res_o[12]~19_combout  & (!\inst_alu|Add0~80 )))) # (!\inst_alu|Add0~84_combout  & 
// ((\inst_mult_2to1_1|res_o[12]~19_combout  & (!\inst_alu|Add0~80 )) # (!\inst_mult_2to1_1|res_o[12]~19_combout  & ((\inst_alu|Add0~80 ) # (GND)))))
// \inst_alu|Add0~86  = CARRY((\inst_alu|Add0~84_combout  & (!\inst_mult_2to1_1|res_o[12]~19_combout  & !\inst_alu|Add0~80 )) # (!\inst_alu|Add0~84_combout  & ((!\inst_alu|Add0~80 ) # (!\inst_mult_2to1_1|res_o[12]~19_combout ))))

	.dataa(\inst_alu|Add0~84_combout ),
	.datab(\inst_mult_2to1_1|res_o[12]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|Add0~80 ),
	.combout(\inst_alu|Add0~85_combout ),
	.cout(\inst_alu|Add0~86 ));
// synopsys translate_off
defparam \inst_alu|Add0~85 .lut_mask = 16'h9617;
defparam \inst_alu|Add0~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N12
cycloneive_lcell_comb \inst_alu|Add0~91 (
// Equation(s):
// \inst_alu|Add0~91_combout  = ((\inst_mult_2to1_1|res_o[13]~18_combout  $ (\inst_alu|Add0~90_combout  $ (!\inst_alu|Add0~86 )))) # (GND)
// \inst_alu|Add0~92  = CARRY((\inst_mult_2to1_1|res_o[13]~18_combout  & ((\inst_alu|Add0~90_combout ) # (!\inst_alu|Add0~86 ))) # (!\inst_mult_2to1_1|res_o[13]~18_combout  & (\inst_alu|Add0~90_combout  & !\inst_alu|Add0~86 )))

	.dataa(\inst_mult_2to1_1|res_o[13]~18_combout ),
	.datab(\inst_alu|Add0~90_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|Add0~86 ),
	.combout(\inst_alu|Add0~91_combout ),
	.cout(\inst_alu|Add0~92 ));
// synopsys translate_off
defparam \inst_alu|Add0~91 .lut_mask = 16'h698E;
defparam \inst_alu|Add0~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N14
cycloneive_lcell_comb \inst_alu|Add0~97 (
// Equation(s):
// \inst_alu|Add0~97_combout  = (\inst_mult_2to1_1|res_o[14]~17_combout  & ((\inst_alu|Add0~96_combout  & (\inst_alu|Add0~92  & VCC)) # (!\inst_alu|Add0~96_combout  & (!\inst_alu|Add0~92 )))) # (!\inst_mult_2to1_1|res_o[14]~17_combout  & 
// ((\inst_alu|Add0~96_combout  & (!\inst_alu|Add0~92 )) # (!\inst_alu|Add0~96_combout  & ((\inst_alu|Add0~92 ) # (GND)))))
// \inst_alu|Add0~98  = CARRY((\inst_mult_2to1_1|res_o[14]~17_combout  & (!\inst_alu|Add0~96_combout  & !\inst_alu|Add0~92 )) # (!\inst_mult_2to1_1|res_o[14]~17_combout  & ((!\inst_alu|Add0~92 ) # (!\inst_alu|Add0~96_combout ))))

	.dataa(\inst_mult_2to1_1|res_o[14]~17_combout ),
	.datab(\inst_alu|Add0~96_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|Add0~92 ),
	.combout(\inst_alu|Add0~97_combout ),
	.cout(\inst_alu|Add0~98 ));
// synopsys translate_off
defparam \inst_alu|Add0~97 .lut_mask = 16'h9617;
defparam \inst_alu|Add0~97 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N16
cycloneive_lcell_comb \inst_alu|Add0~103 (
// Equation(s):
// \inst_alu|Add0~103_combout  = ((\inst_alu|Add0~102_combout  $ (\inst_mult_2to1_1|res_o[15]~16_combout  $ (!\inst_alu|Add0~98 )))) # (GND)
// \inst_alu|Add0~104  = CARRY((\inst_alu|Add0~102_combout  & ((\inst_mult_2to1_1|res_o[15]~16_combout ) # (!\inst_alu|Add0~98 ))) # (!\inst_alu|Add0~102_combout  & (\inst_mult_2to1_1|res_o[15]~16_combout  & !\inst_alu|Add0~98 )))

	.dataa(\inst_alu|Add0~102_combout ),
	.datab(\inst_mult_2to1_1|res_o[15]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|Add0~98 ),
	.combout(\inst_alu|Add0~103_combout ),
	.cout(\inst_alu|Add0~104 ));
// synopsys translate_off
defparam \inst_alu|Add0~103 .lut_mask = 16'h698E;
defparam \inst_alu|Add0~103 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N18
cycloneive_lcell_comb \inst_alu|Add0~109 (
// Equation(s):
// \inst_alu|Add0~109_combout  = (\inst_alu|Add0~108_combout  & ((\inst_mult_2to1_1|res_o[16]~15_combout  & (\inst_alu|Add0~104  & VCC)) # (!\inst_mult_2to1_1|res_o[16]~15_combout  & (!\inst_alu|Add0~104 )))) # (!\inst_alu|Add0~108_combout  & 
// ((\inst_mult_2to1_1|res_o[16]~15_combout  & (!\inst_alu|Add0~104 )) # (!\inst_mult_2to1_1|res_o[16]~15_combout  & ((\inst_alu|Add0~104 ) # (GND)))))
// \inst_alu|Add0~110  = CARRY((\inst_alu|Add0~108_combout  & (!\inst_mult_2to1_1|res_o[16]~15_combout  & !\inst_alu|Add0~104 )) # (!\inst_alu|Add0~108_combout  & ((!\inst_alu|Add0~104 ) # (!\inst_mult_2to1_1|res_o[16]~15_combout ))))

	.dataa(\inst_alu|Add0~108_combout ),
	.datab(\inst_mult_2to1_1|res_o[16]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|Add0~104 ),
	.combout(\inst_alu|Add0~109_combout ),
	.cout(\inst_alu|Add0~110 ));
// synopsys translate_off
defparam \inst_alu|Add0~109 .lut_mask = 16'h9617;
defparam \inst_alu|Add0~109 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N20
cycloneive_lcell_comb \inst_alu|Add0~115 (
// Equation(s):
// \inst_alu|Add0~115_combout  = ((\inst_alu|Add0~114_combout  $ (\inst_mult_2to1_1|res_o[17]~14_combout  $ (!\inst_alu|Add0~110 )))) # (GND)
// \inst_alu|Add0~116  = CARRY((\inst_alu|Add0~114_combout  & ((\inst_mult_2to1_1|res_o[17]~14_combout ) # (!\inst_alu|Add0~110 ))) # (!\inst_alu|Add0~114_combout  & (\inst_mult_2to1_1|res_o[17]~14_combout  & !\inst_alu|Add0~110 )))

	.dataa(\inst_alu|Add0~114_combout ),
	.datab(\inst_mult_2to1_1|res_o[17]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|Add0~110 ),
	.combout(\inst_alu|Add0~115_combout ),
	.cout(\inst_alu|Add0~116 ));
// synopsys translate_off
defparam \inst_alu|Add0~115 .lut_mask = 16'h698E;
defparam \inst_alu|Add0~115 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N22
cycloneive_lcell_comb \inst_alu|Add0~121 (
// Equation(s):
// \inst_alu|Add0~121_combout  = (\inst_mult_2to1_1|res_o[18]~13_combout  & ((\inst_alu|Add0~120_combout  & (\inst_alu|Add0~116  & VCC)) # (!\inst_alu|Add0~120_combout  & (!\inst_alu|Add0~116 )))) # (!\inst_mult_2to1_1|res_o[18]~13_combout  & 
// ((\inst_alu|Add0~120_combout  & (!\inst_alu|Add0~116 )) # (!\inst_alu|Add0~120_combout  & ((\inst_alu|Add0~116 ) # (GND)))))
// \inst_alu|Add0~122  = CARRY((\inst_mult_2to1_1|res_o[18]~13_combout  & (!\inst_alu|Add0~120_combout  & !\inst_alu|Add0~116 )) # (!\inst_mult_2to1_1|res_o[18]~13_combout  & ((!\inst_alu|Add0~116 ) # (!\inst_alu|Add0~120_combout ))))

	.dataa(\inst_mult_2to1_1|res_o[18]~13_combout ),
	.datab(\inst_alu|Add0~120_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|Add0~116 ),
	.combout(\inst_alu|Add0~121_combout ),
	.cout(\inst_alu|Add0~122 ));
// synopsys translate_off
defparam \inst_alu|Add0~121 .lut_mask = 16'h9617;
defparam \inst_alu|Add0~121 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N24
cycloneive_lcell_comb \inst_alu|Add0~125 (
// Equation(s):
// \inst_alu|Add0~125_combout  = ((\inst_alu|Add0~124_combout  $ (\inst_mult_2to1_1|res_o[19]~12_combout  $ (!\inst_alu|Add0~122 )))) # (GND)
// \inst_alu|Add0~126  = CARRY((\inst_alu|Add0~124_combout  & ((\inst_mult_2to1_1|res_o[19]~12_combout ) # (!\inst_alu|Add0~122 ))) # (!\inst_alu|Add0~124_combout  & (\inst_mult_2to1_1|res_o[19]~12_combout  & !\inst_alu|Add0~122 )))

	.dataa(\inst_alu|Add0~124_combout ),
	.datab(\inst_mult_2to1_1|res_o[19]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|Add0~122 ),
	.combout(\inst_alu|Add0~125_combout ),
	.cout(\inst_alu|Add0~126 ));
// synopsys translate_off
defparam \inst_alu|Add0~125 .lut_mask = 16'h698E;
defparam \inst_alu|Add0~125 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N26
cycloneive_lcell_comb \inst_alu|Add0~129 (
// Equation(s):
// \inst_alu|Add0~129_combout  = (\inst_mult_2to1_1|res_o[20]~11_combout  & ((\inst_alu|Add0~128_combout  & (\inst_alu|Add0~126  & VCC)) # (!\inst_alu|Add0~128_combout  & (!\inst_alu|Add0~126 )))) # (!\inst_mult_2to1_1|res_o[20]~11_combout  & 
// ((\inst_alu|Add0~128_combout  & (!\inst_alu|Add0~126 )) # (!\inst_alu|Add0~128_combout  & ((\inst_alu|Add0~126 ) # (GND)))))
// \inst_alu|Add0~130  = CARRY((\inst_mult_2to1_1|res_o[20]~11_combout  & (!\inst_alu|Add0~128_combout  & !\inst_alu|Add0~126 )) # (!\inst_mult_2to1_1|res_o[20]~11_combout  & ((!\inst_alu|Add0~126 ) # (!\inst_alu|Add0~128_combout ))))

	.dataa(\inst_mult_2to1_1|res_o[20]~11_combout ),
	.datab(\inst_alu|Add0~128_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|Add0~126 ),
	.combout(\inst_alu|Add0~129_combout ),
	.cout(\inst_alu|Add0~130 ));
// synopsys translate_off
defparam \inst_alu|Add0~129 .lut_mask = 16'h9617;
defparam \inst_alu|Add0~129 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N28
cycloneive_lcell_comb \inst_alu|Add0~134 (
// Equation(s):
// \inst_alu|Add0~134_combout  = ((\inst_alu|Add0~133_combout  $ (\inst_mult_2to1_1|res_o[21]~10_combout  $ (!\inst_alu|Add0~130 )))) # (GND)
// \inst_alu|Add0~135  = CARRY((\inst_alu|Add0~133_combout  & ((\inst_mult_2to1_1|res_o[21]~10_combout ) # (!\inst_alu|Add0~130 ))) # (!\inst_alu|Add0~133_combout  & (\inst_mult_2to1_1|res_o[21]~10_combout  & !\inst_alu|Add0~130 )))

	.dataa(\inst_alu|Add0~133_combout ),
	.datab(\inst_mult_2to1_1|res_o[21]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|Add0~130 ),
	.combout(\inst_alu|Add0~134_combout ),
	.cout(\inst_alu|Add0~135 ));
// synopsys translate_off
defparam \inst_alu|Add0~134 .lut_mask = 16'h698E;
defparam \inst_alu|Add0~134 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N30
cycloneive_lcell_comb \inst_alu|Add0~138 (
// Equation(s):
// \inst_alu|Add0~138_combout  = (\inst_mult_2to1_1|res_o[22]~9_combout  & ((\inst_alu|Add0~137_combout  & (\inst_alu|Add0~135  & VCC)) # (!\inst_alu|Add0~137_combout  & (!\inst_alu|Add0~135 )))) # (!\inst_mult_2to1_1|res_o[22]~9_combout  & 
// ((\inst_alu|Add0~137_combout  & (!\inst_alu|Add0~135 )) # (!\inst_alu|Add0~137_combout  & ((\inst_alu|Add0~135 ) # (GND)))))
// \inst_alu|Add0~139  = CARRY((\inst_mult_2to1_1|res_o[22]~9_combout  & (!\inst_alu|Add0~137_combout  & !\inst_alu|Add0~135 )) # (!\inst_mult_2to1_1|res_o[22]~9_combout  & ((!\inst_alu|Add0~135 ) # (!\inst_alu|Add0~137_combout ))))

	.dataa(\inst_mult_2to1_1|res_o[22]~9_combout ),
	.datab(\inst_alu|Add0~137_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|Add0~135 ),
	.combout(\inst_alu|Add0~138_combout ),
	.cout(\inst_alu|Add0~139 ));
// synopsys translate_off
defparam \inst_alu|Add0~138 .lut_mask = 16'h9617;
defparam \inst_alu|Add0~138 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N0
cycloneive_lcell_comb \inst_alu|Add0~143 (
// Equation(s):
// \inst_alu|Add0~143_combout  = ((\inst_mult_2to1_1|res_o[23]~8_combout  $ (\inst_alu|Add0~142_combout  $ (!\inst_alu|Add0~139 )))) # (GND)
// \inst_alu|Add0~144  = CARRY((\inst_mult_2to1_1|res_o[23]~8_combout  & ((\inst_alu|Add0~142_combout ) # (!\inst_alu|Add0~139 ))) # (!\inst_mult_2to1_1|res_o[23]~8_combout  & (\inst_alu|Add0~142_combout  & !\inst_alu|Add0~139 )))

	.dataa(\inst_mult_2to1_1|res_o[23]~8_combout ),
	.datab(\inst_alu|Add0~142_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|Add0~139 ),
	.combout(\inst_alu|Add0~143_combout ),
	.cout(\inst_alu|Add0~144 ));
// synopsys translate_off
defparam \inst_alu|Add0~143 .lut_mask = 16'h698E;
defparam \inst_alu|Add0~143 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N2
cycloneive_lcell_comb \inst_alu|Add0~148 (
// Equation(s):
// \inst_alu|Add0~148_combout  = (\inst_mult_2to1_1|res_o[24]~7_combout  & ((\inst_alu|Add0~147_combout  & (\inst_alu|Add0~144  & VCC)) # (!\inst_alu|Add0~147_combout  & (!\inst_alu|Add0~144 )))) # (!\inst_mult_2to1_1|res_o[24]~7_combout  & 
// ((\inst_alu|Add0~147_combout  & (!\inst_alu|Add0~144 )) # (!\inst_alu|Add0~147_combout  & ((\inst_alu|Add0~144 ) # (GND)))))
// \inst_alu|Add0~149  = CARRY((\inst_mult_2to1_1|res_o[24]~7_combout  & (!\inst_alu|Add0~147_combout  & !\inst_alu|Add0~144 )) # (!\inst_mult_2to1_1|res_o[24]~7_combout  & ((!\inst_alu|Add0~144 ) # (!\inst_alu|Add0~147_combout ))))

	.dataa(\inst_mult_2to1_1|res_o[24]~7_combout ),
	.datab(\inst_alu|Add0~147_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|Add0~144 ),
	.combout(\inst_alu|Add0~148_combout ),
	.cout(\inst_alu|Add0~149 ));
// synopsys translate_off
defparam \inst_alu|Add0~148 .lut_mask = 16'h9617;
defparam \inst_alu|Add0~148 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N4
cycloneive_lcell_comb \inst_alu|Add0~154 (
// Equation(s):
// \inst_alu|Add0~154_combout  = ((\inst_mult_2to1_1|res_o[25]~6_combout  $ (\inst_alu|Add0~153_combout  $ (!\inst_alu|Add0~149 )))) # (GND)
// \inst_alu|Add0~155  = CARRY((\inst_mult_2to1_1|res_o[25]~6_combout  & ((\inst_alu|Add0~153_combout ) # (!\inst_alu|Add0~149 ))) # (!\inst_mult_2to1_1|res_o[25]~6_combout  & (\inst_alu|Add0~153_combout  & !\inst_alu|Add0~149 )))

	.dataa(\inst_mult_2to1_1|res_o[25]~6_combout ),
	.datab(\inst_alu|Add0~153_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|Add0~149 ),
	.combout(\inst_alu|Add0~154_combout ),
	.cout(\inst_alu|Add0~155 ));
// synopsys translate_off
defparam \inst_alu|Add0~154 .lut_mask = 16'h698E;
defparam \inst_alu|Add0~154 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N6
cycloneive_lcell_comb \inst_alu|Add0~159 (
// Equation(s):
// \inst_alu|Add0~159_combout  = (\inst_mult_2to1_1|res_o[26]~5_combout  & ((\inst_alu|Add0~158_combout  & (\inst_alu|Add0~155  & VCC)) # (!\inst_alu|Add0~158_combout  & (!\inst_alu|Add0~155 )))) # (!\inst_mult_2to1_1|res_o[26]~5_combout  & 
// ((\inst_alu|Add0~158_combout  & (!\inst_alu|Add0~155 )) # (!\inst_alu|Add0~158_combout  & ((\inst_alu|Add0~155 ) # (GND)))))
// \inst_alu|Add0~160  = CARRY((\inst_mult_2to1_1|res_o[26]~5_combout  & (!\inst_alu|Add0~158_combout  & !\inst_alu|Add0~155 )) # (!\inst_mult_2to1_1|res_o[26]~5_combout  & ((!\inst_alu|Add0~155 ) # (!\inst_alu|Add0~158_combout ))))

	.dataa(\inst_mult_2to1_1|res_o[26]~5_combout ),
	.datab(\inst_alu|Add0~158_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|Add0~155 ),
	.combout(\inst_alu|Add0~159_combout ),
	.cout(\inst_alu|Add0~160 ));
// synopsys translate_off
defparam \inst_alu|Add0~159 .lut_mask = 16'h9617;
defparam \inst_alu|Add0~159 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N8
cycloneive_lcell_comb \inst_alu|Add0~163 (
// Equation(s):
// \inst_alu|Add0~163_combout  = ((\inst_mult_2to1_1|res_o[27]~4_combout  $ (\inst_alu|Add0~162_combout  $ (!\inst_alu|Add0~160 )))) # (GND)
// \inst_alu|Add0~164  = CARRY((\inst_mult_2to1_1|res_o[27]~4_combout  & ((\inst_alu|Add0~162_combout ) # (!\inst_alu|Add0~160 ))) # (!\inst_mult_2to1_1|res_o[27]~4_combout  & (\inst_alu|Add0~162_combout  & !\inst_alu|Add0~160 )))

	.dataa(\inst_mult_2to1_1|res_o[27]~4_combout ),
	.datab(\inst_alu|Add0~162_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|Add0~160 ),
	.combout(\inst_alu|Add0~163_combout ),
	.cout(\inst_alu|Add0~164 ));
// synopsys translate_off
defparam \inst_alu|Add0~163 .lut_mask = 16'h698E;
defparam \inst_alu|Add0~163 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N10
cycloneive_lcell_comb \inst_alu|Add0~167 (
// Equation(s):
// \inst_alu|Add0~167_combout  = (\inst_alu|Add0~166_combout  & ((\inst_mult_2to1_1|res_o[28]~3_combout  & (\inst_alu|Add0~164  & VCC)) # (!\inst_mult_2to1_1|res_o[28]~3_combout  & (!\inst_alu|Add0~164 )))) # (!\inst_alu|Add0~166_combout  & 
// ((\inst_mult_2to1_1|res_o[28]~3_combout  & (!\inst_alu|Add0~164 )) # (!\inst_mult_2to1_1|res_o[28]~3_combout  & ((\inst_alu|Add0~164 ) # (GND)))))
// \inst_alu|Add0~168  = CARRY((\inst_alu|Add0~166_combout  & (!\inst_mult_2to1_1|res_o[28]~3_combout  & !\inst_alu|Add0~164 )) # (!\inst_alu|Add0~166_combout  & ((!\inst_alu|Add0~164 ) # (!\inst_mult_2to1_1|res_o[28]~3_combout ))))

	.dataa(\inst_alu|Add0~166_combout ),
	.datab(\inst_mult_2to1_1|res_o[28]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|Add0~164 ),
	.combout(\inst_alu|Add0~167_combout ),
	.cout(\inst_alu|Add0~168 ));
// synopsys translate_off
defparam \inst_alu|Add0~167 .lut_mask = 16'h9617;
defparam \inst_alu|Add0~167 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N12
cycloneive_lcell_comb \inst_alu|Add0~172 (
// Equation(s):
// \inst_alu|Add0~172_combout  = ((\inst_alu|Add0~171_combout  $ (\inst_mult_2to1_1|res_o[29]~2_combout  $ (!\inst_alu|Add0~168 )))) # (GND)
// \inst_alu|Add0~173  = CARRY((\inst_alu|Add0~171_combout  & ((\inst_mult_2to1_1|res_o[29]~2_combout ) # (!\inst_alu|Add0~168 ))) # (!\inst_alu|Add0~171_combout  & (\inst_mult_2to1_1|res_o[29]~2_combout  & !\inst_alu|Add0~168 )))

	.dataa(\inst_alu|Add0~171_combout ),
	.datab(\inst_mult_2to1_1|res_o[29]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|Add0~168 ),
	.combout(\inst_alu|Add0~172_combout ),
	.cout(\inst_alu|Add0~173 ));
// synopsys translate_off
defparam \inst_alu|Add0~172 .lut_mask = 16'h698E;
defparam \inst_alu|Add0~172 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N14
cycloneive_lcell_comb \inst_alu|Add0~177 (
// Equation(s):
// \inst_alu|Add0~177_combout  = (\inst_alu|Add0~176_combout  & ((\inst_mult_2to1_1|res_o[30]~1_combout  & (\inst_alu|Add0~173  & VCC)) # (!\inst_mult_2to1_1|res_o[30]~1_combout  & (!\inst_alu|Add0~173 )))) # (!\inst_alu|Add0~176_combout  & 
// ((\inst_mult_2to1_1|res_o[30]~1_combout  & (!\inst_alu|Add0~173 )) # (!\inst_mult_2to1_1|res_o[30]~1_combout  & ((\inst_alu|Add0~173 ) # (GND)))))
// \inst_alu|Add0~178  = CARRY((\inst_alu|Add0~176_combout  & (!\inst_mult_2to1_1|res_o[30]~1_combout  & !\inst_alu|Add0~173 )) # (!\inst_alu|Add0~176_combout  & ((!\inst_alu|Add0~173 ) # (!\inst_mult_2to1_1|res_o[30]~1_combout ))))

	.dataa(\inst_alu|Add0~176_combout ),
	.datab(\inst_mult_2to1_1|res_o[30]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|Add0~173 ),
	.combout(\inst_alu|Add0~177_combout ),
	.cout(\inst_alu|Add0~178 ));
// synopsys translate_off
defparam \inst_alu|Add0~177 .lut_mask = 16'h9617;
defparam \inst_alu|Add0~177 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N16
cycloneive_lcell_comb \inst_alu|Add0~182 (
// Equation(s):
// \inst_alu|Add0~182_combout  = \inst_mult_2to1_1|res_o[31]~0_combout  $ (\inst_alu|Add0~178  $ (!\inst_alu|Add0~181_combout ))

	.dataa(gnd),
	.datab(\inst_mult_2to1_1|res_o[31]~0_combout ),
	.datac(gnd),
	.datad(\inst_alu|Add0~181_combout ),
	.cin(\inst_alu|Add0~178 ),
	.combout(\inst_alu|Add0~182_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~182 .lut_mask = 16'h3CC3;
defparam \inst_alu|Add0~182 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N16
cycloneive_lcell_comb \inst_alu|Add0~180 (
// Equation(s):
// \inst_alu|Add0~180_combout  = (\inst_mult_2to1_1|res_o[31]~0_combout  & (!\inst_controlUnit|ALUSrcB_o [1] & (\inst_controlUnit|WideOr0~0_combout  & \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a31 )))

	.dataa(\inst_mult_2to1_1|res_o[31]~0_combout ),
	.datab(\inst_controlUnit|ALUSrcB_o [1]),
	.datac(\inst_controlUnit|WideOr0~0_combout ),
	.datad(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\inst_alu|Add0~180_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~180 .lut_mask = 16'h2000;
defparam \inst_alu|Add0~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N20
cycloneive_lcell_comb \inst_alu|Add0~184 (
// Equation(s):
// \inst_alu|Add0~184_combout  = (\inst_ALUControl|aluControl_o[1]~2_combout  & (\inst_alu|Add0~9_combout  & ((\inst_alu|Add0~180_combout )))) # (!\inst_ALUControl|aluControl_o[1]~2_combout  & ((\inst_alu|Add0~182_combout ) # ((\inst_alu|Add0~9_combout  & 
// \inst_alu|Add0~180_combout ))))

	.dataa(\inst_ALUControl|aluControl_o[1]~2_combout ),
	.datab(\inst_alu|Add0~9_combout ),
	.datac(\inst_alu|Add0~182_combout ),
	.datad(\inst_alu|Add0~180_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~184_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~184 .lut_mask = 16'hDC50;
defparam \inst_alu|Add0~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N22
cycloneive_lcell_comb \inst_ProgramCounter|addr_out[31]~31 (
// Equation(s):
// \inst_ProgramCounter|addr_out[31]~31_combout  = (\inst_ALUControl|aluControl_o[0]~5_combout  & (\inst_alu|Mux0~0_combout )) # (!\inst_ALUControl|aluControl_o[0]~5_combout  & ((\inst_alu|Add0~184_combout )))

	.dataa(\inst_alu|Mux0~0_combout ),
	.datab(\inst_ALUControl|aluControl_o[0]~5_combout ),
	.datac(gnd),
	.datad(\inst_alu|Add0~184_combout ),
	.cin(gnd),
	.combout(\inst_ProgramCounter|addr_out[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[31]~31 .lut_mask = 16'hBB88;
defparam \inst_ProgramCounter|addr_out[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y30_N23
dffeas \ALUOut[31] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_ProgramCounter|addr_out[31]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUOut[31]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUOut[31] .is_wysiwyg = "true";
defparam \ALUOut[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N2
cycloneive_lcell_comb \inst_mult_2to1_2|res_o[31]~0 (
// Equation(s):
// \inst_mult_2to1_2|res_o[31]~0_combout  = (\inst_controlUnit|state.WRITE_BACK~q  & (\inst_instr_reg|instr_o[31]~17_combout )) # (!\inst_controlUnit|state.WRITE_BACK~q  & ((ALUOut[31])))

	.dataa(gnd),
	.datab(\inst_instr_reg|instr_o[31]~17_combout ),
	.datac(\inst_controlUnit|state.WRITE_BACK~q ),
	.datad(ALUOut[31]),
	.cin(gnd),
	.combout(\inst_mult_2to1_2|res_o[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_2|res_o[31]~0 .lut_mask = 16'hCFC0;
defparam \inst_mult_2to1_2|res_o[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N2
cycloneive_lcell_comb \inst_ProgramCounter|addr_out[30]~feeder (
// Equation(s):
// \inst_ProgramCounter|addr_out[30]~feeder_combout  = \inst_ProgramCounter|addr_out[30]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_ProgramCounter|addr_out[30]~30_combout ),
	.cin(gnd),
	.combout(\inst_ProgramCounter|addr_out[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[30]~feeder .lut_mask = 16'hFF00;
defparam \inst_ProgramCounter|addr_out[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y27_N3
dffeas \inst_ProgramCounter|addr_out[30] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_ProgramCounter|addr_out[30]~feeder_combout ),
	.asdata(ALUOut[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_controlUnit|WideOr9~combout ),
	.sload(\inst_controlUnit|WideOr10~combout ),
	.ena(\inst_ProgramCounter|addr_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ProgramCounter|addr_out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[30] .is_wysiwyg = "true";
defparam \inst_ProgramCounter|addr_out[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N22
cycloneive_lcell_comb \inst_mult_2to1_1|res_o[30]~1 (
// Equation(s):
// \inst_mult_2to1_1|res_o[30]~1_combout  = (\inst_controlUnit|WideOr0~0_combout  & (\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a30 )) # (!\inst_controlUnit|WideOr0~0_combout  & ((\inst_ProgramCounter|addr_out [30])))

	.dataa(\inst_controlUnit|WideOr0~0_combout ),
	.datab(gnd),
	.datac(\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a30 ),
	.datad(\inst_ProgramCounter|addr_out [30]),
	.cin(gnd),
	.combout(\inst_mult_2to1_1|res_o[30]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_1|res_o[30]~1 .lut_mask = 16'hF5A0;
defparam \inst_mult_2to1_1|res_o[30]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N18
cycloneive_lcell_comb \inst_alu|Mux1~0 (
// Equation(s):
// \inst_alu|Mux1~0_combout  = (!\inst_alu|Mux22~0_combout  & ((\inst_mult_2to1_1|res_o[30]~1_combout ) # (\inst_mult_4to1|Mux1~2_combout )))

	.dataa(gnd),
	.datab(\inst_alu|Mux22~0_combout ),
	.datac(\inst_mult_2to1_1|res_o[30]~1_combout ),
	.datad(\inst_mult_4to1|Mux1~2_combout ),
	.cin(gnd),
	.combout(\inst_alu|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Mux1~0 .lut_mask = 16'h3330;
defparam \inst_alu|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N26
cycloneive_lcell_comb \inst_alu|Add0~188 (
// Equation(s):
// \inst_alu|Add0~188_combout  = (\inst_mult_4to1|Mux1~2_combout  & ((\inst_controlUnit|WideOr0~0_combout  & (\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a30 )) # (!\inst_controlUnit|WideOr0~0_combout  & ((\inst_ProgramCounter|addr_out 
// [30])))))

	.dataa(\inst_mult_4to1|Mux1~2_combout ),
	.datab(\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a30 ),
	.datac(\inst_controlUnit|WideOr0~0_combout ),
	.datad(\inst_ProgramCounter|addr_out [30]),
	.cin(gnd),
	.combout(\inst_alu|Add0~188_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~188 .lut_mask = 16'h8A80;
defparam \inst_alu|Add0~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N28
cycloneive_lcell_comb \inst_alu|Add0~179 (
// Equation(s):
// \inst_alu|Add0~179_combout  = (\inst_alu|Add0~9_combout  & ((\inst_alu|Add0~188_combout ) # ((!\inst_ALUControl|aluControl_o[1]~2_combout  & \inst_alu|Add0~177_combout )))) # (!\inst_alu|Add0~9_combout  & (((!\inst_ALUControl|aluControl_o[1]~2_combout  & 
// \inst_alu|Add0~177_combout ))))

	.dataa(\inst_alu|Add0~9_combout ),
	.datab(\inst_alu|Add0~188_combout ),
	.datac(\inst_ALUControl|aluControl_o[1]~2_combout ),
	.datad(\inst_alu|Add0~177_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~179_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~179 .lut_mask = 16'h8F88;
defparam \inst_alu|Add0~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N4
cycloneive_lcell_comb \inst_ProgramCounter|addr_out[30]~30 (
// Equation(s):
// \inst_ProgramCounter|addr_out[30]~30_combout  = (\inst_ALUControl|aluControl_o[0]~5_combout  & (\inst_alu|Mux1~0_combout )) # (!\inst_ALUControl|aluControl_o[0]~5_combout  & ((\inst_alu|Add0~179_combout )))

	.dataa(gnd),
	.datab(\inst_alu|Mux1~0_combout ),
	.datac(\inst_ALUControl|aluControl_o[0]~5_combout ),
	.datad(\inst_alu|Add0~179_combout ),
	.cin(gnd),
	.combout(\inst_ProgramCounter|addr_out[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[30]~30 .lut_mask = 16'hCFC0;
defparam \inst_ProgramCounter|addr_out[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y27_N5
dffeas \ALUOut[30] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_ProgramCounter|addr_out[30]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUOut[30]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUOut[30] .is_wysiwyg = "true";
defparam \ALUOut[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N6
cycloneive_lcell_comb \inst_mult_2to1_2|res_o[30]~1 (
// Equation(s):
// \inst_mult_2to1_2|res_o[30]~1_combout  = (\inst_controlUnit|state.WRITE_BACK~q  & (\inst_instr_reg|instr_o[30]~31_combout )) # (!\inst_controlUnit|state.WRITE_BACK~q  & ((ALUOut[30])))

	.dataa(\inst_instr_reg|instr_o[30]~31_combout ),
	.datab(gnd),
	.datac(\inst_controlUnit|state.WRITE_BACK~q ),
	.datad(ALUOut[30]),
	.cin(gnd),
	.combout(\inst_mult_2to1_2|res_o[30]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_2|res_o[30]~1 .lut_mask = 16'hAFA0;
defparam \inst_mult_2to1_2|res_o[30]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N10
cycloneive_lcell_comb \inst_mult_4to1|Mux2~2 (
// Equation(s):
// \inst_mult_4to1|Mux2~2_combout  = (!\inst_controlUnit|state.REG_FETCH~q  & (!\inst_controlUnit|state.MEM_ADRR_COMPUTATION~q  & (\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a29  & \inst_controlUnit|WideOr0~0_combout )))

	.dataa(\inst_controlUnit|state.REG_FETCH~q ),
	.datab(\inst_controlUnit|state.MEM_ADRR_COMPUTATION~q ),
	.datac(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a29 ),
	.datad(\inst_controlUnit|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\inst_mult_4to1|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_4to1|Mux2~2 .lut_mask = 16'h1000;
defparam \inst_mult_4to1|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N22
cycloneive_lcell_comb \inst_alu|Mux2~0 (
// Equation(s):
// \inst_alu|Mux2~0_combout  = (!\inst_alu|Mux22~0_combout  & ((\inst_mult_4to1|Mux2~2_combout ) # (\inst_mult_2to1_1|res_o[29]~2_combout )))

	.dataa(gnd),
	.datab(\inst_alu|Mux22~0_combout ),
	.datac(\inst_mult_4to1|Mux2~2_combout ),
	.datad(\inst_mult_2to1_1|res_o[29]~2_combout ),
	.cin(gnd),
	.combout(\inst_alu|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Mux2~0 .lut_mask = 16'h3330;
defparam \inst_alu|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N20
cycloneive_lcell_comb \inst_alu|Add0~174 (
// Equation(s):
// \inst_alu|Add0~174_combout  = (!\inst_ALUControl|aluControl_o[1]~2_combout  & \inst_alu|Add0~172_combout )

	.dataa(\inst_ALUControl|aluControl_o[1]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_alu|Add0~172_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~174_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~174 .lut_mask = 16'h5500;
defparam \inst_alu|Add0~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N18
cycloneive_lcell_comb \inst_alu|Add0~175 (
// Equation(s):
// \inst_alu|Add0~175_combout  = (\inst_alu|Add0~174_combout ) # ((\inst_alu|Add0~9_combout  & (\inst_mult_4to1|Mux2~2_combout  & \inst_mult_2to1_1|res_o[29]~2_combout )))

	.dataa(\inst_alu|Add0~9_combout ),
	.datab(\inst_mult_4to1|Mux2~2_combout ),
	.datac(\inst_mult_2to1_1|res_o[29]~2_combout ),
	.datad(\inst_alu|Add0~174_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~175_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~175 .lut_mask = 16'hFF80;
defparam \inst_alu|Add0~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N24
cycloneive_lcell_comb \inst_ProgramCounter|addr_out[29]~29 (
// Equation(s):
// \inst_ProgramCounter|addr_out[29]~29_combout  = (\inst_ALUControl|aluControl_o[0]~5_combout  & (\inst_alu|Mux2~0_combout )) # (!\inst_ALUControl|aluControl_o[0]~5_combout  & ((\inst_alu|Add0~175_combout )))

	.dataa(\inst_ALUControl|aluControl_o[0]~5_combout ),
	.datab(gnd),
	.datac(\inst_alu|Mux2~0_combout ),
	.datad(\inst_alu|Add0~175_combout ),
	.cin(gnd),
	.combout(\inst_ProgramCounter|addr_out[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[29]~29 .lut_mask = 16'hF5A0;
defparam \inst_ProgramCounter|addr_out[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y30_N25
dffeas \ALUOut[29] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_ProgramCounter|addr_out[29]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUOut[29]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUOut[29] .is_wysiwyg = "true";
defparam \ALUOut[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N2
cycloneive_lcell_comb \inst_instr_reg|instr_o[29]~28 (
// Equation(s):
// \inst_instr_reg|instr_o[29]~28_combout  = (\inst_instr_reg|instr_o[31]~16_combout  & ((\inst_instr_reg|instr_data[3][5]~combout ))) # (!\inst_instr_reg|instr_o[31]~16_combout  & (\inst_instr_memory|instr8bit_o [5]))

	.dataa(\inst_instr_memory|instr8bit_o [5]),
	.datab(\inst_instr_reg|instr_o[31]~16_combout ),
	.datac(\inst_instr_reg|instr_data[3][5]~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_o[29]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_o[29]~28 .lut_mask = 16'hE2E2;
defparam \inst_instr_reg|instr_o[29]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N8
cycloneive_lcell_comb \inst_mult_2to1_2|res_o[29]~2 (
// Equation(s):
// \inst_mult_2to1_2|res_o[29]~2_combout  = (\inst_controlUnit|state.WRITE_BACK~q  & ((\inst_instr_reg|instr_o[29]~28_combout ))) # (!\inst_controlUnit|state.WRITE_BACK~q  & (ALUOut[29]))

	.dataa(gnd),
	.datab(ALUOut[29]),
	.datac(\inst_controlUnit|state.WRITE_BACK~q ),
	.datad(\inst_instr_reg|instr_o[29]~28_combout ),
	.cin(gnd),
	.combout(\inst_mult_2to1_2|res_o[29]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_2|res_o[29]~2 .lut_mask = 16'hFC0C;
defparam \inst_mult_2to1_2|res_o[29]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N8
cycloneive_lcell_comb \inst_mult_2to1_1|res_o[28]~3 (
// Equation(s):
// \inst_mult_2to1_1|res_o[28]~3_combout  = (\inst_controlUnit|WideOr0~0_combout  & ((\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a28 ))) # (!\inst_controlUnit|WideOr0~0_combout  & (\inst_ProgramCounter|addr_out [28]))

	.dataa(\inst_ProgramCounter|addr_out [28]),
	.datab(gnd),
	.datac(\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a28 ),
	.datad(\inst_controlUnit|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\inst_mult_2to1_1|res_o[28]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_1|res_o[28]~3 .lut_mask = 16'hF0AA;
defparam \inst_mult_2to1_1|res_o[28]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N2
cycloneive_lcell_comb \inst_alu|Mux3~0 (
// Equation(s):
// \inst_alu|Mux3~0_combout  = (!\inst_alu|Mux22~0_combout  & ((\inst_mult_4to1|Mux3~2_combout ) # (\inst_mult_2to1_1|res_o[28]~3_combout )))

	.dataa(\inst_alu|Mux22~0_combout ),
	.datab(\inst_mult_4to1|Mux3~2_combout ),
	.datac(gnd),
	.datad(\inst_mult_2to1_1|res_o[28]~3_combout ),
	.cin(gnd),
	.combout(\inst_alu|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Mux3~0 .lut_mask = 16'h5544;
defparam \inst_alu|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N28
cycloneive_lcell_comb \inst_alu|Add0~169 (
// Equation(s):
// \inst_alu|Add0~169_combout  = (!\inst_ALUControl|aluControl_o[1]~2_combout  & \inst_alu|Add0~167_combout )

	.dataa(\inst_ALUControl|aluControl_o[1]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_alu|Add0~167_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~169_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~169 .lut_mask = 16'h5500;
defparam \inst_alu|Add0~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N30
cycloneive_lcell_comb \inst_alu|Add0~170 (
// Equation(s):
// \inst_alu|Add0~170_combout  = (\inst_alu|Add0~169_combout ) # ((\inst_alu|Add0~9_combout  & (\inst_mult_2to1_1|res_o[28]~3_combout  & \inst_mult_4to1|Mux3~2_combout )))

	.dataa(\inst_alu|Add0~9_combout ),
	.datab(\inst_mult_2to1_1|res_o[28]~3_combout ),
	.datac(\inst_mult_4to1|Mux3~2_combout ),
	.datad(\inst_alu|Add0~169_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~170_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~170 .lut_mask = 16'hFF80;
defparam \inst_alu|Add0~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N22
cycloneive_lcell_comb \inst_ProgramCounter|addr_out[28]~28 (
// Equation(s):
// \inst_ProgramCounter|addr_out[28]~28_combout  = (\inst_ALUControl|aluControl_o[0]~5_combout  & (\inst_alu|Mux3~0_combout )) # (!\inst_ALUControl|aluControl_o[0]~5_combout  & ((\inst_alu|Add0~170_combout )))

	.dataa(\inst_ALUControl|aluControl_o[0]~5_combout ),
	.datab(\inst_alu|Mux3~0_combout ),
	.datac(\inst_alu|Add0~170_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_ProgramCounter|addr_out[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[28]~28 .lut_mask = 16'hD8D8;
defparam \inst_ProgramCounter|addr_out[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y30_N23
dffeas \ALUOut[28] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_ProgramCounter|addr_out[28]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUOut[28]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUOut[28] .is_wysiwyg = "true";
defparam \ALUOut[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N8
cycloneive_lcell_comb \inst_instr_reg|instr_o[28]~32 (
// Equation(s):
// \inst_instr_reg|instr_o[28]~32_combout  = (\inst_instr_reg|instr_o[31]~16_combout  & (\inst_instr_reg|instr_data[3][4]~combout )) # (!\inst_instr_reg|instr_o[31]~16_combout  & ((\inst_instr_memory|instr8bit_o [4])))

	.dataa(gnd),
	.datab(\inst_instr_reg|instr_data[3][4]~combout ),
	.datac(\inst_instr_reg|instr_o[31]~16_combout ),
	.datad(\inst_instr_memory|instr8bit_o [4]),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_o[28]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_o[28]~32 .lut_mask = 16'hCFC0;
defparam \inst_instr_reg|instr_o[28]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N28
cycloneive_lcell_comb \inst_mult_2to1_2|res_o[28]~3 (
// Equation(s):
// \inst_mult_2to1_2|res_o[28]~3_combout  = (\inst_controlUnit|state.WRITE_BACK~q  & ((\inst_instr_reg|instr_o[28]~32_combout ))) # (!\inst_controlUnit|state.WRITE_BACK~q  & (ALUOut[28]))

	.dataa(gnd),
	.datab(ALUOut[28]),
	.datac(\inst_instr_reg|instr_o[28]~32_combout ),
	.datad(\inst_controlUnit|state.WRITE_BACK~q ),
	.cin(gnd),
	.combout(\inst_mult_2to1_2|res_o[28]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_2|res_o[28]~3 .lut_mask = 16'hF0CC;
defparam \inst_mult_2to1_2|res_o[28]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N0
cycloneive_lcell_comb \inst_mult_2to1_1|res_o[27]~4 (
// Equation(s):
// \inst_mult_2to1_1|res_o[27]~4_combout  = (\inst_controlUnit|WideOr0~0_combout  & ((\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a27 ))) # (!\inst_controlUnit|WideOr0~0_combout  & (\inst_ProgramCounter|addr_out [27]))

	.dataa(gnd),
	.datab(\inst_ProgramCounter|addr_out [27]),
	.datac(\inst_controlUnit|WideOr0~0_combout ),
	.datad(\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\inst_mult_2to1_1|res_o[27]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_1|res_o[27]~4 .lut_mask = 16'hFC0C;
defparam \inst_mult_2to1_1|res_o[27]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N30
cycloneive_lcell_comb \inst_alu|Mux4~0 (
// Equation(s):
// \inst_alu|Mux4~0_combout  = (!\inst_alu|Mux22~0_combout  & ((\inst_mult_2to1_1|res_o[27]~4_combout ) # (\inst_mult_4to1|Mux4~2_combout )))

	.dataa(gnd),
	.datab(\inst_mult_2to1_1|res_o[27]~4_combout ),
	.datac(\inst_alu|Mux22~0_combout ),
	.datad(\inst_mult_4to1|Mux4~2_combout ),
	.cin(gnd),
	.combout(\inst_alu|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Mux4~0 .lut_mask = 16'h0F0C;
defparam \inst_alu|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N10
cycloneive_lcell_comb \inst_alu|Add0~187 (
// Equation(s):
// \inst_alu|Add0~187_combout  = (\inst_mult_4to1|Mux4~2_combout  & ((\inst_controlUnit|WideOr0~0_combout  & (\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a27 )) # (!\inst_controlUnit|WideOr0~0_combout  & ((\inst_ProgramCounter|addr_out 
// [27])))))

	.dataa(\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a27 ),
	.datab(\inst_ProgramCounter|addr_out [27]),
	.datac(\inst_controlUnit|WideOr0~0_combout ),
	.datad(\inst_mult_4to1|Mux4~2_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~187_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~187 .lut_mask = 16'hAC00;
defparam \inst_alu|Add0~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N6
cycloneive_lcell_comb \inst_alu|Add0~165 (
// Equation(s):
// \inst_alu|Add0~165_combout  = (\inst_alu|Add0~187_combout  & ((\inst_alu|Add0~9_combout ) # ((!\inst_ALUControl|aluControl_o[1]~2_combout  & \inst_alu|Add0~163_combout )))) # (!\inst_alu|Add0~187_combout  & (((!\inst_ALUControl|aluControl_o[1]~2_combout  
// & \inst_alu|Add0~163_combout ))))

	.dataa(\inst_alu|Add0~187_combout ),
	.datab(\inst_alu|Add0~9_combout ),
	.datac(\inst_ALUControl|aluControl_o[1]~2_combout ),
	.datad(\inst_alu|Add0~163_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~165_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~165 .lut_mask = 16'h8F88;
defparam \inst_alu|Add0~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N12
cycloneive_lcell_comb \inst_ProgramCounter|addr_out[27]~27 (
// Equation(s):
// \inst_ProgramCounter|addr_out[27]~27_combout  = (\inst_ALUControl|aluControl_o[0]~5_combout  & (\inst_alu|Mux4~0_combout )) # (!\inst_ALUControl|aluControl_o[0]~5_combout  & ((\inst_alu|Add0~165_combout )))

	.dataa(gnd),
	.datab(\inst_ALUControl|aluControl_o[0]~5_combout ),
	.datac(\inst_alu|Mux4~0_combout ),
	.datad(\inst_alu|Add0~165_combout ),
	.cin(gnd),
	.combout(\inst_ProgramCounter|addr_out[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[27]~27 .lut_mask = 16'hF3C0;
defparam \inst_ProgramCounter|addr_out[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N14
cycloneive_lcell_comb \ALUOut[27]~feeder (
// Equation(s):
// \ALUOut[27]~feeder_combout  = \inst_ProgramCounter|addr_out[27]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_ProgramCounter|addr_out[27]~27_combout ),
	.cin(gnd),
	.combout(\ALUOut[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[27]~feeder .lut_mask = 16'hFF00;
defparam \ALUOut[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y27_N15
dffeas \ALUOut[27] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\ALUOut[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUOut[27]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUOut[27] .is_wysiwyg = "true";
defparam \ALUOut[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N10
cycloneive_lcell_comb \inst_mult_2to1_2|res_o[27]~4 (
// Equation(s):
// \inst_mult_2to1_2|res_o[27]~4_combout  = (\inst_controlUnit|state.WRITE_BACK~q  & (\inst_instr_reg|instr_o[27]~30_combout )) # (!\inst_controlUnit|state.WRITE_BACK~q  & ((ALUOut[27])))

	.dataa(\inst_controlUnit|state.WRITE_BACK~q ),
	.datab(gnd),
	.datac(\inst_instr_reg|instr_o[27]~30_combout ),
	.datad(ALUOut[27]),
	.cin(gnd),
	.combout(\inst_mult_2to1_2|res_o[27]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_2|res_o[27]~4 .lut_mask = 16'hF5A0;
defparam \inst_mult_2to1_2|res_o[27]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N12
cycloneive_lcell_comb \inst_mult_2to1_1|res_o[26]~5 (
// Equation(s):
// \inst_mult_2to1_1|res_o[26]~5_combout  = (\inst_controlUnit|WideOr0~0_combout  & ((\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a26 ))) # (!\inst_controlUnit|WideOr0~0_combout  & (\inst_ProgramCounter|addr_out [26]))

	.dataa(gnd),
	.datab(\inst_ProgramCounter|addr_out [26]),
	.datac(\inst_controlUnit|WideOr0~0_combout ),
	.datad(\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\inst_mult_2to1_1|res_o[26]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_1|res_o[26]~5 .lut_mask = 16'hFC0C;
defparam \inst_mult_2to1_1|res_o[26]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N16
cycloneive_lcell_comb \inst_alu|Mux5~0 (
// Equation(s):
// \inst_alu|Mux5~0_combout  = (!\inst_alu|Mux22~0_combout  & ((\inst_mult_2to1_1|res_o[26]~5_combout ) # (\inst_mult_4to1|Mux5~2_combout )))

	.dataa(gnd),
	.datab(\inst_mult_2to1_1|res_o[26]~5_combout ),
	.datac(\inst_mult_4to1|Mux5~2_combout ),
	.datad(\inst_alu|Mux22~0_combout ),
	.cin(gnd),
	.combout(\inst_alu|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Mux5~0 .lut_mask = 16'h00FC;
defparam \inst_alu|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N28
cycloneive_lcell_comb \inst_alu|Add0~157 (
// Equation(s):
// \inst_alu|Add0~157_combout  = (\inst_mult_4to1|Mux5~2_combout  & ((\inst_controlUnit|WideOr0~0_combout  & ((\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a26 ))) # (!\inst_controlUnit|WideOr0~0_combout  & (\inst_ProgramCounter|addr_out 
// [26]))))

	.dataa(\inst_mult_4to1|Mux5~2_combout ),
	.datab(\inst_controlUnit|WideOr0~0_combout ),
	.datac(\inst_ProgramCounter|addr_out [26]),
	.datad(\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\inst_alu|Add0~157_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~157 .lut_mask = 16'hA820;
defparam \inst_alu|Add0~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N6
cycloneive_lcell_comb \inst_alu|Add0~161 (
// Equation(s):
// \inst_alu|Add0~161_combout  = (\inst_ALUControl|aluControl_o[1]~2_combout  & (\inst_alu|Add0~157_combout  & (\inst_alu|Add0~9_combout ))) # (!\inst_ALUControl|aluControl_o[1]~2_combout  & ((\inst_alu|Add0~159_combout ) # ((\inst_alu|Add0~157_combout  & 
// \inst_alu|Add0~9_combout ))))

	.dataa(\inst_ALUControl|aluControl_o[1]~2_combout ),
	.datab(\inst_alu|Add0~157_combout ),
	.datac(\inst_alu|Add0~9_combout ),
	.datad(\inst_alu|Add0~159_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~161_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~161 .lut_mask = 16'hD5C0;
defparam \inst_alu|Add0~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N22
cycloneive_lcell_comb \inst_ProgramCounter|addr_out[26]~26 (
// Equation(s):
// \inst_ProgramCounter|addr_out[26]~26_combout  = (\inst_ALUControl|aluControl_o[0]~5_combout  & (\inst_alu|Mux5~0_combout )) # (!\inst_ALUControl|aluControl_o[0]~5_combout  & ((\inst_alu|Add0~161_combout )))

	.dataa(gnd),
	.datab(\inst_ALUControl|aluControl_o[0]~5_combout ),
	.datac(\inst_alu|Mux5~0_combout ),
	.datad(\inst_alu|Add0~161_combout ),
	.cin(gnd),
	.combout(\inst_ProgramCounter|addr_out[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[26]~26 .lut_mask = 16'hF3C0;
defparam \inst_ProgramCounter|addr_out[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y30_N23
dffeas \ALUOut[26] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_ProgramCounter|addr_out[26]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUOut[26]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUOut[26] .is_wysiwyg = "true";
defparam \ALUOut[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N12
cycloneive_lcell_comb \inst_instr_reg|instr_o[26]~29 (
// Equation(s):
// \inst_instr_reg|instr_o[26]~29_combout  = (\inst_instr_reg|instr_o[31]~16_combout  & ((\inst_instr_reg|instr_data[3][2]~combout ))) # (!\inst_instr_reg|instr_o[31]~16_combout  & (\inst_instr_memory|instr8bit_o [2]))

	.dataa(\inst_instr_memory|instr8bit_o [2]),
	.datab(\inst_instr_reg|instr_data[3][2]~combout ),
	.datac(gnd),
	.datad(\inst_instr_reg|instr_o[31]~16_combout ),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_o[26]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_o[26]~29 .lut_mask = 16'hCCAA;
defparam \inst_instr_reg|instr_o[26]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N24
cycloneive_lcell_comb \inst_mult_2to1_2|res_o[26]~5 (
// Equation(s):
// \inst_mult_2to1_2|res_o[26]~5_combout  = (\inst_controlUnit|state.WRITE_BACK~q  & ((\inst_instr_reg|instr_o[26]~29_combout ))) # (!\inst_controlUnit|state.WRITE_BACK~q  & (ALUOut[26]))

	.dataa(\inst_controlUnit|state.WRITE_BACK~q ),
	.datab(gnd),
	.datac(ALUOut[26]),
	.datad(\inst_instr_reg|instr_o[26]~29_combout ),
	.cin(gnd),
	.combout(\inst_mult_2to1_2|res_o[26]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_2|res_o[26]~5 .lut_mask = 16'hFA50;
defparam \inst_mult_2to1_2|res_o[26]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y31_N20
cycloneive_lcell_comb \inst_ProgramCounter|addr_out[25]~feeder (
// Equation(s):
// \inst_ProgramCounter|addr_out[25]~feeder_combout  = \inst_ProgramCounter|addr_out[25]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_ProgramCounter|addr_out[25]~25_combout ),
	.cin(gnd),
	.combout(\inst_ProgramCounter|addr_out[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[25]~feeder .lut_mask = 16'hFF00;
defparam \inst_ProgramCounter|addr_out[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y31_N21
dffeas \inst_ProgramCounter|addr_out[25] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_ProgramCounter|addr_out[25]~feeder_combout ),
	.asdata(ALUOut[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_controlUnit|WideOr9~combout ),
	.sload(\inst_controlUnit|WideOr10~combout ),
	.ena(\inst_ProgramCounter|addr_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ProgramCounter|addr_out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[25] .is_wysiwyg = "true";
defparam \inst_ProgramCounter|addr_out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y31_N0
cycloneive_lcell_comb \inst_mult_2to1_1|res_o[25]~6 (
// Equation(s):
// \inst_mult_2to1_1|res_o[25]~6_combout  = (\inst_controlUnit|WideOr0~0_combout  & (\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a25 )) # (!\inst_controlUnit|WideOr0~0_combout  & ((\inst_ProgramCounter|addr_out [25])))

	.dataa(\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a25 ),
	.datab(\inst_ProgramCounter|addr_out [25]),
	.datac(\inst_controlUnit|WideOr0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_mult_2to1_1|res_o[25]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_1|res_o[25]~6 .lut_mask = 16'hACAC;
defparam \inst_mult_2to1_1|res_o[25]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y31_N28
cycloneive_lcell_comb \inst_alu|Mux6~0 (
// Equation(s):
// \inst_alu|Mux6~0_combout  = (!\inst_alu|Mux22~0_combout  & ((\inst_mult_4to1|Mux6~2_combout ) # (\inst_mult_2to1_1|res_o[25]~6_combout )))

	.dataa(\inst_mult_4to1|Mux6~2_combout ),
	.datab(\inst_alu|Mux22~0_combout ),
	.datac(gnd),
	.datad(\inst_mult_2to1_1|res_o[25]~6_combout ),
	.cin(gnd),
	.combout(\inst_alu|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Mux6~0 .lut_mask = 16'h3322;
defparam \inst_alu|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y31_N8
cycloneive_lcell_comb \inst_alu|Add0~152 (
// Equation(s):
// \inst_alu|Add0~152_combout  = (\inst_mult_4to1|Mux6~2_combout  & ((\inst_controlUnit|WideOr0~0_combout  & (\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a25 )) # (!\inst_controlUnit|WideOr0~0_combout  & ((\inst_ProgramCounter|addr_out 
// [25])))))

	.dataa(\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a25 ),
	.datab(\inst_ProgramCounter|addr_out [25]),
	.datac(\inst_controlUnit|WideOr0~0_combout ),
	.datad(\inst_mult_4to1|Mux6~2_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~152_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~152 .lut_mask = 16'hAC00;
defparam \inst_alu|Add0~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y31_N6
cycloneive_lcell_comb \inst_alu|Add0~156 (
// Equation(s):
// \inst_alu|Add0~156_combout  = (\inst_alu|Add0~9_combout  & ((\inst_alu|Add0~152_combout ) # ((!\inst_ALUControl|aluControl_o[1]~2_combout  & \inst_alu|Add0~154_combout )))) # (!\inst_alu|Add0~9_combout  & (!\inst_ALUControl|aluControl_o[1]~2_combout  & 
// ((\inst_alu|Add0~154_combout ))))

	.dataa(\inst_alu|Add0~9_combout ),
	.datab(\inst_ALUControl|aluControl_o[1]~2_combout ),
	.datac(\inst_alu|Add0~152_combout ),
	.datad(\inst_alu|Add0~154_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~156_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~156 .lut_mask = 16'hB3A0;
defparam \inst_alu|Add0~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y31_N10
cycloneive_lcell_comb \inst_ProgramCounter|addr_out[25]~25 (
// Equation(s):
// \inst_ProgramCounter|addr_out[25]~25_combout  = (\inst_ALUControl|aluControl_o[0]~5_combout  & (\inst_alu|Mux6~0_combout )) # (!\inst_ALUControl|aluControl_o[0]~5_combout  & ((\inst_alu|Add0~156_combout )))

	.dataa(gnd),
	.datab(\inst_alu|Mux6~0_combout ),
	.datac(\inst_ALUControl|aluControl_o[0]~5_combout ),
	.datad(\inst_alu|Add0~156_combout ),
	.cin(gnd),
	.combout(\inst_ProgramCounter|addr_out[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[25]~25 .lut_mask = 16'hCFC0;
defparam \inst_ProgramCounter|addr_out[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y31_N22
cycloneive_lcell_comb \ALUOut[25]~feeder (
// Equation(s):
// \ALUOut[25]~feeder_combout  = \inst_ProgramCounter|addr_out[25]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_ProgramCounter|addr_out[25]~25_combout ),
	.cin(gnd),
	.combout(\ALUOut[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[25]~feeder .lut_mask = 16'hFF00;
defparam \ALUOut[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y31_N23
dffeas \ALUOut[25] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\ALUOut[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUOut[25]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUOut[25] .is_wysiwyg = "true";
defparam \ALUOut[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N14
cycloneive_lcell_comb \inst_mult_2to1_2|res_o[25]~6 (
// Equation(s):
// \inst_mult_2to1_2|res_o[25]~6_combout  = (\inst_controlUnit|state.WRITE_BACK~q  & (\inst_instr_reg|instr_o[25]~27_combout )) # (!\inst_controlUnit|state.WRITE_BACK~q  & ((ALUOut[25])))

	.dataa(\inst_instr_reg|instr_o[25]~27_combout ),
	.datab(ALUOut[25]),
	.datac(gnd),
	.datad(\inst_controlUnit|state.WRITE_BACK~q ),
	.cin(gnd),
	.combout(\inst_mult_2to1_2|res_o[25]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_2|res_o[25]~6 .lut_mask = 16'hAACC;
defparam \inst_mult_2to1_2|res_o[25]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N0
cycloneive_lcell_comb \inst_mult_4to1|Mux7~2 (
// Equation(s):
// \inst_mult_4to1|Mux7~2_combout  = (!\inst_controlUnit|state.MEM_ADRR_COMPUTATION~q  & (!\inst_controlUnit|state.REG_FETCH~q  & (\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a24  & \inst_controlUnit|WideOr0~0_combout )))

	.dataa(\inst_controlUnit|state.MEM_ADRR_COMPUTATION~q ),
	.datab(\inst_controlUnit|state.REG_FETCH~q ),
	.datac(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a24 ),
	.datad(\inst_controlUnit|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\inst_mult_4to1|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_4to1|Mux7~2 .lut_mask = 16'h1000;
defparam \inst_mult_4to1|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N26
cycloneive_lcell_comb \inst_alu|Mux7~0 (
// Equation(s):
// \inst_alu|Mux7~0_combout  = (!\inst_alu|Mux22~0_combout  & ((\inst_mult_4to1|Mux7~2_combout ) # (\inst_mult_2to1_1|res_o[24]~7_combout )))

	.dataa(\inst_alu|Mux22~0_combout ),
	.datab(gnd),
	.datac(\inst_mult_4to1|Mux7~2_combout ),
	.datad(\inst_mult_2to1_1|res_o[24]~7_combout ),
	.cin(gnd),
	.combout(\inst_alu|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Mux7~0 .lut_mask = 16'h5550;
defparam \inst_alu|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N18
cycloneive_lcell_comb \inst_alu|Add0~150 (
// Equation(s):
// \inst_alu|Add0~150_combout  = (!\inst_ALUControl|aluControl_o[1]~2_combout  & \inst_alu|Add0~148_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst_ALUControl|aluControl_o[1]~2_combout ),
	.datad(\inst_alu|Add0~148_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~150_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~150 .lut_mask = 16'h0F00;
defparam \inst_alu|Add0~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N12
cycloneive_lcell_comb \inst_alu|Add0~151 (
// Equation(s):
// \inst_alu|Add0~151_combout  = (\inst_alu|Add0~150_combout ) # ((\inst_alu|Add0~9_combout  & (\inst_mult_2to1_1|res_o[24]~7_combout  & \inst_mult_4to1|Mux7~2_combout )))

	.dataa(\inst_alu|Add0~9_combout ),
	.datab(\inst_mult_2to1_1|res_o[24]~7_combout ),
	.datac(\inst_mult_4to1|Mux7~2_combout ),
	.datad(\inst_alu|Add0~150_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~151_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~151 .lut_mask = 16'hFF80;
defparam \inst_alu|Add0~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N14
cycloneive_lcell_comb \inst_ProgramCounter|addr_out[24]~24 (
// Equation(s):
// \inst_ProgramCounter|addr_out[24]~24_combout  = (\inst_ALUControl|aluControl_o[0]~5_combout  & (\inst_alu|Mux7~0_combout )) # (!\inst_ALUControl|aluControl_o[0]~5_combout  & ((\inst_alu|Add0~151_combout )))

	.dataa(\inst_ALUControl|aluControl_o[0]~5_combout ),
	.datab(gnd),
	.datac(\inst_alu|Mux7~0_combout ),
	.datad(\inst_alu|Add0~151_combout ),
	.cin(gnd),
	.combout(\inst_ProgramCounter|addr_out[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[24]~24 .lut_mask = 16'hF5A0;
defparam \inst_ProgramCounter|addr_out[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y30_N15
dffeas \ALUOut[24] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_ProgramCounter|addr_out[24]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUOut[24]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUOut[24] .is_wysiwyg = "true";
defparam \ALUOut[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N12
cycloneive_lcell_comb \inst_mult_2to1_2|res_o[24]~7 (
// Equation(s):
// \inst_mult_2to1_2|res_o[24]~7_combout  = (\inst_controlUnit|state.WRITE_BACK~q  & (\inst_instr_reg|instr_o[24]~26_combout )) # (!\inst_controlUnit|state.WRITE_BACK~q  & ((ALUOut[24])))

	.dataa(\inst_instr_reg|instr_o[24]~26_combout ),
	.datab(\inst_controlUnit|state.WRITE_BACK~q ),
	.datac(gnd),
	.datad(ALUOut[24]),
	.cin(gnd),
	.combout(\inst_mult_2to1_2|res_o[24]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_2|res_o[24]~7 .lut_mask = 16'hBB88;
defparam \inst_mult_2to1_2|res_o[24]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N2
cycloneive_lcell_comb \inst_mult_2to1_1|res_o[23]~8 (
// Equation(s):
// \inst_mult_2to1_1|res_o[23]~8_combout  = (\inst_controlUnit|WideOr0~0_combout  & ((\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a23 ))) # (!\inst_controlUnit|WideOr0~0_combout  & (\inst_ProgramCounter|addr_out [23]))

	.dataa(gnd),
	.datab(\inst_ProgramCounter|addr_out [23]),
	.datac(\inst_controlUnit|WideOr0~0_combout ),
	.datad(\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\inst_mult_2to1_1|res_o[23]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_1|res_o[23]~8 .lut_mask = 16'hFC0C;
defparam \inst_mult_2to1_1|res_o[23]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N14
cycloneive_lcell_comb \inst_alu|Mux8~0 (
// Equation(s):
// \inst_alu|Mux8~0_combout  = (!\inst_alu|Mux22~0_combout  & ((\inst_mult_2to1_1|res_o[23]~8_combout ) # (\inst_mult_4to1|Mux8~2_combout )))

	.dataa(\inst_mult_2to1_1|res_o[23]~8_combout ),
	.datab(\inst_alu|Mux22~0_combout ),
	.datac(gnd),
	.datad(\inst_mult_4to1|Mux8~2_combout ),
	.cin(gnd),
	.combout(\inst_alu|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Mux8~0 .lut_mask = 16'h3322;
defparam \inst_alu|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N26
cycloneive_lcell_comb \inst_alu|Add0~145 (
// Equation(s):
// \inst_alu|Add0~145_combout  = (!\inst_ALUControl|aluControl_o[1]~2_combout  & \inst_alu|Add0~143_combout )

	.dataa(\inst_ALUControl|aluControl_o[1]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_alu|Add0~143_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~145_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~145 .lut_mask = 16'h5500;
defparam \inst_alu|Add0~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N24
cycloneive_lcell_comb \inst_alu|Add0~146 (
// Equation(s):
// \inst_alu|Add0~146_combout  = (\inst_alu|Add0~145_combout ) # ((\inst_alu|Add0~9_combout  & (\inst_mult_4to1|Mux8~2_combout  & \inst_mult_2to1_1|res_o[23]~8_combout )))

	.dataa(\inst_alu|Add0~9_combout ),
	.datab(\inst_mult_4to1|Mux8~2_combout ),
	.datac(\inst_mult_2to1_1|res_o[23]~8_combout ),
	.datad(\inst_alu|Add0~145_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~146_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~146 .lut_mask = 16'hFF80;
defparam \inst_alu|Add0~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N8
cycloneive_lcell_comb \inst_ProgramCounter|addr_out[23]~23 (
// Equation(s):
// \inst_ProgramCounter|addr_out[23]~23_combout  = (\inst_ALUControl|aluControl_o[0]~5_combout  & (\inst_alu|Mux8~0_combout )) # (!\inst_ALUControl|aluControl_o[0]~5_combout  & ((\inst_alu|Add0~146_combout )))

	.dataa(gnd),
	.datab(\inst_ALUControl|aluControl_o[0]~5_combout ),
	.datac(\inst_alu|Mux8~0_combout ),
	.datad(\inst_alu|Add0~146_combout ),
	.cin(gnd),
	.combout(\inst_ProgramCounter|addr_out[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[23]~23 .lut_mask = 16'hF3C0;
defparam \inst_ProgramCounter|addr_out[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y30_N9
dffeas \ALUOut[23] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_ProgramCounter|addr_out[23]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUOut[23]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUOut[23] .is_wysiwyg = "true";
defparam \ALUOut[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N0
cycloneive_lcell_comb \inst_mult_2to1_2|res_o[23]~8 (
// Equation(s):
// \inst_mult_2to1_2|res_o[23]~8_combout  = (\inst_controlUnit|state.WRITE_BACK~q  & (\inst_instr_reg|instr_o[23]~25_combout )) # (!\inst_controlUnit|state.WRITE_BACK~q  & ((ALUOut[23])))

	.dataa(gnd),
	.datab(\inst_instr_reg|instr_o[23]~25_combout ),
	.datac(ALUOut[23]),
	.datad(\inst_controlUnit|state.WRITE_BACK~q ),
	.cin(gnd),
	.combout(\inst_mult_2to1_2|res_o[23]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_2|res_o[23]~8 .lut_mask = 16'hCCF0;
defparam \inst_mult_2to1_2|res_o[23]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N16
cycloneive_lcell_comb \inst_mult_4to1|Mux9~2 (
// Equation(s):
// \inst_mult_4to1|Mux9~2_combout  = (!\inst_controlUnit|state.MEM_ADRR_COMPUTATION~q  & (\inst_controlUnit|WideOr0~0_combout  & (!\inst_controlUnit|state.REG_FETCH~q  & \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a22 )))

	.dataa(\inst_controlUnit|state.MEM_ADRR_COMPUTATION~q ),
	.datab(\inst_controlUnit|WideOr0~0_combout ),
	.datac(\inst_controlUnit|state.REG_FETCH~q ),
	.datad(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\inst_mult_4to1|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_4to1|Mux9~2 .lut_mask = 16'h0400;
defparam \inst_mult_4to1|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y31_N30
cycloneive_lcell_comb \inst_alu|Mux9~0 (
// Equation(s):
// \inst_alu|Mux9~0_combout  = (!\inst_alu|Mux22~0_combout  & ((\inst_mult_4to1|Mux9~2_combout ) # (\inst_mult_2to1_1|res_o[22]~9_combout )))

	.dataa(gnd),
	.datab(\inst_alu|Mux22~0_combout ),
	.datac(\inst_mult_4to1|Mux9~2_combout ),
	.datad(\inst_mult_2to1_1|res_o[22]~9_combout ),
	.cin(gnd),
	.combout(\inst_alu|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Mux9~0 .lut_mask = 16'h3330;
defparam \inst_alu|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y31_N18
cycloneive_lcell_comb \inst_alu|Add0~140 (
// Equation(s):
// \inst_alu|Add0~140_combout  = (!\inst_ALUControl|aluControl_o[1]~2_combout  & \inst_alu|Add0~138_combout )

	.dataa(gnd),
	.datab(\inst_ALUControl|aluControl_o[1]~2_combout ),
	.datac(gnd),
	.datad(\inst_alu|Add0~138_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~140_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~140 .lut_mask = 16'h3300;
defparam \inst_alu|Add0~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y31_N24
cycloneive_lcell_comb \inst_alu|Add0~141 (
// Equation(s):
// \inst_alu|Add0~141_combout  = (\inst_alu|Add0~140_combout ) # ((\inst_mult_4to1|Mux9~2_combout  & (\inst_mult_2to1_1|res_o[22]~9_combout  & \inst_alu|Add0~9_combout )))

	.dataa(\inst_mult_4to1|Mux9~2_combout ),
	.datab(\inst_mult_2to1_1|res_o[22]~9_combout ),
	.datac(\inst_alu|Add0~9_combout ),
	.datad(\inst_alu|Add0~140_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~141_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~141 .lut_mask = 16'hFF80;
defparam \inst_alu|Add0~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y31_N16
cycloneive_lcell_comb \inst_ProgramCounter|addr_out[22]~22 (
// Equation(s):
// \inst_ProgramCounter|addr_out[22]~22_combout  = (\inst_ALUControl|aluControl_o[0]~5_combout  & (\inst_alu|Mux9~0_combout )) # (!\inst_ALUControl|aluControl_o[0]~5_combout  & ((\inst_alu|Add0~141_combout )))

	.dataa(\inst_ALUControl|aluControl_o[0]~5_combout ),
	.datab(gnd),
	.datac(\inst_alu|Mux9~0_combout ),
	.datad(\inst_alu|Add0~141_combout ),
	.cin(gnd),
	.combout(\inst_ProgramCounter|addr_out[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[22]~22 .lut_mask = 16'hF5A0;
defparam \inst_ProgramCounter|addr_out[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y31_N12
cycloneive_lcell_comb \ALUOut[22]~feeder (
// Equation(s):
// \ALUOut[22]~feeder_combout  = \inst_ProgramCounter|addr_out[22]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_ProgramCounter|addr_out[22]~22_combout ),
	.cin(gnd),
	.combout(\ALUOut[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[22]~feeder .lut_mask = 16'hFF00;
defparam \ALUOut[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y31_N13
dffeas \ALUOut[22] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\ALUOut[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUOut[22]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUOut[22] .is_wysiwyg = "true";
defparam \ALUOut[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N18
cycloneive_lcell_comb \inst_mult_2to1_2|res_o[22]~9 (
// Equation(s):
// \inst_mult_2to1_2|res_o[22]~9_combout  = (\inst_controlUnit|state.WRITE_BACK~q  & ((\inst_instr_reg|instr_o[22]~24_combout ))) # (!\inst_controlUnit|state.WRITE_BACK~q  & (ALUOut[22]))

	.dataa(\inst_controlUnit|state.WRITE_BACK~q ),
	.datab(gnd),
	.datac(ALUOut[22]),
	.datad(\inst_instr_reg|instr_o[22]~24_combout ),
	.cin(gnd),
	.combout(\inst_mult_2to1_2|res_o[22]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_2|res_o[22]~9 .lut_mask = 16'hFA50;
defparam \inst_mult_2to1_2|res_o[22]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N14
cycloneive_lcell_comb \inst_mult_4to1|Mux10~2 (
// Equation(s):
// \inst_mult_4to1|Mux10~2_combout  = (\inst_controlUnit|WideOr0~0_combout  & (!\inst_controlUnit|state.REG_FETCH~q  & (\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a21  & !\inst_controlUnit|state.MEM_ADRR_COMPUTATION~q )))

	.dataa(\inst_controlUnit|WideOr0~0_combout ),
	.datab(\inst_controlUnit|state.REG_FETCH~q ),
	.datac(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a21 ),
	.datad(\inst_controlUnit|state.MEM_ADRR_COMPUTATION~q ),
	.cin(gnd),
	.combout(\inst_mult_4to1|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_4to1|Mux10~2 .lut_mask = 16'h0020;
defparam \inst_mult_4to1|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N30
cycloneive_lcell_comb \inst_alu|Mux10~0 (
// Equation(s):
// \inst_alu|Mux10~0_combout  = (!\inst_alu|Mux22~0_combout  & ((\inst_mult_4to1|Mux10~2_combout ) # (\inst_mult_2to1_1|res_o[21]~10_combout )))

	.dataa(\inst_alu|Mux22~0_combout ),
	.datab(\inst_mult_4to1|Mux10~2_combout ),
	.datac(gnd),
	.datad(\inst_mult_2to1_1|res_o[21]~10_combout ),
	.cin(gnd),
	.combout(\inst_alu|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Mux10~0 .lut_mask = 16'h5544;
defparam \inst_alu|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N4
cycloneive_lcell_comb \inst_alu|Add0~186 (
// Equation(s):
// \inst_alu|Add0~186_combout  = (\inst_mult_4to1|Mux10~2_combout  & ((\inst_controlUnit|WideOr0~0_combout  & ((\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a21 ))) # (!\inst_controlUnit|WideOr0~0_combout  & (\inst_ProgramCounter|addr_out 
// [21]))))

	.dataa(\inst_ProgramCounter|addr_out [21]),
	.datab(\inst_controlUnit|WideOr0~0_combout ),
	.datac(\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\inst_mult_4to1|Mux10~2_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~186_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~186 .lut_mask = 16'hE200;
defparam \inst_alu|Add0~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N2
cycloneive_lcell_comb \inst_alu|Add0~136 (
// Equation(s):
// \inst_alu|Add0~136_combout  = (\inst_ALUControl|aluControl_o[1]~2_combout  & (\inst_alu|Add0~9_combout  & (\inst_alu|Add0~186_combout ))) # (!\inst_ALUControl|aluControl_o[1]~2_combout  & ((\inst_alu|Add0~134_combout ) # ((\inst_alu|Add0~9_combout  & 
// \inst_alu|Add0~186_combout ))))

	.dataa(\inst_ALUControl|aluControl_o[1]~2_combout ),
	.datab(\inst_alu|Add0~9_combout ),
	.datac(\inst_alu|Add0~186_combout ),
	.datad(\inst_alu|Add0~134_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~136_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~136 .lut_mask = 16'hD5C0;
defparam \inst_alu|Add0~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N10
cycloneive_lcell_comb \inst_ProgramCounter|addr_out[21]~21 (
// Equation(s):
// \inst_ProgramCounter|addr_out[21]~21_combout  = (\inst_ALUControl|aluControl_o[0]~5_combout  & (\inst_alu|Mux10~0_combout )) # (!\inst_ALUControl|aluControl_o[0]~5_combout  & ((\inst_alu|Add0~136_combout )))

	.dataa(\inst_alu|Mux10~0_combout ),
	.datab(gnd),
	.datac(\inst_ALUControl|aluControl_o[0]~5_combout ),
	.datad(\inst_alu|Add0~136_combout ),
	.cin(gnd),
	.combout(\inst_ProgramCounter|addr_out[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[21]~21 .lut_mask = 16'hAFA0;
defparam \inst_ProgramCounter|addr_out[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N14
cycloneive_lcell_comb \ALUOut[21]~feeder (
// Equation(s):
// \ALUOut[21]~feeder_combout  = \inst_ProgramCounter|addr_out[21]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_ProgramCounter|addr_out[21]~21_combout ),
	.cin(gnd),
	.combout(\ALUOut[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[21]~feeder .lut_mask = 16'hFF00;
defparam \ALUOut[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y27_N15
dffeas \ALUOut[21] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\ALUOut[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUOut[21]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUOut[21] .is_wysiwyg = "true";
defparam \ALUOut[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N20
cycloneive_lcell_comb \inst_mult_2to1_2|res_o[21]~10 (
// Equation(s):
// \inst_mult_2to1_2|res_o[21]~10_combout  = (\inst_controlUnit|state.WRITE_BACK~q  & ((\inst_instr_reg|instr_o[21]~23_combout ))) # (!\inst_controlUnit|state.WRITE_BACK~q  & (ALUOut[21]))

	.dataa(\inst_controlUnit|state.WRITE_BACK~q ),
	.datab(gnd),
	.datac(ALUOut[21]),
	.datad(\inst_instr_reg|instr_o[21]~23_combout ),
	.cin(gnd),
	.combout(\inst_mult_2to1_2|res_o[21]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_2|res_o[21]~10 .lut_mask = 16'hFA50;
defparam \inst_mult_2to1_2|res_o[21]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N10
cycloneive_lcell_comb \inst_mult_4to1|Mux11~2 (
// Equation(s):
// \inst_mult_4to1|Mux11~2_combout  = (!\inst_controlUnit|state.MEM_ADRR_COMPUTATION~q  & (\inst_controlUnit|WideOr0~0_combout  & (!\inst_controlUnit|state.REG_FETCH~q  & \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a20 )))

	.dataa(\inst_controlUnit|state.MEM_ADRR_COMPUTATION~q ),
	.datab(\inst_controlUnit|WideOr0~0_combout ),
	.datac(\inst_controlUnit|state.REG_FETCH~q ),
	.datad(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\inst_mult_4to1|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_4to1|Mux11~2 .lut_mask = 16'h0400;
defparam \inst_mult_4to1|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N22
cycloneive_lcell_comb \inst_alu|Mux11~0 (
// Equation(s):
// \inst_alu|Mux11~0_combout  = (!\inst_alu|Mux22~0_combout  & ((\inst_mult_4to1|Mux11~2_combout ) # (\inst_mult_2to1_1|res_o[20]~11_combout )))

	.dataa(\inst_alu|Mux22~0_combout ),
	.datab(\inst_mult_4to1|Mux11~2_combout ),
	.datac(gnd),
	.datad(\inst_mult_2to1_1|res_o[20]~11_combout ),
	.cin(gnd),
	.combout(\inst_alu|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Mux11~0 .lut_mask = 16'h5544;
defparam \inst_alu|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N0
cycloneive_lcell_comb \inst_alu|Add0~131 (
// Equation(s):
// \inst_alu|Add0~131_combout  = (!\inst_ALUControl|aluControl_o[1]~2_combout  & \inst_alu|Add0~129_combout )

	.dataa(\inst_ALUControl|aluControl_o[1]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_alu|Add0~129_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~131_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~131 .lut_mask = 16'h5500;
defparam \inst_alu|Add0~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N24
cycloneive_lcell_comb \inst_alu|Add0~132 (
// Equation(s):
// \inst_alu|Add0~132_combout  = (\inst_alu|Add0~131_combout ) # ((\inst_alu|Add0~9_combout  & (\inst_mult_2to1_1|res_o[20]~11_combout  & \inst_mult_4to1|Mux11~2_combout )))

	.dataa(\inst_alu|Add0~9_combout ),
	.datab(\inst_mult_2to1_1|res_o[20]~11_combout ),
	.datac(\inst_mult_4to1|Mux11~2_combout ),
	.datad(\inst_alu|Add0~131_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~132_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~132 .lut_mask = 16'hFF80;
defparam \inst_alu|Add0~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N6
cycloneive_lcell_comb \inst_ProgramCounter|addr_out[20]~20 (
// Equation(s):
// \inst_ProgramCounter|addr_out[20]~20_combout  = (\inst_ALUControl|aluControl_o[0]~5_combout  & (\inst_alu|Mux11~0_combout )) # (!\inst_ALUControl|aluControl_o[0]~5_combout  & ((\inst_alu|Add0~132_combout )))

	.dataa(\inst_ALUControl|aluControl_o[0]~5_combout ),
	.datab(gnd),
	.datac(\inst_alu|Mux11~0_combout ),
	.datad(\inst_alu|Add0~132_combout ),
	.cin(gnd),
	.combout(\inst_ProgramCounter|addr_out[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[20]~20 .lut_mask = 16'hF5A0;
defparam \inst_ProgramCounter|addr_out[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N26
cycloneive_lcell_comb \ALUOut[20]~feeder (
// Equation(s):
// \ALUOut[20]~feeder_combout  = \inst_ProgramCounter|addr_out[20]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_ProgramCounter|addr_out[20]~20_combout ),
	.cin(gnd),
	.combout(\ALUOut[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[20]~feeder .lut_mask = 16'hFF00;
defparam \ALUOut[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y27_N27
dffeas \ALUOut[20] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\ALUOut[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUOut[20]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUOut[20] .is_wysiwyg = "true";
defparam \ALUOut[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N2
cycloneive_lcell_comb \inst_mult_2to1_2|res_o[20]~11 (
// Equation(s):
// \inst_mult_2to1_2|res_o[20]~11_combout  = (\inst_controlUnit|state.WRITE_BACK~q  & (\inst_instr_reg|instr_o[20]~22_combout )) # (!\inst_controlUnit|state.WRITE_BACK~q  & ((ALUOut[20])))

	.dataa(\inst_instr_reg|instr_o[20]~22_combout ),
	.datab(gnd),
	.datac(ALUOut[20]),
	.datad(\inst_controlUnit|state.WRITE_BACK~q ),
	.cin(gnd),
	.combout(\inst_mult_2to1_2|res_o[20]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_2|res_o[20]~11 .lut_mask = 16'hAAF0;
defparam \inst_mult_2to1_2|res_o[20]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N20
cycloneive_lcell_comb \inst_mult_4to1|Mux12~2 (
// Equation(s):
// \inst_mult_4to1|Mux12~2_combout  = (!\inst_controlUnit|state.MEM_ADRR_COMPUTATION~q  & (\inst_controlUnit|WideOr0~0_combout  & (!\inst_controlUnit|state.REG_FETCH~q  & \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a19 )))

	.dataa(\inst_controlUnit|state.MEM_ADRR_COMPUTATION~q ),
	.datab(\inst_controlUnit|WideOr0~0_combout ),
	.datac(\inst_controlUnit|state.REG_FETCH~q ),
	.datad(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\inst_mult_4to1|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_4to1|Mux12~2 .lut_mask = 16'h0400;
defparam \inst_mult_4to1|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y31_N12
cycloneive_lcell_comb \inst_alu|Mux12~0 (
// Equation(s):
// \inst_alu|Mux12~0_combout  = (!\inst_alu|Mux22~0_combout  & ((\inst_mult_4to1|Mux12~2_combout ) # (\inst_mult_2to1_1|res_o[19]~12_combout )))

	.dataa(\inst_alu|Mux22~0_combout ),
	.datab(gnd),
	.datac(\inst_mult_4to1|Mux12~2_combout ),
	.datad(\inst_mult_2to1_1|res_o[19]~12_combout ),
	.cin(gnd),
	.combout(\inst_alu|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Mux12~0 .lut_mask = 16'h5550;
defparam \inst_alu|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y31_N4
cycloneive_lcell_comb \inst_alu|Add0~185 (
// Equation(s):
// \inst_alu|Add0~185_combout  = (\inst_mult_4to1|Mux12~2_combout  & ((\inst_controlUnit|WideOr0~0_combout  & ((\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a19 ))) # (!\inst_controlUnit|WideOr0~0_combout  & (\inst_ProgramCounter|addr_out 
// [19]))))

	.dataa(\inst_controlUnit|WideOr0~0_combout ),
	.datab(\inst_ProgramCounter|addr_out [19]),
	.datac(\inst_mult_4to1|Mux12~2_combout ),
	.datad(\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\inst_alu|Add0~185_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~185 .lut_mask = 16'hE040;
defparam \inst_alu|Add0~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y31_N20
cycloneive_lcell_comb \inst_alu|Add0~127 (
// Equation(s):
// \inst_alu|Add0~127_combout  = (\inst_alu|Add0~185_combout  & ((\inst_alu|Add0~9_combout ) # ((!\inst_ALUControl|aluControl_o[1]~2_combout  & \inst_alu|Add0~125_combout )))) # (!\inst_alu|Add0~185_combout  & (!\inst_ALUControl|aluControl_o[1]~2_combout  & 
// ((\inst_alu|Add0~125_combout ))))

	.dataa(\inst_alu|Add0~185_combout ),
	.datab(\inst_ALUControl|aluControl_o[1]~2_combout ),
	.datac(\inst_alu|Add0~9_combout ),
	.datad(\inst_alu|Add0~125_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~127_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~127 .lut_mask = 16'hB3A0;
defparam \inst_alu|Add0~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y31_N14
cycloneive_lcell_comb \inst_ProgramCounter|addr_out[19]~19 (
// Equation(s):
// \inst_ProgramCounter|addr_out[19]~19_combout  = (\inst_ALUControl|aluControl_o[0]~5_combout  & (\inst_alu|Mux12~0_combout )) # (!\inst_ALUControl|aluControl_o[0]~5_combout  & ((\inst_alu|Add0~127_combout )))

	.dataa(\inst_alu|Mux12~0_combout ),
	.datab(gnd),
	.datac(\inst_ALUControl|aluControl_o[0]~5_combout ),
	.datad(\inst_alu|Add0~127_combout ),
	.cin(gnd),
	.combout(\inst_ProgramCounter|addr_out[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[19]~19 .lut_mask = 16'hAFA0;
defparam \inst_ProgramCounter|addr_out[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y31_N15
dffeas \ALUOut[19] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_ProgramCounter|addr_out[19]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUOut[19]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUOut[19] .is_wysiwyg = "true";
defparam \ALUOut[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N30
cycloneive_lcell_comb \inst_mult_2to1_2|res_o[19]~12 (
// Equation(s):
// \inst_mult_2to1_2|res_o[19]~12_combout  = (\inst_controlUnit|state.WRITE_BACK~q  & ((\inst_instr_reg|instr_o[19]~21_combout ))) # (!\inst_controlUnit|state.WRITE_BACK~q  & (ALUOut[19]))

	.dataa(ALUOut[19]),
	.datab(\inst_controlUnit|state.WRITE_BACK~q ),
	.datac(gnd),
	.datad(\inst_instr_reg|instr_o[19]~21_combout ),
	.cin(gnd),
	.combout(\inst_mult_2to1_2|res_o[19]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_2|res_o[19]~12 .lut_mask = 16'hEE22;
defparam \inst_mult_2to1_2|res_o[19]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y31_N2
cycloneive_lcell_comb \inst_mult_2to1_1|res_o[18]~13 (
// Equation(s):
// \inst_mult_2to1_1|res_o[18]~13_combout  = (\inst_controlUnit|WideOr0~0_combout  & ((\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a18 ))) # (!\inst_controlUnit|WideOr0~0_combout  & (\inst_ProgramCounter|addr_out [18]))

	.dataa(\inst_ProgramCounter|addr_out [18]),
	.datab(gnd),
	.datac(\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\inst_controlUnit|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\inst_mult_2to1_1|res_o[18]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_1|res_o[18]~13 .lut_mask = 16'hF0AA;
defparam \inst_mult_2to1_1|res_o[18]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y31_N10
cycloneive_lcell_comb \inst_alu|Mux13~0 (
// Equation(s):
// \inst_alu|Mux13~0_combout  = (!\inst_alu|Mux22~0_combout  & ((\inst_mult_4to1|Mux13~2_combout ) # (\inst_mult_2to1_1|res_o[18]~13_combout )))

	.dataa(\inst_alu|Mux22~0_combout ),
	.datab(\inst_mult_4to1|Mux13~2_combout ),
	.datac(gnd),
	.datad(\inst_mult_2to1_1|res_o[18]~13_combout ),
	.cin(gnd),
	.combout(\inst_alu|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Mux13~0 .lut_mask = 16'h5544;
defparam \inst_alu|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y31_N8
cycloneive_lcell_comb \inst_alu|Add0~119 (
// Equation(s):
// \inst_alu|Add0~119_combout  = (\inst_mult_2to1_1|res_o[18]~13_combout  & (\inst_alu|Add0~9_combout  & \inst_mult_4to1|Mux13~2_combout ))

	.dataa(gnd),
	.datab(\inst_mult_2to1_1|res_o[18]~13_combout ),
	.datac(\inst_alu|Add0~9_combout ),
	.datad(\inst_mult_4to1|Mux13~2_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~119_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~119 .lut_mask = 16'hC000;
defparam \inst_alu|Add0~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y31_N28
cycloneive_lcell_comb \inst_alu|Add0~123 (
// Equation(s):
// \inst_alu|Add0~123_combout  = (\inst_alu|Add0~119_combout ) # ((!\inst_ALUControl|aluControl_o[1]~2_combout  & \inst_alu|Add0~121_combout ))

	.dataa(gnd),
	.datab(\inst_ALUControl|aluControl_o[1]~2_combout ),
	.datac(\inst_alu|Add0~119_combout ),
	.datad(\inst_alu|Add0~121_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~123_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~123 .lut_mask = 16'hF3F0;
defparam \inst_alu|Add0~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y31_N6
cycloneive_lcell_comb \inst_ProgramCounter|addr_out[18]~18 (
// Equation(s):
// \inst_ProgramCounter|addr_out[18]~18_combout  = (\inst_ALUControl|aluControl_o[0]~5_combout  & (\inst_alu|Mux13~0_combout )) # (!\inst_ALUControl|aluControl_o[0]~5_combout  & ((\inst_alu|Add0~123_combout )))

	.dataa(\inst_alu|Mux13~0_combout ),
	.datab(gnd),
	.datac(\inst_ALUControl|aluControl_o[0]~5_combout ),
	.datad(\inst_alu|Add0~123_combout ),
	.cin(gnd),
	.combout(\inst_ProgramCounter|addr_out[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[18]~18 .lut_mask = 16'hAFA0;
defparam \inst_ProgramCounter|addr_out[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y31_N30
cycloneive_lcell_comb \ALUOut[18]~feeder (
// Equation(s):
// \ALUOut[18]~feeder_combout  = \inst_ProgramCounter|addr_out[18]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_ProgramCounter|addr_out[18]~18_combout ),
	.cin(gnd),
	.combout(\ALUOut[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[18]~feeder .lut_mask = 16'hFF00;
defparam \ALUOut[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y31_N31
dffeas \ALUOut[18] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\ALUOut[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUOut[18]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUOut[18] .is_wysiwyg = "true";
defparam \ALUOut[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N16
cycloneive_lcell_comb \inst_mult_2to1_2|res_o[18]~13 (
// Equation(s):
// \inst_mult_2to1_2|res_o[18]~13_combout  = (\inst_controlUnit|state.WRITE_BACK~q  & (\inst_instr_reg|instr_o[18]~20_combout )) # (!\inst_controlUnit|state.WRITE_BACK~q  & ((ALUOut[18])))

	.dataa(\inst_controlUnit|state.WRITE_BACK~q ),
	.datab(gnd),
	.datac(\inst_instr_reg|instr_o[18]~20_combout ),
	.datad(ALUOut[18]),
	.cin(gnd),
	.combout(\inst_mult_2to1_2|res_o[18]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_2|res_o[18]~13 .lut_mask = 16'hF5A0;
defparam \inst_mult_2to1_2|res_o[18]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N2
cycloneive_lcell_comb \inst_mult_4to1|Mux14~0 (
// Equation(s):
// \inst_mult_4to1|Mux14~0_combout  = (\inst_controlUnit|WideOr0~0_combout  & (((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a17  & !\inst_controlUnit|ALUSrcB_o [1])))) # (!\inst_controlUnit|WideOr0~0_combout  & 
// (\inst_instr_reg|instr_o[15]~5_combout  & ((\inst_controlUnit|ALUSrcB_o [1]))))

	.dataa(\inst_instr_reg|instr_o[15]~5_combout ),
	.datab(\inst_controlUnit|WideOr0~0_combout ),
	.datac(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a17 ),
	.datad(\inst_controlUnit|ALUSrcB_o [1]),
	.cin(gnd),
	.combout(\inst_mult_4to1|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_4to1|Mux14~0 .lut_mask = 16'h22C0;
defparam \inst_mult_4to1|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N20
cycloneive_lcell_comb \inst_alu|Add0~113 (
// Equation(s):
// \inst_alu|Add0~113_combout  = (\inst_mult_4to1|Mux14~0_combout  & (\inst_mult_2to1_1|res_o[17]~14_combout  & \inst_alu|Add0~9_combout ))

	.dataa(\inst_mult_4to1|Mux14~0_combout ),
	.datab(\inst_mult_2to1_1|res_o[17]~14_combout ),
	.datac(\inst_alu|Add0~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_alu|Add0~113_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~113 .lut_mask = 16'h8080;
defparam \inst_alu|Add0~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N10
cycloneive_lcell_comb \inst_alu|Add0~117 (
// Equation(s):
// \inst_alu|Add0~117_combout  = (!\inst_ALUControl|aluControl_o[0]~5_combout  & ((\inst_alu|Add0~113_combout ) # ((!\inst_ALUControl|aluControl_o[1]~2_combout  & \inst_alu|Add0~115_combout ))))

	.dataa(\inst_ALUControl|aluControl_o[0]~5_combout ),
	.datab(\inst_ALUControl|aluControl_o[1]~2_combout ),
	.datac(\inst_alu|Add0~115_combout ),
	.datad(\inst_alu|Add0~113_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~117_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~117 .lut_mask = 16'h5510;
defparam \inst_alu|Add0~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N24
cycloneive_lcell_comb \inst_alu|Add0~118 (
// Equation(s):
// \inst_alu|Add0~118_combout  = (\inst_alu|Add0~117_combout ) # ((\inst_alu|Add0~27_combout  & ((\inst_mult_4to1|Mux14~0_combout ) # (\inst_mult_2to1_1|res_o[17]~14_combout ))))

	.dataa(\inst_mult_4to1|Mux14~0_combout ),
	.datab(\inst_alu|Add0~27_combout ),
	.datac(\inst_mult_2to1_1|res_o[17]~14_combout ),
	.datad(\inst_alu|Add0~117_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~118_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~118 .lut_mask = 16'hFFC8;
defparam \inst_alu|Add0~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y29_N25
dffeas \ALUOut[17] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_alu|Add0~118_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUOut[17]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUOut[17] .is_wysiwyg = "true";
defparam \ALUOut[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N0
cycloneive_lcell_comb \inst_mult_2to1_2|res_o[17]~14 (
// Equation(s):
// \inst_mult_2to1_2|res_o[17]~14_combout  = (\inst_controlUnit|state.WRITE_BACK~q  & (\inst_instr_reg|instr_o[17]~19_combout )) # (!\inst_controlUnit|state.WRITE_BACK~q  & ((ALUOut[17])))

	.dataa(\inst_instr_reg|instr_o[17]~19_combout ),
	.datab(\inst_controlUnit|state.WRITE_BACK~q ),
	.datac(gnd),
	.datad(ALUOut[17]),
	.cin(gnd),
	.combout(\inst_mult_2to1_2|res_o[17]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_2|res_o[17]~14 .lut_mask = 16'hBB88;
defparam \inst_mult_2to1_2|res_o[17]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N16
cycloneive_lcell_comb \inst_mult_2to1_1|res_o[16]~15 (
// Equation(s):
// \inst_mult_2to1_1|res_o[16]~15_combout  = (\inst_controlUnit|WideOr0~0_combout  & ((\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a16 ))) # (!\inst_controlUnit|WideOr0~0_combout  & (\inst_ProgramCounter|addr_out [16]))

	.dataa(\inst_ProgramCounter|addr_out [16]),
	.datab(gnd),
	.datac(\inst_controlUnit|WideOr0~0_combout ),
	.datad(\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\inst_mult_2to1_1|res_o[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_1|res_o[16]~15 .lut_mask = 16'hFA0A;
defparam \inst_mult_2to1_1|res_o[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N22
cycloneive_lcell_comb \inst_alu|Add0~107 (
// Equation(s):
// \inst_alu|Add0~107_combout  = (\inst_alu|Add0~9_combout  & (\inst_mult_4to1|Mux15~0_combout  & \inst_mult_2to1_1|res_o[16]~15_combout ))

	.dataa(gnd),
	.datab(\inst_alu|Add0~9_combout ),
	.datac(\inst_mult_4to1|Mux15~0_combout ),
	.datad(\inst_mult_2to1_1|res_o[16]~15_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~107_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~107 .lut_mask = 16'hC000;
defparam \inst_alu|Add0~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N0
cycloneive_lcell_comb \inst_alu|Add0~111 (
// Equation(s):
// \inst_alu|Add0~111_combout  = (!\inst_ALUControl|aluControl_o[0]~5_combout  & ((\inst_alu|Add0~107_combout ) # ((!\inst_ALUControl|aluControl_o[1]~2_combout  & \inst_alu|Add0~109_combout ))))

	.dataa(\inst_ALUControl|aluControl_o[1]~2_combout ),
	.datab(\inst_ALUControl|aluControl_o[0]~5_combout ),
	.datac(\inst_alu|Add0~107_combout ),
	.datad(\inst_alu|Add0~109_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~111_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~111 .lut_mask = 16'h3130;
defparam \inst_alu|Add0~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N6
cycloneive_lcell_comb \inst_alu|Add0~112 (
// Equation(s):
// \inst_alu|Add0~112_combout  = (\inst_alu|Add0~111_combout ) # ((\inst_alu|Add0~27_combout  & ((\inst_mult_2to1_1|res_o[16]~15_combout ) # (\inst_mult_4to1|Mux15~0_combout ))))

	.dataa(\inst_alu|Add0~27_combout ),
	.datab(\inst_mult_2to1_1|res_o[16]~15_combout ),
	.datac(\inst_mult_4to1|Mux15~0_combout ),
	.datad(\inst_alu|Add0~111_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~112_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~112 .lut_mask = 16'hFFA8;
defparam \inst_alu|Add0~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y28_N7
dffeas \ALUOut[16] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_alu|Add0~112_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUOut[16]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUOut[16] .is_wysiwyg = "true";
defparam \ALUOut[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N24
cycloneive_lcell_comb \inst_mult_2to1_2|res_o[16]~15 (
// Equation(s):
// \inst_mult_2to1_2|res_o[16]~15_combout  = (\inst_controlUnit|state.WRITE_BACK~q  & (\inst_instr_reg|instr_o[16]~18_combout )) # (!\inst_controlUnit|state.WRITE_BACK~q  & ((ALUOut[16])))

	.dataa(\inst_instr_reg|instr_o[16]~18_combout ),
	.datab(gnd),
	.datac(ALUOut[16]),
	.datad(\inst_controlUnit|state.WRITE_BACK~q ),
	.cin(gnd),
	.combout(\inst_mult_2to1_2|res_o[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_2|res_o[16]~15 .lut_mask = 16'hAAF0;
defparam \inst_mult_2to1_2|res_o[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N8
cycloneive_lcell_comb \inst_mult_2to1_1|res_o[15]~16 (
// Equation(s):
// \inst_mult_2to1_1|res_o[15]~16_combout  = (\inst_controlUnit|WideOr0~0_combout  & ((\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a15 ))) # (!\inst_controlUnit|WideOr0~0_combout  & (\inst_ProgramCounter|addr_out [15]))

	.dataa(gnd),
	.datab(\inst_controlUnit|WideOr0~0_combout ),
	.datac(\inst_ProgramCounter|addr_out [15]),
	.datad(\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\inst_mult_2to1_1|res_o[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_1|res_o[15]~16 .lut_mask = 16'hFC30;
defparam \inst_mult_2to1_1|res_o[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N26
cycloneive_lcell_comb \inst_alu|Add0~101 (
// Equation(s):
// \inst_alu|Add0~101_combout  = (\inst_alu|Add0~9_combout  & (\inst_mult_2to1_1|res_o[15]~16_combout  & \inst_mult_4to1|Mux16~1_combout ))

	.dataa(gnd),
	.datab(\inst_alu|Add0~9_combout ),
	.datac(\inst_mult_2to1_1|res_o[15]~16_combout ),
	.datad(\inst_mult_4to1|Mux16~1_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~101_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~101 .lut_mask = 16'hC000;
defparam \inst_alu|Add0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N0
cycloneive_lcell_comb \inst_alu|Add0~105 (
// Equation(s):
// \inst_alu|Add0~105_combout  = (!\inst_ALUControl|aluControl_o[0]~5_combout  & ((\inst_alu|Add0~101_combout ) # ((!\inst_ALUControl|aluControl_o[1]~2_combout  & \inst_alu|Add0~103_combout ))))

	.dataa(\inst_alu|Add0~101_combout ),
	.datab(\inst_ALUControl|aluControl_o[0]~5_combout ),
	.datac(\inst_ALUControl|aluControl_o[1]~2_combout ),
	.datad(\inst_alu|Add0~103_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~105_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~105 .lut_mask = 16'h2322;
defparam \inst_alu|Add0~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N18
cycloneive_lcell_comb \inst_alu|Add0~106 (
// Equation(s):
// \inst_alu|Add0~106_combout  = (\inst_alu|Add0~105_combout ) # ((\inst_alu|Add0~27_combout  & ((\inst_mult_2to1_1|res_o[15]~16_combout ) # (\inst_mult_4to1|Mux16~1_combout ))))

	.dataa(\inst_mult_2to1_1|res_o[15]~16_combout ),
	.datab(\inst_mult_4to1|Mux16~1_combout ),
	.datac(\inst_alu|Add0~27_combout ),
	.datad(\inst_alu|Add0~105_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~106_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~106 .lut_mask = 16'hFFE0;
defparam \inst_alu|Add0~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y29_N19
dffeas \ALUOut[15] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_alu|Add0~106_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUOut[15]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUOut[15] .is_wysiwyg = "true";
defparam \ALUOut[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N30
cycloneive_lcell_comb \inst_mult_2to1_2|res_o[15]~16 (
// Equation(s):
// \inst_mult_2to1_2|res_o[15]~16_combout  = (\inst_controlUnit|state.WRITE_BACK~q  & (\inst_instr_reg|instr_o[15]~5_combout )) # (!\inst_controlUnit|state.WRITE_BACK~q  & ((ALUOut[15])))

	.dataa(\inst_instr_reg|instr_o[15]~5_combout ),
	.datab(gnd),
	.datac(ALUOut[15]),
	.datad(\inst_controlUnit|state.WRITE_BACK~q ),
	.cin(gnd),
	.combout(\inst_mult_2to1_2|res_o[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_2|res_o[15]~16 .lut_mask = 16'hAAF0;
defparam \inst_mult_2to1_2|res_o[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N26
cycloneive_lcell_comb \inst_mult_4to1|Mux17~0 (
// Equation(s):
// \inst_mult_4to1|Mux17~0_combout  = (\inst_controlUnit|WideOr0~0_combout  & ((\inst_controlUnit|ALUSrcB_o [1] & (\inst_instr_reg|instr_o[14]~6_combout )) # (!\inst_controlUnit|ALUSrcB_o [1] & ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a14 
// )))))

	.dataa(\inst_controlUnit|WideOr0~0_combout ),
	.datab(\inst_controlUnit|ALUSrcB_o [1]),
	.datac(\inst_instr_reg|instr_o[14]~6_combout ),
	.datad(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\inst_mult_4to1|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_4to1|Mux17~0 .lut_mask = 16'hA280;
defparam \inst_mult_4to1|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N0
cycloneive_lcell_comb \inst_mult_4to1|Mux17~1 (
// Equation(s):
// \inst_mult_4to1|Mux17~1_combout  = (\inst_mult_4to1|Mux17~0_combout ) # ((!\inst_controlUnit|WideOr0~0_combout  & (\inst_controlUnit|ALUSrcB_o [1] & \inst_instr_reg|instr_o[12]~8_combout )))

	.dataa(\inst_controlUnit|WideOr0~0_combout ),
	.datab(\inst_controlUnit|ALUSrcB_o [1]),
	.datac(\inst_mult_4to1|Mux17~0_combout ),
	.datad(\inst_instr_reg|instr_o[12]~8_combout ),
	.cin(gnd),
	.combout(\inst_mult_4to1|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_4to1|Mux17~1 .lut_mask = 16'hF4F0;
defparam \inst_mult_4to1|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N4
cycloneive_lcell_comb \inst_alu|Add0~95 (
// Equation(s):
// \inst_alu|Add0~95_combout  = (\inst_alu|Add0~9_combout  & (\inst_mult_2to1_1|res_o[14]~17_combout  & \inst_mult_4to1|Mux17~1_combout ))

	.dataa(gnd),
	.datab(\inst_alu|Add0~9_combout ),
	.datac(\inst_mult_2to1_1|res_o[14]~17_combout ),
	.datad(\inst_mult_4to1|Mux17~1_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~95_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~95 .lut_mask = 16'hC000;
defparam \inst_alu|Add0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N10
cycloneive_lcell_comb \inst_alu|Add0~99 (
// Equation(s):
// \inst_alu|Add0~99_combout  = (!\inst_ALUControl|aluControl_o[0]~5_combout  & ((\inst_alu|Add0~95_combout ) # ((!\inst_ALUControl|aluControl_o[1]~2_combout  & \inst_alu|Add0~97_combout ))))

	.dataa(\inst_ALUControl|aluControl_o[1]~2_combout ),
	.datab(\inst_ALUControl|aluControl_o[0]~5_combout ),
	.datac(\inst_alu|Add0~95_combout ),
	.datad(\inst_alu|Add0~97_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~99_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~99 .lut_mask = 16'h3130;
defparam \inst_alu|Add0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N12
cycloneive_lcell_comb \inst_alu|Add0~100 (
// Equation(s):
// \inst_alu|Add0~100_combout  = (\inst_alu|Add0~99_combout ) # ((\inst_alu|Add0~27_combout  & ((\inst_mult_4to1|Mux17~1_combout ) # (\inst_mult_2to1_1|res_o[14]~17_combout ))))

	.dataa(\inst_mult_4to1|Mux17~1_combout ),
	.datab(\inst_alu|Add0~27_combout ),
	.datac(\inst_mult_2to1_1|res_o[14]~17_combout ),
	.datad(\inst_alu|Add0~99_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~100_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~100 .lut_mask = 16'hFFC8;
defparam \inst_alu|Add0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y28_N13
dffeas \ALUOut[14] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_alu|Add0~100_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUOut[14]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUOut[14] .is_wysiwyg = "true";
defparam \ALUOut[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N6
cycloneive_lcell_comb \inst_mult_2to1_2|res_o[14]~17 (
// Equation(s):
// \inst_mult_2to1_2|res_o[14]~17_combout  = (\inst_controlUnit|state.WRITE_BACK~q  & (\inst_instr_reg|instr_o[14]~6_combout )) # (!\inst_controlUnit|state.WRITE_BACK~q  & ((ALUOut[14])))

	.dataa(\inst_instr_reg|instr_o[14]~6_combout ),
	.datab(gnd),
	.datac(ALUOut[14]),
	.datad(\inst_controlUnit|state.WRITE_BACK~q ),
	.cin(gnd),
	.combout(\inst_mult_2to1_2|res_o[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_2|res_o[14]~17 .lut_mask = 16'hAAF0;
defparam \inst_mult_2to1_2|res_o[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N4
cycloneive_lcell_comb \inst_mult_2to1_1|res_o[13]~18 (
// Equation(s):
// \inst_mult_2to1_1|res_o[13]~18_combout  = (\inst_controlUnit|WideOr0~0_combout  & ((\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a13 ))) # (!\inst_controlUnit|WideOr0~0_combout  & (\inst_ProgramCounter|addr_out [13]))

	.dataa(\inst_ProgramCounter|addr_out [13]),
	.datab(gnd),
	.datac(\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a13 ),
	.datad(\inst_controlUnit|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\inst_mult_2to1_1|res_o[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_1|res_o[13]~18 .lut_mask = 16'hF0AA;
defparam \inst_mult_2to1_1|res_o[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y32_N10
cycloneive_lcell_comb \inst_alu|Add0~89 (
// Equation(s):
// \inst_alu|Add0~89_combout  = (\inst_alu|Add0~9_combout  & (\inst_mult_4to1|Mux18~1_combout  & \inst_mult_2to1_1|res_o[13]~18_combout ))

	.dataa(gnd),
	.datab(\inst_alu|Add0~9_combout ),
	.datac(\inst_mult_4to1|Mux18~1_combout ),
	.datad(\inst_mult_2to1_1|res_o[13]~18_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~89_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~89 .lut_mask = 16'hC000;
defparam \inst_alu|Add0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y32_N16
cycloneive_lcell_comb \inst_alu|Add0~93 (
// Equation(s):
// \inst_alu|Add0~93_combout  = (!\inst_ALUControl|aluControl_o[0]~5_combout  & ((\inst_alu|Add0~89_combout ) # ((!\inst_ALUControl|aluControl_o[1]~2_combout  & \inst_alu|Add0~91_combout ))))

	.dataa(\inst_ALUControl|aluControl_o[0]~5_combout ),
	.datab(\inst_ALUControl|aluControl_o[1]~2_combout ),
	.datac(\inst_alu|Add0~91_combout ),
	.datad(\inst_alu|Add0~89_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~93_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~93 .lut_mask = 16'h5510;
defparam \inst_alu|Add0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y32_N2
cycloneive_lcell_comb \inst_alu|Add0~94 (
// Equation(s):
// \inst_alu|Add0~94_combout  = (\inst_alu|Add0~93_combout ) # ((\inst_alu|Add0~27_combout  & ((\inst_mult_2to1_1|res_o[13]~18_combout ) # (\inst_mult_4to1|Mux18~1_combout ))))

	.dataa(\inst_alu|Add0~27_combout ),
	.datab(\inst_mult_2to1_1|res_o[13]~18_combout ),
	.datac(\inst_mult_4to1|Mux18~1_combout ),
	.datad(\inst_alu|Add0~93_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~94_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~94 .lut_mask = 16'hFFA8;
defparam \inst_alu|Add0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y32_N3
dffeas \ALUOut[13] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_alu|Add0~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUOut[13]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUOut[13] .is_wysiwyg = "true";
defparam \ALUOut[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N16
cycloneive_lcell_comb \inst_mult_2to1_2|res_o[13]~18 (
// Equation(s):
// \inst_mult_2to1_2|res_o[13]~18_combout  = (\inst_controlUnit|state.WRITE_BACK~q  & (\inst_instr_reg|instr_o[13]~7_combout )) # (!\inst_controlUnit|state.WRITE_BACK~q  & ((ALUOut[13])))

	.dataa(gnd),
	.datab(\inst_controlUnit|state.WRITE_BACK~q ),
	.datac(\inst_instr_reg|instr_o[13]~7_combout ),
	.datad(ALUOut[13]),
	.cin(gnd),
	.combout(\inst_mult_2to1_2|res_o[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_2|res_o[13]~18 .lut_mask = 16'hF3C0;
defparam \inst_mult_2to1_2|res_o[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N10
cycloneive_lcell_comb \inst_mult_4to1|Mux19~0 (
// Equation(s):
// \inst_mult_4to1|Mux19~0_combout  = (\inst_controlUnit|WideOr0~0_combout  & ((\inst_controlUnit|ALUSrcB_o [1] & (\inst_instr_reg|instr_o[12]~8_combout )) # (!\inst_controlUnit|ALUSrcB_o [1] & ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a12 
// )))))

	.dataa(\inst_instr_reg|instr_o[12]~8_combout ),
	.datab(\inst_controlUnit|ALUSrcB_o [1]),
	.datac(\inst_controlUnit|WideOr0~0_combout ),
	.datad(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\inst_mult_4to1|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_4to1|Mux19~0 .lut_mask = 16'hB080;
defparam \inst_mult_4to1|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N24
cycloneive_lcell_comb \inst_mult_4to1|Mux19~1 (
// Equation(s):
// \inst_mult_4to1|Mux19~1_combout  = (\inst_mult_4to1|Mux19~0_combout ) # ((!\inst_controlUnit|WideOr0~0_combout  & (\inst_instr_reg|instr_o[10]~10_combout  & \inst_controlUnit|ALUSrcB_o [1])))

	.dataa(\inst_controlUnit|WideOr0~0_combout ),
	.datab(\inst_instr_reg|instr_o[10]~10_combout ),
	.datac(\inst_controlUnit|ALUSrcB_o [1]),
	.datad(\inst_mult_4to1|Mux19~0_combout ),
	.cin(gnd),
	.combout(\inst_mult_4to1|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_4to1|Mux19~1 .lut_mask = 16'hFF40;
defparam \inst_mult_4to1|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N6
cycloneive_lcell_comb \inst_alu|Add0~83 (
// Equation(s):
// \inst_alu|Add0~83_combout  = (\inst_alu|Add0~9_combout  & (\inst_mult_2to1_1|res_o[12]~19_combout  & \inst_mult_4to1|Mux19~1_combout ))

	.dataa(\inst_alu|Add0~9_combout ),
	.datab(gnd),
	.datac(\inst_mult_2to1_1|res_o[12]~19_combout ),
	.datad(\inst_mult_4to1|Mux19~1_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~83_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~83 .lut_mask = 16'hA000;
defparam \inst_alu|Add0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N16
cycloneive_lcell_comb \inst_alu|Add0~87 (
// Equation(s):
// \inst_alu|Add0~87_combout  = (!\inst_ALUControl|aluControl_o[0]~5_combout  & ((\inst_alu|Add0~83_combout ) # ((\inst_alu|Add0~85_combout  & !\inst_ALUControl|aluControl_o[1]~2_combout ))))

	.dataa(\inst_ALUControl|aluControl_o[0]~5_combout ),
	.datab(\inst_alu|Add0~85_combout ),
	.datac(\inst_ALUControl|aluControl_o[1]~2_combout ),
	.datad(\inst_alu|Add0~83_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~87_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~87 .lut_mask = 16'h5504;
defparam \inst_alu|Add0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N2
cycloneive_lcell_comb \inst_alu|Add0~88 (
// Equation(s):
// \inst_alu|Add0~88_combout  = (\inst_alu|Add0~87_combout ) # ((\inst_alu|Add0~27_combout  & ((\inst_mult_4to1|Mux19~1_combout ) # (\inst_mult_2to1_1|res_o[12]~19_combout ))))

	.dataa(\inst_mult_4to1|Mux19~1_combout ),
	.datab(\inst_mult_2to1_1|res_o[12]~19_combout ),
	.datac(\inst_alu|Add0~27_combout ),
	.datad(\inst_alu|Add0~87_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~88_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~88 .lut_mask = 16'hFFE0;
defparam \inst_alu|Add0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y28_N3
dffeas \ALUOut[12] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_alu|Add0~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUOut[12]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUOut[12] .is_wysiwyg = "true";
defparam \ALUOut[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N20
cycloneive_lcell_comb \inst_mult_2to1_2|res_o[12]~19 (
// Equation(s):
// \inst_mult_2to1_2|res_o[12]~19_combout  = (\inst_controlUnit|state.WRITE_BACK~q  & ((\inst_instr_reg|instr_o[12]~8_combout ))) # (!\inst_controlUnit|state.WRITE_BACK~q  & (ALUOut[12]))

	.dataa(gnd),
	.datab(ALUOut[12]),
	.datac(\inst_instr_reg|instr_o[12]~8_combout ),
	.datad(\inst_controlUnit|state.WRITE_BACK~q ),
	.cin(gnd),
	.combout(\inst_mult_2to1_2|res_o[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_2|res_o[12]~19 .lut_mask = 16'hF0CC;
defparam \inst_mult_2to1_2|res_o[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N14
cycloneive_lcell_comb \inst_mult_4to1|Mux20~0 (
// Equation(s):
// \inst_mult_4to1|Mux20~0_combout  = (\inst_controlUnit|WideOr0~0_combout  & ((\inst_controlUnit|ALUSrcB_o [1] & ((\inst_instr_reg|instr_o[11]~9_combout ))) # (!\inst_controlUnit|ALUSrcB_o [1] & 
// (\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a11 ))))

	.dataa(\inst_controlUnit|ALUSrcB_o [1]),
	.datab(\inst_controlUnit|WideOr0~0_combout ),
	.datac(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a11 ),
	.datad(\inst_instr_reg|instr_o[11]~9_combout ),
	.cin(gnd),
	.combout(\inst_mult_4to1|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_4to1|Mux20~0 .lut_mask = 16'hC840;
defparam \inst_mult_4to1|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N24
cycloneive_lcell_comb \inst_mult_4to1|Mux20~1 (
// Equation(s):
// \inst_mult_4to1|Mux20~1_combout  = (\inst_mult_4to1|Mux20~0_combout ) # ((\inst_controlUnit|ALUSrcB_o [1] & (\inst_instr_reg|instr_o[9]~11_combout  & !\inst_controlUnit|WideOr0~0_combout )))

	.dataa(\inst_controlUnit|ALUSrcB_o [1]),
	.datab(\inst_instr_reg|instr_o[9]~11_combout ),
	.datac(\inst_mult_4to1|Mux20~0_combout ),
	.datad(\inst_controlUnit|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\inst_mult_4to1|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_4to1|Mux20~1 .lut_mask = 16'hF0F8;
defparam \inst_mult_4to1|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N24
cycloneive_lcell_comb \inst_alu|Add0~77 (
// Equation(s):
// \inst_alu|Add0~77_combout  = (\inst_alu|Add0~9_combout  & (\inst_mult_2to1_1|res_o[11]~20_combout  & \inst_mult_4to1|Mux20~1_combout ))

	.dataa(gnd),
	.datab(\inst_alu|Add0~9_combout ),
	.datac(\inst_mult_2to1_1|res_o[11]~20_combout ),
	.datad(\inst_mult_4to1|Mux20~1_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~77_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~77 .lut_mask = 16'hC000;
defparam \inst_alu|Add0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N2
cycloneive_lcell_comb \inst_alu|Add0~81 (
// Equation(s):
// \inst_alu|Add0~81_combout  = (!\inst_ALUControl|aluControl_o[0]~5_combout  & ((\inst_alu|Add0~77_combout ) # ((!\inst_ALUControl|aluControl_o[1]~2_combout  & \inst_alu|Add0~79_combout ))))

	.dataa(\inst_ALUControl|aluControl_o[0]~5_combout ),
	.datab(\inst_ALUControl|aluControl_o[1]~2_combout ),
	.datac(\inst_alu|Add0~79_combout ),
	.datad(\inst_alu|Add0~77_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~81_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~81 .lut_mask = 16'h5510;
defparam \inst_alu|Add0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N0
cycloneive_lcell_comb \inst_alu|Add0~82 (
// Equation(s):
// \inst_alu|Add0~82_combout  = (\inst_alu|Add0~81_combout ) # ((\inst_alu|Add0~27_combout  & ((\inst_mult_4to1|Mux20~1_combout ) # (\inst_mult_2to1_1|res_o[11]~20_combout ))))

	.dataa(\inst_alu|Add0~27_combout ),
	.datab(\inst_mult_4to1|Mux20~1_combout ),
	.datac(\inst_mult_2to1_1|res_o[11]~20_combout ),
	.datad(\inst_alu|Add0~81_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~82_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~82 .lut_mask = 16'hFFA8;
defparam \inst_alu|Add0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y28_N1
dffeas \ALUOut[11] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_alu|Add0~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUOut[11]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUOut[11] .is_wysiwyg = "true";
defparam \ALUOut[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N26
cycloneive_lcell_comb \inst_mult_2to1_2|res_o[11]~20 (
// Equation(s):
// \inst_mult_2to1_2|res_o[11]~20_combout  = (\inst_controlUnit|state.WRITE_BACK~q  & ((\inst_instr_reg|instr_o[11]~9_combout ))) # (!\inst_controlUnit|state.WRITE_BACK~q  & (ALUOut[11]))

	.dataa(gnd),
	.datab(ALUOut[11]),
	.datac(\inst_controlUnit|state.WRITE_BACK~q ),
	.datad(\inst_instr_reg|instr_o[11]~9_combout ),
	.cin(gnd),
	.combout(\inst_mult_2to1_2|res_o[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_2|res_o[11]~20 .lut_mask = 16'hFC0C;
defparam \inst_mult_2to1_2|res_o[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N30
cycloneive_lcell_comb \inst_mult_2to1_1|res_o[10]~21 (
// Equation(s):
// \inst_mult_2to1_1|res_o[10]~21_combout  = (\inst_controlUnit|WideOr0~0_combout  & ((\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a10 ))) # (!\inst_controlUnit|WideOr0~0_combout  & (\inst_ProgramCounter|addr_out [10]))

	.dataa(\inst_ProgramCounter|addr_out [10]),
	.datab(gnd),
	.datac(\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a10 ),
	.datad(\inst_controlUnit|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\inst_mult_2to1_1|res_o[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_1|res_o[10]~21 .lut_mask = 16'hF0AA;
defparam \inst_mult_2to1_1|res_o[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N0
cycloneive_lcell_comb \inst_alu|Add0~71 (
// Equation(s):
// \inst_alu|Add0~71_combout  = (\inst_alu|Add0~9_combout  & (\inst_mult_2to1_1|res_o[10]~21_combout  & \inst_mult_4to1|Mux21~1_combout ))

	.dataa(\inst_alu|Add0~9_combout ),
	.datab(gnd),
	.datac(\inst_mult_2to1_1|res_o[10]~21_combout ),
	.datad(\inst_mult_4to1|Mux21~1_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~71_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~71 .lut_mask = 16'hA000;
defparam \inst_alu|Add0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N10
cycloneive_lcell_comb \inst_alu|Add0~75 (
// Equation(s):
// \inst_alu|Add0~75_combout  = (!\inst_ALUControl|aluControl_o[0]~5_combout  & ((\inst_alu|Add0~71_combout ) # ((\inst_alu|Add0~73_combout  & !\inst_ALUControl|aluControl_o[1]~2_combout ))))

	.dataa(\inst_ALUControl|aluControl_o[0]~5_combout ),
	.datab(\inst_alu|Add0~73_combout ),
	.datac(\inst_ALUControl|aluControl_o[1]~2_combout ),
	.datad(\inst_alu|Add0~71_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~75_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~75 .lut_mask = 16'h5504;
defparam \inst_alu|Add0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N28
cycloneive_lcell_comb \inst_alu|Add0~76 (
// Equation(s):
// \inst_alu|Add0~76_combout  = (\inst_alu|Add0~75_combout ) # ((\inst_alu|Add0~27_combout  & ((\inst_mult_2to1_1|res_o[10]~21_combout ) # (\inst_mult_4to1|Mux21~1_combout ))))

	.dataa(\inst_mult_2to1_1|res_o[10]~21_combout ),
	.datab(\inst_mult_4to1|Mux21~1_combout ),
	.datac(\inst_alu|Add0~27_combout ),
	.datad(\inst_alu|Add0~75_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~76_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~76 .lut_mask = 16'hFFE0;
defparam \inst_alu|Add0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y28_N29
dffeas \ALUOut[10] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_alu|Add0~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUOut[10]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUOut[10] .is_wysiwyg = "true";
defparam \ALUOut[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N14
cycloneive_lcell_comb \inst_mult_2to1_2|res_o[10]~21 (
// Equation(s):
// \inst_mult_2to1_2|res_o[10]~21_combout  = (\inst_controlUnit|state.WRITE_BACK~q  & (\inst_instr_reg|instr_o[10]~10_combout )) # (!\inst_controlUnit|state.WRITE_BACK~q  & ((ALUOut[10])))

	.dataa(\inst_controlUnit|state.WRITE_BACK~q ),
	.datab(\inst_instr_reg|instr_o[10]~10_combout ),
	.datac(gnd),
	.datad(ALUOut[10]),
	.cin(gnd),
	.combout(\inst_mult_2to1_2|res_o[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_2|res_o[10]~21 .lut_mask = 16'hDD88;
defparam \inst_mult_2to1_2|res_o[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N10
cycloneive_lcell_comb \inst_mult_4to1|Mux22~0 (
// Equation(s):
// \inst_mult_4to1|Mux22~0_combout  = (\inst_controlUnit|WideOr0~0_combout  & ((\inst_controlUnit|ALUSrcB_o [1] & ((\inst_instr_reg|instr_o[9]~11_combout ))) # (!\inst_controlUnit|ALUSrcB_o [1] & (\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a9 
// ))))

	.dataa(\inst_controlUnit|ALUSrcB_o [1]),
	.datab(\inst_controlUnit|WideOr0~0_combout ),
	.datac(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a9 ),
	.datad(\inst_instr_reg|instr_o[9]~11_combout ),
	.cin(gnd),
	.combout(\inst_mult_4to1|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_4to1|Mux22~0 .lut_mask = 16'hC840;
defparam \inst_mult_4to1|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N28
cycloneive_lcell_comb \inst_mult_4to1|Mux22~1 (
// Equation(s):
// \inst_mult_4to1|Mux22~1_combout  = (\inst_mult_4to1|Mux22~0_combout ) # ((\inst_controlUnit|ALUSrcB_o [1] & (!\inst_controlUnit|WideOr0~0_combout  & \inst_instr_reg|instr_o[7]~13_combout )))

	.dataa(\inst_controlUnit|ALUSrcB_o [1]),
	.datab(\inst_controlUnit|WideOr0~0_combout ),
	.datac(\inst_instr_reg|instr_o[7]~13_combout ),
	.datad(\inst_mult_4to1|Mux22~0_combout ),
	.cin(gnd),
	.combout(\inst_mult_4to1|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_4to1|Mux22~1 .lut_mask = 16'hFF20;
defparam \inst_mult_4to1|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N22
cycloneive_lcell_comb \inst_alu|Add0~65 (
// Equation(s):
// \inst_alu|Add0~65_combout  = (\inst_alu|Add0~9_combout  & (\inst_mult_2to1_1|res_o[9]~22_combout  & \inst_mult_4to1|Mux22~1_combout ))

	.dataa(gnd),
	.datab(\inst_alu|Add0~9_combout ),
	.datac(\inst_mult_2to1_1|res_o[9]~22_combout ),
	.datad(\inst_mult_4to1|Mux22~1_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~65 .lut_mask = 16'hC000;
defparam \inst_alu|Add0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N12
cycloneive_lcell_comb \inst_alu|Add0~69 (
// Equation(s):
// \inst_alu|Add0~69_combout  = (!\inst_ALUControl|aluControl_o[0]~5_combout  & ((\inst_alu|Add0~65_combout ) # ((!\inst_ALUControl|aluControl_o[1]~2_combout  & \inst_alu|Add0~67_combout ))))

	.dataa(\inst_ALUControl|aluControl_o[0]~5_combout ),
	.datab(\inst_ALUControl|aluControl_o[1]~2_combout ),
	.datac(\inst_alu|Add0~65_combout ),
	.datad(\inst_alu|Add0~67_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~69_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~69 .lut_mask = 16'h5150;
defparam \inst_alu|Add0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N10
cycloneive_lcell_comb \inst_alu|Add0~70 (
// Equation(s):
// \inst_alu|Add0~70_combout  = (\inst_alu|Add0~69_combout ) # ((\inst_alu|Add0~27_combout  & ((\inst_mult_4to1|Mux22~1_combout ) # (\inst_mult_2to1_1|res_o[9]~22_combout ))))

	.dataa(\inst_alu|Add0~27_combout ),
	.datab(\inst_mult_4to1|Mux22~1_combout ),
	.datac(\inst_mult_2to1_1|res_o[9]~22_combout ),
	.datad(\inst_alu|Add0~69_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~70_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~70 .lut_mask = 16'hFFA8;
defparam \inst_alu|Add0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N18
cycloneive_lcell_comb \ALUOut[9]~feeder (
// Equation(s):
// \ALUOut[9]~feeder_combout  = \inst_alu|Add0~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_alu|Add0~70_combout ),
	.cin(gnd),
	.combout(\ALUOut[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[9]~feeder .lut_mask = 16'hFF00;
defparam \ALUOut[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y28_N19
dffeas \ALUOut[9] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\ALUOut[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUOut[9]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUOut[9] .is_wysiwyg = "true";
defparam \ALUOut[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N6
cycloneive_lcell_comb \inst_mult_2to1_2|res_o[9]~22 (
// Equation(s):
// \inst_mult_2to1_2|res_o[9]~22_combout  = (\inst_controlUnit|state.WRITE_BACK~q  & (\inst_instr_reg|instr_o[9]~11_combout )) # (!\inst_controlUnit|state.WRITE_BACK~q  & ((ALUOut[9])))

	.dataa(\inst_instr_reg|instr_o[9]~11_combout ),
	.datab(ALUOut[9]),
	.datac(gnd),
	.datad(\inst_controlUnit|state.WRITE_BACK~q ),
	.cin(gnd),
	.combout(\inst_mult_2to1_2|res_o[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_2|res_o[9]~22 .lut_mask = 16'hAACC;
defparam \inst_mult_2to1_2|res_o[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N2
cycloneive_lcell_comb \inst_mult_4to1|Mux23~0 (
// Equation(s):
// \inst_mult_4to1|Mux23~0_combout  = (\inst_controlUnit|WideOr0~0_combout  & ((\inst_controlUnit|ALUSrcB_o [1] & (\inst_instr_reg|instr_o[8]~12_combout )) # (!\inst_controlUnit|ALUSrcB_o [1] & ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a8 
// )))))

	.dataa(\inst_controlUnit|WideOr0~0_combout ),
	.datab(\inst_instr_reg|instr_o[8]~12_combout ),
	.datac(\inst_controlUnit|ALUSrcB_o [1]),
	.datad(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\inst_mult_4to1|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_4to1|Mux23~0 .lut_mask = 16'h8A80;
defparam \inst_mult_4to1|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N18
cycloneive_lcell_comb \inst_mult_4to1|Mux23~1 (
// Equation(s):
// \inst_mult_4to1|Mux23~1_combout  = (\inst_mult_4to1|Mux23~0_combout ) # ((!\inst_controlUnit|WideOr0~0_combout  & (\inst_instr_reg|instr_o[6]~14_combout  & \inst_controlUnit|ALUSrcB_o [1])))

	.dataa(\inst_controlUnit|WideOr0~0_combout ),
	.datab(\inst_instr_reg|instr_o[6]~14_combout ),
	.datac(\inst_controlUnit|ALUSrcB_o [1]),
	.datad(\inst_mult_4to1|Mux23~0_combout ),
	.cin(gnd),
	.combout(\inst_mult_4to1|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_4to1|Mux23~1 .lut_mask = 16'hFF40;
defparam \inst_mult_4to1|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N26
cycloneive_lcell_comb \inst_alu|Add0~59 (
// Equation(s):
// \inst_alu|Add0~59_combout  = (\inst_mult_2to1_1|res_o[8]~23_combout  & (\inst_mult_4to1|Mux23~1_combout  & \inst_alu|Add0~9_combout ))

	.dataa(\inst_mult_2to1_1|res_o[8]~23_combout ),
	.datab(\inst_mult_4to1|Mux23~1_combout ),
	.datac(gnd),
	.datad(\inst_alu|Add0~9_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~59 .lut_mask = 16'h8800;
defparam \inst_alu|Add0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N28
cycloneive_lcell_comb \inst_alu|Add0~63 (
// Equation(s):
// \inst_alu|Add0~63_combout  = (!\inst_ALUControl|aluControl_o[0]~5_combout  & ((\inst_alu|Add0~59_combout ) # ((!\inst_ALUControl|aluControl_o[1]~2_combout  & \inst_alu|Add0~61_combout ))))

	.dataa(\inst_ALUControl|aluControl_o[1]~2_combout ),
	.datab(\inst_ALUControl|aluControl_o[0]~5_combout ),
	.datac(\inst_alu|Add0~59_combout ),
	.datad(\inst_alu|Add0~61_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~63 .lut_mask = 16'h3130;
defparam \inst_alu|Add0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N18
cycloneive_lcell_comb \inst_alu|Add0~64 (
// Equation(s):
// \inst_alu|Add0~64_combout  = (\inst_alu|Add0~63_combout ) # ((\inst_alu|Add0~27_combout  & ((\inst_mult_4to1|Mux23~1_combout ) # (\inst_mult_2to1_1|res_o[8]~23_combout ))))

	.dataa(\inst_alu|Add0~27_combout ),
	.datab(\inst_mult_4to1|Mux23~1_combout ),
	.datac(\inst_mult_2to1_1|res_o[8]~23_combout ),
	.datad(\inst_alu|Add0~63_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~64 .lut_mask = 16'hFFA8;
defparam \inst_alu|Add0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y32_N19
dffeas \ALUOut[8] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_alu|Add0~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUOut[8]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUOut[8] .is_wysiwyg = "true";
defparam \ALUOut[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N28
cycloneive_lcell_comb \inst_mult_2to1_2|res_o[8]~23 (
// Equation(s):
// \inst_mult_2to1_2|res_o[8]~23_combout  = (\inst_controlUnit|state.WRITE_BACK~q  & (\inst_instr_reg|instr_o[8]~12_combout )) # (!\inst_controlUnit|state.WRITE_BACK~q  & ((ALUOut[8])))

	.dataa(\inst_controlUnit|state.WRITE_BACK~q ),
	.datab(gnd),
	.datac(\inst_instr_reg|instr_o[8]~12_combout ),
	.datad(ALUOut[8]),
	.cin(gnd),
	.combout(\inst_mult_2to1_2|res_o[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_2|res_o[8]~23 .lut_mask = 16'hF5A0;
defparam \inst_mult_2to1_2|res_o[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y32_N22
cycloneive_lcell_comb \inst_mult_2to1_1|res_o[6]~25 (
// Equation(s):
// \inst_mult_2to1_1|res_o[6]~25_combout  = (\inst_controlUnit|WideOr0~0_combout  & ((\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a6 ))) # (!\inst_controlUnit|WideOr0~0_combout  & (\inst_ProgramCounter|addr_out [6]))

	.dataa(gnd),
	.datab(\inst_ProgramCounter|addr_out [6]),
	.datac(\inst_controlUnit|WideOr0~0_combout ),
	.datad(\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\inst_mult_2to1_1|res_o[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_1|res_o[6]~25 .lut_mask = 16'hFC0C;
defparam \inst_mult_2to1_1|res_o[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y32_N28
cycloneive_lcell_comb \inst_alu|Add0~47 (
// Equation(s):
// \inst_alu|Add0~47_combout  = (\inst_mult_2to1_1|res_o[6]~25_combout  & (\inst_mult_4to1|Mux25~1_combout  & \inst_alu|Add0~9_combout ))

	.dataa(\inst_mult_2to1_1|res_o[6]~25_combout ),
	.datab(gnd),
	.datac(\inst_mult_4to1|Mux25~1_combout ),
	.datad(\inst_alu|Add0~9_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~47 .lut_mask = 16'hA000;
defparam \inst_alu|Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y32_N18
cycloneive_lcell_comb \inst_alu|Add0~51 (
// Equation(s):
// \inst_alu|Add0~51_combout  = (!\inst_ALUControl|aluControl_o[0]~5_combout  & ((\inst_alu|Add0~47_combout ) # ((!\inst_ALUControl|aluControl_o[1]~2_combout  & \inst_alu|Add0~49_combout ))))

	.dataa(\inst_ALUControl|aluControl_o[1]~2_combout ),
	.datab(\inst_alu|Add0~47_combout ),
	.datac(\inst_ALUControl|aluControl_o[0]~5_combout ),
	.datad(\inst_alu|Add0~49_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~51 .lut_mask = 16'h0D0C;
defparam \inst_alu|Add0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y32_N12
cycloneive_lcell_comb \inst_alu|Add0~52 (
// Equation(s):
// \inst_alu|Add0~52_combout  = (\inst_alu|Add0~51_combout ) # ((\inst_alu|Add0~27_combout  & ((\inst_mult_2to1_1|res_o[6]~25_combout ) # (\inst_mult_4to1|Mux25~1_combout ))))

	.dataa(\inst_mult_2to1_1|res_o[6]~25_combout ),
	.datab(\inst_alu|Add0~51_combout ),
	.datac(\inst_mult_4to1|Mux25~1_combout ),
	.datad(\inst_alu|Add0~27_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~52 .lut_mask = 16'hFECC;
defparam \inst_alu|Add0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y32_N13
dffeas \ALUOut[6] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_alu|Add0~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUOut[6]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUOut[6] .is_wysiwyg = "true";
defparam \ALUOut[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N20
cycloneive_lcell_comb \inst_mult_2to1_2|res_o[6]~25 (
// Equation(s):
// \inst_mult_2to1_2|res_o[6]~25_combout  = (\inst_controlUnit|state.WRITE_BACK~q  & (\inst_instr_reg|instr_o[6]~14_combout )) # (!\inst_controlUnit|state.WRITE_BACK~q  & ((ALUOut[6])))

	.dataa(\inst_instr_reg|instr_o[6]~14_combout ),
	.datab(gnd),
	.datac(\inst_controlUnit|state.WRITE_BACK~q ),
	.datad(ALUOut[6]),
	.cin(gnd),
	.combout(\inst_mult_2to1_2|res_o[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_2|res_o[6]~25 .lut_mask = 16'hAFA0;
defparam \inst_mult_2to1_2|res_o[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N6
cycloneive_lcell_comb \inst_mult_4to1|Mux26~0 (
// Equation(s):
// \inst_mult_4to1|Mux26~0_combout  = (\inst_controlUnit|WideOr0~0_combout  & ((\inst_controlUnit|ALUSrcB_o [1] & (\inst_instr_reg|instr_o[5]~0_combout )) # (!\inst_controlUnit|ALUSrcB_o [1] & ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a5 
// )))))

	.dataa(\inst_controlUnit|WideOr0~0_combout ),
	.datab(\inst_instr_reg|instr_o[5]~0_combout ),
	.datac(\inst_controlUnit|ALUSrcB_o [1]),
	.datad(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\inst_mult_4to1|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_4to1|Mux26~0 .lut_mask = 16'h8A80;
defparam \inst_mult_4to1|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N12
cycloneive_lcell_comb \inst_mult_4to1|Mux26~1 (
// Equation(s):
// \inst_mult_4to1|Mux26~1_combout  = (\inst_mult_4to1|Mux26~0_combout ) # ((\inst_instr_reg|instr_o[3]~4_combout  & (!\inst_controlUnit|WideOr0~0_combout  & \inst_controlUnit|ALUSrcB_o [1])))

	.dataa(\inst_instr_reg|instr_o[3]~4_combout ),
	.datab(\inst_controlUnit|WideOr0~0_combout ),
	.datac(\inst_controlUnit|ALUSrcB_o [1]),
	.datad(\inst_mult_4to1|Mux26~0_combout ),
	.cin(gnd),
	.combout(\inst_mult_4to1|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_4to1|Mux26~1 .lut_mask = 16'hFF20;
defparam \inst_mult_4to1|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N22
cycloneive_lcell_comb \inst_alu|Add0~41 (
// Equation(s):
// \inst_alu|Add0~41_combout  = (\inst_alu|Add0~9_combout  & (\inst_mult_2to1_1|res_o[5]~26_combout  & \inst_mult_4to1|Mux26~1_combout ))

	.dataa(gnd),
	.datab(\inst_alu|Add0~9_combout ),
	.datac(\inst_mult_2to1_1|res_o[5]~26_combout ),
	.datad(\inst_mult_4to1|Mux26~1_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~41 .lut_mask = 16'hC000;
defparam \inst_alu|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N16
cycloneive_lcell_comb \inst_alu|Add0~45 (
// Equation(s):
// \inst_alu|Add0~45_combout  = (!\inst_ALUControl|aluControl_o[0]~5_combout  & ((\inst_alu|Add0~41_combout ) # ((!\inst_ALUControl|aluControl_o[1]~2_combout  & \inst_alu|Add0~43_combout ))))

	.dataa(\inst_ALUControl|aluControl_o[1]~2_combout ),
	.datab(\inst_ALUControl|aluControl_o[0]~5_combout ),
	.datac(\inst_alu|Add0~41_combout ),
	.datad(\inst_alu|Add0~43_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~45 .lut_mask = 16'h3130;
defparam \inst_alu|Add0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N30
cycloneive_lcell_comb \inst_alu|Add0~46 (
// Equation(s):
// \inst_alu|Add0~46_combout  = (\inst_alu|Add0~45_combout ) # ((\inst_alu|Add0~27_combout  & ((\inst_mult_4to1|Mux26~1_combout ) # (\inst_mult_2to1_1|res_o[5]~26_combout ))))

	.dataa(\inst_alu|Add0~27_combout ),
	.datab(\inst_mult_4to1|Mux26~1_combout ),
	.datac(\inst_mult_2to1_1|res_o[5]~26_combout ),
	.datad(\inst_alu|Add0~45_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~46 .lut_mask = 16'hFFA8;
defparam \inst_alu|Add0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y32_N31
dffeas \ALUOut[5] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_alu|Add0~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUOut[5]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUOut[5] .is_wysiwyg = "true";
defparam \ALUOut[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N26
cycloneive_lcell_comb \inst_mult_2to1_2|res_o[5]~26 (
// Equation(s):
// \inst_mult_2to1_2|res_o[5]~26_combout  = (\inst_controlUnit|state.WRITE_BACK~q  & ((\inst_instr_reg|instr_o[5]~0_combout ))) # (!\inst_controlUnit|state.WRITE_BACK~q  & (ALUOut[5]))

	.dataa(gnd),
	.datab(ALUOut[5]),
	.datac(\inst_instr_reg|instr_o[5]~0_combout ),
	.datad(\inst_controlUnit|state.WRITE_BACK~q ),
	.cin(gnd),
	.combout(\inst_mult_2to1_2|res_o[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_2|res_o[5]~26 .lut_mask = 16'hF0CC;
defparam \inst_mult_2to1_2|res_o[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y32_N20
cycloneive_lcell_comb \inst_mult_2to1_1|res_o[4]~27 (
// Equation(s):
// \inst_mult_2to1_1|res_o[4]~27_combout  = (\inst_controlUnit|WideOr0~0_combout  & ((\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a4 ))) # (!\inst_controlUnit|WideOr0~0_combout  & (\inst_ProgramCounter|addr_out [4]))

	.dataa(gnd),
	.datab(\inst_ProgramCounter|addr_out [4]),
	.datac(\inst_controlUnit|WideOr0~0_combout ),
	.datad(\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\inst_mult_2to1_1|res_o[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_1|res_o[4]~27 .lut_mask = 16'hFC0C;
defparam \inst_mult_2to1_1|res_o[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y32_N30
cycloneive_lcell_comb \inst_alu|Add0~35 (
// Equation(s):
// \inst_alu|Add0~35_combout  = (\inst_mult_4to1|Mux27~1_combout  & (\inst_alu|Add0~9_combout  & \inst_mult_2to1_1|res_o[4]~27_combout ))

	.dataa(\inst_mult_4to1|Mux27~1_combout ),
	.datab(\inst_alu|Add0~9_combout ),
	.datac(gnd),
	.datad(\inst_mult_2to1_1|res_o[4]~27_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~35 .lut_mask = 16'h8800;
defparam \inst_alu|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y32_N0
cycloneive_lcell_comb \inst_alu|Add0~39 (
// Equation(s):
// \inst_alu|Add0~39_combout  = (!\inst_ALUControl|aluControl_o[0]~5_combout  & ((\inst_alu|Add0~35_combout ) # ((!\inst_ALUControl|aluControl_o[1]~2_combout  & \inst_alu|Add0~37_combout ))))

	.dataa(\inst_alu|Add0~35_combout ),
	.datab(\inst_ALUControl|aluControl_o[1]~2_combout ),
	.datac(\inst_ALUControl|aluControl_o[0]~5_combout ),
	.datad(\inst_alu|Add0~37_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~39 .lut_mask = 16'h0B0A;
defparam \inst_alu|Add0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y32_N6
cycloneive_lcell_comb \inst_alu|Add0~40 (
// Equation(s):
// \inst_alu|Add0~40_combout  = (\inst_alu|Add0~39_combout ) # ((\inst_alu|Add0~27_combout  & ((\inst_mult_2to1_1|res_o[4]~27_combout ) # (\inst_mult_4to1|Mux27~1_combout ))))

	.dataa(\inst_alu|Add0~27_combout ),
	.datab(\inst_mult_2to1_1|res_o[4]~27_combout ),
	.datac(\inst_mult_4to1|Mux27~1_combout ),
	.datad(\inst_alu|Add0~39_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~40 .lut_mask = 16'hFFA8;
defparam \inst_alu|Add0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y32_N7
dffeas \ALUOut[4] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_alu|Add0~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUOut[4]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUOut[4] .is_wysiwyg = "true";
defparam \ALUOut[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y31_N22
cycloneive_lcell_comb \inst_mult_2to1_2|res_o[4]~27 (
// Equation(s):
// \inst_mult_2to1_2|res_o[4]~27_combout  = (\inst_controlUnit|state.WRITE_BACK~q  & (\inst_instr_reg|instr_o[4]~1_combout )) # (!\inst_controlUnit|state.WRITE_BACK~q  & ((ALUOut[4])))

	.dataa(gnd),
	.datab(\inst_controlUnit|state.WRITE_BACK~q ),
	.datac(\inst_instr_reg|instr_o[4]~1_combout ),
	.datad(ALUOut[4]),
	.cin(gnd),
	.combout(\inst_mult_2to1_2|res_o[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_2|res_o[4]~27 .lut_mask = 16'hF3C0;
defparam \inst_mult_2to1_2|res_o[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N20
cycloneive_lcell_comb \inst_mult_2to1_1|res_o[3]~28 (
// Equation(s):
// \inst_mult_2to1_1|res_o[3]~28_combout  = (\inst_controlUnit|WideOr0~0_combout  & ((\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a3 ))) # (!\inst_controlUnit|WideOr0~0_combout  & (\inst_ProgramCounter|addr_out [3]))

	.dataa(\inst_controlUnit|WideOr0~0_combout ),
	.datab(\inst_ProgramCounter|addr_out [3]),
	.datac(gnd),
	.datad(\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\inst_mult_2to1_1|res_o[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_1|res_o[3]~28 .lut_mask = 16'hEE44;
defparam \inst_mult_2to1_1|res_o[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N14
cycloneive_lcell_comb \inst_alu|Add0~29 (
// Equation(s):
// \inst_alu|Add0~29_combout  = (\inst_mult_2to1_1|res_o[3]~28_combout  & (\inst_alu|Add0~9_combout  & \inst_mult_4to1|Mux28~1_combout ))

	.dataa(\inst_mult_2to1_1|res_o[3]~28_combout ),
	.datab(\inst_alu|Add0~9_combout ),
	.datac(\inst_mult_4to1|Mux28~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_alu|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~29 .lut_mask = 16'h8080;
defparam \inst_alu|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N16
cycloneive_lcell_comb \inst_alu|Add0~33 (
// Equation(s):
// \inst_alu|Add0~33_combout  = (!\inst_ALUControl|aluControl_o[0]~5_combout  & ((\inst_alu|Add0~29_combout ) # ((!\inst_ALUControl|aluControl_o[1]~2_combout  & \inst_alu|Add0~31_combout ))))

	.dataa(\inst_ALUControl|aluControl_o[1]~2_combout ),
	.datab(\inst_ALUControl|aluControl_o[0]~5_combout ),
	.datac(\inst_alu|Add0~29_combout ),
	.datad(\inst_alu|Add0~31_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~33 .lut_mask = 16'h3130;
defparam \inst_alu|Add0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N18
cycloneive_lcell_comb \inst_alu|Add0~34 (
// Equation(s):
// \inst_alu|Add0~34_combout  = (\inst_alu|Add0~33_combout ) # ((\inst_alu|Add0~27_combout  & ((\inst_mult_2to1_1|res_o[3]~28_combout ) # (\inst_mult_4to1|Mux28~1_combout ))))

	.dataa(\inst_alu|Add0~27_combout ),
	.datab(\inst_mult_2to1_1|res_o[3]~28_combout ),
	.datac(\inst_mult_4to1|Mux28~1_combout ),
	.datad(\inst_alu|Add0~33_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~34 .lut_mask = 16'hFFA8;
defparam \inst_alu|Add0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y28_N19
dffeas \ALUOut[3] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_alu|Add0~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUOut[3]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUOut[3] .is_wysiwyg = "true";
defparam \ALUOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N28
cycloneive_lcell_comb \inst_mult_2to1_2|res_o[3]~28 (
// Equation(s):
// \inst_mult_2to1_2|res_o[3]~28_combout  = (\inst_controlUnit|state.WRITE_BACK~q  & ((\inst_instr_reg|instr_o[3]~4_combout ))) # (!\inst_controlUnit|state.WRITE_BACK~q  & (ALUOut[3]))

	.dataa(\inst_controlUnit|state.WRITE_BACK~q ),
	.datab(gnd),
	.datac(ALUOut[3]),
	.datad(\inst_instr_reg|instr_o[3]~4_combout ),
	.cin(gnd),
	.combout(\inst_mult_2to1_2|res_o[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_2|res_o[3]~28 .lut_mask = 16'hFA50;
defparam \inst_mult_2to1_2|res_o[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N18
cycloneive_lcell_comb \inst_mult_2to1_1|res_o[2]~29 (
// Equation(s):
// \inst_mult_2to1_1|res_o[2]~29_combout  = (\inst_controlUnit|WideOr0~0_combout  & ((\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a2 ))) # (!\inst_controlUnit|WideOr0~0_combout  & (\inst_ProgramCounter|addr_out [2]))

	.dataa(gnd),
	.datab(\inst_controlUnit|WideOr0~0_combout ),
	.datac(\inst_ProgramCounter|addr_out [2]),
	.datad(\inst_reg_file|mem_reg_file_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\inst_mult_2to1_1|res_o[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_1|res_o[2]~29 .lut_mask = 16'hFC30;
defparam \inst_mult_2to1_1|res_o[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N12
cycloneive_lcell_comb \inst_alu|Add0~22 (
// Equation(s):
// \inst_alu|Add0~22_combout  = (\inst_alu|Add0~9_combout  & (\inst_mult_4to1|Mux29~1_combout  & \inst_mult_2to1_1|res_o[2]~29_combout ))

	.dataa(gnd),
	.datab(\inst_alu|Add0~9_combout ),
	.datac(\inst_mult_4to1|Mux29~1_combout ),
	.datad(\inst_mult_2to1_1|res_o[2]~29_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~22 .lut_mask = 16'hC000;
defparam \inst_alu|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N18
cycloneive_lcell_comb \inst_alu|Add0~26 (
// Equation(s):
// \inst_alu|Add0~26_combout  = (!\inst_ALUControl|aluControl_o[0]~5_combout  & ((\inst_alu|Add0~22_combout ) # ((\inst_alu|Add0~24_combout  & !\inst_ALUControl|aluControl_o[1]~2_combout ))))

	.dataa(\inst_alu|Add0~22_combout ),
	.datab(\inst_ALUControl|aluControl_o[0]~5_combout ),
	.datac(\inst_alu|Add0~24_combout ),
	.datad(\inst_ALUControl|aluControl_o[1]~2_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~26 .lut_mask = 16'h2232;
defparam \inst_alu|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N6
cycloneive_lcell_comb \inst_alu|Add0~28 (
// Equation(s):
// \inst_alu|Add0~28_combout  = (\inst_alu|Add0~26_combout ) # ((\inst_alu|Add0~27_combout  & ((\inst_mult_2to1_1|res_o[2]~29_combout ) # (\inst_mult_4to1|Mux29~1_combout ))))

	.dataa(\inst_alu|Add0~27_combout ),
	.datab(\inst_mult_2to1_1|res_o[2]~29_combout ),
	.datac(\inst_mult_4to1|Mux29~1_combout ),
	.datad(\inst_alu|Add0~26_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~28 .lut_mask = 16'hFFA8;
defparam \inst_alu|Add0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N28
cycloneive_lcell_comb \ALUOut[2]~feeder (
// Equation(s):
// \ALUOut[2]~feeder_combout  = \inst_alu|Add0~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_alu|Add0~28_combout ),
	.cin(gnd),
	.combout(\ALUOut[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[2]~feeder .lut_mask = 16'hFF00;
defparam \ALUOut[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y28_N29
dffeas \ALUOut[2] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\ALUOut[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUOut[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUOut[2] .is_wysiwyg = "true";
defparam \ALUOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N26
cycloneive_lcell_comb \inst_mult_2to1_2|res_o[2]~29 (
// Equation(s):
// \inst_mult_2to1_2|res_o[2]~29_combout  = (\inst_controlUnit|state.WRITE_BACK~q  & (\inst_instr_reg|instr_o[2]~2_combout )) # (!\inst_controlUnit|state.WRITE_BACK~q  & ((ALUOut[2])))

	.dataa(gnd),
	.datab(\inst_instr_reg|instr_o[2]~2_combout ),
	.datac(ALUOut[2]),
	.datad(\inst_controlUnit|state.WRITE_BACK~q ),
	.cin(gnd),
	.combout(\inst_mult_2to1_2|res_o[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_2|res_o[2]~29 .lut_mask = 16'hCCF0;
defparam \inst_mult_2to1_2|res_o[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N2
cycloneive_lcell_comb \inst_mult_4to1|Mux24~0 (
// Equation(s):
// \inst_mult_4to1|Mux24~0_combout  = (\inst_controlUnit|WideOr0~0_combout  & ((\inst_controlUnit|ALUSrcB_o [1] & (\inst_instr_reg|instr_o[7]~13_combout )) # (!\inst_controlUnit|ALUSrcB_o [1] & ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a7 
// )))))

	.dataa(\inst_instr_reg|instr_o[7]~13_combout ),
	.datab(\inst_controlUnit|WideOr0~0_combout ),
	.datac(\inst_controlUnit|ALUSrcB_o [1]),
	.datad(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\inst_mult_4to1|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_4to1|Mux24~0 .lut_mask = 16'h8C80;
defparam \inst_mult_4to1|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N0
cycloneive_lcell_comb \inst_mult_4to1|Mux24~1 (
// Equation(s):
// \inst_mult_4to1|Mux24~1_combout  = (\inst_mult_4to1|Mux24~0_combout ) # ((\inst_controlUnit|ALUSrcB_o [1] & (\inst_instr_reg|instr_o[5]~0_combout  & !\inst_controlUnit|WideOr0~0_combout )))

	.dataa(\inst_controlUnit|ALUSrcB_o [1]),
	.datab(\inst_instr_reg|instr_o[5]~0_combout ),
	.datac(\inst_controlUnit|WideOr0~0_combout ),
	.datad(\inst_mult_4to1|Mux24~0_combout ),
	.cin(gnd),
	.combout(\inst_mult_4to1|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_4to1|Mux24~1 .lut_mask = 16'hFF08;
defparam \inst_mult_4to1|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N4
cycloneive_lcell_comb \inst_alu|Add0~53 (
// Equation(s):
// \inst_alu|Add0~53_combout  = (\inst_mult_2to1_1|res_o[7]~24_combout  & (\inst_alu|Add0~9_combout  & \inst_mult_4to1|Mux24~1_combout ))

	.dataa(gnd),
	.datab(\inst_mult_2to1_1|res_o[7]~24_combout ),
	.datac(\inst_alu|Add0~9_combout ),
	.datad(\inst_mult_4to1|Mux24~1_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~53 .lut_mask = 16'hC000;
defparam \inst_alu|Add0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N10
cycloneive_lcell_comb \inst_alu|Add0~57 (
// Equation(s):
// \inst_alu|Add0~57_combout  = (!\inst_ALUControl|aluControl_o[0]~5_combout  & ((\inst_alu|Add0~53_combout ) # ((!\inst_ALUControl|aluControl_o[1]~2_combout  & \inst_alu|Add0~55_combout ))))

	.dataa(\inst_ALUControl|aluControl_o[1]~2_combout ),
	.datab(\inst_ALUControl|aluControl_o[0]~5_combout ),
	.datac(\inst_alu|Add0~53_combout ),
	.datad(\inst_alu|Add0~55_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~57 .lut_mask = 16'h3130;
defparam \inst_alu|Add0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N20
cycloneive_lcell_comb \inst_alu|Add0~58 (
// Equation(s):
// \inst_alu|Add0~58_combout  = (\inst_alu|Add0~57_combout ) # ((\inst_alu|Add0~27_combout  & ((\inst_mult_4to1|Mux24~1_combout ) # (\inst_mult_2to1_1|res_o[7]~24_combout ))))

	.dataa(\inst_alu|Add0~27_combout ),
	.datab(\inst_mult_4to1|Mux24~1_combout ),
	.datac(\inst_mult_2to1_1|res_o[7]~24_combout ),
	.datad(\inst_alu|Add0~57_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~58 .lut_mask = 16'hFFA8;
defparam \inst_alu|Add0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y32_N21
dffeas \ALUOut[7] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_alu|Add0~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ALUOut[7]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUOut[7] .is_wysiwyg = "true";
defparam \ALUOut[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N12
cycloneive_lcell_comb \inst_controlUnit|Equal3~0 (
// Equation(s):
// \inst_controlUnit|Equal3~0_combout  = (!\inst_instr_memory|instr8bit_o [6] & (\inst_instr_memory|instr8bit_o [3] & (\inst_instr_memory|instr8bit_o [2] & !\inst_instr_memory|instr8bit_o [4])))

	.dataa(\inst_instr_memory|instr8bit_o [6]),
	.datab(\inst_instr_memory|instr8bit_o [3]),
	.datac(\inst_instr_memory|instr8bit_o [2]),
	.datad(\inst_instr_memory|instr8bit_o [4]),
	.cin(gnd),
	.combout(\inst_controlUnit|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_controlUnit|Equal3~0 .lut_mask = 16'h0040;
defparam \inst_controlUnit|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N14
cycloneive_lcell_comb \inst_controlUnit|Equal3~1 (
// Equation(s):
// \inst_controlUnit|Equal3~1_combout  = (\inst_instr_memory|instr8bit_o [7] & \inst_controlUnit|Equal3~0_combout )

	.dataa(gnd),
	.datab(\inst_instr_memory|instr8bit_o [7]),
	.datac(gnd),
	.datad(\inst_controlUnit|Equal3~0_combout ),
	.cin(gnd),
	.combout(\inst_controlUnit|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_controlUnit|Equal3~1 .lut_mask = 16'hCC00;
defparam \inst_controlUnit|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N4
cycloneive_lcell_comb \inst_controlUnit|state~31 (
// Equation(s):
// \inst_controlUnit|state~31_combout  = (\inst_controlUnit|state.MEM_ADRR_COMPUTATION~q  & (\inst_instr_memory|instr8bit_o [5] & (\inst_controlUnit|Equal3~1_combout  & !\rst_i_top~input_o )))

	.dataa(\inst_controlUnit|state.MEM_ADRR_COMPUTATION~q ),
	.datab(\inst_instr_memory|instr8bit_o [5]),
	.datac(\inst_controlUnit|Equal3~1_combout ),
	.datad(\rst_i_top~input_o ),
	.cin(gnd),
	.combout(\inst_controlUnit|state~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst_controlUnit|state~31 .lut_mask = 16'h0080;
defparam \inst_controlUnit|state~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y28_N5
dffeas \inst_controlUnit|state.MEM_ACCESS_SW (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_controlUnit|state~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_controlUnit|state.MEM_ACCESS_SW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_controlUnit|state.MEM_ACCESS_SW .is_wysiwyg = "true";
defparam \inst_controlUnit|state.MEM_ACCESS_SW .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N24
cycloneive_lcell_comb \inst_mult_2to1_4|res_o[7]~7 (
// Equation(s):
// \inst_mult_2to1_4|res_o[7]~7_combout  = (\inst_controlUnit|state.MEM_ACCESS_LW~q  & (ALUOut[7])) # (!\inst_controlUnit|state.MEM_ACCESS_LW~q  & ((\inst_controlUnit|state.MEM_ACCESS_SW~q  & (ALUOut[7])) # (!\inst_controlUnit|state.MEM_ACCESS_SW~q  & 
// ((\inst_ProgramCounter|addr_out [7])))))

	.dataa(ALUOut[7]),
	.datab(\inst_ProgramCounter|addr_out [7]),
	.datac(\inst_controlUnit|state.MEM_ACCESS_LW~q ),
	.datad(\inst_controlUnit|state.MEM_ACCESS_SW~q ),
	.cin(gnd),
	.combout(\inst_mult_2to1_4|res_o[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_4|res_o[7]~7 .lut_mask = 16'hAAAC;
defparam \inst_mult_2to1_4|res_o[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y32_N4
cycloneive_lcell_comb \inst_mult_2to1_4|res_o[6]~6 (
// Equation(s):
// \inst_mult_2to1_4|res_o[6]~6_combout  = (\inst_controlUnit|state.MEM_ACCESS_LW~q  & (ALUOut[6])) # (!\inst_controlUnit|state.MEM_ACCESS_LW~q  & ((\inst_controlUnit|state.MEM_ACCESS_SW~q  & (ALUOut[6])) # (!\inst_controlUnit|state.MEM_ACCESS_SW~q  & 
// ((\inst_ProgramCounter|addr_out [6])))))

	.dataa(ALUOut[6]),
	.datab(\inst_ProgramCounter|addr_out [6]),
	.datac(\inst_controlUnit|state.MEM_ACCESS_LW~q ),
	.datad(\inst_controlUnit|state.MEM_ACCESS_SW~q ),
	.cin(gnd),
	.combout(\inst_mult_2to1_4|res_o[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_4|res_o[6]~6 .lut_mask = 16'hAAAC;
defparam \inst_mult_2to1_4|res_o[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N8
cycloneive_lcell_comb \inst_mult_2to1_4|res_o[5]~5 (
// Equation(s):
// \inst_mult_2to1_4|res_o[5]~5_combout  = (\inst_controlUnit|state.MEM_ACCESS_LW~q  & (((ALUOut[5])))) # (!\inst_controlUnit|state.MEM_ACCESS_LW~q  & ((\inst_controlUnit|state.MEM_ACCESS_SW~q  & ((ALUOut[5]))) # (!\inst_controlUnit|state.MEM_ACCESS_SW~q  & 
// (\inst_ProgramCounter|addr_out [5]))))

	.dataa(\inst_controlUnit|state.MEM_ACCESS_LW~q ),
	.datab(\inst_controlUnit|state.MEM_ACCESS_SW~q ),
	.datac(\inst_ProgramCounter|addr_out [5]),
	.datad(ALUOut[5]),
	.cin(gnd),
	.combout(\inst_mult_2to1_4|res_o[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_4|res_o[5]~5 .lut_mask = 16'hFE10;
defparam \inst_mult_2to1_4|res_o[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N14
cycloneive_lcell_comb \inst_mult_2to1_4|res_o[4]~4 (
// Equation(s):
// \inst_mult_2to1_4|res_o[4]~4_combout  = (\inst_controlUnit|state.MEM_ACCESS_LW~q  & (((ALUOut[4])))) # (!\inst_controlUnit|state.MEM_ACCESS_LW~q  & ((\inst_controlUnit|state.MEM_ACCESS_SW~q  & (ALUOut[4])) # (!\inst_controlUnit|state.MEM_ACCESS_SW~q  & 
// ((\inst_ProgramCounter|addr_out [4])))))

	.dataa(\inst_controlUnit|state.MEM_ACCESS_LW~q ),
	.datab(\inst_controlUnit|state.MEM_ACCESS_SW~q ),
	.datac(ALUOut[4]),
	.datad(\inst_ProgramCounter|addr_out [4]),
	.cin(gnd),
	.combout(\inst_mult_2to1_4|res_o[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_4|res_o[4]~4 .lut_mask = 16'hF1E0;
defparam \inst_mult_2to1_4|res_o[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N28
cycloneive_lcell_comb \inst_mult_2to1_4|res_o[3]~3 (
// Equation(s):
// \inst_mult_2to1_4|res_o[3]~3_combout  = (\inst_controlUnit|state.MEM_ACCESS_SW~q  & (((ALUOut[3])))) # (!\inst_controlUnit|state.MEM_ACCESS_SW~q  & ((\inst_controlUnit|state.MEM_ACCESS_LW~q  & (ALUOut[3])) # (!\inst_controlUnit|state.MEM_ACCESS_LW~q  & 
// ((\inst_ProgramCounter|addr_out [3])))))

	.dataa(\inst_controlUnit|state.MEM_ACCESS_SW~q ),
	.datab(\inst_controlUnit|state.MEM_ACCESS_LW~q ),
	.datac(ALUOut[3]),
	.datad(\inst_ProgramCounter|addr_out [3]),
	.cin(gnd),
	.combout(\inst_mult_2to1_4|res_o[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_4|res_o[3]~3 .lut_mask = 16'hF1E0;
defparam \inst_mult_2to1_4|res_o[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N28
cycloneive_lcell_comb \inst_mult_2to1_4|res_o[2]~2 (
// Equation(s):
// \inst_mult_2to1_4|res_o[2]~2_combout  = (\inst_controlUnit|state.MEM_ACCESS_SW~q  & (((ALUOut[2])))) # (!\inst_controlUnit|state.MEM_ACCESS_SW~q  & ((\inst_controlUnit|state.MEM_ACCESS_LW~q  & ((ALUOut[2]))) # (!\inst_controlUnit|state.MEM_ACCESS_LW~q  & 
// (\inst_ProgramCounter|addr_out [2]))))

	.dataa(\inst_ProgramCounter|addr_out [2]),
	.datab(\inst_controlUnit|state.MEM_ACCESS_SW~q ),
	.datac(\inst_controlUnit|state.MEM_ACCESS_LW~q ),
	.datad(ALUOut[2]),
	.cin(gnd),
	.combout(\inst_mult_2to1_4|res_o[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_4|res_o[2]~2 .lut_mask = 16'hFE02;
defparam \inst_mult_2to1_4|res_o[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N0
cycloneive_lcell_comb \inst_instr_memory|Add2~0 (
// Equation(s):
// \inst_instr_memory|Add2~0_combout  = \inst_mult_2to1_4|res_o[0]~1_combout  $ (VCC)
// \inst_instr_memory|Add2~1  = CARRY(\inst_mult_2to1_4|res_o[0]~1_combout )

	.dataa(gnd),
	.datab(\inst_mult_2to1_4|res_o[0]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst_instr_memory|Add2~0_combout ),
	.cout(\inst_instr_memory|Add2~1 ));
// synopsys translate_off
defparam \inst_instr_memory|Add2~0 .lut_mask = 16'h33CC;
defparam \inst_instr_memory|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N2
cycloneive_lcell_comb \inst_instr_memory|Add2~2 (
// Equation(s):
// \inst_instr_memory|Add2~2_combout  = (\inst_mult_2to1_4|res_o[1]~0_combout  & (\inst_instr_memory|Add2~1  & VCC)) # (!\inst_mult_2to1_4|res_o[1]~0_combout  & (!\inst_instr_memory|Add2~1 ))
// \inst_instr_memory|Add2~3  = CARRY((!\inst_mult_2to1_4|res_o[1]~0_combout  & !\inst_instr_memory|Add2~1 ))

	.dataa(gnd),
	.datab(\inst_mult_2to1_4|res_o[1]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add2~1 ),
	.combout(\inst_instr_memory|Add2~2_combout ),
	.cout(\inst_instr_memory|Add2~3 ));
// synopsys translate_off
defparam \inst_instr_memory|Add2~2 .lut_mask = 16'hC303;
defparam \inst_instr_memory|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N4
cycloneive_lcell_comb \inst_instr_memory|Add2~4 (
// Equation(s):
// \inst_instr_memory|Add2~4_combout  = (\inst_mult_2to1_4|res_o[2]~2_combout  & (\inst_instr_memory|Add2~3  $ (GND))) # (!\inst_mult_2to1_4|res_o[2]~2_combout  & (!\inst_instr_memory|Add2~3  & VCC))
// \inst_instr_memory|Add2~5  = CARRY((\inst_mult_2to1_4|res_o[2]~2_combout  & !\inst_instr_memory|Add2~3 ))

	.dataa(\inst_mult_2to1_4|res_o[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add2~3 ),
	.combout(\inst_instr_memory|Add2~4_combout ),
	.cout(\inst_instr_memory|Add2~5 ));
// synopsys translate_off
defparam \inst_instr_memory|Add2~4 .lut_mask = 16'hA50A;
defparam \inst_instr_memory|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N6
cycloneive_lcell_comb \inst_instr_memory|Add2~6 (
// Equation(s):
// \inst_instr_memory|Add2~6_combout  = (\inst_mult_2to1_4|res_o[3]~3_combout  & (!\inst_instr_memory|Add2~5 )) # (!\inst_mult_2to1_4|res_o[3]~3_combout  & ((\inst_instr_memory|Add2~5 ) # (GND)))
// \inst_instr_memory|Add2~7  = CARRY((!\inst_instr_memory|Add2~5 ) # (!\inst_mult_2to1_4|res_o[3]~3_combout ))

	.dataa(gnd),
	.datab(\inst_mult_2to1_4|res_o[3]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add2~5 ),
	.combout(\inst_instr_memory|Add2~6_combout ),
	.cout(\inst_instr_memory|Add2~7 ));
// synopsys translate_off
defparam \inst_instr_memory|Add2~6 .lut_mask = 16'h3C3F;
defparam \inst_instr_memory|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N8
cycloneive_lcell_comb \inst_instr_memory|Add2~8 (
// Equation(s):
// \inst_instr_memory|Add2~8_combout  = (\inst_mult_2to1_4|res_o[4]~4_combout  & (\inst_instr_memory|Add2~7  $ (GND))) # (!\inst_mult_2to1_4|res_o[4]~4_combout  & (!\inst_instr_memory|Add2~7  & VCC))
// \inst_instr_memory|Add2~9  = CARRY((\inst_mult_2to1_4|res_o[4]~4_combout  & !\inst_instr_memory|Add2~7 ))

	.dataa(\inst_mult_2to1_4|res_o[4]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add2~7 ),
	.combout(\inst_instr_memory|Add2~8_combout ),
	.cout(\inst_instr_memory|Add2~9 ));
// synopsys translate_off
defparam \inst_instr_memory|Add2~8 .lut_mask = 16'hA50A;
defparam \inst_instr_memory|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N10
cycloneive_lcell_comb \inst_instr_memory|Add2~10 (
// Equation(s):
// \inst_instr_memory|Add2~10_combout  = (\inst_mult_2to1_4|res_o[5]~5_combout  & (!\inst_instr_memory|Add2~9 )) # (!\inst_mult_2to1_4|res_o[5]~5_combout  & ((\inst_instr_memory|Add2~9 ) # (GND)))
// \inst_instr_memory|Add2~11  = CARRY((!\inst_instr_memory|Add2~9 ) # (!\inst_mult_2to1_4|res_o[5]~5_combout ))

	.dataa(gnd),
	.datab(\inst_mult_2to1_4|res_o[5]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add2~9 ),
	.combout(\inst_instr_memory|Add2~10_combout ),
	.cout(\inst_instr_memory|Add2~11 ));
// synopsys translate_off
defparam \inst_instr_memory|Add2~10 .lut_mask = 16'h3C3F;
defparam \inst_instr_memory|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N12
cycloneive_lcell_comb \inst_instr_memory|Add2~12 (
// Equation(s):
// \inst_instr_memory|Add2~12_combout  = (\inst_mult_2to1_4|res_o[6]~6_combout  & (\inst_instr_memory|Add2~11  $ (GND))) # (!\inst_mult_2to1_4|res_o[6]~6_combout  & (!\inst_instr_memory|Add2~11  & VCC))
// \inst_instr_memory|Add2~13  = CARRY((\inst_mult_2to1_4|res_o[6]~6_combout  & !\inst_instr_memory|Add2~11 ))

	.dataa(\inst_mult_2to1_4|res_o[6]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add2~11 ),
	.combout(\inst_instr_memory|Add2~12_combout ),
	.cout(\inst_instr_memory|Add2~13 ));
// synopsys translate_off
defparam \inst_instr_memory|Add2~12 .lut_mask = 16'hA50A;
defparam \inst_instr_memory|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N14
cycloneive_lcell_comb \inst_instr_memory|Add2~14 (
// Equation(s):
// \inst_instr_memory|Add2~14_combout  = (\inst_mult_2to1_4|res_o[7]~7_combout  & (!\inst_instr_memory|Add2~13 )) # (!\inst_mult_2to1_4|res_o[7]~7_combout  & ((\inst_instr_memory|Add2~13 ) # (GND)))
// \inst_instr_memory|Add2~15  = CARRY((!\inst_instr_memory|Add2~13 ) # (!\inst_mult_2to1_4|res_o[7]~7_combout ))

	.dataa(\inst_mult_2to1_4|res_o[7]~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add2~13 ),
	.combout(\inst_instr_memory|Add2~14_combout ),
	.cout(\inst_instr_memory|Add2~15 ));
// synopsys translate_off
defparam \inst_instr_memory|Add2~14 .lut_mask = 16'h5A5F;
defparam \inst_instr_memory|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N10
cycloneive_lcell_comb \inst_mult_2to1_4|res_o[9]~9 (
// Equation(s):
// \inst_mult_2to1_4|res_o[9]~9_combout  = (\inst_controlUnit|state.MEM_ACCESS_LW~q  & (ALUOut[9])) # (!\inst_controlUnit|state.MEM_ACCESS_LW~q  & ((\inst_controlUnit|state.MEM_ACCESS_SW~q  & (ALUOut[9])) # (!\inst_controlUnit|state.MEM_ACCESS_SW~q  & 
// ((\inst_ProgramCounter|addr_out [9])))))

	.dataa(\inst_controlUnit|state.MEM_ACCESS_LW~q ),
	.datab(ALUOut[9]),
	.datac(\inst_controlUnit|state.MEM_ACCESS_SW~q ),
	.datad(\inst_ProgramCounter|addr_out [9]),
	.cin(gnd),
	.combout(\inst_mult_2to1_4|res_o[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_4|res_o[9]~9 .lut_mask = 16'hCDC8;
defparam \inst_mult_2to1_4|res_o[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N14
cycloneive_lcell_comb \inst_mult_2to1_4|res_o[8]~8 (
// Equation(s):
// \inst_mult_2to1_4|res_o[8]~8_combout  = (\inst_controlUnit|state.MEM_ACCESS_LW~q  & (ALUOut[8])) # (!\inst_controlUnit|state.MEM_ACCESS_LW~q  & ((\inst_controlUnit|state.MEM_ACCESS_SW~q  & (ALUOut[8])) # (!\inst_controlUnit|state.MEM_ACCESS_SW~q  & 
// ((\inst_ProgramCounter|addr_out [8])))))

	.dataa(ALUOut[8]),
	.datab(\inst_ProgramCounter|addr_out [8]),
	.datac(\inst_controlUnit|state.MEM_ACCESS_LW~q ),
	.datad(\inst_controlUnit|state.MEM_ACCESS_SW~q ),
	.cin(gnd),
	.combout(\inst_mult_2to1_4|res_o[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_4|res_o[8]~8 .lut_mask = 16'hAAAC;
defparam \inst_mult_2to1_4|res_o[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N16
cycloneive_lcell_comb \inst_instr_memory|Add2~16 (
// Equation(s):
// \inst_instr_memory|Add2~16_combout  = (\inst_mult_2to1_4|res_o[8]~8_combout  & (\inst_instr_memory|Add2~15  $ (GND))) # (!\inst_mult_2to1_4|res_o[8]~8_combout  & (!\inst_instr_memory|Add2~15  & VCC))
// \inst_instr_memory|Add2~17  = CARRY((\inst_mult_2to1_4|res_o[8]~8_combout  & !\inst_instr_memory|Add2~15 ))

	.dataa(\inst_mult_2to1_4|res_o[8]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add2~15 ),
	.combout(\inst_instr_memory|Add2~16_combout ),
	.cout(\inst_instr_memory|Add2~17 ));
// synopsys translate_off
defparam \inst_instr_memory|Add2~16 .lut_mask = 16'hA50A;
defparam \inst_instr_memory|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N18
cycloneive_lcell_comb \inst_instr_memory|Add2~18 (
// Equation(s):
// \inst_instr_memory|Add2~18_combout  = (\inst_mult_2to1_4|res_o[9]~9_combout  & (!\inst_instr_memory|Add2~17 )) # (!\inst_mult_2to1_4|res_o[9]~9_combout  & ((\inst_instr_memory|Add2~17 ) # (GND)))
// \inst_instr_memory|Add2~19  = CARRY((!\inst_instr_memory|Add2~17 ) # (!\inst_mult_2to1_4|res_o[9]~9_combout ))

	.dataa(\inst_mult_2to1_4|res_o[9]~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add2~17 ),
	.combout(\inst_instr_memory|Add2~18_combout ),
	.cout(\inst_instr_memory|Add2~19 ));
// synopsys translate_off
defparam \inst_instr_memory|Add2~18 .lut_mask = 16'h5A5F;
defparam \inst_instr_memory|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y29_N30
cycloneive_lcell_comb \inst_instr_memory|LessThan3~1 (
// Equation(s):
// \inst_instr_memory|LessThan3~1_combout  = (\inst_instr_memory|Add2~14_combout ) # ((\inst_instr_memory|Add2~18_combout ) # ((\inst_instr_memory|Add2~12_combout ) # (\inst_instr_memory|Add2~16_combout )))

	.dataa(\inst_instr_memory|Add2~14_combout ),
	.datab(\inst_instr_memory|Add2~18_combout ),
	.datac(\inst_instr_memory|Add2~12_combout ),
	.datad(\inst_instr_memory|Add2~16_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|LessThan3~1 .lut_mask = 16'hFFFE;
defparam \inst_instr_memory|LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y29_N28
cycloneive_lcell_comb \inst_instr_memory|LessThan3~0 (
// Equation(s):
// \inst_instr_memory|LessThan3~0_combout  = (\inst_instr_memory|Add2~10_combout ) # ((\inst_instr_memory|Add2~4_combout ) # ((\inst_instr_memory|Add2~6_combout ) # (\inst_instr_memory|Add2~8_combout )))

	.dataa(\inst_instr_memory|Add2~10_combout ),
	.datab(\inst_instr_memory|Add2~4_combout ),
	.datac(\inst_instr_memory|Add2~6_combout ),
	.datad(\inst_instr_memory|Add2~8_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|LessThan3~0 .lut_mask = 16'hFFFE;
defparam \inst_instr_memory|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N8
cycloneive_lcell_comb \inst_mult_2to1_4|res_o[10]~10 (
// Equation(s):
// \inst_mult_2to1_4|res_o[10]~10_combout  = (\inst_controlUnit|state.MEM_ACCESS_LW~q  & (ALUOut[10])) # (!\inst_controlUnit|state.MEM_ACCESS_LW~q  & ((\inst_controlUnit|state.MEM_ACCESS_SW~q  & (ALUOut[10])) # (!\inst_controlUnit|state.MEM_ACCESS_SW~q  & 
// ((\inst_ProgramCounter|addr_out [10])))))

	.dataa(\inst_controlUnit|state.MEM_ACCESS_LW~q ),
	.datab(ALUOut[10]),
	.datac(\inst_ProgramCounter|addr_out [10]),
	.datad(\inst_controlUnit|state.MEM_ACCESS_SW~q ),
	.cin(gnd),
	.combout(\inst_mult_2to1_4|res_o[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_4|res_o[10]~10 .lut_mask = 16'hCCD8;
defparam \inst_mult_2to1_4|res_o[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N20
cycloneive_lcell_comb \inst_instr_memory|Add2~20 (
// Equation(s):
// \inst_instr_memory|Add2~20_combout  = (\inst_mult_2to1_4|res_o[10]~10_combout  & (\inst_instr_memory|Add2~19  $ (GND))) # (!\inst_mult_2to1_4|res_o[10]~10_combout  & (!\inst_instr_memory|Add2~19  & VCC))
// \inst_instr_memory|Add2~21  = CARRY((\inst_mult_2to1_4|res_o[10]~10_combout  & !\inst_instr_memory|Add2~19 ))

	.dataa(gnd),
	.datab(\inst_mult_2to1_4|res_o[10]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add2~19 ),
	.combout(\inst_instr_memory|Add2~20_combout ),
	.cout(\inst_instr_memory|Add2~21 ));
// synopsys translate_off
defparam \inst_instr_memory|Add2~20 .lut_mask = 16'hC30C;
defparam \inst_instr_memory|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N14
cycloneive_lcell_comb \inst_mult_2to1_4|res_o[11]~11 (
// Equation(s):
// \inst_mult_2to1_4|res_o[11]~11_combout  = (\inst_controlUnit|state.MEM_ACCESS_SW~q  & (ALUOut[11])) # (!\inst_controlUnit|state.MEM_ACCESS_SW~q  & ((\inst_controlUnit|state.MEM_ACCESS_LW~q  & (ALUOut[11])) # (!\inst_controlUnit|state.MEM_ACCESS_LW~q  & 
// ((\inst_ProgramCounter|addr_out [11])))))

	.dataa(ALUOut[11]),
	.datab(\inst_controlUnit|state.MEM_ACCESS_SW~q ),
	.datac(\inst_controlUnit|state.MEM_ACCESS_LW~q ),
	.datad(\inst_ProgramCounter|addr_out [11]),
	.cin(gnd),
	.combout(\inst_mult_2to1_4|res_o[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_4|res_o[11]~11 .lut_mask = 16'hABA8;
defparam \inst_mult_2to1_4|res_o[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N22
cycloneive_lcell_comb \inst_instr_memory|Add2~22 (
// Equation(s):
// \inst_instr_memory|Add2~22_combout  = (\inst_mult_2to1_4|res_o[11]~11_combout  & (!\inst_instr_memory|Add2~21 )) # (!\inst_mult_2to1_4|res_o[11]~11_combout  & ((\inst_instr_memory|Add2~21 ) # (GND)))
// \inst_instr_memory|Add2~23  = CARRY((!\inst_instr_memory|Add2~21 ) # (!\inst_mult_2to1_4|res_o[11]~11_combout ))

	.dataa(\inst_mult_2to1_4|res_o[11]~11_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add2~21 ),
	.combout(\inst_instr_memory|Add2~22_combout ),
	.cout(\inst_instr_memory|Add2~23 ));
// synopsys translate_off
defparam \inst_instr_memory|Add2~22 .lut_mask = 16'h5A5F;
defparam \inst_instr_memory|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N22
cycloneive_lcell_comb \inst_mult_2to1_4|res_o[12]~12 (
// Equation(s):
// \inst_mult_2to1_4|res_o[12]~12_combout  = (\inst_controlUnit|state.MEM_ACCESS_LW~q  & (((ALUOut[12])))) # (!\inst_controlUnit|state.MEM_ACCESS_LW~q  & ((\inst_controlUnit|state.MEM_ACCESS_SW~q  & ((ALUOut[12]))) # (!\inst_controlUnit|state.MEM_ACCESS_SW~q 
//  & (\inst_ProgramCounter|addr_out [12]))))

	.dataa(\inst_ProgramCounter|addr_out [12]),
	.datab(ALUOut[12]),
	.datac(\inst_controlUnit|state.MEM_ACCESS_LW~q ),
	.datad(\inst_controlUnit|state.MEM_ACCESS_SW~q ),
	.cin(gnd),
	.combout(\inst_mult_2to1_4|res_o[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_4|res_o[12]~12 .lut_mask = 16'hCCCA;
defparam \inst_mult_2to1_4|res_o[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N24
cycloneive_lcell_comb \inst_instr_memory|Add2~24 (
// Equation(s):
// \inst_instr_memory|Add2~24_combout  = (\inst_mult_2to1_4|res_o[12]~12_combout  & (\inst_instr_memory|Add2~23  $ (GND))) # (!\inst_mult_2to1_4|res_o[12]~12_combout  & (!\inst_instr_memory|Add2~23  & VCC))
// \inst_instr_memory|Add2~25  = CARRY((\inst_mult_2to1_4|res_o[12]~12_combout  & !\inst_instr_memory|Add2~23 ))

	.dataa(gnd),
	.datab(\inst_mult_2to1_4|res_o[12]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add2~23 ),
	.combout(\inst_instr_memory|Add2~24_combout ),
	.cout(\inst_instr_memory|Add2~25 ));
// synopsys translate_off
defparam \inst_instr_memory|Add2~24 .lut_mask = 16'hC30C;
defparam \inst_instr_memory|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y32_N26
cycloneive_lcell_comb \inst_mult_2to1_4|res_o[13]~13 (
// Equation(s):
// \inst_mult_2to1_4|res_o[13]~13_combout  = (\inst_controlUnit|state.MEM_ACCESS_LW~q  & (((ALUOut[13])))) # (!\inst_controlUnit|state.MEM_ACCESS_LW~q  & ((\inst_controlUnit|state.MEM_ACCESS_SW~q  & ((ALUOut[13]))) # (!\inst_controlUnit|state.MEM_ACCESS_SW~q 
//  & (\inst_ProgramCounter|addr_out [13]))))

	.dataa(\inst_controlUnit|state.MEM_ACCESS_LW~q ),
	.datab(\inst_ProgramCounter|addr_out [13]),
	.datac(ALUOut[13]),
	.datad(\inst_controlUnit|state.MEM_ACCESS_SW~q ),
	.cin(gnd),
	.combout(\inst_mult_2to1_4|res_o[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_4|res_o[13]~13 .lut_mask = 16'hF0E4;
defparam \inst_mult_2to1_4|res_o[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N26
cycloneive_lcell_comb \inst_instr_memory|Add2~26 (
// Equation(s):
// \inst_instr_memory|Add2~26_combout  = (\inst_mult_2to1_4|res_o[13]~13_combout  & (!\inst_instr_memory|Add2~25 )) # (!\inst_mult_2to1_4|res_o[13]~13_combout  & ((\inst_instr_memory|Add2~25 ) # (GND)))
// \inst_instr_memory|Add2~27  = CARRY((!\inst_instr_memory|Add2~25 ) # (!\inst_mult_2to1_4|res_o[13]~13_combout ))

	.dataa(\inst_mult_2to1_4|res_o[13]~13_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add2~25 ),
	.combout(\inst_instr_memory|Add2~26_combout ),
	.cout(\inst_instr_memory|Add2~27 ));
// synopsys translate_off
defparam \inst_instr_memory|Add2~26 .lut_mask = 16'h5A5F;
defparam \inst_instr_memory|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y28_N0
cycloneive_lcell_comb \inst_instr_memory|LessThan3~2 (
// Equation(s):
// \inst_instr_memory|LessThan3~2_combout  = (\inst_instr_memory|Add2~20_combout ) # ((\inst_instr_memory|Add2~22_combout ) # ((\inst_instr_memory|Add2~24_combout ) # (\inst_instr_memory|Add2~26_combout )))

	.dataa(\inst_instr_memory|Add2~20_combout ),
	.datab(\inst_instr_memory|Add2~22_combout ),
	.datac(\inst_instr_memory|Add2~24_combout ),
	.datad(\inst_instr_memory|Add2~26_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|LessThan3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|LessThan3~2 .lut_mask = 16'hFFFE;
defparam \inst_instr_memory|LessThan3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N24
cycloneive_lcell_comb \inst_mult_2to1_4|res_o[16]~16 (
// Equation(s):
// \inst_mult_2to1_4|res_o[16]~16_combout  = (\inst_controlUnit|state.MEM_ACCESS_LW~q  & (ALUOut[16])) # (!\inst_controlUnit|state.MEM_ACCESS_LW~q  & ((\inst_controlUnit|state.MEM_ACCESS_SW~q  & (ALUOut[16])) # (!\inst_controlUnit|state.MEM_ACCESS_SW~q  & 
// ((\inst_ProgramCounter|addr_out [16])))))

	.dataa(ALUOut[16]),
	.datab(\inst_controlUnit|state.MEM_ACCESS_LW~q ),
	.datac(\inst_ProgramCounter|addr_out [16]),
	.datad(\inst_controlUnit|state.MEM_ACCESS_SW~q ),
	.cin(gnd),
	.combout(\inst_mult_2to1_4|res_o[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_4|res_o[16]~16 .lut_mask = 16'hAAB8;
defparam \inst_mult_2to1_4|res_o[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N12
cycloneive_lcell_comb \inst_mult_2to1_4|res_o[15]~15 (
// Equation(s):
// \inst_mult_2to1_4|res_o[15]~15_combout  = (\inst_controlUnit|state.MEM_ACCESS_LW~q  & (((ALUOut[15])))) # (!\inst_controlUnit|state.MEM_ACCESS_LW~q  & ((\inst_controlUnit|state.MEM_ACCESS_SW~q  & ((ALUOut[15]))) # (!\inst_controlUnit|state.MEM_ACCESS_SW~q 
//  & (\inst_ProgramCounter|addr_out [15]))))

	.dataa(\inst_controlUnit|state.MEM_ACCESS_LW~q ),
	.datab(\inst_ProgramCounter|addr_out [15]),
	.datac(ALUOut[15]),
	.datad(\inst_controlUnit|state.MEM_ACCESS_SW~q ),
	.cin(gnd),
	.combout(\inst_mult_2to1_4|res_o[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_4|res_o[15]~15 .lut_mask = 16'hF0E4;
defparam \inst_mult_2to1_4|res_o[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N30
cycloneive_lcell_comb \inst_mult_2to1_4|res_o[14]~14 (
// Equation(s):
// \inst_mult_2to1_4|res_o[14]~14_combout  = (\inst_controlUnit|state.MEM_ACCESS_LW~q  & (ALUOut[14])) # (!\inst_controlUnit|state.MEM_ACCESS_LW~q  & ((\inst_controlUnit|state.MEM_ACCESS_SW~q  & (ALUOut[14])) # (!\inst_controlUnit|state.MEM_ACCESS_SW~q  & 
// ((\inst_ProgramCounter|addr_out [14])))))

	.dataa(ALUOut[14]),
	.datab(\inst_controlUnit|state.MEM_ACCESS_LW~q ),
	.datac(\inst_ProgramCounter|addr_out [14]),
	.datad(\inst_controlUnit|state.MEM_ACCESS_SW~q ),
	.cin(gnd),
	.combout(\inst_mult_2to1_4|res_o[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_4|res_o[14]~14 .lut_mask = 16'hAAB8;
defparam \inst_mult_2to1_4|res_o[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N28
cycloneive_lcell_comb \inst_instr_memory|Add2~28 (
// Equation(s):
// \inst_instr_memory|Add2~28_combout  = (\inst_mult_2to1_4|res_o[14]~14_combout  & (\inst_instr_memory|Add2~27  $ (GND))) # (!\inst_mult_2to1_4|res_o[14]~14_combout  & (!\inst_instr_memory|Add2~27  & VCC))
// \inst_instr_memory|Add2~29  = CARRY((\inst_mult_2to1_4|res_o[14]~14_combout  & !\inst_instr_memory|Add2~27 ))

	.dataa(\inst_mult_2to1_4|res_o[14]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add2~27 ),
	.combout(\inst_instr_memory|Add2~28_combout ),
	.cout(\inst_instr_memory|Add2~29 ));
// synopsys translate_off
defparam \inst_instr_memory|Add2~28 .lut_mask = 16'hA50A;
defparam \inst_instr_memory|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N30
cycloneive_lcell_comb \inst_instr_memory|Add2~30 (
// Equation(s):
// \inst_instr_memory|Add2~30_combout  = (\inst_mult_2to1_4|res_o[15]~15_combout  & (!\inst_instr_memory|Add2~29 )) # (!\inst_mult_2to1_4|res_o[15]~15_combout  & ((\inst_instr_memory|Add2~29 ) # (GND)))
// \inst_instr_memory|Add2~31  = CARRY((!\inst_instr_memory|Add2~29 ) # (!\inst_mult_2to1_4|res_o[15]~15_combout ))

	.dataa(\inst_mult_2to1_4|res_o[15]~15_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add2~29 ),
	.combout(\inst_instr_memory|Add2~30_combout ),
	.cout(\inst_instr_memory|Add2~31 ));
// synopsys translate_off
defparam \inst_instr_memory|Add2~30 .lut_mask = 16'h5A5F;
defparam \inst_instr_memory|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N0
cycloneive_lcell_comb \inst_instr_memory|Add2~32 (
// Equation(s):
// \inst_instr_memory|Add2~32_combout  = (\inst_mult_2to1_4|res_o[16]~16_combout  & (\inst_instr_memory|Add2~31  $ (GND))) # (!\inst_mult_2to1_4|res_o[16]~16_combout  & (!\inst_instr_memory|Add2~31  & VCC))
// \inst_instr_memory|Add2~33  = CARRY((\inst_mult_2to1_4|res_o[16]~16_combout  & !\inst_instr_memory|Add2~31 ))

	.dataa(\inst_mult_2to1_4|res_o[16]~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add2~31 ),
	.combout(\inst_instr_memory|Add2~32_combout ),
	.cout(\inst_instr_memory|Add2~33 ));
// synopsys translate_off
defparam \inst_instr_memory|Add2~32 .lut_mask = 16'hA50A;
defparam \inst_instr_memory|Add2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N14
cycloneive_lcell_comb \inst_mult_2to1_4|res_o[17]~17 (
// Equation(s):
// \inst_mult_2to1_4|res_o[17]~17_combout  = (\inst_controlUnit|state.MEM_ACCESS_SW~q  & (((ALUOut[17])))) # (!\inst_controlUnit|state.MEM_ACCESS_SW~q  & ((\inst_controlUnit|state.MEM_ACCESS_LW~q  & ((ALUOut[17]))) # (!\inst_controlUnit|state.MEM_ACCESS_LW~q 
//  & (\inst_ProgramCounter|addr_out [17]))))

	.dataa(\inst_controlUnit|state.MEM_ACCESS_SW~q ),
	.datab(\inst_ProgramCounter|addr_out [17]),
	.datac(ALUOut[17]),
	.datad(\inst_controlUnit|state.MEM_ACCESS_LW~q ),
	.cin(gnd),
	.combout(\inst_mult_2to1_4|res_o[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_4|res_o[17]~17 .lut_mask = 16'hF0E4;
defparam \inst_mult_2to1_4|res_o[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N2
cycloneive_lcell_comb \inst_instr_memory|Add2~34 (
// Equation(s):
// \inst_instr_memory|Add2~34_combout  = (\inst_mult_2to1_4|res_o[17]~17_combout  & (!\inst_instr_memory|Add2~33 )) # (!\inst_mult_2to1_4|res_o[17]~17_combout  & ((\inst_instr_memory|Add2~33 ) # (GND)))
// \inst_instr_memory|Add2~35  = CARRY((!\inst_instr_memory|Add2~33 ) # (!\inst_mult_2to1_4|res_o[17]~17_combout ))

	.dataa(gnd),
	.datab(\inst_mult_2to1_4|res_o[17]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add2~33 ),
	.combout(\inst_instr_memory|Add2~34_combout ),
	.cout(\inst_instr_memory|Add2~35 ));
// synopsys translate_off
defparam \inst_instr_memory|Add2~34 .lut_mask = 16'h3C3F;
defparam \inst_instr_memory|Add2~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y29_N16
cycloneive_lcell_comb \inst_instr_memory|LessThan3~3 (
// Equation(s):
// \inst_instr_memory|LessThan3~3_combout  = (\inst_instr_memory|Add2~32_combout ) # ((\inst_instr_memory|Add2~34_combout ) # ((\inst_instr_memory|Add2~30_combout ) # (\inst_instr_memory|Add2~28_combout )))

	.dataa(\inst_instr_memory|Add2~32_combout ),
	.datab(\inst_instr_memory|Add2~34_combout ),
	.datac(\inst_instr_memory|Add2~30_combout ),
	.datad(\inst_instr_memory|Add2~28_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|LessThan3~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|LessThan3~3 .lut_mask = 16'hFFFE;
defparam \inst_instr_memory|LessThan3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y29_N2
cycloneive_lcell_comb \inst_instr_memory|LessThan3~4 (
// Equation(s):
// \inst_instr_memory|LessThan3~4_combout  = (\inst_instr_memory|LessThan3~1_combout ) # ((\inst_instr_memory|LessThan3~0_combout ) # ((\inst_instr_memory|LessThan3~2_combout ) # (\inst_instr_memory|LessThan3~3_combout )))

	.dataa(\inst_instr_memory|LessThan3~1_combout ),
	.datab(\inst_instr_memory|LessThan3~0_combout ),
	.datac(\inst_instr_memory|LessThan3~2_combout ),
	.datad(\inst_instr_memory|LessThan3~3_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|LessThan3~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|LessThan3~4 .lut_mask = 16'hFFFE;
defparam \inst_instr_memory|LessThan3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N2
cycloneive_lcell_comb \inst_instr_memory|mem~4 (
// Equation(s):
// \inst_instr_memory|mem~4_combout  = (\inst_instr_memory|Add2~0_combout ) # (!\inst_instr_memory|Add2~2_combout )

	.dataa(\inst_instr_memory|Add2~2_combout ),
	.datab(gnd),
	.datac(\inst_instr_memory|Add2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~4 .lut_mask = 16'hF5F5;
defparam \inst_instr_memory|mem~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N12
cycloneive_lcell_comb \inst_mult_2to1_4|res_o[29]~19 (
// Equation(s):
// \inst_mult_2to1_4|res_o[29]~19_combout  = (\inst_controlUnit|state.MEM_ACCESS_SW~q  & (((ALUOut[29])))) # (!\inst_controlUnit|state.MEM_ACCESS_SW~q  & ((\inst_controlUnit|state.MEM_ACCESS_LW~q  & ((ALUOut[29]))) # (!\inst_controlUnit|state.MEM_ACCESS_LW~q 
//  & (\inst_ProgramCounter|addr_out [29]))))

	.dataa(\inst_controlUnit|state.MEM_ACCESS_SW~q ),
	.datab(\inst_ProgramCounter|addr_out [29]),
	.datac(ALUOut[29]),
	.datad(\inst_controlUnit|state.MEM_ACCESS_LW~q ),
	.cin(gnd),
	.combout(\inst_mult_2to1_4|res_o[29]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_4|res_o[29]~19 .lut_mask = 16'hF0E4;
defparam \inst_mult_2to1_4|res_o[29]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N26
cycloneive_lcell_comb \inst_mult_2to1_4|res_o[28]~20 (
// Equation(s):
// \inst_mult_2to1_4|res_o[28]~20_combout  = (\inst_controlUnit|state.MEM_ACCESS_LW~q  & (ALUOut[28])) # (!\inst_controlUnit|state.MEM_ACCESS_LW~q  & ((\inst_controlUnit|state.MEM_ACCESS_SW~q  & (ALUOut[28])) # (!\inst_controlUnit|state.MEM_ACCESS_SW~q  & 
// ((\inst_ProgramCounter|addr_out [28])))))

	.dataa(ALUOut[28]),
	.datab(\inst_ProgramCounter|addr_out [28]),
	.datac(\inst_controlUnit|state.MEM_ACCESS_LW~q ),
	.datad(\inst_controlUnit|state.MEM_ACCESS_SW~q ),
	.cin(gnd),
	.combout(\inst_mult_2to1_4|res_o[28]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_4|res_o[28]~20 .lut_mask = 16'hAAAC;
defparam \inst_mult_2to1_4|res_o[28]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N8
cycloneive_lcell_comb \inst_mult_2to1_4|res_o[27]~21 (
// Equation(s):
// \inst_mult_2to1_4|res_o[27]~21_combout  = (\inst_controlUnit|state.MEM_ACCESS_SW~q  & (ALUOut[27])) # (!\inst_controlUnit|state.MEM_ACCESS_SW~q  & ((\inst_controlUnit|state.MEM_ACCESS_LW~q  & (ALUOut[27])) # (!\inst_controlUnit|state.MEM_ACCESS_LW~q  & 
// ((\inst_ProgramCounter|addr_out [27])))))

	.dataa(\inst_controlUnit|state.MEM_ACCESS_SW~q ),
	.datab(ALUOut[27]),
	.datac(\inst_controlUnit|state.MEM_ACCESS_LW~q ),
	.datad(\inst_ProgramCounter|addr_out [27]),
	.cin(gnd),
	.combout(\inst_mult_2to1_4|res_o[27]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_4|res_o[27]~21 .lut_mask = 16'hCDC8;
defparam \inst_mult_2to1_4|res_o[27]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N26
cycloneive_lcell_comb \inst_mult_2to1_4|res_o[26]~22 (
// Equation(s):
// \inst_mult_2to1_4|res_o[26]~22_combout  = (\inst_controlUnit|state.MEM_ACCESS_LW~q  & (((ALUOut[26])))) # (!\inst_controlUnit|state.MEM_ACCESS_LW~q  & ((\inst_controlUnit|state.MEM_ACCESS_SW~q  & ((ALUOut[26]))) # (!\inst_controlUnit|state.MEM_ACCESS_SW~q 
//  & (\inst_ProgramCounter|addr_out [26]))))

	.dataa(\inst_controlUnit|state.MEM_ACCESS_LW~q ),
	.datab(\inst_controlUnit|state.MEM_ACCESS_SW~q ),
	.datac(\inst_ProgramCounter|addr_out [26]),
	.datad(ALUOut[26]),
	.cin(gnd),
	.combout(\inst_mult_2to1_4|res_o[26]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_4|res_o[26]~22 .lut_mask = 16'hFE10;
defparam \inst_mult_2to1_4|res_o[26]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y31_N26
cycloneive_lcell_comb \inst_mult_2to1_4|res_o[25]~23 (
// Equation(s):
// \inst_mult_2to1_4|res_o[25]~23_combout  = (\inst_controlUnit|state.MEM_ACCESS_LW~q  & (((ALUOut[25])))) # (!\inst_controlUnit|state.MEM_ACCESS_LW~q  & ((\inst_controlUnit|state.MEM_ACCESS_SW~q  & (ALUOut[25])) # (!\inst_controlUnit|state.MEM_ACCESS_SW~q  
// & ((\inst_ProgramCounter|addr_out [25])))))

	.dataa(\inst_controlUnit|state.MEM_ACCESS_LW~q ),
	.datab(\inst_controlUnit|state.MEM_ACCESS_SW~q ),
	.datac(ALUOut[25]),
	.datad(\inst_ProgramCounter|addr_out [25]),
	.cin(gnd),
	.combout(\inst_mult_2to1_4|res_o[25]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_4|res_o[25]~23 .lut_mask = 16'hF1E0;
defparam \inst_mult_2to1_4|res_o[25]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N28
cycloneive_lcell_comb \inst_mult_2to1_4|res_o[24]~24 (
// Equation(s):
// \inst_mult_2to1_4|res_o[24]~24_combout  = (\inst_controlUnit|state.MEM_ACCESS_LW~q  & (((ALUOut[24])))) # (!\inst_controlUnit|state.MEM_ACCESS_LW~q  & ((\inst_controlUnit|state.MEM_ACCESS_SW~q  & ((ALUOut[24]))) # (!\inst_controlUnit|state.MEM_ACCESS_SW~q 
//  & (\inst_ProgramCounter|addr_out [24]))))

	.dataa(\inst_ProgramCounter|addr_out [24]),
	.datab(\inst_controlUnit|state.MEM_ACCESS_LW~q ),
	.datac(ALUOut[24]),
	.datad(\inst_controlUnit|state.MEM_ACCESS_SW~q ),
	.cin(gnd),
	.combout(\inst_mult_2to1_4|res_o[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_4|res_o[24]~24 .lut_mask = 16'hF0E2;
defparam \inst_mult_2to1_4|res_o[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N10
cycloneive_lcell_comb \inst_mult_2to1_4|res_o[23]~25 (
// Equation(s):
// \inst_mult_2to1_4|res_o[23]~25_combout  = (\inst_controlUnit|state.MEM_ACCESS_SW~q  & (ALUOut[23])) # (!\inst_controlUnit|state.MEM_ACCESS_SW~q  & ((\inst_controlUnit|state.MEM_ACCESS_LW~q  & (ALUOut[23])) # (!\inst_controlUnit|state.MEM_ACCESS_LW~q  & 
// ((\inst_ProgramCounter|addr_out [23])))))

	.dataa(ALUOut[23]),
	.datab(\inst_ProgramCounter|addr_out [23]),
	.datac(\inst_controlUnit|state.MEM_ACCESS_SW~q ),
	.datad(\inst_controlUnit|state.MEM_ACCESS_LW~q ),
	.cin(gnd),
	.combout(\inst_mult_2to1_4|res_o[23]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_4|res_o[23]~25 .lut_mask = 16'hAAAC;
defparam \inst_mult_2to1_4|res_o[23]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y31_N4
cycloneive_lcell_comb \inst_mult_2to1_4|res_o[22]~26 (
// Equation(s):
// \inst_mult_2to1_4|res_o[22]~26_combout  = (\inst_controlUnit|state.MEM_ACCESS_LW~q  & (ALUOut[22])) # (!\inst_controlUnit|state.MEM_ACCESS_LW~q  & ((\inst_controlUnit|state.MEM_ACCESS_SW~q  & (ALUOut[22])) # (!\inst_controlUnit|state.MEM_ACCESS_SW~q  & 
// ((\inst_ProgramCounter|addr_out [22])))))

	.dataa(ALUOut[22]),
	.datab(\inst_ProgramCounter|addr_out [22]),
	.datac(\inst_controlUnit|state.MEM_ACCESS_LW~q ),
	.datad(\inst_controlUnit|state.MEM_ACCESS_SW~q ),
	.cin(gnd),
	.combout(\inst_mult_2to1_4|res_o[22]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_4|res_o[22]~26 .lut_mask = 16'hAAAC;
defparam \inst_mult_2to1_4|res_o[22]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N12
cycloneive_lcell_comb \inst_mult_2to1_4|res_o[21]~27 (
// Equation(s):
// \inst_mult_2to1_4|res_o[21]~27_combout  = (\inst_controlUnit|state.MEM_ACCESS_LW~q  & (((ALUOut[21])))) # (!\inst_controlUnit|state.MEM_ACCESS_LW~q  & ((\inst_controlUnit|state.MEM_ACCESS_SW~q  & ((ALUOut[21]))) # (!\inst_controlUnit|state.MEM_ACCESS_SW~q 
//  & (\inst_ProgramCounter|addr_out [21]))))

	.dataa(\inst_ProgramCounter|addr_out [21]),
	.datab(ALUOut[21]),
	.datac(\inst_controlUnit|state.MEM_ACCESS_LW~q ),
	.datad(\inst_controlUnit|state.MEM_ACCESS_SW~q ),
	.cin(gnd),
	.combout(\inst_mult_2to1_4|res_o[21]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_4|res_o[21]~27 .lut_mask = 16'hCCCA;
defparam \inst_mult_2to1_4|res_o[21]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N16
cycloneive_lcell_comb \inst_mult_2to1_4|res_o[20]~28 (
// Equation(s):
// \inst_mult_2to1_4|res_o[20]~28_combout  = (\inst_controlUnit|state.MEM_ACCESS_LW~q  & (((ALUOut[20])))) # (!\inst_controlUnit|state.MEM_ACCESS_LW~q  & ((\inst_controlUnit|state.MEM_ACCESS_SW~q  & ((ALUOut[20]))) # (!\inst_controlUnit|state.MEM_ACCESS_SW~q 
//  & (\inst_ProgramCounter|addr_out [20]))))

	.dataa(\inst_controlUnit|state.MEM_ACCESS_LW~q ),
	.datab(\inst_ProgramCounter|addr_out [20]),
	.datac(ALUOut[20]),
	.datad(\inst_controlUnit|state.MEM_ACCESS_SW~q ),
	.cin(gnd),
	.combout(\inst_mult_2to1_4|res_o[20]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_4|res_o[20]~28 .lut_mask = 16'hF0E4;
defparam \inst_mult_2to1_4|res_o[20]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y31_N26
cycloneive_lcell_comb \inst_mult_2to1_4|res_o[19]~29 (
// Equation(s):
// \inst_mult_2to1_4|res_o[19]~29_combout  = (\inst_controlUnit|state.MEM_ACCESS_SW~q  & (((ALUOut[19])))) # (!\inst_controlUnit|state.MEM_ACCESS_SW~q  & ((\inst_controlUnit|state.MEM_ACCESS_LW~q  & (ALUOut[19])) # (!\inst_controlUnit|state.MEM_ACCESS_LW~q  
// & ((\inst_ProgramCounter|addr_out [19])))))

	.dataa(\inst_controlUnit|state.MEM_ACCESS_SW~q ),
	.datab(\inst_controlUnit|state.MEM_ACCESS_LW~q ),
	.datac(ALUOut[19]),
	.datad(\inst_ProgramCounter|addr_out [19]),
	.cin(gnd),
	.combout(\inst_mult_2to1_4|res_o[19]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_4|res_o[19]~29 .lut_mask = 16'hF1E0;
defparam \inst_mult_2to1_4|res_o[19]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y31_N18
cycloneive_lcell_comb \inst_mult_2to1_4|res_o[18]~30 (
// Equation(s):
// \inst_mult_2to1_4|res_o[18]~30_combout  = (\inst_controlUnit|state.MEM_ACCESS_LW~q  & (ALUOut[18])) # (!\inst_controlUnit|state.MEM_ACCESS_LW~q  & ((\inst_controlUnit|state.MEM_ACCESS_SW~q  & (ALUOut[18])) # (!\inst_controlUnit|state.MEM_ACCESS_SW~q  & 
// ((\inst_ProgramCounter|addr_out [18])))))

	.dataa(ALUOut[18]),
	.datab(\inst_controlUnit|state.MEM_ACCESS_LW~q ),
	.datac(\inst_ProgramCounter|addr_out [18]),
	.datad(\inst_controlUnit|state.MEM_ACCESS_SW~q ),
	.cin(gnd),
	.combout(\inst_mult_2to1_4|res_o[18]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_4|res_o[18]~30 .lut_mask = 16'hAAB8;
defparam \inst_mult_2to1_4|res_o[18]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N4
cycloneive_lcell_comb \inst_instr_memory|Add2~36 (
// Equation(s):
// \inst_instr_memory|Add2~36_combout  = (\inst_mult_2to1_4|res_o[18]~30_combout  & (\inst_instr_memory|Add2~35  $ (GND))) # (!\inst_mult_2to1_4|res_o[18]~30_combout  & (!\inst_instr_memory|Add2~35  & VCC))
// \inst_instr_memory|Add2~37  = CARRY((\inst_mult_2to1_4|res_o[18]~30_combout  & !\inst_instr_memory|Add2~35 ))

	.dataa(\inst_mult_2to1_4|res_o[18]~30_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add2~35 ),
	.combout(\inst_instr_memory|Add2~36_combout ),
	.cout(\inst_instr_memory|Add2~37 ));
// synopsys translate_off
defparam \inst_instr_memory|Add2~36 .lut_mask = 16'hA50A;
defparam \inst_instr_memory|Add2~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N6
cycloneive_lcell_comb \inst_instr_memory|Add2~38 (
// Equation(s):
// \inst_instr_memory|Add2~38_combout  = (\inst_mult_2to1_4|res_o[19]~29_combout  & (!\inst_instr_memory|Add2~37 )) # (!\inst_mult_2to1_4|res_o[19]~29_combout  & ((\inst_instr_memory|Add2~37 ) # (GND)))
// \inst_instr_memory|Add2~39  = CARRY((!\inst_instr_memory|Add2~37 ) # (!\inst_mult_2to1_4|res_o[19]~29_combout ))

	.dataa(gnd),
	.datab(\inst_mult_2to1_4|res_o[19]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add2~37 ),
	.combout(\inst_instr_memory|Add2~38_combout ),
	.cout(\inst_instr_memory|Add2~39 ));
// synopsys translate_off
defparam \inst_instr_memory|Add2~38 .lut_mask = 16'h3C3F;
defparam \inst_instr_memory|Add2~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N8
cycloneive_lcell_comb \inst_instr_memory|Add2~40 (
// Equation(s):
// \inst_instr_memory|Add2~40_combout  = (\inst_mult_2to1_4|res_o[20]~28_combout  & (\inst_instr_memory|Add2~39  $ (GND))) # (!\inst_mult_2to1_4|res_o[20]~28_combout  & (!\inst_instr_memory|Add2~39  & VCC))
// \inst_instr_memory|Add2~41  = CARRY((\inst_mult_2to1_4|res_o[20]~28_combout  & !\inst_instr_memory|Add2~39 ))

	.dataa(gnd),
	.datab(\inst_mult_2to1_4|res_o[20]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add2~39 ),
	.combout(\inst_instr_memory|Add2~40_combout ),
	.cout(\inst_instr_memory|Add2~41 ));
// synopsys translate_off
defparam \inst_instr_memory|Add2~40 .lut_mask = 16'hC30C;
defparam \inst_instr_memory|Add2~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N10
cycloneive_lcell_comb \inst_instr_memory|Add2~42 (
// Equation(s):
// \inst_instr_memory|Add2~42_combout  = (\inst_mult_2to1_4|res_o[21]~27_combout  & (!\inst_instr_memory|Add2~41 )) # (!\inst_mult_2to1_4|res_o[21]~27_combout  & ((\inst_instr_memory|Add2~41 ) # (GND)))
// \inst_instr_memory|Add2~43  = CARRY((!\inst_instr_memory|Add2~41 ) # (!\inst_mult_2to1_4|res_o[21]~27_combout ))

	.dataa(\inst_mult_2to1_4|res_o[21]~27_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add2~41 ),
	.combout(\inst_instr_memory|Add2~42_combout ),
	.cout(\inst_instr_memory|Add2~43 ));
// synopsys translate_off
defparam \inst_instr_memory|Add2~42 .lut_mask = 16'h5A5F;
defparam \inst_instr_memory|Add2~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N12
cycloneive_lcell_comb \inst_instr_memory|Add2~44 (
// Equation(s):
// \inst_instr_memory|Add2~44_combout  = (\inst_mult_2to1_4|res_o[22]~26_combout  & (\inst_instr_memory|Add2~43  $ (GND))) # (!\inst_mult_2to1_4|res_o[22]~26_combout  & (!\inst_instr_memory|Add2~43  & VCC))
// \inst_instr_memory|Add2~45  = CARRY((\inst_mult_2to1_4|res_o[22]~26_combout  & !\inst_instr_memory|Add2~43 ))

	.dataa(gnd),
	.datab(\inst_mult_2to1_4|res_o[22]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add2~43 ),
	.combout(\inst_instr_memory|Add2~44_combout ),
	.cout(\inst_instr_memory|Add2~45 ));
// synopsys translate_off
defparam \inst_instr_memory|Add2~44 .lut_mask = 16'hC30C;
defparam \inst_instr_memory|Add2~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N14
cycloneive_lcell_comb \inst_instr_memory|Add2~46 (
// Equation(s):
// \inst_instr_memory|Add2~46_combout  = (\inst_mult_2to1_4|res_o[23]~25_combout  & (!\inst_instr_memory|Add2~45 )) # (!\inst_mult_2to1_4|res_o[23]~25_combout  & ((\inst_instr_memory|Add2~45 ) # (GND)))
// \inst_instr_memory|Add2~47  = CARRY((!\inst_instr_memory|Add2~45 ) # (!\inst_mult_2to1_4|res_o[23]~25_combout ))

	.dataa(gnd),
	.datab(\inst_mult_2to1_4|res_o[23]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add2~45 ),
	.combout(\inst_instr_memory|Add2~46_combout ),
	.cout(\inst_instr_memory|Add2~47 ));
// synopsys translate_off
defparam \inst_instr_memory|Add2~46 .lut_mask = 16'h3C3F;
defparam \inst_instr_memory|Add2~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N16
cycloneive_lcell_comb \inst_instr_memory|Add2~48 (
// Equation(s):
// \inst_instr_memory|Add2~48_combout  = (\inst_mult_2to1_4|res_o[24]~24_combout  & (\inst_instr_memory|Add2~47  $ (GND))) # (!\inst_mult_2to1_4|res_o[24]~24_combout  & (!\inst_instr_memory|Add2~47  & VCC))
// \inst_instr_memory|Add2~49  = CARRY((\inst_mult_2to1_4|res_o[24]~24_combout  & !\inst_instr_memory|Add2~47 ))

	.dataa(gnd),
	.datab(\inst_mult_2to1_4|res_o[24]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add2~47 ),
	.combout(\inst_instr_memory|Add2~48_combout ),
	.cout(\inst_instr_memory|Add2~49 ));
// synopsys translate_off
defparam \inst_instr_memory|Add2~48 .lut_mask = 16'hC30C;
defparam \inst_instr_memory|Add2~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N18
cycloneive_lcell_comb \inst_instr_memory|Add2~50 (
// Equation(s):
// \inst_instr_memory|Add2~50_combout  = (\inst_mult_2to1_4|res_o[25]~23_combout  & (!\inst_instr_memory|Add2~49 )) # (!\inst_mult_2to1_4|res_o[25]~23_combout  & ((\inst_instr_memory|Add2~49 ) # (GND)))
// \inst_instr_memory|Add2~51  = CARRY((!\inst_instr_memory|Add2~49 ) # (!\inst_mult_2to1_4|res_o[25]~23_combout ))

	.dataa(\inst_mult_2to1_4|res_o[25]~23_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add2~49 ),
	.combout(\inst_instr_memory|Add2~50_combout ),
	.cout(\inst_instr_memory|Add2~51 ));
// synopsys translate_off
defparam \inst_instr_memory|Add2~50 .lut_mask = 16'h5A5F;
defparam \inst_instr_memory|Add2~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N20
cycloneive_lcell_comb \inst_instr_memory|Add2~52 (
// Equation(s):
// \inst_instr_memory|Add2~52_combout  = (\inst_mult_2to1_4|res_o[26]~22_combout  & (\inst_instr_memory|Add2~51  $ (GND))) # (!\inst_mult_2to1_4|res_o[26]~22_combout  & (!\inst_instr_memory|Add2~51  & VCC))
// \inst_instr_memory|Add2~53  = CARRY((\inst_mult_2to1_4|res_o[26]~22_combout  & !\inst_instr_memory|Add2~51 ))

	.dataa(gnd),
	.datab(\inst_mult_2to1_4|res_o[26]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add2~51 ),
	.combout(\inst_instr_memory|Add2~52_combout ),
	.cout(\inst_instr_memory|Add2~53 ));
// synopsys translate_off
defparam \inst_instr_memory|Add2~52 .lut_mask = 16'hC30C;
defparam \inst_instr_memory|Add2~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N22
cycloneive_lcell_comb \inst_instr_memory|Add2~54 (
// Equation(s):
// \inst_instr_memory|Add2~54_combout  = (\inst_mult_2to1_4|res_o[27]~21_combout  & (!\inst_instr_memory|Add2~53 )) # (!\inst_mult_2to1_4|res_o[27]~21_combout  & ((\inst_instr_memory|Add2~53 ) # (GND)))
// \inst_instr_memory|Add2~55  = CARRY((!\inst_instr_memory|Add2~53 ) # (!\inst_mult_2to1_4|res_o[27]~21_combout ))

	.dataa(\inst_mult_2to1_4|res_o[27]~21_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add2~53 ),
	.combout(\inst_instr_memory|Add2~54_combout ),
	.cout(\inst_instr_memory|Add2~55 ));
// synopsys translate_off
defparam \inst_instr_memory|Add2~54 .lut_mask = 16'h5A5F;
defparam \inst_instr_memory|Add2~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N24
cycloneive_lcell_comb \inst_instr_memory|Add2~56 (
// Equation(s):
// \inst_instr_memory|Add2~56_combout  = (\inst_mult_2to1_4|res_o[28]~20_combout  & (\inst_instr_memory|Add2~55  $ (GND))) # (!\inst_mult_2to1_4|res_o[28]~20_combout  & (!\inst_instr_memory|Add2~55  & VCC))
// \inst_instr_memory|Add2~57  = CARRY((\inst_mult_2to1_4|res_o[28]~20_combout  & !\inst_instr_memory|Add2~55 ))

	.dataa(\inst_mult_2to1_4|res_o[28]~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add2~55 ),
	.combout(\inst_instr_memory|Add2~56_combout ),
	.cout(\inst_instr_memory|Add2~57 ));
// synopsys translate_off
defparam \inst_instr_memory|Add2~56 .lut_mask = 16'hA50A;
defparam \inst_instr_memory|Add2~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N26
cycloneive_lcell_comb \inst_instr_memory|Add2~58 (
// Equation(s):
// \inst_instr_memory|Add2~58_combout  = (\inst_mult_2to1_4|res_o[29]~19_combout  & (!\inst_instr_memory|Add2~57 )) # (!\inst_mult_2to1_4|res_o[29]~19_combout  & ((\inst_instr_memory|Add2~57 ) # (GND)))
// \inst_instr_memory|Add2~59  = CARRY((!\inst_instr_memory|Add2~57 ) # (!\inst_mult_2to1_4|res_o[29]~19_combout ))

	.dataa(\inst_mult_2to1_4|res_o[29]~19_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add2~57 ),
	.combout(\inst_instr_memory|Add2~58_combout ),
	.cout(\inst_instr_memory|Add2~59 ));
// synopsys translate_off
defparam \inst_instr_memory|Add2~58 .lut_mask = 16'h5A5F;
defparam \inst_instr_memory|Add2~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N16
cycloneive_lcell_comb \inst_mult_2to1_4|res_o[30]~18 (
// Equation(s):
// \inst_mult_2to1_4|res_o[30]~18_combout  = (\inst_controlUnit|state.MEM_ACCESS_LW~q  & (ALUOut[30])) # (!\inst_controlUnit|state.MEM_ACCESS_LW~q  & ((\inst_controlUnit|state.MEM_ACCESS_SW~q  & (ALUOut[30])) # (!\inst_controlUnit|state.MEM_ACCESS_SW~q  & 
// ((\inst_ProgramCounter|addr_out [30])))))

	.dataa(\inst_controlUnit|state.MEM_ACCESS_LW~q ),
	.datab(ALUOut[30]),
	.datac(\inst_controlUnit|state.MEM_ACCESS_SW~q ),
	.datad(\inst_ProgramCounter|addr_out [30]),
	.cin(gnd),
	.combout(\inst_mult_2to1_4|res_o[30]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_4|res_o[30]~18 .lut_mask = 16'hCDC8;
defparam \inst_mult_2to1_4|res_o[30]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N28
cycloneive_lcell_comb \inst_instr_memory|Add2~60 (
// Equation(s):
// \inst_instr_memory|Add2~60_combout  = (\inst_mult_2to1_4|res_o[30]~18_combout  & (\inst_instr_memory|Add2~59  $ (GND))) # (!\inst_mult_2to1_4|res_o[30]~18_combout  & (!\inst_instr_memory|Add2~59  & VCC))
// \inst_instr_memory|Add2~61  = CARRY((\inst_mult_2to1_4|res_o[30]~18_combout  & !\inst_instr_memory|Add2~59 ))

	.dataa(gnd),
	.datab(\inst_mult_2to1_4|res_o[30]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add2~59 ),
	.combout(\inst_instr_memory|Add2~60_combout ),
	.cout(\inst_instr_memory|Add2~61 ));
// synopsys translate_off
defparam \inst_instr_memory|Add2~60 .lut_mask = 16'hC30C;
defparam \inst_instr_memory|Add2~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N30
cycloneive_lcell_comb \inst_mult_2to1_4|res_o[31]~31 (
// Equation(s):
// \inst_mult_2to1_4|res_o[31]~31_combout  = (\inst_controlUnit|state.MEM_ACCESS_LW~q  & (ALUOut[31])) # (!\inst_controlUnit|state.MEM_ACCESS_LW~q  & ((\inst_controlUnit|state.MEM_ACCESS_SW~q  & (ALUOut[31])) # (!\inst_controlUnit|state.MEM_ACCESS_SW~q  & 
// ((\inst_ProgramCounter|addr_out [31])))))

	.dataa(ALUOut[31]),
	.datab(\inst_controlUnit|state.MEM_ACCESS_LW~q ),
	.datac(\inst_ProgramCounter|addr_out [31]),
	.datad(\inst_controlUnit|state.MEM_ACCESS_SW~q ),
	.cin(gnd),
	.combout(\inst_mult_2to1_4|res_o[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_4|res_o[31]~31 .lut_mask = 16'hAAB8;
defparam \inst_mult_2to1_4|res_o[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N30
cycloneive_lcell_comb \inst_instr_memory|Add2~62 (
// Equation(s):
// \inst_instr_memory|Add2~62_combout  = \inst_instr_memory|Add2~61  $ (\inst_mult_2to1_4|res_o[31]~31_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_mult_2to1_4|res_o[31]~31_combout ),
	.cin(\inst_instr_memory|Add2~61 ),
	.combout(\inst_instr_memory|Add2~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|Add2~62 .lut_mask = 16'h0FF0;
defparam \inst_instr_memory|Add2~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N24
cycloneive_lcell_comb \inst_instr_memory|LessThan3~5 (
// Equation(s):
// \inst_instr_memory|LessThan3~5_combout  = (\inst_instr_memory|Add2~38_combout ) # ((\inst_instr_memory|Add2~42_combout ) # ((\inst_instr_memory|Add2~40_combout ) # (\inst_instr_memory|Add2~36_combout )))

	.dataa(\inst_instr_memory|Add2~38_combout ),
	.datab(\inst_instr_memory|Add2~42_combout ),
	.datac(\inst_instr_memory|Add2~40_combout ),
	.datad(\inst_instr_memory|Add2~36_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|LessThan3~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|LessThan3~5 .lut_mask = 16'hFFFE;
defparam \inst_instr_memory|LessThan3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N22
cycloneive_lcell_comb \inst_instr_memory|LessThan3~6 (
// Equation(s):
// \inst_instr_memory|LessThan3~6_combout  = (\inst_instr_memory|Add2~46_combout ) # ((\inst_instr_memory|Add2~48_combout ) # ((\inst_instr_memory|Add2~44_combout ) # (\inst_instr_memory|LessThan3~5_combout )))

	.dataa(\inst_instr_memory|Add2~46_combout ),
	.datab(\inst_instr_memory|Add2~48_combout ),
	.datac(\inst_instr_memory|Add2~44_combout ),
	.datad(\inst_instr_memory|LessThan3~5_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|LessThan3~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|LessThan3~6 .lut_mask = 16'hFFFE;
defparam \inst_instr_memory|LessThan3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N16
cycloneive_lcell_comb \inst_instr_memory|LessThan3~7 (
// Equation(s):
// \inst_instr_memory|LessThan3~7_combout  = (\inst_instr_memory|Add2~52_combout ) # ((\inst_instr_memory|Add2~50_combout ) # ((\inst_instr_memory|LessThan3~6_combout ) # (\inst_instr_memory|Add2~54_combout )))

	.dataa(\inst_instr_memory|Add2~52_combout ),
	.datab(\inst_instr_memory|Add2~50_combout ),
	.datac(\inst_instr_memory|LessThan3~6_combout ),
	.datad(\inst_instr_memory|Add2~54_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|LessThan3~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|LessThan3~7 .lut_mask = 16'hFFFE;
defparam \inst_instr_memory|LessThan3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N18
cycloneive_lcell_comb \inst_instr_memory|LessThan3~8 (
// Equation(s):
// \inst_instr_memory|LessThan3~8_combout  = (\inst_instr_memory|Add2~56_combout ) # (\inst_instr_memory|LessThan3~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst_instr_memory|Add2~56_combout ),
	.datad(\inst_instr_memory|LessThan3~7_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|LessThan3~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|LessThan3~8 .lut_mask = 16'hFFF0;
defparam \inst_instr_memory|LessThan3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N12
cycloneive_lcell_comb \inst_instr_memory|LessThan3~9 (
// Equation(s):
// \inst_instr_memory|LessThan3~9_combout  = (\inst_instr_memory|Add2~58_combout ) # ((\inst_instr_memory|Add2~60_combout ) # ((\inst_instr_memory|Add2~62_combout ) # (\inst_instr_memory|LessThan3~8_combout )))

	.dataa(\inst_instr_memory|Add2~58_combout ),
	.datab(\inst_instr_memory|Add2~60_combout ),
	.datac(\inst_instr_memory|Add2~62_combout ),
	.datad(\inst_instr_memory|LessThan3~8_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|LessThan3~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|LessThan3~9 .lut_mask = 16'hFFFE;
defparam \inst_instr_memory|LessThan3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N4
cycloneive_lcell_comb \inst_instr_memory|Add1~2 (
// Equation(s):
// \inst_instr_memory|Add1~2_combout  = (\inst_mult_2to1_4|res_o[2]~2_combout  & (!\inst_instr_memory|Add1~1 )) # (!\inst_mult_2to1_4|res_o[2]~2_combout  & ((\inst_instr_memory|Add1~1 ) # (GND)))
// \inst_instr_memory|Add1~3  = CARRY((!\inst_instr_memory|Add1~1 ) # (!\inst_mult_2to1_4|res_o[2]~2_combout ))

	.dataa(gnd),
	.datab(\inst_mult_2to1_4|res_o[2]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add1~1 ),
	.combout(\inst_instr_memory|Add1~2_combout ),
	.cout(\inst_instr_memory|Add1~3 ));
// synopsys translate_off
defparam \inst_instr_memory|Add1~2 .lut_mask = 16'h3C3F;
defparam \inst_instr_memory|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N6
cycloneive_lcell_comb \inst_instr_memory|Add1~4 (
// Equation(s):
// \inst_instr_memory|Add1~4_combout  = (\inst_mult_2to1_4|res_o[3]~3_combout  & (\inst_instr_memory|Add1~3  $ (GND))) # (!\inst_mult_2to1_4|res_o[3]~3_combout  & (!\inst_instr_memory|Add1~3  & VCC))
// \inst_instr_memory|Add1~5  = CARRY((\inst_mult_2to1_4|res_o[3]~3_combout  & !\inst_instr_memory|Add1~3 ))

	.dataa(gnd),
	.datab(\inst_mult_2to1_4|res_o[3]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add1~3 ),
	.combout(\inst_instr_memory|Add1~4_combout ),
	.cout(\inst_instr_memory|Add1~5 ));
// synopsys translate_off
defparam \inst_instr_memory|Add1~4 .lut_mask = 16'hC30C;
defparam \inst_instr_memory|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N8
cycloneive_lcell_comb \inst_instr_memory|Add1~6 (
// Equation(s):
// \inst_instr_memory|Add1~6_combout  = (\inst_mult_2to1_4|res_o[4]~4_combout  & (!\inst_instr_memory|Add1~5 )) # (!\inst_mult_2to1_4|res_o[4]~4_combout  & ((\inst_instr_memory|Add1~5 ) # (GND)))
// \inst_instr_memory|Add1~7  = CARRY((!\inst_instr_memory|Add1~5 ) # (!\inst_mult_2to1_4|res_o[4]~4_combout ))

	.dataa(gnd),
	.datab(\inst_mult_2to1_4|res_o[4]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add1~5 ),
	.combout(\inst_instr_memory|Add1~6_combout ),
	.cout(\inst_instr_memory|Add1~7 ));
// synopsys translate_off
defparam \inst_instr_memory|Add1~6 .lut_mask = 16'h3C3F;
defparam \inst_instr_memory|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N10
cycloneive_lcell_comb \inst_instr_memory|Add1~8 (
// Equation(s):
// \inst_instr_memory|Add1~8_combout  = (\inst_mult_2to1_4|res_o[5]~5_combout  & (\inst_instr_memory|Add1~7  $ (GND))) # (!\inst_mult_2to1_4|res_o[5]~5_combout  & (!\inst_instr_memory|Add1~7  & VCC))
// \inst_instr_memory|Add1~9  = CARRY((\inst_mult_2to1_4|res_o[5]~5_combout  & !\inst_instr_memory|Add1~7 ))

	.dataa(gnd),
	.datab(\inst_mult_2to1_4|res_o[5]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add1~7 ),
	.combout(\inst_instr_memory|Add1~8_combout ),
	.cout(\inst_instr_memory|Add1~9 ));
// synopsys translate_off
defparam \inst_instr_memory|Add1~8 .lut_mask = 16'hC30C;
defparam \inst_instr_memory|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y28_N12
cycloneive_lcell_comb \inst_instr_memory|LessThan2~0 (
// Equation(s):
// \inst_instr_memory|LessThan2~0_combout  = (\inst_instr_memory|Add1~4_combout ) # ((\inst_instr_memory|Add1~8_combout ) # ((\inst_instr_memory|Add1~6_combout ) # (\inst_instr_memory|Add1~2_combout )))

	.dataa(\inst_instr_memory|Add1~4_combout ),
	.datab(\inst_instr_memory|Add1~8_combout ),
	.datac(\inst_instr_memory|Add1~6_combout ),
	.datad(\inst_instr_memory|Add1~2_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|LessThan2~0 .lut_mask = 16'hFFFE;
defparam \inst_instr_memory|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N12
cycloneive_lcell_comb \inst_instr_memory|Add1~10 (
// Equation(s):
// \inst_instr_memory|Add1~10_combout  = (\inst_mult_2to1_4|res_o[6]~6_combout  & (!\inst_instr_memory|Add1~9 )) # (!\inst_mult_2to1_4|res_o[6]~6_combout  & ((\inst_instr_memory|Add1~9 ) # (GND)))
// \inst_instr_memory|Add1~11  = CARRY((!\inst_instr_memory|Add1~9 ) # (!\inst_mult_2to1_4|res_o[6]~6_combout ))

	.dataa(gnd),
	.datab(\inst_mult_2to1_4|res_o[6]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add1~9 ),
	.combout(\inst_instr_memory|Add1~10_combout ),
	.cout(\inst_instr_memory|Add1~11 ));
// synopsys translate_off
defparam \inst_instr_memory|Add1~10 .lut_mask = 16'h3C3F;
defparam \inst_instr_memory|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N14
cycloneive_lcell_comb \inst_instr_memory|Add1~12 (
// Equation(s):
// \inst_instr_memory|Add1~12_combout  = (\inst_mult_2to1_4|res_o[7]~7_combout  & (\inst_instr_memory|Add1~11  $ (GND))) # (!\inst_mult_2to1_4|res_o[7]~7_combout  & (!\inst_instr_memory|Add1~11  & VCC))
// \inst_instr_memory|Add1~13  = CARRY((\inst_mult_2to1_4|res_o[7]~7_combout  & !\inst_instr_memory|Add1~11 ))

	.dataa(gnd),
	.datab(\inst_mult_2to1_4|res_o[7]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add1~11 ),
	.combout(\inst_instr_memory|Add1~12_combout ),
	.cout(\inst_instr_memory|Add1~13 ));
// synopsys translate_off
defparam \inst_instr_memory|Add1~12 .lut_mask = 16'hC30C;
defparam \inst_instr_memory|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N16
cycloneive_lcell_comb \inst_instr_memory|Add1~14 (
// Equation(s):
// \inst_instr_memory|Add1~14_combout  = (\inst_mult_2to1_4|res_o[8]~8_combout  & (!\inst_instr_memory|Add1~13 )) # (!\inst_mult_2to1_4|res_o[8]~8_combout  & ((\inst_instr_memory|Add1~13 ) # (GND)))
// \inst_instr_memory|Add1~15  = CARRY((!\inst_instr_memory|Add1~13 ) # (!\inst_mult_2to1_4|res_o[8]~8_combout ))

	.dataa(gnd),
	.datab(\inst_mult_2to1_4|res_o[8]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add1~13 ),
	.combout(\inst_instr_memory|Add1~14_combout ),
	.cout(\inst_instr_memory|Add1~15 ));
// synopsys translate_off
defparam \inst_instr_memory|Add1~14 .lut_mask = 16'h3C3F;
defparam \inst_instr_memory|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N18
cycloneive_lcell_comb \inst_instr_memory|Add1~16 (
// Equation(s):
// \inst_instr_memory|Add1~16_combout  = (\inst_mult_2to1_4|res_o[9]~9_combout  & (\inst_instr_memory|Add1~15  $ (GND))) # (!\inst_mult_2to1_4|res_o[9]~9_combout  & (!\inst_instr_memory|Add1~15  & VCC))
// \inst_instr_memory|Add1~17  = CARRY((\inst_mult_2to1_4|res_o[9]~9_combout  & !\inst_instr_memory|Add1~15 ))

	.dataa(gnd),
	.datab(\inst_mult_2to1_4|res_o[9]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add1~15 ),
	.combout(\inst_instr_memory|Add1~16_combout ),
	.cout(\inst_instr_memory|Add1~17 ));
// synopsys translate_off
defparam \inst_instr_memory|Add1~16 .lut_mask = 16'hC30C;
defparam \inst_instr_memory|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y28_N18
cycloneive_lcell_comb \inst_instr_memory|LessThan2~1 (
// Equation(s):
// \inst_instr_memory|LessThan2~1_combout  = (\inst_instr_memory|Add1~16_combout ) # ((\inst_instr_memory|Add1~10_combout ) # ((\inst_instr_memory|Add1~12_combout ) # (\inst_instr_memory|Add1~14_combout )))

	.dataa(\inst_instr_memory|Add1~16_combout ),
	.datab(\inst_instr_memory|Add1~10_combout ),
	.datac(\inst_instr_memory|Add1~12_combout ),
	.datad(\inst_instr_memory|Add1~14_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|LessThan2~1 .lut_mask = 16'hFFFE;
defparam \inst_instr_memory|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N20
cycloneive_lcell_comb \inst_instr_memory|Add1~18 (
// Equation(s):
// \inst_instr_memory|Add1~18_combout  = (\inst_mult_2to1_4|res_o[10]~10_combout  & (!\inst_instr_memory|Add1~17 )) # (!\inst_mult_2to1_4|res_o[10]~10_combout  & ((\inst_instr_memory|Add1~17 ) # (GND)))
// \inst_instr_memory|Add1~19  = CARRY((!\inst_instr_memory|Add1~17 ) # (!\inst_mult_2to1_4|res_o[10]~10_combout ))

	.dataa(\inst_mult_2to1_4|res_o[10]~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add1~17 ),
	.combout(\inst_instr_memory|Add1~18_combout ),
	.cout(\inst_instr_memory|Add1~19 ));
// synopsys translate_off
defparam \inst_instr_memory|Add1~18 .lut_mask = 16'h5A5F;
defparam \inst_instr_memory|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N22
cycloneive_lcell_comb \inst_instr_memory|Add1~20 (
// Equation(s):
// \inst_instr_memory|Add1~20_combout  = (\inst_mult_2to1_4|res_o[11]~11_combout  & (\inst_instr_memory|Add1~19  $ (GND))) # (!\inst_mult_2to1_4|res_o[11]~11_combout  & (!\inst_instr_memory|Add1~19  & VCC))
// \inst_instr_memory|Add1~21  = CARRY((\inst_mult_2to1_4|res_o[11]~11_combout  & !\inst_instr_memory|Add1~19 ))

	.dataa(\inst_mult_2to1_4|res_o[11]~11_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add1~19 ),
	.combout(\inst_instr_memory|Add1~20_combout ),
	.cout(\inst_instr_memory|Add1~21 ));
// synopsys translate_off
defparam \inst_instr_memory|Add1~20 .lut_mask = 16'hA50A;
defparam \inst_instr_memory|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N24
cycloneive_lcell_comb \inst_instr_memory|Add1~22 (
// Equation(s):
// \inst_instr_memory|Add1~22_combout  = (\inst_mult_2to1_4|res_o[12]~12_combout  & (!\inst_instr_memory|Add1~21 )) # (!\inst_mult_2to1_4|res_o[12]~12_combout  & ((\inst_instr_memory|Add1~21 ) # (GND)))
// \inst_instr_memory|Add1~23  = CARRY((!\inst_instr_memory|Add1~21 ) # (!\inst_mult_2to1_4|res_o[12]~12_combout ))

	.dataa(\inst_mult_2to1_4|res_o[12]~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add1~21 ),
	.combout(\inst_instr_memory|Add1~22_combout ),
	.cout(\inst_instr_memory|Add1~23 ));
// synopsys translate_off
defparam \inst_instr_memory|Add1~22 .lut_mask = 16'h5A5F;
defparam \inst_instr_memory|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N26
cycloneive_lcell_comb \inst_instr_memory|Add1~24 (
// Equation(s):
// \inst_instr_memory|Add1~24_combout  = (\inst_mult_2to1_4|res_o[13]~13_combout  & (\inst_instr_memory|Add1~23  $ (GND))) # (!\inst_mult_2to1_4|res_o[13]~13_combout  & (!\inst_instr_memory|Add1~23  & VCC))
// \inst_instr_memory|Add1~25  = CARRY((\inst_mult_2to1_4|res_o[13]~13_combout  & !\inst_instr_memory|Add1~23 ))

	.dataa(gnd),
	.datab(\inst_mult_2to1_4|res_o[13]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add1~23 ),
	.combout(\inst_instr_memory|Add1~24_combout ),
	.cout(\inst_instr_memory|Add1~25 ));
// synopsys translate_off
defparam \inst_instr_memory|Add1~24 .lut_mask = 16'hC30C;
defparam \inst_instr_memory|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N0
cycloneive_lcell_comb \inst_instr_memory|LessThan2~2 (
// Equation(s):
// \inst_instr_memory|LessThan2~2_combout  = (\inst_instr_memory|Add1~24_combout ) # ((\inst_instr_memory|Add1~22_combout ) # ((\inst_instr_memory|Add1~20_combout ) # (\inst_instr_memory|Add1~18_combout )))

	.dataa(\inst_instr_memory|Add1~24_combout ),
	.datab(\inst_instr_memory|Add1~22_combout ),
	.datac(\inst_instr_memory|Add1~20_combout ),
	.datad(\inst_instr_memory|Add1~18_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|LessThan2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|LessThan2~2 .lut_mask = 16'hFFFE;
defparam \inst_instr_memory|LessThan2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N28
cycloneive_lcell_comb \inst_instr_memory|Add1~26 (
// Equation(s):
// \inst_instr_memory|Add1~26_combout  = (\inst_mult_2to1_4|res_o[14]~14_combout  & (!\inst_instr_memory|Add1~25 )) # (!\inst_mult_2to1_4|res_o[14]~14_combout  & ((\inst_instr_memory|Add1~25 ) # (GND)))
// \inst_instr_memory|Add1~27  = CARRY((!\inst_instr_memory|Add1~25 ) # (!\inst_mult_2to1_4|res_o[14]~14_combout ))

	.dataa(gnd),
	.datab(\inst_mult_2to1_4|res_o[14]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add1~25 ),
	.combout(\inst_instr_memory|Add1~26_combout ),
	.cout(\inst_instr_memory|Add1~27 ));
// synopsys translate_off
defparam \inst_instr_memory|Add1~26 .lut_mask = 16'h3C3F;
defparam \inst_instr_memory|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y28_N30
cycloneive_lcell_comb \inst_instr_memory|Add1~28 (
// Equation(s):
// \inst_instr_memory|Add1~28_combout  = (\inst_mult_2to1_4|res_o[15]~15_combout  & (\inst_instr_memory|Add1~27  $ (GND))) # (!\inst_mult_2to1_4|res_o[15]~15_combout  & (!\inst_instr_memory|Add1~27  & VCC))
// \inst_instr_memory|Add1~29  = CARRY((\inst_mult_2to1_4|res_o[15]~15_combout  & !\inst_instr_memory|Add1~27 ))

	.dataa(\inst_mult_2to1_4|res_o[15]~15_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add1~27 ),
	.combout(\inst_instr_memory|Add1~28_combout ),
	.cout(\inst_instr_memory|Add1~29 ));
// synopsys translate_off
defparam \inst_instr_memory|Add1~28 .lut_mask = 16'hA50A;
defparam \inst_instr_memory|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N0
cycloneive_lcell_comb \inst_instr_memory|Add1~30 (
// Equation(s):
// \inst_instr_memory|Add1~30_combout  = (\inst_mult_2to1_4|res_o[16]~16_combout  & (!\inst_instr_memory|Add1~29 )) # (!\inst_mult_2to1_4|res_o[16]~16_combout  & ((\inst_instr_memory|Add1~29 ) # (GND)))
// \inst_instr_memory|Add1~31  = CARRY((!\inst_instr_memory|Add1~29 ) # (!\inst_mult_2to1_4|res_o[16]~16_combout ))

	.dataa(gnd),
	.datab(\inst_mult_2to1_4|res_o[16]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add1~29 ),
	.combout(\inst_instr_memory|Add1~30_combout ),
	.cout(\inst_instr_memory|Add1~31 ));
// synopsys translate_off
defparam \inst_instr_memory|Add1~30 .lut_mask = 16'h3C3F;
defparam \inst_instr_memory|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N2
cycloneive_lcell_comb \inst_instr_memory|Add1~32 (
// Equation(s):
// \inst_instr_memory|Add1~32_combout  = (\inst_mult_2to1_4|res_o[17]~17_combout  & (\inst_instr_memory|Add1~31  $ (GND))) # (!\inst_mult_2to1_4|res_o[17]~17_combout  & (!\inst_instr_memory|Add1~31  & VCC))
// \inst_instr_memory|Add1~33  = CARRY((\inst_mult_2to1_4|res_o[17]~17_combout  & !\inst_instr_memory|Add1~31 ))

	.dataa(gnd),
	.datab(\inst_mult_2to1_4|res_o[17]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add1~31 ),
	.combout(\inst_instr_memory|Add1~32_combout ),
	.cout(\inst_instr_memory|Add1~33 ));
// synopsys translate_off
defparam \inst_instr_memory|Add1~32 .lut_mask = 16'hC30C;
defparam \inst_instr_memory|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y28_N0
cycloneive_lcell_comb \inst_instr_memory|LessThan2~3 (
// Equation(s):
// \inst_instr_memory|LessThan2~3_combout  = (\inst_instr_memory|Add1~28_combout ) # ((\inst_instr_memory|Add1~26_combout ) # ((\inst_instr_memory|Add1~32_combout ) # (\inst_instr_memory|Add1~30_combout )))

	.dataa(\inst_instr_memory|Add1~28_combout ),
	.datab(\inst_instr_memory|Add1~26_combout ),
	.datac(\inst_instr_memory|Add1~32_combout ),
	.datad(\inst_instr_memory|Add1~30_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|LessThan2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|LessThan2~3 .lut_mask = 16'hFFFE;
defparam \inst_instr_memory|LessThan2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y28_N30
cycloneive_lcell_comb \inst_instr_memory|LessThan2~4 (
// Equation(s):
// \inst_instr_memory|LessThan2~4_combout  = (\inst_instr_memory|LessThan2~0_combout ) # ((\inst_instr_memory|LessThan2~1_combout ) # ((\inst_instr_memory|LessThan2~2_combout ) # (\inst_instr_memory|LessThan2~3_combout )))

	.dataa(\inst_instr_memory|LessThan2~0_combout ),
	.datab(\inst_instr_memory|LessThan2~1_combout ),
	.datac(\inst_instr_memory|LessThan2~2_combout ),
	.datad(\inst_instr_memory|LessThan2~3_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|LessThan2~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|LessThan2~4 .lut_mask = 16'hFFFE;
defparam \inst_instr_memory|LessThan2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N4
cycloneive_lcell_comb \inst_instr_memory|Add1~34 (
// Equation(s):
// \inst_instr_memory|Add1~34_combout  = (\inst_mult_2to1_4|res_o[18]~30_combout  & (!\inst_instr_memory|Add1~33 )) # (!\inst_mult_2to1_4|res_o[18]~30_combout  & ((\inst_instr_memory|Add1~33 ) # (GND)))
// \inst_instr_memory|Add1~35  = CARRY((!\inst_instr_memory|Add1~33 ) # (!\inst_mult_2to1_4|res_o[18]~30_combout ))

	.dataa(\inst_mult_2to1_4|res_o[18]~30_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add1~33 ),
	.combout(\inst_instr_memory|Add1~34_combout ),
	.cout(\inst_instr_memory|Add1~35 ));
// synopsys translate_off
defparam \inst_instr_memory|Add1~34 .lut_mask = 16'h5A5F;
defparam \inst_instr_memory|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N6
cycloneive_lcell_comb \inst_instr_memory|Add1~36 (
// Equation(s):
// \inst_instr_memory|Add1~36_combout  = (\inst_mult_2to1_4|res_o[19]~29_combout  & (\inst_instr_memory|Add1~35  $ (GND))) # (!\inst_mult_2to1_4|res_o[19]~29_combout  & (!\inst_instr_memory|Add1~35  & VCC))
// \inst_instr_memory|Add1~37  = CARRY((\inst_mult_2to1_4|res_o[19]~29_combout  & !\inst_instr_memory|Add1~35 ))

	.dataa(gnd),
	.datab(\inst_mult_2to1_4|res_o[19]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add1~35 ),
	.combout(\inst_instr_memory|Add1~36_combout ),
	.cout(\inst_instr_memory|Add1~37 ));
// synopsys translate_off
defparam \inst_instr_memory|Add1~36 .lut_mask = 16'hC30C;
defparam \inst_instr_memory|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N8
cycloneive_lcell_comb \inst_instr_memory|Add1~38 (
// Equation(s):
// \inst_instr_memory|Add1~38_combout  = (\inst_mult_2to1_4|res_o[20]~28_combout  & (!\inst_instr_memory|Add1~37 )) # (!\inst_mult_2to1_4|res_o[20]~28_combout  & ((\inst_instr_memory|Add1~37 ) # (GND)))
// \inst_instr_memory|Add1~39  = CARRY((!\inst_instr_memory|Add1~37 ) # (!\inst_mult_2to1_4|res_o[20]~28_combout ))

	.dataa(\inst_mult_2to1_4|res_o[20]~28_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add1~37 ),
	.combout(\inst_instr_memory|Add1~38_combout ),
	.cout(\inst_instr_memory|Add1~39 ));
// synopsys translate_off
defparam \inst_instr_memory|Add1~38 .lut_mask = 16'h5A5F;
defparam \inst_instr_memory|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N10
cycloneive_lcell_comb \inst_instr_memory|Add1~40 (
// Equation(s):
// \inst_instr_memory|Add1~40_combout  = (\inst_mult_2to1_4|res_o[21]~27_combout  & (\inst_instr_memory|Add1~39  $ (GND))) # (!\inst_mult_2to1_4|res_o[21]~27_combout  & (!\inst_instr_memory|Add1~39  & VCC))
// \inst_instr_memory|Add1~41  = CARRY((\inst_mult_2to1_4|res_o[21]~27_combout  & !\inst_instr_memory|Add1~39 ))

	.dataa(gnd),
	.datab(\inst_mult_2to1_4|res_o[21]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add1~39 ),
	.combout(\inst_instr_memory|Add1~40_combout ),
	.cout(\inst_instr_memory|Add1~41 ));
// synopsys translate_off
defparam \inst_instr_memory|Add1~40 .lut_mask = 16'hC30C;
defparam \inst_instr_memory|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N12
cycloneive_lcell_comb \inst_instr_memory|Add1~42 (
// Equation(s):
// \inst_instr_memory|Add1~42_combout  = (\inst_mult_2to1_4|res_o[22]~26_combout  & (!\inst_instr_memory|Add1~41 )) # (!\inst_mult_2to1_4|res_o[22]~26_combout  & ((\inst_instr_memory|Add1~41 ) # (GND)))
// \inst_instr_memory|Add1~43  = CARRY((!\inst_instr_memory|Add1~41 ) # (!\inst_mult_2to1_4|res_o[22]~26_combout ))

	.dataa(gnd),
	.datab(\inst_mult_2to1_4|res_o[22]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add1~41 ),
	.combout(\inst_instr_memory|Add1~42_combout ),
	.cout(\inst_instr_memory|Add1~43 ));
// synopsys translate_off
defparam \inst_instr_memory|Add1~42 .lut_mask = 16'h3C3F;
defparam \inst_instr_memory|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N14
cycloneive_lcell_comb \inst_instr_memory|Add1~44 (
// Equation(s):
// \inst_instr_memory|Add1~44_combout  = (\inst_mult_2to1_4|res_o[23]~25_combout  & (\inst_instr_memory|Add1~43  $ (GND))) # (!\inst_mult_2to1_4|res_o[23]~25_combout  & (!\inst_instr_memory|Add1~43  & VCC))
// \inst_instr_memory|Add1~45  = CARRY((\inst_mult_2to1_4|res_o[23]~25_combout  & !\inst_instr_memory|Add1~43 ))

	.dataa(\inst_mult_2to1_4|res_o[23]~25_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add1~43 ),
	.combout(\inst_instr_memory|Add1~44_combout ),
	.cout(\inst_instr_memory|Add1~45 ));
// synopsys translate_off
defparam \inst_instr_memory|Add1~44 .lut_mask = 16'hA50A;
defparam \inst_instr_memory|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N16
cycloneive_lcell_comb \inst_instr_memory|Add1~46 (
// Equation(s):
// \inst_instr_memory|Add1~46_combout  = (\inst_mult_2to1_4|res_o[24]~24_combout  & (!\inst_instr_memory|Add1~45 )) # (!\inst_mult_2to1_4|res_o[24]~24_combout  & ((\inst_instr_memory|Add1~45 ) # (GND)))
// \inst_instr_memory|Add1~47  = CARRY((!\inst_instr_memory|Add1~45 ) # (!\inst_mult_2to1_4|res_o[24]~24_combout ))

	.dataa(\inst_mult_2to1_4|res_o[24]~24_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add1~45 ),
	.combout(\inst_instr_memory|Add1~46_combout ),
	.cout(\inst_instr_memory|Add1~47 ));
// synopsys translate_off
defparam \inst_instr_memory|Add1~46 .lut_mask = 16'h5A5F;
defparam \inst_instr_memory|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N18
cycloneive_lcell_comb \inst_instr_memory|Add1~48 (
// Equation(s):
// \inst_instr_memory|Add1~48_combout  = (\inst_mult_2to1_4|res_o[25]~23_combout  & (\inst_instr_memory|Add1~47  $ (GND))) # (!\inst_mult_2to1_4|res_o[25]~23_combout  & (!\inst_instr_memory|Add1~47  & VCC))
// \inst_instr_memory|Add1~49  = CARRY((\inst_mult_2to1_4|res_o[25]~23_combout  & !\inst_instr_memory|Add1~47 ))

	.dataa(gnd),
	.datab(\inst_mult_2to1_4|res_o[25]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add1~47 ),
	.combout(\inst_instr_memory|Add1~48_combout ),
	.cout(\inst_instr_memory|Add1~49 ));
// synopsys translate_off
defparam \inst_instr_memory|Add1~48 .lut_mask = 16'hC30C;
defparam \inst_instr_memory|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N20
cycloneive_lcell_comb \inst_instr_memory|Add1~50 (
// Equation(s):
// \inst_instr_memory|Add1~50_combout  = (\inst_mult_2to1_4|res_o[26]~22_combout  & (!\inst_instr_memory|Add1~49 )) # (!\inst_mult_2to1_4|res_o[26]~22_combout  & ((\inst_instr_memory|Add1~49 ) # (GND)))
// \inst_instr_memory|Add1~51  = CARRY((!\inst_instr_memory|Add1~49 ) # (!\inst_mult_2to1_4|res_o[26]~22_combout ))

	.dataa(\inst_mult_2to1_4|res_o[26]~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add1~49 ),
	.combout(\inst_instr_memory|Add1~50_combout ),
	.cout(\inst_instr_memory|Add1~51 ));
// synopsys translate_off
defparam \inst_instr_memory|Add1~50 .lut_mask = 16'h5A5F;
defparam \inst_instr_memory|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N22
cycloneive_lcell_comb \inst_instr_memory|Add1~52 (
// Equation(s):
// \inst_instr_memory|Add1~52_combout  = (\inst_mult_2to1_4|res_o[27]~21_combout  & (\inst_instr_memory|Add1~51  $ (GND))) # (!\inst_mult_2to1_4|res_o[27]~21_combout  & (!\inst_instr_memory|Add1~51  & VCC))
// \inst_instr_memory|Add1~53  = CARRY((\inst_mult_2to1_4|res_o[27]~21_combout  & !\inst_instr_memory|Add1~51 ))

	.dataa(\inst_mult_2to1_4|res_o[27]~21_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add1~51 ),
	.combout(\inst_instr_memory|Add1~52_combout ),
	.cout(\inst_instr_memory|Add1~53 ));
// synopsys translate_off
defparam \inst_instr_memory|Add1~52 .lut_mask = 16'hA50A;
defparam \inst_instr_memory|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N24
cycloneive_lcell_comb \inst_instr_memory|Add1~54 (
// Equation(s):
// \inst_instr_memory|Add1~54_combout  = (\inst_mult_2to1_4|res_o[28]~20_combout  & (!\inst_instr_memory|Add1~53 )) # (!\inst_mult_2to1_4|res_o[28]~20_combout  & ((\inst_instr_memory|Add1~53 ) # (GND)))
// \inst_instr_memory|Add1~55  = CARRY((!\inst_instr_memory|Add1~53 ) # (!\inst_mult_2to1_4|res_o[28]~20_combout ))

	.dataa(\inst_mult_2to1_4|res_o[28]~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add1~53 ),
	.combout(\inst_instr_memory|Add1~54_combout ),
	.cout(\inst_instr_memory|Add1~55 ));
// synopsys translate_off
defparam \inst_instr_memory|Add1~54 .lut_mask = 16'h5A5F;
defparam \inst_instr_memory|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N26
cycloneive_lcell_comb \inst_instr_memory|Add1~56 (
// Equation(s):
// \inst_instr_memory|Add1~56_combout  = (\inst_mult_2to1_4|res_o[29]~19_combout  & (\inst_instr_memory|Add1~55  $ (GND))) # (!\inst_mult_2to1_4|res_o[29]~19_combout  & (!\inst_instr_memory|Add1~55  & VCC))
// \inst_instr_memory|Add1~57  = CARRY((\inst_mult_2to1_4|res_o[29]~19_combout  & !\inst_instr_memory|Add1~55 ))

	.dataa(\inst_mult_2to1_4|res_o[29]~19_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add1~55 ),
	.combout(\inst_instr_memory|Add1~56_combout ),
	.cout(\inst_instr_memory|Add1~57 ));
// synopsys translate_off
defparam \inst_instr_memory|Add1~56 .lut_mask = 16'hA50A;
defparam \inst_instr_memory|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N30
cycloneive_lcell_comb \inst_instr_memory|LessThan2~8 (
// Equation(s):
// \inst_instr_memory|LessThan2~8_combout  = (\inst_instr_memory|Add1~56_combout ) # (\inst_instr_memory|Add1~54_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst_instr_memory|Add1~56_combout ),
	.datad(\inst_instr_memory|Add1~54_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|LessThan2~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|LessThan2~8 .lut_mask = 16'hFFF0;
defparam \inst_instr_memory|LessThan2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N28
cycloneive_lcell_comb \inst_instr_memory|Add1~58 (
// Equation(s):
// \inst_instr_memory|Add1~58_combout  = (\inst_mult_2to1_4|res_o[30]~18_combout  & (!\inst_instr_memory|Add1~57 )) # (!\inst_mult_2to1_4|res_o[30]~18_combout  & ((\inst_instr_memory|Add1~57 ) # (GND)))
// \inst_instr_memory|Add1~59  = CARRY((!\inst_instr_memory|Add1~57 ) # (!\inst_mult_2to1_4|res_o[30]~18_combout ))

	.dataa(gnd),
	.datab(\inst_mult_2to1_4|res_o[30]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add1~57 ),
	.combout(\inst_instr_memory|Add1~58_combout ),
	.cout(\inst_instr_memory|Add1~59 ));
// synopsys translate_off
defparam \inst_instr_memory|Add1~58 .lut_mask = 16'h3C3F;
defparam \inst_instr_memory|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y27_N30
cycloneive_lcell_comb \inst_instr_memory|Add1~60 (
// Equation(s):
// \inst_instr_memory|Add1~60_combout  = \inst_instr_memory|Add1~59  $ (!\inst_mult_2to1_4|res_o[31]~31_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_mult_2to1_4|res_o[31]~31_combout ),
	.cin(\inst_instr_memory|Add1~59 ),
	.combout(\inst_instr_memory|Add1~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|Add1~60 .lut_mask = 16'hF00F;
defparam \inst_instr_memory|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N4
cycloneive_lcell_comb \inst_instr_memory|LessThan2~5 (
// Equation(s):
// \inst_instr_memory|LessThan2~5_combout  = (\inst_instr_memory|Add1~38_combout ) # ((\inst_instr_memory|Add1~36_combout ) # ((\inst_instr_memory|Add1~34_combout ) # (\inst_instr_memory|Add1~40_combout )))

	.dataa(\inst_instr_memory|Add1~38_combout ),
	.datab(\inst_instr_memory|Add1~36_combout ),
	.datac(\inst_instr_memory|Add1~34_combout ),
	.datad(\inst_instr_memory|Add1~40_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|LessThan2~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|LessThan2~5 .lut_mask = 16'hFFFE;
defparam \inst_instr_memory|LessThan2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N22
cycloneive_lcell_comb \inst_instr_memory|LessThan2~6 (
// Equation(s):
// \inst_instr_memory|LessThan2~6_combout  = (\inst_instr_memory|Add1~46_combout ) # ((\inst_instr_memory|Add1~44_combout ) # ((\inst_instr_memory|LessThan2~5_combout ) # (\inst_instr_memory|Add1~42_combout )))

	.dataa(\inst_instr_memory|Add1~46_combout ),
	.datab(\inst_instr_memory|Add1~44_combout ),
	.datac(\inst_instr_memory|LessThan2~5_combout ),
	.datad(\inst_instr_memory|Add1~42_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|LessThan2~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|LessThan2~6 .lut_mask = 16'hFFFE;
defparam \inst_instr_memory|LessThan2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N8
cycloneive_lcell_comb \inst_instr_memory|LessThan2~7 (
// Equation(s):
// \inst_instr_memory|LessThan2~7_combout  = (\inst_instr_memory|Add1~48_combout ) # ((\inst_instr_memory|Add1~50_combout ) # ((\inst_instr_memory|LessThan2~6_combout ) # (\inst_instr_memory|Add1~52_combout )))

	.dataa(\inst_instr_memory|Add1~48_combout ),
	.datab(\inst_instr_memory|Add1~50_combout ),
	.datac(\inst_instr_memory|LessThan2~6_combout ),
	.datad(\inst_instr_memory|Add1~52_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|LessThan2~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|LessThan2~7 .lut_mask = 16'hFFFE;
defparam \inst_instr_memory|LessThan2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N28
cycloneive_lcell_comb \inst_instr_memory|LessThan2~9 (
// Equation(s):
// \inst_instr_memory|LessThan2~9_combout  = (\inst_instr_memory|LessThan2~8_combout ) # ((\inst_instr_memory|Add1~60_combout ) # ((\inst_instr_memory|LessThan2~7_combout ) # (\inst_instr_memory|Add1~58_combout )))

	.dataa(\inst_instr_memory|LessThan2~8_combout ),
	.datab(\inst_instr_memory|Add1~60_combout ),
	.datac(\inst_instr_memory|LessThan2~7_combout ),
	.datad(\inst_instr_memory|Add1~58_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|LessThan2~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|LessThan2~9 .lut_mask = 16'hFFFE;
defparam \inst_instr_memory|LessThan2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N24
cycloneive_lcell_comb \inst_instr_memory|mem~3 (
// Equation(s):
// \inst_instr_memory|mem~3_combout  = ((\inst_mult_2to1_4|res_o[0]~1_combout ) # ((\inst_instr_memory|LessThan2~4_combout ) # (\inst_instr_memory|LessThan2~9_combout ))) # (!\inst_instr_memory|Add1~0_combout )

	.dataa(\inst_instr_memory|Add1~0_combout ),
	.datab(\inst_mult_2to1_4|res_o[0]~1_combout ),
	.datac(\inst_instr_memory|LessThan2~4_combout ),
	.datad(\inst_instr_memory|LessThan2~9_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~3 .lut_mask = 16'hFFFD;
defparam \inst_instr_memory|mem~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N16
cycloneive_lcell_comb \inst_instr_memory|mem~5 (
// Equation(s):
// \inst_instr_memory|mem~5_combout  = (\inst_instr_memory|mem~3_combout  & ((\inst_instr_memory|LessThan3~4_combout ) # ((\inst_instr_memory|mem~4_combout ) # (\inst_instr_memory|LessThan3~9_combout ))))

	.dataa(\inst_instr_memory|LessThan3~4_combout ),
	.datab(\inst_instr_memory|mem~4_combout ),
	.datac(\inst_instr_memory|LessThan3~9_combout ),
	.datad(\inst_instr_memory|mem~3_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~5 .lut_mask = 16'hFE00;
defparam \inst_instr_memory|mem~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y32_N0
cycloneive_lcell_comb \inst_instr_memory|Add0~0 (
// Equation(s):
// \inst_instr_memory|Add0~0_combout  = \inst_mult_2to1_4|res_o[0]~1_combout  $ (VCC)
// \inst_instr_memory|Add0~1  = CARRY(\inst_mult_2to1_4|res_o[0]~1_combout )

	.dataa(\inst_mult_2to1_4|res_o[0]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst_instr_memory|Add0~0_combout ),
	.cout(\inst_instr_memory|Add0~1 ));
// synopsys translate_off
defparam \inst_instr_memory|Add0~0 .lut_mask = 16'h55AA;
defparam \inst_instr_memory|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y32_N2
cycloneive_lcell_comb \inst_instr_memory|Add0~2 (
// Equation(s):
// \inst_instr_memory|Add0~2_combout  = (\inst_mult_2to1_4|res_o[1]~0_combout  & (!\inst_instr_memory|Add0~1 )) # (!\inst_mult_2to1_4|res_o[1]~0_combout  & ((\inst_instr_memory|Add0~1 ) # (GND)))
// \inst_instr_memory|Add0~3  = CARRY((!\inst_instr_memory|Add0~1 ) # (!\inst_mult_2to1_4|res_o[1]~0_combout ))

	.dataa(gnd),
	.datab(\inst_mult_2to1_4|res_o[1]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add0~1 ),
	.combout(\inst_instr_memory|Add0~2_combout ),
	.cout(\inst_instr_memory|Add0~3 ));
// synopsys translate_off
defparam \inst_instr_memory|Add0~2 .lut_mask = 16'h3C3F;
defparam \inst_instr_memory|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y32_N4
cycloneive_lcell_comb \inst_instr_memory|Add0~4 (
// Equation(s):
// \inst_instr_memory|Add0~4_combout  = (\inst_mult_2to1_4|res_o[2]~2_combout  & (\inst_instr_memory|Add0~3  $ (GND))) # (!\inst_mult_2to1_4|res_o[2]~2_combout  & (!\inst_instr_memory|Add0~3  & VCC))
// \inst_instr_memory|Add0~5  = CARRY((\inst_mult_2to1_4|res_o[2]~2_combout  & !\inst_instr_memory|Add0~3 ))

	.dataa(gnd),
	.datab(\inst_mult_2to1_4|res_o[2]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add0~3 ),
	.combout(\inst_instr_memory|Add0~4_combout ),
	.cout(\inst_instr_memory|Add0~5 ));
// synopsys translate_off
defparam \inst_instr_memory|Add0~4 .lut_mask = 16'hC30C;
defparam \inst_instr_memory|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y32_N6
cycloneive_lcell_comb \inst_instr_memory|Add0~6 (
// Equation(s):
// \inst_instr_memory|Add0~6_combout  = (\inst_mult_2to1_4|res_o[3]~3_combout  & (!\inst_instr_memory|Add0~5 )) # (!\inst_mult_2to1_4|res_o[3]~3_combout  & ((\inst_instr_memory|Add0~5 ) # (GND)))
// \inst_instr_memory|Add0~7  = CARRY((!\inst_instr_memory|Add0~5 ) # (!\inst_mult_2to1_4|res_o[3]~3_combout ))

	.dataa(\inst_mult_2to1_4|res_o[3]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add0~5 ),
	.combout(\inst_instr_memory|Add0~6_combout ),
	.cout(\inst_instr_memory|Add0~7 ));
// synopsys translate_off
defparam \inst_instr_memory|Add0~6 .lut_mask = 16'h5A5F;
defparam \inst_instr_memory|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y32_N8
cycloneive_lcell_comb \inst_instr_memory|Add0~8 (
// Equation(s):
// \inst_instr_memory|Add0~8_combout  = (\inst_mult_2to1_4|res_o[4]~4_combout  & (\inst_instr_memory|Add0~7  $ (GND))) # (!\inst_mult_2to1_4|res_o[4]~4_combout  & (!\inst_instr_memory|Add0~7  & VCC))
// \inst_instr_memory|Add0~9  = CARRY((\inst_mult_2to1_4|res_o[4]~4_combout  & !\inst_instr_memory|Add0~7 ))

	.dataa(gnd),
	.datab(\inst_mult_2to1_4|res_o[4]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add0~7 ),
	.combout(\inst_instr_memory|Add0~8_combout ),
	.cout(\inst_instr_memory|Add0~9 ));
// synopsys translate_off
defparam \inst_instr_memory|Add0~8 .lut_mask = 16'hC30C;
defparam \inst_instr_memory|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y32_N10
cycloneive_lcell_comb \inst_instr_memory|Add0~10 (
// Equation(s):
// \inst_instr_memory|Add0~10_combout  = (\inst_mult_2to1_4|res_o[5]~5_combout  & (!\inst_instr_memory|Add0~9 )) # (!\inst_mult_2to1_4|res_o[5]~5_combout  & ((\inst_instr_memory|Add0~9 ) # (GND)))
// \inst_instr_memory|Add0~11  = CARRY((!\inst_instr_memory|Add0~9 ) # (!\inst_mult_2to1_4|res_o[5]~5_combout ))

	.dataa(gnd),
	.datab(\inst_mult_2to1_4|res_o[5]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add0~9 ),
	.combout(\inst_instr_memory|Add0~10_combout ),
	.cout(\inst_instr_memory|Add0~11 ));
// synopsys translate_off
defparam \inst_instr_memory|Add0~10 .lut_mask = 16'h3C3F;
defparam \inst_instr_memory|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y32_N12
cycloneive_lcell_comb \inst_instr_memory|Add0~12 (
// Equation(s):
// \inst_instr_memory|Add0~12_combout  = (\inst_mult_2to1_4|res_o[6]~6_combout  & (\inst_instr_memory|Add0~11  $ (GND))) # (!\inst_mult_2to1_4|res_o[6]~6_combout  & (!\inst_instr_memory|Add0~11  & VCC))
// \inst_instr_memory|Add0~13  = CARRY((\inst_mult_2to1_4|res_o[6]~6_combout  & !\inst_instr_memory|Add0~11 ))

	.dataa(\inst_mult_2to1_4|res_o[6]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add0~11 ),
	.combout(\inst_instr_memory|Add0~12_combout ),
	.cout(\inst_instr_memory|Add0~13 ));
// synopsys translate_off
defparam \inst_instr_memory|Add0~12 .lut_mask = 16'hA50A;
defparam \inst_instr_memory|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y32_N14
cycloneive_lcell_comb \inst_instr_memory|Add0~14 (
// Equation(s):
// \inst_instr_memory|Add0~14_combout  = (\inst_mult_2to1_4|res_o[7]~7_combout  & (!\inst_instr_memory|Add0~13 )) # (!\inst_mult_2to1_4|res_o[7]~7_combout  & ((\inst_instr_memory|Add0~13 ) # (GND)))
// \inst_instr_memory|Add0~15  = CARRY((!\inst_instr_memory|Add0~13 ) # (!\inst_mult_2to1_4|res_o[7]~7_combout ))

	.dataa(\inst_mult_2to1_4|res_o[7]~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add0~13 ),
	.combout(\inst_instr_memory|Add0~14_combout ),
	.cout(\inst_instr_memory|Add0~15 ));
// synopsys translate_off
defparam \inst_instr_memory|Add0~14 .lut_mask = 16'h5A5F;
defparam \inst_instr_memory|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y32_N16
cycloneive_lcell_comb \inst_instr_memory|Add0~16 (
// Equation(s):
// \inst_instr_memory|Add0~16_combout  = (\inst_mult_2to1_4|res_o[8]~8_combout  & (\inst_instr_memory|Add0~15  $ (GND))) # (!\inst_mult_2to1_4|res_o[8]~8_combout  & (!\inst_instr_memory|Add0~15  & VCC))
// \inst_instr_memory|Add0~17  = CARRY((\inst_mult_2to1_4|res_o[8]~8_combout  & !\inst_instr_memory|Add0~15 ))

	.dataa(gnd),
	.datab(\inst_mult_2to1_4|res_o[8]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add0~15 ),
	.combout(\inst_instr_memory|Add0~16_combout ),
	.cout(\inst_instr_memory|Add0~17 ));
// synopsys translate_off
defparam \inst_instr_memory|Add0~16 .lut_mask = 16'hC30C;
defparam \inst_instr_memory|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y32_N18
cycloneive_lcell_comb \inst_instr_memory|Add0~18 (
// Equation(s):
// \inst_instr_memory|Add0~18_combout  = (\inst_mult_2to1_4|res_o[9]~9_combout  & (!\inst_instr_memory|Add0~17 )) # (!\inst_mult_2to1_4|res_o[9]~9_combout  & ((\inst_instr_memory|Add0~17 ) # (GND)))
// \inst_instr_memory|Add0~19  = CARRY((!\inst_instr_memory|Add0~17 ) # (!\inst_mult_2to1_4|res_o[9]~9_combout ))

	.dataa(\inst_mult_2to1_4|res_o[9]~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add0~17 ),
	.combout(\inst_instr_memory|Add0~18_combout ),
	.cout(\inst_instr_memory|Add0~19 ));
// synopsys translate_off
defparam \inst_instr_memory|Add0~18 .lut_mask = 16'h5A5F;
defparam \inst_instr_memory|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y32_N22
cycloneive_lcell_comb \inst_instr_memory|LessThan1~1 (
// Equation(s):
// \inst_instr_memory|LessThan1~1_combout  = (\inst_instr_memory|Add0~18_combout ) # ((\inst_instr_memory|Add0~14_combout ) # ((\inst_instr_memory|Add0~12_combout ) # (\inst_instr_memory|Add0~16_combout )))

	.dataa(\inst_instr_memory|Add0~18_combout ),
	.datab(\inst_instr_memory|Add0~14_combout ),
	.datac(\inst_instr_memory|Add0~12_combout ),
	.datad(\inst_instr_memory|Add0~16_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|LessThan1~1 .lut_mask = 16'hFFFE;
defparam \inst_instr_memory|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y32_N16
cycloneive_lcell_comb \inst_instr_memory|LessThan1~0 (
// Equation(s):
// \inst_instr_memory|LessThan1~0_combout  = (\inst_instr_memory|Add0~6_combout ) # ((\inst_instr_memory|Add0~10_combout ) # ((\inst_instr_memory|Add0~8_combout ) # (\inst_instr_memory|Add0~4_combout )))

	.dataa(\inst_instr_memory|Add0~6_combout ),
	.datab(\inst_instr_memory|Add0~10_combout ),
	.datac(\inst_instr_memory|Add0~8_combout ),
	.datad(\inst_instr_memory|Add0~4_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|LessThan1~0 .lut_mask = 16'hFFFE;
defparam \inst_instr_memory|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y32_N20
cycloneive_lcell_comb \inst_instr_memory|Add0~20 (
// Equation(s):
// \inst_instr_memory|Add0~20_combout  = (\inst_mult_2to1_4|res_o[10]~10_combout  & (\inst_instr_memory|Add0~19  $ (GND))) # (!\inst_mult_2to1_4|res_o[10]~10_combout  & (!\inst_instr_memory|Add0~19  & VCC))
// \inst_instr_memory|Add0~21  = CARRY((\inst_mult_2to1_4|res_o[10]~10_combout  & !\inst_instr_memory|Add0~19 ))

	.dataa(gnd),
	.datab(\inst_mult_2to1_4|res_o[10]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add0~19 ),
	.combout(\inst_instr_memory|Add0~20_combout ),
	.cout(\inst_instr_memory|Add0~21 ));
// synopsys translate_off
defparam \inst_instr_memory|Add0~20 .lut_mask = 16'hC30C;
defparam \inst_instr_memory|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y32_N22
cycloneive_lcell_comb \inst_instr_memory|Add0~22 (
// Equation(s):
// \inst_instr_memory|Add0~22_combout  = (\inst_mult_2to1_4|res_o[11]~11_combout  & (!\inst_instr_memory|Add0~21 )) # (!\inst_mult_2to1_4|res_o[11]~11_combout  & ((\inst_instr_memory|Add0~21 ) # (GND)))
// \inst_instr_memory|Add0~23  = CARRY((!\inst_instr_memory|Add0~21 ) # (!\inst_mult_2to1_4|res_o[11]~11_combout ))

	.dataa(gnd),
	.datab(\inst_mult_2to1_4|res_o[11]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add0~21 ),
	.combout(\inst_instr_memory|Add0~22_combout ),
	.cout(\inst_instr_memory|Add0~23 ));
// synopsys translate_off
defparam \inst_instr_memory|Add0~22 .lut_mask = 16'h3C3F;
defparam \inst_instr_memory|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y32_N24
cycloneive_lcell_comb \inst_instr_memory|Add0~24 (
// Equation(s):
// \inst_instr_memory|Add0~24_combout  = (\inst_mult_2to1_4|res_o[12]~12_combout  & (\inst_instr_memory|Add0~23  $ (GND))) # (!\inst_mult_2to1_4|res_o[12]~12_combout  & (!\inst_instr_memory|Add0~23  & VCC))
// \inst_instr_memory|Add0~25  = CARRY((\inst_mult_2to1_4|res_o[12]~12_combout  & !\inst_instr_memory|Add0~23 ))

	.dataa(gnd),
	.datab(\inst_mult_2to1_4|res_o[12]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add0~23 ),
	.combout(\inst_instr_memory|Add0~24_combout ),
	.cout(\inst_instr_memory|Add0~25 ));
// synopsys translate_off
defparam \inst_instr_memory|Add0~24 .lut_mask = 16'hC30C;
defparam \inst_instr_memory|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y32_N26
cycloneive_lcell_comb \inst_instr_memory|Add0~26 (
// Equation(s):
// \inst_instr_memory|Add0~26_combout  = (\inst_mult_2to1_4|res_o[13]~13_combout  & (!\inst_instr_memory|Add0~25 )) # (!\inst_mult_2to1_4|res_o[13]~13_combout  & ((\inst_instr_memory|Add0~25 ) # (GND)))
// \inst_instr_memory|Add0~27  = CARRY((!\inst_instr_memory|Add0~25 ) # (!\inst_mult_2to1_4|res_o[13]~13_combout ))

	.dataa(gnd),
	.datab(\inst_mult_2to1_4|res_o[13]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add0~25 ),
	.combout(\inst_instr_memory|Add0~26_combout ),
	.cout(\inst_instr_memory|Add0~27 ));
// synopsys translate_off
defparam \inst_instr_memory|Add0~26 .lut_mask = 16'h3C3F;
defparam \inst_instr_memory|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y32_N28
cycloneive_lcell_comb \inst_instr_memory|Add0~28 (
// Equation(s):
// \inst_instr_memory|Add0~28_combout  = (\inst_mult_2to1_4|res_o[14]~14_combout  & (\inst_instr_memory|Add0~27  $ (GND))) # (!\inst_mult_2to1_4|res_o[14]~14_combout  & (!\inst_instr_memory|Add0~27  & VCC))
// \inst_instr_memory|Add0~29  = CARRY((\inst_mult_2to1_4|res_o[14]~14_combout  & !\inst_instr_memory|Add0~27 ))

	.dataa(\inst_mult_2to1_4|res_o[14]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add0~27 ),
	.combout(\inst_instr_memory|Add0~28_combout ),
	.cout(\inst_instr_memory|Add0~29 ));
// synopsys translate_off
defparam \inst_instr_memory|Add0~28 .lut_mask = 16'hA50A;
defparam \inst_instr_memory|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y32_N30
cycloneive_lcell_comb \inst_instr_memory|Add0~30 (
// Equation(s):
// \inst_instr_memory|Add0~30_combout  = (\inst_mult_2to1_4|res_o[15]~15_combout  & (!\inst_instr_memory|Add0~29 )) # (!\inst_mult_2to1_4|res_o[15]~15_combout  & ((\inst_instr_memory|Add0~29 ) # (GND)))
// \inst_instr_memory|Add0~31  = CARRY((!\inst_instr_memory|Add0~29 ) # (!\inst_mult_2to1_4|res_o[15]~15_combout ))

	.dataa(\inst_mult_2to1_4|res_o[15]~15_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add0~29 ),
	.combout(\inst_instr_memory|Add0~30_combout ),
	.cout(\inst_instr_memory|Add0~31 ));
// synopsys translate_off
defparam \inst_instr_memory|Add0~30 .lut_mask = 16'h5A5F;
defparam \inst_instr_memory|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y31_N0
cycloneive_lcell_comb \inst_instr_memory|Add0~32 (
// Equation(s):
// \inst_instr_memory|Add0~32_combout  = (\inst_mult_2to1_4|res_o[16]~16_combout  & (\inst_instr_memory|Add0~31  $ (GND))) # (!\inst_mult_2to1_4|res_o[16]~16_combout  & (!\inst_instr_memory|Add0~31  & VCC))
// \inst_instr_memory|Add0~33  = CARRY((\inst_mult_2to1_4|res_o[16]~16_combout  & !\inst_instr_memory|Add0~31 ))

	.dataa(\inst_mult_2to1_4|res_o[16]~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add0~31 ),
	.combout(\inst_instr_memory|Add0~32_combout ),
	.cout(\inst_instr_memory|Add0~33 ));
// synopsys translate_off
defparam \inst_instr_memory|Add0~32 .lut_mask = 16'hA50A;
defparam \inst_instr_memory|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y31_N2
cycloneive_lcell_comb \inst_instr_memory|Add0~34 (
// Equation(s):
// \inst_instr_memory|Add0~34_combout  = (\inst_mult_2to1_4|res_o[17]~17_combout  & (!\inst_instr_memory|Add0~33 )) # (!\inst_mult_2to1_4|res_o[17]~17_combout  & ((\inst_instr_memory|Add0~33 ) # (GND)))
// \inst_instr_memory|Add0~35  = CARRY((!\inst_instr_memory|Add0~33 ) # (!\inst_mult_2to1_4|res_o[17]~17_combout ))

	.dataa(gnd),
	.datab(\inst_mult_2to1_4|res_o[17]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add0~33 ),
	.combout(\inst_instr_memory|Add0~34_combout ),
	.cout(\inst_instr_memory|Add0~35 ));
// synopsys translate_off
defparam \inst_instr_memory|Add0~34 .lut_mask = 16'h3C3F;
defparam \inst_instr_memory|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y32_N30
cycloneive_lcell_comb \inst_instr_memory|LessThan1~3 (
// Equation(s):
// \inst_instr_memory|LessThan1~3_combout  = (\inst_instr_memory|Add0~30_combout ) # ((\inst_instr_memory|Add0~28_combout ) # ((\inst_instr_memory|Add0~32_combout ) # (\inst_instr_memory|Add0~34_combout )))

	.dataa(\inst_instr_memory|Add0~30_combout ),
	.datab(\inst_instr_memory|Add0~28_combout ),
	.datac(\inst_instr_memory|Add0~32_combout ),
	.datad(\inst_instr_memory|Add0~34_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|LessThan1~3 .lut_mask = 16'hFFFE;
defparam \inst_instr_memory|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y32_N28
cycloneive_lcell_comb \inst_instr_memory|LessThan1~2 (
// Equation(s):
// \inst_instr_memory|LessThan1~2_combout  = (\inst_instr_memory|Add0~24_combout ) # ((\inst_instr_memory|Add0~22_combout ) # ((\inst_instr_memory|Add0~20_combout ) # (\inst_instr_memory|Add0~26_combout )))

	.dataa(\inst_instr_memory|Add0~24_combout ),
	.datab(\inst_instr_memory|Add0~22_combout ),
	.datac(\inst_instr_memory|Add0~20_combout ),
	.datad(\inst_instr_memory|Add0~26_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|LessThan1~2 .lut_mask = 16'hFFFE;
defparam \inst_instr_memory|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y32_N24
cycloneive_lcell_comb \inst_instr_memory|LessThan1~4 (
// Equation(s):
// \inst_instr_memory|LessThan1~4_combout  = (\inst_instr_memory|LessThan1~1_combout ) # ((\inst_instr_memory|LessThan1~0_combout ) # ((\inst_instr_memory|LessThan1~3_combout ) # (\inst_instr_memory|LessThan1~2_combout )))

	.dataa(\inst_instr_memory|LessThan1~1_combout ),
	.datab(\inst_instr_memory|LessThan1~0_combout ),
	.datac(\inst_instr_memory|LessThan1~3_combout ),
	.datad(\inst_instr_memory|LessThan1~2_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|LessThan1~4 .lut_mask = 16'hFFFE;
defparam \inst_instr_memory|LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y31_N4
cycloneive_lcell_comb \inst_instr_memory|Add0~36 (
// Equation(s):
// \inst_instr_memory|Add0~36_combout  = (\inst_mult_2to1_4|res_o[18]~30_combout  & (\inst_instr_memory|Add0~35  $ (GND))) # (!\inst_mult_2to1_4|res_o[18]~30_combout  & (!\inst_instr_memory|Add0~35  & VCC))
// \inst_instr_memory|Add0~37  = CARRY((\inst_mult_2to1_4|res_o[18]~30_combout  & !\inst_instr_memory|Add0~35 ))

	.dataa(\inst_mult_2to1_4|res_o[18]~30_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add0~35 ),
	.combout(\inst_instr_memory|Add0~36_combout ),
	.cout(\inst_instr_memory|Add0~37 ));
// synopsys translate_off
defparam \inst_instr_memory|Add0~36 .lut_mask = 16'hA50A;
defparam \inst_instr_memory|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y31_N6
cycloneive_lcell_comb \inst_instr_memory|Add0~38 (
// Equation(s):
// \inst_instr_memory|Add0~38_combout  = (\inst_mult_2to1_4|res_o[19]~29_combout  & (!\inst_instr_memory|Add0~37 )) # (!\inst_mult_2to1_4|res_o[19]~29_combout  & ((\inst_instr_memory|Add0~37 ) # (GND)))
// \inst_instr_memory|Add0~39  = CARRY((!\inst_instr_memory|Add0~37 ) # (!\inst_mult_2to1_4|res_o[19]~29_combout ))

	.dataa(gnd),
	.datab(\inst_mult_2to1_4|res_o[19]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add0~37 ),
	.combout(\inst_instr_memory|Add0~38_combout ),
	.cout(\inst_instr_memory|Add0~39 ));
// synopsys translate_off
defparam \inst_instr_memory|Add0~38 .lut_mask = 16'h3C3F;
defparam \inst_instr_memory|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y31_N8
cycloneive_lcell_comb \inst_instr_memory|Add0~40 (
// Equation(s):
// \inst_instr_memory|Add0~40_combout  = (\inst_mult_2to1_4|res_o[20]~28_combout  & (\inst_instr_memory|Add0~39  $ (GND))) # (!\inst_mult_2to1_4|res_o[20]~28_combout  & (!\inst_instr_memory|Add0~39  & VCC))
// \inst_instr_memory|Add0~41  = CARRY((\inst_mult_2to1_4|res_o[20]~28_combout  & !\inst_instr_memory|Add0~39 ))

	.dataa(gnd),
	.datab(\inst_mult_2to1_4|res_o[20]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add0~39 ),
	.combout(\inst_instr_memory|Add0~40_combout ),
	.cout(\inst_instr_memory|Add0~41 ));
// synopsys translate_off
defparam \inst_instr_memory|Add0~40 .lut_mask = 16'hC30C;
defparam \inst_instr_memory|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y31_N10
cycloneive_lcell_comb \inst_instr_memory|Add0~42 (
// Equation(s):
// \inst_instr_memory|Add0~42_combout  = (\inst_mult_2to1_4|res_o[21]~27_combout  & (!\inst_instr_memory|Add0~41 )) # (!\inst_mult_2to1_4|res_o[21]~27_combout  & ((\inst_instr_memory|Add0~41 ) # (GND)))
// \inst_instr_memory|Add0~43  = CARRY((!\inst_instr_memory|Add0~41 ) # (!\inst_mult_2to1_4|res_o[21]~27_combout ))

	.dataa(gnd),
	.datab(\inst_mult_2to1_4|res_o[21]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add0~41 ),
	.combout(\inst_instr_memory|Add0~42_combout ),
	.cout(\inst_instr_memory|Add0~43 ));
// synopsys translate_off
defparam \inst_instr_memory|Add0~42 .lut_mask = 16'h3C3F;
defparam \inst_instr_memory|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y31_N12
cycloneive_lcell_comb \inst_instr_memory|Add0~44 (
// Equation(s):
// \inst_instr_memory|Add0~44_combout  = (\inst_mult_2to1_4|res_o[22]~26_combout  & (\inst_instr_memory|Add0~43  $ (GND))) # (!\inst_mult_2to1_4|res_o[22]~26_combout  & (!\inst_instr_memory|Add0~43  & VCC))
// \inst_instr_memory|Add0~45  = CARRY((\inst_mult_2to1_4|res_o[22]~26_combout  & !\inst_instr_memory|Add0~43 ))

	.dataa(\inst_mult_2to1_4|res_o[22]~26_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add0~43 ),
	.combout(\inst_instr_memory|Add0~44_combout ),
	.cout(\inst_instr_memory|Add0~45 ));
// synopsys translate_off
defparam \inst_instr_memory|Add0~44 .lut_mask = 16'hA50A;
defparam \inst_instr_memory|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y31_N14
cycloneive_lcell_comb \inst_instr_memory|Add0~46 (
// Equation(s):
// \inst_instr_memory|Add0~46_combout  = (\inst_mult_2to1_4|res_o[23]~25_combout  & (!\inst_instr_memory|Add0~45 )) # (!\inst_mult_2to1_4|res_o[23]~25_combout  & ((\inst_instr_memory|Add0~45 ) # (GND)))
// \inst_instr_memory|Add0~47  = CARRY((!\inst_instr_memory|Add0~45 ) # (!\inst_mult_2to1_4|res_o[23]~25_combout ))

	.dataa(\inst_mult_2to1_4|res_o[23]~25_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add0~45 ),
	.combout(\inst_instr_memory|Add0~46_combout ),
	.cout(\inst_instr_memory|Add0~47 ));
// synopsys translate_off
defparam \inst_instr_memory|Add0~46 .lut_mask = 16'h5A5F;
defparam \inst_instr_memory|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y31_N16
cycloneive_lcell_comb \inst_instr_memory|Add0~48 (
// Equation(s):
// \inst_instr_memory|Add0~48_combout  = (\inst_mult_2to1_4|res_o[24]~24_combout  & (\inst_instr_memory|Add0~47  $ (GND))) # (!\inst_mult_2to1_4|res_o[24]~24_combout  & (!\inst_instr_memory|Add0~47  & VCC))
// \inst_instr_memory|Add0~49  = CARRY((\inst_mult_2to1_4|res_o[24]~24_combout  & !\inst_instr_memory|Add0~47 ))

	.dataa(gnd),
	.datab(\inst_mult_2to1_4|res_o[24]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add0~47 ),
	.combout(\inst_instr_memory|Add0~48_combout ),
	.cout(\inst_instr_memory|Add0~49 ));
// synopsys translate_off
defparam \inst_instr_memory|Add0~48 .lut_mask = 16'hC30C;
defparam \inst_instr_memory|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y31_N18
cycloneive_lcell_comb \inst_instr_memory|Add0~50 (
// Equation(s):
// \inst_instr_memory|Add0~50_combout  = (\inst_mult_2to1_4|res_o[25]~23_combout  & (!\inst_instr_memory|Add0~49 )) # (!\inst_mult_2to1_4|res_o[25]~23_combout  & ((\inst_instr_memory|Add0~49 ) # (GND)))
// \inst_instr_memory|Add0~51  = CARRY((!\inst_instr_memory|Add0~49 ) # (!\inst_mult_2to1_4|res_o[25]~23_combout ))

	.dataa(gnd),
	.datab(\inst_mult_2to1_4|res_o[25]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add0~49 ),
	.combout(\inst_instr_memory|Add0~50_combout ),
	.cout(\inst_instr_memory|Add0~51 ));
// synopsys translate_off
defparam \inst_instr_memory|Add0~50 .lut_mask = 16'h3C3F;
defparam \inst_instr_memory|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y31_N20
cycloneive_lcell_comb \inst_instr_memory|Add0~52 (
// Equation(s):
// \inst_instr_memory|Add0~52_combout  = (\inst_mult_2to1_4|res_o[26]~22_combout  & (\inst_instr_memory|Add0~51  $ (GND))) # (!\inst_mult_2to1_4|res_o[26]~22_combout  & (!\inst_instr_memory|Add0~51  & VCC))
// \inst_instr_memory|Add0~53  = CARRY((\inst_mult_2to1_4|res_o[26]~22_combout  & !\inst_instr_memory|Add0~51 ))

	.dataa(\inst_mult_2to1_4|res_o[26]~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add0~51 ),
	.combout(\inst_instr_memory|Add0~52_combout ),
	.cout(\inst_instr_memory|Add0~53 ));
// synopsys translate_off
defparam \inst_instr_memory|Add0~52 .lut_mask = 16'hA50A;
defparam \inst_instr_memory|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y31_N22
cycloneive_lcell_comb \inst_instr_memory|Add0~54 (
// Equation(s):
// \inst_instr_memory|Add0~54_combout  = (\inst_mult_2to1_4|res_o[27]~21_combout  & (!\inst_instr_memory|Add0~53 )) # (!\inst_mult_2to1_4|res_o[27]~21_combout  & ((\inst_instr_memory|Add0~53 ) # (GND)))
// \inst_instr_memory|Add0~55  = CARRY((!\inst_instr_memory|Add0~53 ) # (!\inst_mult_2to1_4|res_o[27]~21_combout ))

	.dataa(gnd),
	.datab(\inst_mult_2to1_4|res_o[27]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add0~53 ),
	.combout(\inst_instr_memory|Add0~54_combout ),
	.cout(\inst_instr_memory|Add0~55 ));
// synopsys translate_off
defparam \inst_instr_memory|Add0~54 .lut_mask = 16'h3C3F;
defparam \inst_instr_memory|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y31_N24
cycloneive_lcell_comb \inst_instr_memory|Add0~56 (
// Equation(s):
// \inst_instr_memory|Add0~56_combout  = (\inst_mult_2to1_4|res_o[28]~20_combout  & (\inst_instr_memory|Add0~55  $ (GND))) # (!\inst_mult_2to1_4|res_o[28]~20_combout  & (!\inst_instr_memory|Add0~55  & VCC))
// \inst_instr_memory|Add0~57  = CARRY((\inst_mult_2to1_4|res_o[28]~20_combout  & !\inst_instr_memory|Add0~55 ))

	.dataa(gnd),
	.datab(\inst_mult_2to1_4|res_o[28]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add0~55 ),
	.combout(\inst_instr_memory|Add0~56_combout ),
	.cout(\inst_instr_memory|Add0~57 ));
// synopsys translate_off
defparam \inst_instr_memory|Add0~56 .lut_mask = 16'hC30C;
defparam \inst_instr_memory|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y31_N26
cycloneive_lcell_comb \inst_instr_memory|Add0~58 (
// Equation(s):
// \inst_instr_memory|Add0~58_combout  = (\inst_mult_2to1_4|res_o[29]~19_combout  & (!\inst_instr_memory|Add0~57 )) # (!\inst_mult_2to1_4|res_o[29]~19_combout  & ((\inst_instr_memory|Add0~57 ) # (GND)))
// \inst_instr_memory|Add0~59  = CARRY((!\inst_instr_memory|Add0~57 ) # (!\inst_mult_2to1_4|res_o[29]~19_combout ))

	.dataa(gnd),
	.datab(\inst_mult_2to1_4|res_o[29]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add0~57 ),
	.combout(\inst_instr_memory|Add0~58_combout ),
	.cout(\inst_instr_memory|Add0~59 ));
// synopsys translate_off
defparam \inst_instr_memory|Add0~58 .lut_mask = 16'h3C3F;
defparam \inst_instr_memory|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y31_N28
cycloneive_lcell_comb \inst_instr_memory|Add0~60 (
// Equation(s):
// \inst_instr_memory|Add0~60_combout  = (\inst_mult_2to1_4|res_o[30]~18_combout  & (\inst_instr_memory|Add0~59  $ (GND))) # (!\inst_mult_2to1_4|res_o[30]~18_combout  & (!\inst_instr_memory|Add0~59  & VCC))
// \inst_instr_memory|Add0~61  = CARRY((\inst_mult_2to1_4|res_o[30]~18_combout  & !\inst_instr_memory|Add0~59 ))

	.dataa(gnd),
	.datab(\inst_mult_2to1_4|res_o[30]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_instr_memory|Add0~59 ),
	.combout(\inst_instr_memory|Add0~60_combout ),
	.cout(\inst_instr_memory|Add0~61 ));
// synopsys translate_off
defparam \inst_instr_memory|Add0~60 .lut_mask = 16'hC30C;
defparam \inst_instr_memory|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y31_N30
cycloneive_lcell_comb \inst_instr_memory|Add0~62 (
// Equation(s):
// \inst_instr_memory|Add0~62_combout  = \inst_instr_memory|Add0~61  $ (\inst_mult_2to1_4|res_o[31]~31_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_mult_2to1_4|res_o[31]~31_combout ),
	.cin(\inst_instr_memory|Add0~61 ),
	.combout(\inst_instr_memory|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|Add0~62 .lut_mask = 16'h0FF0;
defparam \inst_instr_memory|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y31_N16
cycloneive_lcell_comb \inst_instr_memory|LessThan1~5 (
// Equation(s):
// \inst_instr_memory|LessThan1~5_combout  = (\inst_instr_memory|Add0~38_combout ) # ((\inst_instr_memory|Add0~42_combout ) # ((\inst_instr_memory|Add0~40_combout ) # (\inst_instr_memory|Add0~36_combout )))

	.dataa(\inst_instr_memory|Add0~38_combout ),
	.datab(\inst_instr_memory|Add0~42_combout ),
	.datac(\inst_instr_memory|Add0~40_combout ),
	.datad(\inst_instr_memory|Add0~36_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|LessThan1~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|LessThan1~5 .lut_mask = 16'hFFFE;
defparam \inst_instr_memory|LessThan1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y31_N26
cycloneive_lcell_comb \inst_instr_memory|LessThan1~6 (
// Equation(s):
// \inst_instr_memory|LessThan1~6_combout  = (\inst_instr_memory|Add0~44_combout ) # ((\inst_instr_memory|Add0~48_combout ) # ((\inst_instr_memory|Add0~46_combout ) # (\inst_instr_memory|LessThan1~5_combout )))

	.dataa(\inst_instr_memory|Add0~44_combout ),
	.datab(\inst_instr_memory|Add0~48_combout ),
	.datac(\inst_instr_memory|Add0~46_combout ),
	.datad(\inst_instr_memory|LessThan1~5_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|LessThan1~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|LessThan1~6 .lut_mask = 16'hFFFE;
defparam \inst_instr_memory|LessThan1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y31_N12
cycloneive_lcell_comb \inst_instr_memory|LessThan1~7 (
// Equation(s):
// \inst_instr_memory|LessThan1~7_combout  = (\inst_instr_memory|Add0~52_combout ) # ((\inst_instr_memory|Add0~50_combout ) # ((\inst_instr_memory|LessThan1~6_combout ) # (\inst_instr_memory|Add0~54_combout )))

	.dataa(\inst_instr_memory|Add0~52_combout ),
	.datab(\inst_instr_memory|Add0~50_combout ),
	.datac(\inst_instr_memory|LessThan1~6_combout ),
	.datad(\inst_instr_memory|Add0~54_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|LessThan1~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|LessThan1~7 .lut_mask = 16'hFFFE;
defparam \inst_instr_memory|LessThan1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y31_N18
cycloneive_lcell_comb \inst_instr_memory|LessThan1~8 (
// Equation(s):
// \inst_instr_memory|LessThan1~8_combout  = (\inst_instr_memory|Add0~56_combout ) # (\inst_instr_memory|LessThan1~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst_instr_memory|Add0~56_combout ),
	.datad(\inst_instr_memory|LessThan1~7_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|LessThan1~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|LessThan1~8 .lut_mask = 16'hFFF0;
defparam \inst_instr_memory|LessThan1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y31_N0
cycloneive_lcell_comb \inst_instr_memory|LessThan1~9 (
// Equation(s):
// \inst_instr_memory|LessThan1~9_combout  = (\inst_instr_memory|Add0~62_combout ) # ((\inst_instr_memory|Add0~60_combout ) # ((\inst_instr_memory|Add0~58_combout ) # (\inst_instr_memory|LessThan1~8_combout )))

	.dataa(\inst_instr_memory|Add0~62_combout ),
	.datab(\inst_instr_memory|Add0~60_combout ),
	.datac(\inst_instr_memory|Add0~58_combout ),
	.datad(\inst_instr_memory|LessThan1~8_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|LessThan1~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|LessThan1~9 .lut_mask = 16'hFFFE;
defparam \inst_instr_memory|LessThan1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y31_N2
cycloneive_lcell_comb \inst_instr_memory|Decoder1~0 (
// Equation(s):
// \inst_instr_memory|Decoder1~0_combout  = (\inst_instr_memory|Add0~2_combout  & (!\inst_instr_memory|Add0~0_combout  & (!\inst_instr_memory|LessThan1~4_combout  & !\inst_instr_memory|LessThan1~9_combout )))

	.dataa(\inst_instr_memory|Add0~2_combout ),
	.datab(\inst_instr_memory|Add0~0_combout ),
	.datac(\inst_instr_memory|LessThan1~4_combout ),
	.datad(\inst_instr_memory|LessThan1~9_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|Decoder1~0 .lut_mask = 16'h0002;
defparam \inst_instr_memory|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N26
cycloneive_lcell_comb \inst_instr_memory|Decoder2~0 (
// Equation(s):
// \inst_instr_memory|Decoder2~0_combout  = (\inst_instr_memory|Add1~0_combout  & (!\inst_mult_2to1_4|res_o[0]~1_combout  & (!\inst_instr_memory|LessThan2~4_combout  & !\inst_instr_memory|LessThan2~9_combout )))

	.dataa(\inst_instr_memory|Add1~0_combout ),
	.datab(\inst_mult_2to1_4|res_o[0]~1_combout ),
	.datac(\inst_instr_memory|LessThan2~4_combout ),
	.datad(\inst_instr_memory|LessThan2~9_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|Decoder2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|Decoder2~0 .lut_mask = 16'h0002;
defparam \inst_instr_memory|Decoder2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y29_N4
cycloneive_lcell_comb \inst_instr_memory|Decoder3~0 (
// Equation(s):
// \inst_instr_memory|Decoder3~0_combout  = (\inst_instr_memory|Add2~2_combout  & (!\inst_instr_memory|Add2~0_combout  & (!\inst_instr_memory|LessThan3~9_combout  & !\inst_instr_memory|LessThan3~4_combout )))

	.dataa(\inst_instr_memory|Add2~2_combout ),
	.datab(\inst_instr_memory|Add2~0_combout ),
	.datac(\inst_instr_memory|LessThan3~9_combout ),
	.datad(\inst_instr_memory|LessThan3~4_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|Decoder3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|Decoder3~0 .lut_mask = 16'h0002;
defparam \inst_instr_memory|Decoder3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y29_N24
cycloneive_lcell_comb \inst_instr_memory|mem[2][6]~29 (
// Equation(s):
// \inst_instr_memory|mem[2][6]~29_combout  = (\inst_instr_memory|Decoder3~0_combout ) # ((\inst_instr_memory|Decoder1~0_combout  & !\inst_instr_memory|Decoder2~0_combout ))

	.dataa(\inst_instr_memory|Decoder1~0_combout ),
	.datab(gnd),
	.datac(\inst_instr_memory|Decoder2~0_combout ),
	.datad(\inst_instr_memory|Decoder3~0_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem[2][6]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem[2][6]~29 .lut_mask = 16'hFF0A;
defparam \inst_instr_memory|mem[2][6]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y29_N16
cycloneive_lcell_comb \inst_instr_memory|mem~65 (
// Equation(s):
// \inst_instr_memory|mem~65_combout  = (\inst_instr_memory|mem[2][6]~29_combout  & ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a15 ) # ((!\inst_instr_memory|mem~5_combout )))) # (!\inst_instr_memory|mem[2][6]~29_combout  & 
// (((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a7  & \inst_instr_memory|mem~5_combout ))))

	.dataa(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a15 ),
	.datab(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a7 ),
	.datac(\inst_instr_memory|mem[2][6]~29_combout ),
	.datad(\inst_instr_memory|mem~5_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~65 .lut_mask = 16'hACF0;
defparam \inst_instr_memory|mem~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y29_N30
cycloneive_lcell_comb \inst_instr_memory|mem~66 (
// Equation(s):
// \inst_instr_memory|mem~66_combout  = (\inst_instr_memory|mem~5_combout  & (((\inst_instr_memory|mem~65_combout )))) # (!\inst_instr_memory|mem~5_combout  & ((\inst_instr_memory|mem~65_combout  & 
// (\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a31 )) # (!\inst_instr_memory|mem~65_combout  & ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a23 )))))

	.dataa(\inst_instr_memory|mem~5_combout ),
	.datab(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a31 ),
	.datac(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a23 ),
	.datad(\inst_instr_memory|mem~65_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~66 .lut_mask = 16'hEE50;
defparam \inst_instr_memory|mem~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N2
cycloneive_lcell_comb \inst_instr_memory|LessThan0~5 (
// Equation(s):
// \inst_instr_memory|LessThan0~5_combout  = (\inst_mult_2to1_4|res_o[18]~30_combout ) # ((\inst_mult_2to1_4|res_o[19]~29_combout ) # ((\inst_mult_2to1_4|res_o[21]~27_combout ) # (\inst_mult_2to1_4|res_o[20]~28_combout )))

	.dataa(\inst_mult_2to1_4|res_o[18]~30_combout ),
	.datab(\inst_mult_2to1_4|res_o[19]~29_combout ),
	.datac(\inst_mult_2to1_4|res_o[21]~27_combout ),
	.datad(\inst_mult_2to1_4|res_o[20]~28_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|LessThan0~5 .lut_mask = 16'hFFFE;
defparam \inst_instr_memory|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N30
cycloneive_lcell_comb \inst_instr_memory|LessThan0~3 (
// Equation(s):
// \inst_instr_memory|LessThan0~3_combout  = (\inst_mult_2to1_4|res_o[15]~15_combout ) # ((\inst_mult_2to1_4|res_o[16]~16_combout ) # ((\inst_mult_2to1_4|res_o[17]~17_combout ) # (\inst_mult_2to1_4|res_o[14]~14_combout )))

	.dataa(\inst_mult_2to1_4|res_o[15]~15_combout ),
	.datab(\inst_mult_2to1_4|res_o[16]~16_combout ),
	.datac(\inst_mult_2to1_4|res_o[17]~17_combout ),
	.datad(\inst_mult_2to1_4|res_o[14]~14_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|LessThan0~3 .lut_mask = 16'hFFFE;
defparam \inst_instr_memory|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N24
cycloneive_lcell_comb \inst_instr_memory|LessThan0~0 (
// Equation(s):
// \inst_instr_memory|LessThan0~0_combout  = (\inst_mult_2to1_4|res_o[2]~2_combout ) # ((\inst_mult_2to1_4|res_o[4]~4_combout ) # ((\inst_mult_2to1_4|res_o[5]~5_combout ) # (\inst_mult_2to1_4|res_o[3]~3_combout )))

	.dataa(\inst_mult_2to1_4|res_o[2]~2_combout ),
	.datab(\inst_mult_2to1_4|res_o[4]~4_combout ),
	.datac(\inst_mult_2to1_4|res_o[5]~5_combout ),
	.datad(\inst_mult_2to1_4|res_o[3]~3_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \inst_instr_memory|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N22
cycloneive_lcell_comb \inst_instr_memory|LessThan0~1 (
// Equation(s):
// \inst_instr_memory|LessThan0~1_combout  = (\inst_mult_2to1_4|res_o[9]~9_combout ) # ((\inst_mult_2to1_4|res_o[6]~6_combout ) # ((\inst_mult_2to1_4|res_o[8]~8_combout ) # (\inst_mult_2to1_4|res_o[7]~7_combout )))

	.dataa(\inst_mult_2to1_4|res_o[9]~9_combout ),
	.datab(\inst_mult_2to1_4|res_o[6]~6_combout ),
	.datac(\inst_mult_2to1_4|res_o[8]~8_combout ),
	.datad(\inst_mult_2to1_4|res_o[7]~7_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|LessThan0~1 .lut_mask = 16'hFFFE;
defparam \inst_instr_memory|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N28
cycloneive_lcell_comb \inst_instr_memory|LessThan0~2 (
// Equation(s):
// \inst_instr_memory|LessThan0~2_combout  = (\inst_mult_2to1_4|res_o[11]~11_combout ) # ((\inst_mult_2to1_4|res_o[12]~12_combout ) # ((\inst_mult_2to1_4|res_o[13]~13_combout ) # (\inst_mult_2to1_4|res_o[10]~10_combout )))

	.dataa(\inst_mult_2to1_4|res_o[11]~11_combout ),
	.datab(\inst_mult_2to1_4|res_o[12]~12_combout ),
	.datac(\inst_mult_2to1_4|res_o[13]~13_combout ),
	.datad(\inst_mult_2to1_4|res_o[10]~10_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|LessThan0~2 .lut_mask = 16'hFFFE;
defparam \inst_instr_memory|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N20
cycloneive_lcell_comb \inst_instr_memory|LessThan0~4 (
// Equation(s):
// \inst_instr_memory|LessThan0~4_combout  = (\inst_instr_memory|LessThan0~3_combout ) # ((\inst_instr_memory|LessThan0~0_combout ) # ((\inst_instr_memory|LessThan0~1_combout ) # (\inst_instr_memory|LessThan0~2_combout )))

	.dataa(\inst_instr_memory|LessThan0~3_combout ),
	.datab(\inst_instr_memory|LessThan0~0_combout ),
	.datac(\inst_instr_memory|LessThan0~1_combout ),
	.datad(\inst_instr_memory|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|LessThan0~4 .lut_mask = 16'hFFFE;
defparam \inst_instr_memory|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N24
cycloneive_lcell_comb \inst_instr_memory|LessThan0~7 (
// Equation(s):
// \inst_instr_memory|LessThan0~7_combout  = (\inst_mult_2to1_4|res_o[26]~22_combout ) # ((\inst_mult_2to1_4|res_o[28]~20_combout ) # ((\inst_mult_2to1_4|res_o[27]~21_combout ) # (\inst_mult_2to1_4|res_o[29]~19_combout )))

	.dataa(\inst_mult_2to1_4|res_o[26]~22_combout ),
	.datab(\inst_mult_2to1_4|res_o[28]~20_combout ),
	.datac(\inst_mult_2to1_4|res_o[27]~21_combout ),
	.datad(\inst_mult_2to1_4|res_o[29]~19_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|LessThan0~7 .lut_mask = 16'hFFFE;
defparam \inst_instr_memory|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N6
cycloneive_lcell_comb \inst_instr_memory|LessThan0~8 (
// Equation(s):
// \inst_instr_memory|LessThan0~8_combout  = (\inst_mult_2to1_4|res_o[30]~18_combout ) # ((\inst_mult_2to1_4|res_o[31]~31_combout ) # (\inst_instr_memory|LessThan0~7_combout ))

	.dataa(\inst_mult_2to1_4|res_o[30]~18_combout ),
	.datab(gnd),
	.datac(\inst_mult_2to1_4|res_o[31]~31_combout ),
	.datad(\inst_instr_memory|LessThan0~7_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|LessThan0~8 .lut_mask = 16'hFFFA;
defparam \inst_instr_memory|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N2
cycloneive_lcell_comb \inst_instr_memory|LessThan0~6 (
// Equation(s):
// \inst_instr_memory|LessThan0~6_combout  = (\inst_mult_2to1_4|res_o[25]~23_combout ) # ((\inst_mult_2to1_4|res_o[23]~25_combout ) # ((\inst_mult_2to1_4|res_o[22]~26_combout ) # (\inst_mult_2to1_4|res_o[24]~24_combout )))

	.dataa(\inst_mult_2to1_4|res_o[25]~23_combout ),
	.datab(\inst_mult_2to1_4|res_o[23]~25_combout ),
	.datac(\inst_mult_2to1_4|res_o[22]~26_combout ),
	.datad(\inst_mult_2to1_4|res_o[24]~24_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|LessThan0~6 .lut_mask = 16'hFFFE;
defparam \inst_instr_memory|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N0
cycloneive_lcell_comb \inst_instr_memory|LessThan0~9 (
// Equation(s):
// \inst_instr_memory|LessThan0~9_combout  = (\inst_instr_memory|LessThan0~5_combout ) # ((\inst_instr_memory|LessThan0~4_combout ) # ((\inst_instr_memory|LessThan0~8_combout ) # (\inst_instr_memory|LessThan0~6_combout )))

	.dataa(\inst_instr_memory|LessThan0~5_combout ),
	.datab(\inst_instr_memory|LessThan0~4_combout ),
	.datac(\inst_instr_memory|LessThan0~8_combout ),
	.datad(\inst_instr_memory|LessThan0~6_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|LessThan0~9 .lut_mask = 16'hFFFE;
defparam \inst_instr_memory|LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y29_N10
cycloneive_lcell_comb \inst_instr_memory|Decoder0~5 (
// Equation(s):
// \inst_instr_memory|Decoder0~5_combout  = (!\inst_mult_2to1_4|res_o[0]~1_combout  & (\inst_mult_2to1_4|res_o[1]~0_combout  & !\inst_instr_memory|LessThan0~9_combout ))

	.dataa(\inst_mult_2to1_4|res_o[0]~1_combout ),
	.datab(gnd),
	.datac(\inst_mult_2to1_4|res_o[1]~0_combout ),
	.datad(\inst_instr_memory|LessThan0~9_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|Decoder0~5 .lut_mask = 16'h0050;
defparam \inst_instr_memory|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y29_N22
cycloneive_lcell_comb \inst_instr_memory|mem[2][4]~32 (
// Equation(s):
// \inst_instr_memory|mem[2][4]~32_combout  = (\inst_controlUnit|state.MEM_ACCESS_SW~q  & ((\inst_instr_memory|Decoder0~5_combout ) # ((\inst_instr_memory|Decoder1~0_combout ) # (!\inst_instr_memory|mem~5_combout ))))

	.dataa(\inst_instr_memory|Decoder0~5_combout ),
	.datab(\inst_controlUnit|state.MEM_ACCESS_SW~q ),
	.datac(\inst_instr_memory|mem~5_combout ),
	.datad(\inst_instr_memory|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem[2][4]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem[2][4]~32 .lut_mask = 16'hCC8C;
defparam \inst_instr_memory|mem[2][4]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y29_N31
dffeas \inst_instr_memory|mem[2][7] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_instr_memory|mem~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_instr_memory|mem[2][4]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_instr_memory|mem[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_instr_memory|mem[2][7] .is_wysiwyg = "true";
defparam \inst_instr_memory|mem[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N2
cycloneive_lcell_comb \inst_instr_memory|Decoder2~2 (
// Equation(s):
// \inst_instr_memory|Decoder2~2_combout  = (\inst_instr_memory|Add1~0_combout  & (\inst_mult_2to1_4|res_o[0]~1_combout  & (!\inst_instr_memory|LessThan2~4_combout  & !\inst_instr_memory|LessThan2~9_combout )))

	.dataa(\inst_instr_memory|Add1~0_combout ),
	.datab(\inst_mult_2to1_4|res_o[0]~1_combout ),
	.datac(\inst_instr_memory|LessThan2~4_combout ),
	.datad(\inst_instr_memory|LessThan2~9_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|Decoder2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|Decoder2~2 .lut_mask = 16'h0008;
defparam \inst_instr_memory|Decoder2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y31_N30
cycloneive_lcell_comb \inst_instr_memory|Decoder1~1 (
// Equation(s):
// \inst_instr_memory|Decoder1~1_combout  = (\inst_instr_memory|Add0~2_combout  & (\inst_instr_memory|Add0~0_combout  & (!\inst_instr_memory|LessThan1~4_combout  & !\inst_instr_memory|LessThan1~9_combout )))

	.dataa(\inst_instr_memory|Add0~2_combout ),
	.datab(\inst_instr_memory|Add0~0_combout ),
	.datac(\inst_instr_memory|LessThan1~4_combout ),
	.datad(\inst_instr_memory|LessThan1~9_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|Decoder1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|Decoder1~1 .lut_mask = 16'h0008;
defparam \inst_instr_memory|Decoder1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N12
cycloneive_lcell_comb \inst_instr_memory|Decoder3~3 (
// Equation(s):
// \inst_instr_memory|Decoder3~3_combout  = (\inst_instr_memory|Add2~2_combout  & (\inst_instr_memory|Add2~0_combout  & (!\inst_instr_memory|LessThan3~9_combout  & !\inst_instr_memory|LessThan3~4_combout )))

	.dataa(\inst_instr_memory|Add2~2_combout ),
	.datab(\inst_instr_memory|Add2~0_combout ),
	.datac(\inst_instr_memory|LessThan3~9_combout ),
	.datad(\inst_instr_memory|LessThan3~4_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|Decoder3~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|Decoder3~3 .lut_mask = 16'h0008;
defparam \inst_instr_memory|Decoder3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N14
cycloneive_lcell_comb \inst_instr_memory|mem[3][0]~37 (
// Equation(s):
// \inst_instr_memory|mem[3][0]~37_combout  = (\inst_instr_memory|Decoder3~3_combout ) # ((!\inst_instr_memory|Decoder2~2_combout  & \inst_instr_memory|Decoder1~1_combout ))

	.dataa(gnd),
	.datab(\inst_instr_memory|Decoder2~2_combout ),
	.datac(\inst_instr_memory|Decoder1~1_combout ),
	.datad(\inst_instr_memory|Decoder3~3_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem[3][0]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem[3][0]~37 .lut_mask = 16'hFF30;
defparam \inst_instr_memory|mem[3][0]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N10
cycloneive_lcell_comb \inst_instr_memory|mem~71 (
// Equation(s):
// \inst_instr_memory|mem~71_combout  = (\inst_instr_memory|mem[3][0]~37_combout  & ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a15 ) # ((!\inst_instr_memory|mem~27_combout )))) # (!\inst_instr_memory|mem[3][0]~37_combout  & 
// (((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a7  & \inst_instr_memory|mem~27_combout ))))

	.dataa(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a15 ),
	.datab(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a7 ),
	.datac(\inst_instr_memory|mem[3][0]~37_combout ),
	.datad(\inst_instr_memory|mem~27_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~71_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~71 .lut_mask = 16'hACF0;
defparam \inst_instr_memory|mem~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N28
cycloneive_lcell_comb \inst_instr_memory|mem~72 (
// Equation(s):
// \inst_instr_memory|mem~72_combout  = (\inst_instr_memory|mem~27_combout  & (((\inst_instr_memory|mem~71_combout )))) # (!\inst_instr_memory|mem~27_combout  & ((\inst_instr_memory|mem~71_combout  & 
// (\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a31 )) # (!\inst_instr_memory|mem~71_combout  & ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a23 )))))

	.dataa(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a31 ),
	.datab(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a23 ),
	.datac(\inst_instr_memory|mem~27_combout ),
	.datad(\inst_instr_memory|mem~71_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~72_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~72 .lut_mask = 16'hFA0C;
defparam \inst_instr_memory|mem~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y29_N0
cycloneive_lcell_comb \inst_instr_memory|Decoder0~6 (
// Equation(s):
// \inst_instr_memory|Decoder0~6_combout  = (\inst_mult_2to1_4|res_o[0]~1_combout  & (\inst_mult_2to1_4|res_o[1]~0_combout  & !\inst_instr_memory|LessThan0~9_combout ))

	.dataa(gnd),
	.datab(\inst_mult_2to1_4|res_o[0]~1_combout ),
	.datac(\inst_mult_2to1_4|res_o[1]~0_combout ),
	.datad(\inst_instr_memory|LessThan0~9_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|Decoder0~6 .lut_mask = 16'h00C0;
defparam \inst_instr_memory|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N6
cycloneive_lcell_comb \inst_instr_memory|mem[3][4]~40 (
// Equation(s):
// \inst_instr_memory|mem[3][4]~40_combout  = (\inst_controlUnit|state.MEM_ACCESS_SW~q  & ((\inst_instr_memory|Decoder0~6_combout ) # ((\inst_instr_memory|Decoder1~1_combout ) # (!\inst_instr_memory|mem~27_combout ))))

	.dataa(\inst_controlUnit|state.MEM_ACCESS_SW~q ),
	.datab(\inst_instr_memory|Decoder0~6_combout ),
	.datac(\inst_instr_memory|Decoder1~1_combout ),
	.datad(\inst_instr_memory|mem~27_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem[3][4]~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem[3][4]~40 .lut_mask = 16'hA8AA;
defparam \inst_instr_memory|mem[3][4]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y30_N29
dffeas \inst_instr_memory|mem[3][7] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_instr_memory|mem~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_instr_memory|mem[3][4]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_instr_memory|mem[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_instr_memory|mem[3][7] .is_wysiwyg = "true";
defparam \inst_instr_memory|mem[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N20
cycloneive_lcell_comb \inst_instr_memory|Decoder2~1 (
// Equation(s):
// \inst_instr_memory|Decoder2~1_combout  = (!\inst_instr_memory|Add1~0_combout  & (!\inst_instr_memory|LessThan2~4_combout  & !\inst_instr_memory|LessThan2~9_combout ))

	.dataa(\inst_instr_memory|Add1~0_combout ),
	.datab(gnd),
	.datac(\inst_instr_memory|LessThan2~4_combout ),
	.datad(\inst_instr_memory|LessThan2~9_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|Decoder2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|Decoder2~1 .lut_mask = 16'h0005;
defparam \inst_instr_memory|Decoder2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N14
cycloneive_lcell_comb \inst_instr_memory|Decoder3~1 (
// Equation(s):
// \inst_instr_memory|Decoder3~1_combout  = (!\inst_instr_memory|Add2~2_combout  & (\inst_instr_memory|Add2~0_combout  & (!\inst_instr_memory|LessThan3~9_combout  & !\inst_instr_memory|LessThan3~4_combout )))

	.dataa(\inst_instr_memory|Add2~2_combout ),
	.datab(\inst_instr_memory|Add2~0_combout ),
	.datac(\inst_instr_memory|LessThan3~9_combout ),
	.datad(\inst_instr_memory|LessThan3~4_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|Decoder3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|Decoder3~1 .lut_mask = 16'h0004;
defparam \inst_instr_memory|Decoder3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y31_N6
cycloneive_lcell_comb \inst_instr_memory|mem[1][6]~7 (
// Equation(s):
// \inst_instr_memory|mem[1][6]~7_combout  = (!\inst_instr_memory|Add0~2_combout  & (\inst_instr_memory|Add0~0_combout  & (!\inst_instr_memory|LessThan1~4_combout  & !\inst_instr_memory|LessThan1~9_combout )))

	.dataa(\inst_instr_memory|Add0~2_combout ),
	.datab(\inst_instr_memory|Add0~0_combout ),
	.datac(\inst_instr_memory|LessThan1~4_combout ),
	.datad(\inst_instr_memory|LessThan1~9_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem[1][6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem[1][6]~7 .lut_mask = 16'h0004;
defparam \inst_instr_memory|mem[1][6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N10
cycloneive_lcell_comb \inst_instr_memory|mem[1][6]~8 (
// Equation(s):
// \inst_instr_memory|mem[1][6]~8_combout  = (\inst_instr_memory|Decoder3~1_combout ) # ((\inst_instr_memory|mem[1][6]~7_combout  & ((!\inst_instr_memory|Decoder2~1_combout ) # (!\inst_mult_2to1_4|res_o[0]~1_combout ))))

	.dataa(\inst_mult_2to1_4|res_o[0]~1_combout ),
	.datab(\inst_instr_memory|Decoder2~1_combout ),
	.datac(\inst_instr_memory|Decoder3~1_combout ),
	.datad(\inst_instr_memory|mem[1][6]~7_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem[1][6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem[1][6]~8 .lut_mask = 16'hF7F0;
defparam \inst_instr_memory|mem[1][6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N0
cycloneive_lcell_comb \inst_instr_memory|mem[1][6]~9 (
// Equation(s):
// \inst_instr_memory|mem[1][6]~9_combout  = (\inst_instr_memory|Decoder3~1_combout ) # ((\inst_mult_2to1_4|res_o[0]~1_combout  & \inst_instr_memory|Decoder2~1_combout ))

	.dataa(gnd),
	.datab(\inst_mult_2to1_4|res_o[0]~1_combout ),
	.datac(\inst_instr_memory|Decoder3~1_combout ),
	.datad(\inst_instr_memory|Decoder2~1_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem[1][6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem[1][6]~9 .lut_mask = 16'hFCF0;
defparam \inst_instr_memory|mem[1][6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y29_N6
cycloneive_lcell_comb \inst_instr_memory|mem~67 (
// Equation(s):
// \inst_instr_memory|mem~67_combout  = (\inst_instr_memory|mem[1][6]~8_combout  & (((\inst_instr_memory|mem[1][6]~9_combout )))) # (!\inst_instr_memory|mem[1][6]~8_combout  & ((\inst_instr_memory|mem[1][6]~9_combout  & 
// ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a23 ))) # (!\inst_instr_memory|mem[1][6]~9_combout  & (\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a7 ))))

	.dataa(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a7 ),
	.datab(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a23 ),
	.datac(\inst_instr_memory|mem[1][6]~8_combout ),
	.datad(\inst_instr_memory|mem[1][6]~9_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~67_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~67 .lut_mask = 16'hFC0A;
defparam \inst_instr_memory|mem~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y29_N20
cycloneive_lcell_comb \inst_instr_memory|mem~68 (
// Equation(s):
// \inst_instr_memory|mem~68_combout  = (\inst_instr_memory|mem[1][6]~8_combout  & ((\inst_instr_memory|mem~67_combout  & ((!\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a31 ))) # (!\inst_instr_memory|mem~67_combout  & 
// (!\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a15 )))) # (!\inst_instr_memory|mem[1][6]~8_combout  & (((!\inst_instr_memory|mem~67_combout ))))

	.dataa(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a15 ),
	.datab(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a31 ),
	.datac(\inst_instr_memory|mem[1][6]~8_combout ),
	.datad(\inst_instr_memory|mem~67_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~68_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~68 .lut_mask = 16'h305F;
defparam \inst_instr_memory|mem~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N18
cycloneive_lcell_comb \inst_instr_memory|mem[1][4]~12 (
// Equation(s):
// \inst_instr_memory|mem[1][4]~12_combout  = (\inst_instr_memory|Add1~0_combout ) # ((\inst_instr_memory|LessThan2~4_combout ) # (\inst_instr_memory|LessThan2~9_combout ))

	.dataa(\inst_instr_memory|Add1~0_combout ),
	.datab(gnd),
	.datac(\inst_instr_memory|LessThan2~4_combout ),
	.datad(\inst_instr_memory|LessThan2~9_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem[1][4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem[1][4]~12 .lut_mask = 16'hFFFA;
defparam \inst_instr_memory|mem[1][4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N12
cycloneive_lcell_comb \inst_instr_memory|mem[1][4]~13 (
// Equation(s):
// \inst_instr_memory|mem[1][4]~13_combout  = (\inst_mult_2to1_4|res_o[0]~1_combout  & (((!\inst_mult_2to1_4|res_o[1]~0_combout  & !\inst_instr_memory|LessThan0~9_combout )) # (!\inst_instr_memory|mem[1][4]~12_combout )))

	.dataa(\inst_mult_2to1_4|res_o[1]~0_combout ),
	.datab(\inst_mult_2to1_4|res_o[0]~1_combout ),
	.datac(\inst_instr_memory|LessThan0~9_combout ),
	.datad(\inst_instr_memory|mem[1][4]~12_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem[1][4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem[1][4]~13 .lut_mask = 16'h04CC;
defparam \inst_instr_memory|mem[1][4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y27_N6
cycloneive_lcell_comb \inst_instr_memory|mem[1][4]~14 (
// Equation(s):
// \inst_instr_memory|mem[1][4]~14_combout  = (\inst_controlUnit|state.MEM_ACCESS_SW~q  & ((\inst_instr_memory|mem[1][4]~13_combout ) # ((\inst_instr_memory|Decoder3~1_combout ) # (\inst_instr_memory|mem[1][6]~7_combout ))))

	.dataa(\inst_instr_memory|mem[1][4]~13_combout ),
	.datab(\inst_controlUnit|state.MEM_ACCESS_SW~q ),
	.datac(\inst_instr_memory|Decoder3~1_combout ),
	.datad(\inst_instr_memory|mem[1][6]~7_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem[1][4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem[1][4]~14 .lut_mask = 16'hCCC8;
defparam \inst_instr_memory|mem[1][4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y29_N21
dffeas \inst_instr_memory|mem[1][7] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_instr_memory|mem~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_instr_memory|mem[1][4]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_instr_memory|mem[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_instr_memory|mem[1][7] .is_wysiwyg = "true";
defparam \inst_instr_memory|mem[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y31_N20
cycloneive_lcell_comb \inst_instr_memory|mem[0][6]~15 (
// Equation(s):
// \inst_instr_memory|mem[0][6]~15_combout  = (!\inst_instr_memory|Add0~2_combout  & (!\inst_instr_memory|Add0~0_combout  & (!\inst_instr_memory|LessThan1~4_combout  & !\inst_instr_memory|LessThan1~9_combout )))

	.dataa(\inst_instr_memory|Add0~2_combout ),
	.datab(\inst_instr_memory|Add0~0_combout ),
	.datac(\inst_instr_memory|LessThan1~4_combout ),
	.datad(\inst_instr_memory|LessThan1~9_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem[0][6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem[0][6]~15 .lut_mask = 16'h0001;
defparam \inst_instr_memory|mem[0][6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y29_N20
cycloneive_lcell_comb \inst_instr_memory|Decoder3~2 (
// Equation(s):
// \inst_instr_memory|Decoder3~2_combout  = (!\inst_instr_memory|Add2~2_combout  & (!\inst_instr_memory|Add2~0_combout  & (!\inst_instr_memory|LessThan3~4_combout  & !\inst_instr_memory|LessThan3~9_combout )))

	.dataa(\inst_instr_memory|Add2~2_combout ),
	.datab(\inst_instr_memory|Add2~0_combout ),
	.datac(\inst_instr_memory|LessThan3~4_combout ),
	.datad(\inst_instr_memory|LessThan3~9_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|Decoder3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|Decoder3~2 .lut_mask = 16'h0001;
defparam \inst_instr_memory|Decoder3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y29_N14
cycloneive_lcell_comb \inst_instr_memory|mem[0][6]~16 (
// Equation(s):
// \inst_instr_memory|mem[0][6]~16_combout  = (\inst_instr_memory|Decoder3~2_combout ) # ((\inst_instr_memory|mem[0][6]~15_combout  & ((\inst_mult_2to1_4|res_o[0]~1_combout ) # (!\inst_instr_memory|Decoder2~1_combout ))))

	.dataa(\inst_mult_2to1_4|res_o[0]~1_combout ),
	.datab(\inst_instr_memory|Decoder2~1_combout ),
	.datac(\inst_instr_memory|mem[0][6]~15_combout ),
	.datad(\inst_instr_memory|Decoder3~2_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem[0][6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem[0][6]~16 .lut_mask = 16'hFFB0;
defparam \inst_instr_memory|mem[0][6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y29_N0
cycloneive_lcell_comb \inst_instr_memory|mem[0][6]~17 (
// Equation(s):
// \inst_instr_memory|mem[0][6]~17_combout  = (\inst_instr_memory|Decoder3~2_combout ) # ((!\inst_mult_2to1_4|res_o[0]~1_combout  & \inst_instr_memory|Decoder2~1_combout ))

	.dataa(\inst_mult_2to1_4|res_o[0]~1_combout ),
	.datab(gnd),
	.datac(\inst_instr_memory|Decoder2~1_combout ),
	.datad(\inst_instr_memory|Decoder3~2_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem[0][6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem[0][6]~17 .lut_mask = 16'hFF50;
defparam \inst_instr_memory|mem[0][6]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y29_N28
cycloneive_lcell_comb \inst_instr_memory|mem~69 (
// Equation(s):
// \inst_instr_memory|mem~69_combout  = (\inst_instr_memory|mem[0][6]~16_combout  & (((\inst_instr_memory|mem[0][6]~17_combout )))) # (!\inst_instr_memory|mem[0][6]~16_combout  & ((\inst_instr_memory|mem[0][6]~17_combout  & 
// (\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a23 )) # (!\inst_instr_memory|mem[0][6]~17_combout  & ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a7 )))))

	.dataa(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a23 ),
	.datab(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a7 ),
	.datac(\inst_instr_memory|mem[0][6]~16_combout ),
	.datad(\inst_instr_memory|mem[0][6]~17_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~69_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~69 .lut_mask = 16'hFA0C;
defparam \inst_instr_memory|mem~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y29_N26
cycloneive_lcell_comb \inst_instr_memory|mem~70 (
// Equation(s):
// \inst_instr_memory|mem~70_combout  = (\inst_instr_memory|mem[0][6]~16_combout  & ((\inst_instr_memory|mem~69_combout  & ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a31 ))) # (!\inst_instr_memory|mem~69_combout  & 
// (\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a15 )))) # (!\inst_instr_memory|mem[0][6]~16_combout  & (((\inst_instr_memory|mem~69_combout ))))

	.dataa(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a15 ),
	.datab(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a31 ),
	.datac(\inst_instr_memory|mem[0][6]~16_combout ),
	.datad(\inst_instr_memory|mem~69_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~70_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~70 .lut_mask = 16'hCFA0;
defparam \inst_instr_memory|mem~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y29_N30
cycloneive_lcell_comb \inst_instr_memory|mem[0][4]~20 (
// Equation(s):
// \inst_instr_memory|mem[0][4]~20_combout  = (!\inst_mult_2to1_4|res_o[0]~1_combout  & ((\inst_instr_memory|Decoder2~1_combout ) # ((!\inst_mult_2to1_4|res_o[1]~0_combout  & !\inst_instr_memory|LessThan0~9_combout ))))

	.dataa(\inst_mult_2to1_4|res_o[1]~0_combout ),
	.datab(\inst_mult_2to1_4|res_o[0]~1_combout ),
	.datac(\inst_instr_memory|Decoder2~1_combout ),
	.datad(\inst_instr_memory|LessThan0~9_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem[0][4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem[0][4]~20 .lut_mask = 16'h3031;
defparam \inst_instr_memory|mem[0][4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y29_N8
cycloneive_lcell_comb \inst_instr_memory|mem[0][4]~21 (
// Equation(s):
// \inst_instr_memory|mem[0][4]~21_combout  = (\inst_controlUnit|state.MEM_ACCESS_SW~q  & ((\inst_instr_memory|mem[0][6]~15_combout ) # ((\inst_instr_memory|mem[0][4]~20_combout ) # (\inst_instr_memory|Decoder3~2_combout ))))

	.dataa(\inst_controlUnit|state.MEM_ACCESS_SW~q ),
	.datab(\inst_instr_memory|mem[0][6]~15_combout ),
	.datac(\inst_instr_memory|mem[0][4]~20_combout ),
	.datad(\inst_instr_memory|Decoder3~2_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem[0][4]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem[0][4]~21 .lut_mask = 16'hAAA8;
defparam \inst_instr_memory|mem[0][4]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y29_N27
dffeas \inst_instr_memory|mem[0][7] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_instr_memory|mem~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_instr_memory|mem[0][4]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_instr_memory|mem[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_instr_memory|mem[0][7] .is_wysiwyg = "true";
defparam \inst_instr_memory|mem[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y29_N18
cycloneive_lcell_comb \inst_instr_memory|Mux0~0 (
// Equation(s):
// \inst_instr_memory|Mux0~0_combout  = (\inst_mult_2to1_4|res_o[1]~0_combout  & (((\inst_mult_2to1_4|res_o[0]~1_combout )))) # (!\inst_mult_2to1_4|res_o[1]~0_combout  & ((\inst_mult_2to1_4|res_o[0]~1_combout  & (!\inst_instr_memory|mem[1][7]~q )) # 
// (!\inst_mult_2to1_4|res_o[0]~1_combout  & ((\inst_instr_memory|mem[0][7]~q )))))

	.dataa(\inst_instr_memory|mem[1][7]~q ),
	.datab(\inst_mult_2to1_4|res_o[1]~0_combout ),
	.datac(\inst_instr_memory|mem[0][7]~q ),
	.datad(\inst_mult_2to1_4|res_o[0]~1_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|Mux0~0 .lut_mask = 16'hDD30;
defparam \inst_instr_memory|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y29_N10
cycloneive_lcell_comb \inst_instr_memory|Mux0~1 (
// Equation(s):
// \inst_instr_memory|Mux0~1_combout  = (\inst_mult_2to1_4|res_o[1]~0_combout  & ((\inst_instr_memory|Mux0~0_combout  & ((\inst_instr_memory|mem[3][7]~q ))) # (!\inst_instr_memory|Mux0~0_combout  & (\inst_instr_memory|mem[2][7]~q )))) # 
// (!\inst_mult_2to1_4|res_o[1]~0_combout  & (((\inst_instr_memory|Mux0~0_combout ))))

	.dataa(\inst_instr_memory|mem[2][7]~q ),
	.datab(\inst_instr_memory|mem[3][7]~q ),
	.datac(\inst_mult_2to1_4|res_o[1]~0_combout ),
	.datad(\inst_instr_memory|Mux0~0_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|Mux0~1 .lut_mask = 16'hCFA0;
defparam \inst_instr_memory|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y29_N21
dffeas \inst_instr_memory|instr8bit_o[7] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_instr_memory|Mux0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst_controlUnit|state.MEM_ACCESS_SW~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_instr_memory|instr8bit_o [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_instr_memory|instr8bit_o[7] .is_wysiwyg = "true";
defparam \inst_instr_memory|instr8bit_o[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N28
cycloneive_lcell_comb \inst_instr_reg|instr_data[1][7] (
// Equation(s):
// \inst_instr_reg|instr_data[1][7]~combout  = (GLOBAL(\inst_controlUnit|state.STATE2~clkctrl_outclk ) & (\inst_instr_memory|instr8bit_o [7])) # (!GLOBAL(\inst_controlUnit|state.STATE2~clkctrl_outclk ) & ((\inst_instr_reg|instr_data[1][7]~combout )))

	.dataa(gnd),
	.datab(\inst_instr_memory|instr8bit_o [7]),
	.datac(\inst_controlUnit|state.STATE2~clkctrl_outclk ),
	.datad(\inst_instr_reg|instr_data[1][7]~combout ),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_data[1][7]~combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_data[1][7] .lut_mask = 16'hCFC0;
defparam \inst_instr_reg|instr_data[1][7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N10
cycloneive_lcell_comb \inst_instr_reg|instr_o[15]~5 (
// Equation(s):
// \inst_instr_reg|instr_o[15]~5_combout  = (\inst_controlUnit|state.STATE2~q  & ((\inst_instr_memory|instr8bit_o [7]))) # (!\inst_controlUnit|state.STATE2~q  & (\inst_instr_reg|instr_data[1][7]~combout ))

	.dataa(gnd),
	.datab(\inst_instr_reg|instr_data[1][7]~combout ),
	.datac(\inst_controlUnit|state.STATE2~q ),
	.datad(\inst_instr_memory|instr8bit_o [7]),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_o[15]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_o[15]~5 .lut_mask = 16'hFC0C;
defparam \inst_instr_reg|instr_o[15]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N8
cycloneive_lcell_comb \inst_mult_2to1_3|res_o[4]~4 (
// Equation(s):
// \inst_mult_2to1_3|res_o[4]~4_combout  = (\inst_controlUnit|state.R_TYPE_COMPLETION~q  & ((\inst_instr_reg|instr_o[15]~5_combout ))) # (!\inst_controlUnit|state.R_TYPE_COMPLETION~q  & (\inst_instr_reg|instr_o[20]~22_combout ))

	.dataa(\inst_instr_reg|instr_o[20]~22_combout ),
	.datab(gnd),
	.datac(\inst_controlUnit|state.R_TYPE_COMPLETION~q ),
	.datad(\inst_instr_reg|instr_o[15]~5_combout ),
	.cin(gnd),
	.combout(\inst_mult_2to1_3|res_o[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_3|res_o[4]~4 .lut_mask = 16'hFA0A;
defparam \inst_mult_2to1_3|res_o[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N18
cycloneive_lcell_comb \inst_instr_memory|mem~55 (
// Equation(s):
// \inst_instr_memory|mem~55_combout  = (\inst_instr_memory|mem[3][0]~37_combout  & (((!\inst_instr_memory|mem~27_combout )))) # (!\inst_instr_memory|mem[3][0]~37_combout  & ((\inst_instr_memory|mem~27_combout  & 
// (\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a1 )) # (!\inst_instr_memory|mem~27_combout  & ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a17 )))))

	.dataa(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a1 ),
	.datab(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a17 ),
	.datac(\inst_instr_memory|mem[3][0]~37_combout ),
	.datad(\inst_instr_memory|mem~27_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~55 .lut_mask = 16'h0AFC;
defparam \inst_instr_memory|mem~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N4
cycloneive_lcell_comb \inst_instr_memory|mem~56 (
// Equation(s):
// \inst_instr_memory|mem~56_combout  = (\inst_instr_memory|mem[3][0]~37_combout  & ((\inst_instr_memory|mem~55_combout  & (\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a25 )) # (!\inst_instr_memory|mem~55_combout  & 
// ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a9 ))))) # (!\inst_instr_memory|mem[3][0]~37_combout  & (((\inst_instr_memory|mem~55_combout ))))

	.dataa(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a25 ),
	.datab(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a9 ),
	.datac(\inst_instr_memory|mem[3][0]~37_combout ),
	.datad(\inst_instr_memory|mem~55_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~56 .lut_mask = 16'hAFC0;
defparam \inst_instr_memory|mem~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y30_N5
dffeas \inst_instr_memory|mem[3][1] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_instr_memory|mem~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_instr_memory|mem[3][4]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_instr_memory|mem[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_instr_memory|mem[3][1] .is_wysiwyg = "true";
defparam \inst_instr_memory|mem[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y29_N24
cycloneive_lcell_comb \inst_instr_memory|mem~49 (
// Equation(s):
// \inst_instr_memory|mem~49_combout  = (\inst_instr_memory|mem[1][6]~9_combout  & (((\inst_instr_memory|mem[1][6]~8_combout )))) # (!\inst_instr_memory|mem[1][6]~9_combout  & ((\inst_instr_memory|mem[1][6]~8_combout  & 
// ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a9 ))) # (!\inst_instr_memory|mem[1][6]~8_combout  & (\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a1 ))))

	.dataa(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a1 ),
	.datab(\inst_instr_memory|mem[1][6]~9_combout ),
	.datac(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a9 ),
	.datad(\inst_instr_memory|mem[1][6]~8_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~49 .lut_mask = 16'hFC22;
defparam \inst_instr_memory|mem~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y29_N0
cycloneive_lcell_comb \inst_instr_memory|mem~50 (
// Equation(s):
// \inst_instr_memory|mem~50_combout  = (\inst_instr_memory|mem[1][6]~9_combout  & ((\inst_instr_memory|mem~49_combout  & (\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a25 )) # (!\inst_instr_memory|mem~49_combout  & 
// ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a17 ))))) # (!\inst_instr_memory|mem[1][6]~9_combout  & (((\inst_instr_memory|mem~49_combout ))))

	.dataa(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a25 ),
	.datab(\inst_instr_memory|mem[1][6]~9_combout ),
	.datac(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a17 ),
	.datad(\inst_instr_memory|mem~49_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~50 .lut_mask = 16'hBBC0;
defparam \inst_instr_memory|mem~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y29_N1
dffeas \inst_instr_memory|mem[1][1] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_instr_memory|mem~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_instr_memory|mem[1][4]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_instr_memory|mem[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_instr_memory|mem[1][1] .is_wysiwyg = "true";
defparam \inst_instr_memory|mem[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y29_N22
cycloneive_lcell_comb \inst_instr_memory|mem~53 (
// Equation(s):
// \inst_instr_memory|mem~53_combout  = (\inst_instr_memory|mem[0][6]~17_combout  & (((\inst_instr_memory|mem[0][6]~16_combout )))) # (!\inst_instr_memory|mem[0][6]~17_combout  & ((\inst_instr_memory|mem[0][6]~16_combout  & 
// ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a9 ))) # (!\inst_instr_memory|mem[0][6]~16_combout  & (\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a1 ))))

	.dataa(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a1 ),
	.datab(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a9 ),
	.datac(\inst_instr_memory|mem[0][6]~17_combout ),
	.datad(\inst_instr_memory|mem[0][6]~16_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~53 .lut_mask = 16'hFC0A;
defparam \inst_instr_memory|mem~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y29_N30
cycloneive_lcell_comb \inst_instr_memory|mem~54 (
// Equation(s):
// \inst_instr_memory|mem~54_combout  = (\inst_instr_memory|mem[0][6]~17_combout  & ((\inst_instr_memory|mem~53_combout  & (\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a25 )) # (!\inst_instr_memory|mem~53_combout  & 
// ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a17 ))))) # (!\inst_instr_memory|mem[0][6]~17_combout  & (((\inst_instr_memory|mem~53_combout ))))

	.dataa(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a25 ),
	.datab(\inst_instr_memory|mem[0][6]~17_combout ),
	.datac(\inst_instr_memory|mem~53_combout ),
	.datad(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~54 .lut_mask = 16'hBCB0;
defparam \inst_instr_memory|mem~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y29_N31
dffeas \inst_instr_memory|mem[0][1] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_instr_memory|mem~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_instr_memory|mem[0][4]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_instr_memory|mem[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_instr_memory|mem[0][1] .is_wysiwyg = "true";
defparam \inst_instr_memory|mem[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y29_N2
cycloneive_lcell_comb \inst_instr_memory|mem~51 (
// Equation(s):
// \inst_instr_memory|mem~51_combout  = (\inst_instr_memory|mem~5_combout  & (((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a1  & !\inst_instr_memory|mem[2][6]~29_combout )))) # (!\inst_instr_memory|mem~5_combout  & 
// ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a17 ) # ((\inst_instr_memory|mem[2][6]~29_combout ))))

	.dataa(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a17 ),
	.datab(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a1 ),
	.datac(\inst_instr_memory|mem~5_combout ),
	.datad(\inst_instr_memory|mem[2][6]~29_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~51 .lut_mask = 16'h0FCA;
defparam \inst_instr_memory|mem~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y29_N6
cycloneive_lcell_comb \inst_instr_memory|mem~52 (
// Equation(s):
// \inst_instr_memory|mem~52_combout  = (\inst_instr_memory|mem[2][6]~29_combout  & ((\inst_instr_memory|mem~51_combout  & (\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a25 )) # (!\inst_instr_memory|mem~51_combout  & 
// ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a9 ))))) # (!\inst_instr_memory|mem[2][6]~29_combout  & (((\inst_instr_memory|mem~51_combout ))))

	.dataa(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a25 ),
	.datab(\inst_instr_memory|mem[2][6]~29_combout ),
	.datac(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a9 ),
	.datad(\inst_instr_memory|mem~51_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~52 .lut_mask = 16'hBBC0;
defparam \inst_instr_memory|mem~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y29_N7
dffeas \inst_instr_memory|mem[2][1] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_instr_memory|mem~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_instr_memory|mem[2][4]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_instr_memory|mem[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_instr_memory|mem[2][1] .is_wysiwyg = "true";
defparam \inst_instr_memory|mem[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y29_N22
cycloneive_lcell_comb \inst_instr_memory|Mux6~0 (
// Equation(s):
// \inst_instr_memory|Mux6~0_combout  = (\inst_mult_2to1_4|res_o[1]~0_combout  & (((\inst_mult_2to1_4|res_o[0]~1_combout ) # (\inst_instr_memory|mem[2][1]~q )))) # (!\inst_mult_2to1_4|res_o[1]~0_combout  & (\inst_instr_memory|mem[0][1]~q  & 
// (!\inst_mult_2to1_4|res_o[0]~1_combout )))

	.dataa(\inst_mult_2to1_4|res_o[1]~0_combout ),
	.datab(\inst_instr_memory|mem[0][1]~q ),
	.datac(\inst_mult_2to1_4|res_o[0]~1_combout ),
	.datad(\inst_instr_memory|mem[2][1]~q ),
	.cin(gnd),
	.combout(\inst_instr_memory|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|Mux6~0 .lut_mask = 16'hAEA4;
defparam \inst_instr_memory|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y29_N4
cycloneive_lcell_comb \inst_instr_memory|Mux6~1 (
// Equation(s):
// \inst_instr_memory|Mux6~1_combout  = (\inst_mult_2to1_4|res_o[0]~1_combout  & ((\inst_instr_memory|Mux6~0_combout  & (\inst_instr_memory|mem[3][1]~q )) # (!\inst_instr_memory|Mux6~0_combout  & ((\inst_instr_memory|mem[1][1]~q ))))) # 
// (!\inst_mult_2to1_4|res_o[0]~1_combout  & (((\inst_instr_memory|Mux6~0_combout ))))

	.dataa(\inst_mult_2to1_4|res_o[0]~1_combout ),
	.datab(\inst_instr_memory|mem[3][1]~q ),
	.datac(\inst_instr_memory|mem[1][1]~q ),
	.datad(\inst_instr_memory|Mux6~0_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|Mux6~1 .lut_mask = 16'hDDA0;
defparam \inst_instr_memory|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y29_N5
dffeas \inst_instr_memory|instr8bit_o[1] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_instr_memory|Mux6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_controlUnit|state.MEM_ACCESS_SW~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_instr_memory|instr8bit_o [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_instr_memory|instr8bit_o[1] .is_wysiwyg = "true";
defparam \inst_instr_memory|instr8bit_o[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N22
cycloneive_lcell_comb \inst_instr_reg|instr_data[2][1] (
// Equation(s):
// \inst_instr_reg|instr_data[2][1]~combout  = (GLOBAL(\inst_controlUnit|state.STATE1~clkctrl_outclk ) & (\inst_instr_memory|instr8bit_o [1])) # (!GLOBAL(\inst_controlUnit|state.STATE1~clkctrl_outclk ) & ((\inst_instr_reg|instr_data[2][1]~combout )))

	.dataa(gnd),
	.datab(\inst_instr_memory|instr8bit_o [1]),
	.datac(\inst_instr_reg|instr_data[2][1]~combout ),
	.datad(\inst_controlUnit|state.STATE1~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_data[2][1]~combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_data[2][1] .lut_mask = 16'hCCF0;
defparam \inst_instr_reg|instr_data[2][1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N24
cycloneive_lcell_comb \inst_instr_reg|instr_o[17]~19 (
// Equation(s):
// \inst_instr_reg|instr_o[17]~19_combout  = (\inst_controlUnit|state.STATE1~q  & (\inst_instr_memory|instr8bit_o [1])) # (!\inst_controlUnit|state.STATE1~q  & ((\inst_instr_reg|instr_data[2][1]~combout )))

	.dataa(gnd),
	.datab(\inst_instr_memory|instr8bit_o [1]),
	.datac(\inst_instr_reg|instr_data[2][1]~combout ),
	.datad(\inst_controlUnit|state.STATE1~q ),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_o[17]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_o[17]~19 .lut_mask = 16'hCCF0;
defparam \inst_instr_reg|instr_o[17]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N30
cycloneive_lcell_comb \inst_mult_2to1_3|res_o[1]~1 (
// Equation(s):
// \inst_mult_2to1_3|res_o[1]~1_combout  = (\inst_controlUnit|state.R_TYPE_COMPLETION~q  & (\inst_instr_reg|instr_o[12]~8_combout )) # (!\inst_controlUnit|state.R_TYPE_COMPLETION~q  & ((\inst_instr_reg|instr_o[17]~19_combout )))

	.dataa(gnd),
	.datab(\inst_instr_reg|instr_o[12]~8_combout ),
	.datac(\inst_controlUnit|state.R_TYPE_COMPLETION~q ),
	.datad(\inst_instr_reg|instr_o[17]~19_combout ),
	.cin(gnd),
	.combout(\inst_mult_2to1_3|res_o[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_3|res_o[1]~1 .lut_mask = 16'hCFC0;
defparam \inst_mult_2to1_3|res_o[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y29_N8
cycloneive_lcell_comb \inst_instr_memory|mem~10 (
// Equation(s):
// \inst_instr_memory|mem~10_combout  = (\inst_instr_memory|mem[1][6]~8_combout  & (((\inst_instr_memory|mem[1][6]~9_combout )))) # (!\inst_instr_memory|mem[1][6]~8_combout  & ((\inst_instr_memory|mem[1][6]~9_combout  & 
// ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a21 ))) # (!\inst_instr_memory|mem[1][6]~9_combout  & (\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a5 ))))

	.dataa(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a5 ),
	.datab(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a21 ),
	.datac(\inst_instr_memory|mem[1][6]~8_combout ),
	.datad(\inst_instr_memory|mem[1][6]~9_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~10 .lut_mask = 16'hFC0A;
defparam \inst_instr_memory|mem~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y29_N28
cycloneive_lcell_comb \inst_instr_memory|mem~11 (
// Equation(s):
// \inst_instr_memory|mem~11_combout  = (\inst_instr_memory|mem~10_combout  & (((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a29 ) # (!\inst_instr_memory|mem[1][6]~8_combout )))) # (!\inst_instr_memory|mem~10_combout  & 
// (\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a13  & ((\inst_instr_memory|mem[1][6]~8_combout ))))

	.dataa(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a13 ),
	.datab(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a29 ),
	.datac(\inst_instr_memory|mem~10_combout ),
	.datad(\inst_instr_memory|mem[1][6]~8_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~11 .lut_mask = 16'hCAF0;
defparam \inst_instr_memory|mem~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y29_N29
dffeas \inst_instr_memory|mem[1][5] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_instr_memory|mem~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_instr_memory|mem[1][4]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_instr_memory|mem[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_instr_memory|mem[1][5] .is_wysiwyg = "true";
defparam \inst_instr_memory|mem[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y29_N10
cycloneive_lcell_comb \inst_instr_memory|mem~18 (
// Equation(s):
// \inst_instr_memory|mem~18_combout  = (\inst_instr_memory|mem[0][6]~17_combout  & (((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a21 ) # (\inst_instr_memory|mem[0][6]~16_combout )))) # (!\inst_instr_memory|mem[0][6]~17_combout  & 
// (\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a5  & ((!\inst_instr_memory|mem[0][6]~16_combout ))))

	.dataa(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a5 ),
	.datab(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a21 ),
	.datac(\inst_instr_memory|mem[0][6]~17_combout ),
	.datad(\inst_instr_memory|mem[0][6]~16_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~18 .lut_mask = 16'hF0CA;
defparam \inst_instr_memory|mem~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y29_N14
cycloneive_lcell_comb \inst_instr_memory|mem~19 (
// Equation(s):
// \inst_instr_memory|mem~19_combout  = (\inst_instr_memory|mem[0][6]~16_combout  & ((\inst_instr_memory|mem~18_combout  & ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a29 ))) # (!\inst_instr_memory|mem~18_combout  & 
// (\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a13 )))) # (!\inst_instr_memory|mem[0][6]~16_combout  & (((\inst_instr_memory|mem~18_combout ))))

	.dataa(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a13 ),
	.datab(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a29 ),
	.datac(\inst_instr_memory|mem[0][6]~16_combout ),
	.datad(\inst_instr_memory|mem~18_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~19 .lut_mask = 16'hCFA0;
defparam \inst_instr_memory|mem~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y29_N15
dffeas \inst_instr_memory|mem[0][5] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_instr_memory|mem~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_instr_memory|mem[0][4]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_instr_memory|mem[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_instr_memory|mem[0][5] .is_wysiwyg = "true";
defparam \inst_instr_memory|mem[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y29_N18
cycloneive_lcell_comb \inst_instr_memory|Mux2~0 (
// Equation(s):
// \inst_instr_memory|Mux2~0_combout  = (\inst_mult_2to1_4|res_o[0]~1_combout  & ((\inst_instr_memory|mem[1][5]~q ) # ((\inst_mult_2to1_4|res_o[1]~0_combout )))) # (!\inst_mult_2to1_4|res_o[0]~1_combout  & (((!\inst_mult_2to1_4|res_o[1]~0_combout  & 
// \inst_instr_memory|mem[0][5]~q ))))

	.dataa(\inst_mult_2to1_4|res_o[0]~1_combout ),
	.datab(\inst_instr_memory|mem[1][5]~q ),
	.datac(\inst_mult_2to1_4|res_o[1]~0_combout ),
	.datad(\inst_instr_memory|mem[0][5]~q ),
	.cin(gnd),
	.combout(\inst_instr_memory|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|Mux2~0 .lut_mask = 16'hADA8;
defparam \inst_instr_memory|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y29_N10
cycloneive_lcell_comb \inst_instr_memory|Decoder0~4 (
// Equation(s):
// \inst_instr_memory|Decoder0~4_combout  = (\inst_mult_2to1_4|res_o[1]~0_combout  & !\inst_instr_memory|LessThan0~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst_mult_2to1_4|res_o[1]~0_combout ),
	.datad(\inst_instr_memory|LessThan0~9_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|Decoder0~4 .lut_mask = 16'h00F0;
defparam \inst_instr_memory|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y29_N20
cycloneive_lcell_comb \inst_instr_memory|mem~1 (
// Equation(s):
// \inst_instr_memory|mem~1_combout  = (\inst_mult_2to1_4|res_o[0]~1_combout  & (!\inst_instr_memory|mem[2][5]~q )) # (!\inst_mult_2to1_4|res_o[0]~1_combout  & ((\inst_instr_memory|Decoder0~4_combout  & 
// ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a5 ))) # (!\inst_instr_memory|Decoder0~4_combout  & (!\inst_instr_memory|mem[2][5]~q ))))

	.dataa(\inst_instr_memory|mem[2][5]~q ),
	.datab(\inst_mult_2to1_4|res_o[0]~1_combout ),
	.datac(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a5 ),
	.datad(\inst_instr_memory|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~1 .lut_mask = 16'h7455;
defparam \inst_instr_memory|mem~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y31_N8
cycloneive_lcell_comb \inst_instr_memory|mem~2 (
// Equation(s):
// \inst_instr_memory|mem~2_combout  = (\inst_instr_memory|Decoder1~0_combout  & (\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a13 )) # (!\inst_instr_memory|Decoder1~0_combout  & ((\inst_instr_memory|mem~1_combout )))

	.dataa(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a13 ),
	.datab(gnd),
	.datac(\inst_instr_memory|mem~1_combout ),
	.datad(\inst_instr_memory|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~2 .lut_mask = 16'hAAF0;
defparam \inst_instr_memory|mem~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y29_N18
cycloneive_lcell_comb \inst_instr_memory|mem~0 (
// Equation(s):
// \inst_instr_memory|mem~0_combout  = (\inst_instr_memory|Decoder3~0_combout  & (\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a29 )) # (!\inst_instr_memory|Decoder3~0_combout  & (((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a21 
//  & \inst_instr_memory|Decoder2~0_combout ))))

	.dataa(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a29 ),
	.datab(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a21 ),
	.datac(\inst_instr_memory|Decoder3~0_combout ),
	.datad(\inst_instr_memory|Decoder2~0_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~0 .lut_mask = 16'hACA0;
defparam \inst_instr_memory|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y29_N20
cycloneive_lcell_comb \inst_instr_memory|mem~6 (
// Equation(s):
// \inst_instr_memory|mem~6_combout  = (!\inst_instr_memory|mem~0_combout  & ((!\inst_instr_memory|mem~2_combout ) # (!\inst_instr_memory|mem~5_combout )))

	.dataa(gnd),
	.datab(\inst_instr_memory|mem~5_combout ),
	.datac(\inst_instr_memory|mem~2_combout ),
	.datad(\inst_instr_memory|mem~0_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~6 .lut_mask = 16'h003F;
defparam \inst_instr_memory|mem~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y29_N21
dffeas \inst_instr_memory|mem[2][5] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_instr_memory|mem~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_controlUnit|state.MEM_ACCESS_SW~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_instr_memory|mem[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_instr_memory|mem[2][5] .is_wysiwyg = "true";
defparam \inst_instr_memory|mem[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y29_N26
cycloneive_lcell_comb \inst_instr_memory|mem~23 (
// Equation(s):
// \inst_instr_memory|mem~23_combout  = (\inst_instr_memory|Decoder0~4_combout  & ((\inst_mult_2to1_4|res_o[0]~1_combout  & ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a5 ))) # (!\inst_mult_2to1_4|res_o[0]~1_combout  & 
// (!\inst_instr_memory|mem[3][5]~q )))) # (!\inst_instr_memory|Decoder0~4_combout  & (!\inst_instr_memory|mem[3][5]~q ))

	.dataa(\inst_instr_memory|Decoder0~4_combout ),
	.datab(\inst_instr_memory|mem[3][5]~q ),
	.datac(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a5 ),
	.datad(\inst_mult_2to1_4|res_o[0]~1_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~23 .lut_mask = 16'hB133;
defparam \inst_instr_memory|mem~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y31_N24
cycloneive_lcell_comb \inst_instr_memory|mem~24 (
// Equation(s):
// \inst_instr_memory|mem~24_combout  = (\inst_instr_memory|Decoder1~1_combout  & (\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a13 )) # (!\inst_instr_memory|Decoder1~1_combout  & ((\inst_instr_memory|mem~23_combout )))

	.dataa(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a13 ),
	.datab(gnd),
	.datac(\inst_instr_memory|Decoder1~1_combout ),
	.datad(\inst_instr_memory|mem~23_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~24 .lut_mask = 16'hAFA0;
defparam \inst_instr_memory|mem~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y29_N12
cycloneive_lcell_comb \inst_instr_memory|mem~22 (
// Equation(s):
// \inst_instr_memory|mem~22_combout  = (\inst_instr_memory|Decoder3~3_combout  & (\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a29 )) # (!\inst_instr_memory|Decoder3~3_combout  & 
// (((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a21  & \inst_instr_memory|Decoder2~2_combout ))))

	.dataa(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a29 ),
	.datab(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a21 ),
	.datac(\inst_instr_memory|Decoder2~2_combout ),
	.datad(\inst_instr_memory|Decoder3~3_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~22 .lut_mask = 16'hAAC0;
defparam \inst_instr_memory|mem~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y29_N22
cycloneive_lcell_comb \inst_instr_memory|mem~28 (
// Equation(s):
// \inst_instr_memory|mem~28_combout  = (!\inst_instr_memory|mem~22_combout  & ((!\inst_instr_memory|mem~24_combout ) # (!\inst_instr_memory|mem~27_combout )))

	.dataa(\inst_instr_memory|mem~27_combout ),
	.datab(gnd),
	.datac(\inst_instr_memory|mem~24_combout ),
	.datad(\inst_instr_memory|mem~22_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~28 .lut_mask = 16'h005F;
defparam \inst_instr_memory|mem~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y29_N23
dffeas \inst_instr_memory|mem[3][5] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_instr_memory|mem~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_controlUnit|state.MEM_ACCESS_SW~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_instr_memory|mem[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_instr_memory|mem[3][5] .is_wysiwyg = "true";
defparam \inst_instr_memory|mem[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y29_N28
cycloneive_lcell_comb \inst_instr_memory|Mux2~1 (
// Equation(s):
// \inst_instr_memory|Mux2~1_combout  = (\inst_instr_memory|Mux2~0_combout  & (((!\inst_instr_memory|mem[3][5]~q )) # (!\inst_mult_2to1_4|res_o[1]~0_combout ))) # (!\inst_instr_memory|Mux2~0_combout  & (\inst_mult_2to1_4|res_o[1]~0_combout  & 
// (!\inst_instr_memory|mem[2][5]~q )))

	.dataa(\inst_instr_memory|Mux2~0_combout ),
	.datab(\inst_mult_2to1_4|res_o[1]~0_combout ),
	.datac(\inst_instr_memory|mem[2][5]~q ),
	.datad(\inst_instr_memory|mem[3][5]~q ),
	.cin(gnd),
	.combout(\inst_instr_memory|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|Mux2~1 .lut_mask = 16'h26AE;
defparam \inst_instr_memory|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y29_N29
dffeas \inst_instr_memory|instr8bit_o[5] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_instr_memory|Mux2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_controlUnit|state.MEM_ACCESS_SW~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_instr_memory|instr8bit_o [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_instr_memory|instr8bit_o[5] .is_wysiwyg = "true";
defparam \inst_instr_memory|instr8bit_o[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N14
cycloneive_lcell_comb \inst_instr_reg|instr_data[3][5] (
// Equation(s):
// \inst_instr_reg|instr_data[3][5]~combout  = (GLOBAL(\inst_instr_reg|instr_o[31]~16clkctrl_outclk ) & ((\inst_instr_reg|instr_data[3][5]~combout ))) # (!GLOBAL(\inst_instr_reg|instr_o[31]~16clkctrl_outclk ) & (\inst_instr_memory|instr8bit_o [5]))

	.dataa(\inst_instr_memory|instr8bit_o [5]),
	.datab(gnd),
	.datac(\inst_instr_reg|instr_data[3][5]~combout ),
	.datad(\inst_instr_reg|instr_o[31]~16clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_data[3][5]~combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_data[3][5] .lut_mask = 16'hF0AA;
defparam \inst_instr_reg|instr_data[3][5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N24
cycloneive_lcell_comb \inst_controlUnit|Equal0~0 (
// Equation(s):
// \inst_controlUnit|Equal0~0_combout  = (!\inst_instr_reg|instr_data[3][2]~combout  & (!\inst_instr_reg|instr_data[3][6]~combout  & (!\inst_instr_reg|instr_data[3][5]~combout  & !\inst_instr_reg|instr_data[3][7]~combout )))

	.dataa(\inst_instr_reg|instr_data[3][2]~combout ),
	.datab(\inst_instr_reg|instr_data[3][6]~combout ),
	.datac(\inst_instr_reg|instr_data[3][5]~combout ),
	.datad(\inst_instr_reg|instr_data[3][7]~combout ),
	.cin(gnd),
	.combout(\inst_controlUnit|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_controlUnit|Equal0~0 .lut_mask = 16'h0001;
defparam \inst_controlUnit|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N20
cycloneive_lcell_comb \inst_controlUnit|state~21 (
// Equation(s):
// \inst_controlUnit|state~21_combout  = (!\inst_instr_reg|instr_data[3][3]~combout  & (!\inst_instr_reg|instr_data[3][4]~combout  & (\inst_controlUnit|state~20_combout  & \inst_controlUnit|Equal0~0_combout )))

	.dataa(\inst_instr_reg|instr_data[3][3]~combout ),
	.datab(\inst_instr_reg|instr_data[3][4]~combout ),
	.datac(\inst_controlUnit|state~20_combout ),
	.datad(\inst_controlUnit|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst_controlUnit|state~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst_controlUnit|state~21 .lut_mask = 16'h1000;
defparam \inst_controlUnit|state~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y32_N21
dffeas \inst_controlUnit|state.EXECUTION (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_controlUnit|state~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_controlUnit|state.EXECUTION~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_controlUnit|state.EXECUTION .is_wysiwyg = "true";
defparam \inst_controlUnit|state.EXECUTION .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N12
cycloneive_lcell_comb \inst_controlUnit|state~33 (
// Equation(s):
// \inst_controlUnit|state~33_combout  = (!\rst_i_top~input_o  & \inst_controlUnit|state.EXECUTION~q )

	.dataa(\rst_i_top~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_controlUnit|state.EXECUTION~q ),
	.cin(gnd),
	.combout(\inst_controlUnit|state~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst_controlUnit|state~33 .lut_mask = 16'h5500;
defparam \inst_controlUnit|state~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y29_N13
dffeas \inst_controlUnit|state.R_TYPE_COMPLETION (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_controlUnit|state~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_controlUnit|state.R_TYPE_COMPLETION~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_controlUnit|state.R_TYPE_COMPLETION .is_wysiwyg = "true";
defparam \inst_controlUnit|state.R_TYPE_COMPLETION .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N18
cycloneive_lcell_comb \inst_mult_2to1_3|res_o[0]~0 (
// Equation(s):
// \inst_mult_2to1_3|res_o[0]~0_combout  = (\inst_controlUnit|state.R_TYPE_COMPLETION~q  & ((\inst_instr_reg|instr_o[11]~9_combout ))) # (!\inst_controlUnit|state.R_TYPE_COMPLETION~q  & (\inst_instr_reg|instr_o[16]~18_combout ))

	.dataa(\inst_instr_reg|instr_o[16]~18_combout ),
	.datab(gnd),
	.datac(\inst_controlUnit|state.R_TYPE_COMPLETION~q ),
	.datad(\inst_instr_reg|instr_o[11]~9_combout ),
	.cin(gnd),
	.combout(\inst_mult_2to1_3|res_o[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_3|res_o[0]~0 .lut_mask = 16'hFA0A;
defparam \inst_mult_2to1_3|res_o[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N30
cycloneive_lcell_comb \inst_instr_memory|mem~73 (
// Equation(s):
// \inst_instr_memory|mem~73_combout  = (\inst_instr_memory|mem[1][6]~8_combout  & ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a14 ) # ((\inst_instr_memory|mem[1][6]~9_combout )))) # (!\inst_instr_memory|mem[1][6]~8_combout  & 
// (((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a6  & !\inst_instr_memory|mem[1][6]~9_combout ))))

	.dataa(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a14 ),
	.datab(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a6 ),
	.datac(\inst_instr_memory|mem[1][6]~8_combout ),
	.datad(\inst_instr_memory|mem[1][6]~9_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~73_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~73 .lut_mask = 16'hF0AC;
defparam \inst_instr_memory|mem~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N10
cycloneive_lcell_comb \inst_instr_memory|mem~74 (
// Equation(s):
// \inst_instr_memory|mem~74_combout  = (\inst_instr_memory|mem~73_combout  & ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a30 ) # ((!\inst_instr_memory|mem[1][6]~9_combout )))) # (!\inst_instr_memory|mem~73_combout  & 
// (((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a22  & \inst_instr_memory|mem[1][6]~9_combout ))))

	.dataa(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a30 ),
	.datab(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a22 ),
	.datac(\inst_instr_memory|mem~73_combout ),
	.datad(\inst_instr_memory|mem[1][6]~9_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~74_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~74 .lut_mask = 16'hACF0;
defparam \inst_instr_memory|mem~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y30_N11
dffeas \inst_instr_memory|mem[1][6] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_instr_memory|mem~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_instr_memory|mem[1][4]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_instr_memory|mem[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_instr_memory|mem[1][6] .is_wysiwyg = "true";
defparam \inst_instr_memory|mem[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y29_N30
cycloneive_lcell_comb \inst_instr_memory|mem~75 (
// Equation(s):
// \inst_instr_memory|mem~75_combout  = (\inst_instr_memory|mem~5_combout  & (((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a6  & !\inst_instr_memory|mem[2][6]~29_combout )))) # (!\inst_instr_memory|mem~5_combout  & 
// ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a22 ) # ((\inst_instr_memory|mem[2][6]~29_combout ))))

	.dataa(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a22 ),
	.datab(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a6 ),
	.datac(\inst_instr_memory|mem~5_combout ),
	.datad(\inst_instr_memory|mem[2][6]~29_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~75_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~75 .lut_mask = 16'h0FCA;
defparam \inst_instr_memory|mem~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y29_N16
cycloneive_lcell_comb \inst_instr_memory|mem~76 (
// Equation(s):
// \inst_instr_memory|mem~76_combout  = (\inst_instr_memory|mem~75_combout  & ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a30 ) # ((!\inst_instr_memory|mem[2][6]~29_combout )))) # (!\inst_instr_memory|mem~75_combout  & 
// (((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a14  & \inst_instr_memory|mem[2][6]~29_combout ))))

	.dataa(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a30 ),
	.datab(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a14 ),
	.datac(\inst_instr_memory|mem~75_combout ),
	.datad(\inst_instr_memory|mem[2][6]~29_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~76_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~76 .lut_mask = 16'hACF0;
defparam \inst_instr_memory|mem~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y29_N17
dffeas \inst_instr_memory|mem[2][6] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_instr_memory|mem~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_instr_memory|mem[2][4]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_instr_memory|mem[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_instr_memory|mem[2][6] .is_wysiwyg = "true";
defparam \inst_instr_memory|mem[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N20
cycloneive_lcell_comb \inst_instr_memory|mem~77 (
// Equation(s):
// \inst_instr_memory|mem~77_combout  = (\inst_instr_memory|mem[0][6]~17_combout  & (((\inst_instr_memory|mem[0][6]~16_combout )))) # (!\inst_instr_memory|mem[0][6]~17_combout  & ((\inst_instr_memory|mem[0][6]~16_combout  & 
// (\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a14 )) # (!\inst_instr_memory|mem[0][6]~16_combout  & ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a6 )))))

	.dataa(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a14 ),
	.datab(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a6 ),
	.datac(\inst_instr_memory|mem[0][6]~17_combout ),
	.datad(\inst_instr_memory|mem[0][6]~16_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~77_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~77 .lut_mask = 16'hFA0C;
defparam \inst_instr_memory|mem~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N0
cycloneive_lcell_comb \inst_instr_memory|mem~78 (
// Equation(s):
// \inst_instr_memory|mem~78_combout  = (\inst_instr_memory|mem[0][6]~17_combout  & ((\inst_instr_memory|mem~77_combout  & (\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a30 )) # (!\inst_instr_memory|mem~77_combout  & 
// ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a22 ))))) # (!\inst_instr_memory|mem[0][6]~17_combout  & (((\inst_instr_memory|mem~77_combout ))))

	.dataa(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a30 ),
	.datab(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a22 ),
	.datac(\inst_instr_memory|mem[0][6]~17_combout ),
	.datad(\inst_instr_memory|mem~77_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~78_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~78 .lut_mask = 16'hAFC0;
defparam \inst_instr_memory|mem~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y30_N1
dffeas \inst_instr_memory|mem[0][6] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_instr_memory|mem~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_instr_memory|mem[0][4]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_instr_memory|mem[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_instr_memory|mem[0][6] .is_wysiwyg = "true";
defparam \inst_instr_memory|mem[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N6
cycloneive_lcell_comb \inst_instr_memory|Mux1~0 (
// Equation(s):
// \inst_instr_memory|Mux1~0_combout  = (\inst_mult_2to1_4|res_o[1]~0_combout  & ((\inst_instr_memory|mem[2][6]~q ) # ((\inst_mult_2to1_4|res_o[0]~1_combout )))) # (!\inst_mult_2to1_4|res_o[1]~0_combout  & (((\inst_instr_memory|mem[0][6]~q  & 
// !\inst_mult_2to1_4|res_o[0]~1_combout ))))

	.dataa(\inst_instr_memory|mem[2][6]~q ),
	.datab(\inst_instr_memory|mem[0][6]~q ),
	.datac(\inst_mult_2to1_4|res_o[1]~0_combout ),
	.datad(\inst_mult_2to1_4|res_o[0]~1_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|Mux1~0 .lut_mask = 16'hF0AC;
defparam \inst_instr_memory|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N22
cycloneive_lcell_comb \inst_instr_memory|mem~79 (
// Equation(s):
// \inst_instr_memory|mem~79_combout  = (\inst_instr_memory|mem~27_combout  & (((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a6  & !\inst_instr_memory|mem[3][0]~37_combout )))) # (!\inst_instr_memory|mem~27_combout  & 
// ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a22 ) # ((\inst_instr_memory|mem[3][0]~37_combout ))))

	.dataa(\inst_instr_memory|mem~27_combout ),
	.datab(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a22 ),
	.datac(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a6 ),
	.datad(\inst_instr_memory|mem[3][0]~37_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~79_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~79 .lut_mask = 16'h55E4;
defparam \inst_instr_memory|mem~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N12
cycloneive_lcell_comb \inst_instr_memory|mem~80 (
// Equation(s):
// \inst_instr_memory|mem~80_combout  = (\inst_instr_memory|mem~79_combout  & (((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a30 ) # (!\inst_instr_memory|mem[3][0]~37_combout )))) # (!\inst_instr_memory|mem~79_combout  & 
// (\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a14  & ((\inst_instr_memory|mem[3][0]~37_combout ))))

	.dataa(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a14 ),
	.datab(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a30 ),
	.datac(\inst_instr_memory|mem~79_combout ),
	.datad(\inst_instr_memory|mem[3][0]~37_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~80_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~80 .lut_mask = 16'hCAF0;
defparam \inst_instr_memory|mem~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y30_N13
dffeas \inst_instr_memory|mem[3][6] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_instr_memory|mem~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_instr_memory|mem[3][4]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_instr_memory|mem[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_instr_memory|mem[3][6] .is_wysiwyg = "true";
defparam \inst_instr_memory|mem[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N24
cycloneive_lcell_comb \inst_instr_memory|Mux1~1 (
// Equation(s):
// \inst_instr_memory|Mux1~1_combout  = (\inst_mult_2to1_4|res_o[0]~1_combout  & ((\inst_instr_memory|Mux1~0_combout  & ((\inst_instr_memory|mem[3][6]~q ))) # (!\inst_instr_memory|Mux1~0_combout  & (\inst_instr_memory|mem[1][6]~q )))) # 
// (!\inst_mult_2to1_4|res_o[0]~1_combout  & (((\inst_instr_memory|Mux1~0_combout ))))

	.dataa(\inst_instr_memory|mem[1][6]~q ),
	.datab(\inst_mult_2to1_4|res_o[0]~1_combout ),
	.datac(\inst_instr_memory|Mux1~0_combout ),
	.datad(\inst_instr_memory|mem[3][6]~q ),
	.cin(gnd),
	.combout(\inst_instr_memory|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|Mux1~1 .lut_mask = 16'hF838;
defparam \inst_instr_memory|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y30_N25
dffeas \inst_instr_memory|instr8bit_o[6] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_instr_memory|Mux1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_controlUnit|state.MEM_ACCESS_SW~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_instr_memory|instr8bit_o [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_instr_memory|instr8bit_o[6] .is_wysiwyg = "true";
defparam \inst_instr_memory|instr8bit_o[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N24
cycloneive_lcell_comb \inst_instr_reg|instr_data[3][6] (
// Equation(s):
// \inst_instr_reg|instr_data[3][6]~combout  = (GLOBAL(\inst_instr_reg|instr_o[31]~16clkctrl_outclk ) & ((\inst_instr_reg|instr_data[3][6]~combout ))) # (!GLOBAL(\inst_instr_reg|instr_o[31]~16clkctrl_outclk ) & (\inst_instr_memory|instr8bit_o [6]))

	.dataa(\inst_instr_memory|instr8bit_o [6]),
	.datab(gnd),
	.datac(\inst_instr_reg|instr_o[31]~16clkctrl_outclk ),
	.datad(\inst_instr_reg|instr_data[3][6]~combout ),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_data[3][6]~combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_data[3][6] .lut_mask = 16'hFA0A;
defparam \inst_instr_reg|instr_data[3][6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N26
cycloneive_lcell_comb \inst_instr_reg|instr_o[30]~31 (
// Equation(s):
// \inst_instr_reg|instr_o[30]~31_combout  = (\inst_instr_reg|instr_o[31]~16_combout  & (\inst_instr_reg|instr_data[3][6]~combout )) # (!\inst_instr_reg|instr_o[31]~16_combout  & ((\inst_instr_memory|instr8bit_o [6])))

	.dataa(\inst_instr_reg|instr_data[3][6]~combout ),
	.datab(gnd),
	.datac(\inst_instr_memory|instr8bit_o [6]),
	.datad(\inst_instr_reg|instr_o[31]~16_combout ),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_o[30]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_o[30]~31 .lut_mask = 16'hAAF0;
defparam \inst_instr_reg|instr_o[30]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N28
cycloneive_lcell_comb \inst_controlUnit|state~26 (
// Equation(s):
// \inst_controlUnit|state~26_combout  = (\inst_instr_reg|instr_o[26]~29_combout  & (((!\inst_instr_reg|instr_o[31]~17_combout ) # (!\inst_instr_reg|instr_o[27]~30_combout )))) # (!\inst_instr_reg|instr_o[26]~29_combout  & 
// ((\inst_instr_reg|instr_o[29]~28_combout ) # ((\inst_instr_reg|instr_o[31]~17_combout ))))

	.dataa(\inst_instr_reg|instr_o[26]~29_combout ),
	.datab(\inst_instr_reg|instr_o[29]~28_combout ),
	.datac(\inst_instr_reg|instr_o[27]~30_combout ),
	.datad(\inst_instr_reg|instr_o[31]~17_combout ),
	.cin(gnd),
	.combout(\inst_controlUnit|state~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst_controlUnit|state~26 .lut_mask = 16'h5FEE;
defparam \inst_controlUnit|state~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N4
cycloneive_lcell_comb \inst_controlUnit|state~27 (
// Equation(s):
// \inst_controlUnit|state~27_combout  = (\inst_instr_reg|instr_o[30]~31_combout ) # ((\inst_controlUnit|state~26_combout ) # ((\inst_instr_reg|instr_o[27]~30_combout  & \inst_instr_reg|instr_o[28]~32_combout )))

	.dataa(\inst_instr_reg|instr_o[30]~31_combout ),
	.datab(\inst_controlUnit|state~26_combout ),
	.datac(\inst_instr_reg|instr_o[27]~30_combout ),
	.datad(\inst_instr_reg|instr_o[28]~32_combout ),
	.cin(gnd),
	.combout(\inst_controlUnit|state~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst_controlUnit|state~27 .lut_mask = 16'hFEEE;
defparam \inst_controlUnit|state~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N20
cycloneive_lcell_comb \inst_controlUnit|state~28 (
// Equation(s):
// \inst_controlUnit|state~28_combout  = (!\rst_i_top~input_o  & ((\inst_controlUnit|state.STATE3~q ) # ((\inst_controlUnit|state~27_combout  & \inst_controlUnit|state.REG_FETCH~q ))))

	.dataa(\inst_controlUnit|state.STATE3~q ),
	.datab(\inst_controlUnit|state~27_combout ),
	.datac(\inst_controlUnit|state.REG_FETCH~q ),
	.datad(\rst_i_top~input_o ),
	.cin(gnd),
	.combout(\inst_controlUnit|state~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst_controlUnit|state~28 .lut_mask = 16'h00EA;
defparam \inst_controlUnit|state~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y29_N21
dffeas \inst_controlUnit|state.REG_FETCH (
	.clk(\clk_i_top~input_o ),
	.d(\inst_controlUnit|state~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_controlUnit|state.REG_FETCH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_controlUnit|state.REG_FETCH .is_wysiwyg = "true";
defparam \inst_controlUnit|state.REG_FETCH .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N6
cycloneive_lcell_comb \inst_instr_reg|instr_o[31]~16 (
// Equation(s):
// \inst_instr_reg|instr_o[31]~16_combout  = (\inst_controlUnit|state.STATE1~q ) # ((\inst_controlUnit|state.STATE2~q ) # ((\inst_controlUnit|state.STATE3~q ) # (\inst_controlUnit|state.REG_FETCH~q )))

	.dataa(\inst_controlUnit|state.STATE1~q ),
	.datab(\inst_controlUnit|state.STATE2~q ),
	.datac(\inst_controlUnit|state.STATE3~q ),
	.datad(\inst_controlUnit|state.REG_FETCH~q ),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_o[31]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_o[31]~16 .lut_mask = 16'hFFFE;
defparam \inst_instr_reg|instr_o[31]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneive_clkctrl \inst_instr_reg|instr_o[31]~16clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst_instr_reg|instr_o[31]~16_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst_instr_reg|instr_o[31]~16clkctrl_outclk ));
// synopsys translate_off
defparam \inst_instr_reg|instr_o[31]~16clkctrl .clock_type = "global clock";
defparam \inst_instr_reg|instr_o[31]~16clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N30
cycloneive_lcell_comb \inst_instr_reg|instr_data[3][3] (
// Equation(s):
// \inst_instr_reg|instr_data[3][3]~combout  = (GLOBAL(\inst_instr_reg|instr_o[31]~16clkctrl_outclk ) & ((\inst_instr_reg|instr_data[3][3]~combout ))) # (!GLOBAL(\inst_instr_reg|instr_o[31]~16clkctrl_outclk ) & (\inst_instr_memory|instr8bit_o [3]))

	.dataa(gnd),
	.datab(\inst_instr_memory|instr8bit_o [3]),
	.datac(\inst_instr_reg|instr_o[31]~16clkctrl_outclk ),
	.datad(\inst_instr_reg|instr_data[3][3]~combout ),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_data[3][3]~combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_data[3][3] .lut_mask = 16'hFC0C;
defparam \inst_instr_reg|instr_data[3][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N10
cycloneive_lcell_comb \inst_controlUnit|state~37 (
// Equation(s):
// \inst_controlUnit|state~37_combout  = (\inst_instr_reg|instr_data[3][3]~combout  & (!\inst_instr_reg|instr_data[3][4]~combout  & (\inst_controlUnit|state~20_combout  & \inst_controlUnit|Equal0~0_combout )))

	.dataa(\inst_instr_reg|instr_data[3][3]~combout ),
	.datab(\inst_instr_reg|instr_data[3][4]~combout ),
	.datac(\inst_controlUnit|state~20_combout ),
	.datad(\inst_controlUnit|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst_controlUnit|state~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst_controlUnit|state~37 .lut_mask = 16'h2000;
defparam \inst_controlUnit|state~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y32_N11
dffeas \inst_controlUnit|state.JUMP_COMPLETION (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_controlUnit|state~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_controlUnit|state.JUMP_COMPLETION~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_controlUnit|state.JUMP_COMPLETION .is_wysiwyg = "true";
defparam \inst_controlUnit|state.JUMP_COMPLETION .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N10
cycloneive_lcell_comb \inst_controlUnit|state~35 (
// Equation(s):
// \inst_controlUnit|state~35_combout  = (\inst_controlUnit|state.R_TYPE_COMPLETION~q ) # ((\inst_controlUnit|state.WRITE_BACK~q ) # ((\inst_controlUnit|state.MEM_ACCESS_SW~q ) # (\rst_i_top~input_o )))

	.dataa(\inst_controlUnit|state.R_TYPE_COMPLETION~q ),
	.datab(\inst_controlUnit|state.WRITE_BACK~q ),
	.datac(\inst_controlUnit|state.MEM_ACCESS_SW~q ),
	.datad(\rst_i_top~input_o ),
	.cin(gnd),
	.combout(\inst_controlUnit|state~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst_controlUnit|state~35 .lut_mask = 16'hFFFE;
defparam \inst_controlUnit|state~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N2
cycloneive_lcell_comb \inst_controlUnit|state~36 (
// Equation(s):
// \inst_controlUnit|state~36_combout  = (!\inst_controlUnit|state.JUMP_COMPLETION~q  & (!\inst_controlUnit|state.BRANCH_COMPLETION~q  & !\inst_controlUnit|state~35_combout ))

	.dataa(\inst_controlUnit|state.JUMP_COMPLETION~q ),
	.datab(gnd),
	.datac(\inst_controlUnit|state.BRANCH_COMPLETION~q ),
	.datad(\inst_controlUnit|state~35_combout ),
	.cin(gnd),
	.combout(\inst_controlUnit|state~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst_controlUnit|state~36 .lut_mask = 16'h0005;
defparam \inst_controlUnit|state~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y29_N3
dffeas \inst_controlUnit|state.RESET (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_controlUnit|state~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_controlUnit|state.RESET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_controlUnit|state.RESET .is_wysiwyg = "true";
defparam \inst_controlUnit|state.RESET .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N30
cycloneive_lcell_comb \inst_controlUnit|state~34 (
// Equation(s):
// \inst_controlUnit|state~34_combout  = (!\rst_i_top~input_o  & !\inst_controlUnit|state.RESET~q )

	.dataa(\rst_i_top~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_controlUnit|state.RESET~q ),
	.cin(gnd),
	.combout(\inst_controlUnit|state~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst_controlUnit|state~34 .lut_mask = 16'h0055;
defparam \inst_controlUnit|state~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y29_N31
dffeas \inst_controlUnit|state.STATE1 (
	.clk(\clk_i_top~input_o ),
	.d(\inst_controlUnit|state~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_controlUnit|state.STATE1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_controlUnit|state.STATE1 .is_wysiwyg = "true";
defparam \inst_controlUnit|state.STATE1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N4
cycloneive_lcell_comb \inst_controlUnit|WideOr10~0 (
// Equation(s):
// \inst_controlUnit|WideOr10~0_combout  = (!\inst_controlUnit|state.STATE1~q  & (!\inst_controlUnit|state.STATE2~q  & (!\inst_controlUnit|state.STATE3~q  & \inst_controlUnit|state.RESET~q )))

	.dataa(\inst_controlUnit|state.STATE1~q ),
	.datab(\inst_controlUnit|state.STATE2~q ),
	.datac(\inst_controlUnit|state.STATE3~q ),
	.datad(\inst_controlUnit|state.RESET~q ),
	.cin(gnd),
	.combout(\inst_controlUnit|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_controlUnit|WideOr10~0 .lut_mask = 16'h0100;
defparam \inst_controlUnit|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N28
cycloneive_lcell_comb \inst_controlUnit|WideOr9 (
// Equation(s):
// \inst_controlUnit|WideOr9~combout  = (\inst_controlUnit|WideOr10~0_combout  & !\inst_controlUnit|state.BRANCH_COMPLETION~q )

	.dataa(gnd),
	.datab(\inst_controlUnit|WideOr10~0_combout ),
	.datac(\inst_controlUnit|state.BRANCH_COMPLETION~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_controlUnit|WideOr9~combout ),
	.cout());
// synopsys translate_off
defparam \inst_controlUnit|WideOr9 .lut_mask = 16'h0C0C;
defparam \inst_controlUnit|WideOr9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y31_N13
dffeas \inst_ProgramCounter|addr_out[0] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_ProgramCounter|addr_out[0]~feeder_combout ),
	.asdata(ALUOut[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_controlUnit|WideOr9~combout ),
	.sload(\inst_controlUnit|WideOr10~combout ),
	.ena(\inst_ProgramCounter|addr_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ProgramCounter|addr_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[0] .is_wysiwyg = "true";
defparam \inst_ProgramCounter|addr_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y31_N0
cycloneive_lcell_comb \inst_mult_2to1_4|res_o[0]~1 (
// Equation(s):
// \inst_mult_2to1_4|res_o[0]~1_combout  = (\inst_controlUnit|state.MEM_ACCESS_LW~q  & (((ALUOut[0])))) # (!\inst_controlUnit|state.MEM_ACCESS_LW~q  & ((\inst_controlUnit|state.MEM_ACCESS_SW~q  & ((ALUOut[0]))) # (!\inst_controlUnit|state.MEM_ACCESS_SW~q  & 
// (\inst_ProgramCounter|addr_out [0]))))

	.dataa(\inst_ProgramCounter|addr_out [0]),
	.datab(ALUOut[0]),
	.datac(\inst_controlUnit|state.MEM_ACCESS_LW~q ),
	.datad(\inst_controlUnit|state.MEM_ACCESS_SW~q ),
	.cin(gnd),
	.combout(\inst_mult_2to1_4|res_o[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_4|res_o[0]~1 .lut_mask = 16'hCCCA;
defparam \inst_mult_2to1_4|res_o[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N22
cycloneive_lcell_comb \inst_instr_memory|mem~25 (
// Equation(s):
// \inst_instr_memory|mem~25_combout  = (((\inst_instr_memory|LessThan2~4_combout ) # (\inst_instr_memory|LessThan2~9_combout )) # (!\inst_mult_2to1_4|res_o[0]~1_combout )) # (!\inst_instr_memory|Add1~0_combout )

	.dataa(\inst_instr_memory|Add1~0_combout ),
	.datab(\inst_mult_2to1_4|res_o[0]~1_combout ),
	.datac(\inst_instr_memory|LessThan2~4_combout ),
	.datad(\inst_instr_memory|LessThan2~9_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~25 .lut_mask = 16'hFFF7;
defparam \inst_instr_memory|mem~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N28
cycloneive_lcell_comb \inst_instr_memory|mem~26 (
// Equation(s):
// \inst_instr_memory|mem~26_combout  = (!\inst_instr_memory|Add2~0_combout ) # (!\inst_instr_memory|Add2~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst_instr_memory|Add2~2_combout ),
	.datad(\inst_instr_memory|Add2~0_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~26 .lut_mask = 16'h0FFF;
defparam \inst_instr_memory|mem~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N8
cycloneive_lcell_comb \inst_instr_memory|mem~27 (
// Equation(s):
// \inst_instr_memory|mem~27_combout  = (\inst_instr_memory|mem~25_combout  & ((\inst_instr_memory|mem~26_combout ) # ((\inst_instr_memory|LessThan3~9_combout ) # (\inst_instr_memory|LessThan3~4_combout ))))

	.dataa(\inst_instr_memory|mem~25_combout ),
	.datab(\inst_instr_memory|mem~26_combout ),
	.datac(\inst_instr_memory|LessThan3~9_combout ),
	.datad(\inst_instr_memory|LessThan3~4_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~27 .lut_mask = 16'hAAA8;
defparam \inst_instr_memory|mem~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N24
cycloneive_lcell_comb \inst_instr_memory|mem~87 (
// Equation(s):
// \inst_instr_memory|mem~87_combout  = (\inst_instr_memory|mem~27_combout  & ((\inst_instr_memory|mem[3][0]~37_combout  & ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a8 ))) # (!\inst_instr_memory|mem[3][0]~37_combout  & 
// (\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0~portbdataout )))) # (!\inst_instr_memory|mem~27_combout  & (((\inst_instr_memory|mem[3][0]~37_combout ))))

	.dataa(\inst_instr_memory|mem~27_combout ),
	.datab(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.datac(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a8 ),
	.datad(\inst_instr_memory|mem[3][0]~37_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~87_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~87 .lut_mask = 16'hF588;
defparam \inst_instr_memory|mem~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N30
cycloneive_lcell_comb \inst_instr_memory|mem~88 (
// Equation(s):
// \inst_instr_memory|mem~88_combout  = (\inst_instr_memory|mem~27_combout  & (((\inst_instr_memory|mem~87_combout )))) # (!\inst_instr_memory|mem~27_combout  & ((\inst_instr_memory|mem~87_combout  & 
// (\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a24 )) # (!\inst_instr_memory|mem~87_combout  & ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a16 )))))

	.dataa(\inst_instr_memory|mem~27_combout ),
	.datab(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a24 ),
	.datac(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a16 ),
	.datad(\inst_instr_memory|mem~87_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~88_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~88 .lut_mask = 16'hEE50;
defparam \inst_instr_memory|mem~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y30_N31
dffeas \inst_instr_memory|mem[3][0] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_instr_memory|mem~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_instr_memory|mem[3][4]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_instr_memory|mem[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_instr_memory|mem[3][0] .is_wysiwyg = "true";
defparam \inst_instr_memory|mem[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N12
cycloneive_lcell_comb \inst_instr_memory|mem~85 (
// Equation(s):
// \inst_instr_memory|mem~85_combout  = (\inst_instr_memory|mem[0][6]~17_combout  & ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a16 ) # ((\inst_instr_memory|mem[0][6]~16_combout )))) # (!\inst_instr_memory|mem[0][6]~17_combout  & 
// (((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0~portbdataout  & !\inst_instr_memory|mem[0][6]~16_combout ))))

	.dataa(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a16 ),
	.datab(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.datac(\inst_instr_memory|mem[0][6]~17_combout ),
	.datad(\inst_instr_memory|mem[0][6]~16_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~85_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~85 .lut_mask = 16'hF0AC;
defparam \inst_instr_memory|mem~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N26
cycloneive_lcell_comb \inst_instr_memory|mem~86 (
// Equation(s):
// \inst_instr_memory|mem~86_combout  = (\inst_instr_memory|mem[0][6]~16_combout  & ((\inst_instr_memory|mem~85_combout  & (\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a24 )) # (!\inst_instr_memory|mem~85_combout  & 
// ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a8 ))))) # (!\inst_instr_memory|mem[0][6]~16_combout  & (((\inst_instr_memory|mem~85_combout ))))

	.dataa(\inst_instr_memory|mem[0][6]~16_combout ),
	.datab(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a24 ),
	.datac(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a8 ),
	.datad(\inst_instr_memory|mem~85_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~86_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~86 .lut_mask = 16'hDDA0;
defparam \inst_instr_memory|mem~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y30_N27
dffeas \inst_instr_memory|mem[0][0] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_instr_memory|mem~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_instr_memory|mem[0][4]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_instr_memory|mem[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_instr_memory|mem[0][0] .is_wysiwyg = "true";
defparam \inst_instr_memory|mem[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N18
cycloneive_lcell_comb \inst_instr_memory|mem~83 (
// Equation(s):
// \inst_instr_memory|mem~83_combout  = (\inst_instr_memory|mem[1][6]~8_combout  & (((\inst_instr_memory|mem[1][6]~9_combout )))) # (!\inst_instr_memory|mem[1][6]~8_combout  & ((\inst_instr_memory|mem[1][6]~9_combout  & 
// (\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a16 )) # (!\inst_instr_memory|mem[1][6]~9_combout  & ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0~portbdataout )))))

	.dataa(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a16 ),
	.datab(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.datac(\inst_instr_memory|mem[1][6]~8_combout ),
	.datad(\inst_instr_memory|mem[1][6]~9_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~83_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~83 .lut_mask = 16'hFA0C;
defparam \inst_instr_memory|mem~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N28
cycloneive_lcell_comb \inst_instr_memory|mem~84 (
// Equation(s):
// \inst_instr_memory|mem~84_combout  = (\inst_instr_memory|mem[1][6]~8_combout  & ((\inst_instr_memory|mem~83_combout  & ((!\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a24 ))) # (!\inst_instr_memory|mem~83_combout  & 
// (!\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a8 )))) # (!\inst_instr_memory|mem[1][6]~8_combout  & (((!\inst_instr_memory|mem~83_combout ))))

	.dataa(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a8 ),
	.datab(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a24 ),
	.datac(\inst_instr_memory|mem[1][6]~8_combout ),
	.datad(\inst_instr_memory|mem~83_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~84_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~84 .lut_mask = 16'h305F;
defparam \inst_instr_memory|mem~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y30_N29
dffeas \inst_instr_memory|mem[1][0] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_instr_memory|mem~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_instr_memory|mem[1][4]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_instr_memory|mem[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_instr_memory|mem[1][0] .is_wysiwyg = "true";
defparam \inst_instr_memory|mem[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N4
cycloneive_lcell_comb \inst_instr_memory|Mux7~0 (
// Equation(s):
// \inst_instr_memory|Mux7~0_combout  = (\inst_mult_2to1_4|res_o[0]~1_combout  & (((\inst_mult_2to1_4|res_o[1]~0_combout ) # (!\inst_instr_memory|mem[1][0]~q )))) # (!\inst_mult_2to1_4|res_o[0]~1_combout  & (\inst_instr_memory|mem[0][0]~q  & 
// (!\inst_mult_2to1_4|res_o[1]~0_combout )))

	.dataa(\inst_instr_memory|mem[0][0]~q ),
	.datab(\inst_mult_2to1_4|res_o[0]~1_combout ),
	.datac(\inst_mult_2to1_4|res_o[1]~0_combout ),
	.datad(\inst_instr_memory|mem[1][0]~q ),
	.cin(gnd),
	.combout(\inst_instr_memory|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|Mux7~0 .lut_mask = 16'hC2CE;
defparam \inst_instr_memory|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y29_N8
cycloneive_lcell_comb \inst_instr_memory|mem~81 (
// Equation(s):
// \inst_instr_memory|mem~81_combout  = (\inst_instr_memory|mem[2][6]~29_combout  & ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a8 ) # ((!\inst_instr_memory|mem~5_combout )))) # (!\inst_instr_memory|mem[2][6]~29_combout  & 
// (((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0~portbdataout  & \inst_instr_memory|mem~5_combout ))))

	.dataa(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a8 ),
	.datab(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.datac(\inst_instr_memory|mem[2][6]~29_combout ),
	.datad(\inst_instr_memory|mem~5_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~81_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~81 .lut_mask = 16'hACF0;
defparam \inst_instr_memory|mem~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y29_N10
cycloneive_lcell_comb \inst_instr_memory|mem~82 (
// Equation(s):
// \inst_instr_memory|mem~82_combout  = (\inst_instr_memory|mem~81_combout  & ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a24 ) # ((\inst_instr_memory|mem~5_combout )))) # (!\inst_instr_memory|mem~81_combout  & 
// (((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a16  & !\inst_instr_memory|mem~5_combout ))))

	.dataa(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a24 ),
	.datab(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a16 ),
	.datac(\inst_instr_memory|mem~81_combout ),
	.datad(\inst_instr_memory|mem~5_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~82_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~82 .lut_mask = 16'hF0AC;
defparam \inst_instr_memory|mem~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y29_N11
dffeas \inst_instr_memory|mem[2][0] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_instr_memory|mem~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_instr_memory|mem[2][4]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_instr_memory|mem[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_instr_memory|mem[2][0] .is_wysiwyg = "true";
defparam \inst_instr_memory|mem[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y29_N4
cycloneive_lcell_comb \inst_instr_memory|Mux7~1 (
// Equation(s):
// \inst_instr_memory|Mux7~1_combout  = (\inst_instr_memory|Mux7~0_combout  & ((\inst_instr_memory|mem[3][0]~q ) # ((!\inst_mult_2to1_4|res_o[1]~0_combout )))) # (!\inst_instr_memory|Mux7~0_combout  & (((\inst_mult_2to1_4|res_o[1]~0_combout  & 
// \inst_instr_memory|mem[2][0]~q ))))

	.dataa(\inst_instr_memory|mem[3][0]~q ),
	.datab(\inst_instr_memory|Mux7~0_combout ),
	.datac(\inst_mult_2to1_4|res_o[1]~0_combout ),
	.datad(\inst_instr_memory|mem[2][0]~q ),
	.cin(gnd),
	.combout(\inst_instr_memory|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|Mux7~1 .lut_mask = 16'hBC8C;
defparam \inst_instr_memory|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y29_N31
dffeas \inst_instr_memory|instr8bit_o[0] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_instr_memory|Mux7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst_controlUnit|state.MEM_ACCESS_SW~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_instr_memory|instr8bit_o [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_instr_memory|instr8bit_o[0] .is_wysiwyg = "true";
defparam \inst_instr_memory|instr8bit_o[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N20
cycloneive_lcell_comb \inst_instr_reg|instr_data[0][0] (
// Equation(s):
// \inst_instr_reg|instr_data[0][0]~combout  = (GLOBAL(\inst_controlUnit|state.STATE3~clkctrl_outclk ) & (\inst_instr_memory|instr8bit_o [0])) # (!GLOBAL(\inst_controlUnit|state.STATE3~clkctrl_outclk ) & ((\inst_instr_reg|instr_data[0][0]~combout )))

	.dataa(\inst_instr_memory|instr8bit_o [0]),
	.datab(gnd),
	.datac(\inst_controlUnit|state.STATE3~clkctrl_outclk ),
	.datad(\inst_instr_reg|instr_data[0][0]~combout ),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_data[0][0]~combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_data[0][0] .lut_mask = 16'hAFA0;
defparam \inst_instr_reg|instr_data[0][0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N2
cycloneive_lcell_comb \inst_instr_reg|instr_o[0]~15 (
// Equation(s):
// \inst_instr_reg|instr_o[0]~15_combout  = (\inst_controlUnit|state.STATE3~q  & ((\inst_instr_memory|instr8bit_o [0]))) # (!\inst_controlUnit|state.STATE3~q  & (\inst_instr_reg|instr_data[0][0]~combout ))

	.dataa(gnd),
	.datab(\inst_instr_reg|instr_data[0][0]~combout ),
	.datac(\inst_instr_memory|instr8bit_o [0]),
	.datad(\inst_controlUnit|state.STATE3~q ),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_o[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_o[0]~15 .lut_mask = 16'hF0CC;
defparam \inst_instr_reg|instr_o[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y31_N24
cycloneive_lcell_comb \inst_mult_2to1_2|res_o[0]~31 (
// Equation(s):
// \inst_mult_2to1_2|res_o[0]~31_combout  = (\inst_controlUnit|state.WRITE_BACK~q  & (\inst_instr_reg|instr_o[0]~15_combout )) # (!\inst_controlUnit|state.WRITE_BACK~q  & ((ALUOut[0])))

	.dataa(\inst_instr_reg|instr_o[0]~15_combout ),
	.datab(\inst_controlUnit|state.WRITE_BACK~q ),
	.datac(ALUOut[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_mult_2to1_2|res_o[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_2|res_o[0]~31 .lut_mask = 16'hB8B8;
defparam \inst_mult_2to1_2|res_o[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N24
cycloneive_lcell_comb \inst_instr_memory|mem~47 (
// Equation(s):
// \inst_instr_memory|mem~47_combout  = (\inst_instr_memory|mem[3][0]~37_combout  & (((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a10 ) # (!\inst_instr_memory|mem~27_combout )))) # (!\inst_instr_memory|mem[3][0]~37_combout  & 
// (\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a2  & ((\inst_instr_memory|mem~27_combout ))))

	.dataa(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a2 ),
	.datab(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a10 ),
	.datac(\inst_instr_memory|mem[3][0]~37_combout ),
	.datad(\inst_instr_memory|mem~27_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~47 .lut_mask = 16'hCAF0;
defparam \inst_instr_memory|mem~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N30
cycloneive_lcell_comb \inst_instr_memory|mem~48 (
// Equation(s):
// \inst_instr_memory|mem~48_combout  = (\inst_instr_memory|mem~27_combout  & (((\inst_instr_memory|mem~47_combout )))) # (!\inst_instr_memory|mem~27_combout  & ((\inst_instr_memory|mem~47_combout  & 
// ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a26 ))) # (!\inst_instr_memory|mem~47_combout  & (\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a18 ))))

	.dataa(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a18 ),
	.datab(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a26 ),
	.datac(\inst_instr_memory|mem~27_combout ),
	.datad(\inst_instr_memory|mem~47_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~48 .lut_mask = 16'hFC0A;
defparam \inst_instr_memory|mem~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y30_N31
dffeas \inst_instr_memory|mem[3][2] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_instr_memory|mem~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_instr_memory|mem[3][4]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_instr_memory|mem[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_instr_memory|mem[3][2] .is_wysiwyg = "true";
defparam \inst_instr_memory|mem[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y29_N4
cycloneive_lcell_comb \inst_instr_memory|mem~43 (
// Equation(s):
// \inst_instr_memory|mem~43_combout  = (\inst_instr_memory|mem[1][6]~8_combout  & (((\inst_instr_memory|mem[1][6]~9_combout )))) # (!\inst_instr_memory|mem[1][6]~8_combout  & ((\inst_instr_memory|mem[1][6]~9_combout  & 
// (\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a18 )) # (!\inst_instr_memory|mem[1][6]~9_combout  & ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a2 )))))

	.dataa(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a18 ),
	.datab(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a2 ),
	.datac(\inst_instr_memory|mem[1][6]~8_combout ),
	.datad(\inst_instr_memory|mem[1][6]~9_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~43 .lut_mask = 16'hFA0C;
defparam \inst_instr_memory|mem~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y29_N16
cycloneive_lcell_comb \inst_instr_memory|mem~44 (
// Equation(s):
// \inst_instr_memory|mem~44_combout  = (\inst_instr_memory|mem~43_combout  & (!\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a26  & ((\inst_instr_memory|mem[1][6]~8_combout )))) # (!\inst_instr_memory|mem~43_combout  & 
// (((!\inst_instr_memory|mem[1][6]~8_combout ) # (!\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a10 ))))

	.dataa(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a26 ),
	.datab(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a10 ),
	.datac(\inst_instr_memory|mem~43_combout ),
	.datad(\inst_instr_memory|mem[1][6]~8_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~44 .lut_mask = 16'h530F;
defparam \inst_instr_memory|mem~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y29_N17
dffeas \inst_instr_memory|mem[1][2] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_instr_memory|mem~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_instr_memory|mem[1][4]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_instr_memory|mem[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_instr_memory|mem[1][2] .is_wysiwyg = "true";
defparam \inst_instr_memory|mem[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y29_N6
cycloneive_lcell_comb \inst_instr_memory|mem~45 (
// Equation(s):
// \inst_instr_memory|mem~45_combout  = (\inst_instr_memory|mem[0][6]~17_combout  & ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a18 ) # ((\inst_instr_memory|mem[0][6]~16_combout )))) # (!\inst_instr_memory|mem[0][6]~17_combout  & 
// (((!\inst_instr_memory|mem[0][6]~16_combout  & \inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a2 ))))

	.dataa(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a18 ),
	.datab(\inst_instr_memory|mem[0][6]~17_combout ),
	.datac(\inst_instr_memory|mem[0][6]~16_combout ),
	.datad(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~45 .lut_mask = 16'hCBC8;
defparam \inst_instr_memory|mem~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y29_N2
cycloneive_lcell_comb \inst_instr_memory|mem~46 (
// Equation(s):
// \inst_instr_memory|mem~46_combout  = (\inst_instr_memory|mem[0][6]~16_combout  & ((\inst_instr_memory|mem~45_combout  & (\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a26 )) # (!\inst_instr_memory|mem~45_combout  & 
// ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a10 ))))) # (!\inst_instr_memory|mem[0][6]~16_combout  & (((\inst_instr_memory|mem~45_combout ))))

	.dataa(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a26 ),
	.datab(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a10 ),
	.datac(\inst_instr_memory|mem[0][6]~16_combout ),
	.datad(\inst_instr_memory|mem~45_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~46 .lut_mask = 16'hAFC0;
defparam \inst_instr_memory|mem~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y29_N3
dffeas \inst_instr_memory|mem[0][2] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_instr_memory|mem~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_instr_memory|mem[0][4]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_instr_memory|mem[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_instr_memory|mem[0][2] .is_wysiwyg = "true";
defparam \inst_instr_memory|mem[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y29_N24
cycloneive_lcell_comb \inst_instr_memory|Mux5~0 (
// Equation(s):
// \inst_instr_memory|Mux5~0_combout  = (\inst_mult_2to1_4|res_o[1]~0_combout  & (((\inst_mult_2to1_4|res_o[0]~1_combout )))) # (!\inst_mult_2to1_4|res_o[1]~0_combout  & ((\inst_mult_2to1_4|res_o[0]~1_combout  & (!\inst_instr_memory|mem[1][2]~q )) # 
// (!\inst_mult_2to1_4|res_o[0]~1_combout  & ((\inst_instr_memory|mem[0][2]~q )))))

	.dataa(\inst_mult_2to1_4|res_o[1]~0_combout ),
	.datab(\inst_instr_memory|mem[1][2]~q ),
	.datac(\inst_mult_2to1_4|res_o[0]~1_combout ),
	.datad(\inst_instr_memory|mem[0][2]~q ),
	.cin(gnd),
	.combout(\inst_instr_memory|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|Mux5~0 .lut_mask = 16'hB5B0;
defparam \inst_instr_memory|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y29_N24
cycloneive_lcell_comb \inst_instr_memory|mem~41 (
// Equation(s):
// \inst_instr_memory|mem~41_combout  = (\inst_instr_memory|mem[2][6]~29_combout  & (((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a10 ) # (!\inst_instr_memory|mem~5_combout )))) # (!\inst_instr_memory|mem[2][6]~29_combout  & 
// (\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a2  & ((\inst_instr_memory|mem~5_combout ))))

	.dataa(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a2 ),
	.datab(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a10 ),
	.datac(\inst_instr_memory|mem[2][6]~29_combout ),
	.datad(\inst_instr_memory|mem~5_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~41 .lut_mask = 16'hCAF0;
defparam \inst_instr_memory|mem~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y29_N28
cycloneive_lcell_comb \inst_instr_memory|mem~42 (
// Equation(s):
// \inst_instr_memory|mem~42_combout  = (\inst_instr_memory|mem~5_combout  & (((\inst_instr_memory|mem~41_combout )))) # (!\inst_instr_memory|mem~5_combout  & ((\inst_instr_memory|mem~41_combout  & 
// ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a26 ))) # (!\inst_instr_memory|mem~41_combout  & (\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a18 ))))

	.dataa(\inst_instr_memory|mem~5_combout ),
	.datab(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a18 ),
	.datac(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a26 ),
	.datad(\inst_instr_memory|mem~41_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~42 .lut_mask = 16'hFA44;
defparam \inst_instr_memory|mem~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y29_N29
dffeas \inst_instr_memory|mem[2][2] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_instr_memory|mem~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_instr_memory|mem[2][4]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_instr_memory|mem[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_instr_memory|mem[2][2] .is_wysiwyg = "true";
defparam \inst_instr_memory|mem[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y29_N14
cycloneive_lcell_comb \inst_instr_memory|Mux5~1 (
// Equation(s):
// \inst_instr_memory|Mux5~1_combout  = (\inst_instr_memory|Mux5~0_combout  & ((\inst_instr_memory|mem[3][2]~q ) # ((!\inst_mult_2to1_4|res_o[1]~0_combout )))) # (!\inst_instr_memory|Mux5~0_combout  & (((\inst_mult_2to1_4|res_o[1]~0_combout  & 
// \inst_instr_memory|mem[2][2]~q ))))

	.dataa(\inst_instr_memory|mem[3][2]~q ),
	.datab(\inst_instr_memory|Mux5~0_combout ),
	.datac(\inst_mult_2to1_4|res_o[1]~0_combout ),
	.datad(\inst_instr_memory|mem[2][2]~q ),
	.cin(gnd),
	.combout(\inst_instr_memory|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|Mux5~1 .lut_mask = 16'hBC8C;
defparam \inst_instr_memory|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y29_N15
dffeas \inst_instr_memory|instr8bit_o[2] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_instr_memory|Mux5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_controlUnit|state.MEM_ACCESS_SW~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_instr_memory|instr8bit_o [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_instr_memory|instr8bit_o[2] .is_wysiwyg = "true";
defparam \inst_instr_memory|instr8bit_o[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N18
cycloneive_lcell_comb \inst_instr_reg|instr_data[3][2] (
// Equation(s):
// \inst_instr_reg|instr_data[3][2]~combout  = (GLOBAL(\inst_instr_reg|instr_o[31]~16clkctrl_outclk ) & ((\inst_instr_reg|instr_data[3][2]~combout ))) # (!GLOBAL(\inst_instr_reg|instr_o[31]~16clkctrl_outclk ) & (\inst_instr_memory|instr8bit_o [2]))

	.dataa(gnd),
	.datab(\inst_instr_memory|instr8bit_o [2]),
	.datac(\inst_instr_reg|instr_o[31]~16clkctrl_outclk ),
	.datad(\inst_instr_reg|instr_data[3][2]~combout ),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_data[3][2]~combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_data[3][2] .lut_mask = 16'hFC0C;
defparam \inst_instr_reg|instr_data[3][2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N28
cycloneive_lcell_comb \inst_controlUnit|state~23 (
// Equation(s):
// \inst_controlUnit|state~23_combout  = (\inst_instr_reg|instr_data[3][7]~combout  & (!\inst_instr_reg|instr_data[3][6]~combout  & (\inst_instr_reg|instr_data[3][3]~combout  & \inst_controlUnit|state.REG_FETCH~q )))

	.dataa(\inst_instr_reg|instr_data[3][7]~combout ),
	.datab(\inst_instr_reg|instr_data[3][6]~combout ),
	.datac(\inst_instr_reg|instr_data[3][3]~combout ),
	.datad(\inst_controlUnit|state.REG_FETCH~q ),
	.cin(gnd),
	.combout(\inst_controlUnit|state~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst_controlUnit|state~23 .lut_mask = 16'h2000;
defparam \inst_controlUnit|state~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N2
cycloneive_lcell_comb \inst_controlUnit|state~24 (
// Equation(s):
// \inst_controlUnit|state~24_combout  = (\inst_instr_reg|instr_data[3][2]~combout  & (\inst_controlUnit|state~23_combout  & (!\inst_instr_reg|instr_data[3][4]~combout  & !\inst_controlUnit|Equal0~0_combout )))

	.dataa(\inst_instr_reg|instr_data[3][2]~combout ),
	.datab(\inst_controlUnit|state~23_combout ),
	.datac(\inst_instr_reg|instr_data[3][4]~combout ),
	.datad(\inst_controlUnit|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst_controlUnit|state~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst_controlUnit|state~24 .lut_mask = 16'h0008;
defparam \inst_controlUnit|state~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N16
cycloneive_lcell_comb \inst_controlUnit|state~25 (
// Equation(s):
// \inst_controlUnit|state~25_combout  = (!\rst_i_top~input_o  & ((\inst_controlUnit|state~24_combout ) # ((\inst_controlUnit|state.MEM_ADRR_COMPUTATION~q  & !\inst_controlUnit|Equal3~1_combout ))))

	.dataa(\rst_i_top~input_o ),
	.datab(\inst_controlUnit|state~24_combout ),
	.datac(\inst_controlUnit|state.MEM_ADRR_COMPUTATION~q ),
	.datad(\inst_controlUnit|Equal3~1_combout ),
	.cin(gnd),
	.combout(\inst_controlUnit|state~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst_controlUnit|state~25 .lut_mask = 16'h4454;
defparam \inst_controlUnit|state~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y32_N17
dffeas \inst_controlUnit|state.MEM_ADRR_COMPUTATION (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_controlUnit|state~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_controlUnit|state.MEM_ADRR_COMPUTATION~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_controlUnit|state.MEM_ADRR_COMPUTATION .is_wysiwyg = "true";
defparam \inst_controlUnit|state.MEM_ADRR_COMPUTATION .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N26
cycloneive_lcell_comb \inst_controlUnit|state~30 (
// Equation(s):
// \inst_controlUnit|state~30_combout  = (\inst_controlUnit|state.MEM_ADRR_COMPUTATION~q  & (!\inst_instr_memory|instr8bit_o [5] & (\inst_controlUnit|Equal3~1_combout  & !\rst_i_top~input_o )))

	.dataa(\inst_controlUnit|state.MEM_ADRR_COMPUTATION~q ),
	.datab(\inst_instr_memory|instr8bit_o [5]),
	.datac(\inst_controlUnit|Equal3~1_combout ),
	.datad(\rst_i_top~input_o ),
	.cin(gnd),
	.combout(\inst_controlUnit|state~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst_controlUnit|state~30 .lut_mask = 16'h0020;
defparam \inst_controlUnit|state~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y28_N27
dffeas \inst_controlUnit|state.MEM_ACCESS_LW (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_controlUnit|state~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_controlUnit|state.MEM_ACCESS_LW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_controlUnit|state.MEM_ACCESS_LW .is_wysiwyg = "true";
defparam \inst_controlUnit|state.MEM_ACCESS_LW .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y29_N18
cycloneive_lcell_comb \inst_controlUnit|state~32 (
// Equation(s):
// \inst_controlUnit|state~32_combout  = (\inst_controlUnit|state.MEM_ACCESS_LW~q  & !\rst_i_top~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst_controlUnit|state.MEM_ACCESS_LW~q ),
	.datad(\rst_i_top~input_o ),
	.cin(gnd),
	.combout(\inst_controlUnit|state~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst_controlUnit|state~32 .lut_mask = 16'h00F0;
defparam \inst_controlUnit|state~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y29_N25
dffeas \inst_controlUnit|state.WRITE_BACK (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_controlUnit|state~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_controlUnit|state.WRITE_BACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_controlUnit|state.WRITE_BACK .is_wysiwyg = "true";
defparam \inst_controlUnit|state.WRITE_BACK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N12
cycloneive_lcell_comb \inst_controlUnit|RegWrite_o~0 (
// Equation(s):
// \inst_controlUnit|RegWrite_o~0_combout  = (\inst_controlUnit|state.WRITE_BACK~q ) # (\inst_controlUnit|state.R_TYPE_COMPLETION~q )

	.dataa(\inst_controlUnit|state.WRITE_BACK~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_controlUnit|state.R_TYPE_COMPLETION~q ),
	.cin(gnd),
	.combout(\inst_controlUnit|RegWrite_o~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_controlUnit|RegWrite_o~0 .lut_mask = 16'hFFAA;
defparam \inst_controlUnit|RegWrite_o~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N24
cycloneive_lcell_comb \inst_instr_memory|mem~35 (
// Equation(s):
// \inst_instr_memory|mem~35_combout  = (\inst_instr_memory|mem[0][6]~17_combout  & (((\inst_instr_memory|mem[0][6]~16_combout )))) # (!\inst_instr_memory|mem[0][6]~17_combout  & ((\inst_instr_memory|mem[0][6]~16_combout  & 
// (\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a12 )) # (!\inst_instr_memory|mem[0][6]~16_combout  & ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a4 )))))

	.dataa(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a12 ),
	.datab(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a4 ),
	.datac(\inst_instr_memory|mem[0][6]~17_combout ),
	.datad(\inst_instr_memory|mem[0][6]~16_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~35 .lut_mask = 16'hFA0C;
defparam \inst_instr_memory|mem~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N22
cycloneive_lcell_comb \inst_instr_memory|mem~36 (
// Equation(s):
// \inst_instr_memory|mem~36_combout  = (\inst_instr_memory|mem[0][6]~17_combout  & ((\inst_instr_memory|mem~35_combout  & (\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a28 )) # (!\inst_instr_memory|mem~35_combout  & 
// ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a20 ))))) # (!\inst_instr_memory|mem[0][6]~17_combout  & (((\inst_instr_memory|mem~35_combout ))))

	.dataa(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a28 ),
	.datab(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a20 ),
	.datac(\inst_instr_memory|mem[0][6]~17_combout ),
	.datad(\inst_instr_memory|mem~35_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~36 .lut_mask = 16'hAFC0;
defparam \inst_instr_memory|mem~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y30_N23
dffeas \inst_instr_memory|mem[0][4] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_instr_memory|mem~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_instr_memory|mem[0][4]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_instr_memory|mem[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_instr_memory|mem[0][4] .is_wysiwyg = "true";
defparam \inst_instr_memory|mem[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N14
cycloneive_lcell_comb \inst_instr_memory|mem~33 (
// Equation(s):
// \inst_instr_memory|mem~33_combout  = (\inst_instr_memory|mem[1][6]~8_combout  & ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a12 ) # ((\inst_instr_memory|mem[1][6]~9_combout )))) # (!\inst_instr_memory|mem[1][6]~8_combout  & 
// (((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a4  & !\inst_instr_memory|mem[1][6]~9_combout ))))

	.dataa(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a12 ),
	.datab(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a4 ),
	.datac(\inst_instr_memory|mem[1][6]~8_combout ),
	.datad(\inst_instr_memory|mem[1][6]~9_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~33 .lut_mask = 16'hF0AC;
defparam \inst_instr_memory|mem~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N16
cycloneive_lcell_comb \inst_instr_memory|mem~34 (
// Equation(s):
// \inst_instr_memory|mem~34_combout  = (\inst_instr_memory|mem~33_combout  & ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a28 ) # ((!\inst_instr_memory|mem[1][6]~9_combout )))) # (!\inst_instr_memory|mem~33_combout  & 
// (((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a20  & \inst_instr_memory|mem[1][6]~9_combout ))))

	.dataa(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a28 ),
	.datab(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a20 ),
	.datac(\inst_instr_memory|mem~33_combout ),
	.datad(\inst_instr_memory|mem[1][6]~9_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~34 .lut_mask = 16'hACF0;
defparam \inst_instr_memory|mem~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y30_N17
dffeas \inst_instr_memory|mem[1][4] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_instr_memory|mem~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_instr_memory|mem[1][4]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_instr_memory|mem[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_instr_memory|mem[1][4] .is_wysiwyg = "true";
defparam \inst_instr_memory|mem[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N8
cycloneive_lcell_comb \inst_instr_memory|Mux3~0 (
// Equation(s):
// \inst_instr_memory|Mux3~0_combout  = (\inst_mult_2to1_4|res_o[0]~1_combout  & (((\inst_mult_2to1_4|res_o[1]~0_combout ) # (\inst_instr_memory|mem[1][4]~q )))) # (!\inst_mult_2to1_4|res_o[0]~1_combout  & (\inst_instr_memory|mem[0][4]~q  & 
// (!\inst_mult_2to1_4|res_o[1]~0_combout )))

	.dataa(\inst_instr_memory|mem[0][4]~q ),
	.datab(\inst_mult_2to1_4|res_o[0]~1_combout ),
	.datac(\inst_mult_2to1_4|res_o[1]~0_combout ),
	.datad(\inst_instr_memory|mem[1][4]~q ),
	.cin(gnd),
	.combout(\inst_instr_memory|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|Mux3~0 .lut_mask = 16'hCEC2;
defparam \inst_instr_memory|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y29_N22
cycloneive_lcell_comb \inst_instr_memory|mem~30 (
// Equation(s):
// \inst_instr_memory|mem~30_combout  = (\inst_instr_memory|mem[2][6]~29_combout  & ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a12 ) # ((!\inst_instr_memory|mem~5_combout )))) # (!\inst_instr_memory|mem[2][6]~29_combout  & 
// (((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a4  & \inst_instr_memory|mem~5_combout ))))

	.dataa(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a12 ),
	.datab(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a4 ),
	.datac(\inst_instr_memory|mem[2][6]~29_combout ),
	.datad(\inst_instr_memory|mem~5_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~30 .lut_mask = 16'hACF0;
defparam \inst_instr_memory|mem~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y29_N26
cycloneive_lcell_comb \inst_instr_memory|mem~31 (
// Equation(s):
// \inst_instr_memory|mem~31_combout  = (\inst_instr_memory|mem~30_combout  & (((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a28 ) # (\inst_instr_memory|mem~5_combout )))) # (!\inst_instr_memory|mem~30_combout  & 
// (\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a20  & ((!\inst_instr_memory|mem~5_combout ))))

	.dataa(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a20 ),
	.datab(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a28 ),
	.datac(\inst_instr_memory|mem~30_combout ),
	.datad(\inst_instr_memory|mem~5_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~31 .lut_mask = 16'hF0CA;
defparam \inst_instr_memory|mem~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y29_N27
dffeas \inst_instr_memory|mem[2][4] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_instr_memory|mem~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_instr_memory|mem[2][4]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_instr_memory|mem[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_instr_memory|mem[2][4] .is_wysiwyg = "true";
defparam \inst_instr_memory|mem[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N16
cycloneive_lcell_comb \inst_instr_memory|mem~38 (
// Equation(s):
// \inst_instr_memory|mem~38_combout  = (\inst_instr_memory|mem[3][0]~37_combout  & ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a12 ) # ((!\inst_instr_memory|mem~27_combout )))) # (!\inst_instr_memory|mem[3][0]~37_combout  & 
// (((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a4  & \inst_instr_memory|mem~27_combout ))))

	.dataa(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a12 ),
	.datab(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a4 ),
	.datac(\inst_instr_memory|mem[3][0]~37_combout ),
	.datad(\inst_instr_memory|mem~27_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~38 .lut_mask = 16'hACF0;
defparam \inst_instr_memory|mem~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N0
cycloneive_lcell_comb \inst_instr_memory|mem~39 (
// Equation(s):
// \inst_instr_memory|mem~39_combout  = (\inst_instr_memory|mem~27_combout  & (((\inst_instr_memory|mem~38_combout )))) # (!\inst_instr_memory|mem~27_combout  & ((\inst_instr_memory|mem~38_combout  & 
// (\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a28 )) # (!\inst_instr_memory|mem~38_combout  & ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a20 )))))

	.dataa(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a28 ),
	.datab(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a20 ),
	.datac(\inst_instr_memory|mem~27_combout ),
	.datad(\inst_instr_memory|mem~38_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~39 .lut_mask = 16'hFA0C;
defparam \inst_instr_memory|mem~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y30_N1
dffeas \inst_instr_memory|mem[3][4] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_instr_memory|mem~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_instr_memory|mem[3][4]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_instr_memory|mem[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_instr_memory|mem[3][4] .is_wysiwyg = "true";
defparam \inst_instr_memory|mem[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y29_N24
cycloneive_lcell_comb \inst_instr_memory|Mux3~1 (
// Equation(s):
// \inst_instr_memory|Mux3~1_combout  = (\inst_instr_memory|Mux3~0_combout  & (((\inst_instr_memory|mem[3][4]~q ) # (!\inst_mult_2to1_4|res_o[1]~0_combout )))) # (!\inst_instr_memory|Mux3~0_combout  & (\inst_instr_memory|mem[2][4]~q  & 
// (\inst_mult_2to1_4|res_o[1]~0_combout )))

	.dataa(\inst_instr_memory|Mux3~0_combout ),
	.datab(\inst_instr_memory|mem[2][4]~q ),
	.datac(\inst_mult_2to1_4|res_o[1]~0_combout ),
	.datad(\inst_instr_memory|mem[3][4]~q ),
	.cin(gnd),
	.combout(\inst_instr_memory|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|Mux3~1 .lut_mask = 16'hEA4A;
defparam \inst_instr_memory|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y29_N1
dffeas \inst_instr_memory|instr8bit_o[4] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_instr_memory|Mux3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst_controlUnit|state.MEM_ACCESS_SW~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_instr_memory|instr8bit_o [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_instr_memory|instr8bit_o[4] .is_wysiwyg = "true";
defparam \inst_instr_memory|instr8bit_o[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N8
cycloneive_lcell_comb \inst_instr_reg|instr_data[0][4] (
// Equation(s):
// \inst_instr_reg|instr_data[0][4]~combout  = (GLOBAL(\inst_controlUnit|state.STATE3~clkctrl_outclk ) & (\inst_instr_memory|instr8bit_o [4])) # (!GLOBAL(\inst_controlUnit|state.STATE3~clkctrl_outclk ) & ((\inst_instr_reg|instr_data[0][4]~combout )))

	.dataa(gnd),
	.datab(\inst_instr_memory|instr8bit_o [4]),
	.datac(\inst_instr_reg|instr_data[0][4]~combout ),
	.datad(\inst_controlUnit|state.STATE3~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_data[0][4]~combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_data[0][4] .lut_mask = 16'hCCF0;
defparam \inst_instr_reg|instr_data[0][4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y29_N12
cycloneive_lcell_comb \inst_ALUControl|aluControl_o~4 (
// Equation(s):
// \inst_ALUControl|aluControl_o~4_combout  = (!\inst_instr_reg|instr_data[0][4]~combout  & (\inst_instr_reg|instr_data[0][1]~combout  & (!\inst_instr_reg|instr_data[0][2]~combout  & \inst_instr_reg|instr_data[0][5]~combout )))

	.dataa(\inst_instr_reg|instr_data[0][4]~combout ),
	.datab(\inst_instr_reg|instr_data[0][1]~combout ),
	.datac(\inst_instr_reg|instr_data[0][2]~combout ),
	.datad(\inst_instr_reg|instr_data[0][5]~combout ),
	.cin(gnd),
	.combout(\inst_ALUControl|aluControl_o~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALUControl|aluControl_o~4 .lut_mask = 16'h0400;
defparam \inst_ALUControl|aluControl_o~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N22
cycloneive_lcell_comb \inst_alu|Mux22~0 (
// Equation(s):
// \inst_alu|Mux22~0_combout  = ((\inst_ALUControl|aluControl_o~4_combout  & !\inst_instr_reg|instr_data[0][0]~combout )) # (!\inst_ALUControl|aluControl_o[1]~2_combout )

	.dataa(\inst_ALUControl|aluControl_o~4_combout ),
	.datab(gnd),
	.datac(\inst_instr_reg|instr_data[0][0]~combout ),
	.datad(\inst_ALUControl|aluControl_o[1]~2_combout ),
	.cin(gnd),
	.combout(\inst_alu|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Mux22~0 .lut_mask = 16'h0AFF;
defparam \inst_alu|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N4
cycloneive_lcell_comb \inst_alu|Mux30~0 (
// Equation(s):
// \inst_alu|Mux30~0_combout  = (!\inst_alu|Mux22~0_combout  & ((\inst_mult_2to1_1|res_o[1]~30_combout ) # (\inst_mult_4to1|Mux30~0_combout )))

	.dataa(\inst_alu|Mux22~0_combout ),
	.datab(\inst_mult_2to1_1|res_o[1]~30_combout ),
	.datac(gnd),
	.datad(\inst_mult_4to1|Mux30~0_combout ),
	.cin(gnd),
	.combout(\inst_alu|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Mux30~0 .lut_mask = 16'h5544;
defparam \inst_alu|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N28
cycloneive_lcell_comb \inst_alu|Add0~20 (
// Equation(s):
// \inst_alu|Add0~20_combout  = (!\inst_ALUControl|aluControl_o[1]~2_combout  & \inst_alu|Add0~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst_ALUControl|aluControl_o[1]~2_combout ),
	.datad(\inst_alu|Add0~18_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~20 .lut_mask = 16'h0F00;
defparam \inst_alu|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N20
cycloneive_lcell_comb \inst_alu|Add0~21 (
// Equation(s):
// \inst_alu|Add0~21_combout  = (\inst_alu|Add0~20_combout ) # ((\inst_alu|Add0~9_combout  & (\inst_mult_2to1_1|res_o[1]~30_combout  & \inst_mult_4to1|Mux30~0_combout )))

	.dataa(\inst_alu|Add0~9_combout ),
	.datab(\inst_mult_2to1_1|res_o[1]~30_combout ),
	.datac(\inst_mult_4to1|Mux30~0_combout ),
	.datad(\inst_alu|Add0~20_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~21 .lut_mask = 16'hFF80;
defparam \inst_alu|Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N8
cycloneive_lcell_comb \inst_ProgramCounter|addr_out[1]~1 (
// Equation(s):
// \inst_ProgramCounter|addr_out[1]~1_combout  = (\inst_ALUControl|aluControl_o[0]~5_combout  & (\inst_alu|Mux30~0_combout )) # (!\inst_ALUControl|aluControl_o[0]~5_combout  & ((\inst_alu|Add0~21_combout )))

	.dataa(\inst_ALUControl|aluControl_o[0]~5_combout ),
	.datab(gnd),
	.datac(\inst_alu|Mux30~0_combout ),
	.datad(\inst_alu|Add0~21_combout ),
	.cin(gnd),
	.combout(\inst_ProgramCounter|addr_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[1]~1 .lut_mask = 16'hF5A0;
defparam \inst_ProgramCounter|addr_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N30
cycloneive_lcell_comb \inst_ProgramCounter|addr_out[1]~feeder (
// Equation(s):
// \inst_ProgramCounter|addr_out[1]~feeder_combout  = \inst_ProgramCounter|addr_out[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_ProgramCounter|addr_out[1]~1_combout ),
	.cin(gnd),
	.combout(\inst_ProgramCounter|addr_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[1]~feeder .lut_mask = 16'hFF00;
defparam \inst_ProgramCounter|addr_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y30_N31
dffeas \inst_ProgramCounter|addr_out[1] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_ProgramCounter|addr_out[1]~feeder_combout ),
	.asdata(ALUOut[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_controlUnit|WideOr9~combout ),
	.sload(\inst_controlUnit|WideOr10~combout ),
	.ena(\inst_ProgramCounter|addr_out[0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_ProgramCounter|addr_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[1] .is_wysiwyg = "true";
defparam \inst_ProgramCounter|addr_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N6
cycloneive_lcell_comb \inst_mult_2to1_4|res_o[1]~0 (
// Equation(s):
// \inst_mult_2to1_4|res_o[1]~0_combout  = (\inst_controlUnit|state.MEM_ACCESS_LW~q  & (((ALUOut[1])))) # (!\inst_controlUnit|state.MEM_ACCESS_LW~q  & ((\inst_controlUnit|state.MEM_ACCESS_SW~q  & ((ALUOut[1]))) # (!\inst_controlUnit|state.MEM_ACCESS_SW~q  & 
// (\inst_ProgramCounter|addr_out [1]))))

	.dataa(\inst_ProgramCounter|addr_out [1]),
	.datab(ALUOut[1]),
	.datac(\inst_controlUnit|state.MEM_ACCESS_LW~q ),
	.datad(\inst_controlUnit|state.MEM_ACCESS_SW~q ),
	.cin(gnd),
	.combout(\inst_mult_2to1_4|res_o[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_mult_2to1_4|res_o[1]~0 .lut_mask = 16'hCCCA;
defparam \inst_mult_2to1_4|res_o[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y29_N26
cycloneive_lcell_comb \inst_instr_memory|mem~61 (
// Equation(s):
// \inst_instr_memory|mem~61_combout  = (\inst_instr_memory|mem[0][6]~17_combout  & (((\inst_instr_memory|mem[0][6]~16_combout )))) # (!\inst_instr_memory|mem[0][6]~17_combout  & ((\inst_instr_memory|mem[0][6]~16_combout  & 
// (\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a11 )) # (!\inst_instr_memory|mem[0][6]~16_combout  & ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a3 )))))

	.dataa(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a11 ),
	.datab(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a3 ),
	.datac(\inst_instr_memory|mem[0][6]~17_combout ),
	.datad(\inst_instr_memory|mem[0][6]~16_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~61 .lut_mask = 16'hFA0C;
defparam \inst_instr_memory|mem~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y29_N18
cycloneive_lcell_comb \inst_instr_memory|mem~62 (
// Equation(s):
// \inst_instr_memory|mem~62_combout  = (\inst_instr_memory|mem[0][6]~17_combout  & ((\inst_instr_memory|mem~61_combout  & ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a27 ))) # (!\inst_instr_memory|mem~61_combout  & 
// (\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a19 )))) # (!\inst_instr_memory|mem[0][6]~17_combout  & (((\inst_instr_memory|mem~61_combout ))))

	.dataa(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a19 ),
	.datab(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a27 ),
	.datac(\inst_instr_memory|mem[0][6]~17_combout ),
	.datad(\inst_instr_memory|mem~61_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~62 .lut_mask = 16'hCFA0;
defparam \inst_instr_memory|mem~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y29_N19
dffeas \inst_instr_memory|mem[0][3] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_instr_memory|mem~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_instr_memory|mem[0][4]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_instr_memory|mem[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_instr_memory|mem[0][3] .is_wysiwyg = "true";
defparam \inst_instr_memory|mem[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y29_N20
cycloneive_lcell_comb \inst_instr_memory|mem~59 (
// Equation(s):
// \inst_instr_memory|mem~59_combout  = (\inst_instr_memory|mem[1][6]~9_combout  & (((\inst_instr_memory|mem[1][6]~8_combout )))) # (!\inst_instr_memory|mem[1][6]~9_combout  & ((\inst_instr_memory|mem[1][6]~8_combout  & 
// (\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a11 )) # (!\inst_instr_memory|mem[1][6]~8_combout  & ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a3 )))))

	.dataa(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a11 ),
	.datab(\inst_instr_memory|mem[1][6]~9_combout ),
	.datac(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a3 ),
	.datad(\inst_instr_memory|mem[1][6]~8_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~59 .lut_mask = 16'hEE30;
defparam \inst_instr_memory|mem~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y29_N12
cycloneive_lcell_comb \inst_instr_memory|mem~60 (
// Equation(s):
// \inst_instr_memory|mem~60_combout  = (\inst_instr_memory|mem[1][6]~9_combout  & ((\inst_instr_memory|mem~59_combout  & ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a27 ))) # (!\inst_instr_memory|mem~59_combout  & 
// (\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a19 )))) # (!\inst_instr_memory|mem[1][6]~9_combout  & (((\inst_instr_memory|mem~59_combout ))))

	.dataa(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a19 ),
	.datab(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a27 ),
	.datac(\inst_instr_memory|mem[1][6]~9_combout ),
	.datad(\inst_instr_memory|mem~59_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~60 .lut_mask = 16'hCFA0;
defparam \inst_instr_memory|mem~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y29_N13
dffeas \inst_instr_memory|mem[1][3] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_instr_memory|mem~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_instr_memory|mem[1][4]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_instr_memory|mem[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_instr_memory|mem[1][3] .is_wysiwyg = "true";
defparam \inst_instr_memory|mem[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y29_N12
cycloneive_lcell_comb \inst_instr_memory|Mux4~0 (
// Equation(s):
// \inst_instr_memory|Mux4~0_combout  = (\inst_mult_2to1_4|res_o[1]~0_combout  & (((\inst_mult_2to1_4|res_o[0]~1_combout )))) # (!\inst_mult_2to1_4|res_o[1]~0_combout  & ((\inst_mult_2to1_4|res_o[0]~1_combout  & ((\inst_instr_memory|mem[1][3]~q ))) # 
// (!\inst_mult_2to1_4|res_o[0]~1_combout  & (\inst_instr_memory|mem[0][3]~q ))))

	.dataa(\inst_mult_2to1_4|res_o[1]~0_combout ),
	.datab(\inst_instr_memory|mem[0][3]~q ),
	.datac(\inst_mult_2to1_4|res_o[0]~1_combout ),
	.datad(\inst_instr_memory|mem[1][3]~q ),
	.cin(gnd),
	.combout(\inst_instr_memory|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|Mux4~0 .lut_mask = 16'hF4A4;
defparam \inst_instr_memory|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y29_N8
cycloneive_lcell_comb \inst_instr_memory|mem~57 (
// Equation(s):
// \inst_instr_memory|mem~57_combout  = (\inst_instr_memory|mem~5_combout  & (((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a3  & !\inst_instr_memory|mem[2][6]~29_combout )))) # (!\inst_instr_memory|mem~5_combout  & 
// ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a19 ) # ((\inst_instr_memory|mem[2][6]~29_combout ))))

	.dataa(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a19 ),
	.datab(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a3 ),
	.datac(\inst_instr_memory|mem~5_combout ),
	.datad(\inst_instr_memory|mem[2][6]~29_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~57 .lut_mask = 16'h0FCA;
defparam \inst_instr_memory|mem~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y29_N4
cycloneive_lcell_comb \inst_instr_memory|mem~58 (
// Equation(s):
// \inst_instr_memory|mem~58_combout  = (\inst_instr_memory|mem~57_combout  & (((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a27 ) # (!\inst_instr_memory|mem[2][6]~29_combout )))) # (!\inst_instr_memory|mem~57_combout  & 
// (\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a11  & ((\inst_instr_memory|mem[2][6]~29_combout ))))

	.dataa(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a11 ),
	.datab(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a27 ),
	.datac(\inst_instr_memory|mem~57_combout ),
	.datad(\inst_instr_memory|mem[2][6]~29_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~58 .lut_mask = 16'hCAF0;
defparam \inst_instr_memory|mem~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y29_N5
dffeas \inst_instr_memory|mem[2][3] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_instr_memory|mem~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_instr_memory|mem[2][4]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_instr_memory|mem[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_instr_memory|mem[2][3] .is_wysiwyg = "true";
defparam \inst_instr_memory|mem[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N20
cycloneive_lcell_comb \inst_instr_memory|mem~63 (
// Equation(s):
// \inst_instr_memory|mem~63_combout  = (\inst_instr_memory|mem[3][0]~37_combout  & (((!\inst_instr_memory|mem~27_combout )))) # (!\inst_instr_memory|mem[3][0]~37_combout  & ((\inst_instr_memory|mem~27_combout  & 
// ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a3 ))) # (!\inst_instr_memory|mem~27_combout  & (\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a19 ))))

	.dataa(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a19 ),
	.datab(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a3 ),
	.datac(\inst_instr_memory|mem[3][0]~37_combout ),
	.datad(\inst_instr_memory|mem~27_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~63 .lut_mask = 16'h0CFA;
defparam \inst_instr_memory|mem~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N26
cycloneive_lcell_comb \inst_instr_memory|mem~64 (
// Equation(s):
// \inst_instr_memory|mem~64_combout  = (\inst_instr_memory|mem[3][0]~37_combout  & ((\inst_instr_memory|mem~63_combout  & (\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a27 )) # (!\inst_instr_memory|mem~63_combout  & 
// ((\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a11 ))))) # (!\inst_instr_memory|mem[3][0]~37_combout  & (((\inst_instr_memory|mem~63_combout ))))

	.dataa(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a27 ),
	.datab(\inst_reg_file|mem_reg_file_rtl_1|auto_generated|ram_block1a11 ),
	.datac(\inst_instr_memory|mem[3][0]~37_combout ),
	.datad(\inst_instr_memory|mem~63_combout ),
	.cin(gnd),
	.combout(\inst_instr_memory|mem~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|mem~64 .lut_mask = 16'hAFC0;
defparam \inst_instr_memory|mem~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y30_N27
dffeas \inst_instr_memory|mem[3][3] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_instr_memory|mem~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_instr_memory|mem[3][4]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_instr_memory|mem[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_instr_memory|mem[3][3] .is_wysiwyg = "true";
defparam \inst_instr_memory|mem[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y29_N12
cycloneive_lcell_comb \inst_instr_memory|Mux4~1 (
// Equation(s):
// \inst_instr_memory|Mux4~1_combout  = (\inst_instr_memory|Mux4~0_combout  & (((\inst_instr_memory|mem[3][3]~q )) # (!\inst_mult_2to1_4|res_o[1]~0_combout ))) # (!\inst_instr_memory|Mux4~0_combout  & (\inst_mult_2to1_4|res_o[1]~0_combout  & 
// (\inst_instr_memory|mem[2][3]~q )))

	.dataa(\inst_instr_memory|Mux4~0_combout ),
	.datab(\inst_mult_2to1_4|res_o[1]~0_combout ),
	.datac(\inst_instr_memory|mem[2][3]~q ),
	.datad(\inst_instr_memory|mem[3][3]~q ),
	.cin(gnd),
	.combout(\inst_instr_memory|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_memory|Mux4~1 .lut_mask = 16'hEA62;
defparam \inst_instr_memory|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y29_N13
dffeas \inst_instr_memory|instr8bit_o[3] (
	.clk(\clk_i_top~inputclkctrl_outclk ),
	.d(\inst_instr_memory|Mux4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_controlUnit|state.MEM_ACCESS_SW~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_instr_memory|instr8bit_o [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_instr_memory|instr8bit_o[3] .is_wysiwyg = "true";
defparam \inst_instr_memory|instr8bit_o[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N8
cycloneive_lcell_comb \inst_instr_reg|instr_data[0][3] (
// Equation(s):
// \inst_instr_reg|instr_data[0][3]~combout  = (GLOBAL(\inst_controlUnit|state.STATE3~clkctrl_outclk ) & (\inst_instr_memory|instr8bit_o [3])) # (!GLOBAL(\inst_controlUnit|state.STATE3~clkctrl_outclk ) & ((\inst_instr_reg|instr_data[0][3]~combout )))

	.dataa(gnd),
	.datab(\inst_instr_memory|instr8bit_o [3]),
	.datac(\inst_instr_reg|instr_data[0][3]~combout ),
	.datad(\inst_controlUnit|state.STATE3~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_data[0][3]~combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_data[0][3] .lut_mask = 16'hCCF0;
defparam \inst_instr_reg|instr_data[0][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N12
cycloneive_lcell_comb \inst_instr_reg|instr_o[3]~4 (
// Equation(s):
// \inst_instr_reg|instr_o[3]~4_combout  = (\inst_controlUnit|state.STATE3~q  & ((\inst_instr_memory|instr8bit_o [3]))) # (!\inst_controlUnit|state.STATE3~q  & (\inst_instr_reg|instr_data[0][3]~combout ))

	.dataa(\inst_instr_reg|instr_data[0][3]~combout ),
	.datab(gnd),
	.datac(\inst_controlUnit|state.STATE3~q ),
	.datad(\inst_instr_memory|instr8bit_o [3]),
	.cin(gnd),
	.combout(\inst_instr_reg|instr_o[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_instr_reg|instr_o[3]~4 .lut_mask = 16'hFA0A;
defparam \inst_instr_reg|instr_o[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N22
cycloneive_lcell_comb \inst_ALUControl|aluControl_o[0]~3 (
// Equation(s):
// \inst_ALUControl|aluControl_o[0]~3_combout  = (\inst_instr_reg|instr_o[3]~4_combout  & (!\inst_instr_reg|instr_o[0]~15_combout  & (\inst_instr_reg|instr_o[1]~3_combout  & !\inst_instr_reg|instr_o[2]~2_combout ))) # (!\inst_instr_reg|instr_o[3]~4_combout  
// & (\inst_instr_reg|instr_o[0]~15_combout  & (!\inst_instr_reg|instr_o[1]~3_combout  & \inst_instr_reg|instr_o[2]~2_combout )))

	.dataa(\inst_instr_reg|instr_o[3]~4_combout ),
	.datab(\inst_instr_reg|instr_o[0]~15_combout ),
	.datac(\inst_instr_reg|instr_o[1]~3_combout ),
	.datad(\inst_instr_reg|instr_o[2]~2_combout ),
	.cin(gnd),
	.combout(\inst_ALUControl|aluControl_o[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALUControl|aluControl_o[0]~3 .lut_mask = 16'h0420;
defparam \inst_ALUControl|aluControl_o[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N30
cycloneive_lcell_comb \inst_ALUControl|aluControl_o[0]~5 (
// Equation(s):
// \inst_ALUControl|aluControl_o[0]~5_combout  = (\inst_ALUControl|aluControl_o[0]~3_combout  & (!\inst_instr_reg|instr_o[4]~1_combout  & (\inst_instr_reg|instr_o[5]~0_combout  & \inst_controlUnit|state.EXECUTION~q )))

	.dataa(\inst_ALUControl|aluControl_o[0]~3_combout ),
	.datab(\inst_instr_reg|instr_o[4]~1_combout ),
	.datac(\inst_instr_reg|instr_o[5]~0_combout ),
	.datad(\inst_controlUnit|state.EXECUTION~q ),
	.cin(gnd),
	.combout(\inst_ALUControl|aluControl_o[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ALUControl|aluControl_o[0]~5 .lut_mask = 16'h2000;
defparam \inst_ALUControl|aluControl_o[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N0
cycloneive_lcell_comb \inst_alu|LessThan0~1 (
// Equation(s):
// \inst_alu|LessThan0~1_cout  = CARRY((\inst_mult_4to1|Mux31~0_combout  & !\inst_mult_2to1_1|res_o[0]~31_combout ))

	.dataa(\inst_mult_4to1|Mux31~0_combout ),
	.datab(\inst_mult_2to1_1|res_o[0]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst_alu|LessThan0~1_cout ));
// synopsys translate_off
defparam \inst_alu|LessThan0~1 .lut_mask = 16'h0022;
defparam \inst_alu|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N2
cycloneive_lcell_comb \inst_alu|LessThan0~3 (
// Equation(s):
// \inst_alu|LessThan0~3_cout  = CARRY((\inst_mult_4to1|Mux30~0_combout  & (\inst_mult_2to1_1|res_o[1]~30_combout  & !\inst_alu|LessThan0~1_cout )) # (!\inst_mult_4to1|Mux30~0_combout  & ((\inst_mult_2to1_1|res_o[1]~30_combout ) # 
// (!\inst_alu|LessThan0~1_cout ))))

	.dataa(\inst_mult_4to1|Mux30~0_combout ),
	.datab(\inst_mult_2to1_1|res_o[1]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|LessThan0~1_cout ),
	.combout(),
	.cout(\inst_alu|LessThan0~3_cout ));
// synopsys translate_off
defparam \inst_alu|LessThan0~3 .lut_mask = 16'h004D;
defparam \inst_alu|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N4
cycloneive_lcell_comb \inst_alu|LessThan0~5 (
// Equation(s):
// \inst_alu|LessThan0~5_cout  = CARRY((\inst_mult_2to1_1|res_o[2]~29_combout  & (\inst_mult_4to1|Mux29~1_combout  & !\inst_alu|LessThan0~3_cout )) # (!\inst_mult_2to1_1|res_o[2]~29_combout  & ((\inst_mult_4to1|Mux29~1_combout ) # 
// (!\inst_alu|LessThan0~3_cout ))))

	.dataa(\inst_mult_2to1_1|res_o[2]~29_combout ),
	.datab(\inst_mult_4to1|Mux29~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|LessThan0~3_cout ),
	.combout(),
	.cout(\inst_alu|LessThan0~5_cout ));
// synopsys translate_off
defparam \inst_alu|LessThan0~5 .lut_mask = 16'h004D;
defparam \inst_alu|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N6
cycloneive_lcell_comb \inst_alu|LessThan0~7 (
// Equation(s):
// \inst_alu|LessThan0~7_cout  = CARRY((\inst_mult_2to1_1|res_o[3]~28_combout  & ((!\inst_alu|LessThan0~5_cout ) # (!\inst_mult_4to1|Mux28~1_combout ))) # (!\inst_mult_2to1_1|res_o[3]~28_combout  & (!\inst_mult_4to1|Mux28~1_combout  & 
// !\inst_alu|LessThan0~5_cout )))

	.dataa(\inst_mult_2to1_1|res_o[3]~28_combout ),
	.datab(\inst_mult_4to1|Mux28~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|LessThan0~5_cout ),
	.combout(),
	.cout(\inst_alu|LessThan0~7_cout ));
// synopsys translate_off
defparam \inst_alu|LessThan0~7 .lut_mask = 16'h002B;
defparam \inst_alu|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N8
cycloneive_lcell_comb \inst_alu|LessThan0~9 (
// Equation(s):
// \inst_alu|LessThan0~9_cout  = CARRY((\inst_mult_4to1|Mux27~1_combout  & ((!\inst_alu|LessThan0~7_cout ) # (!\inst_mult_2to1_1|res_o[4]~27_combout ))) # (!\inst_mult_4to1|Mux27~1_combout  & (!\inst_mult_2to1_1|res_o[4]~27_combout  & 
// !\inst_alu|LessThan0~7_cout )))

	.dataa(\inst_mult_4to1|Mux27~1_combout ),
	.datab(\inst_mult_2to1_1|res_o[4]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|LessThan0~7_cout ),
	.combout(),
	.cout(\inst_alu|LessThan0~9_cout ));
// synopsys translate_off
defparam \inst_alu|LessThan0~9 .lut_mask = 16'h002B;
defparam \inst_alu|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N10
cycloneive_lcell_comb \inst_alu|LessThan0~11 (
// Equation(s):
// \inst_alu|LessThan0~11_cout  = CARRY((\inst_mult_4to1|Mux26~1_combout  & (\inst_mult_2to1_1|res_o[5]~26_combout  & !\inst_alu|LessThan0~9_cout )) # (!\inst_mult_4to1|Mux26~1_combout  & ((\inst_mult_2to1_1|res_o[5]~26_combout ) # 
// (!\inst_alu|LessThan0~9_cout ))))

	.dataa(\inst_mult_4to1|Mux26~1_combout ),
	.datab(\inst_mult_2to1_1|res_o[5]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|LessThan0~9_cout ),
	.combout(),
	.cout(\inst_alu|LessThan0~11_cout ));
// synopsys translate_off
defparam \inst_alu|LessThan0~11 .lut_mask = 16'h004D;
defparam \inst_alu|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N12
cycloneive_lcell_comb \inst_alu|LessThan0~13 (
// Equation(s):
// \inst_alu|LessThan0~13_cout  = CARRY((\inst_mult_4to1|Mux25~1_combout  & ((!\inst_alu|LessThan0~11_cout ) # (!\inst_mult_2to1_1|res_o[6]~25_combout ))) # (!\inst_mult_4to1|Mux25~1_combout  & (!\inst_mult_2to1_1|res_o[6]~25_combout  & 
// !\inst_alu|LessThan0~11_cout )))

	.dataa(\inst_mult_4to1|Mux25~1_combout ),
	.datab(\inst_mult_2to1_1|res_o[6]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|LessThan0~11_cout ),
	.combout(),
	.cout(\inst_alu|LessThan0~13_cout ));
// synopsys translate_off
defparam \inst_alu|LessThan0~13 .lut_mask = 16'h002B;
defparam \inst_alu|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N14
cycloneive_lcell_comb \inst_alu|LessThan0~15 (
// Equation(s):
// \inst_alu|LessThan0~15_cout  = CARRY((\inst_mult_4to1|Mux24~1_combout  & (\inst_mult_2to1_1|res_o[7]~24_combout  & !\inst_alu|LessThan0~13_cout )) # (!\inst_mult_4to1|Mux24~1_combout  & ((\inst_mult_2to1_1|res_o[7]~24_combout ) # 
// (!\inst_alu|LessThan0~13_cout ))))

	.dataa(\inst_mult_4to1|Mux24~1_combout ),
	.datab(\inst_mult_2to1_1|res_o[7]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|LessThan0~13_cout ),
	.combout(),
	.cout(\inst_alu|LessThan0~15_cout ));
// synopsys translate_off
defparam \inst_alu|LessThan0~15 .lut_mask = 16'h004D;
defparam \inst_alu|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N16
cycloneive_lcell_comb \inst_alu|LessThan0~17 (
// Equation(s):
// \inst_alu|LessThan0~17_cout  = CARRY((\inst_mult_2to1_1|res_o[8]~23_combout  & (\inst_mult_4to1|Mux23~1_combout  & !\inst_alu|LessThan0~15_cout )) # (!\inst_mult_2to1_1|res_o[8]~23_combout  & ((\inst_mult_4to1|Mux23~1_combout ) # 
// (!\inst_alu|LessThan0~15_cout ))))

	.dataa(\inst_mult_2to1_1|res_o[8]~23_combout ),
	.datab(\inst_mult_4to1|Mux23~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|LessThan0~15_cout ),
	.combout(),
	.cout(\inst_alu|LessThan0~17_cout ));
// synopsys translate_off
defparam \inst_alu|LessThan0~17 .lut_mask = 16'h004D;
defparam \inst_alu|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N18
cycloneive_lcell_comb \inst_alu|LessThan0~19 (
// Equation(s):
// \inst_alu|LessThan0~19_cout  = CARRY((\inst_mult_2to1_1|res_o[9]~22_combout  & ((!\inst_alu|LessThan0~17_cout ) # (!\inst_mult_4to1|Mux22~1_combout ))) # (!\inst_mult_2to1_1|res_o[9]~22_combout  & (!\inst_mult_4to1|Mux22~1_combout  & 
// !\inst_alu|LessThan0~17_cout )))

	.dataa(\inst_mult_2to1_1|res_o[9]~22_combout ),
	.datab(\inst_mult_4to1|Mux22~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|LessThan0~17_cout ),
	.combout(),
	.cout(\inst_alu|LessThan0~19_cout ));
// synopsys translate_off
defparam \inst_alu|LessThan0~19 .lut_mask = 16'h002B;
defparam \inst_alu|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N20
cycloneive_lcell_comb \inst_alu|LessThan0~21 (
// Equation(s):
// \inst_alu|LessThan0~21_cout  = CARRY((\inst_mult_4to1|Mux21~1_combout  & ((!\inst_alu|LessThan0~19_cout ) # (!\inst_mult_2to1_1|res_o[10]~21_combout ))) # (!\inst_mult_4to1|Mux21~1_combout  & (!\inst_mult_2to1_1|res_o[10]~21_combout  & 
// !\inst_alu|LessThan0~19_cout )))

	.dataa(\inst_mult_4to1|Mux21~1_combout ),
	.datab(\inst_mult_2to1_1|res_o[10]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|LessThan0~19_cout ),
	.combout(),
	.cout(\inst_alu|LessThan0~21_cout ));
// synopsys translate_off
defparam \inst_alu|LessThan0~21 .lut_mask = 16'h002B;
defparam \inst_alu|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N22
cycloneive_lcell_comb \inst_alu|LessThan0~23 (
// Equation(s):
// \inst_alu|LessThan0~23_cout  = CARRY((\inst_mult_2to1_1|res_o[11]~20_combout  & ((!\inst_alu|LessThan0~21_cout ) # (!\inst_mult_4to1|Mux20~1_combout ))) # (!\inst_mult_2to1_1|res_o[11]~20_combout  & (!\inst_mult_4to1|Mux20~1_combout  & 
// !\inst_alu|LessThan0~21_cout )))

	.dataa(\inst_mult_2to1_1|res_o[11]~20_combout ),
	.datab(\inst_mult_4to1|Mux20~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|LessThan0~21_cout ),
	.combout(),
	.cout(\inst_alu|LessThan0~23_cout ));
// synopsys translate_off
defparam \inst_alu|LessThan0~23 .lut_mask = 16'h002B;
defparam \inst_alu|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N24
cycloneive_lcell_comb \inst_alu|LessThan0~25 (
// Equation(s):
// \inst_alu|LessThan0~25_cout  = CARRY((\inst_mult_2to1_1|res_o[12]~19_combout  & (\inst_mult_4to1|Mux19~1_combout  & !\inst_alu|LessThan0~23_cout )) # (!\inst_mult_2to1_1|res_o[12]~19_combout  & ((\inst_mult_4to1|Mux19~1_combout ) # 
// (!\inst_alu|LessThan0~23_cout ))))

	.dataa(\inst_mult_2to1_1|res_o[12]~19_combout ),
	.datab(\inst_mult_4to1|Mux19~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|LessThan0~23_cout ),
	.combout(),
	.cout(\inst_alu|LessThan0~25_cout ));
// synopsys translate_off
defparam \inst_alu|LessThan0~25 .lut_mask = 16'h004D;
defparam \inst_alu|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N26
cycloneive_lcell_comb \inst_alu|LessThan0~27 (
// Equation(s):
// \inst_alu|LessThan0~27_cout  = CARRY((\inst_mult_4to1|Mux18~1_combout  & (\inst_mult_2to1_1|res_o[13]~18_combout  & !\inst_alu|LessThan0~25_cout )) # (!\inst_mult_4to1|Mux18~1_combout  & ((\inst_mult_2to1_1|res_o[13]~18_combout ) # 
// (!\inst_alu|LessThan0~25_cout ))))

	.dataa(\inst_mult_4to1|Mux18~1_combout ),
	.datab(\inst_mult_2to1_1|res_o[13]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|LessThan0~25_cout ),
	.combout(),
	.cout(\inst_alu|LessThan0~27_cout ));
// synopsys translate_off
defparam \inst_alu|LessThan0~27 .lut_mask = 16'h004D;
defparam \inst_alu|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N28
cycloneive_lcell_comb \inst_alu|LessThan0~29 (
// Equation(s):
// \inst_alu|LessThan0~29_cout  = CARRY((\inst_mult_4to1|Mux17~1_combout  & ((!\inst_alu|LessThan0~27_cout ) # (!\inst_mult_2to1_1|res_o[14]~17_combout ))) # (!\inst_mult_4to1|Mux17~1_combout  & (!\inst_mult_2to1_1|res_o[14]~17_combout  & 
// !\inst_alu|LessThan0~27_cout )))

	.dataa(\inst_mult_4to1|Mux17~1_combout ),
	.datab(\inst_mult_2to1_1|res_o[14]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|LessThan0~27_cout ),
	.combout(),
	.cout(\inst_alu|LessThan0~29_cout ));
// synopsys translate_off
defparam \inst_alu|LessThan0~29 .lut_mask = 16'h002B;
defparam \inst_alu|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N30
cycloneive_lcell_comb \inst_alu|LessThan0~31 (
// Equation(s):
// \inst_alu|LessThan0~31_cout  = CARRY((\inst_mult_2to1_1|res_o[15]~16_combout  & ((!\inst_alu|LessThan0~29_cout ) # (!\inst_mult_4to1|Mux16~1_combout ))) # (!\inst_mult_2to1_1|res_o[15]~16_combout  & (!\inst_mult_4to1|Mux16~1_combout  & 
// !\inst_alu|LessThan0~29_cout )))

	.dataa(\inst_mult_2to1_1|res_o[15]~16_combout ),
	.datab(\inst_mult_4to1|Mux16~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|LessThan0~29_cout ),
	.combout(),
	.cout(\inst_alu|LessThan0~31_cout ));
// synopsys translate_off
defparam \inst_alu|LessThan0~31 .lut_mask = 16'h002B;
defparam \inst_alu|LessThan0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y31_N0
cycloneive_lcell_comb \inst_alu|LessThan0~33 (
// Equation(s):
// \inst_alu|LessThan0~33_cout  = CARRY((\inst_mult_4to1|Mux15~0_combout  & ((!\inst_alu|LessThan0~31_cout ) # (!\inst_mult_2to1_1|res_o[16]~15_combout ))) # (!\inst_mult_4to1|Mux15~0_combout  & (!\inst_mult_2to1_1|res_o[16]~15_combout  & 
// !\inst_alu|LessThan0~31_cout )))

	.dataa(\inst_mult_4to1|Mux15~0_combout ),
	.datab(\inst_mult_2to1_1|res_o[16]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|LessThan0~31_cout ),
	.combout(),
	.cout(\inst_alu|LessThan0~33_cout ));
// synopsys translate_off
defparam \inst_alu|LessThan0~33 .lut_mask = 16'h002B;
defparam \inst_alu|LessThan0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y31_N2
cycloneive_lcell_comb \inst_alu|LessThan0~35 (
// Equation(s):
// \inst_alu|LessThan0~35_cout  = CARRY((\inst_mult_2to1_1|res_o[17]~14_combout  & ((!\inst_alu|LessThan0~33_cout ) # (!\inst_mult_4to1|Mux14~0_combout ))) # (!\inst_mult_2to1_1|res_o[17]~14_combout  & (!\inst_mult_4to1|Mux14~0_combout  & 
// !\inst_alu|LessThan0~33_cout )))

	.dataa(\inst_mult_2to1_1|res_o[17]~14_combout ),
	.datab(\inst_mult_4to1|Mux14~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|LessThan0~33_cout ),
	.combout(),
	.cout(\inst_alu|LessThan0~35_cout ));
// synopsys translate_off
defparam \inst_alu|LessThan0~35 .lut_mask = 16'h002B;
defparam \inst_alu|LessThan0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y31_N4
cycloneive_lcell_comb \inst_alu|LessThan0~37 (
// Equation(s):
// \inst_alu|LessThan0~37_cout  = CARRY((\inst_mult_2to1_1|res_o[18]~13_combout  & (\inst_mult_4to1|Mux13~2_combout  & !\inst_alu|LessThan0~35_cout )) # (!\inst_mult_2to1_1|res_o[18]~13_combout  & ((\inst_mult_4to1|Mux13~2_combout ) # 
// (!\inst_alu|LessThan0~35_cout ))))

	.dataa(\inst_mult_2to1_1|res_o[18]~13_combout ),
	.datab(\inst_mult_4to1|Mux13~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|LessThan0~35_cout ),
	.combout(),
	.cout(\inst_alu|LessThan0~37_cout ));
// synopsys translate_off
defparam \inst_alu|LessThan0~37 .lut_mask = 16'h004D;
defparam \inst_alu|LessThan0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y31_N6
cycloneive_lcell_comb \inst_alu|LessThan0~39 (
// Equation(s):
// \inst_alu|LessThan0~39_cout  = CARRY((\inst_mult_4to1|Mux12~2_combout  & (\inst_mult_2to1_1|res_o[19]~12_combout  & !\inst_alu|LessThan0~37_cout )) # (!\inst_mult_4to1|Mux12~2_combout  & ((\inst_mult_2to1_1|res_o[19]~12_combout ) # 
// (!\inst_alu|LessThan0~37_cout ))))

	.dataa(\inst_mult_4to1|Mux12~2_combout ),
	.datab(\inst_mult_2to1_1|res_o[19]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|LessThan0~37_cout ),
	.combout(),
	.cout(\inst_alu|LessThan0~39_cout ));
// synopsys translate_off
defparam \inst_alu|LessThan0~39 .lut_mask = 16'h004D;
defparam \inst_alu|LessThan0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y31_N8
cycloneive_lcell_comb \inst_alu|LessThan0~41 (
// Equation(s):
// \inst_alu|LessThan0~41_cout  = CARRY((\inst_mult_2to1_1|res_o[20]~11_combout  & (\inst_mult_4to1|Mux11~2_combout  & !\inst_alu|LessThan0~39_cout )) # (!\inst_mult_2to1_1|res_o[20]~11_combout  & ((\inst_mult_4to1|Mux11~2_combout ) # 
// (!\inst_alu|LessThan0~39_cout ))))

	.dataa(\inst_mult_2to1_1|res_o[20]~11_combout ),
	.datab(\inst_mult_4to1|Mux11~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|LessThan0~39_cout ),
	.combout(),
	.cout(\inst_alu|LessThan0~41_cout ));
// synopsys translate_off
defparam \inst_alu|LessThan0~41 .lut_mask = 16'h004D;
defparam \inst_alu|LessThan0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y31_N10
cycloneive_lcell_comb \inst_alu|LessThan0~43 (
// Equation(s):
// \inst_alu|LessThan0~43_cout  = CARRY((\inst_mult_2to1_1|res_o[21]~10_combout  & ((!\inst_alu|LessThan0~41_cout ) # (!\inst_mult_4to1|Mux10~2_combout ))) # (!\inst_mult_2to1_1|res_o[21]~10_combout  & (!\inst_mult_4to1|Mux10~2_combout  & 
// !\inst_alu|LessThan0~41_cout )))

	.dataa(\inst_mult_2to1_1|res_o[21]~10_combout ),
	.datab(\inst_mult_4to1|Mux10~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|LessThan0~41_cout ),
	.combout(),
	.cout(\inst_alu|LessThan0~43_cout ));
// synopsys translate_off
defparam \inst_alu|LessThan0~43 .lut_mask = 16'h002B;
defparam \inst_alu|LessThan0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y31_N12
cycloneive_lcell_comb \inst_alu|LessThan0~45 (
// Equation(s):
// \inst_alu|LessThan0~45_cout  = CARRY((\inst_mult_2to1_1|res_o[22]~9_combout  & (\inst_mult_4to1|Mux9~2_combout  & !\inst_alu|LessThan0~43_cout )) # (!\inst_mult_2to1_1|res_o[22]~9_combout  & ((\inst_mult_4to1|Mux9~2_combout ) # 
// (!\inst_alu|LessThan0~43_cout ))))

	.dataa(\inst_mult_2to1_1|res_o[22]~9_combout ),
	.datab(\inst_mult_4to1|Mux9~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|LessThan0~43_cout ),
	.combout(),
	.cout(\inst_alu|LessThan0~45_cout ));
// synopsys translate_off
defparam \inst_alu|LessThan0~45 .lut_mask = 16'h004D;
defparam \inst_alu|LessThan0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y31_N14
cycloneive_lcell_comb \inst_alu|LessThan0~47 (
// Equation(s):
// \inst_alu|LessThan0~47_cout  = CARRY((\inst_mult_4to1|Mux8~2_combout  & (\inst_mult_2to1_1|res_o[23]~8_combout  & !\inst_alu|LessThan0~45_cout )) # (!\inst_mult_4to1|Mux8~2_combout  & ((\inst_mult_2to1_1|res_o[23]~8_combout ) # 
// (!\inst_alu|LessThan0~45_cout ))))

	.dataa(\inst_mult_4to1|Mux8~2_combout ),
	.datab(\inst_mult_2to1_1|res_o[23]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|LessThan0~45_cout ),
	.combout(),
	.cout(\inst_alu|LessThan0~47_cout ));
// synopsys translate_off
defparam \inst_alu|LessThan0~47 .lut_mask = 16'h004D;
defparam \inst_alu|LessThan0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y31_N16
cycloneive_lcell_comb \inst_alu|LessThan0~49 (
// Equation(s):
// \inst_alu|LessThan0~49_cout  = CARRY((\inst_mult_4to1|Mux7~2_combout  & ((!\inst_alu|LessThan0~47_cout ) # (!\inst_mult_2to1_1|res_o[24]~7_combout ))) # (!\inst_mult_4to1|Mux7~2_combout  & (!\inst_mult_2to1_1|res_o[24]~7_combout  & 
// !\inst_alu|LessThan0~47_cout )))

	.dataa(\inst_mult_4to1|Mux7~2_combout ),
	.datab(\inst_mult_2to1_1|res_o[24]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|LessThan0~47_cout ),
	.combout(),
	.cout(\inst_alu|LessThan0~49_cout ));
// synopsys translate_off
defparam \inst_alu|LessThan0~49 .lut_mask = 16'h002B;
defparam \inst_alu|LessThan0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y31_N18
cycloneive_lcell_comb \inst_alu|LessThan0~51 (
// Equation(s):
// \inst_alu|LessThan0~51_cout  = CARRY((\inst_mult_4to1|Mux6~2_combout  & (\inst_mult_2to1_1|res_o[25]~6_combout  & !\inst_alu|LessThan0~49_cout )) # (!\inst_mult_4to1|Mux6~2_combout  & ((\inst_mult_2to1_1|res_o[25]~6_combout ) # 
// (!\inst_alu|LessThan0~49_cout ))))

	.dataa(\inst_mult_4to1|Mux6~2_combout ),
	.datab(\inst_mult_2to1_1|res_o[25]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|LessThan0~49_cout ),
	.combout(),
	.cout(\inst_alu|LessThan0~51_cout ));
// synopsys translate_off
defparam \inst_alu|LessThan0~51 .lut_mask = 16'h004D;
defparam \inst_alu|LessThan0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y31_N20
cycloneive_lcell_comb \inst_alu|LessThan0~53 (
// Equation(s):
// \inst_alu|LessThan0~53_cout  = CARRY((\inst_mult_2to1_1|res_o[26]~5_combout  & (\inst_mult_4to1|Mux5~2_combout  & !\inst_alu|LessThan0~51_cout )) # (!\inst_mult_2to1_1|res_o[26]~5_combout  & ((\inst_mult_4to1|Mux5~2_combout ) # 
// (!\inst_alu|LessThan0~51_cout ))))

	.dataa(\inst_mult_2to1_1|res_o[26]~5_combout ),
	.datab(\inst_mult_4to1|Mux5~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|LessThan0~51_cout ),
	.combout(),
	.cout(\inst_alu|LessThan0~53_cout ));
// synopsys translate_off
defparam \inst_alu|LessThan0~53 .lut_mask = 16'h004D;
defparam \inst_alu|LessThan0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y31_N22
cycloneive_lcell_comb \inst_alu|LessThan0~55 (
// Equation(s):
// \inst_alu|LessThan0~55_cout  = CARRY((\inst_mult_4to1|Mux4~2_combout  & (\inst_mult_2to1_1|res_o[27]~4_combout  & !\inst_alu|LessThan0~53_cout )) # (!\inst_mult_4to1|Mux4~2_combout  & ((\inst_mult_2to1_1|res_o[27]~4_combout ) # 
// (!\inst_alu|LessThan0~53_cout ))))

	.dataa(\inst_mult_4to1|Mux4~2_combout ),
	.datab(\inst_mult_2to1_1|res_o[27]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|LessThan0~53_cout ),
	.combout(),
	.cout(\inst_alu|LessThan0~55_cout ));
// synopsys translate_off
defparam \inst_alu|LessThan0~55 .lut_mask = 16'h004D;
defparam \inst_alu|LessThan0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y31_N24
cycloneive_lcell_comb \inst_alu|LessThan0~57 (
// Equation(s):
// \inst_alu|LessThan0~57_cout  = CARRY((\inst_mult_4to1|Mux3~2_combout  & ((!\inst_alu|LessThan0~55_cout ) # (!\inst_mult_2to1_1|res_o[28]~3_combout ))) # (!\inst_mult_4to1|Mux3~2_combout  & (!\inst_mult_2to1_1|res_o[28]~3_combout  & 
// !\inst_alu|LessThan0~55_cout )))

	.dataa(\inst_mult_4to1|Mux3~2_combout ),
	.datab(\inst_mult_2to1_1|res_o[28]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|LessThan0~55_cout ),
	.combout(),
	.cout(\inst_alu|LessThan0~57_cout ));
// synopsys translate_off
defparam \inst_alu|LessThan0~57 .lut_mask = 16'h002B;
defparam \inst_alu|LessThan0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y31_N26
cycloneive_lcell_comb \inst_alu|LessThan0~59 (
// Equation(s):
// \inst_alu|LessThan0~59_cout  = CARRY((\inst_mult_4to1|Mux2~2_combout  & (\inst_mult_2to1_1|res_o[29]~2_combout  & !\inst_alu|LessThan0~57_cout )) # (!\inst_mult_4to1|Mux2~2_combout  & ((\inst_mult_2to1_1|res_o[29]~2_combout ) # 
// (!\inst_alu|LessThan0~57_cout ))))

	.dataa(\inst_mult_4to1|Mux2~2_combout ),
	.datab(\inst_mult_2to1_1|res_o[29]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|LessThan0~57_cout ),
	.combout(),
	.cout(\inst_alu|LessThan0~59_cout ));
// synopsys translate_off
defparam \inst_alu|LessThan0~59 .lut_mask = 16'h004D;
defparam \inst_alu|LessThan0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y31_N28
cycloneive_lcell_comb \inst_alu|LessThan0~61 (
// Equation(s):
// \inst_alu|LessThan0~61_cout  = CARRY((\inst_mult_4to1|Mux1~2_combout  & ((!\inst_alu|LessThan0~59_cout ) # (!\inst_mult_2to1_1|res_o[30]~1_combout ))) # (!\inst_mult_4to1|Mux1~2_combout  & (!\inst_mult_2to1_1|res_o[30]~1_combout  & 
// !\inst_alu|LessThan0~59_cout )))

	.dataa(\inst_mult_4to1|Mux1~2_combout ),
	.datab(\inst_mult_2to1_1|res_o[30]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_alu|LessThan0~59_cout ),
	.combout(),
	.cout(\inst_alu|LessThan0~61_cout ));
// synopsys translate_off
defparam \inst_alu|LessThan0~61 .lut_mask = 16'h002B;
defparam \inst_alu|LessThan0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y31_N30
cycloneive_lcell_comb \inst_alu|LessThan0~62 (
// Equation(s):
// \inst_alu|LessThan0~62_combout  = (\inst_mult_4to1|Mux0~2_combout  & ((\inst_alu|LessThan0~61_cout ) # (!\inst_mult_2to1_1|res_o[31]~0_combout ))) # (!\inst_mult_4to1|Mux0~2_combout  & (\inst_alu|LessThan0~61_cout  & !\inst_mult_2to1_1|res_o[31]~0_combout 
// ))

	.dataa(gnd),
	.datab(\inst_mult_4to1|Mux0~2_combout ),
	.datac(gnd),
	.datad(\inst_mult_2to1_1|res_o[31]~0_combout ),
	.cin(\inst_alu|LessThan0~61_cout ),
	.combout(\inst_alu|LessThan0~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|LessThan0~62 .lut_mask = 16'hC0FC;
defparam \inst_alu|LessThan0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y31_N30
cycloneive_lcell_comb \inst_alu|Mux31~0 (
// Equation(s):
// \inst_alu|Mux31~0_combout  = (\inst_alu|Add0~9_combout  & ((\inst_mult_2to1_1|res_o[0]~31_combout ) # ((\inst_mult_4to1|Mux31~0_combout )))) # (!\inst_alu|Add0~9_combout  & (((\inst_alu|LessThan0~62_combout ))))

	.dataa(\inst_mult_2to1_1|res_o[0]~31_combout ),
	.datab(\inst_mult_4to1|Mux31~0_combout ),
	.datac(\inst_alu|Add0~9_combout ),
	.datad(\inst_alu|LessThan0~62_combout ),
	.cin(gnd),
	.combout(\inst_alu|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Mux31~0 .lut_mask = 16'hEFE0;
defparam \inst_alu|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y31_N8
cycloneive_lcell_comb \inst_alu|Add0~10 (
// Equation(s):
// \inst_alu|Add0~10_combout  = (\inst_mult_4to1|Mux31~0_combout  & (\inst_alu|Add0~9_combout  & \inst_mult_2to1_1|res_o[0]~31_combout ))

	.dataa(\inst_mult_4to1|Mux31~0_combout ),
	.datab(\inst_alu|Add0~9_combout ),
	.datac(gnd),
	.datad(\inst_mult_2to1_1|res_o[0]~31_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~10 .lut_mask = 16'h8800;
defparam \inst_alu|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y31_N2
cycloneive_lcell_comb \inst_alu|Add0~8 (
// Equation(s):
// \inst_alu|Add0~8_combout  = (\inst_ALUControl|aluControl_o[1]~2_combout  & (\inst_alu|LessThan0~62_combout  & ((\inst_controlUnit|state.BRANCH_COMPLETION~q ) # (\inst_ALUControl|Mux0~2_combout ))))

	.dataa(\inst_ALUControl|aluControl_o[1]~2_combout ),
	.datab(\inst_controlUnit|state.BRANCH_COMPLETION~q ),
	.datac(\inst_ALUControl|Mux0~2_combout ),
	.datad(\inst_alu|LessThan0~62_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~8 .lut_mask = 16'hA800;
defparam \inst_alu|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y31_N10
cycloneive_lcell_comb \inst_alu|Add0~16 (
// Equation(s):
// \inst_alu|Add0~16_combout  = (\inst_alu|Add0~10_combout ) # ((\inst_alu|Add0~8_combout ) # ((\inst_alu|Add0~14_combout  & !\inst_ALUControl|aluControl_o[1]~2_combout )))

	.dataa(\inst_alu|Add0~14_combout ),
	.datab(\inst_ALUControl|aluControl_o[1]~2_combout ),
	.datac(\inst_alu|Add0~10_combout ),
	.datad(\inst_alu|Add0~8_combout ),
	.cin(gnd),
	.combout(\inst_alu|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst_alu|Add0~16 .lut_mask = 16'hFFF2;
defparam \inst_alu|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y31_N4
cycloneive_lcell_comb \inst_ProgramCounter|addr_out[0]~0 (
// Equation(s):
// \inst_ProgramCounter|addr_out[0]~0_combout  = (\inst_ALUControl|aluControl_o[0]~5_combout  & (\inst_alu|Mux31~0_combout )) # (!\inst_ALUControl|aluControl_o[0]~5_combout  & ((\inst_alu|Add0~16_combout )))

	.dataa(\inst_ALUControl|aluControl_o[0]~5_combout ),
	.datab(gnd),
	.datac(\inst_alu|Mux31~0_combout ),
	.datad(\inst_alu|Add0~16_combout ),
	.cin(gnd),
	.combout(\inst_ProgramCounter|addr_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ProgramCounter|addr_out[0]~0 .lut_mask = 16'hF5A0;
defparam \inst_ProgramCounter|addr_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign ALUResult_o_top[0] = \ALUResult_o_top[0]~output_o ;

assign ALUResult_o_top[1] = \ALUResult_o_top[1]~output_o ;

assign ALUResult_o_top[2] = \ALUResult_o_top[2]~output_o ;

assign ALUResult_o_top[3] = \ALUResult_o_top[3]~output_o ;

assign ALUResult_o_top[4] = \ALUResult_o_top[4]~output_o ;

assign ALUResult_o_top[5] = \ALUResult_o_top[5]~output_o ;

assign ALUResult_o_top[6] = \ALUResult_o_top[6]~output_o ;

assign ALUResult_o_top[7] = \ALUResult_o_top[7]~output_o ;

assign ALUResult_o_top[8] = \ALUResult_o_top[8]~output_o ;

assign ALUResult_o_top[9] = \ALUResult_o_top[9]~output_o ;

assign ALUResult_o_top[10] = \ALUResult_o_top[10]~output_o ;

assign ALUResult_o_top[11] = \ALUResult_o_top[11]~output_o ;

assign ALUResult_o_top[12] = \ALUResult_o_top[12]~output_o ;

assign ALUResult_o_top[13] = \ALUResult_o_top[13]~output_o ;

assign ALUResult_o_top[14] = \ALUResult_o_top[14]~output_o ;

assign ALUResult_o_top[15] = \ALUResult_o_top[15]~output_o ;

assign ALUResult_o_top[16] = \ALUResult_o_top[16]~output_o ;

assign ALUResult_o_top[17] = \ALUResult_o_top[17]~output_o ;

assign ALUResult_o_top[18] = \ALUResult_o_top[18]~output_o ;

assign ALUResult_o_top[19] = \ALUResult_o_top[19]~output_o ;

assign ALUResult_o_top[20] = \ALUResult_o_top[20]~output_o ;

assign ALUResult_o_top[21] = \ALUResult_o_top[21]~output_o ;

assign ALUResult_o_top[22] = \ALUResult_o_top[22]~output_o ;

assign ALUResult_o_top[23] = \ALUResult_o_top[23]~output_o ;

assign ALUResult_o_top[24] = \ALUResult_o_top[24]~output_o ;

assign ALUResult_o_top[25] = \ALUResult_o_top[25]~output_o ;

assign ALUResult_o_top[26] = \ALUResult_o_top[26]~output_o ;

assign ALUResult_o_top[27] = \ALUResult_o_top[27]~output_o ;

assign ALUResult_o_top[28] = \ALUResult_o_top[28]~output_o ;

assign ALUResult_o_top[29] = \ALUResult_o_top[29]~output_o ;

assign ALUResult_o_top[30] = \ALUResult_o_top[30]~output_o ;

assign ALUResult_o_top[31] = \ALUResult_o_top[31]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
