Synthesis options:
The -a option is ECP5U.
The -s option is 6.
The -t option is CABGA256.
The -d option is LFE5U-45F.
Using package CABGA256.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : ECP5U

### Device  : LFE5U-45F

### Package : CABGA256

### Speed   : 6

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Timing
The -top option is not used.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p E:/ld/ispfpga/sa5p00/data (searchpath added)
-p E:/repositories/RTL_FPGA/VHDL/shift_register/impl1 (searchpath added)
-p E:/repositories/RTL_FPGA/VHDL/shift_register (searchpath added)
VHDL library = work
VHDL design file = E:/repositories/RTL_FPGA/VHDL/shift_register/frequency_divider.vhd
NGD file = frequency_divider_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file E:/ld/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Compile design.
Compile Design Begin
ERROR - synthesis: e:/repositories/rtl_fpga/vhdl/shift_register/frequency_divider.vhd(37): syntax error near BEGIN. VHDL-1261
