#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Oct 24 21:50:14 2019
# Process ID: 7668
# Current directory: D:/codehub/VIVADO/LOONGSON/OpenMIPS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7708 D:\codehub\VIVADO\LOONGSON\OpenMIPS\OpenMIPS.xpr
# Log file: D:/codehub/VIVADO/LOONGSON/OpenMIPS/vivado.log
# Journal file: D:/codehub/VIVADO/LOONGSON/OpenMIPS\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2019.1/data/ip'.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj openmips_min_sopc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/gpio/gpio_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/openmips_min_sopc.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'RstEnable' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:2]
WARNING: [VRFC 10-3507] macro 'RstDisable' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:3]
WARNING: [VRFC 10-3507] macro 'ZeroWord' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:4]
WARNING: [VRFC 10-3507] macro 'WriteEnable' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:5]
WARNING: [VRFC 10-3507] macro 'WriteDisable' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:6]
WARNING: [VRFC 10-3507] macro 'ReadEnable' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:7]
WARNING: [VRFC 10-3507] macro 'ReadDisable' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:8]
WARNING: [VRFC 10-3507] macro 'AluOpBus' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:9]
WARNING: [VRFC 10-3507] macro 'AluSelBus' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:10]
WARNING: [VRFC 10-3507] macro 'InstValid' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:11]
WARNING: [VRFC 10-3507] macro 'InstInvalid' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:12]
WARNING: [VRFC 10-3507] macro 'ChipEnable' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:15]
WARNING: [VRFC 10-3507] macro 'ChipDisable' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:16]
WARNING: [VRFC 10-3507] macro 'Stop' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:18]
WARNING: [VRFC 10-3507] macro 'NoStop' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:19]
WARNING: [VRFC 10-3507] macro 'InstValid' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:24]
WARNING: [VRFC 10-3507] macro 'InstInvalid' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:25]
WARNING: [VRFC 10-3507] macro 'EXE_ORI' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:45]
WARNING: [VRFC 10-3507] macro 'EXE_SLTIU' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:76]
WARNING: [VRFC 10-3507] macro 'EXE_SLTI_OP' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:177]
WARNING: [VRFC 10-3507] macro 'EXE_SLTIU_OP' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:178]
WARNING: [VRFC 10-3507] macro 'EXE_ADDI_OP' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:183]
WARNING: [VRFC 10-3507] macro 'EXE_ADDIU_OP' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:184]
WARNING: [VRFC 10-3507] macro 'EXE_RES_MOVE' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:253]
WARNING: [VRFC 10-3507] macro 'EXE_RES_ARITHMETIC' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:254]
WARNING: [VRFC 10-3507] macro 'EXE_RES_LOAD_STORE' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:257]
WARNING: [VRFC 10-3507] macro 'InstAddrBus' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:264]
WARNING: [VRFC 10-3507] macro 'InstBus' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:265]
WARNING: [VRFC 10-3507] macro 'InstMemNum' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:266]
WARNING: [VRFC 10-3507] macro 'InstMemNumLog2' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:267]
WARNING: [VRFC 10-3507] macro 'RegAddrBus' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:277]
WARNING: [VRFC 10-3507] macro 'RegBus' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:278]
WARNING: [VRFC 10-3507] macro 'RegWidth' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:279]
WARNING: [VRFC 10-3507] macro 'DoubleRegWidth' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:280]
WARNING: [VRFC 10-3507] macro 'DoubleRegBus' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:281]
WARNING: [VRFC 10-3507] macro 'RegNum' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:282]
WARNING: [VRFC 10-3507] macro 'RegNumLog2' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:283]
WARNING: [VRFC 10-3507] macro 'CP0_REG_COUNT' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:298]
WARNING: [VRFC 10-3507] macro 'CP0_REG_COMPARE' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:299]
WARNING: [VRFC 10-3507] macro 'CP0_REG_STATUS' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:300]
WARNING: [VRFC 10-3507] macro 'CP0_REG_CAUSE' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:301]
WARNING: [VRFC 10-3507] macro 'CP0_REG_EPC' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:302]
WARNING: [VRFC 10-3507] macro 'CP0_REG_PrId' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:303]
WARNING: [VRFC 10-3507] macro 'CP0_REG_CONFIG' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:304]
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/pc_reg.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'RstEnable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:2]
WARNING: [VRFC 10-3507] macro 'RstDisable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:3]
WARNING: [VRFC 10-3507] macro 'ZeroWord' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:4]
WARNING: [VRFC 10-3507] macro 'WriteEnable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:5]
WARNING: [VRFC 10-3507] macro 'WriteDisable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:6]
WARNING: [VRFC 10-3507] macro 'ReadEnable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:7]
WARNING: [VRFC 10-3507] macro 'ReadDisable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:8]
WARNING: [VRFC 10-3507] macro 'AluOpBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:9]
WARNING: [VRFC 10-3507] macro 'AluSelBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:10]
WARNING: [VRFC 10-3507] macro 'Stop' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:13]
WARNING: [VRFC 10-3507] macro 'NoStop' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:14]
WARNING: [VRFC 10-3507] macro 'ChipEnable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:25]
WARNING: [VRFC 10-3507] macro 'ChipDisable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:26]
WARNING: [VRFC 10-3507] macro 'EXE_ORI' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:35]
WARNING: [VRFC 10-3507] macro 'EXE_SLTIU' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:58]
WARNING: [VRFC 10-3507] macro 'EXE_SLTI_OP' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:157]
WARNING: [VRFC 10-3507] macro 'EXE_SLTIU_OP' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:158]
WARNING: [VRFC 10-3507] macro 'EXE_ADDI_OP' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:163]
WARNING: [VRFC 10-3507] macro 'EXE_ADDIU_OP' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:164]
WARNING: [VRFC 10-3507] macro 'EXE_RES_MOVE' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:234]
WARNING: [VRFC 10-3507] macro 'EXE_RES_ARITHMETIC' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:235]
WARNING: [VRFC 10-3507] macro 'EXE_RES_LOAD_STORE' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:238]
WARNING: [VRFC 10-3507] macro 'InstAddrBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:244]
WARNING: [VRFC 10-3507] macro 'InstBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:245]
WARNING: [VRFC 10-3507] macro 'InstMemNum' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:246]
WARNING: [VRFC 10-3507] macro 'InstMemNumLog2' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:247]
WARNING: [VRFC 10-3507] macro 'RegAddrBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:257]
WARNING: [VRFC 10-3507] macro 'RegBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:258]
WARNING: [VRFC 10-3507] macro 'RegWidth' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:259]
WARNING: [VRFC 10-3507] macro 'DoubleRegWidth' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:260]
WARNING: [VRFC 10-3507] macro 'DoubleRegBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:261]
WARNING: [VRFC 10-3507] macro 'RegNum' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:262]
WARNING: [VRFC 10-3507] macro 'RegNumLog2' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:263]
WARNING: [VRFC 10-3507] macro 'CP0_REG_COUNT' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:277]
WARNING: [VRFC 10-3507] macro 'CP0_REG_COMPARE' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:278]
WARNING: [VRFC 10-3507] macro 'CP0_REG_STATUS' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:279]
WARNING: [VRFC 10-3507] macro 'CP0_REG_CAUSE' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:280]
WARNING: [VRFC 10-3507] macro 'CP0_REG_EPC' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:281]
WARNING: [VRFC 10-3507] macro 'CP0_REG_PrId' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:282]
WARNING: [VRFC 10-3507] macro 'CP0_REG_CONFIG' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:283]
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/raminfr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module raminfr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/seg8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_debug_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_debug_if
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_regs
INFO: [VRFC 10-2458] undeclared symbol rf_overrun, assumed default net type wire [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_regs.v:400]
INFO: [VRFC 10-2458] undeclared symbol rf_push_pulse, assumed default net type wire [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_regs.v:400]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_rfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_sync_flops.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_sync_flops
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_tfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_master_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_master_if
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_msel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_msel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_pri_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_pri_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_pri_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_pri_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_rf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_slave_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_slave_if
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/wishbone_bus_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wishbone_bus_if
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sim_1/new/openmips_min_sopc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc_tb
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 744.363 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.sim/sim_1/behav/xsim'
"xelab -wto 4c9d15a03076431c966d8e493222eb77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4c9d15a03076431c966d8e493222eb77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'int_i' [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/openmips_min_sopc.v:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 17 for port 'wb_adr_i' [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/openmips_min_sopc.v:157]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 17 for port 'wb_adr_i' [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/openmips_min_sopc.v:192]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/ex.v" Line 35. Module ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/ex_mem.v" Line 35. Module ex_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/ctrl.v" Line 35. Module ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/div.v" Line 35. Module div doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/LLbit_reg.v" Line 35. Module LLbit_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/cp0_reg.v" Line 36. Module cp0_reg doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seg8
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.wishbone_bus_if
Compiling module xil_defaultlib.openmips
Compiling module xil_defaultlib.gpio_top
Compiling module xil_defaultlib.wb_rom
Compiling module xil_defaultlib.uart_wb
Compiling module xil_defaultlib.raminfr
Compiling module xil_defaultlib.uart_tfifo
Compiling module xil_defaultlib.uart_transmitter
Compiling module xil_defaultlib.uart_sync_flops(width=1,init_val...
Compiling module xil_defaultlib.uart_rfifo(fifo_width=11)
Compiling module xil_defaultlib.uart_receiver
Compiling module xil_defaultlib.uart_regs
Compiling module xil_defaultlib.uart_debug_if
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.wb_ram
Compiling module xil_defaultlib.wb_conmax_master_if(sw=4)
Compiling module xil_defaultlib.wb_conmax_arb
Compiling module xil_defaultlib.wb_conmax_pri_dec(pri_sel=2'b10)
Compiling module xil_defaultlib.wb_conmax_pri_enc(pri_sel=2'b10)
Compiling module xil_defaultlib.wb_conmax_msel(pri_sel=2'b10)
Compiling module xil_defaultlib.wb_conmax_slave_if(sw=4)
Compiling module xil_defaultlib.wb_conmax_rf(sw=4)
Compiling module xil_defaultlib.wb_conmax_top_default
Compiling module xil_defaultlib.openmips_min_sopc
Compiling module xil_defaultlib.openmips_min_sopc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot openmips_min_sopc_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 744.363 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "openmips_min_sopc_tb_behav -key {Behavioral:sim_1:Functional:openmips_min_sopc_tb} -tclbatch {openmips_min_sopc_tb.tcl} -view {D:/codehub/VIVADO/LOONGSON/OpenMIPS/openmips_min_sopc_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/codehub/VIVADO/LOONGSON/OpenMIPS/openmips_min_sopc_tb_behav.wcfg
WARNING: Simulation object /openmips_min_sopc_tb/openmips_min_sopc0/openmips0/rom_addr_o was not found in the design.
open_wave_config: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 744.363 ; gain = 0.000
source openmips_min_sopc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
(openmips_min_sopc_tb.openmips_min_sopc0.uart_top0) UART INFO: Data bus width is 32. Debug Interface present.

(openmips_min_sopc_tb.openmips_min_sopc0.uart_top0) UART INFO: Doesn't have baudrate output

xsim: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 880.941 ; gain = 136.578
INFO: [USF-XSim-96] XSim completed. Design snapshot 'openmips_min_sopc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 880.941 ; gain = 136.578
update_compile_order -fileset sources_1
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj openmips_min_sopc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/cp0_reg.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'RstEnable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:2]
WARNING: [VRFC 10-3507] macro 'RstDisable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:3]
WARNING: [VRFC 10-3507] macro 'ZeroWord' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:4]
WARNING: [VRFC 10-3507] macro 'WriteEnable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:5]
WARNING: [VRFC 10-3507] macro 'WriteDisable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:6]
WARNING: [VRFC 10-3507] macro 'ReadEnable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:7]
WARNING: [VRFC 10-3507] macro 'ReadDisable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:8]
WARNING: [VRFC 10-3507] macro 'AluOpBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:9]
WARNING: [VRFC 10-3507] macro 'AluSelBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:10]
WARNING: [VRFC 10-3507] macro 'InstValid' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:11]
WARNING: [VRFC 10-3507] macro 'InstInvalid' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:12]
WARNING: [VRFC 10-3507] macro 'ChipEnable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:15]
WARNING: [VRFC 10-3507] macro 'ChipDisable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:16]
WARNING: [VRFC 10-3507] macro 'Stop' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:18]
WARNING: [VRFC 10-3507] macro 'NoStop' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:19]
WARNING: [VRFC 10-3507] macro 'InstValid' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:24]
WARNING: [VRFC 10-3507] macro 'InstInvalid' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:25]
WARNING: [VRFC 10-3507] macro 'EXE_ORI' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:45]
WARNING: [VRFC 10-3507] macro 'EXE_SLTIU' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:76]
WARNING: [VRFC 10-3507] macro 'EXE_SLTI_OP' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:177]
WARNING: [VRFC 10-3507] macro 'EXE_SLTIU_OP' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:178]
WARNING: [VRFC 10-3507] macro 'EXE_ADDI_OP' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:183]
WARNING: [VRFC 10-3507] macro 'EXE_ADDIU_OP' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:184]
WARNING: [VRFC 10-3507] macro 'EXE_RES_MOVE' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:253]
WARNING: [VRFC 10-3507] macro 'EXE_RES_ARITHMETIC' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:254]
WARNING: [VRFC 10-3507] macro 'EXE_RES_LOAD_STORE' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:257]
WARNING: [VRFC 10-3507] macro 'InstAddrBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:264]
WARNING: [VRFC 10-3507] macro 'InstBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:265]
WARNING: [VRFC 10-3507] macro 'InstMemNum' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:266]
WARNING: [VRFC 10-3507] macro 'InstMemNumLog2' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:267]
WARNING: [VRFC 10-3507] macro 'RegAddrBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:277]
WARNING: [VRFC 10-3507] macro 'RegBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:278]
WARNING: [VRFC 10-3507] macro 'RegWidth' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:279]
WARNING: [VRFC 10-3507] macro 'DoubleRegWidth' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:280]
WARNING: [VRFC 10-3507] macro 'DoubleRegBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:281]
WARNING: [VRFC 10-3507] macro 'RegNum' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:282]
WARNING: [VRFC 10-3507] macro 'RegNumLog2' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:283]
WARNING: [VRFC 10-3507] macro 'CP0_REG_COUNT' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:298]
WARNING: [VRFC 10-3507] macro 'CP0_REG_COMPARE' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:299]
WARNING: [VRFC 10-3507] macro 'CP0_REG_STATUS' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:300]
WARNING: [VRFC 10-3507] macro 'CP0_REG_CAUSE' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:301]
WARNING: [VRFC 10-3507] macro 'CP0_REG_EPC' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:302]
WARNING: [VRFC 10-3507] macro 'CP0_REG_PrId' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:303]
WARNING: [VRFC 10-3507] macro 'CP0_REG_CONFIG' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:304]
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/div.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'RstEnable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:2]
WARNING: [VRFC 10-3507] macro 'RstDisable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:3]
WARNING: [VRFC 10-3507] macro 'ZeroWord' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:4]
WARNING: [VRFC 10-3507] macro 'WriteEnable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:5]
WARNING: [VRFC 10-3507] macro 'WriteDisable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:6]
WARNING: [VRFC 10-3507] macro 'ReadEnable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:7]
WARNING: [VRFC 10-3507] macro 'ReadDisable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:8]
WARNING: [VRFC 10-3507] macro 'AluOpBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:9]
WARNING: [VRFC 10-3507] macro 'AluSelBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:10]
WARNING: [VRFC 10-3507] macro 'Stop' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:13]
WARNING: [VRFC 10-3507] macro 'NoStop' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:14]
WARNING: [VRFC 10-3507] macro 'ChipEnable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:25]
WARNING: [VRFC 10-3507] macro 'ChipDisable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:26]
WARNING: [VRFC 10-3507] macro 'EXE_ORI' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:35]
WARNING: [VRFC 10-3507] macro 'EXE_SLTIU' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:58]
WARNING: [VRFC 10-3507] macro 'EXE_SLTI_OP' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:157]
WARNING: [VRFC 10-3507] macro 'EXE_SLTIU_OP' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:158]
WARNING: [VRFC 10-3507] macro 'EXE_ADDI_OP' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:163]
WARNING: [VRFC 10-3507] macro 'EXE_ADDIU_OP' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:164]
WARNING: [VRFC 10-3507] macro 'EXE_RES_MOVE' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:234]
WARNING: [VRFC 10-3507] macro 'EXE_RES_ARITHMETIC' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:235]
WARNING: [VRFC 10-3507] macro 'EXE_RES_LOAD_STORE' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:238]
WARNING: [VRFC 10-3507] macro 'InstAddrBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:244]
WARNING: [VRFC 10-3507] macro 'InstBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:245]
WARNING: [VRFC 10-3507] macro 'InstMemNum' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:246]
WARNING: [VRFC 10-3507] macro 'InstMemNumLog2' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:247]
WARNING: [VRFC 10-3507] macro 'RegAddrBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:257]
WARNING: [VRFC 10-3507] macro 'RegBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:258]
WARNING: [VRFC 10-3507] macro 'RegWidth' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:259]
WARNING: [VRFC 10-3507] macro 'DoubleRegWidth' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:260]
WARNING: [VRFC 10-3507] macro 'DoubleRegBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:261]
WARNING: [VRFC 10-3507] macro 'RegNum' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:262]
WARNING: [VRFC 10-3507] macro 'RegNumLog2' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:263]
WARNING: [VRFC 10-3507] macro 'CP0_REG_COUNT' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:277]
WARNING: [VRFC 10-3507] macro 'CP0_REG_COMPARE' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:278]
WARNING: [VRFC 10-3507] macro 'CP0_REG_STATUS' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:279]
WARNING: [VRFC 10-3507] macro 'CP0_REG_CAUSE' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:280]
WARNING: [VRFC 10-3507] macro 'CP0_REG_EPC' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:281]
WARNING: [VRFC 10-3507] macro 'CP0_REG_PrId' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:282]
WARNING: [VRFC 10-3507] macro 'CP0_REG_CONFIG' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:283]
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/gpio/gpio_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/openmips_min_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/raminfr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module raminfr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/seg8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_debug_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_debug_if
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_regs
INFO: [VRFC 10-2458] undeclared symbol rf_overrun, assumed default net type wire [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_regs.v:400]
INFO: [VRFC 10-2458] undeclared symbol rf_push_pulse, assumed default net type wire [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_regs.v:400]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_rfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_sync_flops.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_sync_flops
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_tfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_master_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_master_if
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_msel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_msel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_pri_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_pri_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_pri_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_pri_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_rf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_slave_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_slave_if
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/wishbone_bus_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wishbone_bus_if
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sim_1/new/openmips_min_sopc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 902.734 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 902.734 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.sim/sim_1/behav/xsim'
"xelab -wto 4c9d15a03076431c966d8e493222eb77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4c9d15a03076431c966d8e493222eb77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'int_i' [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/openmips_min_sopc.v:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 17 for port 'wb_adr_i' [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/openmips_min_sopc.v:157]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 17 for port 'wb_adr_i' [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/openmips_min_sopc.v:192]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/LLbit_reg.v" Line 35. Module LLbit_reg doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seg8
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.wishbone_bus_if
Compiling module xil_defaultlib.openmips
Compiling module xil_defaultlib.gpio_top
Compiling module xil_defaultlib.wb_rom
Compiling module xil_defaultlib.uart_wb
Compiling module xil_defaultlib.raminfr
Compiling module xil_defaultlib.uart_tfifo
Compiling module xil_defaultlib.uart_transmitter
Compiling module xil_defaultlib.uart_sync_flops(width=1,init_val...
Compiling module xil_defaultlib.uart_rfifo(fifo_width=11)
Compiling module xil_defaultlib.uart_receiver
Compiling module xil_defaultlib.uart_regs
Compiling module xil_defaultlib.uart_debug_if
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.wb_ram
Compiling module xil_defaultlib.wb_conmax_master_if(sw=4)
Compiling module xil_defaultlib.wb_conmax_arb
Compiling module xil_defaultlib.wb_conmax_pri_dec(pri_sel=2'b10)
Compiling module xil_defaultlib.wb_conmax_pri_enc(pri_sel=2'b10)
Compiling module xil_defaultlib.wb_conmax_msel(pri_sel=2'b10)
Compiling module xil_defaultlib.wb_conmax_slave_if(sw=4)
Compiling module xil_defaultlib.wb_conmax_rf(sw=4)
Compiling module xil_defaultlib.wb_conmax_top_default
Compiling module xil_defaultlib.openmips_min_sopc
Compiling module xil_defaultlib.openmips_min_sopc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot openmips_min_sopc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
(openmips_min_sopc_tb.openmips_min_sopc0.uart_top0) UART INFO: Data bus width is 32. Debug Interface present.

(openmips_min_sopc_tb.openmips_min_sopc0.uart_top0) UART INFO: Doesn't have baudrate output

relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 902.734 ; gain = 0.000
update_compile_order -fileset sources_1
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj openmips_min_sopc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/cp0_reg.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'RstEnable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:2]
WARNING: [VRFC 10-3507] macro 'RstDisable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:3]
WARNING: [VRFC 10-3507] macro 'ZeroWord' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:4]
WARNING: [VRFC 10-3507] macro 'WriteEnable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:5]
WARNING: [VRFC 10-3507] macro 'WriteDisable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:6]
WARNING: [VRFC 10-3507] macro 'ReadEnable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:7]
WARNING: [VRFC 10-3507] macro 'ReadDisable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:8]
WARNING: [VRFC 10-3507] macro 'AluOpBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:9]
WARNING: [VRFC 10-3507] macro 'AluSelBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:10]
WARNING: [VRFC 10-3507] macro 'InstValid' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:11]
WARNING: [VRFC 10-3507] macro 'InstInvalid' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:12]
WARNING: [VRFC 10-3507] macro 'ChipEnable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:15]
WARNING: [VRFC 10-3507] macro 'ChipDisable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:16]
WARNING: [VRFC 10-3507] macro 'Stop' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:18]
WARNING: [VRFC 10-3507] macro 'NoStop' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:19]
WARNING: [VRFC 10-3507] macro 'InstValid' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:24]
WARNING: [VRFC 10-3507] macro 'InstInvalid' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:25]
WARNING: [VRFC 10-3507] macro 'EXE_ORI' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:45]
WARNING: [VRFC 10-3507] macro 'EXE_SLTIU' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:76]
WARNING: [VRFC 10-3507] macro 'EXE_SLTI_OP' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:177]
WARNING: [VRFC 10-3507] macro 'EXE_SLTIU_OP' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:178]
WARNING: [VRFC 10-3507] macro 'EXE_ADDI_OP' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:183]
WARNING: [VRFC 10-3507] macro 'EXE_ADDIU_OP' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:184]
WARNING: [VRFC 10-3507] macro 'EXE_RES_MOVE' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:253]
WARNING: [VRFC 10-3507] macro 'EXE_RES_ARITHMETIC' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:254]
WARNING: [VRFC 10-3507] macro 'EXE_RES_LOAD_STORE' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:257]
WARNING: [VRFC 10-3507] macro 'InstAddrBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:264]
WARNING: [VRFC 10-3507] macro 'InstBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:265]
WARNING: [VRFC 10-3507] macro 'InstMemNum' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:266]
WARNING: [VRFC 10-3507] macro 'InstMemNumLog2' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:267]
WARNING: [VRFC 10-3507] macro 'RegAddrBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:277]
WARNING: [VRFC 10-3507] macro 'RegBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:278]
WARNING: [VRFC 10-3507] macro 'RegWidth' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:279]
WARNING: [VRFC 10-3507] macro 'DoubleRegWidth' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:280]
WARNING: [VRFC 10-3507] macro 'DoubleRegBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:281]
WARNING: [VRFC 10-3507] macro 'RegNum' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:282]
WARNING: [VRFC 10-3507] macro 'RegNumLog2' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:283]
WARNING: [VRFC 10-3507] macro 'CP0_REG_COUNT' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:298]
WARNING: [VRFC 10-3507] macro 'CP0_REG_COMPARE' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:299]
WARNING: [VRFC 10-3507] macro 'CP0_REG_STATUS' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:300]
WARNING: [VRFC 10-3507] macro 'CP0_REG_CAUSE' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:301]
WARNING: [VRFC 10-3507] macro 'CP0_REG_EPC' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:302]
WARNING: [VRFC 10-3507] macro 'CP0_REG_PrId' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:303]
WARNING: [VRFC 10-3507] macro 'CP0_REG_CONFIG' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:304]
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/ex_mem.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'RstEnable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:2]
WARNING: [VRFC 10-3507] macro 'RstDisable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:3]
WARNING: [VRFC 10-3507] macro 'ZeroWord' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:4]
WARNING: [VRFC 10-3507] macro 'WriteEnable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:5]
WARNING: [VRFC 10-3507] macro 'WriteDisable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:6]
WARNING: [VRFC 10-3507] macro 'ReadEnable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:7]
WARNING: [VRFC 10-3507] macro 'ReadDisable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:8]
WARNING: [VRFC 10-3507] macro 'AluOpBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:9]
WARNING: [VRFC 10-3507] macro 'AluSelBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:10]
WARNING: [VRFC 10-3507] macro 'Stop' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:13]
WARNING: [VRFC 10-3507] macro 'NoStop' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:14]
WARNING: [VRFC 10-3507] macro 'ChipEnable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:25]
WARNING: [VRFC 10-3507] macro 'ChipDisable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:26]
WARNING: [VRFC 10-3507] macro 'EXE_ORI' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:35]
WARNING: [VRFC 10-3507] macro 'EXE_SLTIU' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:58]
WARNING: [VRFC 10-3507] macro 'EXE_SLTI_OP' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:157]
WARNING: [VRFC 10-3507] macro 'EXE_SLTIU_OP' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:158]
WARNING: [VRFC 10-3507] macro 'EXE_ADDI_OP' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:163]
WARNING: [VRFC 10-3507] macro 'EXE_ADDIU_OP' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:164]
WARNING: [VRFC 10-3507] macro 'EXE_RES_MOVE' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:234]
WARNING: [VRFC 10-3507] macro 'EXE_RES_ARITHMETIC' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:235]
WARNING: [VRFC 10-3507] macro 'EXE_RES_LOAD_STORE' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:238]
WARNING: [VRFC 10-3507] macro 'InstAddrBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:244]
WARNING: [VRFC 10-3507] macro 'InstBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:245]
WARNING: [VRFC 10-3507] macro 'InstMemNum' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:246]
WARNING: [VRFC 10-3507] macro 'InstMemNumLog2' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:247]
WARNING: [VRFC 10-3507] macro 'RegAddrBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:257]
WARNING: [VRFC 10-3507] macro 'RegBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:258]
WARNING: [VRFC 10-3507] macro 'RegWidth' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:259]
WARNING: [VRFC 10-3507] macro 'DoubleRegWidth' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:260]
WARNING: [VRFC 10-3507] macro 'DoubleRegBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:261]
WARNING: [VRFC 10-3507] macro 'RegNum' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:262]
WARNING: [VRFC 10-3507] macro 'RegNumLog2' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:263]
WARNING: [VRFC 10-3507] macro 'CP0_REG_COUNT' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:277]
WARNING: [VRFC 10-3507] macro 'CP0_REG_COMPARE' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:278]
WARNING: [VRFC 10-3507] macro 'CP0_REG_STATUS' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:279]
WARNING: [VRFC 10-3507] macro 'CP0_REG_CAUSE' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:280]
WARNING: [VRFC 10-3507] macro 'CP0_REG_EPC' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:281]
WARNING: [VRFC 10-3507] macro 'CP0_REG_PrId' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:282]
WARNING: [VRFC 10-3507] macro 'CP0_REG_CONFIG' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:283]
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/gpio/gpio_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/openmips_min_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/raminfr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module raminfr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/seg8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_debug_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_debug_if
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_regs
INFO: [VRFC 10-2458] undeclared symbol rf_overrun, assumed default net type wire [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_regs.v:400]
INFO: [VRFC 10-2458] undeclared symbol rf_push_pulse, assumed default net type wire [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_regs.v:400]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_rfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_sync_flops.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_sync_flops
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_tfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_master_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_master_if
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_msel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_msel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_pri_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_pri_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_pri_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_pri_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_rf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_slave_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_slave_if
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/wishbone_bus_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wishbone_bus_if
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sim_1/new/openmips_min_sopc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 902.734 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 902.734 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.sim/sim_1/behav/xsim'
"xelab -wto 4c9d15a03076431c966d8e493222eb77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4c9d15a03076431c966d8e493222eb77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'int_i' [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/openmips_min_sopc.v:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 17 for port 'wb_adr_i' [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/openmips_min_sopc.v:157]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 17 for port 'wb_adr_i' [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/openmips_min_sopc.v:192]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/LLbit_reg.v" Line 35. Module LLbit_reg doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seg8
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.wishbone_bus_if
Compiling module xil_defaultlib.openmips
Compiling module xil_defaultlib.gpio_top
Compiling module xil_defaultlib.wb_rom
Compiling module xil_defaultlib.uart_wb
Compiling module xil_defaultlib.raminfr
Compiling module xil_defaultlib.uart_tfifo
Compiling module xil_defaultlib.uart_transmitter
Compiling module xil_defaultlib.uart_sync_flops(width=1,init_val...
Compiling module xil_defaultlib.uart_rfifo(fifo_width=11)
Compiling module xil_defaultlib.uart_receiver
Compiling module xil_defaultlib.uart_regs
Compiling module xil_defaultlib.uart_debug_if
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.wb_ram
Compiling module xil_defaultlib.wb_conmax_master_if(sw=4)
Compiling module xil_defaultlib.wb_conmax_arb
Compiling module xil_defaultlib.wb_conmax_pri_dec(pri_sel=2'b10)
Compiling module xil_defaultlib.wb_conmax_pri_enc(pri_sel=2'b10)
Compiling module xil_defaultlib.wb_conmax_msel(pri_sel=2'b10)
Compiling module xil_defaultlib.wb_conmax_slave_if(sw=4)
Compiling module xil_defaultlib.wb_conmax_rf(sw=4)
Compiling module xil_defaultlib.wb_conmax_top_default
Compiling module xil_defaultlib.openmips_min_sopc
Compiling module xil_defaultlib.openmips_min_sopc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot openmips_min_sopc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
(openmips_min_sopc_tb.openmips_min_sopc0.uart_top0) UART INFO: Data bus width is 32. Debug Interface present.

(openmips_min_sopc_tb.openmips_min_sopc0.uart_top0) UART INFO: Doesn't have baudrate output

relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 902.734 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj openmips_min_sopc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/cp0_reg.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'RstEnable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:2]
WARNING: [VRFC 10-3507] macro 'RstDisable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:3]
WARNING: [VRFC 10-3507] macro 'ZeroWord' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:4]
WARNING: [VRFC 10-3507] macro 'WriteEnable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:5]
WARNING: [VRFC 10-3507] macro 'WriteDisable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:6]
WARNING: [VRFC 10-3507] macro 'ReadEnable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:7]
WARNING: [VRFC 10-3507] macro 'ReadDisable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:8]
WARNING: [VRFC 10-3507] macro 'AluOpBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:9]
WARNING: [VRFC 10-3507] macro 'AluSelBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:10]
WARNING: [VRFC 10-3507] macro 'InstValid' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:11]
WARNING: [VRFC 10-3507] macro 'InstInvalid' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:12]
WARNING: [VRFC 10-3507] macro 'ChipEnable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:15]
WARNING: [VRFC 10-3507] macro 'ChipDisable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:16]
WARNING: [VRFC 10-3507] macro 'Stop' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:18]
WARNING: [VRFC 10-3507] macro 'NoStop' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:19]
WARNING: [VRFC 10-3507] macro 'InstValid' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:24]
WARNING: [VRFC 10-3507] macro 'InstInvalid' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:25]
WARNING: [VRFC 10-3507] macro 'EXE_ORI' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:45]
WARNING: [VRFC 10-3507] macro 'EXE_SLTIU' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:76]
WARNING: [VRFC 10-3507] macro 'EXE_SLTI_OP' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:177]
WARNING: [VRFC 10-3507] macro 'EXE_SLTIU_OP' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:178]
WARNING: [VRFC 10-3507] macro 'EXE_ADDI_OP' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:183]
WARNING: [VRFC 10-3507] macro 'EXE_ADDIU_OP' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:184]
WARNING: [VRFC 10-3507] macro 'EXE_RES_MOVE' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:253]
WARNING: [VRFC 10-3507] macro 'EXE_RES_ARITHMETIC' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:254]
WARNING: [VRFC 10-3507] macro 'EXE_RES_LOAD_STORE' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:257]
WARNING: [VRFC 10-3507] macro 'InstAddrBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:264]
WARNING: [VRFC 10-3507] macro 'InstBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:265]
WARNING: [VRFC 10-3507] macro 'InstMemNum' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:266]
WARNING: [VRFC 10-3507] macro 'InstMemNumLog2' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:267]
WARNING: [VRFC 10-3507] macro 'RegAddrBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:277]
WARNING: [VRFC 10-3507] macro 'RegBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:278]
WARNING: [VRFC 10-3507] macro 'RegWidth' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:279]
WARNING: [VRFC 10-3507] macro 'DoubleRegWidth' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:280]
WARNING: [VRFC 10-3507] macro 'DoubleRegBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:281]
WARNING: [VRFC 10-3507] macro 'RegNum' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:282]
WARNING: [VRFC 10-3507] macro 'RegNumLog2' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:283]
WARNING: [VRFC 10-3507] macro 'CP0_REG_COUNT' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:298]
WARNING: [VRFC 10-3507] macro 'CP0_REG_COMPARE' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:299]
WARNING: [VRFC 10-3507] macro 'CP0_REG_STATUS' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:300]
WARNING: [VRFC 10-3507] macro 'CP0_REG_CAUSE' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:301]
WARNING: [VRFC 10-3507] macro 'CP0_REG_EPC' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:302]
WARNING: [VRFC 10-3507] macro 'CP0_REG_PrId' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:303]
WARNING: [VRFC 10-3507] macro 'CP0_REG_CONFIG' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:304]
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/gpio/gpio_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/mem.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'RstEnable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:2]
WARNING: [VRFC 10-3507] macro 'RstDisable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:3]
WARNING: [VRFC 10-3507] macro 'ZeroWord' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:4]
WARNING: [VRFC 10-3507] macro 'WriteEnable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:5]
WARNING: [VRFC 10-3507] macro 'WriteDisable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:6]
WARNING: [VRFC 10-3507] macro 'ReadEnable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:7]
WARNING: [VRFC 10-3507] macro 'ReadDisable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:8]
WARNING: [VRFC 10-3507] macro 'AluOpBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:9]
WARNING: [VRFC 10-3507] macro 'AluSelBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:10]
WARNING: [VRFC 10-3507] macro 'Stop' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:13]
WARNING: [VRFC 10-3507] macro 'NoStop' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:14]
WARNING: [VRFC 10-3507] macro 'ChipEnable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:25]
WARNING: [VRFC 10-3507] macro 'ChipDisable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:26]
WARNING: [VRFC 10-3507] macro 'EXE_ORI' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:35]
WARNING: [VRFC 10-3507] macro 'EXE_SLTIU' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:58]
WARNING: [VRFC 10-3507] macro 'EXE_SLTI_OP' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:157]
WARNING: [VRFC 10-3507] macro 'EXE_SLTIU_OP' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:158]
WARNING: [VRFC 10-3507] macro 'EXE_ADDI_OP' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:163]
WARNING: [VRFC 10-3507] macro 'EXE_ADDIU_OP' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:164]
WARNING: [VRFC 10-3507] macro 'EXE_RES_MOVE' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:234]
WARNING: [VRFC 10-3507] macro 'EXE_RES_ARITHMETIC' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:235]
WARNING: [VRFC 10-3507] macro 'EXE_RES_LOAD_STORE' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:238]
WARNING: [VRFC 10-3507] macro 'InstAddrBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:244]
WARNING: [VRFC 10-3507] macro 'InstBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:245]
WARNING: [VRFC 10-3507] macro 'InstMemNum' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:246]
WARNING: [VRFC 10-3507] macro 'InstMemNumLog2' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:247]
WARNING: [VRFC 10-3507] macro 'RegAddrBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:257]
WARNING: [VRFC 10-3507] macro 'RegBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:258]
WARNING: [VRFC 10-3507] macro 'RegWidth' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:259]
WARNING: [VRFC 10-3507] macro 'DoubleRegWidth' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:260]
WARNING: [VRFC 10-3507] macro 'DoubleRegBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:261]
WARNING: [VRFC 10-3507] macro 'RegNum' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:262]
WARNING: [VRFC 10-3507] macro 'RegNumLog2' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:263]
WARNING: [VRFC 10-3507] macro 'CP0_REG_COUNT' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:277]
WARNING: [VRFC 10-3507] macro 'CP0_REG_COMPARE' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:278]
WARNING: [VRFC 10-3507] macro 'CP0_REG_STATUS' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:279]
WARNING: [VRFC 10-3507] macro 'CP0_REG_CAUSE' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:280]
WARNING: [VRFC 10-3507] macro 'CP0_REG_EPC' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:281]
WARNING: [VRFC 10-3507] macro 'CP0_REG_PrId' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:282]
WARNING: [VRFC 10-3507] macro 'CP0_REG_CONFIG' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:283]
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/openmips_min_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/raminfr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module raminfr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/seg8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_debug_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_debug_if
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_regs
INFO: [VRFC 10-2458] undeclared symbol rf_overrun, assumed default net type wire [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_regs.v:400]
INFO: [VRFC 10-2458] undeclared symbol rf_push_pulse, assumed default net type wire [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_regs.v:400]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_rfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_sync_flops.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_sync_flops
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_tfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_master_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_master_if
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_msel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_msel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_pri_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_pri_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_pri_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_pri_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_rf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_slave_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_slave_if
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/wishbone_bus_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wishbone_bus_if
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sim_1/new/openmips_min_sopc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 909.801 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 909.801 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.sim/sim_1/behav/xsim'
"xelab -wto 4c9d15a03076431c966d8e493222eb77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4c9d15a03076431c966d8e493222eb77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'int_i' [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/openmips_min_sopc.v:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 17 for port 'wb_adr_i' [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/openmips_min_sopc.v:157]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 17 for port 'wb_adr_i' [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/openmips_min_sopc.v:192]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/LLbit_reg.v" Line 35. Module LLbit_reg doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seg8
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.wishbone_bus_if
Compiling module xil_defaultlib.openmips
Compiling module xil_defaultlib.gpio_top
Compiling module xil_defaultlib.wb_rom
Compiling module xil_defaultlib.uart_wb
Compiling module xil_defaultlib.raminfr
Compiling module xil_defaultlib.uart_tfifo
Compiling module xil_defaultlib.uart_transmitter
Compiling module xil_defaultlib.uart_sync_flops(width=1,init_val...
Compiling module xil_defaultlib.uart_rfifo(fifo_width=11)
Compiling module xil_defaultlib.uart_receiver
Compiling module xil_defaultlib.uart_regs
Compiling module xil_defaultlib.uart_debug_if
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.wb_ram
Compiling module xil_defaultlib.wb_conmax_master_if(sw=4)
Compiling module xil_defaultlib.wb_conmax_arb
Compiling module xil_defaultlib.wb_conmax_pri_dec(pri_sel=2'b10)
Compiling module xil_defaultlib.wb_conmax_pri_enc(pri_sel=2'b10)
Compiling module xil_defaultlib.wb_conmax_msel(pri_sel=2'b10)
Compiling module xil_defaultlib.wb_conmax_slave_if(sw=4)
Compiling module xil_defaultlib.wb_conmax_rf(sw=4)
Compiling module xil_defaultlib.wb_conmax_top_default
Compiling module xil_defaultlib.openmips_min_sopc
Compiling module xil_defaultlib.openmips_min_sopc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot openmips_min_sopc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
(openmips_min_sopc_tb.openmips_min_sopc0.uart_top0) UART INFO: Data bus width is 32. Debug Interface present.

(openmips_min_sopc_tb.openmips_min_sopc0.uart_top0) UART INFO: Doesn't have baudrate output

relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 909.801 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj openmips_min_sopc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/LLbit_reg.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'InstValid' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:24]
WARNING: [VRFC 10-3507] macro 'InstInvalid' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:25]
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/cp0_reg.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'InstValid' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:11]
WARNING: [VRFC 10-3507] macro 'InstInvalid' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:12]
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/gpio/gpio_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/openmips.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'RstEnable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:2]
WARNING: [VRFC 10-3507] macro 'RstDisable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:3]
WARNING: [VRFC 10-3507] macro 'ZeroWord' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:4]
WARNING: [VRFC 10-3507] macro 'WriteEnable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:5]
WARNING: [VRFC 10-3507] macro 'WriteDisable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:6]
WARNING: [VRFC 10-3507] macro 'ReadEnable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:7]
WARNING: [VRFC 10-3507] macro 'ReadDisable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:8]
WARNING: [VRFC 10-3507] macro 'AluOpBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:9]
WARNING: [VRFC 10-3507] macro 'AluSelBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:10]
WARNING: [VRFC 10-3507] macro 'Stop' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:13]
WARNING: [VRFC 10-3507] macro 'NoStop' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:14]
WARNING: [VRFC 10-3507] macro 'ChipEnable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:25]
WARNING: [VRFC 10-3507] macro 'ChipDisable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:26]
WARNING: [VRFC 10-3507] macro 'EXE_ORI' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:35]
WARNING: [VRFC 10-3507] macro 'EXE_SLTIU' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:58]
WARNING: [VRFC 10-3507] macro 'EXE_SLTI_OP' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:157]
WARNING: [VRFC 10-3507] macro 'EXE_SLTIU_OP' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:158]
WARNING: [VRFC 10-3507] macro 'EXE_ADDI_OP' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:163]
WARNING: [VRFC 10-3507] macro 'EXE_ADDIU_OP' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:164]
WARNING: [VRFC 10-3507] macro 'EXE_RES_MOVE' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:234]
WARNING: [VRFC 10-3507] macro 'EXE_RES_ARITHMETIC' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:235]
WARNING: [VRFC 10-3507] macro 'EXE_RES_LOAD_STORE' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:238]
WARNING: [VRFC 10-3507] macro 'InstAddrBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:244]
WARNING: [VRFC 10-3507] macro 'InstBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:245]
WARNING: [VRFC 10-3507] macro 'InstMemNum' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:246]
WARNING: [VRFC 10-3507] macro 'InstMemNumLog2' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:247]
WARNING: [VRFC 10-3507] macro 'RegAddrBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:257]
WARNING: [VRFC 10-3507] macro 'RegBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:258]
WARNING: [VRFC 10-3507] macro 'RegWidth' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:259]
WARNING: [VRFC 10-3507] macro 'DoubleRegWidth' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:260]
WARNING: [VRFC 10-3507] macro 'DoubleRegBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:261]
WARNING: [VRFC 10-3507] macro 'RegNum' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:262]
WARNING: [VRFC 10-3507] macro 'RegNumLog2' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:263]
WARNING: [VRFC 10-3507] macro 'CP0_REG_COUNT' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:277]
WARNING: [VRFC 10-3507] macro 'CP0_REG_COMPARE' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:278]
WARNING: [VRFC 10-3507] macro 'CP0_REG_STATUS' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:279]
WARNING: [VRFC 10-3507] macro 'CP0_REG_CAUSE' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:280]
WARNING: [VRFC 10-3507] macro 'CP0_REG_EPC' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:281]
WARNING: [VRFC 10-3507] macro 'CP0_REG_PrId' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:282]
WARNING: [VRFC 10-3507] macro 'CP0_REG_CONFIG' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:283]
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/openmips_min_sopc.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'RstEnable' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:2]
WARNING: [VRFC 10-3507] macro 'RstDisable' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:3]
WARNING: [VRFC 10-3507] macro 'ZeroWord' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:4]
WARNING: [VRFC 10-3507] macro 'WriteEnable' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:5]
WARNING: [VRFC 10-3507] macro 'WriteDisable' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:6]
WARNING: [VRFC 10-3507] macro 'ReadEnable' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:7]
WARNING: [VRFC 10-3507] macro 'ReadDisable' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:8]
WARNING: [VRFC 10-3507] macro 'AluOpBus' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:9]
WARNING: [VRFC 10-3507] macro 'AluSelBus' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:10]
WARNING: [VRFC 10-3507] macro 'ChipEnable' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:15]
WARNING: [VRFC 10-3507] macro 'ChipDisable' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:16]
WARNING: [VRFC 10-3507] macro 'Stop' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:18]
WARNING: [VRFC 10-3507] macro 'NoStop' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:19]
WARNING: [VRFC 10-3507] macro 'EXE_ORI' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:45]
WARNING: [VRFC 10-3507] macro 'EXE_SLTIU' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:76]
WARNING: [VRFC 10-3507] macro 'EXE_SLTI_OP' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:177]
WARNING: [VRFC 10-3507] macro 'EXE_SLTIU_OP' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:178]
WARNING: [VRFC 10-3507] macro 'EXE_ADDI_OP' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:183]
WARNING: [VRFC 10-3507] macro 'EXE_ADDIU_OP' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:184]
WARNING: [VRFC 10-3507] macro 'EXE_RES_MOVE' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:253]
WARNING: [VRFC 10-3507] macro 'EXE_RES_ARITHMETIC' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:254]
WARNING: [VRFC 10-3507] macro 'EXE_RES_LOAD_STORE' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:257]
WARNING: [VRFC 10-3507] macro 'InstAddrBus' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:264]
WARNING: [VRFC 10-3507] macro 'InstBus' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:265]
WARNING: [VRFC 10-3507] macro 'InstMemNum' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:266]
WARNING: [VRFC 10-3507] macro 'InstMemNumLog2' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:267]
WARNING: [VRFC 10-3507] macro 'RegAddrBus' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:277]
WARNING: [VRFC 10-3507] macro 'RegBus' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:278]
WARNING: [VRFC 10-3507] macro 'RegWidth' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:279]
WARNING: [VRFC 10-3507] macro 'DoubleRegWidth' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:280]
WARNING: [VRFC 10-3507] macro 'DoubleRegBus' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:281]
WARNING: [VRFC 10-3507] macro 'RegNum' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:282]
WARNING: [VRFC 10-3507] macro 'RegNumLog2' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:283]
WARNING: [VRFC 10-3507] macro 'CP0_REG_COUNT' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:298]
WARNING: [VRFC 10-3507] macro 'CP0_REG_COMPARE' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:299]
WARNING: [VRFC 10-3507] macro 'CP0_REG_STATUS' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:300]
WARNING: [VRFC 10-3507] macro 'CP0_REG_CAUSE' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:301]
WARNING: [VRFC 10-3507] macro 'CP0_REG_EPC' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:302]
WARNING: [VRFC 10-3507] macro 'CP0_REG_PrId' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:303]
WARNING: [VRFC 10-3507] macro 'CP0_REG_CONFIG' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS\OpenMIPS.vh:304]
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/raminfr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module raminfr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/seg8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_debug_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_debug_if
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_regs
INFO: [VRFC 10-2458] undeclared symbol rf_overrun, assumed default net type wire [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_regs.v:400]
INFO: [VRFC 10-2458] undeclared symbol rf_push_pulse, assumed default net type wire [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_regs.v:400]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_rfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_sync_flops.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_sync_flops
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_tfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_master_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_master_if
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_msel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_msel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_pri_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_pri_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_pri_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_pri_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_rf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_slave_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_slave_if
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/wishbone_bus_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wishbone_bus_if
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sim_1/new/openmips_min_sopc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 909.801 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 909.801 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.sim/sim_1/behav/xsim'
"xelab -wto 4c9d15a03076431c966d8e493222eb77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4c9d15a03076431c966d8e493222eb77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'int_i' [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/openmips_min_sopc.v:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 17 for port 'wb_adr_i' [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/openmips_min_sopc.v:157]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 17 for port 'wb_adr_i' [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/openmips_min_sopc.v:192]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seg8
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.wishbone_bus_if
Compiling module xil_defaultlib.openmips
Compiling module xil_defaultlib.gpio_top
Compiling module xil_defaultlib.wb_rom
Compiling module xil_defaultlib.uart_wb
Compiling module xil_defaultlib.raminfr
Compiling module xil_defaultlib.uart_tfifo
Compiling module xil_defaultlib.uart_transmitter
Compiling module xil_defaultlib.uart_sync_flops(width=1,init_val...
Compiling module xil_defaultlib.uart_rfifo(fifo_width=11)
Compiling module xil_defaultlib.uart_receiver
Compiling module xil_defaultlib.uart_regs
Compiling module xil_defaultlib.uart_debug_if
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.wb_ram
Compiling module xil_defaultlib.wb_conmax_master_if(sw=4)
Compiling module xil_defaultlib.wb_conmax_arb
Compiling module xil_defaultlib.wb_conmax_pri_dec(pri_sel=2'b10)
Compiling module xil_defaultlib.wb_conmax_pri_enc(pri_sel=2'b10)
Compiling module xil_defaultlib.wb_conmax_msel(pri_sel=2'b10)
Compiling module xil_defaultlib.wb_conmax_slave_if(sw=4)
Compiling module xil_defaultlib.wb_conmax_rf(sw=4)
Compiling module xil_defaultlib.wb_conmax_top_default
Compiling module xil_defaultlib.openmips_min_sopc
Compiling module xil_defaultlib.openmips_min_sopc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot openmips_min_sopc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
(openmips_min_sopc_tb.openmips_min_sopc0.uart_top0) UART INFO: Data bus width is 32. Debug Interface present.

(openmips_min_sopc_tb.openmips_min_sopc0.uart_top0) UART INFO: Doesn't have baudrate output

relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 909.801 ; gain = 0.000
update_compile_order -fileset sources_1
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj openmips_min_sopc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/LLbit_reg.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'InstValid' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:24]
WARNING: [VRFC 10-3507] macro 'InstInvalid' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:25]
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/cp0_reg.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'InstValid' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:11]
WARNING: [VRFC 10-3507] macro 'InstInvalid' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:12]
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/gpio/gpio_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-2458] undeclared symbol rom_addr_o, assumed default net type wire [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/openmips.v:238]
INFO: [VRFC 10-2458] undeclared symbol inst_i, assumed default net type wire [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/openmips.v:243]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/openmips_min_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/pc_reg.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'RstEnable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:2]
WARNING: [VRFC 10-3507] macro 'RstDisable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:3]
WARNING: [VRFC 10-3507] macro 'ZeroWord' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:4]
WARNING: [VRFC 10-3507] macro 'WriteEnable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:5]
WARNING: [VRFC 10-3507] macro 'WriteDisable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:6]
WARNING: [VRFC 10-3507] macro 'ReadEnable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:7]
WARNING: [VRFC 10-3507] macro 'ReadDisable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:8]
WARNING: [VRFC 10-3507] macro 'AluOpBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:9]
WARNING: [VRFC 10-3507] macro 'AluSelBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:10]
WARNING: [VRFC 10-3507] macro 'Stop' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:13]
WARNING: [VRFC 10-3507] macro 'NoStop' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:14]
WARNING: [VRFC 10-3507] macro 'ChipEnable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:25]
WARNING: [VRFC 10-3507] macro 'ChipDisable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:26]
WARNING: [VRFC 10-3507] macro 'EXE_ORI' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:35]
WARNING: [VRFC 10-3507] macro 'EXE_SLTIU' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:58]
WARNING: [VRFC 10-3507] macro 'EXE_SLTI_OP' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:157]
WARNING: [VRFC 10-3507] macro 'EXE_SLTIU_OP' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:158]
WARNING: [VRFC 10-3507] macro 'EXE_ADDI_OP' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:163]
WARNING: [VRFC 10-3507] macro 'EXE_ADDIU_OP' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:164]
WARNING: [VRFC 10-3507] macro 'EXE_RES_MOVE' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:234]
WARNING: [VRFC 10-3507] macro 'EXE_RES_ARITHMETIC' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:235]
WARNING: [VRFC 10-3507] macro 'EXE_RES_LOAD_STORE' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:238]
WARNING: [VRFC 10-3507] macro 'InstAddrBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:244]
WARNING: [VRFC 10-3507] macro 'InstBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:245]
WARNING: [VRFC 10-3507] macro 'InstMemNum' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:246]
WARNING: [VRFC 10-3507] macro 'InstMemNumLog2' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:247]
WARNING: [VRFC 10-3507] macro 'RegAddrBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:257]
WARNING: [VRFC 10-3507] macro 'RegBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:258]
WARNING: [VRFC 10-3507] macro 'RegWidth' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:259]
WARNING: [VRFC 10-3507] macro 'DoubleRegWidth' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:260]
WARNING: [VRFC 10-3507] macro 'DoubleRegBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:261]
WARNING: [VRFC 10-3507] macro 'RegNum' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:262]
WARNING: [VRFC 10-3507] macro 'RegNumLog2' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:263]
WARNING: [VRFC 10-3507] macro 'CP0_REG_COUNT' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:277]
WARNING: [VRFC 10-3507] macro 'CP0_REG_COMPARE' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:278]
WARNING: [VRFC 10-3507] macro 'CP0_REG_STATUS' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:279]
WARNING: [VRFC 10-3507] macro 'CP0_REG_CAUSE' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:280]
WARNING: [VRFC 10-3507] macro 'CP0_REG_EPC' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:281]
WARNING: [VRFC 10-3507] macro 'CP0_REG_PrId' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:282]
WARNING: [VRFC 10-3507] macro 'CP0_REG_CONFIG' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:283]
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/raminfr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module raminfr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/seg8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_debug_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_debug_if
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_regs
INFO: [VRFC 10-2458] undeclared symbol rf_overrun, assumed default net type wire [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_regs.v:400]
INFO: [VRFC 10-2458] undeclared symbol rf_push_pulse, assumed default net type wire [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_regs.v:400]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_rfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_sync_flops.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_sync_flops
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_tfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_master_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_master_if
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_msel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_msel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_pri_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_pri_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_pri_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_pri_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_rf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_slave_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_slave_if
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_ram.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'RstEnable' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:2]
WARNING: [VRFC 10-3507] macro 'RstDisable' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:3]
WARNING: [VRFC 10-3507] macro 'ZeroWord' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:4]
WARNING: [VRFC 10-3507] macro 'WriteEnable' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:5]
WARNING: [VRFC 10-3507] macro 'WriteDisable' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:6]
WARNING: [VRFC 10-3507] macro 'ReadEnable' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:7]
WARNING: [VRFC 10-3507] macro 'ReadDisable' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:8]
WARNING: [VRFC 10-3507] macro 'AluOpBus' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:9]
WARNING: [VRFC 10-3507] macro 'AluSelBus' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:10]
WARNING: [VRFC 10-3507] macro 'ChipEnable' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:15]
WARNING: [VRFC 10-3507] macro 'ChipDisable' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:16]
WARNING: [VRFC 10-3507] macro 'Stop' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:18]
WARNING: [VRFC 10-3507] macro 'NoStop' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:19]
WARNING: [VRFC 10-3507] macro 'EXE_ORI' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:45]
WARNING: [VRFC 10-3507] macro 'EXE_SLTIU' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:76]
WARNING: [VRFC 10-3507] macro 'EXE_SLTI_OP' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:177]
WARNING: [VRFC 10-3507] macro 'EXE_SLTIU_OP' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:178]
WARNING: [VRFC 10-3507] macro 'EXE_ADDI_OP' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:183]
WARNING: [VRFC 10-3507] macro 'EXE_ADDIU_OP' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:184]
WARNING: [VRFC 10-3507] macro 'EXE_RES_MOVE' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:253]
WARNING: [VRFC 10-3507] macro 'EXE_RES_ARITHMETIC' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:254]
WARNING: [VRFC 10-3507] macro 'EXE_RES_LOAD_STORE' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:257]
WARNING: [VRFC 10-3507] macro 'InstAddrBus' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:264]
WARNING: [VRFC 10-3507] macro 'InstBus' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:265]
WARNING: [VRFC 10-3507] macro 'InstMemNum' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:266]
WARNING: [VRFC 10-3507] macro 'InstMemNumLog2' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:267]
WARNING: [VRFC 10-3507] macro 'RegAddrBus' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:277]
WARNING: [VRFC 10-3507] macro 'RegBus' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:278]
WARNING: [VRFC 10-3507] macro 'RegWidth' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:279]
WARNING: [VRFC 10-3507] macro 'DoubleRegWidth' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:280]
WARNING: [VRFC 10-3507] macro 'DoubleRegBus' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:281]
WARNING: [VRFC 10-3507] macro 'RegNum' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:282]
WARNING: [VRFC 10-3507] macro 'RegNumLog2' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:283]
WARNING: [VRFC 10-3507] macro 'CP0_REG_COUNT' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:298]
WARNING: [VRFC 10-3507] macro 'CP0_REG_COMPARE' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:299]
WARNING: [VRFC 10-3507] macro 'CP0_REG_STATUS' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:300]
WARNING: [VRFC 10-3507] macro 'CP0_REG_CAUSE' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:301]
WARNING: [VRFC 10-3507] macro 'CP0_REG_EPC' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:302]
WARNING: [VRFC 10-3507] macro 'CP0_REG_PrId' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:303]
WARNING: [VRFC 10-3507] macro 'CP0_REG_CONFIG' redefined [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:304]
INFO: [VRFC 10-311] analyzing module wb_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/wishbone_bus_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wishbone_bus_if
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sim_1/new/openmips_min_sopc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 909.801 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 909.801 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.sim/sim_1/behav/xsim'
"xelab -wto 4c9d15a03076431c966d8e493222eb77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4c9d15a03076431c966d8e493222eb77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'int_i' [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/openmips_min_sopc.v:122]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'if_inst' [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/openmips.v:243]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 17 for port 'wb_adr_i' [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/openmips_min_sopc.v:157]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 17 for port 'wb_adr_i' [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/openmips_min_sopc.v:192]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'cpu_data_o' [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/openmips.v:666]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seg8
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.wishbone_bus_if
Compiling module xil_defaultlib.openmips
Compiling module xil_defaultlib.gpio_top
Compiling module xil_defaultlib.wb_rom
Compiling module xil_defaultlib.uart_wb
Compiling module xil_defaultlib.raminfr
Compiling module xil_defaultlib.uart_tfifo
Compiling module xil_defaultlib.uart_transmitter
Compiling module xil_defaultlib.uart_sync_flops(width=1,init_val...
Compiling module xil_defaultlib.uart_rfifo(fifo_width=11)
Compiling module xil_defaultlib.uart_receiver
Compiling module xil_defaultlib.uart_regs
Compiling module xil_defaultlib.uart_debug_if
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.wb_ram
Compiling module xil_defaultlib.wb_conmax_master_if(sw=4)
Compiling module xil_defaultlib.wb_conmax_arb
Compiling module xil_defaultlib.wb_conmax_pri_dec(pri_sel=2'b10)
Compiling module xil_defaultlib.wb_conmax_pri_enc(pri_sel=2'b10)
Compiling module xil_defaultlib.wb_conmax_msel(pri_sel=2'b10)
Compiling module xil_defaultlib.wb_conmax_slave_if(sw=4)
Compiling module xil_defaultlib.wb_conmax_rf(sw=4)
Compiling module xil_defaultlib.wb_conmax_top_default
Compiling module xil_defaultlib.openmips_min_sopc
Compiling module xil_defaultlib.openmips_min_sopc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot openmips_min_sopc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
(openmips_min_sopc_tb.openmips_min_sopc0.uart_top0) UART INFO: Data bus width is 32. Debug Interface present.

(openmips_min_sopc_tb.openmips_min_sopc0.uart_top0) UART INFO: Doesn't have baudrate output

relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 909.801 ; gain = 0.000
run 10 us
run 10 us
open_hw
close_hw
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj openmips_min_sopc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/LLbit_reg.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'InstValid' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:24]
WARNING: [VRFC 10-3507] macro 'InstInvalid' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:25]
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/cp0_reg.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'InstValid' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:11]
WARNING: [VRFC 10-3507] macro 'InstInvalid' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/OpenMIPS.vh:12]
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/gpio/gpio_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-2458] undeclared symbol rom_addr_o, assumed default net type wire [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/openmips.v:238]
INFO: [VRFC 10-2458] undeclared symbol inst_i, assumed default net type wire [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/openmips.v:243]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/openmips_min_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/raminfr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module raminfr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/seg8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_debug_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_debug_if
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_regs
INFO: [VRFC 10-2458] undeclared symbol rf_overrun, assumed default net type wire [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_regs.v:400]
INFO: [VRFC 10-2458] undeclared symbol rf_push_pulse, assumed default net type wire [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_regs.v:400]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_rfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_sync_flops.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_sync_flops
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_tfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/uart/uart_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_master_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_master_if
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_msel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_msel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_pri_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_pri_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_pri_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_pri_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_rf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_slave_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_slave_if
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_conmax_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/wb_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/wishbone_bus_if.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'RstEnable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:2]
WARNING: [VRFC 10-3507] macro 'RstDisable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:3]
WARNING: [VRFC 10-3507] macro 'ZeroWord' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:4]
WARNING: [VRFC 10-3507] macro 'WriteEnable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:5]
WARNING: [VRFC 10-3507] macro 'WriteDisable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:6]
WARNING: [VRFC 10-3507] macro 'ReadEnable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:7]
WARNING: [VRFC 10-3507] macro 'ReadDisable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:8]
WARNING: [VRFC 10-3507] macro 'AluOpBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:9]
WARNING: [VRFC 10-3507] macro 'AluSelBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:10]
WARNING: [VRFC 10-3507] macro 'Stop' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:13]
WARNING: [VRFC 10-3507] macro 'NoStop' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:14]
WARNING: [VRFC 10-3507] macro 'ChipEnable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:25]
WARNING: [VRFC 10-3507] macro 'ChipDisable' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:26]
WARNING: [VRFC 10-3507] macro 'EXE_ORI' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:35]
WARNING: [VRFC 10-3507] macro 'EXE_SLTIU' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:58]
WARNING: [VRFC 10-3507] macro 'EXE_SLTI_OP' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:157]
WARNING: [VRFC 10-3507] macro 'EXE_SLTIU_OP' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:158]
WARNING: [VRFC 10-3507] macro 'EXE_ADDI_OP' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:163]
WARNING: [VRFC 10-3507] macro 'EXE_ADDIU_OP' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:164]
WARNING: [VRFC 10-3507] macro 'EXE_RES_MOVE' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:234]
WARNING: [VRFC 10-3507] macro 'EXE_RES_ARITHMETIC' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:235]
WARNING: [VRFC 10-3507] macro 'EXE_RES_LOAD_STORE' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:238]
WARNING: [VRFC 10-3507] macro 'InstAddrBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:244]
WARNING: [VRFC 10-3507] macro 'InstBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:245]
WARNING: [VRFC 10-3507] macro 'InstMemNum' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:246]
WARNING: [VRFC 10-3507] macro 'InstMemNumLog2' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:247]
WARNING: [VRFC 10-3507] macro 'RegAddrBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:257]
WARNING: [VRFC 10-3507] macro 'RegBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:258]
WARNING: [VRFC 10-3507] macro 'RegWidth' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:259]
WARNING: [VRFC 10-3507] macro 'DoubleRegWidth' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:260]
WARNING: [VRFC 10-3507] macro 'DoubleRegBus' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:261]
WARNING: [VRFC 10-3507] macro 'RegNum' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:262]
WARNING: [VRFC 10-3507] macro 'RegNumLog2' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:263]
WARNING: [VRFC 10-3507] macro 'CP0_REG_COUNT' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:277]
WARNING: [VRFC 10-3507] macro 'CP0_REG_COMPARE' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:278]
WARNING: [VRFC 10-3507] macro 'CP0_REG_STATUS' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:279]
WARNING: [VRFC 10-3507] macro 'CP0_REG_CAUSE' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:280]
WARNING: [VRFC 10-3507] macro 'CP0_REG_EPC' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:281]
WARNING: [VRFC 10-3507] macro 'CP0_REG_PrId' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:282]
WARNING: [VRFC 10-3507] macro 'CP0_REG_CONFIG' redefined [../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/defines.v:283]
INFO: [VRFC 10-311] analyzing module wishbone_bus_if
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sim_1/new/openmips_min_sopc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 909.801 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 909.801 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.sim/sim_1/behav/xsim'
"xelab -wto 4c9d15a03076431c966d8e493222eb77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4c9d15a03076431c966d8e493222eb77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'int_i' [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/openmips_min_sopc.v:122]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'if_inst' [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/openmips.v:243]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 17 for port 'wb_adr_i' [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/openmips_min_sopc.v:157]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 17 for port 'wb_adr_i' [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/openmips_min_sopc.v:192]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'cpu_data_o' [D:/codehub/VIVADO/LOONGSON/OpenMIPS/OpenMIPS.srcs/sources_1/new/OpenMIPS/openmips.v:666]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seg8
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.wishbone_bus_if
Compiling module xil_defaultlib.openmips
Compiling module xil_defaultlib.gpio_top
Compiling module xil_defaultlib.wb_rom
Compiling module xil_defaultlib.uart_wb
Compiling module xil_defaultlib.raminfr
Compiling module xil_defaultlib.uart_tfifo
Compiling module xil_defaultlib.uart_transmitter
Compiling module xil_defaultlib.uart_sync_flops(width=1,init_val...
Compiling module xil_defaultlib.uart_rfifo(fifo_width=11)
Compiling module xil_defaultlib.uart_receiver
Compiling module xil_defaultlib.uart_regs
Compiling module xil_defaultlib.uart_debug_if
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.wb_ram
Compiling module xil_defaultlib.wb_conmax_master_if(sw=4)
Compiling module xil_defaultlib.wb_conmax_arb
Compiling module xil_defaultlib.wb_conmax_pri_dec(pri_sel=2'b10)
Compiling module xil_defaultlib.wb_conmax_pri_enc(pri_sel=2'b10)
Compiling module xil_defaultlib.wb_conmax_msel(pri_sel=2'b10)
Compiling module xil_defaultlib.wb_conmax_slave_if(sw=4)
Compiling module xil_defaultlib.wb_conmax_rf(sw=4)
Compiling module xil_defaultlib.wb_conmax_top_default
Compiling module xil_defaultlib.openmips_min_sopc
Compiling module xil_defaultlib.openmips_min_sopc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot openmips_min_sopc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
