
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version R-2020.09-SP3 for linux64 - Jan 13, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/ischo/.synopsys_dc_gui/preferences.tcl
Fri Nov 17 22:14:00 2023
#--------------------------------------------------------------------------------
# Author: Jinwook Jung
# Revised by Insu Cho
# Last Modification: 2023-07-27
#--------------------------------------------------------------------------------
set CURRENT_DIR [pwd]
/home/ischo/github/PGC-Resizing/101_DC/designs/tv80_snps32
#source -echo -verbose $ROOT_DIR/000_SETUP/dc_setup.tcl
source -echo -verbose $ROOT_DIR/scripts/dc_setup_snps32.tcl
#!/usr/bin/tclsh
#-----------------------------------------------------------------------------------------
# dc_setup.tcl 
# Description: DCRM setup for top-down flow / RM Version: H-2013.03 (April 15, 2013)
# Last Modified: 2016/05/26
# Author: Jinwook Jung
#-----------------------------------------------------------------------------------------
#source /home/sam28/sunwha/LOW_ASPECT/000_SETUP/common_setup.tcl
#source /home/sam28/sunwha/LOW_ASPECT/000_SETUP/dc_setup_filenames.tcl
#set curr_path  /home/sam28/ygjung/decap_insertion/dc/scripts
#source ${ROOT_DIR}/scripts/common_setup_14nm.tcl
source ${ROOT_DIR}/scripts/common_setup_snps32.tcl
RM-Info: Running script /home/ischo/github/PGC-Resizing/101_DC/scripts/common_setup_snps32.tcl

RM-Info: Completed script /home/ischo/github/PGC-Resizing/101_DC/scripts/common_setup_snps32.tcl

source ${ROOT_DIR}/scripts/dc_setup_filenames.tcl
Info: Running script /home/ischo/github/PGC-Resizing/101_DC/scripts/dc_setup_filenames.tcl

Info: Completed script /home/ischo/github/PGC-Resizing/101_DC/scripts/dc_setup_filenames.tcl

puts "Info: Running script [info script]\n"
Info: Running script /home/ischo/github/PGC-Resizing/101_DC/scripts/dc_setup_snps32.tcl

# /* Setup Variables */
if {$synopsys_program_name == "dc_shell"} {
	set DC_NUM_CORES 2
	set_host_options -max_cores $DC_NUM_CORES
	
	# Change alib_library_analysis_path to point to a central cache of analyzed libraries
	# to save runtime and disk space.  The following setting only reflects the
	# default value and should be changed to a central location for best results.
	#set_app_var alib_library_analysis_path "/home/sam28/sunwha/CTS_PWR/200_ICC/synopsys_env/.synopsys_cache/alib" 
	#set_app_var alib_library_analysis_path "/home/sam28/ygjung/decap_insertion/icc2/synopsys_env/.synopsys_cache/alib" 

	# Add any additional Design Compiler variables needed here
	#set_app_var ...
}
1
# Enter the list of source RTL files if reading from RTL
set RTL_SOURCE_FILES ${rm_rtl_src}
# the location of the output files.
set REPORTS_DIR [format %s%s $CURRENT_DIR "/reports"]
/home/ischo/github/PGC-Resizing/101_DC/designs/tv80_snps32/reports
set RESULTS_DIR [format %s%s $CURRENT_DIR "/results"]
/home/ischo/github/PGC-Resizing/101_DC/designs/tv80_snps32/results
file mkdir ${REPORTS_DIR}
file mkdir ${RESULTS_DIR}
# Search path and libraries
set_app_var search_path ". ${ADDITIONAL_SEARCH_PATH} $search_path"
.          /home/hot_data/DB/snps32/SAED32_EDK/lib/stdcell_rvt/db_nldm         /home/hot_data/DB/snps32/SAED32_EDK/lib/stdcell_hvt/db_nldm         /home/hot_data/DB/snps32/SAED32_EDK/lib/stdcell_lvt/db_nldm 	    /home/hot_data/DB/snps32/SAED32_EDK/lib/io_std/db_nldm  . /tools/synopsys/syn/R-2020.09-SP3/libraries/syn /tools/synopsys/syn/R-2020.09-SP3/dw/syn_ver /tools/synopsys/syn/R-2020.09-SP3/dw/sim_ver
set mw_reference_library ${MW_REFERENCE_LIB_DIRS}
Error: can't read "MW_REFERENCE_LIB_DIRS": no such variable
	Use error_info for more info. (CMD-013)
set mw_design_library ${DCRM_MW_LIBRARY_NAME}
tv80s_LIB
set mw_site_name_mapping { {CORE unit} {Core unit} {core unit} }
 {CORE unit} {Core unit} {core unit} 
# The remainder of the setup below should only be performed in Design Compiler
if {$synopsys_program_name == "dc_shell"}  {

	set_app_var target_library ${TARGET_LIBRARY_FILES}
	set_app_var synthetic_library "dw_foundation.sldb"
	#set_app_var link_library "* $target_library $ADDITIONAL_LINK_LIB_FILES $synthetic_library"
	set_app_var link_library "* $target_library $LINK_LIBRARY_FILES $synthetic_library"

	# Set min libraries if they exist
#	foreach {max_library min_library} $MIN_LIBRARY_FILES {
#		set_min_library $max_library -min_version $min_library
#	}
}
*  /home/hot_data/DB/snps32/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75v125c_i0p75v.db
/home/hot_data/DB/snps32/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p7v125c_i0p7v.db
/home/hot_data/DB/snps32/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_pg_ss0p75v125c.db
/home/hot_data/DB/snps32/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.db
/home/hot_data/DB/snps32/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75v125c_i0p75v.db  * /home/hot_data/DB/snps32/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75v125c_i0p75v.db
/home/hot_data/DB/snps32/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p7v125c_i0p7v.db
/home/hot_data/DB/snps32/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_pg_ss0p75v125c.db
/home/hot_data/DB/snps32/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.db
/home/hot_data/DB/snps32/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75v125c_i0p75v.db  dw_foundation.sldb
puts "Info: Completed script [info script]\n"
Info: Completed script /home/ischo/github/PGC-Resizing/101_DC/scripts/dc_setup_snps32.tcl

set hdlin_check_no_latch true
true
#--------------------------------------------------------------------------------
# Additional Variables
#--------------------------------------------------------------------------------
# default: recursive rtl read
if { ![info exists is_recursive_read] } { set is_recursive_read 1 }
1
# default: verilog hdl
if { ![info exists is_verilog] } { set is_verilog 1 }
1
if { $is_verilog } { set HDL_LANG verilog; } 	else { set HDL_LANG vhdl; }
verilog
#--------------------------------------------------------------------------------
# Do logic synthesis
#--------------------------------------------------------------------------------
# Synthesize rtl @ period = 100.0ns -- minimum effort
# the obtained critical path delay will be used as our baseline clock period
set CLOCK_PERIOD 0.0
0.0
#source ../scripts/dc_syn.tcl
source ${ROOT_DIR}/scripts/dc_syn.tcl
== ANALYZE autoread for top design 'tv80s' ==

Starting ANALYZE autoread mode...
Warning: Defining design library 'WORK' at directory '/home/ischo/github/PGC-Resizing/101_DC/designs/tv80_snps32/WORK_autoread'. (AUTOREAD-107)
Information: Adding '/home/wonjae/benchmarks/opencores/tv80'.  (AUTOREAD-100)
Warning: Adding missing directory to search_path - '/home/wonjae/benchmarks/opencores/tv80'. (AUTOREAD-105)
Information: Adding '/home/wonjae/benchmarks/opencores/tv80/tv80_core.v'.  (AUTOREAD-100)
Information: Adding '/home/wonjae/benchmarks/opencores/tv80/tv80_mcode.v'.  (AUTOREAD-100)
Information: Adding '/home/wonjae/benchmarks/opencores/tv80/tv80_reg.v'.  (AUTOREAD-100)
Information: Adding '/home/wonjae/benchmarks/opencores/tv80/tv80s.v'.  (AUTOREAD-100)
Information: Adding '/home/wonjae/benchmarks/opencores/tv80/tv80_alu.v'.  (AUTOREAD-100)
Information: Scanning file { tv80_core.v }. (AUTOREAD-303)
Information: Scanning file { tv80_mcode.v }. (AUTOREAD-303)
Information: Scanning file { tv80_reg.v }. (AUTOREAD-303)
Information: Scanning file { tv80s.v }. (AUTOREAD-303)
Information: Scanning file { tv80_alu.v }. (AUTOREAD-303)
Compiling source file /home/wonjae/benchmarks/opencores/tv80/tv80_mcode.v
Presto compilation completed successfully.
Compiling source file /home/wonjae/benchmarks/opencores/tv80/tv80_alu.v
Presto compilation completed successfully.
Compiling source file /home/wonjae/benchmarks/opencores/tv80/tv80_reg.v
Presto compilation completed successfully.
Compiling source file /home/wonjae/benchmarks/opencores/tv80/tv80_core.v
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:314: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:315: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:316: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:317: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:318: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:319: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:320: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:321: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:322: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:324: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:325: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:326: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:327: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:328: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:329: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:330: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:331: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:333: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:334: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:335: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:336: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:337: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:338: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:339: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:340: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:348: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:349: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:350: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:352: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:356: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:359: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:360: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:363: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:367: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:378: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:379: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:380: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:385: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:390: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:394: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:398: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:401: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:408: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:412: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:419: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:420: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:422: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:427: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:428: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:440: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:443: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:449: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:452: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:453: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:454: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:455: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:459: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:460: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:463: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:464: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:468: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:469: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:473: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:474: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:475: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:476: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:485: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:491: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:495: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:505: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:510: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:514: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:516: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:522: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:530: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:531: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:535: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:541: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:548: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:552: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:553: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:559: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:566: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:567: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:572: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:573: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:574: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:575: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:576: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:581: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:582: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:583: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:584: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:585: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:590: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:591: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:592: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:593: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:594: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:603: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:607: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:612: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:617: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:621: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:628: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:635: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:641: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:645: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:646: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:647: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:648: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:652: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:661: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:665: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:673: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:674: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:679: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:680: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:684: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:687: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:697: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:698: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:699: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:702: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:707: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:710: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:717: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:718: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:721: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:725: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:727: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:728: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:734: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:737: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:738: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:742: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:743: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:749: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:750: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:753: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:754: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:760: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:761: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:762: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:763: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:767: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:775: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:777: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:779: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:781: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:783: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:801: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:804: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:808: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:811: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:815: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:819: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:823: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:828: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:834: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:838: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:842: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:962: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:967: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:971: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:975: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:977: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:979: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:981: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:983: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:985: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:987: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:989: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:991: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:996: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1001: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1005: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1009: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1011: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1013: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1015: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1017: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1031: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1039: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1043: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1075: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1076: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1077: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1078: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1084: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1085: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1088: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1092: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1094: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1109: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1110: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1111: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1112: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1113: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1114: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1115: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1116: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1117: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1118: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1119: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1120: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1121: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1129: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1133: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1135: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1136: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1143: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1144: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1148: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1155: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1156: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1161: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1165: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1172: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1180: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1184: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1188: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1191: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1192: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1195: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1200: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1206: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1207: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1208: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1209: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1212: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1213: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1217: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1218: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1219: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1224: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1233: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1239: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Presto compilation completed successfully.
Compiling source file /home/wonjae/benchmarks/opencores/tv80/tv80s.v
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80s.v:102: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80s.v:103: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80s.v:104: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80s.v:105: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80s.v:106: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80s.v:110: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80s.v:111: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80s.v:112: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80s.v:113: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80s.v:118: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80s.v:119: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80s.v:120: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80s.v:123: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80s.v:129: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80s.v:130: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80s.v:131: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80s.v:137: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80s.v:138: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80s.v:139: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80s.v:146: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80s.v:147: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80s.v:148: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80s.v:155: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Presto compilation completed successfully.
Autoread command completed successfully.
Loading db file '/home/hot_data/DB/snps32/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75v125c_i0p75v.db'
Loading db file '/home/hot_data/DB/snps32/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p7v125c_i0p7v.db'
Loading db file '/home/hot_data/DB/snps32/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_pg_ss0p75v125c.db'
Loading db file '/home/hot_data/DB/snps32/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.db'
Loading db file '/home/hot_data/DB/snps32/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75v125c_i0p75v.db'
Loading db file '/tools/synopsys/syn/R-2020.09-SP3/libraries/syn/dw_foundation.sldb'
Loading db file '/tools/synopsys/syn/R-2020.09-SP3/libraries/syn/gtech.db'
Loading db file '/tools/synopsys/syn/R-2020.09-SP3/libraries/syn/standard.sldb'
  Loading link library 'saed32rvt_dlvl_ss0p75v125c_i0p75v'
  Loading link library 'saed32rvt_dlvl_ss0p7v125c_i0p7v'
  Loading link library 'saed32rvt_pg_ss0p75v125c'
  Loading link library 'saed32rvt_ss0p75v125c'
  Loading link library 'saed32rvt_ulvl_ss0p75v125c_i0p75v'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine tv80s line 98 in file
		'/home/wonjae/benchmarks/opencores/tv80/tv80s.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rd_n_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     iorq_n_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     mreq_n_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      wr_n_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     di_reg_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (tv80s)
Elaborated 1 design.
Current design is now 'tv80s'.
Information: Building the design 'tv80_core'. (HDL-193)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1254: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1272: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:1278: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 310 in file
	'/home/wonjae/benchmarks/opencores/tv80/tv80_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           480            |    auto/auto     |
|           670            |    auto/auto     |
|           773            |     no/auto      |
===============================================

Statistics for case statements in always block at line 869 in file
	'/home/wonjae/benchmarks/opencores/tv80/tv80_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           878            |     no/auto      |
|           897            |     no/auto      |
===============================================

Statistics for case statements in always block at line 956 in file
	'/home/wonjae/benchmarks/opencores/tv80/tv80_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           960            |    auto/auto     |
|           994            |    auto/auto     |
===============================================
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:215: Net iorq connected to instance i_mcode is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_core.v:215: Net stop connected to instance i_mcode is declared as reg data type but is not driven by an always block. (VER-1004)

Inferred memory devices in process
	in routine tv80_core line 310 in file
		'/home/wonjae/benchmarks/opencores/tv80/tv80_core.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       PC_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    ALU_Op_r_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|       Fp_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      Z16_r_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  Read_To_Reg_r_reg  | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|      ISet_reg       | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|        A_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       SP_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       Ap_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     XY_Ind_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        R_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     mcycles_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|       IR_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      BTR_r_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   PreserveC_r_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       ACC_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       do_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|    Arith16_r_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   Save_ALU_r_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    Alternate_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        I_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     TmpAddr_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    XY_State_reg     | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|     IStatus_reg     | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|        F_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine tv80_core line 796 in file
		'/home/wonjae/benchmarks/opencores/tv80/tv80_core.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   RegAddrA_r_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|     IncDecZ_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    RegAddrC_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    RegBusA_r_reg    | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|   RegAddrB_r_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine tv80_core line 956 in file
		'/home/wonjae/benchmarks/opencores/tv80/tv80_core.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      BusB_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      BusA_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine tv80_core line 1027 in file
		'/home/wonjae/benchmarks/opencores/tv80/tv80_core.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rfsh_n_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine tv80_core line 1070 in file
		'/home/wonjae/benchmarks/opencores/tv80/tv80_core.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      NMI_s_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    Oldnmi_n_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    BusReq_s_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      INT_s_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine tv80_core line 1105 in file
		'/home/wonjae/benchmarks/opencores/tv80/tv80_core.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    NMICycle_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     Halt_FF_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  Auto_Wait_t2_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    IntCycle_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      m1_n_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    IntE_FF2_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     mcycle_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|   Pre_XY_F_M_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|     BusAck_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     tstate_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|  Auto_Wait_t1_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    IntE_FF1_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     No_BTR_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (tv80_core)
Information: Building the design 'tv80_mcode' instantiated from design 'tv80_core' with
	the parameters "1,0,1,2,3,4,5,6,7". (HDL-193)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_mcode.v:167: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_mcode.v:386: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_mcode.v:461: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_mcode.v:548: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_mcode.v:599: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_mcode.v:757: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_mcode.v:798: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_mcode.v:1230: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_mcode.v:1473: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_mcode.v:1623: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_mcode.v:2698: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/wonjae/benchmarks/opencores/tv80/tv80_mcode.v:2729: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Statistics for case statements in always block at line 202 in file
	'/home/wonjae/benchmarks/opencores/tv80/tv80_mcode.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           264            |    auto/auto     |
|           274            |    auto/auto     |
|           296            |    auto/auto     |
|           311            |    auto/auto     |
|           327            |    auto/auto     |
|           344            |    auto/auto     |
|           362            |    auto/auto     |
|           375            |    auto/auto     |
|           405            |    auto/auto     |
|           429            |    auto/auto     |
|           447            |    auto/auto     |
|           484            |    auto/auto     |
|           511            |    auto/auto     |
|           568            |    auto/auto     |
|           621            |    auto/auto     |
|           661            |    auto/auto     |
|           706            |    auto/auto     |
|           835            |    auto/auto     |
|           907            |    auto/auto     |
|           958            |    auto/auto     |
|           994            |    auto/auto     |
|           1043           |    auto/auto     |
|           1075           |    auto/auto     |
|           1130           |    auto/auto     |
|           1138           |    auto/auto     |
|           1160           |    auto/auto     |
|           1211           |    auto/auto     |
|           1319           |    auto/auto     |
|           182            |    auto/auto     |
|           1345           |    auto/auto     |
|           1365           |    auto/auto     |
|           1392           |    auto/auto     |
|           1419           |    auto/auto     |
|           1447           |    auto/auto     |
|           1481           |    auto/auto     |
|           1514           |    auto/auto     |
|           1551           |    auto/auto     |
|           1597           |    auto/auto     |
|           1733           |    auto/auto     |
|           1767           |    auto/auto     |
|           1801           |    auto/auto     |
|           1825           |    auto/auto     |
|           1892           |    auto/auto     |
|           1928           |    auto/auto     |
|           1967           |    auto/auto     |
|           2002           |    auto/auto     |
|           2041           |    auto/auto     |
|           2072           |    auto/auto     |
|           2138           |    auto/auto     |
|           2191           |    auto/auto     |
|           2245           |    auto/auto     |
|           2297           |    auto/auto     |
|           2367           |    auto/auto     |
|           2375           |    auto/auto     |
|           2394           |    auto/auto     |
|           2413           |    auto/auto     |
|           2421           |    auto/auto     |
|           2440           |    auto/auto     |
|           2457           |    auto/auto     |
|           2489           |    auto/auto     |
|           2517           |    auto/auto     |
|           2543           |    auto/auto     |
|           2567           |    auto/auto     |
|           2592           |    auto/auto     |
|           2639           |    auto/auto     |
===============================================
Presto compilation completed successfully. (tv80_mcode_Mode1_Flag_C0_Flag_N1_Flag_P2_Flag_X3_Flag_H4_Flag_Y5_Flag_Z6_Flag_S7)
Information: Building the design 'tv80_alu' instantiated from design 'tv80_core' with
	the parameters "1,0,1,2,3,4,5,6,7". (HDL-193)

Statistics for case statements in always block at line 96 in file
	'/home/wonjae/benchmarks/opencores/tv80/tv80_alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            98            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 119 in file
	'/home/wonjae/benchmarks/opencores/tv80/tv80_alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           127            |    auto/auto     |
|           133            |    auto/auto     |
|           197            |    auto/auto     |
|           343            |    auto/auto     |
===============================================
Presto compilation completed successfully. (tv80_alu_Mode1_Flag_C0_Flag_N1_Flag_P2_Flag_X3_Flag_H4_Flag_Y5_Flag_Z6_Flag_S7)
Information: Building the design 'tv80_reg'. (HDL-193)

Inferred memory devices in process
	in routine tv80_reg line 47 in file
		'/home/wonjae/benchmarks/opencores/tv80/tv80_reg.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      RegsL_reg      | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|      RegsH_reg      | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|   tv80_reg/56    |   8    |   16    |      3       |
|   tv80_reg/58    |   8    |   16    |      3       |
|   tv80_reg/60    |   8    |   16    |      3       |
======================================================
Presto compilation completed successfully. (tv80_reg)
Current design is 'tv80s'.

Current clock gating style....
Sequential cell: latch
Minimum bank bitwidth: 24
Minimum bank bitwidth for enhanced clock gating: 48
Maximum fanout: 10000
Setup time for clock gate: 0.000000
Hold time for clock gate: 0.000000
Clock gating circuitry (positive edge): and
Clock gating circuitry (negative edge): or
 Note: inverter between clock gating circuitry 
       and (negative edge) register clock pin.
Control point insertion: before
Control signal for control point: scan_enable
Observation point insertion: false
Observation logic depth: 5
Maximum number of stages: 50
 
****************************************
check_design summary:
Version:     R-2020.09-SP3
Date:        Fri Nov 17 22:14:24 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      4
    Unconnected ports (LINT-28)                                     4

Cells                                                              11
    Cells do not drive (LINT-1)                                    10
    Connected to power or ground (LINT-32)                          1
--------------------------------------------------------------------------------

Information: Use the 'check_design' command for 
	 more information about warnings. (LINT-98)

Information: Changed wire load model for 'tv80_alu_Mode1_Flag_C0_Flag_N1_Flag_P2_Flag_X3_Flag_H4_Flag_Y5_Flag_Z6_Flag_S7' from '(none)' to 'ForQA'. (OPT-170)
Information: Updating graph... (UID-83)
Warning: Design 'tv80s' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
compile -gate_clock
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | R-2020.09-DWBB_202009.3 |     *     |
| Licensed DW Building Blocks        | R-2020.09-DWBB_202009.3 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 10 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: propagating constant for register i_tv80_core/No_BTR_reg
Information: propagating constant for register i_tv80_core/Auto_Wait_t1_reg
Information: propagating constant for register i_tv80_core/Auto_Wait_t2_reg
Information: propagating constant for register i_tv80_core/INT_s_reg
Information: propagating constant for register i_tv80_core/BusReq_s_reg
Information: propagating constant for register i_tv80_core/Oldnmi_n_reg
Information: propagating constant for register i_tv80_core/rfsh_n_reg

Warning: Operating condition dlvl_ss0p75v125c_i0p75v set on design tv80s has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32rvt_dlvl_ss0p7v125c_i0p7v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'SNPS_CLOCK_GATE_HIGH_tv80s_0'
Warning: No negative phase latch in library for Cell latch. The clock phase would be changed. (OPT-1231)
  Processing 'tv80s'
Information: Added key list 'DesignWare' to design 'tv80s'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'tv80s_DW01_sub_0'
  Mapping 'tv80s_DW_cmp_0'
  Processing 'tv80s_DW01_sub_1'
  Processing 'tv80s_DW01_add_0'
  Mapping 'tv80s_DW_cmp_1'
  Processing 'tv80s_DW01_add_1'
  Processing 'tv80s_DW01_add_2'
  Processing 'tv80s_DW01_add_3'
  Processing 'tv80s_DW01_add_4'
  Processing 'tv80s_DW01_inc_0_DW01_inc_3'
  Processing 'tv80s_DW01_inc_1_DW01_inc_4'
  Building model 'DW01_NAND2'
  Processing 'DW01_NAND2'
  Building model 'DW01_add_width5' (rpl)
  Processing 'DW01_add_width5'
  Building model 'DW01_add_width4' (rpl)
  Processing 'DW01_add_width4'
  Building model 'DW01_add_width2' (rpl)
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width2_DW01_add_5'
  Processing 'DW01_add_width4_DW01_add_6'
  Processing 'tv80s_DW01_add_5_DW01_add_7'
Information: Skipping clock gating on design tv80s_MUX_OP_8_3_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design tv80s_MUX_OP_16_4_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design tv80s_MUX_OP_8_3_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design tv80s_MUX_OP_8_3_16_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design tv80s_MUX_OP_8_3_16_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_tv80s_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_tv80s_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design tv80s_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design tv80s_DW_cmp_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design tv80s_DW01_sub_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design tv80s_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design tv80s_DW_cmp_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design tv80s_DW01_add_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design tv80s_DW01_add_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design tv80s_DW01_add_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design tv80s_DW01_add_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design tv80s_DW01_inc_0_DW01_inc_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design tv80s_DW01_inc_1_DW01_inc_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design tv80s_DW01_add_5_DW01_add_7, since there are no registers. (PWR-806)
Information: Performing clock-gating on design tv80s. (PWR-730)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)
  Mapping Optimization (Phase 16)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:55   11040.3      4.34    1321.0     278.1                          
    0:00:56   10939.1      4.42    1528.7     389.0                          
    0:00:56   10939.1      4.42    1528.7     389.0                          
    0:00:56   10939.6      4.39    1522.2     381.2                          
    0:00:56   10939.6      4.39    1522.2     381.2                          
    0:00:57   10155.3      4.71    1569.1     256.7                          
    0:00:57   10108.1      4.74    1582.0     257.0                          
    0:00:57   10105.5      4.58    1561.5     257.0                          
    0:00:57   10103.2      4.65    1570.9     257.0                          
    0:00:57   10103.2      4.65    1570.9     257.0                          
    0:00:57   10103.2      4.65    1570.9     257.0                          
    0:00:57   10103.2      4.65    1570.9     257.0                          
    0:00:57   10103.2      4.65    1570.9     257.0                          
    0:00:57   10103.2      4.65    1570.9     257.0                          
    0:00:57   10103.2      4.65    1570.9     257.0                          
    0:00:57   10103.2      4.65    1570.9     257.0                          
    0:00:57   10103.2      4.65    1570.9     257.0                          
    0:00:57   10103.2      4.65    1570.9     257.0                          
    0:00:57   10128.1      4.65    1564.6     216.2                          
    0:00:58   10134.0      4.65    1563.0     196.2                          
    0:00:58   10138.6      4.65    1560.2     176.9                          
    0:00:58   10143.6      4.65    1558.3     149.6                          
    0:00:58   10146.4      4.65    1558.3     124.0                          
    0:00:58   10148.2      4.65    1558.2     107.0                          
    0:00:58   10149.0      4.65    1558.2      98.5                          
    0:00:58   10149.0      4.65    1558.2      98.5                          
    0:00:58   10149.0      4.65    1558.2      98.5                          
    0:00:58   10149.0      4.65    1558.2      98.5                          
    0:00:58   10193.2      4.32    1490.7      69.2 i_tv80_core/i_reg/RegsH_reg[5][3]/D
    0:00:58   10199.6      4.30    1466.3      41.1                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:58   10199.6      4.30    1466.3      41.1                          
    0:00:58   10206.2      4.29    1462.4      40.9 i_tv80_core/i_reg/RegsH_reg[5][3]/D
    0:00:58   10214.8      4.28    1461.5      40.9 i_tv80_core/i_reg/RegsH_reg[5][3]/D
    0:00:59   10225.2      4.25    1447.3      23.8 i_tv80_core/i_reg/RegsH_reg[5][3]/D
    0:00:59   10232.1      4.24    1444.2      23.8 i_tv80_core/i_reg/RegsH_reg[5][3]/D
    0:00:59   10241.2      4.23    1442.8      23.8 i_tv80_core/i_reg/RegsH_reg[5][3]/D
    0:00:59   10242.3      4.23    1442.6      23.8 i_tv80_core/i_reg/RegsH_reg[5][3]/D
    0:00:59   10259.0      4.21    1434.5      23.8 i_tv80_core/i_reg/RegsH_reg[5][3]/D
    0:00:59   10298.4      4.18    1430.7      23.8 i_tv80_core/i_reg/RegsH_reg[5][3]/D
    0:00:59   10299.4      4.18    1430.5      23.7 i_tv80_core/i_reg/RegsL_reg[5][7]/D
    0:01:00   10319.5      4.14    1427.6      24.6 i_tv80_core/i_reg/RegsL_reg[2][6]/D
    0:01:00   10345.2      4.13    1426.1      24.6 i_tv80_core/IntE_FF1_reg/D
    0:01:00   10353.3      4.12    1424.9      24.6 i_tv80_core/i_reg/RegsL_reg[0][7]/D
    0:01:00   10360.4      4.10    1422.6      24.4 i_tv80_core/i_reg/RegsH_reg[2][7]/D
    0:01:00   10360.4      4.10    1422.1      24.4 i_tv80_core/i_reg/RegsH_reg[1][4]/D
    0:01:00   10395.5      4.07    1413.0      23.6 i_tv80_core/i_reg/RegsH_reg[3][7]/D
    0:01:00   10402.1      4.06    1410.8      23.6 i_tv80_core/i_reg/RegsH_reg[1][4]/D
    0:01:00   10412.5      4.06    1410.7      23.6 i_tv80_core/i_reg/RegsH_reg[5][3]/D
    0:01:01   10415.1      4.06    1410.6      23.6 i_tv80_core/i_reg/RegsH_reg[1][4]/D
    0:01:01   10416.9      4.05    1409.9      23.6 i_tv80_core/i_reg/RegsH_reg[1][4]/D
    0:01:01   10415.8      4.05    1405.6      23.6 i_tv80_core/i_reg/RegsH_reg[5][7]/D
    0:01:01   10414.6      4.04    1404.8      23.6 i_tv80_core/i_reg/RegsH_reg[1][4]/D
    0:01:01   10420.7      4.04    1403.7      23.6 i_tv80_core/i_reg/RegsH_reg[1][4]/D
    0:01:01   10415.8      4.03    1402.2      23.6 i_tv80_core/i_reg/RegsH_reg[2][5]/D
    0:01:01   10414.3      4.03    1402.0      23.6 i_tv80_core/i_reg/RegsH_reg[5][7]/D
    0:01:01   10413.6      4.02    1401.3      23.6 i_tv80_core/i_reg/RegsH_reg[2][5]/D
    0:01:01   10413.3      4.02    1398.8      18.6 i_tv80_core/i_reg/RegsH_reg[5][5]/D
    0:01:01   10414.6      4.02    1398.4      18.6 i_tv80_core/i_reg/RegsH_reg[2][5]/D
    0:01:02   10414.3      4.01    1397.3      18.6 i_tv80_core/i_reg/RegsH_reg[2][5]/D
    0:01:02   10415.6      4.01    1397.6      18.6 i_tv80_core/i_reg/RegsH_reg[2][5]/D
    0:01:02   10418.1      4.01    1397.3      18.6 i_tv80_core/i_reg/RegsH_reg[2][5]/D
    0:01:03   10418.9      4.01    1237.1      18.6 i_tv80_core/i_reg/RegsH_reg[2][5]/D
    0:01:03   10429.1      4.00    1235.4      18.1                          
    0:01:04   10339.8      4.00    1263.9      75.1                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:04   10339.8      4.00    1263.9      75.1                          
    0:01:04   10371.9      4.00    1258.6       0.1 i_tv80_core/i_reg/RegsH_reg[2][5]/D
    0:01:05   10375.7      4.00    1258.4       0.1 i_tv80_core/i_reg/RegsL_reg[5][6]/D
    0:01:05   10389.2      3.99    1258.3       0.1 i_tv80_core/i_reg/RegsL_reg[5][6]/D
    0:01:05   10397.8      3.99    1256.9       0.1 i_tv80_core/i_reg/RegsH_reg[3][4]/D
    0:01:05   10397.0      3.98    1256.9       0.1 i_tv80_core/i_reg/RegsH_reg[3][4]/D
    0:01:05   10395.8      3.98    1256.5       0.1 i_tv80_core/i_reg/RegsH_reg[3][7]/D
    0:01:05   10401.9      3.97    1253.4       0.1 i_tv80_core/i_reg/RegsL_reg[5][6]/D
    0:01:05   10406.9      3.97    1252.9       0.1 i_tv80_core/i_reg/RegsH_reg[3][1]/D
    0:01:05   10410.8      3.96    1252.5       0.1 i_tv80_core/i_reg/RegsH_reg[3][1]/D
    0:01:05   10410.8      3.96    1252.5       0.1 i_tv80_core/i_reg/RegsH_reg[3][1]/D
    0:01:05   10410.2      3.96    1252.4       0.1 i_tv80_core/i_reg/RegsH_reg[3][1]/D
    0:01:06   10412.0      3.96    1252.5       0.1 i_tv80_core/i_reg/RegsH_reg[0][2]/D
    0:01:06   10416.9      3.96    1252.5       0.0 net50635                 
    0:01:06   10418.6      3.95    1252.4       0.0 i_tv80_core/i_reg/RegsH_reg[1][2]/D
    0:01:06   10419.9      3.95    1252.0       0.0 i_tv80_core/i_reg/RegsH_reg[1][2]/D
    0:01:06   10423.5      3.95    1251.6       0.0 i_tv80_core/i_reg/RegsH_reg[1][2]/D
    0:01:07   10428.5      3.95    1251.6       0.0 i_tv80_core/i_reg/RegsH_reg[1][2]/D
    0:01:07   10430.6      3.95    1249.5       0.0 i_tv80_core/i_reg/RegsH_reg[1][2]/D
    0:01:07   10451.7      3.95    1249.7       0.0 i_tv80_core/i_reg/RegsH_reg[1][2]/D
    0:01:07   10442.5      3.95    1249.7       0.0                          
    0:01:07   10447.9      3.95    1247.7       0.0                          
    0:01:08   10466.7      3.95    1246.9       0.0                          
    0:01:08   10467.4      3.95    1246.4       0.0                          
    0:01:08   10465.9      3.94    1246.5       0.0                          
    0:01:08   10466.2      3.94    1245.4       0.0                          
    0:01:08   10479.6      3.94    1245.2       0.0                          
    0:01:08   10471.7      3.94    1245.2       0.0                          
    0:01:08   10473.5      3.94    1244.5       0.0                          
    0:01:08   10493.4      3.94    1240.5       0.0                          
    0:01:08   10492.3      3.94    1238.2       0.0                          
    0:01:09   10496.7      3.94    1236.7       0.0                          
    0:01:09   10505.8      3.94    1235.5       0.0                          
    0:01:09   10518.3      3.94    1234.3       0.0                          
    0:01:09   10520.8      3.94    1233.8       0.0                          
    0:01:09   10524.6      3.94    1233.1       0.0                          
    0:01:09   10531.0      3.94    1231.8       0.0                          
    0:01:09   10531.2      3.94    1231.2       0.0                          
    0:01:09   10538.1      3.94    1229.7       0.0                          
    0:01:09   10539.6      3.94    1229.5       0.0                          
    0:01:09   10566.3      3.94    1227.4       0.0                          
    0:01:09   10571.9      3.94    1227.3       0.0                          
    0:01:09   10571.6      3.94    1226.9       0.0                          
    0:01:09   10571.4      3.94    1226.7       0.0                          
    0:01:10   10597.8      3.94    1224.9       0.0                          
    0:01:10   10597.0      3.94    1224.6       0.0                          
    0:01:10   10599.3      3.94    1224.4       0.0                          
    0:01:10   10599.1      3.94    1222.8       0.0                          
    0:01:10   10603.4      3.94    1221.8       0.0                          
    0:01:10   10616.1      3.94    1217.7       0.0                          
    0:01:10   10617.1      3.94    1216.8       0.0                          
    0:01:10   10630.3      3.94    1216.5       0.0                          
    0:01:10   10646.6      3.94    1215.2       0.0                          
    0:01:10   10650.4      3.94    1214.8       0.0                          
    0:01:11   10649.4      3.94    1214.5       0.0                          
    0:01:11   10658.0      3.94    1214.0       0.0                          
    0:01:11   10661.3      3.94    1213.8       0.0                          
    0:01:11   10668.5      3.94    1213.3       0.0                          
    0:01:11   10695.1      3.94    1212.4       0.0                          
    0:01:11   10694.4      3.94    1212.0       0.0                          
    0:01:11   10702.8      3.94    1211.5       0.0                          
    0:01:11   10705.3      3.94    1211.4       0.0                          
    0:01:11   10708.9      3.94    1210.9       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:11   10708.9      3.94    1210.9       0.0                          
    0:01:11   10708.9      3.94    1210.9       0.0                          
    0:01:11   10614.1      3.95    1212.1       0.0                          
    0:01:12   10595.0      3.95    1212.4       0.0                          
    0:01:12   10588.7      3.95    1212.3       0.0                          
    0:01:12   10575.4      3.95    1212.4       0.0                          
    0:01:12   10573.9      3.95    1212.4       0.0                          
    0:01:12   10573.9      3.95    1212.4       0.0                          
    0:01:12   10573.9      3.95    1212.4       0.0                          
    0:01:12   10466.7      4.02    1229.5       0.0                          
    0:01:12   10414.8      4.02    1233.7       0.0                          
    0:01:12   10389.4      4.02    1234.7       0.0                          
    0:01:12   10389.4      4.02    1234.7       0.0                          
    0:01:12   10389.4      4.02    1234.7       0.0                          
    0:01:12   10389.4      4.02    1234.7       0.0                          
    0:01:12   10389.4      4.02    1234.7       0.0                          
    0:01:12   10389.4      4.02    1234.7       0.0                          
    0:01:12   10397.8      3.96    1225.4       0.0 i_tv80_core/i_reg/RegsH_reg[1][2]/D
    0:01:12   10399.1      3.95    1224.8       0.0 i_tv80_core/i_reg/RegsH_reg[1][2]/D
    0:01:12   10399.1      3.95    1224.8       0.0 i_tv80_core/i_reg/RegsH_reg[1][2]/D
    0:01:12   10399.3      3.95    1224.4       0.0 i_tv80_core/i_reg/RegsH_reg[5][5]/D
    0:01:13   10402.4      3.94    1224.4       0.0 i_tv80_core/i_reg/RegsH_reg[5][5]/D
    0:01:13   10402.4      3.94    1224.4       0.0 i_tv80_core/i_reg/RegsH_reg[1][2]/D
    0:01:13   10400.8      3.94    1224.3       0.0                          
    0:01:13   10381.5      3.94    1224.5       0.0                          
    0:01:13   10374.2      3.94    1224.5       0.0                          
    0:01:13   10367.8      3.94    1222.0       0.0                          
    0:01:13   10350.5      3.94    1222.0       0.0                          
    0:01:14   10323.6      3.94    1222.6       0.0                          
    0:01:14   10295.9      3.94    1222.8       0.0                          
    0:01:14   10282.9      3.94    1222.9       0.0                          
    0:01:15   10270.2      4.02    1238.4       0.0                          
    0:01:15   10270.2      4.02    1238.4       0.0                          
    0:01:15   10270.2      4.02    1238.4       0.0                          
    0:01:15   10270.2      4.02    1238.4       0.0                          
    0:01:15   10270.2      4.02    1238.4       0.0                          
    0:01:15   10270.2      4.02    1238.4       0.0                          
    0:01:15   10273.0      3.94    1228.0       0.0 i_tv80_core/i_reg/RegsH_reg[1][2]/D
    0:01:15   10279.4      3.93    1226.5       0.0                          
    0:01:15   10271.5      3.93    1226.4       0.0                          
    0:01:15   10266.7      3.93    1229.1       0.0                          
    0:01:16   10259.8      3.93    1229.1       0.0                          
    0:01:16   10260.3      3.93    1225.9       0.0                          
    0:01:16   10266.4      3.93    1225.5       0.0                          
    0:01:16   10266.4      3.93    1225.5       0.0                          
    0:01:16   10266.7      3.93    1224.9       0.0                          
    0:01:16   10266.7      3.93    1224.9       0.0                          
    0:01:16   10269.7      3.93    1222.0       0.0                          
    0:01:16   10275.8      3.93    1217.2       0.0                          
    0:01:16   10292.6      3.93    1216.4       0.0                          
    0:01:16   10297.9      3.93    1211.4       0.0                          
    0:01:16   10310.6      3.93    1210.3       0.0                          
    0:01:16   10315.5      3.93    1209.9       0.0                          
    0:01:17   10320.5      3.93    1208.6       0.0                          
    0:01:17   10320.5      3.93    1208.2       0.0                          
    0:01:17   10348.2      3.93    1207.4       0.0                          
    0:01:17   10350.0      3.93    1205.7       0.0                          
    0:01:17   10357.4      3.93    1205.4       0.0                          
    0:01:17   10359.7      3.93    1204.2       0.0                          
    0:01:17   10359.9      3.93    1203.4       0.0                          
    0:01:17   10360.4      3.93    1203.2       0.0                          
    0:01:17   10361.2      3.93    1203.1       0.0                          
    0:01:17   10361.2      3.93    1203.0       0.0                          
    0:01:17   10367.8      3.93    1202.5       0.0                          
    0:01:17   10372.1      3.93    1201.2       0.0                          
    0:01:17   10375.2      3.93    1201.1       0.0                          
    0:01:18   10375.9      3.93    1199.8       0.0                          
    0:01:18   10376.2      3.93    1199.5       0.0                          
    0:01:18   10412.0      3.93    1198.6       0.0                          
    0:01:18   10418.9      3.93    1198.2       0.0                          
    0:01:18   10420.7      3.93    1197.9       0.0                          
    0:01:18   10403.9      3.93    1197.9       0.0                          
    0:01:18   10405.2      3.93    1197.4       0.0                          
    0:01:18   10405.4      3.93    1197.2       0.0                          
    0:01:18   10409.2      3.93    1196.9       0.0                          
    0:01:18   10411.0      3.93    1196.8       0.0                          
    0:01:18   10410.5      3.93    1196.8       0.0                          
    0:01:18   10419.6      3.93    1196.8       0.0                          
    0:01:18   10426.0      3.93    1196.8       0.0                          
    0:01:18   10426.0      3.93    1196.7       0.0                          
    0:01:18   10430.6      3.93    1196.3       0.0                          
    0:01:18   10430.1      3.93    1195.9       0.0                          
    0:01:19   10430.1      3.93    1195.8       0.0                          
    0:01:19   10430.8      3.93    1195.8       0.0                          
    0:01:19   10430.3      3.93    1195.8       0.0                          
    0:01:19   10430.3      3.93    1195.6       0.0                          
Loading db file '/home/hot_data/DB/snps32/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75v125c_i0p75v.db'
Loading db file '/home/hot_data/DB/snps32/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p7v125c_i0p7v.db'
Loading db file '/home/hot_data/DB/snps32/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_pg_ss0p75v125c.db'
Loading db file '/home/hot_data/DB/snps32/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.db'
Loading db file '/home/hot_data/DB/snps32/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75v125c_i0p75v.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
compile -incremental_mapping
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 3 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition dlvl_ss0p75v125c_i0p75v set on design tv80s has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32rvt_dlvl_ss0p7v125c_i0p7v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
  Mapping 'tv80s_DW01_inc_0'
  Selecting implementations
  Building model 'DW01_NAND2'
  Building model 'DW01_inc_width7' (rpl)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01   10350.0      0.00       0.0       0.0                          
    0:00:01   10350.0      0.00       0.0       0.0                          
    0:00:01   10350.0      0.00       0.0       0.0                          
    0:00:01   10350.0      0.00       0.0       0.0                          
    0:00:01   10350.0      0.00       0.0       0.0                          
    0:00:01   10003.9      0.00       0.0       1.6                          
    0:00:01   10003.9      0.00       0.0       1.6                          
    0:00:01   10003.9      0.00       0.0       1.6                          
    0:00:01   10003.9      0.00       0.0       1.6                          
    0:00:01   10003.9      0.00       0.0       1.6                          
    0:00:01   10003.9      0.00       0.0       1.6                          
    0:00:01   10003.9      0.00       0.0       1.6                          
    0:00:01   10003.9      0.00       0.0       1.6                          
    0:00:01   10001.6      0.00       0.0       1.5 n468                     
    0:00:02    9998.3      0.00       0.0       1.4                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02    9998.3      0.00       0.0       1.4                          
    0:00:02    9998.3      0.00       0.0       1.4                          
    0:00:02    9995.5      0.00       0.0       7.5                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02    9995.5      0.00       0.0       7.5                          
    0:00:02    9996.0      0.00       0.0       1.4                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02    9996.0      0.00       0.0       1.4                          
    0:00:02    9996.0      0.00       0.0       1.4                          
    0:00:02    9951.0      0.00       0.0       1.6                          
    0:00:02    9943.1      0.00       0.0       1.6                          
    0:00:03    9939.3      0.00       0.0       1.6                          
    0:00:03    9936.8      0.00       0.0       1.8                          
    0:00:03    9936.8      0.00       0.0       1.8                          
    0:00:03    9936.8      0.00       0.0       1.8                          
    0:00:03    9935.8      0.00       0.0       1.7 n4148                    
    0:00:03    9931.9      0.00       0.0       1.4                          
    0:00:03    9910.9      0.00       0.0       1.4                          
Loading db file '/home/hot_data/DB/snps32/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75v125c_i0p75v.db'
Loading db file '/home/hot_data/DB/snps32/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p7v125c_i0p7v.db'
Loading db file '/home/hot_data/DB/snps32/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_pg_ss0p75v125c.db'
Loading db file '/home/hot_data/DB/snps32/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.db'
Loading db file '/home/hot_data/DB/snps32/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75v125c_i0p75v.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Writing verilog file '/home/ischo/github/PGC-Resizing/101_DC/designs/tv80_snps32/results/tv80s.mapped.v'.
Writing verilog file '/home/ischo/github/PGC-Resizing/101_DC/designs/tv80_snps32/results/tv80s.mapped.flat_bus.v'.
exit

Memory usage for this session 240 Mbytes.
Memory usage for this session including child processes 240 Mbytes.
CPU usage for this session 98 seconds ( 0.03 hours ).
Elapsed time for this session 270 seconds ( 0.08 hours ).

Thank you...
