`timescale 1ns / 1ps
//====================================================================================
//æ ¹æ®RV32IæŒ‡ä»¤é›†ï¼Œå®šä¹‰æ¯ä¸€ç§opcode
//====================================================================================
`define LUI   7'b0110111
`define AUIPC 7'b0010111
`define JAL   7'b1101111
`define JALR  7'b1100111
`define BCC   7'b1100011
`define LCC   7'b0000011
`define SCC   7'b0100011
`define MCC   7'b0010011
`define RCC   7'b0110011
`define SYS   7'b1110011

//====================================================================================
module myCPU (
  //AHBå…¨å±€ä¿¡å·
  input             HCLK,                //AHBæ—¶é’Ÿä¿¡å·
  input             HRESETn,             //AHBå¤ä½ï¼ˆä½æœ‰æ•ˆï¼?
  
  //AHBæŒ‡ä»¤æ¥å£
  input      [31:0] HRDATA_I,            // AHBè¯»æ•°æ®ï¼ˆæŒ‡ä»¤ï¼?
  input             HREADY_I,            // AHBä¼ è¾“å®Œæˆï¼ˆæŒ‡ä»¤ï¼‰
  input             HRESP_I,             // AHBå“åº”ï¼ˆæŒ‡ä»¤ï¼‰
  output     [31:0] HADDR_I,             // AHBåœ°å€ï¼ˆæŒ‡ä»¤ï¼‰
  output            HWRITE_I,            // AHBå†™ä½¿èƒ½ï¼ˆæŒ‡ä»¤ï¼Œåº”ä¸?0ï¼?
  output     [2:0]  HSIZE_I,             // AHBä¼ è¾“å¤§å°ï¼ˆæŒ‡ä»¤ï¼‰
  output     [2:0]  HBURST_I,            // AHBçªå‘ç±»å‹ï¼ˆæŒ‡ä»¤ï¼‰
  output     [1:0]  HTRANS_I,            // AHBä¼ è¾“ç±»å‹ï¼ˆæŒ‡ä»¤ï¼‰
  output            HMASTLOCK_I,         // AHBä¸»è®¾å¤‡é”å®šï¼ˆæŒ‡ä»¤ï¼?
  output     [31:0] HWDATA_I,            // AHBå†™æ•°æ®ï¼ˆæŒ‡ä»¤ï¼?
  output     [3:0]  HPROT_I,             // AHBä¿æŠ¤æ§åˆ¶ï¼ˆæŒ‡ä»¤ï¼‰
  
  //AHBæ•°æ®æ¥å£
  input      [31:0] HRDATA_D,            // AHBè¯»æ•°æ®ï¼ˆæ•°æ®ï¼?
  input             HREADY_D,            // AHBä¼ è¾“å®Œæˆï¼ˆæ•°æ®ï¼‰
  input             HRESP_D,             // AHBå“åº”ï¼ˆæ•°æ®ï¼‰
  output     [31:0] HADDR_D,             // AHBåœ°å€ï¼ˆæ•°æ®ï¼‰
  output     [31:0] HWDATA_D,            // AHBå†™æ•°æ®ï¼ˆæ•°æ®ï¼?
  output            HWRITE_D,            // AHBå†™ä½¿èƒ½ï¼ˆæ•°æ®ï¼?
  output     [2:0]  HSIZE_D,             // AHBä¼ è¾“å¤§å°ï¼ˆæ•°æ®ï¼‰
  output     [2:0]  HBURST_D,            // AHBçªå‘ç±»å‹ï¼ˆæ•°æ®ï¼‰
  output     [1:0]  HTRANS_D,            // AHBä¼ è¾“ç±»å‹ï¼ˆæ•°æ®ï¼‰
  output            HMASTLOCK_D,         // AHBä¸»è®¾å¤‡é”å®šï¼ˆæ•°æ®ï¼?
  output     [3:0]  HPROT_D,             // AHBä¿æŠ¤æ§åˆ¶ï¼ˆæ•°æ®ï¼‰
  // è°ƒè¯•è¾“å‡ºï¼šå¯¹å¤–å¯¼å‡ºå¯„å­˜å™¨ x31 çš? 32bit æ•°å?¼ï¼Œç”¨äºæ•°ç ç®¡æ˜¾ç¤?
  output     [31:0] REGS_X31,
  output     [31:0] PC
);

//====================================================================================
// 1. Fetché˜¶æ®µï¼šæŒ‡ä»¤é¢„å–ä¸PCç®¡ç†
//==================================================================================== 
//wire [31:0] PC;             //å½“å‰PCâ€”â?”fetché˜¶æ®µçš„pc
wire [31:0] PC_next;        //ä¸‹ä¸€æ¡PC
wire [31:0] IF_ID_pc;       //å­˜å…¥IF-IDæµæ°´çº¿çš„pcâ€”â?”decodeé˜¶æ®µçš„pc
wire [31:0] IF_ID_inst;     //å­˜å…¥IF-IDæµæ°´çº¿çš„æŒ‡ä»¤â€”â?”decodeé˜¶æ®µçš„æŒ‡ä»?
wire        branch_taken;   //è·³è½¬æ ‡è¯†
wire        Load_bubble;

fetch myfetch (
  .CLK             (HCLK),
  .RES             (HRESETn),
  .HRDATA_I        (HRDATA_I),
  .HREADY_I        (HREADY_I),
  .HRESP_I         (HRESP_I),
  .PC_next         (PC_next),
  .branch_taken    (branch_taken),
  .Load_bubble     (Load_bubble),

  .PC              (PC),
  .HADDR_I         (HADDR_I),
  .HWRITE_I        (HWRITE_I),
  .HSIZE_I         (HSIZE_I),
  .HBURST_I        (HBURST_I),
  .HTRANS_I        (HTRANS_I),
  .HMASTLOCK_I     (HMASTLOCK_I),
  .HWDATA_I        (HWDATA_I),
  .HPROT_I         (HPROT_I),
  .IF_ID_pc        (IF_ID_pc),
  .IF_ID_inst      (IF_ID_inst)
);

//====================================================================================
// 2. Decodeé˜¶æ®µï¼šå¯„å­˜å™¨è¯»å–ä¸æŒ‡ä»¤è¯‘ç ?
//====================================================================================
wire [31:0] ID_EX_pc;       //å­˜å…¥ID-EXæµæ°´çº¿çš„pcâ€”â?”decodeé˜¶æ®µçš„pc
wire [31:0] ID_EX_inst;     //å­˜å…¥ID-EXæµæ°´çº¿çš„æŒ‡ä»¤â€”â?”decodeé˜¶æ®µçš„æŒ‡ä»?
wire [31:0] ID_EX_rs1;      //å­˜å…¥ID-EXæµæ°´çº¿çš„rs1çš„å??
wire [31:0] ID_EX_rs2;      //å­˜å…¥ID-EXæµæ°´çº¿çš„rs2çš„å??
wire [ 4:0] ID_EX_rd;       //å­˜å…¥ID-EXæµæ°´çº¿çš„rdçš„åœ°å?
wire [31:0] ID_EX_imm;      //å­˜å…¥ID-EXæµæ°´çº¿çš„ç«‹å³æ•?
wire [31:0] ID_EX_alu;      //è¿”å›ID-EXæµæ°´çº¿çš„aluæ¨¡å—è®¡ç®—ç»“æœâ€”â?”æ•°æ®å‰æ¨éœ€è¦?
wire        ID_EX_is_jalr;  //å­˜å…¥ID-EXæµæ°´çº¿çš„JALRæ ‡å¿—
wire        ID_EX_is_jal;   //å­˜å…¥ID-EXæµæ°´çº¿çš„JALæ ‡å¿—
wire        ID_EX_is_sys;   //å­˜å…¥ID-EXæµæ°´çº¿çš„SYSæ ‡å¿—
wire        ID_EX_is_branch;//å­˜å…¥ID-EXæµæ°´çº¿çš„è·³è½¬æ ‡å¿—
wire [31:0] load_data;
wire        rs2_Flag;

reg  [31:0] REGS [31:0];    //cpuå†…éƒ¨çš„file register
integer i;
initial for (i = 0; i != 32; i = i + 1) REGS[i] = 0;//åˆå§‹åŒ?

reg  [31:0] rs1;
reg  [31:0] rs2;
always @(*) begin
  rs1 = REGS[IF_ID_inst[19:15]];
  rs2 = REGS[IF_ID_inst[24:20]];
end                             //å–å‡ºå½“å‰æŒ‡ä»¤å¯¹åº”çš„rs1å’Œrs2çš„åœ°å?

decode mydecode (
  .CLK            (HCLK),
  .IF_ID_pc       (IF_ID_pc),
  .IF_ID_inst     (IF_ID_inst),
  .rs1            (rs1),
  .rs2            (rs2),
  .ID_EX_alu      (ID_EX_alu),
  .EX_MEM_rd      (EX_MEM_rd),
  .EX_MEM_alu     (EX_MEM_alu),
  .EX_MEM_inst    (EX_MEM_inst),
  .MEM_WB_rd      (MEM_WB_rd),
  .branch_taken   (branch_taken),
  .load_data      (load_data),
  
  .ID_EX_pc       (ID_EX_pc),
  .ID_EX_inst     (ID_EX_inst),
  .ID_EX_rs1      (ID_EX_rs1),
  .ID_EX_rs2      (ID_EX_rs2),
  .ID_EX_rd       (ID_EX_rd),
  .ID_EX_imm      (ID_EX_imm),
  .ID_EX_is_jalr  (ID_EX_is_jalr),
  .ID_EX_is_jal   (ID_EX_is_jal),
  .ID_EX_is_sys   (ID_EX_is_sys),
  .ID_EX_is_branch(ID_EX_is_branch),
  .Load_bubble    (Load_bubble),
  .rs2_Flag       (rs2_Flag)
);

//====================================================================================
// 3. Executeé˜¶æ®µï¼šè¿ç®—ä¸è·³è½¬
//====================================================================================
wire [31:0] EX_MEM_pc;            //å­˜å…¥EX-MEMæµæ°´çº¿çš„pcâ€”â?”executeé˜¶æ®µçš„pc
wire [31:0] EX_MEM_inst;          //å­˜å…¥EX-MEMæµæ°´çº¿çš„æŒ‡ä»¤â€”â?”executeé˜¶æ®µçš„æŒ‡ä»?
wire [31:0] EX_MEM_alu;           //å­˜å…¥EX-MEMæµæ°´çº¿çš„aluæ¨¡å—è®¡ç®—ç»“æœ
wire [31:0] EX_MEM_rs2;           //å­˜å…¥EX-MEMæµæ°´çº¿çš„rs2çš„å??
wire [ 4:0] EX_MEM_rd;            //å­˜å…¥EX-MEMæµæ°´çº¿çš„rdçš„åœ°å?
wire        EX_MEM_is_load;       //å­˜å…¥EX-MEMæµæ°´çº¿çš„è¯»å–æ ‡å¿—
wire        EX_MEM_is_store;      //å­˜å…¥EX-MEMæµæ°´çº¿çš„å†™å…¥æ ‡å¿—
wire        EX_MEM_is_jalr;       //å­˜å…¥EX-MEMæµæ°´çº¿çš„JALRæ ‡å¿—
wire        EX_MEM_is_jal;        //å­˜å…¥EX-MEMæµæ°´çº¿çš„JALæ ‡å¿—
wire        EX_MEM_is_sys;        //å­˜å…¥EX-MEMæµæ°´çº¿çš„SYSæ ‡å¿—
wire [31:0] EX_MEM_csr_data;      //å­˜å…¥EX-MEMæµæ°´çº¿çš„ç³»ç»ŸæŒ‡ä»¤çš„å??
wire        branch_cond_taken;    //å­˜å…¥EX-MEMæµæ°´çº¿çš„bå‹æŒ‡ä»¤åˆ¤æ–­æˆåŠŸæ ‡å¿?
wire        forward_rs1_L_1;      //æ•°æ®å‰æ¨ä¿¡å·-ä¸è¯»å†™æœ‰å…³çš„æƒ…å†µ-ä¸?çº§æ ‡å¿?
wire        forward_rs1_L_2;      //æ•°æ®å‰æ¨ä¿¡å·-ä¸è¯»å†™æœ‰å…³çš„æƒ…å†µ-äºŒçº§æ ‡å¿—
wire [31:0] forward_rs1_L_1_datai;//æ•°æ®å‰æ¨ä¿¡å·-ä¸è¯»å†™æœ‰å…³çš„æƒ…å†µ-ä¸?çº§æ•°æ?
wire [31:0] forward_rs1_L_2_datai;//æ•°æ®å‰æ¨ä¿¡å·-ä¸è¯»å†™æœ‰å…³çš„æƒ…å†µ-äºŒçº§æ•°æ®

execute myexecute (
  .CLK                   (HCLK),
  .RES                   (HRESETn),
  .ID_EX_pc              (ID_EX_pc),
  .ID_EX_inst            (ID_EX_inst),
  .ID_EX_rs1             (ID_EX_rs1),
  .ID_EX_rs2             (ID_EX_rs2),
  .ID_EX_rd              (ID_EX_rd),
  .ID_EX_imm             (ID_EX_imm),
  .ID_EX_is_jal          (ID_EX_is_jal),
  .ID_EX_is_jalr         (ID_EX_is_jalr),
  .ID_EX_is_sys          (ID_EX_is_sys),
  .ID_EX_is_branch       (ID_EX_is_branch),
  .PC                    (PC),
  .HRDATA_D              (HRDATA_D),
  .MEM_WB_inst           (MEM_WB_inst),
  .Load_bubble           (Load_bubble),
  .load_data             (load_data),
  .rs2_Flag              (rs2_Flag),

  .ID_EX_alu             (ID_EX_alu),
  .EX_MEM_pc             (EX_MEM_pc),
  .EX_MEM_inst           (EX_MEM_inst),
  .EX_MEM_alu            (EX_MEM_alu),
  .EX_MEM_rs2            (EX_MEM_rs2),
  .EX_MEM_rd             (EX_MEM_rd),
  .EX_MEM_is_load        (EX_MEM_is_load),
  .EX_MEM_is_store       (EX_MEM_is_store),
  .EX_MEM_is_jalr        (EX_MEM_is_jalr),
  .EX_MEM_is_jal         (EX_MEM_is_jal),
  .EX_MEM_is_sys         (EX_MEM_is_sys),
  .EX_MEM_csr_data       (EX_MEM_csr_data),
  .PC_next               (PC_next),
  .branch_taken          (branch_taken),
  .branch_cond_taken     (branch_cond_taken),
  .forward_rs1_L_1       (forward_rs1_L_1),
  .forward_rs1_L_2       (forward_rs1_L_2),
  .forward_rs1_L_1_datai (forward_rs1_L_1_datai),
  .forward_rs1_L_2_datai (forward_rs1_L_2_datai)
);

//====================================================================================
// 4. Memoryé˜¶æ®µï¼šæ•°æ®è®¿é—?
//====================================================================================
wire [31:0] MEM_WB_pc;  //å­˜å…¥MEM-WBæµæ°´çº¿çš„pcâ€”â?”memoryé˜¶æ®µçš„pc
wire [31:0] MEM_WB_inst;//å­˜å…¥MEM-WBæµæ°´çº¿çš„æŒ‡ä»¤â€”â?”memoryé˜¶æ®µçš„æŒ‡ä»?
wire [31:0] MEM_WB_alu; //å­˜å…¥MEM-WBæµæ°´çº¿çš„aluæ¨¡å—è®¡ç®—ç»“æœ
wire [ 4:0] MEM_WB_rd;  //å­˜å…¥MEM-WBæµæ°´çº¿çš„rdçš„åœ°å?
wire [31:0] MEM_WB_data;//å­˜å…¥MEM-WBæµæ°´çº¿çš„å†™å›æ•°æ®

memory mymemory (
  .CLK                   (HCLK),
  .HRDATA_D              (HRDATA_D),
  .HREADY_D              (HREADY_D),
  .HRESP_D               (HRESP_D),
  .EX_MEM_pc             (EX_MEM_pc),
  .EX_MEM_inst           (EX_MEM_inst),
  .EX_MEM_alu            (EX_MEM_alu),
  .EX_MEM_rs2            (EX_MEM_rs2),
  .EX_MEM_rd             (EX_MEM_rd),
  .EX_MEM_is_load        (EX_MEM_is_load),
  .EX_MEM_is_store       (EX_MEM_is_store),
  .EX_MEM_is_sys         (EX_MEM_is_sys),
  .EX_MEM_csr_data       (EX_MEM_csr_data),
  .forward_rs1_L_1       (forward_rs1_L_1),
  .forward_rs1_L_2       (forward_rs1_L_2),
  .forward_rs1_L_1_datai (forward_rs1_L_1_datai),
  .forward_rs1_L_2_datai (forward_rs1_L_2_datai),

  .MEM_WB_pc             (MEM_WB_pc),
  .MEM_WB_inst           (MEM_WB_inst),
  .MEM_WB_alu            (MEM_WB_alu),
  .MEM_WB_rd             (MEM_WB_rd),
  .MEM_WB_data           (MEM_WB_data),
  .HADDR_D               (HADDR_D),
  .HWDATA_D              (HWDATA_D),
  .HWRITE_D              (HWRITE_D),
  .HSIZE_D               (HSIZE_D),
  .HBURST_D              (HBURST_D),
  .HTRANS_D              (HTRANS_D),
  .HMASTLOCK_D           (HMASTLOCK_D),
  .HPROT_D               (HPROT_D),
  .load_data             (load_data)
);

//====================================================================================
// 5. Writebacké˜¶æ®µï¼šå¯„å­˜å™¨å†™å›
//====================================================================================
wire [31:0] REGS_MEM_WB_rd;

writeback mywriteback (
  .CLK           (HCLK),
  .RES           (HRESETn),
  .MEM_WB_pc     (MEM_WB_pc),
  .MEM_WB_inst   (MEM_WB_inst),
  .MEM_WB_alu    (MEM_WB_alu),
  .MEM_WB_rd     (MEM_WB_rd),
  .MEM_WB_data   (MEM_WB_data),

  .REGS_MEM_WB_rd(REGS_MEM_WB_rd)
);

// å°†æ–‡ä»¶å¯„å­˜å™¨æ•°ç»„ä¸­çš„ x31 å€¼ç›´æ¥å¯¼å‡?
assign REGS_X31 = REGS[31];

//æ ¹æ®æŒ‡ä»¤å†™å›file register
always @(negedge HCLK) begin
  if (HRESETn && MEM_WB_rd != 0) begin
    case (MEM_WB_inst[6:0])
      `LUI:   REGS[MEM_WB_rd] = REGS_MEM_WB_rd;
      `AUIPC: REGS[MEM_WB_rd] = REGS_MEM_WB_rd;
      `JAL:   REGS[MEM_WB_rd] = REGS_MEM_WB_rd;
      `JALR:  REGS[MEM_WB_rd] = REGS_MEM_WB_rd;
      `LCC:   REGS[MEM_WB_rd] = REGS_MEM_WB_rd;
      `RCC:   REGS[MEM_WB_rd] = REGS_MEM_WB_rd;
      `MCC:   REGS[MEM_WB_rd] = REGS_MEM_WB_rd;
    endcase
  end
end
endmodule