<profile>

<section name = "Vitis HLS Report for 'window_avg'" level="0">
<item name = "Date">Wed Jun  5 16:49:51 2024
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)</item>
<item name = "Project">m41</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu11p-flga2577-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 4.372 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1228804, 1228804, 12.288 ms, 12.288 ms, 1228805, 1228805, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- COMP">1228802, 1228802, 2, 1, 1, 1228801, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 197, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, -, 43, 42, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 67, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9216, 2592000, 1296000, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 43, 42, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln43_fu_112_p2">+, 0, 0, 28, 21, 1</column>
<column name="add_ln51_fu_222_p2">+, 0, 0, 28, 21, 2</column>
<column name="ret_V_1_fu_205_p2">+, 0, 0, 18, 10, 10</column>
<column name="ret_V_fu_195_p2">+, 0, 0, 18, 10, 10</column>
<column name="ap_condition_156">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln11_fu_153_p2">icmp, 0, 0, 15, 21, 1</column>
<column name="icmp_ln13_fu_166_p2">icmp, 0, 0, 15, 21, 21</column>
<column name="icmp_ln43_fu_106_p2">icmp, 0, 0, 15, 21, 21</column>
<column name="icmp_ln45_fu_140_p2">icmp, 0, 0, 15, 21, 21</column>
<column name="icmp_ln50_fu_123_p2">icmp, 0, 0, 15, 21, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="lhs_fu_158_p3">select, 0, 0, 8, 1, 8</column>
<column name="rhs_1_fu_171_p3">select, 0, 0, 8, 1, 8</column>
<column name="shift_reg_regs_V_fu_145_p3">select, 0, 0, 8, 1, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 21, 42</column>
<column name="i_fu_64">9, 2, 21, 42</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_rst_n_inv">1, 0, 1, 0</column>
<column name="ap_rst_reg_1">1, 0, 1, 0</column>
<column name="ap_rst_reg_2">1, 0, 1, 0</column>
<column name="i_1_reg_261">21, 0, 21, 0</column>
<column name="i_fu_64">21, 0, 21, 0</column>
<column name="icmp_ln43_reg_269">1, 0, 1, 0</column>
<column name="icmp_ln50_reg_278">1, 0, 1, 0</column>
<column name="r_V_1_fu_68">8, 0, 8, 0</column>
<column name="shift_reg_regs_V_1_fu_60">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_local_block">out, 1, ap_ctrl_chain, window_avg, return value</column>
<column name="ap_clk">in, 1, ap_ctrl_chain, window_avg, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_chain, window_avg, return value</column>
<column name="interrupt">out, 1, ap_ctrl_chain, window_avg, return value</column>
<column name="din_Addr_A">out, 32, bram, din, array</column>
<column name="din_EN_A">out, 1, bram, din, array</column>
<column name="din_WEN_A">out, 1, bram, din, array</column>
<column name="din_Din_A">out, 8, bram, din, array</column>
<column name="din_Dout_A">in, 8, bram, din, array</column>
<column name="din_Clk_A">out, 1, bram, din, array</column>
<column name="din_Rst_A">out, 1, bram, din, array</column>
<column name="dout_Addr_A">out, 32, bram, dout, array</column>
<column name="dout_EN_A">out, 1, bram, dout, array</column>
<column name="dout_WEN_A">out, 1, bram, dout, array</column>
<column name="dout_Din_A">out, 8, bram, dout, array</column>
<column name="dout_Dout_A">in, 8, bram, dout, array</column>
<column name="dout_Clk_A">out, 1, bram, dout, array</column>
<column name="dout_Rst_A">out, 1, bram, dout, array</column>
</table>
</item>
</section>
</profile>
