#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001c1c4cc2cb0 .scope module, "control_unit" "control_unit" 2 118;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 4 "id_alu_op";
    .port_info 2 /OUTPUT 3 "id_shifter_imm";
    .port_info 3 /OUTPUT 1 "id_rf_enable";
    .port_info 4 /OUTPUT 1 "id_load_inst";
    .port_info 5 /OUTPUT 1 "id_mem_ins_enable";
    .port_info 6 /OUTPUT 1 "id_mem_write";
    .port_info 7 /OUTPUT 2 "size";
    .port_info 8 /OUTPUT 10 "id_full_cond";
    .port_info 9 /OUTPUT 1 "ex_jalr_sig";
    .port_info 10 /OUTPUT 1 "id_auipc_s";
    .port_info 11 /OUTPUT 1 "id_jal_sig";
v000001c1c4c83380_0 .var "ex_jalr_sig", 0 0;
v000001c1c4cc2f10_0 .var "id_alu_op", 3 0;
v000001c1c4c6e970_0 .var "id_auipc_s", 0 0;
v000001c1c4c6ea10_0 .var "id_full_cond", 9 0;
v000001c1c4cb8fd0_0 .var "id_jal_sig", 0 0;
v000001c1c4cb9070_0 .var "id_load_inst", 0 0;
v000001c1c4cb9110_0 .var "id_mem_ins_enable", 0 0;
v000001c1c4cb91b0_0 .var "id_mem_write", 0 0;
v000001c1c4cb9250_0 .var "id_rf_enable", 0 0;
v000001c1c4cb92f0_0 .var "id_shifter_imm", 2 0;
o000001c1c4ccb158 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001c1c4cb9390_0 .net "instruction", 31 0, o000001c1c4ccb158;  0 drivers
v000001c1c4d1f110_0 .var "size", 1 0;
E_000001c1c4cac910 .event anyedge, v000001c1c4cb9390_0;
S_000001c1c4c6e650 .scope module, "pipeline_reg" "pipeline_reg" 2 103;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_000001c1c4cad450 .param/l "N" 0 2 104, +C4<00000000000000000000000000100000>;
o000001c1c4ccb3f8 .functor BUFZ 1, C4<z>; HiZ drive
v000001c1c4d1f7f0_0 .net "clk", 0 0, o000001c1c4ccb3f8;  0 drivers
o000001c1c4ccb428 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001c1c4d1f9d0_0 .net "in", 31 0, o000001c1c4ccb428;  0 drivers
v000001c1c4d1ff70_0 .var "out", 31 0;
o000001c1c4ccb488 .functor BUFZ 1, C4<z>; HiZ drive
v000001c1c4d1f890_0 .net "rst", 0 0, o000001c1c4ccb488;  0 drivers
E_000001c1c4cad3d0 .event posedge, v000001c1c4d1f7f0_0;
S_000001c1c4c6e7e0 .scope module, "testbench" "testbench" 3 3;
 .timescale 0 0;
L_000001c1c4d20038 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001c1c4d1fd90_0 .net/2u *"_ivl_0", 31 0, L_000001c1c4d20038;  1 drivers
v000001c1c4d1fa70_0 .var "clk", 0 0;
v000001c1c4d1fed0_0 .var "en", 0 0;
v000001c1c4d1f070_0 .net "instruction", 31 0, v000001c1c4d1fcf0_0;  1 drivers
v000001c1c4d1f570_0 .net "pc_out", 31 0, v000001c1c4d1fc50_0;  1 drivers
v000001c1c4d1f750_0 .var "rst", 0 0;
L_000001c1c4d1fbb0 .arith/sum 32, v000001c1c4d1fc50_0, L_000001c1c4d20038;
L_000001c1c4d1f1b0 .part v000001c1c4d1fc50_0, 0, 9;
S_000001c1c4c82d20 .scope module, "imem" "instruction_memory" 3 21, 2 81 0, S_000001c1c4c6e7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "address";
    .port_info 1 /OUTPUT 32 "instruction";
v000001c1c4d1fe30_0 .net "address", 8 0, L_000001c1c4d1f1b0;  1 drivers
v000001c1c4d1fcf0_0 .var "instruction", 31 0;
v000001c1c4d1f4d0 .array "mem", 0 511, 7 0;
E_000001c1c4cace90 .event anyedge, v000001c1c4d1fe30_0;
S_000001c1c4c82eb0 .scope module, "pc" "pc_reg" 3 12, 2 64 0, S_000001c1c4c6e7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
v000001c1c4d1fb10_0 .net "clk", 0 0, v000001c1c4d1fa70_0;  1 drivers
v000001c1c4d1f6b0_0 .net "en", 0 0, v000001c1c4d1fed0_0;  1 drivers
v000001c1c4d1f930_0 .net "in", 31 0, L_000001c1c4d1fbb0;  1 drivers
v000001c1c4d1fc50_0 .var "out", 31 0;
v000001c1c4d1f610_0 .net "rst", 0 0, v000001c1c4d1f750_0;  1 drivers
E_000001c1c4caced0 .event posedge, v000001c1c4d1fb10_0;
    .scope S_000001c1c4cc2cb0;
T_0 ;
    %wait E_000001c1c4cac910;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c1c4cc2f10_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001c1c4cb92f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1c4cb9250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1c4cb9070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1c4cb9110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1c4cb91b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001c1c4d1f110_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001c1c4c6ea10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1c4c83380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1c4c6e970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1c4cb8fd0_0, 0;
    %load/vec4 v000001c1c4cb9390_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v000001c1c4cb9390_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %jmp T_0.10;
T_0.2 ;
    %load/vec4 v000001c1c4cb9390_0;
    %parti/s 7, 25, 6;
    %cmpi/e 32, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_0.13, 4;
    %load/vec4 v000001c1c4cb9390_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.11, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c1c4cc2f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c1c4cb9250_0, 0;
T_0.11 ;
    %jmp T_0.10;
T_0.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c1c4cc2f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c1c4cb9250_0, 0;
    %jmp T_0.10;
T_0.4 ;
    %jmp T_0.10;
T_0.5 ;
    %load/vec4 v000001c1c4cb9390_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000001c1c4cb9390_0;
    %parti/s 3, 12, 5;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001c1c4c6ea10_0, 0;
    %jmp T_0.10;
T_0.6 ;
    %jmp T_0.10;
T_0.7 ;
    %jmp T_0.10;
T_0.8 ;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001c1c4c6e650;
T_1 ;
    %wait E_000001c1c4cad3d0;
    %load/vec4 v000001c1c4d1f890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1c4d1ff70_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001c1c4d1f9d0_0;
    %assign/vec4 v000001c1c4d1ff70_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001c1c4c82eb0;
T_2 ;
    %wait E_000001c1c4caced0;
    %load/vec4 v000001c1c4d1f610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1c4d1fc50_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001c1c4d1f6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001c1c4d1f930_0;
    %assign/vec4 v000001c1c4d1fc50_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001c1c4c82d20;
T_3 ;
    %vpi_call 2 91 "$readmemb", "test-code.txt", v000001c1c4d1f4d0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001c1c4c82d20;
T_4 ;
    %wait E_000001c1c4cace90;
    %load/vec4 v000001c1c4d1fe30_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001c1c4d1f4d0, 4;
    %load/vec4 v000001c1c4d1fe30_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001c1c4d1f4d0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c1c4d1fe30_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001c1c4d1f4d0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c1c4d1fe30_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v000001c1c4d1f4d0, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001c1c4d1fcf0_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001c1c4c6e7e0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1c4d1fa70_0, 0, 1;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v000001c1c4d1fa70_0;
    %inv;
    %store/vec4 v000001c1c4d1fa70_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_000001c1c4c6e7e0;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c1c4d1f750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1c4d1fed0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1c4d1f750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c1c4d1fed0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c1c4d1f750_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1c4d1f750_0, 0, 1;
    %delay 100, 0;
    %vpi_call 3 48 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_000001c1c4c6e7e0;
T_7 ;
    %vpi_call 3 53 "$monitor", "Time=%g, Reset=%b, Enable=%b, PC=%b, Instruction=%b", $time, v000001c1c4d1f750_0, v000001c1c4d1fed0_0, v000001c1c4d1f570_0, v000001c1c4d1f070_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_000001c1c4c6e7e0;
T_8 ;
    %vpi_call 3 60 "$readmemb", "C:/Users/jay20/Documents/RISCV_Architecture-/test-code.txt", v000001c1c4d1f4d0 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./PF3-Control_unit.v";
    "PC_Instr_Mem_bench.v";
