-- VHDL for IBM SMS ALD page 13.14.10.1
-- Title: OP CODE GROUPING
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 7/25/2020 11:23:49 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_13_14_10_1_OP_CODE_GROUPING is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_M_OR_L_OP_CODES:	 in STD_LOGIC;
		MS_UNIT_CTRL_OP_CODE:	 in STD_LOGIC;
		MS_W_OR_V_OR_CLEAR_OP_CODES:	 in STD_LOGIC;
		MS_COMMON_OP_CODE_GROUPING:	 in STD_LOGIC;
		MS_ARS_D_OR_T_OP_CODES:	 in STD_LOGIC;
		MS_J_OR_R_OR_X_I_OR_O_OP_CODES:	 in STD_LOGIC;
		MS_STOP_DOT_BRANCH_OP_CODE:	 in STD_LOGIC;
		MS_J_OR_R_OR_X_I_OR_O_OP_CODES_JRJ:	 in STD_LOGIC;
		MS_STORE_ADDR_REGS_OP_CODE:	 in STD_LOGIC;
		MS_PERCENT_TYPE_OP_CODES:	 out STD_LOGIC;
		PS_PERCENT_TYPE_OP_CODES:	 out STD_LOGIC;
		MS_NOT_PERCENT_TYPE_OP_CODES:	 out STD_LOGIC;
		PS_NOT_PERCENT_TYPE_OP_CODES:	 out STD_LOGIC;
		MS_1_ADDR_PLUS_MOD_OP_CODES:	 out STD_LOGIC;
		PS_1_ADDR_PLUS_MOD_OP_CODES:	 out STD_LOGIC);
end ALD_13_14_10_1_OP_CODE_GROUPING;

architecture behavioral of ALD_13_14_10_1_OP_CODE_GROUPING is 

	signal OUT_5B_NoPin: STD_LOGIC;
	signal OUT_3B_R: STD_LOGIC;
	signal OUT_2C_R: STD_LOGIC;
	signal OUT_5D_C: STD_LOGIC;
	signal OUT_2D_A: STD_LOGIC;
	signal OUT_5E_H: STD_LOGIC;
	signal OUT_1E_B: STD_LOGIC;
	signal OUT_5F_NoPin: STD_LOGIC;
	signal OUT_3F_D: STD_LOGIC;
	signal OUT_2G_D: STD_LOGIC;
	signal OUT_DOT_4D: STD_LOGIC;

begin

	OUT_5B_NoPin <= NOT(MS_UNIT_CTRL_OP_CODE AND MS_M_OR_L_OP_CODES );
	OUT_3B_R <= NOT OUT_5B_NoPin;
	OUT_2C_R <= NOT OUT_3B_R;
	OUT_5D_C <= NOT(MS_W_OR_V_OR_CLEAR_OP_CODES AND MS_COMMON_OP_CODE_GROUPING );
	OUT_2D_A <= NOT OUT_DOT_4D;
	OUT_5E_H <= NOT(MS_ARS_D_OR_T_OP_CODES AND MS_J_OR_R_OR_X_I_OR_O_OP_CODES AND MS_STOP_DOT_BRANCH_OP_CODE );
	OUT_1E_B <= NOT OUT_2D_A;
	OUT_5F_NoPin <= NOT(MS_UNIT_CTRL_OP_CODE AND MS_J_OR_R_OR_X_I_OR_O_OP_CODES_JRJ AND MS_STORE_ADDR_REGS_OP_CODE );
	OUT_3F_D <= NOT OUT_5F_NoPin;
	OUT_2G_D <= NOT OUT_3F_D;
	OUT_DOT_4D <= OUT_5D_C OR OUT_5E_H;

	MS_PERCENT_TYPE_OP_CODES <= OUT_3B_R;
	PS_PERCENT_TYPE_OP_CODES <= OUT_2C_R;
	MS_NOT_PERCENT_TYPE_OP_CODES <= OUT_2D_A;
	PS_NOT_PERCENT_TYPE_OP_CODES <= OUT_1E_B;
	MS_1_ADDR_PLUS_MOD_OP_CODES <= OUT_3F_D;
	PS_1_ADDR_PLUS_MOD_OP_CODES <= OUT_2G_D;


end;
