{
  "Top": "lane_seg_top",
  "RtlTop": "lane_seg_top",
  "RtlPrefix": "",
  "RtlSubPrefix": "lane_seg_top_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "out13_ir12": {
      "index": "0",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem_in",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "out13_ir12_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "out13_ir12_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "out14_ir13": {
      "index": "1",
      "direction": "out",
      "srcType": "__fp16*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem_out",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "out14_ir13_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "out14_ir13_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "ctrl": {
      "index": "2",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "ctrl",
          "usage": "data",
          "direction": "in"
        }]
    },
    "status": {
      "index": "3",
      "direction": "inout",
      "srcType": "unsigned int&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "status_i",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "status_o",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "status_o_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "magic": {
      "index": "4",
      "direction": "out",
      "srcType": "unsigned int&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "magic",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "magic_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_cosim -tool=xsim"],
    "DirectiveTcl": [
      "set_directive_top lane_seg_top -name lane_seg_top",
      "set_directive_top lane_seg_top -name lane_seg_top"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "lane_seg_top"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "20",
    "Uncertainty": "5.4",
    "IsCombinational": "0",
    "II": "39152979",
    "Latency": "39152978"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 20.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "lane_seg_top",
    "Version": "1.0",
    "DisplayName": "Lane_seg_top",
    "Revision": "2114273473",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_lane_seg_top_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/lane_seg_support.cpp",
      "..\/lane_seg_top.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/lane_seg_top_control_s_axi.vhd",
      "impl\/vhdl\/lane_seg_top_enc14_ir13.vhd",
      "impl\/vhdl\/lane_seg_top_enc14_ir13_dw_out_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/lane_seg_top_enc14_ir13_enc14_ir13_exp_b_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/lane_seg_top_enc14_ir13_enc14_ir13_pw_b_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/lane_seg_top_enc14_ir13_exp_out_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1395_4.vhd",
      "impl\/vhdl\/lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1395_4_enc14_ir13_exp_w_0_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7.vhd",
      "impl\/vhdl\/lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_encbkb.vhd",
      "impl\/vhdl\/lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enccud.vhd",
      "impl\/vhdl\/lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_encdEe.vhd",
      "impl\/vhdl\/lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enceOg.vhd",
      "impl\/vhdl\/lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_encfYi.vhd",
      "impl\/vhdl\/lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_encg8j.vhd",
      "impl\/vhdl\/lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enchbi.vhd",
      "impl\/vhdl\/lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_encibs.vhd",
      "impl\/vhdl\/lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_encjbC.vhd",
      "impl\/vhdl\/lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enckbM.vhd",
      "impl\/vhdl\/lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1437_13.vhd",
      "impl\/vhdl\/lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1437_13_enc14_ir13_pw_w_0_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/lane_seg_top_fadd_32ns_32ns_32_2_full_dsp_1.vhd",
      "impl\/vhdl\/lane_seg_top_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/lane_seg_top_fmul_32ns_32ns_32_2_max_dsp_1.vhd",
      "impl\/vhdl\/lane_seg_top_gmem_in_m_axi.vhd",
      "impl\/vhdl\/lane_seg_top_gmem_out_m_axi.vhd",
      "impl\/vhdl\/lane_seg_top_hadd_16ns_16ns_16_2_full_dsp_1.vhd",
      "impl\/vhdl\/lane_seg_top_hcmp_16ns_16ns_1_1_no_dsp_1.vhd",
      "impl\/vhdl\/lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1.vhd",
      "impl\/vhdl\/lane_seg_top_hptosp_16ns_32_1_no_dsp_1.vhd",
      "impl\/vhdl\/lane_seg_top_mul_4ns_14ns_17_1_1.vhd",
      "impl\/vhdl\/lane_seg_top_sptohp_32ns_16_1_no_dsp_1.vhd",
      "impl\/vhdl\/lane_seg_top.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/lane_seg_top_control_s_axi.v",
      "impl\/verilog\/lane_seg_top_enc14_ir13.v",
      "impl\/verilog\/lane_seg_top_enc14_ir13_dw_out_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/lane_seg_top_enc14_ir13_dw_out_RAM_AUTO_1R1W.v",
      "impl\/verilog\/lane_seg_top_enc14_ir13_enc14_ir13_exp_b_ROM_AUTO_1R.dat",
      "impl\/verilog\/lane_seg_top_enc14_ir13_enc14_ir13_exp_b_ROM_AUTO_1R.v",
      "impl\/verilog\/lane_seg_top_enc14_ir13_enc14_ir13_pw_b_ROM_AUTO_1R.dat",
      "impl\/verilog\/lane_seg_top_enc14_ir13_enc14_ir13_pw_b_ROM_AUTO_1R.v",
      "impl\/verilog\/lane_seg_top_enc14_ir13_exp_out_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/lane_seg_top_enc14_ir13_exp_out_RAM_AUTO_1R1W.v",
      "impl\/verilog\/lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1395_4.v",
      "impl\/verilog\/lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1395_4_enc14_ir13_exp_w_0_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1395_4_enc14_ir13_exp_w_0_0_ROM_AUTO_1R.v",
      "impl\/verilog\/lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7.v",
      "impl\/verilog\/lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_encbkb.dat",
      "impl\/verilog\/lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_encbkb.v",
      "impl\/verilog\/lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enccud.dat",
      "impl\/verilog\/lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enccud.v",
      "impl\/verilog\/lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_encdEe.dat",
      "impl\/verilog\/lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_encdEe.v",
      "impl\/verilog\/lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enceOg.dat",
      "impl\/verilog\/lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enceOg.v",
      "impl\/verilog\/lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_encfYi.dat",
      "impl\/verilog\/lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_encfYi.v",
      "impl\/verilog\/lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_encg8j.dat",
      "impl\/verilog\/lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_encg8j.v",
      "impl\/verilog\/lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enchbi.dat",
      "impl\/verilog\/lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enchbi.v",
      "impl\/verilog\/lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_encibs.dat",
      "impl\/verilog\/lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_encibs.v",
      "impl\/verilog\/lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_encjbC.dat",
      "impl\/verilog\/lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_encjbC.v",
      "impl\/verilog\/lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enckbM.dat",
      "impl\/verilog\/lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enckbM.v",
      "impl\/verilog\/lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1437_13.v",
      "impl\/verilog\/lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1437_13_enc14_ir13_pw_w_0_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1437_13_enc14_ir13_pw_w_0_0_ROM_AUTO_1R.v",
      "impl\/verilog\/lane_seg_top_fadd_32ns_32ns_32_2_full_dsp_1.v",
      "impl\/verilog\/lane_seg_top_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/lane_seg_top_fmul_32ns_32ns_32_2_max_dsp_1.v",
      "impl\/verilog\/lane_seg_top_gmem_in_m_axi.v",
      "impl\/verilog\/lane_seg_top_gmem_out_m_axi.v",
      "impl\/verilog\/lane_seg_top_hadd_16ns_16ns_16_2_full_dsp_1.v",
      "impl\/verilog\/lane_seg_top_hcmp_16ns_16ns_1_1_no_dsp_1.v",
      "impl\/verilog\/lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1.v",
      "impl\/verilog\/lane_seg_top_hptosp_16ns_32_1_no_dsp_1.v",
      "impl\/verilog\/lane_seg_top_mul_4ns_14ns_17_1_1.v",
      "impl\/verilog\/lane_seg_top_sptohp_32ns_16_1_no_dsp_1.v",
      "impl\/verilog\/lane_seg_top.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/lane_seg_top_v1_0\/data\/lane_seg_top.mdd",
      "impl\/misc\/drivers\/lane_seg_top_v1_0\/data\/lane_seg_top.tcl",
      "impl\/misc\/drivers\/lane_seg_top_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/lane_seg_top_v1_0\/src\/xlane_seg_top.c",
      "impl\/misc\/drivers\/lane_seg_top_v1_0\/src\/xlane_seg_top.h",
      "impl\/misc\/drivers\/lane_seg_top_v1_0\/src\/xlane_seg_top_hw.h",
      "impl\/misc\/drivers\/lane_seg_top_v1_0\/src\/xlane_seg_top_linux.c",
      "impl\/misc\/drivers\/lane_seg_top_v1_0\/src\/xlane_seg_top_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/lane_seg_top_fadd_32ns_32ns_32_2_full_dsp_1_ip.tcl",
      "impl\/misc\/lane_seg_top_fmul_32ns_32ns_32_2_max_dsp_1_ip.tcl",
      "impl\/misc\/lane_seg_top_hadd_16ns_16ns_16_2_full_dsp_1_ip.tcl",
      "impl\/misc\/lane_seg_top_hcmp_16ns_16ns_1_1_no_dsp_1_ip.tcl",
      "impl\/misc\/lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1_ip.tcl",
      "impl\/misc\/lane_seg_top_hptosp_16ns_32_1_no_dsp_1_ip.tcl",
      "impl\/misc\/lane_seg_top_sptohp_32ns_16_1_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/lane_seg_top.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "lane_seg_top_fadd_32ns_32ns_32_2_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name lane_seg_top_fadd_32ns_32ns_32_2_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "lane_seg_top_fmul_32ns_32ns_32_2_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name lane_seg_top_fmul_32ns_32ns_32_2_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "lane_seg_top_hadd_16ns_16ns_16_2_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Half CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 5 CONFIG.c_a_fraction_width 11 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 5 CONFIG.c_result_fraction_width 11 CONFIG.component_name lane_seg_top_hadd_16ns_16ns_16_2_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Half CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "lane_seg_top_hcmp_16ns_16ns_1_1_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Half CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 5 CONFIG.c_a_fraction_width 11 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name lane_seg_top_hcmp_16ns_16ns_1_1_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Half CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Half CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 5 CONFIG.c_a_fraction_width 11 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 5 CONFIG.c_result_fraction_width 11 CONFIG.component_name lane_seg_top_hmul_16ns_16ns_16_2_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Half CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "lane_seg_top_hptosp_16ns_32_1_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Half CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 5 CONFIG.c_a_fraction_width 11 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name lane_seg_top_hptosp_16ns_32_1_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "lane_seg_top_sptohp_32ns_16_1_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 5 CONFIG.c_result_fraction_width 11 CONFIG.component_name lane_seg_top_sptohp_32ns_16_1_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Half CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "out13_ir12_1",
          "access": "W",
          "description": "Data signal of out13_ir12",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out13_ir12",
              "access": "W",
              "description": "Bit 31 to 0 of out13_ir12"
            }]
        },
        {
          "offset": "0x14",
          "name": "out13_ir12_2",
          "access": "W",
          "description": "Data signal of out13_ir12",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out13_ir12",
              "access": "W",
              "description": "Bit 63 to 32 of out13_ir12"
            }]
        },
        {
          "offset": "0x1c",
          "name": "out14_ir13_1",
          "access": "W",
          "description": "Data signal of out14_ir13",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out14_ir13",
              "access": "W",
              "description": "Bit 31 to 0 of out14_ir13"
            }]
        },
        {
          "offset": "0x20",
          "name": "out14_ir13_2",
          "access": "W",
          "description": "Data signal of out14_ir13",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out14_ir13",
              "access": "W",
              "description": "Bit 63 to 32 of out14_ir13"
            }]
        },
        {
          "offset": "0x28",
          "name": "ctrl",
          "access": "W",
          "description": "Data signal of ctrl",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "ctrl",
              "access": "W",
              "description": "Bit 31 to 0 of ctrl"
            }]
        },
        {
          "offset": "0x30",
          "name": "status_i",
          "access": "W",
          "description": "Data signal of status_i",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "status_i",
              "access": "W",
              "description": "Bit 31 to 0 of status_i"
            }]
        },
        {
          "offset": "0x38",
          "name": "status_o",
          "access": "R",
          "description": "Data signal of status_o",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "status_o",
              "access": "R",
              "description": "Bit 31 to 0 of status_o"
            }]
        },
        {
          "offset": "0x3c",
          "name": "status_o_ctrl",
          "access": "R",
          "description": "Control signal of status_o",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "status_o_ap_vld",
              "access": "R",
              "description": "Control signal status_o_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x40",
          "name": "magic",
          "access": "R",
          "description": "Data signal of magic",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "magic",
              "access": "R",
              "description": "Bit 31 to 0 of magic"
            }]
        },
        {
          "offset": "0x44",
          "name": "magic_ctrl",
          "access": "R",
          "description": "Control signal of magic",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "magic_ap_vld",
              "access": "R",
              "description": "Control signal magic_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "out13_ir12"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "out14_ir13"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "ctrl"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "48",
          "argName": "status"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "64",
          "argName": "magic"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem_in:m_axi_gmem_out",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem_in": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_in_",
      "paramPrefix": "C_M_AXI_GMEM_IN_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_in_ARADDR",
        "m_axi_gmem_in_ARBURST",
        "m_axi_gmem_in_ARCACHE",
        "m_axi_gmem_in_ARID",
        "m_axi_gmem_in_ARLEN",
        "m_axi_gmem_in_ARLOCK",
        "m_axi_gmem_in_ARPROT",
        "m_axi_gmem_in_ARQOS",
        "m_axi_gmem_in_ARREADY",
        "m_axi_gmem_in_ARREGION",
        "m_axi_gmem_in_ARSIZE",
        "m_axi_gmem_in_ARUSER",
        "m_axi_gmem_in_ARVALID",
        "m_axi_gmem_in_AWADDR",
        "m_axi_gmem_in_AWBURST",
        "m_axi_gmem_in_AWCACHE",
        "m_axi_gmem_in_AWID",
        "m_axi_gmem_in_AWLEN",
        "m_axi_gmem_in_AWLOCK",
        "m_axi_gmem_in_AWPROT",
        "m_axi_gmem_in_AWQOS",
        "m_axi_gmem_in_AWREADY",
        "m_axi_gmem_in_AWREGION",
        "m_axi_gmem_in_AWSIZE",
        "m_axi_gmem_in_AWUSER",
        "m_axi_gmem_in_AWVALID",
        "m_axi_gmem_in_BID",
        "m_axi_gmem_in_BREADY",
        "m_axi_gmem_in_BRESP",
        "m_axi_gmem_in_BUSER",
        "m_axi_gmem_in_BVALID",
        "m_axi_gmem_in_RDATA",
        "m_axi_gmem_in_RID",
        "m_axi_gmem_in_RLAST",
        "m_axi_gmem_in_RREADY",
        "m_axi_gmem_in_RRESP",
        "m_axi_gmem_in_RUSER",
        "m_axi_gmem_in_RVALID",
        "m_axi_gmem_in_WDATA",
        "m_axi_gmem_in_WID",
        "m_axi_gmem_in_WLAST",
        "m_axi_gmem_in_WREADY",
        "m_axi_gmem_in_WSTRB",
        "m_axi_gmem_in_WUSER",
        "m_axi_gmem_in_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "out13_ir12"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "out13_ir12"
        }
      ]
    },
    "m_axi_gmem_out": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_out_",
      "paramPrefix": "C_M_AXI_GMEM_OUT_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_out_ARADDR",
        "m_axi_gmem_out_ARBURST",
        "m_axi_gmem_out_ARCACHE",
        "m_axi_gmem_out_ARID",
        "m_axi_gmem_out_ARLEN",
        "m_axi_gmem_out_ARLOCK",
        "m_axi_gmem_out_ARPROT",
        "m_axi_gmem_out_ARQOS",
        "m_axi_gmem_out_ARREADY",
        "m_axi_gmem_out_ARREGION",
        "m_axi_gmem_out_ARSIZE",
        "m_axi_gmem_out_ARUSER",
        "m_axi_gmem_out_ARVALID",
        "m_axi_gmem_out_AWADDR",
        "m_axi_gmem_out_AWBURST",
        "m_axi_gmem_out_AWCACHE",
        "m_axi_gmem_out_AWID",
        "m_axi_gmem_out_AWLEN",
        "m_axi_gmem_out_AWLOCK",
        "m_axi_gmem_out_AWPROT",
        "m_axi_gmem_out_AWQOS",
        "m_axi_gmem_out_AWREADY",
        "m_axi_gmem_out_AWREGION",
        "m_axi_gmem_out_AWSIZE",
        "m_axi_gmem_out_AWUSER",
        "m_axi_gmem_out_AWVALID",
        "m_axi_gmem_out_BID",
        "m_axi_gmem_out_BREADY",
        "m_axi_gmem_out_BRESP",
        "m_axi_gmem_out_BUSER",
        "m_axi_gmem_out_BVALID",
        "m_axi_gmem_out_RDATA",
        "m_axi_gmem_out_RID",
        "m_axi_gmem_out_RLAST",
        "m_axi_gmem_out_RREADY",
        "m_axi_gmem_out_RRESP",
        "m_axi_gmem_out_RUSER",
        "m_axi_gmem_out_RVALID",
        "m_axi_gmem_out_WDATA",
        "m_axi_gmem_out_WID",
        "m_axi_gmem_out_WLAST",
        "m_axi_gmem_out_WREADY",
        "m_axi_gmem_out_WSTRB",
        "m_axi_gmem_out_WUSER",
        "m_axi_gmem_out_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "out14_ir13"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "16",
          "argName": "out14_ir13"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_in_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_in_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_in_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_in_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_in_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_in_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_in_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_in_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_in_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_in_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_in_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_in_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_in_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_in_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_in_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_in_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_in_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_in_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_in_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_in_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_in_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_in_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_in_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_in_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_in_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_in_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_in_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_in_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_in_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_in_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_in_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_in_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_in_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_in_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_in_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_in_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_in_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_in_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_in_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_in_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_in_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_in_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_in_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_in_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_in_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_out_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_out_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_out_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_out_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_out_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_out_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_out_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_out_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_out_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_out_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_out_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_out_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_out_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_out_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_out_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_out_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_out_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_out_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_out_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_out_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_out_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_out_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_out_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_out_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_out_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_out_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_out_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_out_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_out_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_out_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_out_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_out_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_out_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_out_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_out_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_out_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_out_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_out_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_out_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_out_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_out_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_out_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_out_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_out_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_out_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "lane_seg_top",
      "Instances": [{
          "ModuleName": "enc14_ir13",
          "InstanceName": "grp_enc14_ir13_fu_150",
          "Instances": [
            {
              "ModuleName": "enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7",
              "InstanceName": "grp_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_fu_277"
            },
            {
              "ModuleName": "enc14_ir13_Pipeline_VITIS_LOOP_1395_4",
              "InstanceName": "grp_enc14_ir13_Pipeline_VITIS_LOOP_1395_4_fu_305"
            },
            {
              "ModuleName": "enc14_ir13_Pipeline_VITIS_LOOP_1437_13",
              "InstanceName": "grp_enc14_ir13_Pipeline_VITIS_LOOP_1437_13_fu_320"
            }
          ]
        }]
    },
    "Info": {
      "enc14_ir13_Pipeline_VITIS_LOOP_1395_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "enc14_ir13_Pipeline_VITIS_LOOP_1437_13": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "enc14_ir13": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lane_seg_top": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "enc14_ir13_Pipeline_VITIS_LOOP_1395_4": {
        "Latency": {
          "LatencyBest": "294",
          "LatencyAvg": "294",
          "LatencyWorst": "294",
          "PipelineII": "294",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "14.600"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_1395_4",
            "TripCount": "96",
            "Latency": "292",
            "PipelineII": "3",
            "PipelineDepth": "8"
          }],
        "Area": {
          "BRAM_18K": "54",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "8",
          "DSP": "5",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "661",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "676",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7": {
        "Latency": {
          "LatencyBest": "141129",
          "LatencyAvg": "141129",
          "LatencyWorst": "141129",
          "PipelineII": "141129",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "12.909"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7",
            "TripCount": "28224",
            "Latency": "141127",
            "PipelineII": "5",
            "PipelineDepth": "13"
          }],
        "Area": {
          "BRAM_18K": "10",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "1",
          "DSP": "4",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "652",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1505",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "enc14_ir13_Pipeline_VITIS_LOOP_1437_13": {
        "Latency": {
          "LatencyBest": "581",
          "LatencyAvg": "581",
          "LatencyWorst": "581",
          "PipelineII": "581",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "14.600"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_1437_13",
            "TripCount": "576",
            "Latency": "579",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "BRAM_18K": "88",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "14",
          "FF": "181",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "240",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "enc14_ir13": {
        "Latency": {
          "LatencyBest": "39152977",
          "LatencyAvg": "39152977",
          "LatencyWorst": "39152977",
          "PipelineII": "39152977",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "14.600"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_1391_1_VITIS_LOOP_1392_2_VITIS_LOOP_1393_3",
            "TripCount": "112896",
            "Latency": "34433280",
            "PipelineII": "",
            "PipelineDepth": "305"
          },
          {
            "Name": "VITIS_LOOP_1433_10_VITIS_LOOP_1434_11_VITIS_LOOP_1435_12",
            "TripCount": "7840",
            "Latency": "4578560",
            "PipelineII": "",
            "PipelineDepth": "584"
          }
        ],
        "Area": {
          "BRAM_18K": "288",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "46",
          "DSP": "13",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "1974",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "4225",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "lane_seg_top": {
        "Latency": {
          "LatencyBest": "39152978",
          "LatencyAvg": "39152978",
          "LatencyWorst": "39152978",
          "PipelineII": "39152979",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "14.600"
        },
        "Area": {
          "BRAM_18K": "294",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "47",
          "DSP": "13",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "4118",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "6367",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-09-23 22:13:41 -0700",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.1"
  }
}
