# RISC-V Single-Cycle CPU
A 32-bit RISC-V CPU implemented in Verilog. Supports basic instructions such as:
- R-type: add, sub, and, or, slt
- I-type: addi, andi, ori, slti, lw
- S-type: sw
- B-type: beq
- J-type: jal
- U-type: lui

## Simulation
- Run with Icarus Verilog and GTKWave.