
---------- Begin Simulation Statistics ----------
host_inst_rate                                 309310                       # Simulator instruction rate (inst/s)
host_mem_usage                                 386500                       # Number of bytes of host memory used
host_seconds                                    64.66                       # Real time elapsed on the host
host_tick_rate                              928285981                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000008                       # Number of instructions simulated
sim_seconds                                  0.060023                       # Number of seconds simulated
sim_ticks                                 60023127500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            7241682                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 66897.470019                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 68017.130116                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                6150923                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    72969017500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.150622                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              1090759                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            496950                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  40389116000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.081999                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          593808                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1244859                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 66505.562268                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 64314.473636                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                841599                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   26819033040                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.323940                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              403260                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           154856                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  15975972509                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.199544                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         248404                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 47554.905466                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  12.588299                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           91840                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   4367442518                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             8486541                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 66791.687750                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 66925.059853                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6992522                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     99788050540                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.176046                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               1494019                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             651806                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  56365088509                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.099241                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           842212                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997623                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1021.566176                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            8486541                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 66791.687750                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 66925.059853                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6992522                       # number of overall hits
system.cpu.dcache.overall_miss_latency    99788050540                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.176046                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              1494019                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            651806                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  56365088509                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.099241                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          842212                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 592796                       # number of replacements
system.cpu.dcache.sampled_refs                 593820                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1021.566176                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7475184                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501368260000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   248402                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13104852                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 66115.384615                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 64373.407643                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13104176                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       44694000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  676                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                46                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     40426500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             628                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets 49916.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               20800.279365                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       299500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13104852                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 66115.384615                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 64373.407643                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13104176                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        44694000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000052                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   676                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 46                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     40426500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              628                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.709757                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            363.395518                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13104852                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 66115.384615                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 64373.407643                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13104176                       # number of overall hits
system.cpu.icache.overall_miss_latency       44694000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000052                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  676                       # number of overall misses
system.cpu.icache.overall_mshr_hits                46                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     40426500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             628                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                    118                       # number of replacements
system.cpu.icache.sampled_refs                    630                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                363.395518                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13104176                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle           557881185000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 44360.288399                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      5026996602                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                113322                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                       11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     70045.454545                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 54681.818182                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency               770500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                       1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                         11                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency          601500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate                  1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                    11                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     594439                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       69060.652469                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  53884.260430                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          22121                       # number of ReadReq hits
system.l2.ReadReq_miss_latency            39524654500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.962787                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       572318                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      6696                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency       30477961500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.951517                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  565619                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  248393                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    63280.452778                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 47599.660667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         15718421507                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    248393                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    11823422512                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               248393                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   248402                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       248402                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.593354                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      594450                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        69060.671397                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   53884.275940                       # average overall mshr miss latency
system.l2.demand_hits                           22121                       # number of demand (read+write) hits
system.l2.demand_miss_latency             39525425000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.962787                       # miss rate for demand accesses
system.l2.demand_misses                        572329                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       6696                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        30478563000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.951518                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   565630                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.482129                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.193570                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   7899.195910                       # Average occupied blocks per context
system.l2.occ_blocks::1                   3171.444481                       # Average occupied blocks per context
system.l2.overall_accesses                     594450                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       69060.671397                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  52294.653528                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          22121                       # number of overall hits
system.l2.overall_miss_latency            39525425000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.962787                       # miss rate for overall accesses
system.l2.overall_misses                       572329                       # number of overall misses
system.l2.overall_mshr_hits                      6696                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       35505559602                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.142152                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  678952                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.926051                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        104942                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher           65                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       128144                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           113322                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        14757                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         579508                       # number of replacements
system.l2.sampled_refs                         595892                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      11070.640391                       # Cycle average of tags in use
system.l2.total_refs                           353575                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   559104797500                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           248402                       # number of writebacks
system.switch_cpus.dtb.data_accesses          4326978                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              4306851                       # DTB hits
system.switch_cpus.dtb.data_misses              20127                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          3637064                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              3616995                       # DTB read hits
system.switch_cpus.dtb.read_misses              20069                       # DTB read misses
system.switch_cpus.dtb.write_accesses          689914                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              689856                       # DTB write hits
system.switch_cpus.dtb.write_misses                58                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10020134                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10020129                       # ITB hits
system.switch_cpus.itb.fetch_misses                 5                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 96558109                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4821338                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         116535                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       162625                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        15092                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       203689                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         216812                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              4                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       149702                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       740550                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     19591188                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.512465                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.742964                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     17580442     89.74%     89.74% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       245845      1.25%     90.99% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       260620      1.33%     92.32% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       253268      1.29%     93.61% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       205068      1.05%     94.66% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       128553      0.66%     95.32% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       112424      0.57%     95.89% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        64418      0.33%     96.22% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       740550      3.78%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     19591188                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10039796                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3597948                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4152951                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        15089                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10039796                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      8975196                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000005                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000005                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.348813                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.348813                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      9270396                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            3                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        13117                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     30844633                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      6072911                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4181628                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1490889                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           12                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        66252                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        6702635                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            6670933                       # DTB hits
system.switch_cpus_1.dtb.data_misses            31702                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        6056408                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            6024729                       # DTB read hits
system.switch_cpus_1.dtb.read_misses            31679                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        646227                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            646204                       # DTB write hits
system.switch_cpus_1.dtb.write_misses              23                       # DTB write misses
system.switch_cpus_1.fetch.Branches            216812                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3084721                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7372072                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       366995                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             31150874                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        823036                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.009231                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3084721                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       116539                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.326238                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     21082077                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.477600                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.023960                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       16794734     79.66%     79.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          68972      0.33%     79.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         129070      0.61%     80.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         113601      0.54%     81.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         137878      0.65%     81.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         101655      0.48%     82.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         166402      0.79%     83.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         133360      0.63%     83.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        3436405     16.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     21082077                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               2406068                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         159063                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               43911                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.587834                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6816710                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           646227                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         6364878                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11345563                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.841309                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5354830                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.483034                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11379172                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        19682                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       5788631                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      7518663                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2355835                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       930351                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     19088435                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      6170483                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      1762908                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     13807131                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        61291                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         3060                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1490889                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       141128                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      2416739                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         2001                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         1181                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3920691                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       375347                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         1181                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         8405                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        11277                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.425747                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.425747                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu       859627      5.52%      5.52% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         8175      0.05%      5.57% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%      5.57% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      4414590     28.35%     33.93% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     33.93% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     33.93% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      3102122     19.92%     53.85% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     53.85% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     53.85% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      6500238     41.75%     95.60% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       685289      4.40%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15570041                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       132241                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.008493                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           11      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         2231      1.69%      1.70% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      1.70% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      1.70% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        59094     44.69%     46.38% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     46.38% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     46.38% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        68750     51.99%     98.37% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         2155      1.63%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     21082077                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.738544                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.360819                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     14214507     67.42%     67.42% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2687016     12.75%     80.17% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1894409      8.99%     89.16% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1196501      5.68%     94.83% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       509760      2.42%     97.25% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       254024      1.20%     98.45% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       157321      0.75%     99.20% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        96694      0.46%     99.66% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        71845      0.34%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     21082077                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.662889                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         19044524                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15570041                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      9043804                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      1729653                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      8721665                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3084732                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3084721                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              11                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       357916                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores        79158                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      7518663                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       930351                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               23488145                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      8067303                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      9193394                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       147415                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      6680680                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      1104552                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        28718                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     42502164                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     27103543                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     25488340                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3625105                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1490889                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      1218099                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     16294866                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      3223715                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 55148                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
