

================================================================
== Vivado HLS Report for 'dc_blocker_agc'
================================================================
* Date:           Sun Jun 25 00:40:34 2017

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        dc_blocker_agc
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k410tfbv900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.67|      3.99|        0.58|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  11228|  20956|  11229|  20957|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+------+-------+------+-------+---------+
        |                                |                     |    Latency   |   Interval   | Pipeline|
        |            Instance            |        Module       |  min |  max  |  min |  max  |   Type  |
        +--------------------------------+---------------------+------+-------+------+-------+---------+
        |grp_dc_blocker_agc_work_fu_262  |dc_blocker_agc_work  |  7385|  17113|  7385|  17113|   none  |
        +--------------------------------+---------------------+------+-------+------+-------+---------+

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- memset_dcr_in  |   127|   127|         1|          -|          -|   128|    no    |
        |- Loop 2         |   128|   128|         1|          -|          -|   128|    no    |
        |- Loop 3         |  3584|  3584|        28|          -|          -|   128|    no    |
        +-----------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      78|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|     12|    4985|    2607|
|Memory           |        2|      -|       2|       2|
|Multiplexer      |        -|      -|       -|     270|
|Register         |        -|      -|     226|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        2|     12|    5213|    2957|
+-----------------+---------+-------+--------+--------+
|Available        |     1590|   1540|  508400|  254200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |       1|       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+-------------------------------------------------+---------+-------+------+------+
    |                       Instance                      |                      Module                     | BRAM_18K| DSP48E|  FF  |  LUT |
    +-----------------------------------------------------+-------------------------------------------------+---------+-------+------+------+
    |dc_blocker_agc_faddfsub_32ns_32ns_32_8_full_dsp_U28  |dc_blocker_agc_faddfsub_32ns_32ns_32_8_full_dsp  |        0|      2|   296|   239|
    |dc_blocker_agc_fcmp_32ns_32ns_1_1_U30                |dc_blocker_agc_fcmp_32ns_32ns_1_1                |        0|      0|    66|    72|
    |dc_blocker_agc_fmul_32ns_32ns_32_4_max_dsp_U29       |dc_blocker_agc_fmul_32ns_32ns_32_4_max_dsp       |        0|      3|   143|   139|
    |grp_dc_blocker_agc_work_fu_262                       |dc_blocker_agc_work                              |        0|      7|  4480|  2157|
    +-----------------------------------------------------+-------------------------------------------------+---------+-------+------+------+
    |Total                                                |                                                 |        0|     12|  4985|  2607|
    +-----------------------------------------------------+-------------------------------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +-----------+------------------------+---------+---+----+------+-----+------+-------------+
    |   Memory  |         Module         | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------+------------------------+---------+---+----+------+-----+------+-------------+
    |dcr_in_U   |dc_blocker_agc_dcr_in   |        1|  0|   0|   128|   32|     1|         4096|
    |dcr_out_U  |dc_blocker_agc_dcr_out  |        1|  0|   0|   128|   32|     1|         4096|
    |last_U     |dc_blocker_agc_last     |        0|  2|   2|   128|    1|     1|          128|
    +-----------+------------------------+---------+---+----+------+-----+------+-------------+
    |Total      |                        |        2|  2|   2|   384|   65|     3|         8320|
    +-----------+------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_386_p2           |     +    |      0|  0|   8|           8|           1|
    |i_2_fu_414_p2           |     +    |      0|  0|   8|           8|           1|
    |indvarinc_fu_363_p2     |     +    |      0|  0|   7|           7|           1|
    |storemerge_i_fu_492_p3  |  Select  |      0|  0|  32|           1|          31|
    |ap_sig_bdd_103          |    and   |      0|  0|   1|           1|           1|
    |tmp_8_fu_487_p2         |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_380_p2     |   icmp   |      0|  0|   3|           8|           9|
    |exitcond_fu_408_p2      |   icmp   |      0|  0|   3|           8|           9|
    |notlhs_fu_469_p2        |   icmp   |      0|  0|   3|           8|           2|
    |notrhs_fu_475_p2        |   icmp   |      0|  0|   8|          23|           1|
    |tmp_s_fu_374_p2         |   icmp   |      0|  0|   3|           7|           2|
    |tmp_6_fu_481_p2         |    or    |      0|  0|   1|           1|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0|  78|          81|          60|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  60|         33|    1|         33|
    |ap_sig_ioackin_out_TREADY  |   1|          2|    1|          2|
    |dcr_in_address0            |   7|          4|    7|         28|
    |dcr_in_ce0                 |   1|          3|    1|          3|
    |dcr_in_d0                  |  32|          3|   32|         96|
    |dcr_out_address0           |   7|          3|    7|         21|
    |dcr_out_ce0                |   1|          3|    1|          3|
    |dcr_out_we0                |   1|          2|    1|          2|
    |grp_fu_341_opcode          |   2|          3|    2|          6|
    |grp_fu_341_p0              |  32|          3|   32|         96|
    |grp_fu_341_p1              |  32|          3|   32|         96|
    |grp_fu_346_p0              |  32|          3|   32|         96|
    |grp_fu_346_p1              |  32|          3|   32|         96|
    |i1_reg_251                 |   8|          2|    8|         16|
    |i_reg_240                  |   8|          2|    8|         16|
    |invdar_reg_229             |   7|          2|    7|         14|
    |last_address0              |   7|          3|    7|         21|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 270|         77|  211|        645|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+----+----+-----+-----------+
    |                         Name                         | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------+----+----+-----+-----------+
    |agc_gain                                              |  32|   0|   32|          0|
    |ap_CS_fsm                                             |  32|   0|   32|          0|
    |ap_reg_ioackin_out_TREADY                             |   1|   0|    1|          0|
    |dcr_out_load_reg_540                                  |  32|   0|   32|          0|
    |grp_dc_blocker_agc_work_fu_262_ap_start_ap_start_reg  |   1|   0|    1|          0|
    |i1_reg_251                                            |   8|   0|    8|          0|
    |i_2_reg_525                                           |   8|   0|    8|          0|
    |i_reg_240                                             |   8|   0|    8|          0|
    |invdar_reg_229                                        |   7|   0|    7|          0|
    |last_load_reg_545                                     |   1|   0|    1|          0|
    |reg_357                                               |  32|   0|   32|          0|
    |tmp_17_reg_556                                        |  31|   0|   31|          0|
    |tmp_6_i_reg_566                                       |  32|   0|   32|          0|
    |tmp_7_reg_571                                         |   1|   0|    1|          0|
    +------------------------------------------------------+----+----+-----+-----------+
    |Total                                                 | 226|   0|  226|          0|
    +------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+--------------+----------------+--------------+
|  RTL Ports | Dir | Bits|   Protocol   |  Source Object |    C Type    |
+------------+-----+-----+--------------+----------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_none | dc_blocker_agc | return value |
|ap_rst_n    |  in |    1| ap_ctrl_none | dc_blocker_agc | return value |
|in_TDATA    |  in |   32|     axis     |     in_data    |    pointer   |
|in_TVALID   |  in |    1|     axis     |     in_data    |    pointer   |
|in_TREADY   | out |    1|     axis     |    in_last_V   |    pointer   |
|in_TLAST    |  in |    1|     axis     |    in_last_V   |    pointer   |
|out_TDATA   | out |   32|     axis     |    out_data    |    pointer   |
|out_TVALID  | out |    1|     axis     |   out_last_V   |    pointer   |
|out_TREADY  |  in |    1|     axis     |   out_last_V   |    pointer   |
|out_TLAST   | out |    1|     axis     |   out_last_V   |    pointer   |
+------------+-----+-----+--------------+----------------+--------------+

