Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Jun  2 02:46:43 2025
| Host         : archlinux running 64-bit Arch Linux
| Command      : report_timing_summary -datasheet -max_paths 10 -file alinx_ax7203_timing.rpt
| Design       : alinx_ax7203
| Device       : 7a200t-fbg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (33)
6. checking no_output_delay (100)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (33)
-------------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (100)
---------------------------------
 There are 100 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.359        0.000                      0                14241        0.056        0.000                      0                14241        0.264        0.000                       0                  5873  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
clk200_p       {0.000 2.500}        5.000           200.000         
  crg_clkout0  {0.000 10.000}       20.000          50.000          
  crg_clkout1  {0.000 2.500}        5.000           200.000         
  crg_clkout2  {1.250 3.750}        5.000           200.000         
  crg_clkout3  {0.000 2.500}        5.000           200.000         
  pll_fb       {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk200_p             3.869        0.000                      0                    7        0.177        0.000                      0                    7        1.100        0.000                       0                    10  
  crg_clkout0        1.359        0.000                      0                14152        0.056        0.000                      0                14152        8.870        0.000                       0                  5717  
  crg_clkout1                                                                                                                                                    3.408        0.000                       0                   128  
  crg_clkout2                                                                                                                                                    3.408        0.000                       0                     6  
  crg_clkout3        1.368        0.000                      0                   14        0.159        0.000                      0                   14        0.264        0.000                       0                    10  
  pll_fb                                                                                                                                                         3.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  crg_clkout0        crg_clkout0             11.201        0.000                      0                   68        2.659        0.000                      0                   68  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk200_p
  To Clock:  clk200_p

Setup :            0  Failing Endpoints,  Worst Slack        3.869ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.869ns  (required time - arrival time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.379ns (39.113%)  route 0.590ns (60.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.880ns = ( 8.880 - 5.000 ) 
    Source Clock Delay      (SCD):    4.123ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.407     4.123    crg_clkin
    SLICE_X134Y166       FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y166       FDCE (Prop_fdce_C_Q)         0.379     4.502 r  FDCE_3/Q
                         net (fo=1, routed)           0.590     5.092    reset3
    SLICE_X138Y168       FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699     7.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.078     7.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.299     8.880    crg_clkin
    SLICE_X138Y168       FDCE                                         r  FDCE_4/C
                         clock pessimism              0.201     9.081    
                         clock uncertainty           -0.035     9.046    
    SLICE_X138Y168       FDCE (Setup_fdce_C_D)       -0.085     8.961    FDCE_4
  -------------------------------------------------------------------
                         required time                          8.961    
                         arrival time                          -5.092    
  -------------------------------------------------------------------
                         slack                                  3.869    

Slack (MET) :             3.975ns  (required time - arrival time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.379ns (38.395%)  route 0.608ns (61.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.932ns = ( 8.932 - 5.000 ) 
    Source Clock Delay      (SCD):    4.121ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.405     4.121    crg_clkin
    SLICE_X138Y168       FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y168       FDCE (Prop_fdce_C_Q)         0.379     4.500 r  FDCE_4/Q
                         net (fo=1, routed)           0.608     5.108    reset4
    SLICE_X142Y170       FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699     7.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.078     7.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.351     8.932    crg_clkin
    SLICE_X142Y170       FDCE                                         r  FDCE_5/C
                         clock pessimism              0.201     9.133    
                         clock uncertainty           -0.035     9.098    
    SLICE_X142Y170       FDCE (Setup_fdce_C_D)       -0.015     9.083    FDCE_5
  -------------------------------------------------------------------
                         required time                          9.083    
                         arrival time                          -5.108    
  -------------------------------------------------------------------
                         slack                                  3.975    

Slack (MET) :             4.055ns  (required time - arrival time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.379ns (43.703%)  route 0.488ns (56.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.881ns = ( 8.881 - 5.000 ) 
    Source Clock Delay      (SCD):    4.123ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.407     4.123    crg_clkin
    SLICE_X134Y166       FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y166       FDCE (Prop_fdce_C_Q)         0.379     4.502 r  FDCE_2/Q
                         net (fo=1, routed)           0.488     4.990    reset2
    SLICE_X134Y166       FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699     7.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.078     7.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.300     8.881    crg_clkin
    SLICE_X134Y166       FDCE                                         r  FDCE_3/C
                         clock pessimism              0.242     9.123    
                         clock uncertainty           -0.035     9.088    
    SLICE_X134Y166       FDCE (Setup_fdce_C_D)       -0.042     9.046    FDCE_3
  -------------------------------------------------------------------
                         required time                          9.046    
                         arrival time                          -4.990    
  -------------------------------------------------------------------
                         slack                                  4.055    

Slack (MET) :             4.108ns  (required time - arrival time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.433ns (52.163%)  route 0.397ns (47.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.932ns = ( 8.932 - 5.000 ) 
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.457     4.173    crg_clkin
    SLICE_X142Y170       FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y170       FDCE (Prop_fdce_C_Q)         0.433     4.606 r  FDCE_5/Q
                         net (fo=1, routed)           0.397     5.003    reset5
    SLICE_X142Y170       FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699     7.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.078     7.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.351     8.932    crg_clkin
    SLICE_X142Y170       FDCE                                         r  FDCE_6/C
                         clock pessimism              0.241     9.173    
                         clock uncertainty           -0.035     9.138    
    SLICE_X142Y170       FDCE (Setup_fdce_C_D)       -0.027     9.111    FDCE_6
  -------------------------------------------------------------------
                         required time                          9.111    
                         arrival time                          -5.003    
  -------------------------------------------------------------------
                         slack                                  4.108    

Slack (MET) :             4.125ns  (required time - arrival time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.433ns (52.289%)  route 0.395ns (47.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.932ns = ( 8.932 - 5.000 ) 
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.457     4.173    crg_clkin
    SLICE_X142Y170       FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y170       FDCE (Prop_fdce_C_Q)         0.433     4.606 r  FDCE_6/Q
                         net (fo=1, routed)           0.395     5.001    reset6
    SLICE_X142Y170       FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699     7.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.078     7.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.351     8.932    crg_clkin
    SLICE_X142Y170       FDCE                                         r  FDCE_7/C
                         clock pessimism              0.241     9.173    
                         clock uncertainty           -0.035     9.138    
    SLICE_X142Y170       FDCE (Setup_fdce_C_D)       -0.012     9.126    FDCE_7
  -------------------------------------------------------------------
                         required time                          9.126    
                         arrival time                          -5.001    
  -------------------------------------------------------------------
                         slack                                  4.125    

Slack (MET) :             4.126ns  (required time - arrival time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.379ns (48.619%)  route 0.401ns (51.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.881ns = ( 8.881 - 5.000 ) 
    Source Clock Delay      (SCD):    4.123ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.407     4.123    crg_clkin
    SLICE_X134Y166       FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y166       FDCE (Prop_fdce_C_Q)         0.379     4.502 r  FDCE_1/Q
                         net (fo=1, routed)           0.401     4.902    reset1
    SLICE_X134Y166       FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699     7.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.078     7.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.300     8.881    crg_clkin
    SLICE_X134Y166       FDCE                                         r  FDCE_2/C
                         clock pessimism              0.242     9.123    
                         clock uncertainty           -0.035     9.088    
    SLICE_X134Y166       FDCE (Setup_fdce_C_D)       -0.059     9.029    FDCE_2
  -------------------------------------------------------------------
                         required time                          9.029    
                         arrival time                          -4.902    
  -------------------------------------------------------------------
                         slack                                  4.126    

Slack (MET) :             4.248ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.379ns (58.853%)  route 0.265ns (41.147%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.881ns = ( 8.881 - 5.000 ) 
    Source Clock Delay      (SCD):    4.124ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.408     4.124    crg_clkin
    SLICE_X134Y165       FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y165       FDCE (Prop_fdce_C_Q)         0.379     4.503 r  FDCE/Q
                         net (fo=1, routed)           0.265     4.768    reset0
    SLICE_X134Y166       FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699     7.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.078     7.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.300     8.881    crg_clkin
    SLICE_X134Y166       FDCE                                         r  FDCE_1/C
                         clock pessimism              0.217     9.098    
                         clock uncertainty           -0.035     9.063    
    SLICE_X134Y166       FDCE (Setup_fdce_C_D)       -0.047     9.016    FDCE_1
  -------------------------------------------------------------------
                         required time                          9.016    
                         arrival time                          -4.768    
  -------------------------------------------------------------------
                         slack                                  4.248    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.236%)  route 0.119ns (45.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.589     1.651    crg_clkin
    SLICE_X134Y165       FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y165       FDCE (Prop_fdce_C_Q)         0.141     1.792 r  FDCE/Q
                         net (fo=1, routed)           0.119     1.911    reset0
    SLICE_X134Y166       FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.856     2.011    crg_clkin
    SLICE_X134Y166       FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.346     1.664    
    SLICE_X134Y166       FDCE (Hold_fdce_C_D)         0.070     1.734    FDCE_1
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.260%)  route 0.171ns (54.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.588     1.650    crg_clkin
    SLICE_X134Y166       FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y166       FDCE (Prop_fdce_C_Q)         0.141     1.791 r  FDCE_1/Q
                         net (fo=1, routed)           0.171     1.962    reset1
    SLICE_X134Y166       FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.856     2.011    crg_clkin
    SLICE_X134Y166       FDCE                                         r  FDCE_2/C
                         clock pessimism             -0.360     1.650    
    SLICE_X134Y166       FDCE (Hold_fdce_C_D)         0.066     1.716    FDCE_2
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.533%)  route 0.167ns (50.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.608     1.670    crg_clkin
    SLICE_X142Y170       FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y170       FDCE (Prop_fdce_C_Q)         0.164     1.834 r  FDCE_6/Q
                         net (fo=1, routed)           0.167     2.002    reset6
    SLICE_X142Y170       FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.877     2.032    crg_clkin
    SLICE_X142Y170       FDCE                                         r  FDCE_7/C
                         clock pessimism             -0.361     1.670    
    SLICE_X142Y170       FDCE (Hold_fdce_C_D)         0.063     1.733    FDCE_7
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.444%)  route 0.199ns (58.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.588     1.650    crg_clkin
    SLICE_X134Y166       FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y166       FDCE (Prop_fdce_C_Q)         0.141     1.791 r  FDCE_2/Q
                         net (fo=1, routed)           0.199     1.991    reset2
    SLICE_X134Y166       FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.856     2.011    crg_clkin
    SLICE_X134Y166       FDCE                                         r  FDCE_3/C
                         clock pessimism             -0.360     1.650    
    SLICE_X134Y166       FDCE (Hold_fdce_C_D)         0.070     1.720    FDCE_3
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.533%)  route 0.167ns (50.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.608     1.670    crg_clkin
    SLICE_X142Y170       FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y170       FDCE (Prop_fdce_C_Q)         0.164     1.834 r  FDCE_5/Q
                         net (fo=1, routed)           0.167     2.002    reset5
    SLICE_X142Y170       FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.877     2.032    crg_clkin
    SLICE_X142Y170       FDCE                                         r  FDCE_6/C
                         clock pessimism             -0.361     1.670    
    SLICE_X142Y170       FDCE (Hold_fdce_C_D)         0.052     1.722    FDCE_6
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.816%)  route 0.264ns (65.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.588     1.650    crg_clkin
    SLICE_X134Y166       FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y166       FDCE (Prop_fdce_C_Q)         0.141     1.791 r  FDCE_3/Q
                         net (fo=1, routed)           0.264     2.055    reset3
    SLICE_X138Y168       FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.854     2.009    crg_clkin
    SLICE_X138Y168       FDCE                                         r  FDCE_4/C
                         clock pessimism             -0.325     1.683    
    SLICE_X138Y168       FDCE (Hold_fdce_C_D)         0.057     1.740    FDCE_4
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.331%)  route 0.295ns (67.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.586     1.648    crg_clkin
    SLICE_X138Y168       FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y168       FDCE (Prop_fdce_C_Q)         0.141     1.789 r  FDCE_4/Q
                         net (fo=1, routed)           0.295     2.085    reset4
    SLICE_X142Y170       FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.877     2.032    crg_clkin
    SLICE_X142Y170       FDCE                                         r  FDCE_5/C
                         clock pessimism             -0.325     1.706    
    SLICE_X142Y170       FDCE (Hold_fdce_C_D)         0.059     1.765    FDCE_5
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk200_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk200_p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            1.592         5.000       3.408      BUFGCTRL_X0Y4   IBUFDS_n_0_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Min Period        n/a     FDCE/C            n/a            1.000         5.000       4.000      SLICE_X134Y165  FDCE/C
Min Period        n/a     FDCE/C            n/a            1.000         5.000       4.000      SLICE_X134Y166  FDCE_1/C
Min Period        n/a     FDCE/C            n/a            1.000         5.000       4.000      SLICE_X134Y166  FDCE_2/C
Min Period        n/a     FDCE/C            n/a            1.000         5.000       4.000      SLICE_X134Y166  FDCE_3/C
Min Period        n/a     FDCE/C            n/a            1.000         5.000       4.000      SLICE_X138Y168  FDCE_4/C
Min Period        n/a     FDCE/C            n/a            1.000         5.000       4.000      SLICE_X142Y170  FDCE_5/C
Min Period        n/a     FDCE/C            n/a            1.000         5.000       4.000      SLICE_X142Y170  FDCE_6/C
Min Period        n/a     FDCE/C            n/a            1.000         5.000       4.000      SLICE_X142Y170  FDCE_7/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    FDCE/C            n/a            0.500         2.500       2.000      SLICE_X134Y165  FDCE/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         2.500       2.000      SLICE_X134Y165  FDCE/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         2.500       2.000      SLICE_X134Y166  FDCE_1/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         2.500       2.000      SLICE_X134Y166  FDCE_1/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         2.500       2.000      SLICE_X134Y166  FDCE_2/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         2.500       2.000      SLICE_X134Y166  FDCE_2/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         2.500       2.000      SLICE_X134Y166  FDCE_3/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         2.500       2.000      SLICE_X134Y166  FDCE_3/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Slow    FDCE/C            n/a            0.500         2.500       2.000      SLICE_X134Y165  FDCE/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         2.500       2.000      SLICE_X134Y165  FDCE/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         2.500       2.000      SLICE_X134Y166  FDCE_1/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         2.500       2.000      SLICE_X134Y166  FDCE_1/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         2.500       2.000      SLICE_X134Y166  FDCE_2/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         2.500       2.000      SLICE_X134Y166  FDCE_2/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         2.500       2.000      SLICE_X134Y166  FDCE_3/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         2.500       2.000      SLICE_X134Y166  FDCE_3/C



---------------------------------------------------------------------------------------------------
From Clock:  crg_clkout0
  To Clock:  crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.359ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.359ns  (required time - arrival time)
  Source:                 FDPE/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.577ns  (logic 0.433ns (75.008%)  route 0.144ns (24.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.031ns
    Source Clock Delay      (SCD):    8.508ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.823     4.539    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.616 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.288     6.904    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.985 r  BUFG/O
                         net (fo=5715, routed)        1.523     8.508    sys_clk
    SLICE_X162Y171       FDPE                                         r  FDPE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDPE (Prop_fdpe_C_Q)         0.433     8.941 r  FDPE/Q
                         net (fo=1, routed)           0.144     9.085    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X162Y171       FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     2.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     2.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699     4.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.078     4.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.706     6.287    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.360 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.177     8.537    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.614 r  BUFG/O
                         net (fo=5715, routed)        1.417    10.031    sys_clk
    SLICE_X162Y171       FDPE                                         r  FDPE_1/C
                         clock pessimism              0.477    10.508    
                         clock uncertainty           -0.059    10.449    
    SLICE_X162Y171       FDPE (Setup_fdpe_C_D)       -0.004    10.445    FDPE_1
  -------------------------------------------------------------------
                         required time                         10.445    
                         arrival time                          -9.085    
  -------------------------------------------------------------------
                         slack                                  1.359    

Slack (MET) :             10.350ns  (required time - arrival time)
  Source:                 basesoc_sdram_zqcs_timer_count1_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            basesoc_sdram_bankmachine5_trascon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (crg_clkout0 rise@20.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.967ns  (logic 1.582ns (17.642%)  route 7.385ns (82.358%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.907ns = ( 27.907 - 20.000 ) 
    Source Clock Delay      (SCD):    8.453ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.823     4.539    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.616 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.288     6.904    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.985 r  BUFG/O
                         net (fo=5715, routed)        1.468     8.453    sys_clk
    SLICE_X142Y191       FDSE                                         r  basesoc_sdram_zqcs_timer_count1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y191       FDSE (Prop_fdse_C_Q)         0.433     8.886 r  basesoc_sdram_zqcs_timer_count1_reg[22]/Q
                         net (fo=2, routed)           0.796     9.682    VexRiscv/IBusCachedPlugin_cache/basesoc_sdram_zqcs_timer_count1_reg[22]
    SLICE_X143Y187       LUT4 (Prop_lut4_I0_O)        0.105     9.787 r  VexRiscv/IBusCachedPlugin_cache/FSM_sequential_refresher_state[1]_i_4/O
                         net (fo=1, routed)           0.809    10.596    VexRiscv/IBusCachedPlugin_cache/FSM_sequential_refresher_state[1]_i_4_n_0
    SLICE_X143Y188       LUT6 (Prop_lut6_I0_O)        0.105    10.701 f  VexRiscv/IBusCachedPlugin_cache/FSM_sequential_refresher_state[1]_i_2/O
                         net (fo=7, routed)           0.589    11.290    VexRiscv/IBusCachedPlugin_cache/basesoc_sdram_zqcs_timer_count1_reg_22_sn_1
    SLICE_X144Y183       LUT5 (Prop_lut5_I1_O)        0.105    11.395 r  VexRiscv/IBusCachedPlugin_cache/bankmachine0_state[2]_i_4/O
                         net (fo=86, routed)          1.590    12.985    VexRiscv_n_133
    SLICE_X131Y180       LUT6 (Prop_lut6_I2_O)        0.105    13.090 r  basesoc_sdram_trrdcon_count_i_28/O
                         net (fo=1, routed)           0.597    13.687    basesoc_sdram_trrdcon_count_i_28_n_0
    SLICE_X131Y181       LUT6 (Prop_lut6_I1_O)        0.105    13.792 r  basesoc_sdram_trrdcon_count_i_12/O
                         net (fo=2, routed)           0.582    14.373    basesoc_sdram_trrdcon_count_i_12_n_0
    SLICE_X135Y182       LUT6 (Prop_lut6_I1_O)        0.105    14.478 f  basesoc_sdram_dfi_p0_ras_n_i_2/O
                         net (fo=12, routed)          0.549    15.027    basesoc_sdram_dfi_p0_ras_n_i_2_n_0
    SLICE_X132Y182       LUT6 (Prop_lut6_I0_O)        0.105    15.132 r  basesoc_sdram_bankmachine5_trccon_count[1]_i_3/O
                         net (fo=4, routed)           0.821    15.953    basesoc_sdram_bankmachine5_trccon_count[1]_i_3_n_0
    SLICE_X130Y177       LUT5 (Prop_lut5_I0_O)        0.124    16.077 r  basesoc_sdram_bankmachine5_trccon_count[1]_i_2/O
                         net (fo=5, routed)           0.617    16.693    basesoc_sdram_bankmachine5_trccon_count[1]_i_2_n_0
    SLICE_X127Y178       LUT2 (Prop_lut2_I1_O)        0.290    16.983 r  basesoc_sdram_bankmachine5_trccon_ready_i_1/O
                         net (fo=2, routed)           0.437    17.420    basesoc_sdram_bankmachine5_trccon_ready_i_1_n_0
    SLICE_X127Y177       FDRE                                         r  basesoc_sdram_bankmachine5_trascon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    20.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699    22.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.078    22.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.706    24.287    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    24.360 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.177    26.537    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    26.614 r  BUFG/O
                         net (fo=5715, routed)        1.293    27.907    sys_clk
    SLICE_X127Y177       FDRE                                         r  basesoc_sdram_bankmachine5_trascon_ready_reg/C
                         clock pessimism              0.437    28.344    
                         clock uncertainty           -0.059    28.285    
    SLICE_X127Y177       FDRE (Setup_fdre_C_R)       -0.515    27.770    basesoc_sdram_bankmachine5_trascon_ready_reg
  -------------------------------------------------------------------
                         required time                         27.770    
                         arrival time                         -17.420    
  -------------------------------------------------------------------
                         slack                                 10.350    

Slack (MET) :             10.350ns  (required time - arrival time)
  Source:                 basesoc_sdram_zqcs_timer_count1_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            basesoc_sdram_bankmachine5_trccon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (crg_clkout0 rise@20.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.967ns  (logic 1.582ns (17.642%)  route 7.385ns (82.358%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.907ns = ( 27.907 - 20.000 ) 
    Source Clock Delay      (SCD):    8.453ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.823     4.539    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.616 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.288     6.904    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.985 r  BUFG/O
                         net (fo=5715, routed)        1.468     8.453    sys_clk
    SLICE_X142Y191       FDSE                                         r  basesoc_sdram_zqcs_timer_count1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y191       FDSE (Prop_fdse_C_Q)         0.433     8.886 r  basesoc_sdram_zqcs_timer_count1_reg[22]/Q
                         net (fo=2, routed)           0.796     9.682    VexRiscv/IBusCachedPlugin_cache/basesoc_sdram_zqcs_timer_count1_reg[22]
    SLICE_X143Y187       LUT4 (Prop_lut4_I0_O)        0.105     9.787 r  VexRiscv/IBusCachedPlugin_cache/FSM_sequential_refresher_state[1]_i_4/O
                         net (fo=1, routed)           0.809    10.596    VexRiscv/IBusCachedPlugin_cache/FSM_sequential_refresher_state[1]_i_4_n_0
    SLICE_X143Y188       LUT6 (Prop_lut6_I0_O)        0.105    10.701 f  VexRiscv/IBusCachedPlugin_cache/FSM_sequential_refresher_state[1]_i_2/O
                         net (fo=7, routed)           0.589    11.290    VexRiscv/IBusCachedPlugin_cache/basesoc_sdram_zqcs_timer_count1_reg_22_sn_1
    SLICE_X144Y183       LUT5 (Prop_lut5_I1_O)        0.105    11.395 r  VexRiscv/IBusCachedPlugin_cache/bankmachine0_state[2]_i_4/O
                         net (fo=86, routed)          1.590    12.985    VexRiscv_n_133
    SLICE_X131Y180       LUT6 (Prop_lut6_I2_O)        0.105    13.090 r  basesoc_sdram_trrdcon_count_i_28/O
                         net (fo=1, routed)           0.597    13.687    basesoc_sdram_trrdcon_count_i_28_n_0
    SLICE_X131Y181       LUT6 (Prop_lut6_I1_O)        0.105    13.792 r  basesoc_sdram_trrdcon_count_i_12/O
                         net (fo=2, routed)           0.582    14.373    basesoc_sdram_trrdcon_count_i_12_n_0
    SLICE_X135Y182       LUT6 (Prop_lut6_I1_O)        0.105    14.478 f  basesoc_sdram_dfi_p0_ras_n_i_2/O
                         net (fo=12, routed)          0.549    15.027    basesoc_sdram_dfi_p0_ras_n_i_2_n_0
    SLICE_X132Y182       LUT6 (Prop_lut6_I0_O)        0.105    15.132 r  basesoc_sdram_bankmachine5_trccon_count[1]_i_3/O
                         net (fo=4, routed)           0.821    15.953    basesoc_sdram_bankmachine5_trccon_count[1]_i_3_n_0
    SLICE_X130Y177       LUT5 (Prop_lut5_I0_O)        0.124    16.077 r  basesoc_sdram_bankmachine5_trccon_count[1]_i_2/O
                         net (fo=5, routed)           0.617    16.693    basesoc_sdram_bankmachine5_trccon_count[1]_i_2_n_0
    SLICE_X127Y178       LUT2 (Prop_lut2_I1_O)        0.290    16.983 r  basesoc_sdram_bankmachine5_trccon_ready_i_1/O
                         net (fo=2, routed)           0.437    17.420    basesoc_sdram_bankmachine5_trccon_ready_i_1_n_0
    SLICE_X127Y177       FDRE                                         r  basesoc_sdram_bankmachine5_trccon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    20.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699    22.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.078    22.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.706    24.287    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    24.360 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.177    26.537    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    26.614 r  BUFG/O
                         net (fo=5715, routed)        1.293    27.907    sys_clk
    SLICE_X127Y177       FDRE                                         r  basesoc_sdram_bankmachine5_trccon_ready_reg/C
                         clock pessimism              0.437    28.344    
                         clock uncertainty           -0.059    28.285    
    SLICE_X127Y177       FDRE (Setup_fdre_C_R)       -0.515    27.770    basesoc_sdram_bankmachine5_trccon_ready_reg
  -------------------------------------------------------------------
                         required time                         27.770    
                         arrival time                         -17.420    
  -------------------------------------------------------------------
                         slack                                 10.350    

Slack (MET) :             10.497ns  (required time - arrival time)
  Source:                 basesoc_sdram_bankmachine1_row_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            basesoc_sdram_twtrcon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (crg_clkout0 rise@20.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        9.059ns  (logic 2.025ns (22.354%)  route 7.034ns (77.646%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT6=7)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.969ns = ( 27.969 - 20.000 ) 
    Source Clock Delay      (SCD):    8.439ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.823     4.539    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.616 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.288     6.904    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.985 r  BUFG/O
                         net (fo=5715, routed)        1.454     8.439    sys_clk
    SLICE_X140Y172       FDRE                                         r  basesoc_sdram_bankmachine1_row_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y172       FDRE (Prop_fdre_C_Q)         0.433     8.872 r  basesoc_sdram_bankmachine1_row_reg[8]/Q
                         net (fo=1, routed)           1.010     9.882    VexRiscv/IBusCachedPlugin_cache/bankmachine1_state_reg[2]_i_6_0[8]
    SLICE_X141Y170       LUT6 (Prop_lut6_I0_O)        0.105     9.987 r  VexRiscv/IBusCachedPlugin_cache/bankmachine1_state[2]_i_15/O
                         net (fo=1, routed)           0.000     9.987    VexRiscv/IBusCachedPlugin_cache/bankmachine1_state[2]_i_15_n_0
    SLICE_X141Y170       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.319 r  VexRiscv/IBusCachedPlugin_cache/bankmachine1_state_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.319    VexRiscv/IBusCachedPlugin_cache/bankmachine1_state_reg[2]_i_10_n_0
    SLICE_X141Y171       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    10.535 f  VexRiscv/IBusCachedPlugin_cache/bankmachine1_state_reg[2]_i_6/CO[0]
                         net (fo=6, routed)           1.030    11.565    VexRiscv/IBusCachedPlugin_cache/basesoc_sdram_bankmachine1_row_reg[14][0]
    SLICE_X130Y176       LUT6 (Prop_lut6_I2_O)        0.309    11.874 r  VexRiscv/IBusCachedPlugin_cache/new_master_wdata_ready0_i_10/O
                         net (fo=4, routed)           0.647    12.521    VexRiscv/IBusCachedPlugin_cache/basesoc_sdram_bankmachine1_pipe_valid_source_valid_reg
    SLICE_X132Y180       LUT6 (Prop_lut6_I4_O)        0.105    12.626 f  VexRiscv/IBusCachedPlugin_cache/basesoc_sdram_choose_req_grant[1]_i_12/O
                         net (fo=9, routed)           0.767    13.393    VexRiscv/IBusCachedPlugin_cache/basesoc_sdram_bankmachine1_pipe_valid_source_payload_we_reg
    SLICE_X134Y182       LUT3 (Prop_lut3_I0_O)        0.105    13.498 f  VexRiscv/IBusCachedPlugin_cache/basesoc_sdram_bankmachine3_pipe_valid_source_valid_i_5/O
                         net (fo=1, routed)           0.688    14.186    VexRiscv/IBusCachedPlugin_cache/basesoc_sdram_bankmachine3_pipe_valid_source_valid_i_5_n_0
    SLICE_X134Y182       LUT6 (Prop_lut6_I1_O)        0.105    14.291 f  VexRiscv/IBusCachedPlugin_cache/basesoc_sdram_bankmachine3_pipe_valid_source_valid_i_4/O
                         net (fo=7, routed)           0.617    14.908    VexRiscv/IBusCachedPlugin_cache/basesoc_sdram_choose_req_grant_reg[2]
    SLICE_X143Y182       LUT6 (Prop_lut6_I0_O)        0.105    15.012 f  VexRiscv/IBusCachedPlugin_cache/basesoc_sdram_bankmachine3_pipe_valid_source_valid_i_3/O
                         net (fo=21, routed)          0.656    15.669    VexRiscv_n_117
    SLICE_X133Y180       LUT6 (Prop_lut6_I4_O)        0.105    15.774 r  new_master_wdata_ready0_i_3/O
                         net (fo=13, routed)          1.018    16.792    new_master_wdata_ready0_i_3_n_0
    SLICE_X147Y182       LUT6 (Prop_lut6_I1_O)        0.105    16.897 r  basesoc_sdram_twtrcon_ready_i_1/O
                         net (fo=1, routed)           0.601    17.498    basesoc_sdram_twtrcon_ready_i_1_n_0
    SLICE_X147Y182       FDRE                                         r  basesoc_sdram_twtrcon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    20.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699    22.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.078    22.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.706    24.287    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    24.360 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.177    26.537    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    26.614 r  BUFG/O
                         net (fo=5715, routed)        1.355    27.969    sys_clk
    SLICE_X147Y182       FDRE                                         r  basesoc_sdram_twtrcon_ready_reg/C
                         clock pessimism              0.437    28.406    
                         clock uncertainty           -0.059    28.347    
    SLICE_X147Y182       FDRE (Setup_fdre_C_R)       -0.352    27.995    basesoc_sdram_twtrcon_ready_reg
  -------------------------------------------------------------------
                         required time                         27.995    
                         arrival time                         -17.498    
  -------------------------------------------------------------------
                         slack                                 10.497    

Slack (MET) :             10.523ns  (required time - arrival time)
  Source:                 basesoc_sdram_zqcs_timer_count1_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            basesoc_sdram_bankmachine1_trascon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (crg_clkout0 rise@20.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.787ns  (logic 1.598ns (18.186%)  route 7.189ns (81.814%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.907ns = ( 27.907 - 20.000 ) 
    Source Clock Delay      (SCD):    8.453ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.823     4.539    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.616 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.288     6.904    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.985 r  BUFG/O
                         net (fo=5715, routed)        1.468     8.453    sys_clk
    SLICE_X142Y191       FDSE                                         r  basesoc_sdram_zqcs_timer_count1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y191       FDSE (Prop_fdse_C_Q)         0.433     8.886 r  basesoc_sdram_zqcs_timer_count1_reg[22]/Q
                         net (fo=2, routed)           0.796     9.682    VexRiscv/IBusCachedPlugin_cache/basesoc_sdram_zqcs_timer_count1_reg[22]
    SLICE_X143Y187       LUT4 (Prop_lut4_I0_O)        0.105     9.787 r  VexRiscv/IBusCachedPlugin_cache/FSM_sequential_refresher_state[1]_i_4/O
                         net (fo=1, routed)           0.809    10.596    VexRiscv/IBusCachedPlugin_cache/FSM_sequential_refresher_state[1]_i_4_n_0
    SLICE_X143Y188       LUT6 (Prop_lut6_I0_O)        0.105    10.701 f  VexRiscv/IBusCachedPlugin_cache/FSM_sequential_refresher_state[1]_i_2/O
                         net (fo=7, routed)           0.589    11.290    VexRiscv/IBusCachedPlugin_cache/basesoc_sdram_zqcs_timer_count1_reg_22_sn_1
    SLICE_X144Y183       LUT5 (Prop_lut5_I1_O)        0.105    11.395 r  VexRiscv/IBusCachedPlugin_cache/bankmachine0_state[2]_i_4/O
                         net (fo=86, routed)          1.590    12.985    VexRiscv_n_133
    SLICE_X131Y180       LUT6 (Prop_lut6_I2_O)        0.105    13.090 r  basesoc_sdram_trrdcon_count_i_28/O
                         net (fo=1, routed)           0.597    13.687    basesoc_sdram_trrdcon_count_i_28_n_0
    SLICE_X131Y181       LUT6 (Prop_lut6_I1_O)        0.105    13.792 r  basesoc_sdram_trrdcon_count_i_12/O
                         net (fo=2, routed)           0.582    14.373    basesoc_sdram_trrdcon_count_i_12_n_0
    SLICE_X135Y182       LUT6 (Prop_lut6_I1_O)        0.105    14.478 f  basesoc_sdram_dfi_p0_ras_n_i_2/O
                         net (fo=12, routed)          0.383    14.861    basesoc_sdram_dfi_p0_ras_n_i_2_n_0
    SLICE_X132Y182       LUT6 (Prop_lut6_I3_O)        0.105    14.966 r  bankmachine1_state[2]_i_4/O
                         net (fo=6, routed)           0.654    15.620    bankmachine1_state[2]_i_4_n_0
    SLICE_X128Y179       LUT5 (Prop_lut5_I0_O)        0.126    15.746 r  basesoc_sdram_bankmachine1_trascon_ready_i_3/O
                         net (fo=5, routed)           0.642    16.387    basesoc_sdram_bankmachine1_trascon_ready_i_3_n_0
    SLICE_X131Y179       LUT2 (Prop_lut2_I1_O)        0.304    16.691 r  basesoc_sdram_bankmachine1_trascon_ready_i_1/O
                         net (fo=2, routed)           0.548    17.240    basesoc_sdram_bankmachine1_trascon_ready_i_1_n_0
    SLICE_X126Y178       FDRE                                         r  basesoc_sdram_bankmachine1_trascon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    20.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699    22.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.078    22.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.706    24.287    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    24.360 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.177    26.537    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    26.614 r  BUFG/O
                         net (fo=5715, routed)        1.293    27.907    sys_clk
    SLICE_X126Y178       FDRE                                         r  basesoc_sdram_bankmachine1_trascon_ready_reg/C
                         clock pessimism              0.437    28.344    
                         clock uncertainty           -0.059    28.285    
    SLICE_X126Y178       FDRE (Setup_fdre_C_R)       -0.522    27.763    basesoc_sdram_bankmachine1_trascon_ready_reg
  -------------------------------------------------------------------
                         required time                         27.763    
                         arrival time                         -17.240    
  -------------------------------------------------------------------
                         slack                                 10.523    

Slack (MET) :             10.523ns  (required time - arrival time)
  Source:                 basesoc_sdram_zqcs_timer_count1_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            basesoc_sdram_bankmachine1_trccon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (crg_clkout0 rise@20.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.787ns  (logic 1.598ns (18.186%)  route 7.189ns (81.814%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.907ns = ( 27.907 - 20.000 ) 
    Source Clock Delay      (SCD):    8.453ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.823     4.539    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.616 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.288     6.904    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.985 r  BUFG/O
                         net (fo=5715, routed)        1.468     8.453    sys_clk
    SLICE_X142Y191       FDSE                                         r  basesoc_sdram_zqcs_timer_count1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y191       FDSE (Prop_fdse_C_Q)         0.433     8.886 r  basesoc_sdram_zqcs_timer_count1_reg[22]/Q
                         net (fo=2, routed)           0.796     9.682    VexRiscv/IBusCachedPlugin_cache/basesoc_sdram_zqcs_timer_count1_reg[22]
    SLICE_X143Y187       LUT4 (Prop_lut4_I0_O)        0.105     9.787 r  VexRiscv/IBusCachedPlugin_cache/FSM_sequential_refresher_state[1]_i_4/O
                         net (fo=1, routed)           0.809    10.596    VexRiscv/IBusCachedPlugin_cache/FSM_sequential_refresher_state[1]_i_4_n_0
    SLICE_X143Y188       LUT6 (Prop_lut6_I0_O)        0.105    10.701 f  VexRiscv/IBusCachedPlugin_cache/FSM_sequential_refresher_state[1]_i_2/O
                         net (fo=7, routed)           0.589    11.290    VexRiscv/IBusCachedPlugin_cache/basesoc_sdram_zqcs_timer_count1_reg_22_sn_1
    SLICE_X144Y183       LUT5 (Prop_lut5_I1_O)        0.105    11.395 r  VexRiscv/IBusCachedPlugin_cache/bankmachine0_state[2]_i_4/O
                         net (fo=86, routed)          1.590    12.985    VexRiscv_n_133
    SLICE_X131Y180       LUT6 (Prop_lut6_I2_O)        0.105    13.090 r  basesoc_sdram_trrdcon_count_i_28/O
                         net (fo=1, routed)           0.597    13.687    basesoc_sdram_trrdcon_count_i_28_n_0
    SLICE_X131Y181       LUT6 (Prop_lut6_I1_O)        0.105    13.792 r  basesoc_sdram_trrdcon_count_i_12/O
                         net (fo=2, routed)           0.582    14.373    basesoc_sdram_trrdcon_count_i_12_n_0
    SLICE_X135Y182       LUT6 (Prop_lut6_I1_O)        0.105    14.478 f  basesoc_sdram_dfi_p0_ras_n_i_2/O
                         net (fo=12, routed)          0.383    14.861    basesoc_sdram_dfi_p0_ras_n_i_2_n_0
    SLICE_X132Y182       LUT6 (Prop_lut6_I3_O)        0.105    14.966 r  bankmachine1_state[2]_i_4/O
                         net (fo=6, routed)           0.654    15.620    bankmachine1_state[2]_i_4_n_0
    SLICE_X128Y179       LUT5 (Prop_lut5_I0_O)        0.126    15.746 r  basesoc_sdram_bankmachine1_trascon_ready_i_3/O
                         net (fo=5, routed)           0.642    16.387    basesoc_sdram_bankmachine1_trascon_ready_i_3_n_0
    SLICE_X131Y179       LUT2 (Prop_lut2_I1_O)        0.304    16.691 r  basesoc_sdram_bankmachine1_trascon_ready_i_1/O
                         net (fo=2, routed)           0.548    17.240    basesoc_sdram_bankmachine1_trascon_ready_i_1_n_0
    SLICE_X126Y178       FDRE                                         r  basesoc_sdram_bankmachine1_trccon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    20.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699    22.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.078    22.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.706    24.287    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    24.360 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.177    26.537    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    26.614 r  BUFG/O
                         net (fo=5715, routed)        1.293    27.907    sys_clk
    SLICE_X126Y178       FDRE                                         r  basesoc_sdram_bankmachine1_trccon_ready_reg/C
                         clock pessimism              0.437    28.344    
                         clock uncertainty           -0.059    28.285    
    SLICE_X126Y178       FDRE (Setup_fdre_C_R)       -0.522    27.763    basesoc_sdram_bankmachine1_trccon_ready_reg
  -------------------------------------------------------------------
                         required time                         27.763    
                         arrival time                         -17.240    
  -------------------------------------------------------------------
                         slack                                 10.523    

Slack (MET) :             10.630ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            heartbeat_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (crg_clkout0 rise@20.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.514ns  (logic 0.398ns (4.675%)  route 8.116ns (95.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.883ns = ( 27.883 - 20.000 ) 
    Source Clock Delay      (SCD):    8.508ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.823     4.539    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.616 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.288     6.904    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.985 r  BUFG/O
                         net (fo=5715, routed)        1.523     8.508    sys_clk
    SLICE_X162Y171       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDPE (Prop_fdpe_C_Q)         0.398     8.906 r  FDPE_1/Q
                         net (fo=2085, routed)        8.116    17.022    sys_rst
    SLICE_X76Y191        FDRE                                         r  heartbeat_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    20.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699    22.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.078    22.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.706    24.287    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    24.360 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.177    26.537    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    26.614 r  BUFG/O
                         net (fo=5715, routed)        1.269    27.883    sys_clk
    SLICE_X76Y191        FDRE                                         r  heartbeat_reg[20]/C
                         clock pessimism              0.377    28.261    
                         clock uncertainty           -0.059    28.201    
    SLICE_X76Y191        FDRE (Setup_fdre_C_R)       -0.550    27.651    heartbeat_reg[20]
  -------------------------------------------------------------------
                         required time                         27.651    
                         arrival time                         -17.022    
  -------------------------------------------------------------------
                         slack                                 10.630    

Slack (MET) :             10.630ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            heartbeat_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (crg_clkout0 rise@20.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.514ns  (logic 0.398ns (4.675%)  route 8.116ns (95.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.883ns = ( 27.883 - 20.000 ) 
    Source Clock Delay      (SCD):    8.508ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.823     4.539    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.616 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.288     6.904    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.985 r  BUFG/O
                         net (fo=5715, routed)        1.523     8.508    sys_clk
    SLICE_X162Y171       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDPE (Prop_fdpe_C_Q)         0.398     8.906 r  FDPE_1/Q
                         net (fo=2085, routed)        8.116    17.022    sys_rst
    SLICE_X76Y191        FDRE                                         r  heartbeat_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    20.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699    22.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.078    22.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.706    24.287    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    24.360 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.177    26.537    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    26.614 r  BUFG/O
                         net (fo=5715, routed)        1.269    27.883    sys_clk
    SLICE_X76Y191        FDRE                                         r  heartbeat_reg[21]/C
                         clock pessimism              0.377    28.261    
                         clock uncertainty           -0.059    28.201    
    SLICE_X76Y191        FDRE (Setup_fdre_C_R)       -0.550    27.651    heartbeat_reg[21]
  -------------------------------------------------------------------
                         required time                         27.651    
                         arrival time                         -17.022    
  -------------------------------------------------------------------
                         slack                                 10.630    

Slack (MET) :             10.630ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            heartbeat_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (crg_clkout0 rise@20.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.514ns  (logic 0.398ns (4.675%)  route 8.116ns (95.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.883ns = ( 27.883 - 20.000 ) 
    Source Clock Delay      (SCD):    8.508ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.823     4.539    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.616 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.288     6.904    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.985 r  BUFG/O
                         net (fo=5715, routed)        1.523     8.508    sys_clk
    SLICE_X162Y171       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDPE (Prop_fdpe_C_Q)         0.398     8.906 r  FDPE_1/Q
                         net (fo=2085, routed)        8.116    17.022    sys_rst
    SLICE_X76Y191        FDRE                                         r  heartbeat_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    20.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699    22.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.078    22.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.706    24.287    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    24.360 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.177    26.537    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    26.614 r  BUFG/O
                         net (fo=5715, routed)        1.269    27.883    sys_clk
    SLICE_X76Y191        FDRE                                         r  heartbeat_reg[22]/C
                         clock pessimism              0.377    28.261    
                         clock uncertainty           -0.059    28.201    
    SLICE_X76Y191        FDRE (Setup_fdre_C_R)       -0.550    27.651    heartbeat_reg[22]
  -------------------------------------------------------------------
                         required time                         27.651    
                         arrival time                         -17.022    
  -------------------------------------------------------------------
                         slack                                 10.630    

Slack (MET) :             10.630ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            heartbeat_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (crg_clkout0 rise@20.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.514ns  (logic 0.398ns (4.675%)  route 8.116ns (95.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.883ns = ( 27.883 - 20.000 ) 
    Source Clock Delay      (SCD):    8.508ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.823     4.539    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.616 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.288     6.904    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.985 r  BUFG/O
                         net (fo=5715, routed)        1.523     8.508    sys_clk
    SLICE_X162Y171       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDPE (Prop_fdpe_C_Q)         0.398     8.906 r  FDPE_1/Q
                         net (fo=2085, routed)        8.116    17.022    sys_rst
    SLICE_X76Y191        FDRE                                         r  heartbeat_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    20.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699    22.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.078    22.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.706    24.287    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    24.360 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.177    26.537    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    26.614 r  BUFG/O
                         net (fo=5715, routed)        1.269    27.883    sys_clk
    SLICE_X76Y191        FDRE                                         r  heartbeat_reg[23]/C
                         clock pessimism              0.377    28.261    
                         clock uncertainty           -0.059    28.201    
    SLICE_X76Y191        FDRE (Setup_fdre_C_R)       -0.550    27.651    heartbeat_reg[23]
  -------------------------------------------------------------------
                         required time                         27.651    
                         arrival time                         -17.022    
  -------------------------------------------------------------------
                         slack                                 10.630    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 cordic_dac/u_cordic/cordic_stages[9].stage_inst/y_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cordic_dac/u_cordic/cordic_stages[10].stage_inst/y_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.334ns (72.453%)  route 0.127ns (27.547%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.113ns
    Source Clock Delay      (SCD):    3.390ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.750     1.813    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.863 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.927     2.789    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.815 r  BUFG/O
                         net (fo=5715, routed)        0.575     3.390    cordic_dac/u_cordic/cordic_stages[9].stage_inst/out
    SLICE_X88Y148        FDRE                                         r  cordic_dac/u_cordic/cordic_stages[9].stage_inst/y_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y148        FDRE (Prop_fdre_C_Q)         0.164     3.554 r  cordic_dac/u_cordic/cordic_stages[9].stage_inst/y_out_reg[7]/Q
                         net (fo=2, routed)           0.126     3.680    cordic_dac/u_cordic/cordic_stages[9].stage_inst/y_pipe[10]_29[7]
    SLICE_X90Y149        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     3.797 r  cordic_dac/u_cordic/cordic_stages[9].stage_inst/y_out_reg[7]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001     3.798    cordic_dac/u_cordic/cordic_stages[9].stage_inst/y_out_reg[7]_i_1__7_n_0
    SLICE_X90Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     3.851 r  cordic_dac/u_cordic/cordic_stages[9].stage_inst/y_out_reg[11]_i_1__7/O[0]
                         net (fo=1, routed)           0.000     3.851    cordic_dac/u_cordic/cordic_stages[10].stage_inst/O722[8]
    SLICE_X90Y150        FDRE                                         r  cordic_dac/u_cordic/cordic_stages[10].stage_inst/y_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.027     2.181    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.234 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.005     3.239    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.268 r  BUFG/O
                         net (fo=5715, routed)        0.845     4.113    cordic_dac/u_cordic/cordic_stages[10].stage_inst/out
    SLICE_X90Y150        FDRE                                         r  cordic_dac/u_cordic/cordic_stages[10].stage_inst/y_out_reg[8]/C
                         clock pessimism             -0.453     3.661    
    SLICE_X90Y150        FDRE (Hold_fdre_C_D)         0.134     3.795    cordic_dac/u_cordic/cordic_stages[10].stage_inst/y_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.795    
                         arrival time                           3.851    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 cordic_dac/u_cordic/cordic_stages[13].stage_inst/x_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cordic_dac/u_cordic/cordic_stages[14].stage_inst/x_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.251ns (57.198%)  route 0.188ns (42.802%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.101ns
    Source Clock Delay      (SCD):    3.378ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.750     1.813    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.863 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.927     2.789    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.815 r  BUFG/O
                         net (fo=5715, routed)        0.563     3.378    cordic_dac/u_cordic/cordic_stages[13].stage_inst/out
    SLICE_X87Y137        FDRE                                         r  cordic_dac/u_cordic/cordic_stages[13].stage_inst/x_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y137        FDRE (Prop_fdre_C_Q)         0.141     3.519 r  cordic_dac/u_cordic/cordic_stages[13].stage_inst/x_out_reg[1]/Q
                         net (fo=2, routed)           0.188     3.707    cordic_dac/u_cordic/cordic_stages[13].stage_inst/x_pipe[14]_39[1]
    SLICE_X82Y141        LUT3 (Prop_lut3_I2_O)        0.045     3.752 r  cordic_dac/u_cordic/cordic_stages[13].stage_inst/x_out[3]_i_5__10/O
                         net (fo=1, routed)           0.000     3.752    cordic_dac/u_cordic/cordic_stages[13].stage_inst/x_out[3]_i_5__10_n_0
    SLICE_X82Y141        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     3.817 r  cordic_dac/u_cordic/cordic_stages[13].stage_inst/x_out_reg[3]_i_1__10/O[1]
                         net (fo=1, routed)           0.000     3.817    cordic_dac/u_cordic/cordic_stages[14].stage_inst/D[1]
    SLICE_X82Y141        FDRE                                         r  cordic_dac/u_cordic/cordic_stages[14].stage_inst/x_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.027     2.181    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.234 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.005     3.239    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.268 r  BUFG/O
                         net (fo=5715, routed)        0.834     4.101    cordic_dac/u_cordic/cordic_stages[14].stage_inst/out
    SLICE_X82Y141        FDRE                                         r  cordic_dac/u_cordic/cordic_stages[14].stage_inst/x_out_reg[1]/C
                         clock pessimism             -0.458     3.644    
    SLICE_X82Y141        FDRE (Hold_fdre_C_D)         0.105     3.749    cordic_dac/u_cordic/cordic_stages[14].stage_inst/x_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.749    
                         arrival time                           3.817    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 cordic_dac/u_cordic/cordic_stages[13].stage_inst/x_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cordic_dac/u_cordic/cordic_stages[14].stage_inst/x_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.251ns (57.198%)  route 0.188ns (42.802%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.101ns
    Source Clock Delay      (SCD):    3.379ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.750     1.813    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.863 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.927     2.789    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.815 r  BUFG/O
                         net (fo=5715, routed)        0.564     3.379    cordic_dac/u_cordic/cordic_stages[13].stage_inst/out
    SLICE_X87Y138        FDRE                                         r  cordic_dac/u_cordic/cordic_stages[13].stage_inst/x_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y138        FDRE (Prop_fdre_C_Q)         0.141     3.520 r  cordic_dac/u_cordic/cordic_stages[13].stage_inst/x_out_reg[5]/Q
                         net (fo=2, routed)           0.188     3.708    cordic_dac/u_cordic/cordic_stages[13].stage_inst/x_pipe[14]_39[5]
    SLICE_X82Y142        LUT3 (Prop_lut3_I2_O)        0.045     3.753 r  cordic_dac/u_cordic/cordic_stages[13].stage_inst/x_out[7]_i_4__10/O
                         net (fo=1, routed)           0.000     3.753    cordic_dac/u_cordic/cordic_stages[13].stage_inst/x_out[7]_i_4__10_n_0
    SLICE_X82Y142        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     3.818 r  cordic_dac/u_cordic/cordic_stages[13].stage_inst/x_out_reg[7]_i_1__11/O[1]
                         net (fo=1, routed)           0.000     3.818    cordic_dac/u_cordic/cordic_stages[14].stage_inst/D[5]
    SLICE_X82Y142        FDRE                                         r  cordic_dac/u_cordic/cordic_stages[14].stage_inst/x_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.027     2.181    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.234 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.005     3.239    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.268 r  BUFG/O
                         net (fo=5715, routed)        0.834     4.101    cordic_dac/u_cordic/cordic_stages[14].stage_inst/out
    SLICE_X82Y142        FDRE                                         r  cordic_dac/u_cordic/cordic_stages[14].stage_inst/x_out_reg[5]/C
                         clock pessimism             -0.458     3.644    
    SLICE_X82Y142        FDRE (Hold_fdre_C_D)         0.105     3.749    cordic_dac/u_cordic/cordic_stages[14].stage_inst/x_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.749    
                         arrival time                           3.818    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 cordic_dac/u_cordic/cordic_stages[13].stage_inst/x_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cordic_dac/u_cordic/cordic_stages[14].stage_inst/x_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.251ns (57.198%)  route 0.188ns (42.802%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.102ns
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.750     1.813    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.863 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.927     2.789    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.815 r  BUFG/O
                         net (fo=5715, routed)        0.565     3.380    cordic_dac/u_cordic/cordic_stages[13].stage_inst/out
    SLICE_X87Y140        FDRE                                         r  cordic_dac/u_cordic/cordic_stages[13].stage_inst/x_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y140        FDRE (Prop_fdre_C_Q)         0.141     3.521 r  cordic_dac/u_cordic/cordic_stages[13].stage_inst/x_out_reg[13]/Q
                         net (fo=2, routed)           0.188     3.709    cordic_dac/u_cordic/cordic_stages[13].stage_inst/x_pipe[14]_39[13]
    SLICE_X82Y144        LUT3 (Prop_lut3_I2_O)        0.045     3.754 r  cordic_dac/u_cordic/cordic_stages[13].stage_inst/x_out[14]_i_3__12/O
                         net (fo=1, routed)           0.000     3.754    cordic_dac/u_cordic/cordic_stages[13].stage_inst/x_out[14]_i_3__12_n_0
    SLICE_X82Y144        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     3.819 r  cordic_dac/u_cordic/cordic_stages[13].stage_inst/x_out_reg[14]_i_1__13/O[1]
                         net (fo=1, routed)           0.000     3.819    cordic_dac/u_cordic/cordic_stages[14].stage_inst/D[13]
    SLICE_X82Y144        FDRE                                         r  cordic_dac/u_cordic/cordic_stages[14].stage_inst/x_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.027     2.181    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.234 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.005     3.239    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.268 r  BUFG/O
                         net (fo=5715, routed)        0.835     4.102    cordic_dac/u_cordic/cordic_stages[14].stage_inst/out
    SLICE_X82Y144        FDRE                                         r  cordic_dac/u_cordic/cordic_stages[14].stage_inst/x_out_reg[13]/C
                         clock pessimism             -0.458     3.645    
    SLICE_X82Y144        FDRE (Hold_fdre_C_D)         0.105     3.750    cordic_dac/u_cordic/cordic_stages[14].stage_inst/x_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.750    
                         arrival time                           3.819    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 cordic_dac/u_cordic/cordic_stages[9].stage_inst/y_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cordic_dac/u_cordic/cordic_stages[10].stage_inst/y_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.347ns (73.209%)  route 0.127ns (26.791%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.113ns
    Source Clock Delay      (SCD):    3.390ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.750     1.813    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.863 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.927     2.789    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.815 r  BUFG/O
                         net (fo=5715, routed)        0.575     3.390    cordic_dac/u_cordic/cordic_stages[9].stage_inst/out
    SLICE_X88Y148        FDRE                                         r  cordic_dac/u_cordic/cordic_stages[9].stage_inst/y_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y148        FDRE (Prop_fdre_C_Q)         0.164     3.554 r  cordic_dac/u_cordic/cordic_stages[9].stage_inst/y_out_reg[7]/Q
                         net (fo=2, routed)           0.126     3.680    cordic_dac/u_cordic/cordic_stages[9].stage_inst/y_pipe[10]_29[7]
    SLICE_X90Y149        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     3.797 r  cordic_dac/u_cordic/cordic_stages[9].stage_inst/y_out_reg[7]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001     3.798    cordic_dac/u_cordic/cordic_stages[9].stage_inst/y_out_reg[7]_i_1__7_n_0
    SLICE_X90Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     3.864 r  cordic_dac/u_cordic/cordic_stages[9].stage_inst/y_out_reg[11]_i_1__7/O[2]
                         net (fo=1, routed)           0.000     3.864    cordic_dac/u_cordic/cordic_stages[10].stage_inst/O722[10]
    SLICE_X90Y150        FDRE                                         r  cordic_dac/u_cordic/cordic_stages[10].stage_inst/y_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.027     2.181    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.234 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.005     3.239    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.268 r  BUFG/O
                         net (fo=5715, routed)        0.845     4.113    cordic_dac/u_cordic/cordic_stages[10].stage_inst/out
    SLICE_X90Y150        FDRE                                         r  cordic_dac/u_cordic/cordic_stages[10].stage_inst/y_out_reg[10]/C
                         clock pessimism             -0.453     3.661    
    SLICE_X90Y150        FDRE (Hold_fdre_C_D)         0.134     3.795    cordic_dac/u_cordic/cordic_stages[10].stage_inst/y_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.795    
                         arrival time                           3.864    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 cordic_dac/u_cordic/cordic_stages[13].stage_inst/x_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cordic_dac/u_cordic/cordic_stages[14].stage_inst/x_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.249ns (56.448%)  route 0.192ns (43.552%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.102ns
    Source Clock Delay      (SCD):    3.379ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.750     1.813    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.863 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.927     2.789    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.815 r  BUFG/O
                         net (fo=5715, routed)        0.564     3.379    cordic_dac/u_cordic/cordic_stages[13].stage_inst/out
    SLICE_X87Y139        FDRE                                         r  cordic_dac/u_cordic/cordic_stages[13].stage_inst/x_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y139        FDRE (Prop_fdre_C_Q)         0.141     3.520 r  cordic_dac/u_cordic/cordic_stages[13].stage_inst/x_out_reg[11]/Q
                         net (fo=2, routed)           0.192     3.712    cordic_dac/u_cordic/cordic_stages[13].stage_inst/x_pipe[14]_39[11]
    SLICE_X82Y143        LUT3 (Prop_lut3_I2_O)        0.045     3.757 r  cordic_dac/u_cordic/cordic_stages[13].stage_inst/x_out[11]_i_2__11/O
                         net (fo=1, routed)           0.000     3.757    cordic_dac/u_cordic/cordic_stages[13].stage_inst/x_out[11]_i_2__11_n_0
    SLICE_X82Y143        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     3.820 r  cordic_dac/u_cordic/cordic_stages[13].stage_inst/x_out_reg[11]_i_1__11/O[3]
                         net (fo=1, routed)           0.000     3.820    cordic_dac/u_cordic/cordic_stages[14].stage_inst/D[11]
    SLICE_X82Y143        FDRE                                         r  cordic_dac/u_cordic/cordic_stages[14].stage_inst/x_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.027     2.181    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.234 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.005     3.239    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.268 r  BUFG/O
                         net (fo=5715, routed)        0.835     4.102    cordic_dac/u_cordic/cordic_stages[14].stage_inst/out
    SLICE_X82Y143        FDRE                                         r  cordic_dac/u_cordic/cordic_stages[14].stage_inst/x_out_reg[11]/C
                         clock pessimism             -0.458     3.645    
    SLICE_X82Y143        FDRE (Hold_fdre_C_D)         0.105     3.750    cordic_dac/u_cordic/cordic_stages[14].stage_inst/x_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.750    
                         arrival time                           3.820    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 cordic_dac/u_cordic/cordic_stages[9].stage_inst/y_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cordic_dac/u_cordic/cordic_stages[10].stage_inst/y_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.334ns (69.940%)  route 0.144ns (30.060%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.113ns
    Source Clock Delay      (SCD):    3.390ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.750     1.813    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.863 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.927     2.789    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.815 r  BUFG/O
                         net (fo=5715, routed)        0.575     3.390    cordic_dac/u_cordic/cordic_stages[9].stage_inst/out
    SLICE_X88Y149        FDRE                                         r  cordic_dac/u_cordic/cordic_stages[9].stage_inst/y_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y149        FDRE (Prop_fdre_C_Q)         0.164     3.554 r  cordic_dac/u_cordic/cordic_stages[9].stage_inst/y_out_reg[11]/Q
                         net (fo=3, routed)           0.144     3.697    cordic_dac/u_cordic/cordic_stages[9].stage_inst/y_pipe[10]_29[11]
    SLICE_X90Y150        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     3.814 r  cordic_dac/u_cordic/cordic_stages[9].stage_inst/y_out_reg[11]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000     3.814    cordic_dac/u_cordic/cordic_stages[9].stage_inst/y_out_reg[11]_i_1__7_n_0
    SLICE_X90Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     3.867 r  cordic_dac/u_cordic/cordic_stages[9].stage_inst/y_out_reg[14]_i_1__9/O[0]
                         net (fo=1, routed)           0.000     3.867    cordic_dac/u_cordic/cordic_stages[10].stage_inst/O722[12]
    SLICE_X90Y151        FDRE                                         r  cordic_dac/u_cordic/cordic_stages[10].stage_inst/y_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.027     2.181    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.234 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.005     3.239    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.268 r  BUFG/O
                         net (fo=5715, routed)        0.845     4.113    cordic_dac/u_cordic/cordic_stages[10].stage_inst/out
    SLICE_X90Y151        FDRE                                         r  cordic_dac/u_cordic/cordic_stages[10].stage_inst/y_out_reg[12]/C
                         clock pessimism             -0.453     3.661    
    SLICE_X90Y151        FDRE (Hold_fdre_C_D)         0.134     3.795    cordic_dac/u_cordic/cordic_stages[10].stage_inst/y_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.795    
                         arrival time                           3.867    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 cordic_dac/u_cordic/cordic_stages[9].stage_inst/y_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cordic_dac/u_cordic/cordic_stages[10].stage_inst/y_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.293ns (61.117%)  route 0.186ns (38.883%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.113ns
    Source Clock Delay      (SCD):    3.390ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.750     1.813    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.863 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.927     2.789    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.815 r  BUFG/O
                         net (fo=5715, routed)        0.575     3.390    cordic_dac/u_cordic/cordic_stages[9].stage_inst/out
    SLICE_X88Y149        FDRE                                         r  cordic_dac/u_cordic/cordic_stages[9].stage_inst/y_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y149        FDRE (Prop_fdre_C_Q)         0.164     3.554 r  cordic_dac/u_cordic/cordic_stages[9].stage_inst/y_out_reg[8]/Q
                         net (fo=2, routed)           0.186     3.740    cordic_dac/u_cordic/cordic_stages[9].stage_inst/y_pipe[10]_29[8]
    SLICE_X90Y150        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     3.869 r  cordic_dac/u_cordic/cordic_stages[9].stage_inst/y_out_reg[11]_i_1__7/O[1]
                         net (fo=1, routed)           0.000     3.869    cordic_dac/u_cordic/cordic_stages[10].stage_inst/O722[9]
    SLICE_X90Y150        FDRE                                         r  cordic_dac/u_cordic/cordic_stages[10].stage_inst/y_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.027     2.181    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.234 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.005     3.239    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.268 r  BUFG/O
                         net (fo=5715, routed)        0.845     4.113    cordic_dac/u_cordic/cordic_stages[10].stage_inst/out
    SLICE_X90Y150        FDRE                                         r  cordic_dac/u_cordic/cordic_stages[10].stage_inst/y_out_reg[9]/C
                         clock pessimism             -0.453     3.661    
    SLICE_X90Y150        FDRE (Hold_fdre_C_D)         0.134     3.795    cordic_dac/u_cordic/cordic_stages[10].stage_inst/y_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.795    
                         arrival time                           3.869    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 basesoc_sdram_bankmachine6_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            storage_9_reg_0_7_12_17/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.209%)  route 0.259ns (64.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.142ns
    Source Clock Delay      (SCD):    3.421ns
    Clock Pessimism Removal (CPR):    0.708ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.750     1.813    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.863 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.927     2.789    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.815 r  BUFG/O
                         net (fo=5715, routed)        0.606     3.421    sys_clk
    SLICE_X141Y177       FDRE                                         r  basesoc_sdram_bankmachine6_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y177       FDRE (Prop_fdre_C_Q)         0.141     3.562 r  basesoc_sdram_bankmachine6_produce_reg[1]/Q
                         net (fo=34, routed)          0.259     3.821    storage_9_reg_0_7_12_17/ADDRD1
    SLICE_X140Y177       RAMD32                                       r  storage_9_reg_0_7_12_17/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.027     2.181    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.234 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.005     3.239    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.268 r  BUFG/O
                         net (fo=5715, routed)        0.874     4.142    storage_9_reg_0_7_12_17/WCLK
    SLICE_X140Y177       RAMD32                                       r  storage_9_reg_0_7_12_17/RAMA/CLK
                         clock pessimism             -0.708     3.434    
    SLICE_X140Y177       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     3.743    storage_9_reg_0_7_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -3.743    
                         arrival time                           3.821    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 basesoc_sdram_bankmachine6_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            storage_9_reg_0_7_12_17/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.209%)  route 0.259ns (64.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.142ns
    Source Clock Delay      (SCD):    3.421ns
    Clock Pessimism Removal (CPR):    0.708ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.750     1.813    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.863 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.927     2.789    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.815 r  BUFG/O
                         net (fo=5715, routed)        0.606     3.421    sys_clk
    SLICE_X141Y177       FDRE                                         r  basesoc_sdram_bankmachine6_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y177       FDRE (Prop_fdre_C_Q)         0.141     3.562 r  basesoc_sdram_bankmachine6_produce_reg[1]/Q
                         net (fo=34, routed)          0.259     3.821    storage_9_reg_0_7_12_17/ADDRD1
    SLICE_X140Y177       RAMD32                                       r  storage_9_reg_0_7_12_17/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.027     2.181    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.234 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.005     3.239    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.268 r  BUFG/O
                         net (fo=5715, routed)        0.874     4.142    storage_9_reg_0_7_12_17/WCLK
    SLICE_X140Y177       RAMD32                                       r  storage_9_reg_0_7_12_17/RAMA_D1/CLK
                         clock pessimism             -0.708     3.434    
    SLICE_X140Y177       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     3.743    storage_9_reg_0_7_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.743    
                         arrival time                           3.821    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_clkout0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X6Y66    VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB18_X6Y66    VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X6Y64    VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB18_X6Y64    VexRiscv/RegFilePlugin_regFile_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X6Y31    VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X6Y67    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB18_X6Y67    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X6Y68    VexRiscv/dataCache_1/ways_0_data_symbol0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X6Y65    VexRiscv/dataCache_1/ways_0_data_symbol1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X6Y60    VexRiscv/dataCache_1/ways_0_data_symbol2_reg/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X144Y177  storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X144Y177  storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X144Y177  storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X144Y177  storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X144Y177  storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X144Y177  storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X144Y177  storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X144Y177  storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X144Y177  storage_10_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X144Y177  storage_10_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X144Y177  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X144Y177  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X144Y177  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X144Y177  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X144Y177  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X144Y177  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X144Y177  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X144Y177  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X144Y177  storage_10_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X144Y177  storage_10_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  crg_clkout1
  To Clock:  crg_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_clkout1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y1   BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         5.000       3.529      ILOGIC_X1Y196   ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         5.000       3.529      ILOGIC_X1Y196   ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         5.000       3.529      ILOGIC_X1Y190   ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         5.000       3.529      ILOGIC_X1Y190   ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         5.000       3.529      ILOGIC_X1Y184   ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         5.000       3.529      ILOGIC_X1Y184   ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         5.000       3.529      ILOGIC_X1Y179   ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         5.000       3.529      ILOGIC_X1Y179   ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         5.000       3.529      ILOGIC_X1Y185   ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  crg_clkout2
  To Clock:  crg_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_clkout2
Waveform(ns):       { 1.250 3.750 }
Period(ns):         5.000
Sources:            { PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y3   BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         5.000       3.529      OLOGIC_X1Y194   OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         5.000       3.529      OLOGIC_X1Y182   OSERDESE2_27/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         5.000       3.529      OLOGIC_X1Y170   OSERDESE2_28/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         5.000       3.529      OLOGIC_X1Y158   OSERDESE2_29/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  crg_clkout3
  To Clock:  crg_clkout3

Setup :            0  Failing Endpoints,  Worst Slack        1.368ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.368ns  (required time - arrival time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.577ns  (logic 0.433ns (75.008%)  route 0.144ns (24.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.031ns
    Source Clock Delay      (SCD):    8.507ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.823     4.539    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.616 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.288     6.904    crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.985 r  BUFG_3/O
                         net (fo=8, routed)           1.522     8.507    crg_clkout_buf3
    SLICE_X162Y172       FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y172       FDPE (Prop_fdpe_C_Q)         0.433     8.940 r  FDPE_6/Q
                         net (fo=1, routed)           0.144     9.084    xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X162Y172       FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     2.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     2.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699     4.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.078     4.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.706     6.287    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     6.360 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.177     8.537    crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.614 r  BUFG_3/O
                         net (fo=8, routed)           1.417    10.031    crg_clkout_buf3
    SLICE_X162Y172       FDPE                                         r  FDPE_7/C
                         clock pessimism              0.476    10.507    
                         clock uncertainty           -0.051    10.456    
    SLICE_X162Y172       FDPE (Setup_fdpe_C_D)       -0.004    10.452    FDPE_7
  -------------------------------------------------------------------
                         required time                         10.452    
                         arrival time                          -9.084    
  -------------------------------------------------------------------
                         slack                                  1.368    

Slack (MET) :             3.339ns  (required time - arrival time)
  Source:                 crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_clkout3 rise@5.000ns - crg_clkout3 rise@0.000ns)
  Data Path Delay:        1.442ns  (logic 0.484ns (33.570%)  route 0.958ns (66.430%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.031ns = ( 13.031 - 5.000 ) 
    Source Clock Delay      (SCD):    8.507ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.823     4.539    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.616 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.288     6.904    crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.985 r  BUFG_3/O
                         net (fo=8, routed)           1.522     8.507    crg_clkout_buf3
    SLICE_X163Y172       FDSE                                         r  crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y172       FDSE (Prop_fdse_C_Q)         0.379     8.886 r  crg_reset_counter_reg[2]/Q
                         net (fo=3, routed)           0.518     9.404    crg_reset_counter[2]
    SLICE_X163Y172       LUT4 (Prop_lut4_I2_O)        0.105     9.509 r  crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.440     9.949    crg_reset_counter[3]_i_1_n_0
    SLICE_X163Y172       FDSE                                         r  crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699     7.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.078     7.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.706     9.287    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.360 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.177    11.537    crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    11.614 r  BUFG_3/O
                         net (fo=8, routed)           1.417    13.031    crg_clkout_buf3
    SLICE_X163Y172       FDSE                                         r  crg_reset_counter_reg[0]/C
                         clock pessimism              0.476    13.507    
                         clock uncertainty           -0.051    13.456    
    SLICE_X163Y172       FDSE (Setup_fdse_C_CE)      -0.168    13.288    crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.288    
                         arrival time                          -9.949    
  -------------------------------------------------------------------
                         slack                                  3.339    

Slack (MET) :             3.339ns  (required time - arrival time)
  Source:                 crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_clkout3 rise@5.000ns - crg_clkout3 rise@0.000ns)
  Data Path Delay:        1.442ns  (logic 0.484ns (33.570%)  route 0.958ns (66.430%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.031ns = ( 13.031 - 5.000 ) 
    Source Clock Delay      (SCD):    8.507ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.823     4.539    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.616 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.288     6.904    crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.985 r  BUFG_3/O
                         net (fo=8, routed)           1.522     8.507    crg_clkout_buf3
    SLICE_X163Y172       FDSE                                         r  crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y172       FDSE (Prop_fdse_C_Q)         0.379     8.886 r  crg_reset_counter_reg[2]/Q
                         net (fo=3, routed)           0.518     9.404    crg_reset_counter[2]
    SLICE_X163Y172       LUT4 (Prop_lut4_I2_O)        0.105     9.509 r  crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.440     9.949    crg_reset_counter[3]_i_1_n_0
    SLICE_X163Y172       FDSE                                         r  crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699     7.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.078     7.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.706     9.287    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.360 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.177    11.537    crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    11.614 r  BUFG_3/O
                         net (fo=8, routed)           1.417    13.031    crg_clkout_buf3
    SLICE_X163Y172       FDSE                                         r  crg_reset_counter_reg[1]/C
                         clock pessimism              0.476    13.507    
                         clock uncertainty           -0.051    13.456    
    SLICE_X163Y172       FDSE (Setup_fdse_C_CE)      -0.168    13.288    crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.288    
                         arrival time                          -9.949    
  -------------------------------------------------------------------
                         slack                                  3.339    

Slack (MET) :             3.339ns  (required time - arrival time)
  Source:                 crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_clkout3 rise@5.000ns - crg_clkout3 rise@0.000ns)
  Data Path Delay:        1.442ns  (logic 0.484ns (33.570%)  route 0.958ns (66.430%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.031ns = ( 13.031 - 5.000 ) 
    Source Clock Delay      (SCD):    8.507ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.823     4.539    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.616 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.288     6.904    crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.985 r  BUFG_3/O
                         net (fo=8, routed)           1.522     8.507    crg_clkout_buf3
    SLICE_X163Y172       FDSE                                         r  crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y172       FDSE (Prop_fdse_C_Q)         0.379     8.886 r  crg_reset_counter_reg[2]/Q
                         net (fo=3, routed)           0.518     9.404    crg_reset_counter[2]
    SLICE_X163Y172       LUT4 (Prop_lut4_I2_O)        0.105     9.509 r  crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.440     9.949    crg_reset_counter[3]_i_1_n_0
    SLICE_X163Y172       FDSE                                         r  crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699     7.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.078     7.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.706     9.287    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.360 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.177    11.537    crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    11.614 r  BUFG_3/O
                         net (fo=8, routed)           1.417    13.031    crg_clkout_buf3
    SLICE_X163Y172       FDSE                                         r  crg_reset_counter_reg[2]/C
                         clock pessimism              0.476    13.507    
                         clock uncertainty           -0.051    13.456    
    SLICE_X163Y172       FDSE (Setup_fdse_C_CE)      -0.168    13.288    crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.288    
                         arrival time                          -9.949    
  -------------------------------------------------------------------
                         slack                                  3.339    

Slack (MET) :             3.339ns  (required time - arrival time)
  Source:                 crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_clkout3 rise@5.000ns - crg_clkout3 rise@0.000ns)
  Data Path Delay:        1.442ns  (logic 0.484ns (33.570%)  route 0.958ns (66.430%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.031ns = ( 13.031 - 5.000 ) 
    Source Clock Delay      (SCD):    8.507ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.823     4.539    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.616 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.288     6.904    crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.985 r  BUFG_3/O
                         net (fo=8, routed)           1.522     8.507    crg_clkout_buf3
    SLICE_X163Y172       FDSE                                         r  crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y172       FDSE (Prop_fdse_C_Q)         0.379     8.886 r  crg_reset_counter_reg[2]/Q
                         net (fo=3, routed)           0.518     9.404    crg_reset_counter[2]
    SLICE_X163Y172       LUT4 (Prop_lut4_I2_O)        0.105     9.509 r  crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.440     9.949    crg_reset_counter[3]_i_1_n_0
    SLICE_X163Y172       FDSE                                         r  crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699     7.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.078     7.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.706     9.287    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.360 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.177    11.537    crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    11.614 r  BUFG_3/O
                         net (fo=8, routed)           1.417    13.031    crg_clkout_buf3
    SLICE_X163Y172       FDSE                                         r  crg_reset_counter_reg[3]/C
                         clock pessimism              0.476    13.507    
                         clock uncertainty           -0.051    13.456    
    SLICE_X163Y172       FDSE (Setup_fdse_C_CE)      -0.168    13.288    crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.288    
                         arrival time                          -9.949    
  -------------------------------------------------------------------
                         slack                                  3.339    

Slack (MET) :             3.527ns  (required time - arrival time)
  Source:                 crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_clkout3 rise@5.000ns - crg_clkout3 rise@0.000ns)
  Data Path Delay:        1.426ns  (logic 0.589ns (41.291%)  route 0.837ns (58.709%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.029ns = ( 13.029 - 5.000 ) 
    Source Clock Delay      (SCD):    8.507ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.823     4.539    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.616 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.288     6.904    crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.985 r  BUFG_3/O
                         net (fo=8, routed)           1.522     8.507    crg_clkout_buf3
    SLICE_X163Y172       FDSE                                         r  crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y172       FDSE (Prop_fdse_C_Q)         0.379     8.886 r  crg_reset_counter_reg[2]/Q
                         net (fo=3, routed)           0.518     9.404    crg_reset_counter[2]
    SLICE_X163Y172       LUT4 (Prop_lut4_I2_O)        0.105     9.509 r  crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.319     9.828    crg_reset_counter[3]_i_1_n_0
    SLICE_X163Y173       LUT3 (Prop_lut3_I0_O)        0.105     9.933 r  crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     9.933    crg_ic_reset_i_1_n_0
    SLICE_X163Y173       FDRE                                         r  crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699     7.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.078     7.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.706     9.287    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.360 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.177    11.537    crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    11.614 r  BUFG_3/O
                         net (fo=8, routed)           1.415    13.029    crg_clkout_buf3
    SLICE_X163Y173       FDRE                                         r  crg_ic_reset_reg/C
                         clock pessimism              0.452    13.481    
                         clock uncertainty           -0.051    13.430    
    SLICE_X163Y173       FDRE (Setup_fdre_C_D)        0.030    13.460    crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         13.460    
                         arrival time                          -9.933    
  -------------------------------------------------------------------
                         slack                                  3.527    

Slack (MET) :             3.602ns  (required time - arrival time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_clkout3 rise@5.000ns - crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.398ns (47.141%)  route 0.446ns (52.859%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.031ns = ( 13.031 - 5.000 ) 
    Source Clock Delay      (SCD):    8.507ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.823     4.539    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.616 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.288     6.904    crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.985 r  BUFG_3/O
                         net (fo=8, routed)           1.522     8.507    crg_clkout_buf3
    SLICE_X162Y172       FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y172       FDPE (Prop_fdpe_C_Q)         0.398     8.905 r  FDPE_7/Q
                         net (fo=5, routed)           0.446     9.351    idelay_rst
    SLICE_X163Y172       FDSE                                         r  crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699     7.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.078     7.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.706     9.287    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.360 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.177    11.537    crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    11.614 r  BUFG_3/O
                         net (fo=8, routed)           1.417    13.031    crg_clkout_buf3
    SLICE_X163Y172       FDSE                                         r  crg_reset_counter_reg[0]/C
                         clock pessimism              0.452    13.483    
                         clock uncertainty           -0.051    13.432    
    SLICE_X163Y172       FDSE (Setup_fdse_C_S)       -0.479    12.953    crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.953    
                         arrival time                          -9.351    
  -------------------------------------------------------------------
                         slack                                  3.602    

Slack (MET) :             3.602ns  (required time - arrival time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_clkout3 rise@5.000ns - crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.398ns (47.141%)  route 0.446ns (52.859%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.031ns = ( 13.031 - 5.000 ) 
    Source Clock Delay      (SCD):    8.507ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.823     4.539    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.616 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.288     6.904    crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.985 r  BUFG_3/O
                         net (fo=8, routed)           1.522     8.507    crg_clkout_buf3
    SLICE_X162Y172       FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y172       FDPE (Prop_fdpe_C_Q)         0.398     8.905 r  FDPE_7/Q
                         net (fo=5, routed)           0.446     9.351    idelay_rst
    SLICE_X163Y172       FDSE                                         r  crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699     7.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.078     7.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.706     9.287    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.360 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.177    11.537    crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    11.614 r  BUFG_3/O
                         net (fo=8, routed)           1.417    13.031    crg_clkout_buf3
    SLICE_X163Y172       FDSE                                         r  crg_reset_counter_reg[1]/C
                         clock pessimism              0.452    13.483    
                         clock uncertainty           -0.051    13.432    
    SLICE_X163Y172       FDSE (Setup_fdse_C_S)       -0.479    12.953    crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.953    
                         arrival time                          -9.351    
  -------------------------------------------------------------------
                         slack                                  3.602    

Slack (MET) :             3.602ns  (required time - arrival time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_clkout3 rise@5.000ns - crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.398ns (47.141%)  route 0.446ns (52.859%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.031ns = ( 13.031 - 5.000 ) 
    Source Clock Delay      (SCD):    8.507ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.823     4.539    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.616 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.288     6.904    crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.985 r  BUFG_3/O
                         net (fo=8, routed)           1.522     8.507    crg_clkout_buf3
    SLICE_X162Y172       FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y172       FDPE (Prop_fdpe_C_Q)         0.398     8.905 r  FDPE_7/Q
                         net (fo=5, routed)           0.446     9.351    idelay_rst
    SLICE_X163Y172       FDSE                                         r  crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699     7.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.078     7.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.706     9.287    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.360 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.177    11.537    crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    11.614 r  BUFG_3/O
                         net (fo=8, routed)           1.417    13.031    crg_clkout_buf3
    SLICE_X163Y172       FDSE                                         r  crg_reset_counter_reg[2]/C
                         clock pessimism              0.452    13.483    
                         clock uncertainty           -0.051    13.432    
    SLICE_X163Y172       FDSE (Setup_fdse_C_S)       -0.479    12.953    crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         12.953    
                         arrival time                          -9.351    
  -------------------------------------------------------------------
                         slack                                  3.602    

Slack (MET) :             3.602ns  (required time - arrival time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_clkout3 rise@5.000ns - crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.398ns (47.141%)  route 0.446ns (52.859%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.031ns = ( 13.031 - 5.000 ) 
    Source Clock Delay      (SCD):    8.507ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.823     4.539    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     4.616 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.288     6.904    crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.985 r  BUFG_3/O
                         net (fo=8, routed)           1.522     8.507    crg_clkout_buf3
    SLICE_X162Y172       FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y172       FDPE (Prop_fdpe_C_Q)         0.398     8.905 r  FDPE_7/Q
                         net (fo=5, routed)           0.446     9.351    idelay_rst
    SLICE_X163Y172       FDSE                                         r  crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699     7.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.078     7.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.706     9.287    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.360 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.177    11.537    crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    11.614 r  BUFG_3/O
                         net (fo=8, routed)           1.417    13.031    crg_clkout_buf3
    SLICE_X163Y172       FDSE                                         r  crg_reset_counter_reg[3]/C
                         clock pessimism              0.452    13.483    
                         clock uncertainty           -0.051    13.432    
    SLICE_X163Y172       FDSE (Setup_fdse_C_S)       -0.479    12.953    crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         12.953    
                         arrival time                          -9.351    
  -------------------------------------------------------------------
                         slack                                  3.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout3 rise@0.000ns - crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.173ns
    Source Clock Delay      (SCD):    3.451ns
    Clock Pessimism Removal (CPR):    0.722ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.750     1.813    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.863 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.927     2.789    crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.815 r  BUFG_3/O
                         net (fo=8, routed)           0.636     3.451    crg_clkout_buf3
    SLICE_X162Y172       FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y172       FDPE (Prop_fdpe_C_Q)         0.164     3.615 r  FDPE_6/Q
                         net (fo=1, routed)           0.055     3.670    xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X162Y172       FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.027     2.181    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.234 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.005     3.239    crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.268 r  BUFG_3/O
                         net (fo=8, routed)           0.905     4.173    crg_clkout_buf3
    SLICE_X162Y172       FDPE                                         r  FDPE_7/C
                         clock pessimism             -0.722     3.451    
    SLICE_X162Y172       FDPE (Hold_fdpe_C_D)         0.060     3.511    FDPE_7
  -------------------------------------------------------------------
                         required time                         -3.511    
                         arrival time                           3.670    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout3 rise@0.000ns - crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.183ns (50.951%)  route 0.176ns (49.049%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.173ns
    Source Clock Delay      (SCD):    3.451ns
    Clock Pessimism Removal (CPR):    0.722ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.750     1.813    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.863 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.927     2.789    crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.815 r  BUFG_3/O
                         net (fo=8, routed)           0.636     3.451    crg_clkout_buf3
    SLICE_X163Y172       FDSE                                         r  crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y172       FDSE (Prop_fdse_C_Q)         0.141     3.592 r  crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.176     3.768    crg_reset_counter[0]
    SLICE_X163Y172       LUT2 (Prop_lut2_I0_O)        0.042     3.810 r  crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     3.810    crg_reset_counter[1]_i_1_n_0
    SLICE_X163Y172       FDSE                                         r  crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.027     2.181    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.234 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.005     3.239    crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.268 r  BUFG_3/O
                         net (fo=8, routed)           0.905     4.173    crg_clkout_buf3
    SLICE_X163Y172       FDSE                                         r  crg_reset_counter_reg[1]/C
                         clock pessimism             -0.722     3.451    
    SLICE_X163Y172       FDSE (Hold_fdse_C_D)         0.107     3.558    crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.558    
                         arrival time                           3.810    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout3 rise@0.000ns - crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.184ns (50.805%)  route 0.178ns (49.195%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.173ns
    Source Clock Delay      (SCD):    3.451ns
    Clock Pessimism Removal (CPR):    0.722ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.750     1.813    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.863 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.927     2.789    crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.815 r  BUFG_3/O
                         net (fo=8, routed)           0.636     3.451    crg_clkout_buf3
    SLICE_X163Y172       FDSE                                         r  crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y172       FDSE (Prop_fdse_C_Q)         0.141     3.592 r  crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.178     3.770    crg_reset_counter[0]
    SLICE_X163Y172       LUT4 (Prop_lut4_I1_O)        0.043     3.813 r  crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     3.813    crg_reset_counter[3]_i_2_n_0
    SLICE_X163Y172       FDSE                                         r  crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.027     2.181    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.234 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.005     3.239    crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.268 r  BUFG_3/O
                         net (fo=8, routed)           0.905     4.173    crg_clkout_buf3
    SLICE_X163Y172       FDSE                                         r  crg_reset_counter_reg[3]/C
                         clock pessimism             -0.722     3.451    
    SLICE_X163Y172       FDSE (Hold_fdse_C_D)         0.107     3.558    crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.558    
                         arrival time                           3.813    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout3 rise@0.000ns - crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.357%)  route 0.176ns (48.643%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.173ns
    Source Clock Delay      (SCD):    3.451ns
    Clock Pessimism Removal (CPR):    0.722ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.750     1.813    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.863 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.927     2.789    crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.815 r  BUFG_3/O
                         net (fo=8, routed)           0.636     3.451    crg_clkout_buf3
    SLICE_X163Y172       FDSE                                         r  crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y172       FDSE (Prop_fdse_C_Q)         0.141     3.592 f  crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.176     3.768    crg_reset_counter[0]
    SLICE_X163Y172       LUT1 (Prop_lut1_I0_O)        0.045     3.813 r  crg_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     3.813    crg_reset_counter0[0]
    SLICE_X163Y172       FDSE                                         r  crg_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.027     2.181    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.234 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.005     3.239    crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.268 r  BUFG_3/O
                         net (fo=8, routed)           0.905     4.173    crg_clkout_buf3
    SLICE_X163Y172       FDSE                                         r  crg_reset_counter_reg[0]/C
                         clock pessimism             -0.722     3.451    
    SLICE_X163Y172       FDSE (Hold_fdse_C_D)         0.091     3.542    crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.542    
                         arrival time                           3.813    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout3 rise@0.000ns - crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.075%)  route 0.178ns (48.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.173ns
    Source Clock Delay      (SCD):    3.451ns
    Clock Pessimism Removal (CPR):    0.722ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.750     1.813    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.863 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.927     2.789    crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.815 r  BUFG_3/O
                         net (fo=8, routed)           0.636     3.451    crg_clkout_buf3
    SLICE_X163Y172       FDSE                                         r  crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y172       FDSE (Prop_fdse_C_Q)         0.141     3.592 r  crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.178     3.770    crg_reset_counter[0]
    SLICE_X163Y172       LUT3 (Prop_lut3_I1_O)        0.045     3.815 r  crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     3.815    crg_reset_counter[2]_i_1_n_0
    SLICE_X163Y172       FDSE                                         r  crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.027     2.181    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.234 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.005     3.239    crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.268 r  BUFG_3/O
                         net (fo=8, routed)           0.905     4.173    crg_clkout_buf3
    SLICE_X163Y172       FDSE                                         r  crg_reset_counter_reg[2]/C
                         clock pessimism             -0.722     3.451    
    SLICE_X163Y172       FDSE (Hold_fdse_C_D)         0.092     3.543    crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.543    
                         arrival time                           3.815    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout3 rise@0.000ns - crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.246ns (52.187%)  route 0.225ns (47.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.171ns
    Source Clock Delay      (SCD):    3.451ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.750     1.813    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.863 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.927     2.789    crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.815 r  BUFG_3/O
                         net (fo=8, routed)           0.636     3.451    crg_clkout_buf3
    SLICE_X162Y172       FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y172       FDPE (Prop_fdpe_C_Q)         0.148     3.599 r  FDPE_7/Q
                         net (fo=5, routed)           0.225     3.824    idelay_rst
    SLICE_X163Y173       LUT3 (Prop_lut3_I2_O)        0.098     3.922 r  crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     3.922    crg_ic_reset_i_1_n_0
    SLICE_X163Y173       FDRE                                         r  crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.027     2.181    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.234 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.005     3.239    crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.268 r  BUFG_3/O
                         net (fo=8, routed)           0.903     4.171    crg_clkout_buf3
    SLICE_X163Y173       FDRE                                         r  crg_ic_reset_reg/C
                         clock pessimism             -0.709     3.462    
    SLICE_X163Y173       FDRE (Hold_fdre_C_D)         0.091     3.553    crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -3.553    
                         arrival time                           3.922    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout3 rise@0.000ns - crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.143%)  route 0.187ns (55.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.173ns
    Source Clock Delay      (SCD):    3.451ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.750     1.813    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.863 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.927     2.789    crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.815 r  BUFG_3/O
                         net (fo=8, routed)           0.636     3.451    crg_clkout_buf3
    SLICE_X162Y172       FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y172       FDPE (Prop_fdpe_C_Q)         0.148     3.599 r  FDPE_7/Q
                         net (fo=5, routed)           0.187     3.786    idelay_rst
    SLICE_X163Y172       FDSE                                         r  crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.027     2.181    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.234 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.005     3.239    crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.268 r  BUFG_3/O
                         net (fo=8, routed)           0.905     4.173    crg_clkout_buf3
    SLICE_X163Y172       FDSE                                         r  crg_reset_counter_reg[0]/C
                         clock pessimism             -0.709     3.464    
    SLICE_X163Y172       FDSE (Hold_fdse_C_S)        -0.071     3.393    crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.393    
                         arrival time                           3.786    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout3 rise@0.000ns - crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.143%)  route 0.187ns (55.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.173ns
    Source Clock Delay      (SCD):    3.451ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.750     1.813    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.863 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.927     2.789    crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.815 r  BUFG_3/O
                         net (fo=8, routed)           0.636     3.451    crg_clkout_buf3
    SLICE_X162Y172       FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y172       FDPE (Prop_fdpe_C_Q)         0.148     3.599 r  FDPE_7/Q
                         net (fo=5, routed)           0.187     3.786    idelay_rst
    SLICE_X163Y172       FDSE                                         r  crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.027     2.181    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.234 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.005     3.239    crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.268 r  BUFG_3/O
                         net (fo=8, routed)           0.905     4.173    crg_clkout_buf3
    SLICE_X163Y172       FDSE                                         r  crg_reset_counter_reg[1]/C
                         clock pessimism             -0.709     3.464    
    SLICE_X163Y172       FDSE (Hold_fdse_C_S)        -0.071     3.393    crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.393    
                         arrival time                           3.786    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout3 rise@0.000ns - crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.143%)  route 0.187ns (55.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.173ns
    Source Clock Delay      (SCD):    3.451ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.750     1.813    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.863 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.927     2.789    crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.815 r  BUFG_3/O
                         net (fo=8, routed)           0.636     3.451    crg_clkout_buf3
    SLICE_X162Y172       FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y172       FDPE (Prop_fdpe_C_Q)         0.148     3.599 r  FDPE_7/Q
                         net (fo=5, routed)           0.187     3.786    idelay_rst
    SLICE_X163Y172       FDSE                                         r  crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.027     2.181    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.234 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.005     3.239    crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.268 r  BUFG_3/O
                         net (fo=8, routed)           0.905     4.173    crg_clkout_buf3
    SLICE_X163Y172       FDSE                                         r  crg_reset_counter_reg[2]/C
                         clock pessimism             -0.709     3.464    
    SLICE_X163Y172       FDSE (Hold_fdse_C_S)        -0.071     3.393    crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.393    
                         arrival time                           3.786    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout3 rise@0.000ns - crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.143%)  route 0.187ns (55.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.173ns
    Source Clock Delay      (SCD):    3.451ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.750     1.813    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.863 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.927     2.789    crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.815 r  BUFG_3/O
                         net (fo=8, routed)           0.636     3.451    crg_clkout_buf3
    SLICE_X162Y172       FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y172       FDPE (Prop_fdpe_C_Q)         0.148     3.599 r  FDPE_7/Q
                         net (fo=5, routed)           0.187     3.786    idelay_rst
    SLICE_X163Y172       FDSE                                         r  crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.027     2.181    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.234 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.005     3.239    crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.268 r  BUFG_3/O
                         net (fo=8, routed)           0.905     4.173    crg_clkout_buf3
    SLICE_X163Y172       FDSE                                         r  crg_reset_counter_reg[3]/C
                         clock pessimism             -0.709     3.464    
    SLICE_X163Y172       FDSE (Hold_fdse_C_S)        -0.071     3.393    crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.393    
                         arrival time                           3.786    
  -------------------------------------------------------------------
                         slack                                  0.393    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_clkout3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_ADV/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y3  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y2    BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y0   PLLE2_ADV/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X162Y172   FDPE_6/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X162Y172   FDPE_7/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X163Y173   crg_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X163Y172   crg_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X163Y172   crg_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X163Y172   crg_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X163Y172   crg_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0   PLLE2_ADV/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y172   FDPE_6/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y172   FDPE_6/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y172   FDPE_7/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y172   FDPE_7/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X163Y173   crg_ic_reset_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X163Y173   crg_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y172   crg_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y172   crg_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y172   crg_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y172   crg_reset_counter_reg[1]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y172   FDPE_6/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y172   FDPE_6/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y172   FDPE_7/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y172   FDPE_7/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X163Y173   crg_ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X163Y173   crg_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y172   crg_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y172   crg_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y172   crg_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y172   crg_reset_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb
  To Clock:  pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  crg_clkout0
  To Clock:  crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack       11.201ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.659ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.201ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cordic_dac/cos_reg_reg[7]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (crg_clkout0 rise@20.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.040ns  (logic 0.398ns (4.950%)  route 7.642ns (95.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.895ns = ( 27.895 - 20.000 ) 
    Source Clock Delay      (SCD):    8.508ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.823     4.539    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.616 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.288     6.904    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.985 r  BUFG/O
                         net (fo=5715, routed)        1.523     8.508    sys_clk
    SLICE_X162Y171       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDPE (Prop_fdpe_C_Q)         0.398     8.906 f  FDPE_1/Q
                         net (fo=2085, routed)        7.642    16.547    cordic_dac/sys_rst
    SLICE_X77Y137        FDCE                                         f  cordic_dac/cos_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    20.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699    22.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.078    22.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.706    24.287    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    24.360 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.177    26.537    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    26.614 r  BUFG/O
                         net (fo=5715, routed)        1.281    27.895    cordic_dac/out
    SLICE_X77Y137        FDCE                                         r  cordic_dac/cos_reg_reg[7]/C
                         clock pessimism              0.370    28.265    
                         clock uncertainty           -0.059    28.206    
    SLICE_X77Y137        FDCE (Recov_fdce_C_CLR)     -0.458    27.748    cordic_dac/cos_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         27.748    
                         arrival time                         -16.547    
  -------------------------------------------------------------------
                         slack                                 11.201    

Slack (MET) :             11.201ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cordic_dac/sin_reg_reg[10]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (crg_clkout0 rise@20.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.040ns  (logic 0.398ns (4.950%)  route 7.642ns (95.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.895ns = ( 27.895 - 20.000 ) 
    Source Clock Delay      (SCD):    8.508ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.823     4.539    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.616 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.288     6.904    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.985 r  BUFG/O
                         net (fo=5715, routed)        1.523     8.508    sys_clk
    SLICE_X162Y171       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDPE (Prop_fdpe_C_Q)         0.398     8.906 f  FDPE_1/Q
                         net (fo=2085, routed)        7.642    16.547    cordic_dac/sys_rst
    SLICE_X77Y137        FDCE                                         f  cordic_dac/sin_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    20.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699    22.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.078    22.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.706    24.287    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    24.360 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.177    26.537    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    26.614 r  BUFG/O
                         net (fo=5715, routed)        1.281    27.895    cordic_dac/out
    SLICE_X77Y137        FDCE                                         r  cordic_dac/sin_reg_reg[10]/C
                         clock pessimism              0.370    28.265    
                         clock uncertainty           -0.059    28.206    
    SLICE_X77Y137        FDCE (Recov_fdce_C_CLR)     -0.458    27.748    cordic_dac/sin_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         27.748    
                         arrival time                         -16.547    
  -------------------------------------------------------------------
                         slack                                 11.201    

Slack (MET) :             11.201ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cordic_dac/sin_reg_reg[12]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (crg_clkout0 rise@20.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.040ns  (logic 0.398ns (4.950%)  route 7.642ns (95.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.895ns = ( 27.895 - 20.000 ) 
    Source Clock Delay      (SCD):    8.508ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.823     4.539    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.616 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.288     6.904    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.985 r  BUFG/O
                         net (fo=5715, routed)        1.523     8.508    sys_clk
    SLICE_X162Y171       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDPE (Prop_fdpe_C_Q)         0.398     8.906 f  FDPE_1/Q
                         net (fo=2085, routed)        7.642    16.547    cordic_dac/sys_rst
    SLICE_X77Y137        FDCE                                         f  cordic_dac/sin_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    20.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699    22.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.078    22.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.706    24.287    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    24.360 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.177    26.537    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    26.614 r  BUFG/O
                         net (fo=5715, routed)        1.281    27.895    cordic_dac/out
    SLICE_X77Y137        FDCE                                         r  cordic_dac/sin_reg_reg[12]/C
                         clock pessimism              0.370    28.265    
                         clock uncertainty           -0.059    28.206    
    SLICE_X77Y137        FDCE (Recov_fdce_C_CLR)     -0.458    27.748    cordic_dac/sin_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         27.748    
                         arrival time                         -16.547    
  -------------------------------------------------------------------
                         slack                                 11.201    

Slack (MET) :             11.201ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cordic_dac/sin_reg_reg[2]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (crg_clkout0 rise@20.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.040ns  (logic 0.398ns (4.950%)  route 7.642ns (95.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.895ns = ( 27.895 - 20.000 ) 
    Source Clock Delay      (SCD):    8.508ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.823     4.539    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.616 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.288     6.904    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.985 r  BUFG/O
                         net (fo=5715, routed)        1.523     8.508    sys_clk
    SLICE_X162Y171       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDPE (Prop_fdpe_C_Q)         0.398     8.906 f  FDPE_1/Q
                         net (fo=2085, routed)        7.642    16.547    cordic_dac/sys_rst
    SLICE_X77Y137        FDCE                                         f  cordic_dac/sin_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    20.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699    22.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.078    22.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.706    24.287    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    24.360 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.177    26.537    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    26.614 r  BUFG/O
                         net (fo=5715, routed)        1.281    27.895    cordic_dac/out
    SLICE_X77Y137        FDCE                                         r  cordic_dac/sin_reg_reg[2]/C
                         clock pessimism              0.370    28.265    
                         clock uncertainty           -0.059    28.206    
    SLICE_X77Y137        FDCE (Recov_fdce_C_CLR)     -0.458    27.748    cordic_dac/sin_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         27.748    
                         arrival time                         -16.547    
  -------------------------------------------------------------------
                         slack                                 11.201    

Slack (MET) :             11.201ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cordic_dac/sin_reg_reg[3]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (crg_clkout0 rise@20.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.040ns  (logic 0.398ns (4.950%)  route 7.642ns (95.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.895ns = ( 27.895 - 20.000 ) 
    Source Clock Delay      (SCD):    8.508ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.823     4.539    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.616 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.288     6.904    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.985 r  BUFG/O
                         net (fo=5715, routed)        1.523     8.508    sys_clk
    SLICE_X162Y171       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDPE (Prop_fdpe_C_Q)         0.398     8.906 f  FDPE_1/Q
                         net (fo=2085, routed)        7.642    16.547    cordic_dac/sys_rst
    SLICE_X77Y137        FDCE                                         f  cordic_dac/sin_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    20.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699    22.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.078    22.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.706    24.287    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    24.360 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.177    26.537    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    26.614 r  BUFG/O
                         net (fo=5715, routed)        1.281    27.895    cordic_dac/out
    SLICE_X77Y137        FDCE                                         r  cordic_dac/sin_reg_reg[3]/C
                         clock pessimism              0.370    28.265    
                         clock uncertainty           -0.059    28.206    
    SLICE_X77Y137        FDCE (Recov_fdce_C_CLR)     -0.458    27.748    cordic_dac/sin_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         27.748    
                         arrival time                         -16.547    
  -------------------------------------------------------------------
                         slack                                 11.201    

Slack (MET) :             11.201ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cordic_dac/sin_reg_reg[4]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (crg_clkout0 rise@20.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.040ns  (logic 0.398ns (4.950%)  route 7.642ns (95.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.895ns = ( 27.895 - 20.000 ) 
    Source Clock Delay      (SCD):    8.508ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.823     4.539    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.616 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.288     6.904    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.985 r  BUFG/O
                         net (fo=5715, routed)        1.523     8.508    sys_clk
    SLICE_X162Y171       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDPE (Prop_fdpe_C_Q)         0.398     8.906 f  FDPE_1/Q
                         net (fo=2085, routed)        7.642    16.547    cordic_dac/sys_rst
    SLICE_X77Y137        FDCE                                         f  cordic_dac/sin_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    20.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699    22.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.078    22.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.706    24.287    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    24.360 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.177    26.537    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    26.614 r  BUFG/O
                         net (fo=5715, routed)        1.281    27.895    cordic_dac/out
    SLICE_X77Y137        FDCE                                         r  cordic_dac/sin_reg_reg[4]/C
                         clock pessimism              0.370    28.265    
                         clock uncertainty           -0.059    28.206    
    SLICE_X77Y137        FDCE (Recov_fdce_C_CLR)     -0.458    27.748    cordic_dac/sin_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         27.748    
                         arrival time                         -16.547    
  -------------------------------------------------------------------
                         slack                                 11.201    

Slack (MET) :             11.201ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cordic_dac/sin_reg_reg[6]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (crg_clkout0 rise@20.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.040ns  (logic 0.398ns (4.950%)  route 7.642ns (95.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.895ns = ( 27.895 - 20.000 ) 
    Source Clock Delay      (SCD):    8.508ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.823     4.539    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.616 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.288     6.904    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.985 r  BUFG/O
                         net (fo=5715, routed)        1.523     8.508    sys_clk
    SLICE_X162Y171       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDPE (Prop_fdpe_C_Q)         0.398     8.906 f  FDPE_1/Q
                         net (fo=2085, routed)        7.642    16.547    cordic_dac/sys_rst
    SLICE_X77Y137        FDCE                                         f  cordic_dac/sin_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    20.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699    22.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.078    22.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.706    24.287    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    24.360 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.177    26.537    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    26.614 r  BUFG/O
                         net (fo=5715, routed)        1.281    27.895    cordic_dac/out
    SLICE_X77Y137        FDCE                                         r  cordic_dac/sin_reg_reg[6]/C
                         clock pessimism              0.370    28.265    
                         clock uncertainty           -0.059    28.206    
    SLICE_X77Y137        FDCE (Recov_fdce_C_CLR)     -0.458    27.748    cordic_dac/sin_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         27.748    
                         arrival time                         -16.547    
  -------------------------------------------------------------------
                         slack                                 11.201    

Slack (MET) :             11.240ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cordic_dac/sin_reg_reg[11]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (crg_clkout0 rise@20.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.040ns  (logic 0.398ns (4.950%)  route 7.642ns (95.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.895ns = ( 27.895 - 20.000 ) 
    Source Clock Delay      (SCD):    8.508ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.823     4.539    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.616 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.288     6.904    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.985 r  BUFG/O
                         net (fo=5715, routed)        1.523     8.508    sys_clk
    SLICE_X162Y171       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDPE (Prop_fdpe_C_Q)         0.398     8.906 f  FDPE_1/Q
                         net (fo=2085, routed)        7.642    16.547    cordic_dac/sys_rst
    SLICE_X76Y137        FDCE                                         f  cordic_dac/sin_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    20.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699    22.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.078    22.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.706    24.287    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    24.360 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.177    26.537    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    26.614 r  BUFG/O
                         net (fo=5715, routed)        1.281    27.895    cordic_dac/out
    SLICE_X76Y137        FDCE                                         r  cordic_dac/sin_reg_reg[11]/C
                         clock pessimism              0.370    28.265    
                         clock uncertainty           -0.059    28.206    
    SLICE_X76Y137        FDCE (Recov_fdce_C_CLR)     -0.419    27.787    cordic_dac/sin_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         27.787    
                         arrival time                         -16.547    
  -------------------------------------------------------------------
                         slack                                 11.240    

Slack (MET) :             11.240ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cordic_dac/sin_reg_reg[13]/PRE
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (crg_clkout0 rise@20.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.040ns  (logic 0.398ns (4.950%)  route 7.642ns (95.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.895ns = ( 27.895 - 20.000 ) 
    Source Clock Delay      (SCD):    8.508ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.823     4.539    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.616 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.288     6.904    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.985 r  BUFG/O
                         net (fo=5715, routed)        1.523     8.508    sys_clk
    SLICE_X162Y171       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDPE (Prop_fdpe_C_Q)         0.398     8.906 f  FDPE_1/Q
                         net (fo=2085, routed)        7.642    16.547    cordic_dac/sys_rst
    SLICE_X77Y137        FDPE                                         f  cordic_dac/sin_reg_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    20.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699    22.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.078    22.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.706    24.287    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    24.360 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.177    26.537    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    26.614 r  BUFG/O
                         net (fo=5715, routed)        1.281    27.895    cordic_dac/out
    SLICE_X77Y137        FDPE                                         r  cordic_dac/sin_reg_reg[13]/C
                         clock pessimism              0.370    28.265    
                         clock uncertainty           -0.059    28.206    
    SLICE_X77Y137        FDPE (Recov_fdpe_C_PRE)     -0.419    27.787    cordic_dac/sin_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         27.787    
                         arrival time                         -16.547    
  -------------------------------------------------------------------
                         slack                                 11.240    

Slack (MET) :             11.240ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cordic_dac/sin_reg_reg[5]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (crg_clkout0 rise@20.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.040ns  (logic 0.398ns (4.950%)  route 7.642ns (95.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.895ns = ( 27.895 - 20.000 ) 
    Source Clock Delay      (SCD):    8.508ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, routed)           1.792     2.634    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.082     2.716 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.823     4.539    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.616 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.288     6.904    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.985 r  BUFG/O
                         net (fo=5715, routed)        1.523     8.508    sys_clk
    SLICE_X162Y171       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDPE (Prop_fdpe_C_Q)         0.398     8.906 f  FDPE_1/Q
                         net (fo=2085, routed)        7.642    16.547    cordic_dac/sys_rst
    SLICE_X76Y137        FDCE                                         f  cordic_dac/sin_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    20.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  IBUFDS/O
                         net (fo=1, routed)           1.699    22.503    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.078    22.581 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.706    24.287    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    24.360 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.177    26.537    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    26.614 r  BUFG/O
                         net (fo=5715, routed)        1.281    27.895    cordic_dac/out
    SLICE_X76Y137        FDCE                                         r  cordic_dac/sin_reg_reg[5]/C
                         clock pessimism              0.370    28.265    
                         clock uncertainty           -0.059    28.206    
    SLICE_X76Y137        FDCE (Recov_fdce_C_CLR)     -0.419    27.787    cordic_dac/sin_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         27.787    
                         arrival time                         -16.547    
  -------------------------------------------------------------------
                         slack                                 11.240    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.659ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cordic_dac/phase_acc_reg[16]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 0.148ns (5.903%)  route 2.359ns (94.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.130ns
    Source Clock Delay      (SCD):    3.451ns
    Clock Pessimism Removal (CPR):    0.686ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.750     1.813    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.863 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.927     2.789    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.815 r  BUFG/O
                         net (fo=5715, routed)        0.636     3.451    sys_clk
    SLICE_X162Y171       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDPE (Prop_fdpe_C_Q)         0.148     3.599 f  FDPE_1/Q
                         net (fo=2085, routed)        2.359     5.958    cordic_dac/sys_rst
    SLICE_X139Y159       FDCE                                         f  cordic_dac/phase_acc_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.027     2.181    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.234 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.005     3.239    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.268 r  BUFG/O
                         net (fo=5715, routed)        0.862     4.130    cordic_dac/out
    SLICE_X139Y159       FDCE                                         r  cordic_dac/phase_acc_reg[16]/C
                         clock pessimism             -0.686     3.444    
    SLICE_X139Y159       FDCE (Remov_fdce_C_CLR)     -0.145     3.299    cordic_dac/phase_acc_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.299    
                         arrival time                           5.958    
  -------------------------------------------------------------------
                         slack                                  2.659    

Slack (MET) :             2.659ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cordic_dac/phase_acc_reg[17]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 0.148ns (5.903%)  route 2.359ns (94.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.130ns
    Source Clock Delay      (SCD):    3.451ns
    Clock Pessimism Removal (CPR):    0.686ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.750     1.813    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.863 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.927     2.789    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.815 r  BUFG/O
                         net (fo=5715, routed)        0.636     3.451    sys_clk
    SLICE_X162Y171       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDPE (Prop_fdpe_C_Q)         0.148     3.599 f  FDPE_1/Q
                         net (fo=2085, routed)        2.359     5.958    cordic_dac/sys_rst
    SLICE_X139Y159       FDCE                                         f  cordic_dac/phase_acc_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.027     2.181    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.234 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.005     3.239    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.268 r  BUFG/O
                         net (fo=5715, routed)        0.862     4.130    cordic_dac/out
    SLICE_X139Y159       FDCE                                         r  cordic_dac/phase_acc_reg[17]/C
                         clock pessimism             -0.686     3.444    
    SLICE_X139Y159       FDCE (Remov_fdce_C_CLR)     -0.145     3.299    cordic_dac/phase_acc_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.299    
                         arrival time                           5.958    
  -------------------------------------------------------------------
                         slack                                  2.659    

Slack (MET) :             2.659ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cordic_dac/phase_acc_reg[18]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 0.148ns (5.903%)  route 2.359ns (94.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.130ns
    Source Clock Delay      (SCD):    3.451ns
    Clock Pessimism Removal (CPR):    0.686ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.750     1.813    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.863 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.927     2.789    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.815 r  BUFG/O
                         net (fo=5715, routed)        0.636     3.451    sys_clk
    SLICE_X162Y171       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDPE (Prop_fdpe_C_Q)         0.148     3.599 f  FDPE_1/Q
                         net (fo=2085, routed)        2.359     5.958    cordic_dac/sys_rst
    SLICE_X139Y159       FDCE                                         f  cordic_dac/phase_acc_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.027     2.181    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.234 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.005     3.239    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.268 r  BUFG/O
                         net (fo=5715, routed)        0.862     4.130    cordic_dac/out
    SLICE_X139Y159       FDCE                                         r  cordic_dac/phase_acc_reg[18]/C
                         clock pessimism             -0.686     3.444    
    SLICE_X139Y159       FDCE (Remov_fdce_C_CLR)     -0.145     3.299    cordic_dac/phase_acc_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.299    
                         arrival time                           5.958    
  -------------------------------------------------------------------
                         slack                                  2.659    

Slack (MET) :             2.750ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cordic_dac/phase_acc_reg[12]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        2.598ns  (logic 0.148ns (5.698%)  route 2.450ns (94.302%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.130ns
    Source Clock Delay      (SCD):    3.451ns
    Clock Pessimism Removal (CPR):    0.686ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.750     1.813    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.863 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.927     2.789    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.815 r  BUFG/O
                         net (fo=5715, routed)        0.636     3.451    sys_clk
    SLICE_X162Y171       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDPE (Prop_fdpe_C_Q)         0.148     3.599 f  FDPE_1/Q
                         net (fo=2085, routed)        2.450     6.048    cordic_dac/sys_rst
    SLICE_X139Y158       FDCE                                         f  cordic_dac/phase_acc_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.027     2.181    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.234 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.005     3.239    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.268 r  BUFG/O
                         net (fo=5715, routed)        0.862     4.130    cordic_dac/out
    SLICE_X139Y158       FDCE                                         r  cordic_dac/phase_acc_reg[12]/C
                         clock pessimism             -0.686     3.444    
    SLICE_X139Y158       FDCE (Remov_fdce_C_CLR)     -0.145     3.299    cordic_dac/phase_acc_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.299    
                         arrival time                           6.048    
  -------------------------------------------------------------------
                         slack                                  2.750    

Slack (MET) :             2.750ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cordic_dac/phase_acc_reg[13]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        2.598ns  (logic 0.148ns (5.698%)  route 2.450ns (94.302%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.130ns
    Source Clock Delay      (SCD):    3.451ns
    Clock Pessimism Removal (CPR):    0.686ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.750     1.813    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.863 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.927     2.789    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.815 r  BUFG/O
                         net (fo=5715, routed)        0.636     3.451    sys_clk
    SLICE_X162Y171       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDPE (Prop_fdpe_C_Q)         0.148     3.599 f  FDPE_1/Q
                         net (fo=2085, routed)        2.450     6.048    cordic_dac/sys_rst
    SLICE_X139Y158       FDCE                                         f  cordic_dac/phase_acc_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.027     2.181    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.234 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.005     3.239    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.268 r  BUFG/O
                         net (fo=5715, routed)        0.862     4.130    cordic_dac/out
    SLICE_X139Y158       FDCE                                         r  cordic_dac/phase_acc_reg[13]/C
                         clock pessimism             -0.686     3.444    
    SLICE_X139Y158       FDCE (Remov_fdce_C_CLR)     -0.145     3.299    cordic_dac/phase_acc_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.299    
                         arrival time                           6.048    
  -------------------------------------------------------------------
                         slack                                  2.750    

Slack (MET) :             2.750ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cordic_dac/phase_acc_reg[14]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        2.598ns  (logic 0.148ns (5.698%)  route 2.450ns (94.302%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.130ns
    Source Clock Delay      (SCD):    3.451ns
    Clock Pessimism Removal (CPR):    0.686ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.750     1.813    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.863 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.927     2.789    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.815 r  BUFG/O
                         net (fo=5715, routed)        0.636     3.451    sys_clk
    SLICE_X162Y171       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDPE (Prop_fdpe_C_Q)         0.148     3.599 f  FDPE_1/Q
                         net (fo=2085, routed)        2.450     6.048    cordic_dac/sys_rst
    SLICE_X139Y158       FDCE                                         f  cordic_dac/phase_acc_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.027     2.181    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.234 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.005     3.239    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.268 r  BUFG/O
                         net (fo=5715, routed)        0.862     4.130    cordic_dac/out
    SLICE_X139Y158       FDCE                                         r  cordic_dac/phase_acc_reg[14]/C
                         clock pessimism             -0.686     3.444    
    SLICE_X139Y158       FDCE (Remov_fdce_C_CLR)     -0.145     3.299    cordic_dac/phase_acc_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.299    
                         arrival time                           6.048    
  -------------------------------------------------------------------
                         slack                                  2.750    

Slack (MET) :             2.750ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cordic_dac/phase_acc_reg[15]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        2.598ns  (logic 0.148ns (5.698%)  route 2.450ns (94.302%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.130ns
    Source Clock Delay      (SCD):    3.451ns
    Clock Pessimism Removal (CPR):    0.686ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.750     1.813    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.863 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.927     2.789    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.815 r  BUFG/O
                         net (fo=5715, routed)        0.636     3.451    sys_clk
    SLICE_X162Y171       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDPE (Prop_fdpe_C_Q)         0.148     3.599 f  FDPE_1/Q
                         net (fo=2085, routed)        2.450     6.048    cordic_dac/sys_rst
    SLICE_X139Y158       FDCE                                         f  cordic_dac/phase_acc_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.027     2.181    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.234 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.005     3.239    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.268 r  BUFG/O
                         net (fo=5715, routed)        0.862     4.130    cordic_dac/out
    SLICE_X139Y158       FDCE                                         r  cordic_dac/phase_acc_reg[15]/C
                         clock pessimism             -0.686     3.444    
    SLICE_X139Y158       FDCE (Remov_fdce_C_CLR)     -0.145     3.299    cordic_dac/phase_acc_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.299    
                         arrival time                           6.048    
  -------------------------------------------------------------------
                         slack                                  2.750    

Slack (MET) :             2.812ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cordic_dac/phase_acc_reg[10]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        2.660ns  (logic 0.148ns (5.564%)  route 2.512ns (94.436%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.130ns
    Source Clock Delay      (SCD):    3.451ns
    Clock Pessimism Removal (CPR):    0.686ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.750     1.813    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.863 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.927     2.789    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.815 r  BUFG/O
                         net (fo=5715, routed)        0.636     3.451    sys_clk
    SLICE_X162Y171       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDPE (Prop_fdpe_C_Q)         0.148     3.599 f  FDPE_1/Q
                         net (fo=2085, routed)        2.512     6.111    cordic_dac/sys_rst
    SLICE_X139Y157       FDCE                                         f  cordic_dac/phase_acc_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.027     2.181    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.234 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.005     3.239    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.268 r  BUFG/O
                         net (fo=5715, routed)        0.862     4.130    cordic_dac/out
    SLICE_X139Y157       FDCE                                         r  cordic_dac/phase_acc_reg[10]/C
                         clock pessimism             -0.686     3.444    
    SLICE_X139Y157       FDCE (Remov_fdce_C_CLR)     -0.145     3.299    cordic_dac/phase_acc_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.299    
                         arrival time                           6.111    
  -------------------------------------------------------------------
                         slack                                  2.812    

Slack (MET) :             2.812ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cordic_dac/phase_acc_reg[11]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        2.660ns  (logic 0.148ns (5.564%)  route 2.512ns (94.436%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.130ns
    Source Clock Delay      (SCD):    3.451ns
    Clock Pessimism Removal (CPR):    0.686ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.750     1.813    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.863 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.927     2.789    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.815 r  BUFG/O
                         net (fo=5715, routed)        0.636     3.451    sys_clk
    SLICE_X162Y171       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDPE (Prop_fdpe_C_Q)         0.148     3.599 f  FDPE_1/Q
                         net (fo=2085, routed)        2.512     6.111    cordic_dac/sys_rst
    SLICE_X139Y157       FDCE                                         f  cordic_dac/phase_acc_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.027     2.181    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.234 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.005     3.239    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.268 r  BUFG/O
                         net (fo=5715, routed)        0.862     4.130    cordic_dac/out
    SLICE_X139Y157       FDCE                                         r  cordic_dac/phase_acc_reg[11]/C
                         clock pessimism             -0.686     3.444    
    SLICE_X139Y157       FDCE (Remov_fdce_C_CLR)     -0.145     3.299    cordic_dac/phase_acc_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.299    
                         arrival time                           6.111    
  -------------------------------------------------------------------
                         slack                                  2.812    

Slack (MET) :             2.812ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cordic_dac/phase_acc_reg[8]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        2.660ns  (logic 0.148ns (5.564%)  route 2.512ns (94.436%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.130ns
    Source Clock Delay      (SCD):    3.451ns
    Clock Pessimism Removal (CPR):    0.686ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, routed)           0.676     1.036    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.063 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.750     1.813    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.863 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.927     2.789    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.815 r  BUFG/O
                         net (fo=5715, routed)        0.636     3.451    sys_clk
    SLICE_X162Y171       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDPE (Prop_fdpe_C_Q)         0.148     3.599 f  FDPE_1/Q
                         net (fo=2085, routed)        2.512     6.111    cordic_dac/sys_rst
    SLICE_X139Y157       FDCE                                         f  cordic_dac/phase_acc_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, routed)           0.734     1.124    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.154 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.027     2.181    crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.234 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.005     3.239    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.268 r  BUFG/O
                         net (fo=5715, routed)        0.862     4.130    cordic_dac/out
    SLICE_X139Y157       FDCE                                         r  cordic_dac/phase_acc_reg[8]/C
                         clock pessimism             -0.686     3.444    
    SLICE_X139Y157       FDCE (Remov_fdce_C_CLR)     -0.145     3.299    cordic_dac/phase_acc_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.299    
                         arrival time                           6.111    
  -------------------------------------------------------------------
                         slack                                  2.812    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+--------------+----------------+----------+---------------+---------+---------------+---------+-------------+
Reference | Input        | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal    |
Clock     | Port         | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock       |
----------+--------------+----------------+----------+---------------+---------+---------------+---------+-------------+
clk200_p  | serial_rx    | FDRE           | -        |     0.880 (r) | FAST    |     2.160 (r) | SLOW    | crg_clkout0 |
clk200_p  | ddram_dq[0]  | ISERDESE2 (IO) | VARIABLE |    -2.633 (r) | FAST    |     7.286 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[0]  | ISERDESE2 (IO) | VARIABLE |    -2.561 (f) | FAST    |     7.286 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[1]  | ISERDESE2 (IO) | VARIABLE |    -2.641 (r) | FAST    |     7.292 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[1]  | ISERDESE2 (IO) | VARIABLE |    -2.569 (f) | FAST    |     7.292 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[2]  | ISERDESE2 (IO) | VARIABLE |    -2.608 (r) | FAST    |     7.260 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[2]  | ISERDESE2 (IO) | VARIABLE |    -2.536 (f) | FAST    |     7.260 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[3]  | ISERDESE2 (IO) | VARIABLE |    -2.642 (r) | FAST    |     7.291 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[3]  | ISERDESE2 (IO) | VARIABLE |    -2.570 (f) | FAST    |     7.291 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[4]  | ISERDESE2 (IO) | VARIABLE |    -2.622 (r) | FAST    |     7.274 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[4]  | ISERDESE2 (IO) | VARIABLE |    -2.550 (f) | FAST    |     7.274 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[5]  | ISERDESE2 (IO) | VARIABLE |    -2.635 (r) | FAST    |     7.287 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[5]  | ISERDESE2 (IO) | VARIABLE |    -2.563 (f) | FAST    |     7.287 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[6]  | ISERDESE2 (IO) | VARIABLE |    -2.619 (r) | FAST    |     7.271 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[6]  | ISERDESE2 (IO) | VARIABLE |    -2.547 (f) | FAST    |     7.271 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[7]  | ISERDESE2 (IO) | VARIABLE |    -2.639 (r) | FAST    |     7.290 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[7]  | ISERDESE2 (IO) | VARIABLE |    -2.567 (f) | FAST    |     7.290 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[8]  | ISERDESE2 (IO) | VARIABLE |    -2.649 (r) | FAST    |     7.294 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[8]  | ISERDESE2 (IO) | VARIABLE |    -2.577 (f) | FAST    |     7.294 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[9]  | ISERDESE2 (IO) | VARIABLE |    -2.645 (r) | FAST    |     7.290 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[9]  | ISERDESE2 (IO) | VARIABLE |    -2.573 (f) | FAST    |     7.290 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[10] | ISERDESE2 (IO) | VARIABLE |    -2.648 (r) | FAST    |     7.296 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[10] | ISERDESE2 (IO) | VARIABLE |    -2.576 (f) | FAST    |     7.296 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[11] | ISERDESE2 (IO) | VARIABLE |    -2.663 (r) | FAST    |     7.308 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[11] | ISERDESE2 (IO) | VARIABLE |    -2.591 (f) | FAST    |     7.308 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[12] | ISERDESE2 (IO) | VARIABLE |    -2.638 (r) | FAST    |     7.286 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[12] | ISERDESE2 (IO) | VARIABLE |    -2.566 (f) | FAST    |     7.286 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[13] | ISERDESE2 (IO) | VARIABLE |    -2.668 (r) | FAST    |     7.313 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[13] | ISERDESE2 (IO) | VARIABLE |    -2.596 (f) | FAST    |     7.313 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[14] | ISERDESE2 (IO) | VARIABLE |    -2.636 (r) | FAST    |     7.285 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[14] | ISERDESE2 (IO) | VARIABLE |    -2.564 (f) | FAST    |     7.285 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[15] | ISERDESE2 (IO) | VARIABLE |    -2.651 (r) | FAST    |     7.295 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[15] | ISERDESE2 (IO) | VARIABLE |    -2.579 (f) | FAST    |     7.295 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[16] | ISERDESE2 (IO) | VARIABLE |    -2.661 (r) | FAST    |     7.309 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[16] | ISERDESE2 (IO) | VARIABLE |    -2.589 (f) | FAST    |     7.309 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[17] | ISERDESE2 (IO) | VARIABLE |    -2.633 (r) | FAST    |     7.279 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[17] | ISERDESE2 (IO) | VARIABLE |    -2.561 (f) | FAST    |     7.279 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[18] | ISERDESE2 (IO) | VARIABLE |    -2.643 (r) | FAST    |     7.288 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[18] | ISERDESE2 (IO) | VARIABLE |    -2.571 (f) | FAST    |     7.288 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[19] | ISERDESE2 (IO) | VARIABLE |    -2.647 (r) | FAST    |     7.295 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[19] | ISERDESE2 (IO) | VARIABLE |    -2.575 (f) | FAST    |     7.295 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[20] | ISERDESE2 (IO) | VARIABLE |    -2.642 (r) | FAST    |     7.288 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[20] | ISERDESE2 (IO) | VARIABLE |    -2.570 (f) | FAST    |     7.288 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[21] | ISERDESE2 (IO) | VARIABLE |    -2.648 (r) | FAST    |     7.297 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[21] | ISERDESE2 (IO) | VARIABLE |    -2.576 (f) | FAST    |     7.297 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[22] | ISERDESE2 (IO) | VARIABLE |    -2.650 (r) | FAST    |     7.294 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[22] | ISERDESE2 (IO) | VARIABLE |    -2.578 (f) | FAST    |     7.294 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[23] | ISERDESE2 (IO) | VARIABLE |    -2.653 (r) | FAST    |     7.301 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[23] | ISERDESE2 (IO) | VARIABLE |    -2.581 (f) | FAST    |     7.301 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[24] | ISERDESE2 (IO) | VARIABLE |    -2.634 (r) | FAST    |     7.286 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[24] | ISERDESE2 (IO) | VARIABLE |    -2.562 (f) | FAST    |     7.286 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[25] | ISERDESE2 (IO) | VARIABLE |    -2.625 (r) | FAST    |     7.274 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[25] | ISERDESE2 (IO) | VARIABLE |    -2.553 (f) | FAST    |     7.274 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[26] | ISERDESE2 (IO) | VARIABLE |    -2.623 (r) | FAST    |     7.275 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[26] | ISERDESE2 (IO) | VARIABLE |    -2.551 (f) | FAST    |     7.275 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[27] | ISERDESE2 (IO) | VARIABLE |    -2.643 (r) | FAST    |     7.294 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[27] | ISERDESE2 (IO) | VARIABLE |    -2.571 (f) | FAST    |     7.294 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[28] | ISERDESE2 (IO) | VARIABLE |    -2.626 (r) | FAST    |     7.278 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[28] | ISERDESE2 (IO) | VARIABLE |    -2.554 (f) | FAST    |     7.278 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[29] | ISERDESE2 (IO) | VARIABLE |    -2.637 (r) | FAST    |     7.288 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[29] | ISERDESE2 (IO) | VARIABLE |    -2.565 (f) | FAST    |     7.288 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[30] | ISERDESE2 (IO) | VARIABLE |    -2.624 (r) | FAST    |     7.276 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[30] | ISERDESE2 (IO) | VARIABLE |    -2.552 (f) | FAST    |     7.276 (f) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[31] | ISERDESE2 (IO) | VARIABLE |    -2.632 (r) | FAST    |     7.284 (r) | SLOW    | crg_clkout1 |
clk200_p  | ddram_dq[31] | ISERDESE2 (IO) | VARIABLE |    -2.560 (f) | FAST    |     7.284 (f) | SLOW    | crg_clkout1 |
----------+--------------+----------------+----------+---------------+---------+---------------+---------+-------------+


Output Ports Clock-to-out

----------+----------------+----------------+-------+----------------+---------+----------------+---------+-------------+
Reference | Output         | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal    |
Clock     | Port           | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock       |
----------+----------------+----------------+-------+----------------+---------+----------------+---------+-------------+
clk200_p  | da1_clk        | ODDR (IO)      | -     |     12.568 (r) | SLOW    |      4.856 (r) | FAST    | crg_clkout0 |
clk200_p  | da1_clk        | ODDR (IO)      | -     |     12.568 (f) | SLOW    |      4.856 (f) | FAST    | crg_clkout0 |
clk200_p  | da1_data[0]    | ODDR (IO)      | -     |     12.428 (r) | SLOW    |      4.798 (r) | FAST    | crg_clkout0 |
clk200_p  | da1_data[0]    | ODDR (IO)      | -     |     12.428 (f) | SLOW    |      4.798 (f) | FAST    | crg_clkout0 |
clk200_p  | da1_data[1]    | ODDR (IO)      | -     |     12.424 (r) | SLOW    |      4.793 (r) | FAST    | crg_clkout0 |
clk200_p  | da1_data[1]    | ODDR (IO)      | -     |     12.424 (f) | SLOW    |      4.793 (f) | FAST    | crg_clkout0 |
clk200_p  | da1_data[2]    | ODDR (IO)      | -     |     12.420 (r) | SLOW    |      4.792 (r) | FAST    | crg_clkout0 |
clk200_p  | da1_data[2]    | ODDR (IO)      | -     |     12.420 (f) | SLOW    |      4.792 (f) | FAST    | crg_clkout0 |
clk200_p  | da1_data[3]    | ODDR (IO)      | -     |     12.422 (r) | SLOW    |      4.795 (r) | FAST    | crg_clkout0 |
clk200_p  | da1_data[3]    | ODDR (IO)      | -     |     12.422 (f) | SLOW    |      4.795 (f) | FAST    | crg_clkout0 |
clk200_p  | da1_data[4]    | ODDR (IO)      | -     |     12.431 (r) | SLOW    |      4.801 (r) | FAST    | crg_clkout0 |
clk200_p  | da1_data[4]    | ODDR (IO)      | -     |     12.431 (f) | SLOW    |      4.801 (f) | FAST    | crg_clkout0 |
clk200_p  | da1_data[5]    | ODDR (IO)      | -     |     12.435 (r) | SLOW    |      4.805 (r) | FAST    | crg_clkout0 |
clk200_p  | da1_data[5]    | ODDR (IO)      | -     |     12.435 (f) | SLOW    |      4.805 (f) | FAST    | crg_clkout0 |
clk200_p  | da1_data[6]    | ODDR (IO)      | -     |     12.432 (r) | SLOW    |      4.805 (r) | FAST    | crg_clkout0 |
clk200_p  | da1_data[6]    | ODDR (IO)      | -     |     12.432 (f) | SLOW    |      4.805 (f) | FAST    | crg_clkout0 |
clk200_p  | da1_data[7]    | ODDR (IO)      | -     |     12.440 (r) | SLOW    |      4.813 (r) | FAST    | crg_clkout0 |
clk200_p  | da1_data[7]    | ODDR (IO)      | -     |     12.440 (f) | SLOW    |      4.813 (f) | FAST    | crg_clkout0 |
clk200_p  | da1_data[8]    | ODDR (IO)      | -     |     12.528 (r) | SLOW    |      4.822 (r) | FAST    | crg_clkout0 |
clk200_p  | da1_data[8]    | ODDR (IO)      | -     |     12.528 (f) | SLOW    |      4.822 (f) | FAST    | crg_clkout0 |
clk200_p  | da1_data[9]    | ODDR (IO)      | -     |     12.528 (r) | SLOW    |      4.822 (r) | FAST    | crg_clkout0 |
clk200_p  | da1_data[9]    | ODDR (IO)      | -     |     12.528 (f) | SLOW    |      4.822 (f) | FAST    | crg_clkout0 |
clk200_p  | da1_data[10]   | ODDR (IO)      | -     |     12.409 (r) | SLOW    |      4.781 (r) | FAST    | crg_clkout0 |
clk200_p  | da1_data[10]   | ODDR (IO)      | -     |     12.409 (f) | SLOW    |      4.781 (f) | FAST    | crg_clkout0 |
clk200_p  | da1_data[11]   | ODDR (IO)      | -     |     12.410 (r) | SLOW    |      4.782 (r) | FAST    | crg_clkout0 |
clk200_p  | da1_data[11]   | ODDR (IO)      | -     |     12.410 (f) | SLOW    |      4.782 (f) | FAST    | crg_clkout0 |
clk200_p  | da1_data[12]   | ODDR (IO)      | -     |     12.527 (r) | SLOW    |      4.821 (r) | FAST    | crg_clkout0 |
clk200_p  | da1_data[12]   | ODDR (IO)      | -     |     12.527 (f) | SLOW    |      4.821 (f) | FAST    | crg_clkout0 |
clk200_p  | da1_data[13]   | ODDR (IO)      | -     |     12.530 (r) | SLOW    |      4.824 (r) | FAST    | crg_clkout0 |
clk200_p  | da1_data[13]   | ODDR (IO)      | -     |     12.530 (f) | SLOW    |      4.824 (f) | FAST    | crg_clkout0 |
clk200_p  | da1_wrt        | ODDR (IO)      | -     |     12.407 (r) | SLOW    |      4.776 (r) | FAST    | crg_clkout0 |
clk200_p  | da1_wrt        | ODDR (IO)      | -     |     12.407 (f) | SLOW    |      4.776 (f) | FAST    | crg_clkout0 |
clk200_p  | da2_clk        | ODDR (IO)      | -     |     12.436 (r) | SLOW    |      4.806 (r) | FAST    | crg_clkout0 |
clk200_p  | da2_clk        | ODDR (IO)      | -     |     12.436 (f) | SLOW    |      4.806 (f) | FAST    | crg_clkout0 |
clk200_p  | da2_data[0]    | ODDR (IO)      | -     |     12.366 (r) | SLOW    |      4.735 (r) | FAST    | crg_clkout0 |
clk200_p  | da2_data[0]    | ODDR (IO)      | -     |     12.366 (f) | SLOW    |      4.735 (f) | FAST    | crg_clkout0 |
clk200_p  | da2_data[1]    | ODDR (IO)      | -     |     12.381 (r) | SLOW    |      4.750 (r) | FAST    | crg_clkout0 |
clk200_p  | da2_data[1]    | ODDR (IO)      | -     |     12.381 (f) | SLOW    |      4.750 (f) | FAST    | crg_clkout0 |
clk200_p  | da2_data[2]    | ODDR (IO)      | -     |     12.378 (r) | SLOW    |      4.745 (r) | FAST    | crg_clkout0 |
clk200_p  | da2_data[2]    | ODDR (IO)      | -     |     12.378 (f) | SLOW    |      4.745 (f) | FAST    | crg_clkout0 |
clk200_p  | da2_data[3]    | ODDR (IO)      | -     |     12.381 (r) | SLOW    |      4.749 (r) | FAST    | crg_clkout0 |
clk200_p  | da2_data[3]    | ODDR (IO)      | -     |     12.381 (f) | SLOW    |      4.749 (f) | FAST    | crg_clkout0 |
clk200_p  | da2_data[4]    | ODDR (IO)      | -     |     12.422 (r) | SLOW    |      4.788 (r) | FAST    | crg_clkout0 |
clk200_p  | da2_data[4]    | ODDR (IO)      | -     |     12.422 (f) | SLOW    |      4.788 (f) | FAST    | crg_clkout0 |
clk200_p  | da2_data[5]    | ODDR (IO)      | -     |     12.425 (r) | SLOW    |      4.791 (r) | FAST    | crg_clkout0 |
clk200_p  | da2_data[5]    | ODDR (IO)      | -     |     12.425 (f) | SLOW    |      4.791 (f) | FAST    | crg_clkout0 |
clk200_p  | da2_data[6]    | ODDR (IO)      | -     |     12.416 (r) | SLOW    |      4.790 (r) | FAST    | crg_clkout0 |
clk200_p  | da2_data[6]    | ODDR (IO)      | -     |     12.416 (f) | SLOW    |      4.790 (f) | FAST    | crg_clkout0 |
clk200_p  | da2_data[7]    | ODDR (IO)      | -     |     12.414 (r) | SLOW    |      4.787 (r) | FAST    | crg_clkout0 |
clk200_p  | da2_data[7]    | ODDR (IO)      | -     |     12.414 (f) | SLOW    |      4.787 (f) | FAST    | crg_clkout0 |
clk200_p  | da2_data[8]    | ODDR (IO)      | -     |     12.403 (r) | SLOW    |      4.777 (r) | FAST    | crg_clkout0 |
clk200_p  | da2_data[8]    | ODDR (IO)      | -     |     12.403 (f) | SLOW    |      4.777 (f) | FAST    | crg_clkout0 |
clk200_p  | da2_data[9]    | ODDR (IO)      | -     |     12.405 (r) | SLOW    |      4.778 (r) | FAST    | crg_clkout0 |
clk200_p  | da2_data[9]    | ODDR (IO)      | -     |     12.405 (f) | SLOW    |      4.778 (f) | FAST    | crg_clkout0 |
clk200_p  | da2_data[10]   | ODDR (IO)      | -     |     12.431 (r) | SLOW    |      4.802 (r) | FAST    | crg_clkout0 |
clk200_p  | da2_data[10]   | ODDR (IO)      | -     |     12.431 (f) | SLOW    |      4.802 (f) | FAST    | crg_clkout0 |
clk200_p  | da2_data[11]   | ODDR (IO)      | -     |     12.427 (r) | SLOW    |      4.798 (r) | FAST    | crg_clkout0 |
clk200_p  | da2_data[11]   | ODDR (IO)      | -     |     12.427 (f) | SLOW    |      4.798 (f) | FAST    | crg_clkout0 |
clk200_p  | da2_data[12]   | ODDR (IO)      | -     |     12.419 (r) | SLOW    |      4.786 (r) | FAST    | crg_clkout0 |
clk200_p  | da2_data[12]   | ODDR (IO)      | -     |     12.419 (f) | SLOW    |      4.786 (f) | FAST    | crg_clkout0 |
clk200_p  | da2_data[13]   | ODDR (IO)      | -     |     12.411 (r) | SLOW    |      4.778 (r) | FAST    | crg_clkout0 |
clk200_p  | da2_data[13]   | ODDR (IO)      | -     |     12.411 (f) | SLOW    |      4.778 (f) | FAST    | crg_clkout0 |
clk200_p  | da2_wrt        | ODDR (IO)      | -     |     12.424 (r) | SLOW    |      4.793 (r) | FAST    | crg_clkout0 |
clk200_p  | da2_wrt        | ODDR (IO)      | -     |     12.424 (f) | SLOW    |      4.793 (f) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[0]    | FDRE           | -     |     14.735 (r) | SLOW    |      5.499 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[1]    | FDRE           | -     |     14.247 (r) | SLOW    |      5.238 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[2]    | FDRE           | -     |     14.854 (r) | SLOW    |      5.587 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[3]    | FDRE           | -     |     14.009 (r) | SLOW    |      5.111 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[4]    | FDRE           | -     |     14.617 (r) | SLOW    |      5.448 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[5]    | FDRE           | -     |     14.137 (r) | SLOW    |      5.189 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[6]    | FDRE           | -     |     14.964 (r) | SLOW    |      5.631 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[7]    | FDRE           | -     |     14.377 (r) | SLOW    |      5.308 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[8]    | FDRE           | -     |     13.466 (r) | SLOW    |      4.815 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[9]    | FDRE           | -     |     13.436 (r) | SLOW    |      4.794 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[10]   | FDRE           | -     |     13.992 (r) | SLOW    |      5.077 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[11]   | FDRE           | -     |     13.585 (r) | SLOW    |      4.865 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[12]   | FDRE           | -     |     13.761 (r) | SLOW    |      4.983 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[13]   | FDRE           | -     |     13.695 (r) | SLOW    |      4.914 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[14]   | FDRE           | -     |     13.880 (r) | SLOW    |      5.047 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[15]   | FDRE           | -     |     13.326 (r) | SLOW    |      4.734 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[16]   | FDRE           | -     |     13.613 (r) | SLOW    |      4.849 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[17]   | FDRE           | -     |     13.230 (r) | SLOW    |      4.681 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[18]   | FDRE           | -     |     12.830 (r) | SLOW    |      4.467 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[19]   | FDRE           | -     |     13.606 (r) | SLOW    |      4.856 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[20]   | FDRE           | -     |     12.819 (r) | SLOW    |      4.467 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[21]   | FDRE           | -     |     13.360 (r) | SLOW    |      4.725 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[22]   | FDRE           | -     |     13.048 (r) | SLOW    |      4.574 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[23]   | FDRE           | -     |     13.496 (r) | SLOW    |      4.796 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[24]   | FDRE           | -     |     13.975 (r) | SLOW    |      5.067 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[25]   | FDRE           | -     |     13.730 (r) | SLOW    |      4.948 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[26]   | FDRE           | -     |     14.085 (r) | SLOW    |      5.132 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[27]   | FDRE           | -     |     14.231 (r) | SLOW    |      5.192 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[28]   | FDRE           | -     |     14.347 (r) | SLOW    |      5.271 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[29]   | FDRE           | -     |     14.584 (r) | SLOW    |      5.380 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[30]   | FDRE           | -     |     14.694 (r) | SLOW    |      5.446 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dq[31]   | FDRE           | -     |     14.341 (r) | SLOW    |      5.256 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dqs_n[0] | FDRE           | -     |     13.551 (r) | SLOW    |      4.863 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dqs_n[1] | FDRE           | -     |     13.206 (r) | SLOW    |      4.659 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dqs_n[2] | FDRE           | -     |     12.715 (r) | SLOW    |      4.403 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dqs_n[3] | FDRE           | -     |     13.059 (r) | SLOW    |      4.587 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dqs_p[0] | FDRE           | -     |     13.552 (r) | SLOW    |      4.862 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dqs_p[1] | FDRE           | -     |     13.207 (r) | SLOW    |      4.662 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dqs_p[2] | FDRE           | -     |     12.716 (r) | SLOW    |      4.407 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_dqs_p[3] | FDRE           | -     |     13.060 (r) | SLOW    |      4.589 (r) | FAST    | crg_clkout0 |
clk200_p  | serial_tx      | FDSE           | -     |     19.047 (r) | SLOW    |      8.136 (r) | FAST    | crg_clkout0 |
clk200_p  | user_led0      | FDRE           | -     |     16.629 (r) | SLOW    |      6.731 (r) | FAST    | crg_clkout0 |
clk200_p  | ddram_a[0]     | OSERDESE2 (IO) | -     |     10.374 (r) | SLOW    |      4.113 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_a[1]     | OSERDESE2 (IO) | -     |     10.402 (r) | SLOW    |      4.138 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_a[2]     | OSERDESE2 (IO) | -     |     10.381 (r) | SLOW    |      4.121 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_a[3]     | OSERDESE2 (IO) | -     |     10.388 (r) | SLOW    |      4.128 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_a[4]     | OSERDESE2 (IO) | -     |     10.404 (r) | SLOW    |      4.140 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_a[5]     | OSERDESE2 (IO) | -     |     10.362 (r) | SLOW    |      4.098 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_a[6]     | OSERDESE2 (IO) | -     |     10.385 (r) | SLOW    |      4.119 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_a[7]     | OSERDESE2 (IO) | -     |     10.371 (r) | SLOW    |      4.105 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_a[8]     | OSERDESE2 (IO) | -     |     10.382 (r) | SLOW    |      4.115 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_a[9]     | OSERDESE2 (IO) | -     |     10.376 (r) | SLOW    |      4.109 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_a[10]    | OSERDESE2 (IO) | -     |     10.394 (r) | SLOW    |      4.128 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_a[11]    | OSERDESE2 (IO) | -     |     10.385 (r) | SLOW    |      4.119 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_a[12]    | OSERDESE2 (IO) | -     |     10.393 (r) | SLOW    |      4.127 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_a[13]    | OSERDESE2 (IO) | -     |     10.377 (r) | SLOW    |      4.111 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_a[14]    | OSERDESE2 (IO) | -     |     10.374 (r) | SLOW    |      4.110 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_ba[0]    | OSERDESE2 (IO) | -     |     10.383 (r) | SLOW    |      4.122 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_ba[1]    | OSERDESE2 (IO) | -     |     10.379 (r) | SLOW    |      4.118 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_ba[2]    | OSERDESE2 (IO) | -     |     10.371 (r) | SLOW    |      4.110 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_cas_n    | OSERDESE2 (IO) | -     |     10.361 (r) | SLOW    |      4.102 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_cke      | OSERDESE2 (IO) | -     |     10.346 (r) | SLOW    |      4.086 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_clk_n    | OSERDESE2 (IO) | -     |     10.489 (r) | SLOW    |      4.068 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_clk_p    | OSERDESE2 (IO) | -     |     10.488 (r) | SLOW    |      4.067 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_cs_n     | OSERDESE2 (IO) | -     |     10.394 (r) | SLOW    |      4.130 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dm[0]    | OSERDESE2 (IO) | -     |     10.344 (r) | SLOW    |      4.089 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dm[1]    | OSERDESE2 (IO) | -     |     10.330 (r) | SLOW    |      4.078 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dm[2]    | OSERDESE2 (IO) | -     |     10.327 (r) | SLOW    |      4.078 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dm[3]    | OSERDESE2 (IO) | -     |     10.347 (r) | SLOW    |      4.091 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[0]    | OSERDESE2 (IO) | -     |     11.319 (r) | SLOW    |      3.777 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[1]    | OSERDESE2 (IO) | -     |     11.317 (r) | SLOW    |      3.768 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[2]    | OSERDESE2 (IO) | -     |     11.319 (r) | SLOW    |      3.804 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[3]    | OSERDESE2 (IO) | -     |     11.315 (r) | SLOW    |      3.767 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[4]    | OSERDESE2 (IO) | -     |     11.319 (r) | SLOW    |      3.789 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[5]    | OSERDESE2 (IO) | -     |     11.317 (r) | SLOW    |      3.773 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[6]    | OSERDESE2 (IO) | -     |     11.319 (r) | SLOW    |      3.793 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[7]    | OSERDESE2 (IO) | -     |     11.317 (r) | SLOW    |      3.770 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[8]    | OSERDESE2 (IO) | -     |     11.305 (r) | SLOW    |      3.748 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[9]    | OSERDESE2 (IO) | -     |     11.305 (r) | SLOW    |      3.752 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[10]   | OSERDESE2 (IO) | -     |     11.312 (r) | SLOW    |      3.757 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[11]   | OSERDESE2 (IO) | -     |     11.306 (r) | SLOW    |      3.736 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[12]   | OSERDESE2 (IO) | -     |     11.312 (r) | SLOW    |      3.767 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[13]   | OSERDESE2 (IO) | -     |     11.306 (r) | SLOW    |      3.732 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[14]   | OSERDESE2 (IO) | -     |     11.312 (r) | SLOW    |      3.768 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[15]   | OSERDESE2 (IO) | -     |     11.303 (r) | SLOW    |      3.744 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[16]   | OSERDESE2 (IO) | -     |     11.312 (r) | SLOW    |      3.744 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[17]   | OSERDESE2 (IO) | -     |     11.309 (r) | SLOW    |      3.770 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[18]   | OSERDESE2 (IO) | -     |     11.305 (r) | SLOW    |      3.754 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[19]   | OSERDESE2 (IO) | -     |     11.312 (r) | SLOW    |      3.758 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[20]   | OSERDESE2 (IO) | -     |     11.305 (r) | SLOW    |      3.754 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[21]   | OSERDESE2 (IO) | -     |     11.312 (r) | SLOW    |      3.756 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[22]   | OSERDESE2 (IO) | -     |     11.303 (r) | SLOW    |      3.745 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[23]   | OSERDESE2 (IO) | -     |     11.312 (r) | SLOW    |      3.752 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[24]   | OSERDESE2 (IO) | -     |     11.317 (r) | SLOW    |      3.774 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[25]   | OSERDESE2 (IO) | -     |     11.315 (r) | SLOW    |      3.784 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[26]   | OSERDESE2 (IO) | -     |     11.317 (r) | SLOW    |      3.786 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[27]   | OSERDESE2 (IO) | -     |     11.317 (r) | SLOW    |      3.766 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[28]   | OSERDESE2 (IO) | -     |     11.319 (r) | SLOW    |      3.785 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[29]   | OSERDESE2 (IO) | -     |     11.319 (r) | SLOW    |      3.776 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[30]   | OSERDESE2 (IO) | -     |     11.319 (r) | SLOW    |      3.788 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dq[31]   | OSERDESE2 (IO) | -     |     11.317 (r) | SLOW    |      3.776 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_odt      | OSERDESE2 (IO) | -     |     10.343 (r) | SLOW    |      4.083 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_ras_n    | OSERDESE2 (IO) | -     |     10.359 (r) | SLOW    |      4.100 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_reset_n  | OSERDESE2 (IO) | -     |     10.642 (r) | SLOW    |      4.232 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_we_n     | OSERDESE2 (IO) | -     |     10.393 (r) | SLOW    |      4.130 (r) | FAST    | crg_clkout1 |
clk200_p  | ddram_dqs_n[0] | OSERDESE2 (IO) | -     |     12.566 (r) | SLOW    |      5.000 (r) | FAST    | crg_clkout2 |
clk200_p  | ddram_dqs_n[1] | OSERDESE2 (IO) | -     |     12.558 (r) | SLOW    |      4.977 (r) | FAST    | crg_clkout2 |
clk200_p  | ddram_dqs_n[2] | OSERDESE2 (IO) | -     |     12.555 (r) | SLOW    |      4.983 (r) | FAST    | crg_clkout2 |
clk200_p  | ddram_dqs_n[3] | OSERDESE2 (IO) | -     |     12.566 (r) | SLOW    |      5.002 (r) | FAST    | crg_clkout2 |
clk200_p  | ddram_dqs_p[0] | OSERDESE2 (IO) | -     |     12.567 (r) | SLOW    |      4.999 (r) | FAST    | crg_clkout2 |
clk200_p  | ddram_dqs_p[1] | OSERDESE2 (IO) | -     |     12.559 (r) | SLOW    |      4.980 (r) | FAST    | crg_clkout2 |
clk200_p  | ddram_dqs_p[2] | OSERDESE2 (IO) | -     |     12.556 (r) | SLOW    |      4.986 (r) | FAST    | crg_clkout2 |
clk200_p  | ddram_dqs_p[3] | OSERDESE2 (IO) | -     |     12.567 (r) | SLOW    |      5.004 (r) | FAST    | crg_clkout2 |
----------+----------------+----------------+-------+----------------+---------+----------------+---------+-------------+


Setup between Clocks

---------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source   | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock    | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
---------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk200_p | clk200_p    |         9.650 | SLOW    |               |         |               |         |               |         |
---------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk200_p
Worst Case Data Window: 4.776 ns
Ideal Clock Offset to Actual Clock: 4.925 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -2.633 (r) | FAST    |   7.286 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -2.561 (f) | FAST    |   7.286 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -2.641 (r) | FAST    |   7.292 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -2.569 (f) | FAST    |   7.292 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -2.608 (r) | FAST    |   7.260 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -2.536 (f) | FAST    |   7.260 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -2.642 (r) | FAST    |   7.291 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -2.570 (f) | FAST    |   7.291 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -2.622 (r) | FAST    |   7.274 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -2.550 (f) | FAST    |   7.274 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -2.635 (r) | FAST    |   7.287 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -2.563 (f) | FAST    |   7.287 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -2.619 (r) | FAST    |   7.271 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -2.547 (f) | FAST    |   7.271 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -2.639 (r) | FAST    |   7.290 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -2.567 (f) | FAST    |   7.290 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -2.649 (r) | FAST    |   7.294 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -2.577 (f) | FAST    |   7.294 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -2.645 (r) | FAST    |   7.290 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -2.573 (f) | FAST    |   7.290 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -2.648 (r) | FAST    |   7.296 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -2.576 (f) | FAST    |   7.296 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -2.663 (r) | FAST    |   7.308 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -2.591 (f) | FAST    |   7.308 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -2.638 (r) | FAST    |   7.286 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -2.566 (f) | FAST    |   7.286 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -2.668 (r) | FAST    |   7.313 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -2.596 (f) | FAST    |   7.313 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -2.636 (r) | FAST    |   7.285 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -2.564 (f) | FAST    |   7.285 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -2.651 (r) | FAST    |   7.295 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -2.579 (f) | FAST    |   7.295 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[16]       |  -2.661 (r) | FAST    |   7.309 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[16]       |  -2.589 (f) | FAST    |   7.309 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[17]       |  -2.633 (r) | FAST    |   7.279 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[17]       |  -2.561 (f) | FAST    |   7.279 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[18]       |  -2.643 (r) | FAST    |   7.288 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[18]       |  -2.571 (f) | FAST    |   7.288 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[19]       |  -2.647 (r) | FAST    |   7.295 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[19]       |  -2.575 (f) | FAST    |   7.295 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[20]       |  -2.642 (r) | FAST    |   7.288 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[20]       |  -2.570 (f) | FAST    |   7.288 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[21]       |  -2.648 (r) | FAST    |   7.297 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[21]       |  -2.576 (f) | FAST    |   7.297 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[22]       |  -2.650 (r) | FAST    |   7.294 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[22]       |  -2.578 (f) | FAST    |   7.294 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[23]       |  -2.653 (r) | FAST    |   7.301 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[23]       |  -2.581 (f) | FAST    |   7.301 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[24]       |  -2.634 (r) | FAST    |   7.286 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[24]       |  -2.562 (f) | FAST    |   7.286 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[25]       |  -2.625 (r) | FAST    |   7.274 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[25]       |  -2.553 (f) | FAST    |   7.274 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[26]       |  -2.623 (r) | FAST    |   7.275 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[26]       |  -2.551 (f) | FAST    |   7.275 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[27]       |  -2.643 (r) | FAST    |   7.294 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[27]       |  -2.571 (f) | FAST    |   7.294 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[28]       |  -2.626 (r) | FAST    |   7.278 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[28]       |  -2.554 (f) | FAST    |   7.278 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[29]       |  -2.637 (r) | FAST    |   7.288 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[29]       |  -2.565 (f) | FAST    |   7.288 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[30]       |  -2.624 (r) | FAST    |   7.276 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[30]       |  -2.552 (f) | FAST    |   7.276 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[31]       |  -2.632 (r) | FAST    |   7.284 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[31]       |  -2.560 (f) | FAST    |   7.284 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -2.536 (f) | FAST    |   7.313 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 0.121 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
da1_data[0]        |   12.428 (r) | SLOW    |   4.798 (r) | FAST    |    0.019 |
da1_data[0]        |   12.428 (f) | SLOW    |   4.798 (f) | FAST    |    0.019 |
da1_data[1]        |   12.424 (r) | SLOW    |   4.793 (r) | FAST    |    0.015 |
da1_data[1]        |   12.424 (f) | SLOW    |   4.793 (f) | FAST    |    0.015 |
da1_data[2]        |   12.420 (r) | SLOW    |   4.792 (r) | FAST    |    0.012 |
da1_data[2]        |   12.420 (f) | SLOW    |   4.792 (f) | FAST    |    0.012 |
da1_data[3]        |   12.422 (r) | SLOW    |   4.795 (r) | FAST    |    0.014 |
da1_data[3]        |   12.422 (f) | SLOW    |   4.795 (f) | FAST    |    0.014 |
da1_data[4]        |   12.431 (r) | SLOW    |   4.801 (r) | FAST    |    0.022 |
da1_data[4]        |   12.431 (f) | SLOW    |   4.801 (f) | FAST    |    0.022 |
da1_data[5]        |   12.435 (r) | SLOW    |   4.805 (r) | FAST    |    0.026 |
da1_data[5]        |   12.435 (f) | SLOW    |   4.805 (f) | FAST    |    0.026 |
da1_data[6]        |   12.432 (r) | SLOW    |   4.805 (r) | FAST    |    0.024 |
da1_data[6]        |   12.432 (f) | SLOW    |   4.805 (f) | FAST    |    0.024 |
da1_data[7]        |   12.440 (r) | SLOW    |   4.813 (r) | FAST    |    0.032 |
da1_data[7]        |   12.440 (f) | SLOW    |   4.813 (f) | FAST    |    0.032 |
da1_data[8]        |   12.528 (r) | SLOW    |   4.822 (r) | FAST    |    0.119 |
da1_data[8]        |   12.528 (f) | SLOW    |   4.822 (f) | FAST    |    0.119 |
da1_data[9]        |   12.528 (r) | SLOW    |   4.822 (r) | FAST    |    0.119 |
da1_data[9]        |   12.528 (f) | SLOW    |   4.822 (f) | FAST    |    0.119 |
da1_data[10]       |   12.409 (r) | SLOW    |   4.781 (r) | FAST    |    0.000 |
da1_data[10]       |   12.409 (f) | SLOW    |   4.781 (f) | FAST    |    0.000 |
da1_data[11]       |   12.410 (r) | SLOW    |   4.782 (r) | FAST    |    0.001 |
da1_data[11]       |   12.410 (f) | SLOW    |   4.782 (f) | FAST    |    0.001 |
da1_data[12]       |   12.527 (r) | SLOW    |   4.821 (r) | FAST    |    0.119 |
da1_data[12]       |   12.527 (f) | SLOW    |   4.821 (f) | FAST    |    0.119 |
da1_data[13]       |   12.530 (r) | SLOW    |   4.824 (r) | FAST    |    0.121 |
da1_data[13]       |   12.530 (f) | SLOW    |   4.824 (f) | FAST    |    0.121 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.530 (r) | SLOW    |   4.781 (r) | FAST    |    0.121 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 0.067 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
da2_data[0]        |   12.366 (r) | SLOW    |   4.735 (r) | FAST    |    0.000 |
da2_data[0]        |   12.366 (f) | SLOW    |   4.735 (f) | FAST    |    0.000 |
da2_data[1]        |   12.381 (r) | SLOW    |   4.750 (r) | FAST    |    0.014 |
da2_data[1]        |   12.381 (f) | SLOW    |   4.750 (f) | FAST    |    0.014 |
da2_data[2]        |   12.378 (r) | SLOW    |   4.745 (r) | FAST    |    0.012 |
da2_data[2]        |   12.378 (f) | SLOW    |   4.745 (f) | FAST    |    0.012 |
da2_data[3]        |   12.381 (r) | SLOW    |   4.749 (r) | FAST    |    0.015 |
da2_data[3]        |   12.381 (f) | SLOW    |   4.749 (f) | FAST    |    0.015 |
da2_data[4]        |   12.422 (r) | SLOW    |   4.788 (r) | FAST    |    0.056 |
da2_data[4]        |   12.422 (f) | SLOW    |   4.788 (f) | FAST    |    0.056 |
da2_data[5]        |   12.425 (r) | SLOW    |   4.791 (r) | FAST    |    0.059 |
da2_data[5]        |   12.425 (f) | SLOW    |   4.791 (f) | FAST    |    0.059 |
da2_data[6]        |   12.416 (r) | SLOW    |   4.790 (r) | FAST    |    0.054 |
da2_data[6]        |   12.416 (f) | SLOW    |   4.790 (f) | FAST    |    0.054 |
da2_data[7]        |   12.414 (r) | SLOW    |   4.787 (r) | FAST    |    0.052 |
da2_data[7]        |   12.414 (f) | SLOW    |   4.787 (f) | FAST    |    0.052 |
da2_data[8]        |   12.403 (r) | SLOW    |   4.777 (r) | FAST    |    0.042 |
da2_data[8]        |   12.403 (f) | SLOW    |   4.777 (f) | FAST    |    0.042 |
da2_data[9]        |   12.405 (r) | SLOW    |   4.778 (r) | FAST    |    0.043 |
da2_data[9]        |   12.405 (f) | SLOW    |   4.778 (f) | FAST    |    0.043 |
da2_data[10]       |   12.431 (r) | SLOW    |   4.802 (r) | FAST    |    0.067 |
da2_data[10]       |   12.431 (f) | SLOW    |   4.802 (f) | FAST    |    0.067 |
da2_data[11]       |   12.427 (r) | SLOW    |   4.798 (r) | FAST    |    0.063 |
da2_data[11]       |   12.427 (f) | SLOW    |   4.798 (f) | FAST    |    0.063 |
da2_data[12]       |   12.419 (r) | SLOW    |   4.786 (r) | FAST    |    0.053 |
da2_data[12]       |   12.419 (f) | SLOW    |   4.786 (f) | FAST    |    0.053 |
da2_data[13]       |   12.411 (r) | SLOW    |   4.778 (r) | FAST    |    0.045 |
da2_data[13]       |   12.411 (f) | SLOW    |   4.778 (f) | FAST    |    0.045 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.431 (r) | SLOW    |   4.735 (r) | FAST    |    0.067 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 0.042 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_a[0]         |   10.374 (r) | SLOW    |   4.113 (r) | FAST    |    0.016 |
ddram_a[1]         |   10.402 (r) | SLOW    |   4.138 (r) | FAST    |    0.040 |
ddram_a[2]         |   10.381 (r) | SLOW    |   4.121 (r) | FAST    |    0.023 |
ddram_a[3]         |   10.388 (r) | SLOW    |   4.128 (r) | FAST    |    0.030 |
ddram_a[4]         |   10.404 (r) | SLOW    |   4.140 (r) | FAST    |    0.042 |
ddram_a[5]         |   10.362 (r) | SLOW    |   4.098 (r) | FAST    |    0.000 |
ddram_a[6]         |   10.385 (r) | SLOW    |   4.119 (r) | FAST    |    0.023 |
ddram_a[7]         |   10.371 (r) | SLOW    |   4.105 (r) | FAST    |    0.009 |
ddram_a[8]         |   10.382 (r) | SLOW    |   4.115 (r) | FAST    |    0.020 |
ddram_a[9]         |   10.376 (r) | SLOW    |   4.109 (r) | FAST    |    0.014 |
ddram_a[10]        |   10.394 (r) | SLOW    |   4.128 (r) | FAST    |    0.032 |
ddram_a[11]        |   10.385 (r) | SLOW    |   4.119 (r) | FAST    |    0.023 |
ddram_a[12]        |   10.393 (r) | SLOW    |   4.127 (r) | FAST    |    0.031 |
ddram_a[13]        |   10.377 (r) | SLOW    |   4.111 (r) | FAST    |    0.015 |
ddram_a[14]        |   10.374 (r) | SLOW    |   4.110 (r) | FAST    |    0.012 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.404 (r) | SLOW    |   4.098 (r) | FAST    |    0.042 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 0.013 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_ba[0]        |   10.383 (r) | SLOW    |   4.122 (r) | FAST    |    0.013 |
ddram_ba[1]        |   10.379 (r) | SLOW    |   4.118 (r) | FAST    |    0.009 |
ddram_ba[2]        |   10.371 (r) | SLOW    |   4.110 (r) | FAST    |    0.000 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.383 (r) | SLOW    |   4.110 (r) | FAST    |    0.013 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 0.020 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dm[0]        |   10.344 (r) | SLOW    |   4.089 (r) | FAST    |    0.017 |
ddram_dm[1]        |   10.330 (r) | SLOW    |   4.078 (r) | FAST    |    0.003 |
ddram_dm[2]        |   10.327 (r) | SLOW    |   4.078 (r) | FAST    |    0.000 |
ddram_dm[3]        |   10.347 (r) | SLOW    |   4.091 (r) | FAST    |    0.020 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.347 (r) | SLOW    |   4.078 (r) | FAST    |    0.020 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 2.145 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dq[0]        |   14.735 (r) | SLOW    |   3.777 (r) | FAST    |    1.916 |
ddram_dq[1]        |   14.247 (r) | SLOW    |   3.768 (r) | FAST    |    1.427 |
ddram_dq[2]        |   14.854 (r) | SLOW    |   3.804 (r) | FAST    |    2.035 |
ddram_dq[3]        |   14.009 (r) | SLOW    |   3.767 (r) | FAST    |    1.190 |
ddram_dq[4]        |   14.617 (r) | SLOW    |   3.789 (r) | FAST    |    1.797 |
ddram_dq[5]        |   14.137 (r) | SLOW    |   3.773 (r) | FAST    |    1.317 |
ddram_dq[6]        |   14.964 (r) | SLOW    |   3.793 (r) | FAST    |    2.145 |
ddram_dq[7]        |   14.377 (r) | SLOW    |   3.770 (r) | FAST    |    1.557 |
ddram_dq[8]        |   13.466 (r) | SLOW    |   3.748 (r) | FAST    |    0.647 |
ddram_dq[9]        |   13.436 (r) | SLOW    |   3.752 (r) | FAST    |    0.617 |
ddram_dq[10]       |   13.992 (r) | SLOW    |   3.757 (r) | FAST    |    1.172 |
ddram_dq[11]       |   13.585 (r) | SLOW    |   3.736 (r) | FAST    |    0.766 |
ddram_dq[12]       |   13.761 (r) | SLOW    |   3.767 (r) | FAST    |    0.941 |
ddram_dq[13]       |   13.695 (r) | SLOW    |   3.732 (r) | FAST    |    0.876 |
ddram_dq[14]       |   13.880 (r) | SLOW    |   3.768 (r) | FAST    |    1.060 |
ddram_dq[15]       |   13.326 (r) | SLOW    |   3.744 (r) | FAST    |    0.507 |
ddram_dq[16]       |   13.613 (r) | SLOW    |   3.744 (r) | FAST    |    0.794 |
ddram_dq[17]       |   13.230 (r) | SLOW    |   3.770 (r) | FAST    |    0.411 |
ddram_dq[18]       |   12.830 (r) | SLOW    |   3.754 (r) | FAST    |    0.022 |
ddram_dq[19]       |   13.606 (r) | SLOW    |   3.758 (r) | FAST    |    0.787 |
ddram_dq[20]       |   12.819 (r) | SLOW    |   3.754 (r) | FAST    |    0.023 |
ddram_dq[21]       |   13.360 (r) | SLOW    |   3.756 (r) | FAST    |    0.540 |
ddram_dq[22]       |   13.048 (r) | SLOW    |   3.745 (r) | FAST    |    0.229 |
ddram_dq[23]       |   13.496 (r) | SLOW    |   3.752 (r) | FAST    |    0.677 |
ddram_dq[24]       |   13.975 (r) | SLOW    |   3.774 (r) | FAST    |    1.156 |
ddram_dq[25]       |   13.730 (r) | SLOW    |   3.784 (r) | FAST    |    0.911 |
ddram_dq[26]       |   14.085 (r) | SLOW    |   3.786 (r) | FAST    |    1.266 |
ddram_dq[27]       |   14.231 (r) | SLOW    |   3.766 (r) | FAST    |    1.411 |
ddram_dq[28]       |   14.347 (r) | SLOW    |   3.785 (r) | FAST    |    1.528 |
ddram_dq[29]       |   14.584 (r) | SLOW    |   3.776 (r) | FAST    |    1.764 |
ddram_dq[30]       |   14.694 (r) | SLOW    |   3.788 (r) | FAST    |    1.874 |
ddram_dq[31]       |   14.341 (r) | SLOW    |   3.776 (r) | FAST    |    1.521 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   14.964 (r) | SLOW    |   3.732 (r) | FAST    |    2.145 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 0.837 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   13.551 (r) | SLOW    |   4.863 (r) | FAST    |    0.836 |
ddram_dqs_n[1]     |   13.206 (r) | SLOW    |   4.659 (r) | FAST    |    0.490 |
ddram_dqs_n[2]     |   12.715 (r) | SLOW    |   4.403 (r) | FAST    |    0.000 |
ddram_dqs_n[3]     |   13.059 (r) | SLOW    |   4.587 (r) | FAST    |    0.343 |
ddram_dqs_p[0]     |   13.552 (r) | SLOW    |   4.862 (r) | FAST    |    0.837 |
ddram_dqs_p[1]     |   13.207 (r) | SLOW    |   4.662 (r) | FAST    |    0.491 |
ddram_dqs_p[2]     |   12.716 (r) | SLOW    |   4.407 (r) | FAST    |    0.004 |
ddram_dqs_p[3]     |   13.060 (r) | SLOW    |   4.589 (r) | FAST    |    0.344 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   13.552 (r) | SLOW    |   4.403 (r) | FAST    |    0.837 |
-------------------+--------------+---------+-------------+---------+----------+




