# TCL File Generated by Component Editor 18.1
# Thu Nov 09 02:26:21 EST 2023
# DO NOT MODIFY


# 
# sdram_interface "SDRAM Avalon MM Master" v1.0
# Joe Dai 2023.11.09.02:26:21
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module sdram_interface
# 
set_module_property DESCRIPTION ""
set_module_property NAME sdram_interface
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR "Joe Dai"
set_module_property DISPLAY_NAME "SDRAM Avalon MM Master"
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL sdram_interface
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file sdram_interface.v VERILOG PATH sdram_interface.v TOP_LEVEL_FILE
add_fileset_file write_master.v VERILOG PATH write_master.v


# 
# parameters
# 
add_parameter S_IDLE STD_LOGIC_VECTOR 0
set_parameter_property S_IDLE DEFAULT_VALUE 0
set_parameter_property S_IDLE DISPLAY_NAME S_IDLE
set_parameter_property S_IDLE WIDTH 5
set_parameter_property S_IDLE TYPE STD_LOGIC_VECTOR
set_parameter_property S_IDLE UNITS None
set_parameter_property S_IDLE ALLOWED_RANGES 0:31
set_parameter_property S_IDLE HDL_PARAMETER true
add_parameter S_START STD_LOGIC_VECTOR 1
set_parameter_property S_START DEFAULT_VALUE 1
set_parameter_property S_START DISPLAY_NAME S_START
set_parameter_property S_START WIDTH 5
set_parameter_property S_START TYPE STD_LOGIC_VECTOR
set_parameter_property S_START UNITS None
set_parameter_property S_START ALLOWED_RANGES 0:31
set_parameter_property S_START HDL_PARAMETER true
add_parameter S_PRETRANSFER STD_LOGIC_VECTOR 2
set_parameter_property S_PRETRANSFER DEFAULT_VALUE 2
set_parameter_property S_PRETRANSFER DISPLAY_NAME S_PRETRANSFER
set_parameter_property S_PRETRANSFER WIDTH 5
set_parameter_property S_PRETRANSFER TYPE STD_LOGIC_VECTOR
set_parameter_property S_PRETRANSFER UNITS None
set_parameter_property S_PRETRANSFER ALLOWED_RANGES 0:31
set_parameter_property S_PRETRANSFER HDL_PARAMETER true
add_parameter S_WRITE STD_LOGIC_VECTOR 3
set_parameter_property S_WRITE DEFAULT_VALUE 3
set_parameter_property S_WRITE DISPLAY_NAME S_WRITE
set_parameter_property S_WRITE WIDTH 5
set_parameter_property S_WRITE TYPE STD_LOGIC_VECTOR
set_parameter_property S_WRITE UNITS None
set_parameter_property S_WRITE ALLOWED_RANGES 0:31
set_parameter_property S_WRITE HDL_PARAMETER true
add_parameter S_POST_WRITE STD_LOGIC_VECTOR 4
set_parameter_property S_POST_WRITE DEFAULT_VALUE 4
set_parameter_property S_POST_WRITE DISPLAY_NAME S_POST_WRITE
set_parameter_property S_POST_WRITE WIDTH 5
set_parameter_property S_POST_WRITE TYPE STD_LOGIC_VECTOR
set_parameter_property S_POST_WRITE UNITS None
set_parameter_property S_POST_WRITE ALLOWED_RANGES 0:31
set_parameter_property S_POST_WRITE HDL_PARAMETER true
add_parameter S_DONE STD_LOGIC_VECTOR 5
set_parameter_property S_DONE DEFAULT_VALUE 5
set_parameter_property S_DONE DISPLAY_NAME S_DONE
set_parameter_property S_DONE WIDTH 5
set_parameter_property S_DONE TYPE STD_LOGIC_VECTOR
set_parameter_property S_DONE UNITS None
set_parameter_property S_DONE ALLOWED_RANGES 0:31
set_parameter_property S_DONE HDL_PARAMETER true


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset reset Input 1


# 
# connection point avm_m0
# 
add_interface avm_m0 avalon start
set_interface_property avm_m0 addressUnits SYMBOLS
set_interface_property avm_m0 associatedClock clock
set_interface_property avm_m0 associatedReset reset
set_interface_property avm_m0 bitsPerSymbol 8
set_interface_property avm_m0 burstOnBurstBoundariesOnly false
set_interface_property avm_m0 burstcountUnits WORDS
set_interface_property avm_m0 doStreamReads false
set_interface_property avm_m0 doStreamWrites false
set_interface_property avm_m0 holdTime 0
set_interface_property avm_m0 linewrapBursts false
set_interface_property avm_m0 maximumPendingReadTransactions 0
set_interface_property avm_m0 maximumPendingWriteTransactions 0
set_interface_property avm_m0 readLatency 0
set_interface_property avm_m0 readWaitTime 1
set_interface_property avm_m0 setupTime 0
set_interface_property avm_m0 timingUnits Cycles
set_interface_property avm_m0 writeWaitTime 0
set_interface_property avm_m0 ENABLED true
set_interface_property avm_m0 EXPORT_OF ""
set_interface_property avm_m0 PORT_NAME_MAP ""
set_interface_property avm_m0 CMSIS_SVD_VARIABLES ""
set_interface_property avm_m0 SVD_ADDRESS_GROUP ""

add_interface_port avm_m0 avm_m0_address address Output 32
add_interface_port avm_m0 avm_m0_read read Output 1
add_interface_port avm_m0 avm_m0_waitrequest waitrequest Input 1
add_interface_port avm_m0 avm_m0_readdata readdata Input 32
add_interface_port avm_m0 avm_m0_write write Output 1
add_interface_port avm_m0 avm_m0_writedata writedata Output 32
add_interface_port avm_m0 avm_m0_byteenable byteenable Output 4
add_interface_port avm_m0 avm_m0_readdatavalid readdatavalid Input 1


# 
# connection point color
# 
add_interface color conduit end
set_interface_property color associatedClock clock
set_interface_property color associatedReset reset
set_interface_property color ENABLED true
set_interface_property color EXPORT_OF ""
set_interface_property color PORT_NAME_MAP ""
set_interface_property color CMSIS_SVD_VARIABLES ""
set_interface_property color SVD_ADDRESS_GROUP ""

add_interface_port color color color Input 32

