(DELAYFILE
  (SDFVERSION "3.0")
  (DESIGN "aes256_uart_00")
  (DATE "2023-08-03 16:36:52")
  (VENDOR "Cologne Chip")
  (PROGRAM "Cologne Chip SDF Writer")
  (VERSION "3.0")
  (DIVIDER /)
  (VOLTAGE 1.14)
  (TIMESCALE 1 ps)
//  TIMING MODE: WORST SPEED
 // C_AND////    Pos: x70y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1310:1489:1669)(1349:1523:1701))
          (PORT IN6 (1787:1971:2161)(1816:1977:2143))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_AND////    Pos: x70y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1760:1950:2145)(1807:1992:2184))
          (PORT IN7 (751:860:973)(745:840:938))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x67y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1105:1241:1377)(1099:1215:1335))
          (PORT IN3 (952:1093:1237)(947:1073:1203))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x71y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1433:1600:1771)(1469:1625:1786))
          (PORT IN8 (1615:1789:1967)(1660:1821:1987))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x71y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a5_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (589:674:761)(590:671:754))
          (PORT IN4 (1123:1258:1396)(1133:1263:1395))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x68y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a6_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1925:2133:2347)(1980:2187:2398))
          (PORT IN7 (1891:2108:2332)(2011:2222:2436))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x125y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a7_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1098:1250:1403)(1082:1215:1351))
          (PORT IN4 (888:988:1091)(927:1020:1114))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x129y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a8_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (560:641:724)(550:623:696))
          (PORT IN8 (415:472:529)(396:444:493))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x134y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a9_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (736:814:893)(731:795:861))
          (PORT IN3 (1607:1799:1994)(1661:1839:2020))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x125y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a10_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (707:813:921)(701:795:892))
          (PORT IN7 (1901:2121:2348)(1946:2147:2353))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x129y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a11_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1467:1635:1810)(1524:1687:1854))
          (PORT IN4 (761:837:915)(777:842:909))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x139y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a12_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1603:1792:1987)(1655:1830:2009))
          (PORT IN8 (1542:1709:1879)(1633:1788:1947))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_OR////    Pos: x94y74
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a13_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1935:2162:2397)(2016:2239:2465))
          (PORT IN2 (890:1013:1139)(934:1049:1167))
          (PORT IN3 (592:674:757)(604:674:745))
          (PORT IN4 (1388:1554:1726)(1392:1543:1698))
          (PORT IN8 (926:1050:1177)(966:1083:1202))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "CLKIN") // CLKIN    Pos: x0y0
    (INSTANCE _a14)
      (DELAY
        (ABSOLUTE
          (IOPATH CLK0 PCLK0 (307:308:309)(301:303:305))
    )))
 // C_///AND/    Pos: x111y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a15_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1615:1823:2035)(1680:1877:2077))
          (PORT IN4 (914:1018:1125)(932:1024:1120))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x115y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a16_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (947:1072:1199)(975:1093:1214))
          (PORT IN4 (1182:1333:1488)(1240:1387:1537))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x116y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a17_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1304:1452:1604)(1342:1483:1628))
          (PORT IN7 (1578:1773:1975)(1651:1839:2032))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x81y77
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a18_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1886:2088:2296)(1936:2122:2311))
          (PORT IN4 (1281:1439:1599)(1315:1457:1603))
          (PORT IN5 (763:848:934)(747:823:900))
          (PORT IN6 (1374:1545:1720)(1428:1584:1744))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_OR////    Pos: x98y82
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a19_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1606:1803:2002)(1662:1852:2046))
          (PORT IN7 (1849:2053:2261)(1872:2046:2227))
          (PORT IN8 (525:600:677)(521:592:664))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x94y79
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a20_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1580:1750:1923)(1609:1760:1913))
          (PORT IN3 (2250:2498:2753)(2345:2568:2795))
          (PORT IN6 (2528:2802:3081)(2617:2875:3136))
          (PORT IN7 (1646:1823:2003)(1673:1834:1999))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_///OR/    Pos: x115y78
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a21_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1206:1357:1511)(1270:1413:1558))
          (PORT IN4 (842:946:1051)(855:943:1034))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///ORAND/    Pos: x89y76
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a22_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (784:884:986)(797:886:978))
          (PORT IN2 (1020:1167:1316)(1038:1174:1314))
          (PORT IN3 (1088:1259:1432)(1119:1291:1466))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x99y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a23_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2835:3143:3457)(2985:3276:3574))
          (PORT IN7 (1445:1640:1842)(1472:1648:1828))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x92y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a24_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1613:1817:2024)(1665:1872:2082))
          (PORT IN3 (1834:2059:2289)(1888:2088:2293))
          (PORT IN4 (1718:1889:2066)(1794:1954:2119))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x89y79
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a25_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1583:1823:2070)(1628:1884:2145))
          (PORT IN5 (1402:1572:1745)(1401:1560:1722))
          (PORT IN6 (1741:1958:2181)(1779:1978:2181))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_///AND/    Pos: x108y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a26_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (571:642:716)(581:645:710))
          (PORT IN3 (1756:1945:2140)(1792:1961:2136))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x115y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a27_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (540:625:712)(521:591:663))
          (PORT IN8 (1268:1429:1595)(1289:1444:1602))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_OR////    Pos: x90y90
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a28_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1431:1586:1743)(1466:1612:1762))
          (PORT IN3 (1427:1595:1765)(1449:1607:1768))
          (PORT IN4 (1582:1760:1943)(1646:1817:1992))
          (PORT IN6 (1897:2127:2362)(1963:2181:2404))
          (PORT IN7 (1362:1531:1704)(1395:1552:1712))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x104y88
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a30_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1116:1256:1399)(1148:1271:1397))
          (PORT IN4 (1134:1285:1440)(1197:1340:1485))
          (PORT IN7 (989:1130:1274)(974:1100:1227))
          (PORT IN8 (757:868:980)(762:863:965))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x95y85
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a31_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1575:1799:2027)(1653:1888:2128))
          (PORT IN4 (979:1108:1238)(1020:1142:1266))
          (PORT IN7 (1105:1242:1381)(1100:1225:1353))
          (PORT IN8 (387:454:521)(382:444:507))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x95y82
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a32_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (371:429:488)(344:389:436))
          (PORT IN2 (1485:1660:1840)(1516:1678:1845))
          (PORT IN3 (1431:1657:1887)(1497:1712:1934))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x97y84
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a33_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1378:1537:1700)(1450:1603:1758))
          (PORT IN5 (924:1062:1202)(968:1109:1252))
          (PORT IN6 (1248:1395:1545)(1240:1366:1499))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_OR////    Pos: x102y73
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a34_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1395:1567:1743)(1390:1542:1698))
          (PORT IN3 (2070:2365:2663)(2130:2407:2691))
          (PORT IN4 (878:1004:1131)(906:1024:1144))
          (PORT IN6 (547:638:731)(538:612:687))
          (PORT IN8 (910:1051:1194)(933:1057:1183))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x97y77
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a36_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2430:2720:3017)(2544:2809:3082))
          (PORT IN6 (575:654:733)(587:659:733))
          (PORT IN7 (1393:1575:1761)(1470:1643:1823))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x93y76
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a37_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1433:1629:1831)(1504:1697:1894))
          (PORT IN7 (1139:1267:1398)(1154:1271:1394))
          (PORT IN8 (1696:1909:2125)(1752:1948:2147))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x92y75
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a38_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1599:1818:2043)(1684:1903:2127))
          (PORT IN4 (1601:1816:2035)(1668:1879:2096))
          (PORT IN5 (1587:1792:1998)(1644:1849:2058))
          (PORT IN6 (1212:1348:1486)(1274:1398:1524))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x101y76
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a39_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1661:1857:2058)(1700:1873:2051))
          (PORT IN4 (1955:2217:2488)(2018:2278:2543))
          (PORT IN5 (1709:1900:2097)(1773:1947:2127))
          (PORT IN6 (3323:3679:4044)(3435:3762:4096))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_OR////    Pos: x84y88
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a40_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1279:1421:1565)(1310:1437:1566))
          (PORT IN2 (1065:1204:1347)(1070:1192:1317))
          (PORT IN3 (1434:1626:1821)(1508:1687:1868))
          (PORT IN7 (1413:1597:1786)(1481:1649:1822))
          (PORT IN8 (750:863:979)(758:861:966))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x83y88
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a42_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2234:2455:2681)(2325:2533:2744))
          (PORT IN4 (1776:1968:2164)(1887:2077:2275))
          (PORT IN7 (1424:1608:1796)(1492:1659:1829))
          (PORT IN8 (825:928:1034)(834:924:1015))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x97y85
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a43_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1566:1723:1882)(1596:1733:1873))
          (PORT IN3 (1884:2075:2273)(1934:2108:2286))
          (PORT IN6 (1635:1831:2031)(1661:1840:2022))
          (PORT IN8 (1526:1731:1939)(1614:1801:1993))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x88y88
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a44_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1641:1848:2061)(1729:1938:2150))
          (PORT IN2 (412:470:529)(390:439:490))
          (PORT IN3 (1785:2006:2232)(1848:2075:2303))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x83y83
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a45_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1478:1648:1822)(1549:1711:1875))
          (PORT IN5 (1247:1413:1582)(1269:1425:1586))
          (PORT IN6 (1234:1360:1490)(1261:1373:1488))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_OR////    Pos: x89y66
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a46_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1564:1789:2016)(1625:1839:2054))
          (PORT IN2 (1345:1528:1717)(1370:1533:1701))
          (PORT IN5 (1851:2078:2310)(1889:2104:2326))
          (PORT IN6 (1477:1643:1814)(1520:1679:1841))
          (PORT IN7 (1853:2066:2284)(1879:2073:2269))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_ORAND////    Pos: x91y73
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a48_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2009:2259:2512)(2060:2291:2527))
          (PORT IN6 (865:984:1107)(872:985:1101))
          (PORT IN7 (1753:1980:2210)(1825:2058:2294))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x91y72
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a49_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2011:2302:2598)(2041:2316:2594))
          (PORT IN7 (717:820:924)(719:812:909))
          (PORT IN8 (1850:2096:2347)(1861:2075:2293))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x85y69
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a50_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1871:2059:2252)(1972:2150:2330))
          (PORT IN4 (1576:1751:1930)(1634:1789:1949))
          (PORT IN5 (1382:1589:1800)(1394:1573:1758))
          (PORT IN6 (397:456:515)(369:413:458))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x96y73
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a51_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1523:1732:1948)(1543:1725:1913))
          (PORT IN4 (1394:1577:1765)(1465:1655:1848))
          (PORT IN7 (1394:1561:1735)(1451:1605:1762))
          (PORT IN8 (1655:1867:2083)(1699:1892:2090))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_OR////    Pos: x90y68
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a52_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (938:1060:1184)(959:1076:1194))
          (PORT IN3 (1583:1808:2038)(1663:1869:2078))
          (PORT IN4 (563:659:756)(535:604:674))
          (PORT IN6 (1046:1177:1312)(1058:1179:1304))
          (PORT IN8 (541:628:715)(512:580:649))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x96y71
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a54_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1946:2131:2320)(2014:2184:2356))
          (PORT IN3 (1677:1860:2045)(1786:1965:2147))
          (PORT IN5 (1742:1953:2170)(1854:2064:2279))
          (PORT IN7 (980:1093:1209)(974:1077:1182))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x87y69
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a55_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2320:2573:2832)(2439:2678:2923))
          (PORT IN4 (1788:1981:2180)(1903:2095:2291))
          (PORT IN5 (1698:1886:2078)(1765:1945:2132))
          (PORT IN6 (2176:2421:2671)(2307:2542:2781))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_///ORAND/    Pos: x87y66
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a56_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (744:855:967)(732:825:920))
          (PORT IN2 (386:447:509)(380:430:481))
          (PORT IN3 (1517:1669:1825)(1601:1735:1873))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x104y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a57_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1706:1880:2057)(1746:1904:2068))
          (PORT IN3 (2084:2317:2554)(2159:2374:2595))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x87y68
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a58_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2514:2765:3026)(2611:2846:3087))
          (PORT IN5 (1511:1698:1892)(1524:1697:1875))
          (PORT IN6 (1236:1404:1574)(1273:1429:1590))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_OR////    Pos: x90y76
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a59_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1343:1542:1744)(1357:1534:1715))
          (PORT IN3 (1119:1270:1423)(1169:1310:1454))
          (PORT IN6 (388:446:504)(367:413:460))
          (PORT IN7 (1512:1685:1861)(1518:1673:1831))
          (PORT IN8 (923:1030:1138)(947:1055:1165))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x89y78
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a61_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1591:1759:1931)(1705:1865:2028))
          (PORT IN3 (1050:1150:1253)(1076:1170:1265))
          (PORT IN5 (1427:1593:1763)(1440:1584:1733))
          (PORT IN7 (2062:2328:2598)(2129:2389:2657))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x83y80
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a62_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1530:1676:1827)(1550:1679:1809))
          (PORT IN4 (1323:1458:1596)(1327:1446:1570))
          (PORT IN7 (1794:1985:2180)(1852:2027:2206))
          (PORT IN8 (1349:1507:1669)(1363:1499:1638))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x88y76
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a63_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (576:648:722)(574:634:695))
          (PORT IN2 (1420:1603:1791)(1480:1651:1828))
          (PORT IN3 (1109:1278:1451)(1137:1310:1487))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x85y80
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a64_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1653:1847:2045)(1731:1906:2086))
          (PORT IN5 (1728:1928:2132)(1816:2005:2198))
          (PORT IN6 (563:650:738)(536:602:669))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_OR////    Pos: x86y66
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a65_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (740:848:959)(756:854:955))
          (PORT IN3 (1063:1199:1337)(1069:1193:1320))
          (PORT IN4 (1049:1182:1318)(1064:1186:1313))
          (PORT IN7 (1442:1632:1827)(1471:1654:1838))
          (PORT IN8 (1735:1945:2159)(1756:1959:2166))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x88y68
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a67_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1108:1256:1406)(1150:1291:1435))
          (PORT IN6 (1289:1456:1625)(1368:1532:1700))
          (PORT IN7 (2076:2340:2609)(2174:2450:2729))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x83y70
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a68_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1955:2165:2381)(2040:2228:2422))
          (PORT IN7 (911:1018:1127)(903:1001:1099))
          (PORT IN8 (1482:1664:1848)(1557:1729:1904))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x85y70
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a69_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1998:2200:2408)(2106:2294:2487))
          (PORT IN4 (1563:1738:1917)(1624:1778:1936))
          (PORT IN5 (1580:1754:1933)(1650:1809:1970))
          (PORT IN6 (1297:1437:1580)(1362:1493:1627))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x92y72
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a70_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2551:2812:3080)(2651:2889:3131))
          (PORT IN4 (1423:1611:1801)(1487:1681:1879))
          (PORT IN5 (1418:1583:1752)(1481:1636:1797))
          (PORT IN6 (1559:1724:1894)(1599:1740:1888))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_OR////    Pos: x81y83
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a71_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2520:2788:3066)(2683:2932:3189))
          (PORT IN3 (2124:2340:2562)(2228:2437:2650))
          (PORT IN5 (1749:1955:2164)(1830:2037:2249))
          (PORT IN7 (1779:1944:2113)(1858:2010:2165))
          (PORT IN8 (1607:1803:2003)(1678:1878:2081))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x108y88
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a73_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1433:1583:1735)(1476:1615:1756))
          (PORT IN2 (1104:1248:1396)(1148:1277:1410))
          (PORT IN3 (1099:1229:1363)(1136:1256:1378))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x103y93
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a74_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2010:2269:2532)(2064:2297:2533))
          (PORT IN5 (1184:1324:1467)(1193:1321:1451))
          (PORT IN6 (1211:1378:1549)(1255:1421:1592))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x103y94
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a75_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1514:1669:1828)(1538:1672:1809))
          (PORT IN4 (1767:1948:2133)(1840:2008:2181))
          (PORT IN5 (1557:1768:1981)(1656:1864:2075))
          (PORT IN6 (1266:1432:1601)(1304:1456:1612))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x107y91
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a76_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1570:1746:1924)(1668:1832:1999))
          (PORT IN3 (1259:1413:1570)(1309:1449:1593))
          (PORT IN5 (560:653:748)(559:633:709))
          (PORT IN7 (1107:1271:1435)(1114:1260:1410))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_OR////    Pos: x127y88
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a77_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1101:1231:1365)(1150:1283:1419))
          (PORT IN3 (1721:1935:2154)(1768:1972:2178))
          (PORT IN4 (2577:2880:3187)(2734:3016:3305))
          (PORT IN5 (751:862:974)(783:893:1004))
          (PORT IN7 (1241:1388:1540)(1265:1399:1536))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///ORAND/    Pos: x118y88
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a79_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (407:469:533)(384:435:487))
          (PORT IN2 (1527:1744:1967)(1613:1826:2042))
          (PORT IN3 (1539:1706:1876)(1633:1792:1953))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x117y89
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a80_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1982:2259:2543)(1985:2222:2463))
          (PORT IN7 (1094:1253:1416)(1117:1270:1427))
          (PORT IN8 (1240:1394:1552)(1284:1436:1592))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x120y91
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a81_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1826:2102:2387)(1862:2103:2349))
          (PORT IN4 (1823:2010:2200)(1935:2120:2308))
          (PORT IN5 (741:848:957)(761:866:975))
          (PORT IN6 (1217:1380:1544)(1270:1414:1561))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x124y85
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a82_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1338:1516:1698)(1382:1541:1702))
          (PORT IN3 (1385:1544:1707)(1409:1555:1705))
          (PORT IN6 (998:1130:1266)(991:1109:1230))
          (PORT IN8 (1203:1343:1485)(1250:1378:1508))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_OR////    Pos: x120y93
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a83_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1569:1765:1966)(1618:1812:2011))
          (PORT IN2 (1714:1908:2107)(1753:1947:2144))
          (PORT IN4 (754:855:959)(773:869:965))
          (PORT IN7 (1437:1586:1740)(1460:1582:1709))
          (PORT IN8 (1058:1197:1339)(1098:1235:1376))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x115y89
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a85_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1361:1545:1735)(1362:1522:1684))
          (PORT IN4 (1371:1554:1741)(1392:1555:1722))
          (PORT IN5 (1261:1413:1569)(1315:1460:1609))
          (PORT IN6 (437:503:570)(423:480:538))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x111y94
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a86_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1870:2107:2348)(1931:2149:2371))
          (PORT IN3 (959:1069:1181)(975:1067:1160))
          (PORT IN5 (1565:1749:1938)(1665:1838:2014))
          (PORT IN7 (1449:1657:1867)(1470:1664:1861))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_ORAND////    Pos: x110y91
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a87_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (382:434:488)(356:398:441))
          (PORT IN6 (2184:2471:2765)(2217:2473:2735))
          (PORT IN7 (1792:1987:2186)(1870:2062:2259))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x109y91
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a88_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1348:1511:1676)(1396:1544:1695))
          (PORT IN5 (1581:1751:1926)(1640:1807:1977))
          (PORT IN6 (1144:1285:1431)(1187:1324:1465))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_OR////    Pos: x114y95
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a89_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (753:846:940)(765:849:936))
          (PORT IN2 (1225:1388:1553)(1258:1414:1577))
          (PORT IN4 (1569:1758:1951)(1620:1813:2008))
          (PORT IN5 (772:870:971)(785:874:964))
          (PORT IN7 (1078:1235:1395)(1134:1287:1442))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x107y94
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a91_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1037:1152:1268)(1072:1174:1281))
          (PORT IN4 (1538:1710:1885)(1629:1788:1951))
          (PORT IN5 (1355:1540:1728)(1368:1532:1701))
          (PORT IN6 (1441:1624:1813)(1463:1639:1819))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x110y92
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a92_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1880:2083:2290)(1951:2128:2311))
          (PORT IN3 (1277:1431:1587)(1348:1493:1642))
          (PORT IN5 (1248:1428:1611)(1295:1457:1623))
          (PORT IN7 (374:434:495)(350:399:450))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_ORAND////    Pos: x112y89
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a93_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (929:1039:1151)(931:1031:1134))
          (PORT IN6 (1567:1763:1961)(1611:1783:1958))
          (PORT IN7 (1621:1784:1951)(1639:1782:1927))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x109y94
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a94_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1336:1494:1655)(1380:1523:1670))
          (PORT IN5 (1425:1591:1759)(1490:1656:1826))
          (PORT IN6 (1025:1162:1303)(998:1114:1231))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_OR////    Pos: x119y86
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a95_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1409:1570:1736)(1413:1564:1719))
          (PORT IN4 (364:418:474)(338:380:423))
          (PORT IN5 (1115:1260:1411)(1165:1309:1455))
          (PORT IN7 (1983:2241:2505)(2069:2304:2546))
          (PORT IN8 (374:429:486)(345:387:431))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x119y83
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a97_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1357:1525:1696)(1416:1568:1726))
          (PORT IN4 (1622:1809:1999)(1666:1839:2016))
          (PORT IN5 (756:857:960)(745:836:928))
          (PORT IN6 (383:440:498)(357:404:451))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x113y84
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a98_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (864:993:1126)(889:1004:1122))
          (PORT IN4 (1242:1401:1562)(1311:1451:1594))
          (PORT IN5 (924:1062:1202)(968:1109:1252))
          (PORT IN6 (1521:1700:1882)(1585:1757:1933))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x116y85
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a99_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1103:1238:1377)(1127:1259:1394))
          (PORT IN6 (552:637:723)(527:592:659))
          (PORT IN7 (1592:1784:1980)(1613:1782:1957))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x111y83
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a100_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1026:1169:1316)(1026:1155:1288))
          (PORT IN5 (1405:1580:1761)(1470:1633:1797))
          (PORT IN6 (2154:2412:2676)(2270:2511:2756))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x104y75
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a101_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (762:862:965)(781:867:955))
          (PORT IN3 (551:641:732)(530:605:681))
          (PORT IN4 (725:828:931)(732:829:929))
          (PORT IN5 (391:450:511)(361:408:456))
          (PORT IN6 (1520:1684:1852)(1561:1705:1855))
          (PORT IN8 (1634:1826:2024)(1642:1818:1998))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x104y77
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a103_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1037:1183:1331)(1036:1166:1299))
          (PORT IN5 (1365:1543:1723)(1410:1567:1726))
          (PORT IN6 (1556:1743:1931)(1638:1813:1992))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x110y78
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a105_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1359:1553:1749)(1382:1561:1743))
          (PORT IN4 (1397:1571:1749)(1411:1574:1741))
          (PORT IN5 (1216:1358:1504)(1237:1364:1495))
          (PORT IN6 (566:654:744)(559:635:713))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x103y78
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a106_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (3118:3473:3833)(3238:3549:3868))
          (PORT IN3 (1687:1884:2087)(1711:1888:2068))
          (PORT IN6 (2113:2400:2692)(2179:2445:2719))
          (PORT IN8 (544:638:734)(537:618:701))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_OR////    Pos: x106y90
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a107_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1557:1747:1943)(1601:1771:1946))
          (PORT IN2 (1512:1703:1901)(1529:1710:1897))
          (PORT IN4 (566:647:730)(559:633:708))
          (PORT IN6 (1286:1438:1592)(1309:1447:1588))
          (PORT IN7 (1497:1672:1852)(1549:1717:1890))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x97y95
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a109_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2209:2453:2703)(2318:2549:2786))
          (PORT IN4 (767:846:925)(784:851:918))
          (PORT IN7 (1536:1752:1971)(1597:1790:1987))
          (PORT IN8 (1868:2103:2346)(1936:2170:2410))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x104y90
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a110_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1692:1914:2140)(1772:1972:2177))
          (PORT IN4 (1291:1492:1697)(1340:1521:1704))
          (PORT IN5 (1067:1200:1337)(1065:1183:1304))
          (PORT IN6 (1359:1528:1701)(1379:1540:1703))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_///ORAND/    Pos: x108y83
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a111_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1783:1997:2215)(1848:2053:2262))
          (PORT IN2 (1474:1645:1819)(1558:1716:1879))
          (PORT IN3 (1030:1154:1281)(1074:1191:1310))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x103y89
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a112_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1491:1688:1889)(1553:1726:1903))
          (PORT IN5 (1813:2049:2289)(1876:2093:2315))
          (PORT IN6 (1392:1559:1726)(1462:1626:1791))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_OR////    Pos: x89y74
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a113_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (578:655:733)(561:624:689))
          (PORT IN4 (570:654:739)(547:618:690))
          (PORT IN6 (752:868:987)(753:857:964))
          (PORT IN7 (787:883:980)(796:884:973))
          (PORT IN8 (595:684:775)(577:648:721))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x91y74
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a115_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1230:1383:1540)(1244:1385:1530))
          (PORT IN2 (952:1068:1188)(949:1052:1159))
          (PORT IN3 (1106:1271:1437)(1137:1305:1477))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x87y75
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a116_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2155:2363:2577)(2220:2407:2599))
          (PORT IN7 (1095:1246:1400)(1142:1284:1427))
          (PORT IN8 (1862:2064:2270)(1954:2144:2338))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x85y73
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a117_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1833:2016:2205)(1915:2084:2258))
          (PORT IN4 (1481:1673:1870)(1524:1691:1862))
          (PORT IN7 (1112:1244:1378)(1163:1289:1418))
          (PORT IN8 (1560:1772:1986)(1574:1761:1955))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x96y75
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a118_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1589:1784:1983)(1667:1843:2026))
          (PORT IN4 (1426:1634:1847)(1496:1707:1920))
          (PORT IN5 (1765:1948:2134)(1835:2004:2175))
          (PORT IN6 (2164:2418:2680)(2260:2500:2746))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_OR////    Pos: x116y87
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a119_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1547:1761:1981)(1558:1748:1944))
          (PORT IN3 (1650:1875:2106)(1734:1952:2174))
          (PORT IN4 (1055:1185:1319)(1073:1200:1329))
          (PORT IN5 (1762:1973:2187)(1830:2025:2224))
          (PORT IN6 (1243:1421:1605)(1299:1461:1627))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///ORAND/    Pos: x114y84
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a121_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (909:1038:1169)(945:1068:1192))
          (PORT IN2 (730:832:935)(747:840:934))
          (PORT IN3 (1429:1596:1766)(1509:1670:1834))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x113y88
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a122_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1557:1744:1938)(1575:1740:1909))
          (PORT IN7 (732:844:958)(727:819:914))
          (PORT IN8 (1380:1552:1726)(1400:1555:1713))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x122y85
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a123_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1501:1694:1889)(1569:1740:1916))
          (PORT IN4 (1418:1576:1736)(1467:1609:1754))
          (PORT IN7 (789:886:985)(794:883:974))
          (PORT IN8 (1226:1396:1569)(1249:1409:1573))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x119y90
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a124_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1640:1892:2152)(1651:1865:2083))
          (PORT IN4 (1643:1807:1973)(1734:1890:2049))
          (PORT IN5 (1598:1771:1950)(1625:1778:1934))
          (PORT IN6 (1982:2209:2441)(2085:2309:2538))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_OR////    Pos: x129y86
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a125_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1225:1395:1567)(1264:1427:1593))
          (PORT IN2 (1441:1609:1780)(1444:1590:1739))
          (PORT IN5 (1202:1366:1534)(1242:1404:1567))
          (PORT IN6 (745:841:939)(744:825:909))
          (PORT IN8 (1240:1396:1554)(1283:1439:1599))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x121y86
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a127_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1628:1829:2036)(1711:1911:2116))
          (PORT IN6 (563:642:723)(549:614:682))
          (PORT IN7 (1881:2097:2320)(1980:2188:2400))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x117y85
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a128_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1323:1491:1661)(1400:1552:1710))
          (PORT IN7 (1142:1275:1411)(1158:1270:1385))
          (PORT IN8 (1650:1845:2043)(1754:1942:2135))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x123y86
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a129_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1678:1893:2111)(1766:1963:2166))
          (PORT IN4 (1678:1857:2038)(1725:1878:2035))
          (PORT IN7 (1391:1584:1780)(1394:1553:1717))
          (PORT IN8 (876:989:1104)(864:960:1058))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x124y84
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a130_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1196:1342:1489)(1254:1380:1512))
          (PORT IN4 (1062:1194:1328)(1109:1232:1358))
          (PORT IN7 (777:868:962)(772:861:950))
          (PORT IN8 (1257:1431:1610)(1322:1488:1657))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_OR////    Pos: x122y92
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a131_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1459:1622:1786)(1466:1600:1739))
          (PORT IN3 (1381:1551:1723)(1421:1565:1714))
          (PORT IN4 (1169:1322:1478)(1202:1349:1501))
          (PORT IN6 (1231:1399:1570)(1263:1426:1593))
          (PORT IN8 (892:1010:1130)(896:1006:1119))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x115y86
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a133_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1506:1711:1924)(1534:1716:1903))
          (PORT IN6 (1005:1140:1278)(983:1094:1206))
          (PORT IN7 (1926:2145:2368)(1941:2131:2325))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x109y90
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a134_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1331:1490:1651)(1380:1525:1672))
          (PORT IN5 (1583:1749:1919)(1659:1814:1973))
          (PORT IN6 (1209:1349:1490)(1269:1395:1523))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x110y89
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a135_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1497:1656:1819)(1515:1653:1794))
          (PORT IN4 (1641:1799:1962)(1694:1833:1977))
          (PORT IN7 (1732:1961:2194)(1807:2017:2234))
          (PORT IN8 (1858:2069:2284)(1959:2167:2380))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x113y90
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a136_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2017:2202:2393)(2082:2255:2432))
          (PORT IN3 (1475:1619:1765)(1503:1631:1764))
          (PORT IN5 (2137:2417:2704)(2244:2515:2793))
          (PORT IN7 (563:651:739)(547:620:695))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_OR////    Pos: x122y91
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a137_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (714:812:912)(734:827:921))
          (PORT IN4 (1537:1729:1922)(1621:1806:1993))
          (PORT IN5 (726:838:953)(718:808:902))
          (PORT IN6 (1813:2044:2282)(1836:2041:2255))
          (PORT IN7 (719:818:917)(733:828:926))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_ORAND////    Pos: x115y88
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a139_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1794:2003:2215)(1897:2106:2322))
          (PORT IN6 (1723:1946:2176)(1783:1999:2221))
          (PORT IN7 (1751:1975:2202)(1846:2058:2275))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX2a////    Pos: x111y93
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a140_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1318:1493:1670)(1381:1552:1727))
          (PORT IN4 (1227:1403:1582)(1235:1399:1567))
          (PORT IN6 (1747:1929:2115)(1792:1957:2126))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x114y94
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a141_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1486:1657:1834)(1499:1644:1793))
          (PORT IN4 (1792:1995:2202)(1901:2088:2279))
          (PORT IN7 (1312:1478:1647)(1387:1544:1706))
          (PORT IN8 (1028:1179:1332)(1025:1160:1296))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x115y91
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a142_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1618:1803:1990)(1706:1871:2043))
          (PORT IN4 (1619:1820:2025)(1661:1841:2027))
          (PORT IN5 (777:880:986)(810:905:1002))
          (PORT IN6 (784:884:984)(817:912:1008))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_OR////    Pos: x120y83
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a143_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1891:2083:2282)(1903:2079:2260))
          (PORT IN2 (1375:1541:1711)(1410:1569:1732))
          (PORT IN4 (891:1013:1137)(889:999:1110))
          (PORT IN7 (745:849:955)(725:810:897))
          (PORT IN8 (889:1008:1130)(887:997:1109))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x113y79
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a145_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (932:1071:1212)(967:1097:1229))
          (PORT IN2 (1312:1475:1642)(1342:1502:1665))
          (PORT IN3 (1570:1758:1953)(1623:1816:2014))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x111y82
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a146_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (516:600:686)(490:554:619))
          (PORT IN5 (1401:1580:1764)(1482:1660:1843))
          (PORT IN6 (1113:1261:1413)(1099:1235:1373))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x111y84
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a147_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (904:1023:1146)(936:1051:1169))
          (PORT IN4 (1054:1179:1307)(1049:1159:1273))
          (PORT IN5 (1051:1194:1338)(1029:1136:1245))
          (PORT IN6 (1090:1235:1380)(1087:1222:1362))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x114y83
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a148_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (981:1112:1248)(960:1069:1180))
          (PORT IN4 (1257:1406:1557)(1342:1487:1634))
          (PORT IN5 (578:661:746)(557:629:701))
          (PORT IN6 (2364:2613:2869)(2524:2761:3003))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_OR////    Pos: x119y71
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a149_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (848:958:1070)(834:929:1026))
          (PORT IN3 (1338:1500:1667)(1327:1470:1617))
          (PORT IN4 (1401:1595:1790)(1461:1626:1795))
          (PORT IN7 (1432:1611:1795)(1481:1653:1831))
          (PORT IN8 (2084:2313:2547)(2150:2370:2596))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x117y69
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a151_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1946:2164:2387)(2010:2224:2442))
          (PORT IN2 (1247:1398:1552)(1248:1375:1506))
          (PORT IN3 (1560:1738:1920)(1618:1783:1952))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x111y73
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a152_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1798:2040:2289)(1859:2084:2314))
          (PORT IN5 (1318:1488:1661)(1374:1534:1699))
          (PORT IN6 (2638:2950:3265)(2761:3054:3353))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x112y80
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a153_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1372:1566:1763)(1406:1586:1768))
          (PORT IN4 (1383:1543:1706)(1433:1576:1723))
          (PORT IN5 (1577:1781:1991)(1662:1858:2058))
          (PORT IN6 (1895:2119:2348)(1959:2181:2408))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x112y76
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a154_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1583:1806:2035)(1610:1809:2014))
          (PORT IN4 (1571:1759:1950)(1573:1743:1917))
          (PORT IN5 (409:472:536)(388:443:498))
          (PORT IN6 (1414:1561:1711)(1439:1569:1703))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_OR////    Pos: x125y86
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a155_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1222:1382:1546)(1286:1440:1598))
          (PORT IN2 (1636:1853:2074)(1623:1801:1982))
          (PORT IN3 (1230:1381:1537)(1240:1378:1519))
          (PORT IN7 (1566:1757:1954)(1589:1770:1954))
          (PORT IN8 (1195:1335:1477)(1212:1334:1460))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x119y87
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a157_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1428:1588:1751)(1459:1607:1760))
          (PORT IN3 (1384:1576:1769)(1432:1600:1772))
          (PORT IN6 (1185:1316:1449)(1194:1308:1426))
          (PORT IN8 (750:864:980)(770:874:981))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x117y88
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a158_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1522:1717:1918)(1579:1747:1920))
          (PORT IN4 (1636:1801:1969)(1722:1879:2038))
          (PORT IN5 (1738:1964:2196)(1753:1962:2175))
          (PORT IN6 (2832:3170:3516)(3011:3317:3630))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_///ORAND/    Pos: x112y88
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a159_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (423:485:548)(409:464:520))
          (PORT IN2 (754:863:975)(759:858:958))
          (PORT IN3 (1402:1576:1753)(1469:1633:1801))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x111y89
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a160_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1518:1677:1839)(1528:1667:1808))
          (PORT IN7 (1592:1780:1975)(1624:1798:1977))
          (PORT IN8 (1403:1600:1800)(1413:1583:1758))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x99y79
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a161_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1853:2057:2264)(1914:2101:2291))
          (PORT IN3 (1556:1762:1972)(1652:1853:2061))
          (PORT IN4 (636:726:818)(627:705:785))
          (PORT IN5 (1512:1694:1880)(1524:1693:1865))
          (PORT IN6 (1894:2089:2289)(1962:2137:2314))
          (PORT IN7 (764:880:998)(743:840:938))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x90y82
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a163_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1839:2032:2231)(1868:2039:2214))
          (PORT IN5 (1760:1977:2201)(1842:2063:2290))
          (PORT IN6 (598:673:748)(608:674:742))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x90y79
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a165_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1567:1808:2054)(1619:1873:2132))
          (PORT IN4 (1067:1190:1315)(1096:1215:1337))
          (PORT IN7 (2886:3189:3499)(3082:3365:3655))
          (PORT IN8 (1162:1309:1461)(1182:1321:1464))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x97y78
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a166_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (883:984:1089)(901:987:1076))
          (PORT IN3 (1502:1656:1815)(1536:1683:1832))
          (PORT IN6 (1229:1385:1544)(1262:1399:1539))
          (PORT IN8 (942:1044:1148)(952:1043:1138))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_OR////    Pos: x100y91
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a167_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1862:2113:2369)(1912:2145:2383))
          (PORT IN3 (1385:1556:1731)(1415:1573:1734))
          (PORT IN4 (1218:1374:1533)(1283:1423:1567))
          (PORT IN7 (1509:1736:1966)(1569:1776:1988))
          (PORT IN8 (1175:1334:1495)(1242:1382:1527))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x91y85
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a169_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2071:2277:2491)(2144:2341:2541))
          (PORT IN4 (1462:1657:1856)(1498:1699:1904))
          (PORT IN5 (1674:1901:2131)(1740:1942:2149))
          (PORT IN6 (1533:1706:1886)(1565:1717:1872))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x84y87
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a170_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1498:1655:1816)(1567:1708:1851))
          (PORT IN4 (1598:1799:2005)(1662:1848:2041))
          (PORT IN7 (588:670:754)(583:657:732))
          (PORT IN8 (1498:1648:1800)(1542:1690:1843))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x90y85
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a171_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (868:986:1108)(897:1005:1114))
          (PORT IN6 (712:805:899)(726:812:899))
          (PORT IN7 (2273:2568:2868)(2413:2724:3040))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x89y87
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a172_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1853:2025:2202)(1887:2035:2186))
          (PORT IN7 (999:1124:1253)(995:1107:1223))
          (PORT IN8 (1188:1308:1431)(1214:1323:1436))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_OR////    Pos: x104y95
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a173_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1097:1237:1378)(1125:1261:1398))
          (PORT IN3 (1291:1463:1637)(1376:1546:1720))
          (PORT IN4 (1375:1544:1716)(1389:1547:1707))
          (PORT IN5 (2108:2348:2593)(2188:2425:2671))
          (PORT IN6 (1650:1837:2027)(1679:1858:2040))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x98y91
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a175_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (716:817:919)(735:829:926))
          (PORT IN6 (1213:1373:1537)(1196:1329:1467))
          (PORT IN7 (1609:1787:1966)(1700:1866:2035))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x95y89
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a176_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1798:1996:2199)(1850:2029:2213))
          (PORT IN7 (792:887:984)(795:888:983))
          (PORT IN8 (1745:1982:2224)(1831:2051:2274))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x102y90
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a177_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1552:1737:1924)(1621:1794:1974))
          (PORT IN4 (1615:1808:2006)(1716:1909:2105))
          (PORT IN7 (1094:1234:1377)(1133:1262:1392))
          (PORT IN8 (1413:1575:1741)(1482:1638:1797))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x95y93
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a178_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1878:2080:2287)(1944:2125:2311))
          (PORT IN4 (1133:1263:1393)(1179:1302:1426))
          (PORT IN5 (1884:2131:2383)(1951:2186:2427))
          (PORT IN6 (1587:1790:1997)(1645:1823:2005))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_OR////    Pos: x88y93
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a179_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (358:409:462)(335:376:419))
          (PORT IN4 (1622:1856:2093)(1621:1817:2020))
          (PORT IN6 (1681:1845:2013)(1743:1897:2057))
          (PORT IN7 (1445:1601:1758)(1469:1611:1756))
          (PORT IN8 (2141:2396:2655)(2233:2481:2738))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x87y94
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a181_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2208:2453:2707)(2278:2502:2731))
          (PORT IN4 (1945:2160:2380)(2059:2266:2479))
          (PORT IN5 (572:649:728)(558:622:688))
          (PORT IN6 (1356:1523:1693)(1402:1562:1725))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x97y88
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a182_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1393:1560:1731)(1444:1590:1740))
          (PORT IN4 (1769:2011:2261)(1850:2099:2354))
          (PORT IN5 (1478:1662:1850)(1560:1739:1922))
          (PORT IN6 (1198:1336:1474)(1261:1387:1517))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x92y87
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a183_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1176:1333:1492)(1185:1327:1473))
          (PORT IN6 (742:850:960)(721:811:905))
          (PORT IN7 (1778:2009:2245)(1865:2103:2344))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x87y88
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a184_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2037:2239:2447)(2121:2313:2509))
          (PORT IN5 (814:921:1031)(831:936:1042))
          (PORT IN6 (2585:2882:3186)(2742:3034:3334))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_OR////    Pos: x88y91
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a185_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (527:610:696)(497:562:628))
          (PORT IN4 (1102:1254:1409)(1136:1278:1424))
          (PORT IN5 (549:640:734)(519:594:671))
          (PORT IN6 (590:672:757)(573:644:716))
          (PORT IN7 (945:1078:1214)(967:1091:1217))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x94y90
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a187_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1879:2082:2289)(1977:2174:2374))
          (PORT IN4 (1787:2035:2288)(1839:2082:2333))
          (PORT IN5 (1383:1539:1696)(1443:1589:1740))
          (PORT IN6 (1526:1724:1928)(1610:1797:1988))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x86y91
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a188_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2062:2258:2459)(2142:2323:2507))
          (PORT IN4 (1597:1763:1933)(1697:1859:2027))
          (PORT IN5 (1571:1757:1947)(1659:1834:2012))
          (PORT IN6 (2542:2835:3133)(2713:2983:3257))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_///ORAND/    Pos: x91y92
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a189_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (940:1065:1191)(965:1081:1200))
          (PORT IN2 (373:428:485)(364:411:458))
          (PORT IN3 (1970:2191:2416)(2030:2248:2471))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x85y89
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a190_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1695:1869:2049)(1721:1872:2026))
          (PORT IN5 (1820:2033:2250)(1888:2090:2296))
          (PORT IN6 (1905:2133:2365)(2027:2240:2458))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_OR////    Pos: x84y81
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a191_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1412:1584:1760)(1486:1647:1811))
          (PORT IN2 (3134:3469:3815)(3298:3608:3928))
          (PORT IN4 (935:1058:1184)(961:1085:1213))
          (PORT IN6 (1512:1741:1971)(1537:1743:1953))
          (PORT IN7 (1418:1562:1712)(1497:1628:1763))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///ORAND/    Pos: x91y75
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a193_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (531:614:699)(511:576:643))
          (PORT IN2 (1534:1727:1925)(1610:1796:1985))
          (PORT IN3 (934:1077:1222)(948:1091:1237))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x85y82
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a194_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1686:1850:2021)(1711:1860:2012))
          (PORT IN5 (1395:1563:1734)(1481:1639:1800))
          (PORT IN6 (1084:1220:1361)(1103:1235:1369))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x82y80
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a195_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1447:1596:1750)(1463:1592:1722))
          (PORT IN4 (995:1097:1202)(1004:1098:1194))
          (PORT IN5 (1535:1736:1943)(1625:1817:2012))
          (PORT IN6 (1348:1529:1714)(1403:1566:1732))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x94y73
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a196_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1511:1670:1831)(1530:1660:1793))
          (PORT IN3 (1504:1667:1835)(1536:1685:1838))
          (PORT IN5 (1332:1507:1686)(1378:1532:1689))
          (PORT IN7 (1824:2021:2223)(1890:2072:2260))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_OR////    Pos: x93y77
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a197_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1407:1580:1756)(1497:1660:1827))
          (PORT IN2 (1106:1256:1409)(1163:1304:1446))
          (PORT IN3 (1257:1409:1564)(1252:1389:1531))
          (PORT IN6 (1273:1432:1595)(1285:1423:1563))
          (PORT IN8 (540:623:706)(520:585:652))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x96y79
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a199_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1361:1539:1719)(1412:1575:1742))
          (PORT IN4 (1938:2195:2459)(2066:2331:2600))
          (PORT IN5 (1943:2202:2469)(2018:2265:2518))
          (PORT IN6 (1096:1229:1364)(1075:1183:1292))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x85y83
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a200_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1325:1464:1605)(1364:1489:1618))
          (PORT IN4 (1177:1301:1428)(1208:1329:1452))
          (PORT IN7 (1041:1177:1316)(1044:1171:1299))
          (PORT IN8 (1755:1957:2163)(1798:1989:2185))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x94y72
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a201_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1049:1190:1334)(1031:1148:1268))
          (PORT IN2 (1186:1348:1513)(1222:1363:1507))
          (PORT IN3 (1294:1490:1689)(1365:1569:1777))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x89y77
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a202_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1529:1766:2006)(1548:1781:2018))
          (PORT IN5 (1434:1640:1850)(1496:1689:1887))
          (PORT IN6 (2400:2641:2887)(2484:2704:2931))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_OR////    Pos: x91y89
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a203_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1740:1939:2141)(1826:2028:2233))
          (PORT IN3 (1194:1354:1518)(1206:1349:1497))
          (PORT IN4 (1092:1235:1382)(1111:1246:1384))
          (PORT IN5 (1391:1568:1749)(1470:1643:1819))
          (PORT IN6 (555:642:732)(553:633:714))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x92y84
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a205_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1548:1738:1931)(1551:1721:1896))
          (PORT IN6 (1077:1227:1380)(1097:1237:1380))
          (PORT IN7 (2246:2523:2807)(2354:2636:2924))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x85y86
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a206_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1690:1847:2009)(1729:1868:2011))
          (PORT IN5 (927:1049:1172)(927:1040:1156))
          (PORT IN6 (1560:1744:1931)(1593:1765:1940))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x86y87
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a207_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1858:2037:2222)(1918:2083:2252))
          (PORT IN4 (1464:1628:1798)(1549:1707:1870))
          (PORT IN7 (1409:1551:1699)(1448:1581:1719))
          (PORT IN8 (1087:1219:1354)(1086:1202:1322))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x91y88
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a208_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1598:1817:2040)(1652:1866:2086))
          (PORT IN4 (1669:1872:2079)(1712:1920:2130))
          (PORT IN5 (1070:1182:1296)(1116:1216:1319))
          (PORT IN6 (2858:3166:3480)(3010:3296:3586))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_OR////    Pos: x86y84
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a209_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2597:2884:3175)(2791:3068:3350))
          (PORT IN4 (732:825:919)(746:832:920))
          (PORT IN5 (1307:1477:1651)(1337:1500:1667))
          (PORT IN6 (377:434:491)(348:391:436))
          (PORT IN8 (545:630:717)(533:603:675))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x88y82
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a211_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1141:1302:1467)(1188:1345:1505))
          (PORT IN6 (1207:1357:1510)(1220:1361:1505))
          (PORT IN7 (1810:1991:2177)(1865:2027:2193))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x81y79
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a212_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1618:1790:1967)(1644:1799:1956))
          (PORT IN7 (1408:1571:1739)(1398:1549:1703))
          (PORT IN8 (1859:2079:2308)(1932:2155:2384))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x82y84
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a213_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1425:1569:1718)(1443:1569:1697))
          (PORT IN4 (1319:1449:1582)(1328:1441:1558))
          (PORT IN5 (373:433:495)(344:393:443))
          (PORT IN6 (1601:1776:1957)(1652:1816:1984))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x87y84
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a214_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1702:1866:2037)(1736:1887:2040))
          (PORT IN4 (1336:1479:1625)(1401:1534:1671))
          (PORT IN5 (1336:1501:1669)(1392:1559:1730))
          (PORT IN6 (2361:2650:2946)(2409:2668:2934))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_///XOR/    Pos: x78y63
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a215_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2059:2268:2480)(2141:2327:2518))
          (PORT IN2 (1640:1829:2025)(1720:1893:2068))
          (PORT IN3 (730:839:950)(715:808:903))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///XOR/    Pos: x72y63
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a216_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (546:623:701)(538:609:680))
          (PORT IN2 (1488:1676:1869)(1550:1724:1898))
          (PORT IN3 (1260:1410:1562)(1316:1463:1611))
          (PORT IN4 (1955:2180:2409)(2025:2233:2446))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x66y65
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a217_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (733:842:953)(716:801:887))
          (PORT IN7 (1161:1332:1507)(1181:1336:1496))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x65y74
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a218_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1141:1299:1459)(1172:1315:1461))
          (PORT IN4 (771:887:1003)(772:877:983))
          (PORT IN5 (404:469:535)(399:458:518))
          (PORT IN6 (1125:1274:1427)(1135:1278:1423))
          (PORT IN7 (698:805:914)(701:800:901))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x66y78
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a219_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1093:1244:1397)(1105:1246:1392))
          (PORT IN3 (909:1036:1165)(949:1072:1196))
          (PORT IN5 (944:1081:1222)(962:1092:1224))
          (PORT IN6 (937:1064:1194)(975:1092:1212))
          (PORT IN7 (1340:1496:1654)(1373:1522:1675))
          (PORT IN8 (1267:1432:1602)(1314:1472:1635))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x67y77
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a220_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1256:1407:1561)(1297:1438:1581))
          (PORT IN2 (623:705:787)(632:710:790))
          (PORT IN3 (1099:1237:1377)(1124:1255:1390))
          (PORT IN4 (1294:1450:1611)(1306:1445:1589))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x66y87
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a221_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1452:1644:1839)(1550:1732:1918))
          (PORT IN4 (1875:2111:2351)(1886:2079:2278))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x68y77
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a222_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1279:1445:1612)(1324:1485:1650))
          (PORT IN2 (1129:1246:1366)(1145:1253:1363))
          (PORT IN3 (1089:1232:1377)(1092:1226:1364))
          (PORT IN4 (1299:1464:1631)(1329:1480:1634))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x65y87
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a223_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1550:1745:1944)(1558:1737:1917))
          (PORT IN6 (953:1074:1199)(983:1102:1223))
          (PORT IN7 (901:1040:1180)(893:1015:1139))
          (PORT IN8 (1256:1404:1554)(1320:1456:1596))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x65y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a224_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1403:1579:1761)(1456:1625:1796))
          (PORT IN7 (1215:1363:1516)(1252:1390:1530))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x67y86
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a225_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (569:646:724)(550:610:673))
          (PORT IN4 (537:625:713)(532:607:684))
          (PORT IN6 (356:409:463)(330:372:414))
          (PORT IN7 (1126:1277:1431)(1192:1339:1488))
          (PORT IN8 (1095:1247:1404)(1161:1310:1460))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_XOR////    Pos: x68y84
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a226_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1290:1450:1612)(1327:1485:1645))
          (PORT IN7 (758:867:979)(787:896:1008))
          (PORT IN8 (384:442:500)(382:431:480))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x65y86
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a227_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1100:1246:1394)(1142:1280:1423))
          (PORT IN8 (1564:1767:1975)(1665:1858:2053))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///ICOMP/    Pos: x65y86
  (CELL (CELLTYPE "C_ICOMP")
    (INSTANCE _a228_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (582:665:750)(578:650:724))
          (PORT IN2 (378:432:488)(370:418:467))
          (PORT IN3 (1414:1557:1703)(1419:1543:1669))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX4b////    Pos: x70y82
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a229_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (584:661:738)(571:633:698))
          (PORT IN3 (1258:1410:1565)(1275:1418:1562))
          (PORT IN5 (1053:1185:1319)(1075:1206:1339))
          (PORT IN8 (397:457:518)(387:440:494))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x67y79
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a230_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1329:1493:1662)(1359:1519:1683))
          (PORT IN4 (942:1073:1206)(977:1110:1246))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x68y82
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a231_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (588:674:762)(599:685:772))
          (PORT IN2 (737:824:913)(729:807:888))
          (PORT IN3 (861:971:1085)(844:940:1039))
          (PORT IN4 (1103:1223:1345)(1099:1202:1306))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_ANDXOR////    Pos: x65y84
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a232_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1421:1610:1801)(1442:1611:1783))
          (PORT IN2 (1104:1234:1365)(1108:1221:1337))
          (PORT IN3 (1260:1431:1605)(1305:1468:1635))
          (PORT IN6 (718:819:923)(724:818:913))
          (PORT IN7 (1598:1765:1934)(1654:1805:1963))
          (PORT IN8 (1401:1577:1756)(1413:1579:1748))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x68y87
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a234_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (572:651:731)(568:642:718))
          (PORT IN3 (1207:1345:1485)(1249:1374:1501))
          (PORT IN5 (1182:1325:1472)(1240:1381:1524))
          (PORT IN6 (920:1059:1200)(905:1019:1136))
          (PORT IN8 (548:624:702)(541:604:668))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_XOR////    Pos: x68y79
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a236_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1275:1434:1597)(1326:1480:1638))
          (PORT IN8 (1665:1856:2051)(1713:1893:2079))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ICOMP////    Pos: x67y85
  (CELL (CELLTYPE "C_ICOMP")
    (INSTANCE _a237_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1389:1558:1730)(1390:1547:1707))
          (PORT IN6 (389:444:501)(383:433:483))
          (PORT IN7 (743:857:972)(760:861:964))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x65y80
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a238_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1266:1427:1589)(1288:1439:1594))
          (PORT IN7 (1702:1931:2164)(1770:1998:2229))
          (PORT IN8 (1089:1227:1369)(1094:1219:1345))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x64y76
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a239_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1103:1257:1412)(1106:1249:1395))
          (PORT IN4 (1621:1834:2053)(1698:1910:2128))
          (PORT IN5 (1136:1285:1437)(1174:1326:1483))
          (PORT IN6 (592:667:745)(599:666:735))
          (PORT IN7 (768:875:983)(786:886:986))
          (PORT IN8 (937:1059:1185)(948:1066:1187))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x66y71
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a240_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1142:1288:1440)(1193:1341:1493))
          (PORT IN3 (976:1078:1182)(1020:1114:1211))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x67y78
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a241_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (371:425:480)(343:387:431))
          (PORT IN8 (556:636:718)(551:616:682))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x66y77
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a242_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (732:836:942)(734:830:930))
          (PORT IN4 (1371:1535:1704)(1366:1506:1649))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x68y67
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a243_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1446:1651:1859)(1452:1627:1806))
          (PORT IN4 (1546:1776:2012)(1562:1766:1975))
          (PORT IN6 (1192:1340:1492)(1206:1341:1477))
          (PORT IN7 (1592:1769:1950)(1628:1792:1957))
          (PORT IN8 (1061:1193:1327)(1090:1217:1349))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x65y77
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a244_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (858:965:1075)(833:922:1014))
          (PORT IN3 (731:834:939)(752:847:943))
          (PORT IN5 (1127:1248:1371)(1113:1217:1323))
          (PORT IN6 (1282:1404:1531)(1289:1398:1510))
          (PORT IN7 (382:441:501)(356:403:451))
          (PORT IN8 (1440:1628:1822)(1502:1687:1877))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x66y76
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a245_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1198:1370:1544)(1195:1344:1496))
          (PORT IN4 (1058:1198:1341)(1074:1211:1353))
          (PORT IN5 (554:636:721)(547:618:689))
          (PORT IN6 (755:869:983)(749:845:942))
          (PORT IN7 (1055:1192:1330)(1049:1165:1283))
          (PORT IN8 (555:639:723)(567:648:730))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_XOR////    Pos: x68y69
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a246_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1420:1615:1812)(1524:1722:1924))
          (PORT IN8 (900:1039:1181)(907:1029:1153))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x65y72
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a247_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (727:800:875)(742:804:867))
          (PORT IN3 (1311:1469:1632)(1358:1518:1682))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x65y72
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a248_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1318:1466:1618)(1371:1517:1667))
          (PORT IN7 (1653:1841:2034)(1762:1943:2126))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x70y68
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a249_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1472:1673:1878)(1526:1722:1920))
          (PORT IN6 (823:933:1044)(796:889:984))
          (PORT IN7 (1231:1355:1481)(1242:1350:1462))
          (PORT IN8 (1264:1436:1611)(1353:1526:1705))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x68y72
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a250_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (422:480:539)(406:454:504))
          (PORT IN3 (1352:1519:1691)(1398:1557:1717))
          (PORT IN5 (1367:1545:1723)(1431:1598:1767))
          (PORT IN6 (1516:1689:1867)(1535:1699:1868))
          (PORT IN8 (956:1075:1196)(956:1053:1154))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x67y72
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a251_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (883:1006:1134)(913:1033:1157))
          (PORT IN4 (901:1038:1177)(928:1054:1182))
          (PORT IN5 (774:872:974)(794:886:981))
          (PORT IN6 (1141:1277:1417)(1134:1250:1370))
          (PORT IN8 (1108:1238:1369)(1128:1251:1378))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x67y73
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a252_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (796:907:1019)(796:890:986))
          (PORT IN4 (1126:1267:1412)(1155:1294:1439))
          (PORT IN6 (639:724:811)(631:703:775))
          (PORT IN7 (765:879:996)(769:866:965))
          (PORT IN8 (992:1122:1256)(1039:1168:1300))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x63y74
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a253_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1393:1561:1734)(1480:1640:1805))
          (PORT IN4 (1767:2002:2241)(1793:2014:2238))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x68y75
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a254_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1286:1433:1583)(1332:1479:1630))
          (PORT IN4 (654:732:813)(655:724:795))
          (PORT IN5 (548:632:717)(542:614:687))
          (PORT IN6 (1088:1239:1393)(1126:1262:1400))
          (PORT IN7 (955:1078:1204)(985:1099:1216))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_///ANDXOR/    Pos: x66y68
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a255_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1358:1512:1671)(1384:1528:1675))
          (PORT IN2 (375:434:493)(346:391:437))
          (PORT IN3 (964:1077:1193)(988:1088:1190))
          (PORT IN4 (936:1071:1210)(947:1070:1195))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x67y74
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a256_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1102:1246:1393)(1102:1224:1348))
          (PORT IN4 (975:1096:1220)(1022:1142:1264))
          (PORT IN6 (814:922:1034)(823:921:1021))
          (PORT IN7 (953:1063:1177)(975:1081:1189))
          (PORT IN8 (888:1030:1174)(880:994:1110))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x69y74
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a258_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1074:1210:1349)(1091:1218:1347))
          (PORT IN4 (394:448:503)(384:431:479))
          (PORT IN5 (1802:2022:2246)(1897:2117:2341))
          (PORT IN6 (1092:1225:1362)(1102:1217:1338))
          (PORT IN8 (545:629:714)(537:606:678))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x67y71
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a259_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (601:688:775)(605:684:763))
          (PORT IN4 (881:994:1110)(859:952:1049))
          (PORT IN6 (735:826:918)(721:807:893))
          (PORT IN7 (1327:1492:1660)(1388:1558:1732))
          (PORT IN8 (903:1033:1166)(940:1065:1193))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x101y67
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a260_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1560:1714:1873)(1641:1779:1921))
          (PORT IN7 (1539:1714:1892)(1596:1766:1940))
          (PORT IN8 (1731:1961:2195)(1783:2012:2247))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x100y72
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a261_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1883:2092:2303)(1925:2103:2288))
          (PORT IN7 (598:674:751)(601:668:738))
          (PORT IN8 (1242:1411:1583)(1226:1374:1525))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x99y84
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a262_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2668:2979:3298)(2851:3148:3451))
          (PORT IN2 (2503:2788:3078)(2650:2917:3191))
          (PORT IN3 (1718:1940:2167)(1727:1926:2132))
          (PORT IN4 (722:829:939)(745:846:950))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x78y75
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a263_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1557:1726:1898)(1574:1719:1867))
          (PORT IN2 (1197:1323:1453)(1207:1317:1431))
          (PORT IN5 (1098:1262:1428)(1108:1252:1402))
          (PORT IN6 (1520:1683:1849)(1615:1767:1922))
          (PORT IN7 (1379:1549:1723)(1441:1601:1765))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x67y66
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a264_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1106:1255:1407)(1115:1251:1388))
          (PORT IN3 (758:871:987)(771:873:977))
          (PORT IN4 (580:655:733)(587:653:721))
          (PORT IN5 (409:467:527)(390:439:488))
          (PORT IN6 (987:1141:1296)(997:1137:1281))
          (PORT IN7 (1215:1357:1502)(1245:1383:1522))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x64y65
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a266_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1154:1291:1430)(1213:1339:1467))
          (PORT IN4 (934:1089:1247)(925:1050:1177))
          (PORT IN5 (977:1116:1257)(1002:1130:1258))
          (PORT IN6 (1453:1621:1796)(1483:1647:1815))
          (PORT IN7 (1362:1504:1648)(1370:1494:1619))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x65y69
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a267_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (970:1097:1225)(983:1093:1205))
          (PORT IN4 (1881:2150:2428)(1930:2191:2456))
          (PORT IN5 (1129:1270:1412)(1167:1300:1433))
          (PORT IN6 (389:449:510)(368:414:460))
          (PORT IN7 (955:1071:1189)(974:1090:1209))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_XOR////    Pos: x66y67
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a268_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1286:1459:1635)(1335:1504:1676))
          (PORT IN6 (1359:1533:1710)(1410:1570:1733))
          (PORT IN7 (1381:1558:1740)(1395:1564:1736))
          (PORT IN8 (372:430:489)(346:392:440))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x67y69
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a269_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1014:1144:1277)(1029:1149:1272))
          (PORT IN4 (1500:1676:1857)(1534:1694:1859))
          (PORT IN5 (1310:1460:1614)(1358:1505:1658))
          (PORT IN7 (1372:1531:1694)(1389:1541:1697))
          (PORT IN8 (754:856:960)(793:896:999))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x66y69
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a270_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (776:892:1009)(756:842:930))
          (PORT IN4 (923:1059:1197)(941:1061:1184))
          (PORT IN5 (380:438:496)(374:425:478))
          (PORT IN6 (2111:2374:2643)(2185:2434:2689))
          (PORT IN7 (377:434:493)(350:393:437))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_ORAND////    Pos: x109y68
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a272_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1708:1905:2108)(1759:1948:2143))
          (PORT IN7 (1401:1557:1716)(1430:1572:1716))
          (PORT IN8 (1429:1619:1814)(1490:1675:1864))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x104y71
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a273_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1506:1655:1806)(1524:1653:1786))
          (PORT IN7 (1793:2008:2228)(1874:2076:2282))
          (PORT IN8 (1174:1335:1499)(1211:1361:1514))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x110y75
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a274_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1267:1405:1546)(1327:1457:1590))
          (PORT IN2 (1346:1511:1680)(1413:1572:1736))
          (PORT IN3 (1203:1343:1484)(1248:1380:1515))
          (PORT IN4 (1965:2167:2374)(2062:2253:2449))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x80y61
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a275_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1270:1421:1573)(1331:1466:1606))
          (PORT IN7 (1592:1798:2005)(1682:1879:2079))
          (PORT IN8 (1555:1738:1926)(1623:1793:1965))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x68y68
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a276_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1792:2002:2214)(1884:2097:2313))
          (PORT IN2 (1596:1805:2017)(1613:1799:1988))
          (PORT IN3 (387:443:501)(379:427:476))
          (PORT IN4 (550:628:707)(545:614:685))
          (PORT IN5 (1048:1180:1314)(1055:1176:1302))
          (PORT IN6 (589:667:745)(593:661:730))
          (PORT IN7 (1243:1409:1577)(1243:1386:1533))
          (PORT IN8 (903:1014:1127)(913:1019:1128))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x103y67
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a278_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2021:2224:2433)(2096:2278:2467))
          (PORT IN7 (1936:2182:2433)(2031:2267:2511))
          (PORT IN8 (604:689:774)(595:675:755))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x102y68
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a279_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1887:2079:2275)(1947:2122:2304))
          (PORT IN7 (1135:1288:1443)(1113:1250:1390))
          (PORT IN8 (2284:2530:2780)(2374:2591:2814))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x98y83
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a280_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1548:1742:1942)(1606:1804:2005))
          (PORT IN6 (1840:2025:2214)(1951:2121:2295))
          (PORT IN7 (1012:1138:1266)(1005:1111:1219))
          (PORT IN8 (358:419:482)(339:387:436))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x71y76
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a281_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1295:1463:1633)(1380:1545:1714))
          (PORT IN2 (942:1059:1180)(936:1043:1154))
          (PORT IN3 (784:859:936)(802:868:936))
          (PORT IN4 (1675:1878:2083)(1725:1919:2117))
          (PORT IN6 (568:644:721)(550:614:679))
          (PORT IN7 (2012:2243:2480)(2128:2360:2593))
          (PORT IN8 (569:643:719)(552:613:675))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x67y76
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a283_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (759:857:955)(775:860:947))
          (PORT IN4 (908:1025:1146)(937:1052:1171))
          (PORT IN5 (383:442:503)(371:424:478))
          (PORT IN6 (1321:1485:1651)(1350:1498:1647))
          (PORT IN7 (558:637:717)(563:634:707))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x68y76
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a284_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1312:1462:1615)(1357:1508:1662))
          (PORT IN4 (956:1075:1196)(966:1077:1192))
          (PORT IN5 (391:452:514)(383:436:490))
          (PORT IN7 (574:655:738)(593:670:749))
          (PORT IN8 (1028:1159:1293)(1045:1169:1293))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x102y76
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a285_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (833:933:1034)(854:949:1045))
          (PORT IN2 (1173:1325:1480)(1216:1358:1502))
          (PORT IN4 (1412:1578:1749)(1437:1577:1722))
          (PORT IN7 (1168:1311:1457)(1191:1334:1478))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x90y80
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a286_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1536:1741:1948)(1590:1779:1971))
          (PORT IN4 (1704:1897:2090)(1766:1929:2098))
          (PORT IN6 (1862:2069:2281)(1881:2059:2243))
          (PORT IN8 (1210:1358:1508)(1264:1404:1547))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x98y77
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a287_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1400:1572:1746)(1462:1612:1765))
          (PORT IN5 (1543:1745:1951)(1569:1760:1955))
          (PORT IN7 (1990:2208:2429)(2082:2292:2509))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_ORAND////    Pos: x94y87
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a288_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2042:2301:2564)(2092:2333:2577))
          (PORT IN6 (1931:2117:2308)(2020:2193:2371))
          (PORT IN7 (1485:1670:1860)(1484:1645:1809))
          (PORT IN8 (1548:1778:2014)(1573:1789:2011))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x96y78
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a290_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1507:1703:1904)(1537:1716:1900))
          (PORT IN4 (1000:1108:1220)(991:1084:1181))
          (PORT IN7 (2107:2363:2623)(2207:2449:2695))
          (PORT IN8 (1439:1619:1801)(1534:1713:1896))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x102y80
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a292_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (767:878:991)(775:876:980))
          (PORT IN5 (1629:1804:1984)(1645:1794:1948))
          (PORT IN6 (780:878:979)(793:888:984))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_XOR////    Pos: x79y59
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a293_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1525:1696:1872)(1591:1743:1901))
          (PORT IN8 (1690:1878:2070)(1773:1945:2119))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x67y67
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a294_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (940:1052:1167)(941:1041:1141))
          (PORT IN2 (748:868:991)(739:836:936))
          (PORT IN3 (930:1046:1163)(926:1029:1135))
          (PORT IN5 (966:1104:1244)(1002:1132:1265))
          (PORT IN6 (855:973:1093)(846:952:1059))
          (PORT IN7 (372:429:487)(345:390:436))
          (PORT IN8 (911:1045:1182)(927:1047:1169))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x103y68
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a295_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1541:1709:1879)(1641:1800:1963))
          (PORT IN3 (1898:2156:2417)(1969:2212:2460))
          (PORT IN4 (920:1033:1148)(919:1026:1135))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x100y68
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a296_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1503:1673:1846)(1563:1715:1873))
          (PORT IN7 (1004:1112:1221)(1021:1124:1229))
          (PORT IN8 (1468:1639:1814)(1526:1695:1868))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x99y76
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a297_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (782:894:1006)(780:876:974))
          (PORT IN2 (1857:2056:2257)(1929:2110:2294))
          (PORT IN3 (1454:1630:1811)(1481:1636:1798))
          (PORT IN4 (1212:1386:1563)(1231:1388:1549))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x74y61
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a298_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1375:1572:1769)(1362:1523:1688))
          (PORT IN3 (1816:2023:2235)(1914:2118:2326))
          (PORT IN5 (2137:2367:2602)(2217:2444:2676))
          (PORT IN7 (1766:1966:2171)(1802:1980:2162))
          (PORT IN8 (1348:1519:1695)(1402:1565:1732))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x89y63
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a300_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (546:622:700)(529:598:668))
          (PORT IN2 (2072:2286:2506)(2202:2399:2601))
          (PORT IN3 (1194:1340:1490)(1213:1362:1513))
          (PORT IN6 (1356:1521:1693)(1388:1545:1705))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x94y65
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a301_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1924:2171:2427)(1976:2216:2462))
          (PORT IN4 (1359:1530:1705)(1408:1559:1710))
          (PORT IN5 (781:876:972)(779:860:943))
          (PORT IN7 (1443:1592:1745)(1478:1615:1757))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x95y66
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a302_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1543:1737:1935)(1612:1789:1967))
          (PORT IN5 (754:856:960)(771:866:962))
          (PORT IN7 (1199:1342:1489)(1263:1394:1529))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_///ORAND/    Pos: x95y69
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a303_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (996:1130:1266)(994:1112:1234))
          (PORT IN2 (1900:2093:2291)(1956:2133:2314))
          (PORT IN3 (1472:1654:1841)(1522:1698:1881))
          (PORT IN4 (1103:1231:1360)(1150:1266:1384))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x98y69
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a305_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2017:2244:2474)(2070:2272:2481))
          (PORT IN4 (1065:1193:1323)(1115:1231:1349))
          (PORT IN7 (1404:1575:1749)(1436:1603:1774))
          (PORT IN8 (1562:1747:1935)(1664:1840:2021))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x95y65
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a307_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1992:2193:2399)(2061:2240:2423))
          (PORT IN5 (1487:1648:1814)(1527:1689:1854))
          (PORT IN6 (715:825:937)(720:821:924))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_XOR////    Pos: x71y68
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a308_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1518:1699:1884)(1562:1737:1914))
          (PORT IN2 (1101:1254:1410)(1145:1280:1419))
          (PORT IN4 (1441:1635:1833)(1539:1722:1911))
          (PORT IN5 (758:862:969)(764:860:958))
          (PORT IN7 (1377:1538:1704)(1383:1527:1674))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_ORAND////    Pos: x101y69
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a309_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1583:1775:1971)(1645:1812:1985))
          (PORT IN7 (1619:1816:2019)(1625:1797:1975))
          (PORT IN8 (1101:1244:1392)(1159:1298:1440))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x104y74
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a310_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1203:1374:1549)(1232:1392:1555))
          (PORT IN5 (1759:1974:2194)(1807:2004:2206))
          (PORT IN6 (1719:1944:2172)(1740:1945:2151))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x92y80
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a311_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1087:1229:1375)(1119:1250:1385))
          (PORT IN6 (1940:2148:2360)(1976:2158:2345))
          (PORT IN7 (1941:2161:2386)(2052:2264:2479))
          (PORT IN8 (1023:1170:1320)(1043:1183:1326))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x72y61
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a312_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (926:1057:1191)(937:1063:1190))
          (PORT IN4 (1694:1895:2101)(1757:1944:2138))
          (PORT IN5 (1575:1772:1974)(1654:1844:2038))
          (PORT IN6 (1164:1309:1456)(1219:1351:1489))
          (PORT IN7 (1260:1446:1636)(1301:1464:1629))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///ORAND/    Pos: x99y67
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a313_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1875:2066:2262)(1959:2134:2312))
          (PORT IN3 (599:682:766)(611:690:770))
          (PORT IN4 (1942:2167:2398)(1988:2195:2409))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x98y67
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a314_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1916:2102:2292)(1961:2122:2292))
          (PORT IN7 (1481:1685:1894)(1510:1704:1902))
          (PORT IN8 (1525:1719:1916)(1566:1743:1922))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x89y72
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a315_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1026:1165:1307)(1007:1118:1233))
          (PORT IN6 (1474:1632:1791)(1487:1618:1753))
          (PORT IN7 (1384:1564:1751)(1481:1656:1836))
          (PORT IN8 (1527:1707:1891)(1600:1768:1940))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x109y67
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a316_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (701:812:924)(682:776:873))
          (PORT IN6 (1808:2022:2239)(1876:2070:2266))
          (PORT IN8 (1681:1862:2046)(1714:1868:2027))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND////    Pos: x132y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a317_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1040:1188:1338)(1089:1231:1376))
          (PORT IN3 (378:434:492)(359:405:452))
          (PORT IN4 (1091:1252:1415)(1089:1234:1383))
          (PORT IN6 (1081:1207:1335)(1077:1190:1306))
          (PORT IN7 (905:1026:1150)(924:1032:1142))
          (PORT IN8 (1316:1506:1698)(1330:1483:1640))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x122y80
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a319_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1224:1369:1518)(1212:1345:1482))
          (PORT IN3 (1086:1220:1358)(1070:1188:1309))
          (PORT IN6 (1447:1593:1744)(1464:1587:1714))
          (PORT IN8 (1089:1237:1388)(1112:1259:1408))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x124y75
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a320_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1567:1768:1975)(1604:1778:1957))
          (PORT IN3 (716:807:900)(727:809:893))
          (PORT IN5 (1485:1640:1795)(1516:1658:1804))
          (PORT IN6 (1216:1389:1563)(1237:1398:1561))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_AND////    Pos: x124y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a322_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2663:2982:3311)(2787:3094:3410))
          (PORT IN7 (2086:2298:2516)(2170:2361:2558))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x123y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a323_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1563:1728:1900)(1600:1749:1901))
          (PORT IN3 (1751:1963:2179)(1792:1982:2177))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_ORAND////    Pos: x99y88
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a324_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1640:1858:2080)(1693:1896:2101))
          (PORT IN2 (1661:1843:2031)(1732:1900:2071))
          (PORT IN3 (1708:1906:2109)(1806:1993:2184))
          (PORT IN4 (1620:1799:1983)(1721:1891:2065))
          (PORT IN5 (1950:2172:2397)(2027:2240:2459))
          (PORT IN6 (2351:2589:2833)(2443:2648:2856))
          (PORT IN7 (1308:1449:1592)(1372:1507:1644))
          (PORT IN8 (713:822:934)(714:812:911))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x115y70
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a327_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1367:1516:1670)(1395:1525:1658))
          (PORT IN5 (2971:3271:3577)(3048:3320:3599))
          (PORT IN7 (1815:2025:2241)(1891:2080:2273))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_ORAND////    Pos: x121y97
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a328_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1448:1629:1813)(1502:1674:1851))
          (PORT IN2 (2606:2915:3232)(2695:2978:3266))
          (PORT IN3 (1776:1969:2170)(1783:1955:2132))
          (PORT IN4 (2358:2561:2768)(2473:2657:2847))
          (PORT IN5 (2166:2412:2664)(2235:2464:2697))
          (PORT IN6 (2956:3294:3639)(3075:3388:3709))
          (PORT IN7 (3933:4327:4734)(4083:4441:4810))
          (PORT IN8 (2401:2715:3035)(2490:2781:3080))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_OR////    Pos: x122y74
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a332_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1049:1198:1350)(1028:1159:1293))
          (PORT IN6 (943:1045:1150)(954:1053:1153))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x121y81
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a334_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1867:2110:2360)(1937:2162:2390))
          (PORT IN4 (946:1045:1148)(955:1038:1124))
          (PORT IN7 (1801:1991:2184)(1879:2050:2229))
          (PORT IN8 (1450:1611:1776)(1518:1667:1822))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x122y77
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a335_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1681:1907:2136)(1743:1956:2175))
          (PORT IN3 (1039:1177:1315)(1091:1218:1349))
          (PORT IN7 (1388:1589:1795)(1419:1613:1811))
          (PORT IN8 (1551:1750:1953)(1624:1803:1986))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x114y72
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a336_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1764:1955:2153)(1812:1984:2161))
          (PORT IN5 (1678:1851:2027)(1695:1845:1997))
          (PORT IN7 (2063:2270:2484)(2103:2291:2484))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_ORAND////    Pos: x103y87
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a339_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1027:1168:1312)(1000:1111:1224))
          (PORT IN2 (1574:1764:1960)(1606:1768:1934))
          (PORT IN3 (560:644:730)(545:617:691))
          (PORT IN4 (1469:1637:1808)(1524:1678:1838))
          (PORT IN5 (1265:1431:1600)(1300:1454:1614))
          (PORT IN6 (2093:2316:2544)(2169:2372:2582))
          (PORT IN7 (1908:2193:2483)(1943:2200:2463))
          (PORT IN8 (2072:2318:2571)(2098:2321:2546))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x119y80
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a343_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1522:1722:1925)(1549:1722:1897))
          (PORT IN4 (1110:1229:1351)(1138:1244:1354))
          (PORT IN7 (1432:1617:1804)(1481:1650:1820))
          (PORT IN8 (1399:1543:1691)(1417:1541:1669))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x123y76
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a344_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1421:1588:1760)(1501:1648:1800))
          (PORT IN3 (1631:1821:2015)(1689:1869:2055))
          (PORT IN5 (1155:1312:1473)(1150:1284:1421))
          (PORT IN6 (1442:1619:1800)(1488:1659:1833))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x107y71
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a345_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1459:1635:1814)(1489:1652:1817))
          (PORT IN6 (1524:1679:1837)(1539:1671:1808))
          (PORT IN8 (1316:1480:1648)(1376:1538:1704))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x99y90
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a348_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1731:1920:2115)(1791:1977:2168))
          (PORT IN2 (1180:1342:1509)(1246:1391:1539))
          (PORT IN3 (1711:1903:2101)(1785:1968:2157))
          (PORT IN4 (1230:1380:1531)(1304:1451:1598))
          (PORT IN5 (1371:1556:1744)(1438:1599:1765))
          (PORT IN6 (2310:2571:2837)(2437:2676:2920))
          (PORT IN7 (923:1048:1175)(960:1073:1188))
          (PORT IN8 (1361:1516:1675)(1373:1511:1651))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x119y84
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a352_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2648:2957:3273)(2744:3034:3330))
          (PORT IN3 (1232:1375:1521)(1292:1425:1561))
          (PORT IN5 (1572:1748:1928)(1646:1807:1973))
          (PORT IN7 (1366:1532:1702)(1359:1505:1654))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x121y77
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a353_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1972:2194:2422)(2063:2265:2475))
          (PORT IN3 (1135:1271:1408)(1144:1260:1378))
          (PORT IN5 (856:970:1085)(876:980:1084))
          (PORT IN6 (1563:1760:1963)(1572:1762:1957))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x109y66
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a354_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1133:1273:1415)(1155:1282:1411))
          (PORT IN6 (1470:1620:1773)(1500:1628:1763))
          (PORT IN8 (1533:1696:1861)(1594:1739:1886))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND////    Pos: x127y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a355_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1454:1649:1845)(1536:1725:1918))
          (PORT IN3 (1386:1549:1714)(1375:1518:1664))
          (PORT IN4 (967:1095:1227)(973:1092:1214))
          (PORT IN5 (1451:1636:1826)(1504:1683:1866))
          (PORT IN7 (1022:1153:1288)(1018:1133:1251))
          (PORT IN8 (919:1048:1180)(933:1058:1186))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x124y73
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a357_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2056:2314:2577)(2058:2278:2503))
          (PORT IN3 (1614:1777:1945)(1666:1815:1970))
          (PORT IN6 (1908:2145:2389)(2003:2236:2476))
          (PORT IN8 (1583:1753:1927)(1611:1764:1923))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x123y73
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a358_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1923:2173:2430)(1989:2221:2459))
          (PORT IN3 (1055:1197:1341)(1106:1237:1371))
          (PORT IN7 (2028:2274:2526)(2095:2334:2580))
          (PORT IN8 (1779:1984:2196)(1815:2007:2205))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x100y80
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a360_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1255:1420:1588)(1303:1464:1629))
          (PORT IN2 (1552:1712:1876)(1603:1752:1905))
          (PORT IN3 (1755:1986:2222)(1874:2103:2339))
          (PORT IN4 (1625:1821:2020)(1644:1820:1999))
          (PORT IN5 (675:753:831)(678:749:821))
          (PORT IN6 (2085:2304:2528)(2176:2378:2582))
          (PORT IN7 (422:481:542)(409:463:518))
          (PORT IN8 (944:1074:1205)(988:1111:1237))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x100y64
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a363_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1243:1421:1604)(1307:1479:1652))
          (PORT IN6 (1551:1751:1956)(1603:1781:1962))
          (PORT IN8 (1049:1174:1303)(1096:1216:1338))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x98y72
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a366_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1328:1507:1691)(1352:1515:1684))
          (PORT IN2 (1410:1573:1741)(1438:1576:1716))
          (PORT IN3 (1002:1135:1270)(975:1084:1196))
          (PORT IN4 (892:995:1100)(922:1013:1106))
          (PORT IN5 (1658:1858:2062)(1705:1889:2075))
          (PORT IN6 (1864:2053:2248)(1933:2107:2285))
          (PORT IN7 (1902:2125:2353)(1959:2169:2385))
          (PORT IN8 (1205:1356:1511)(1236:1377:1523))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x117y76
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a370_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1511:1721:1934)(1533:1716:1902))
          (PORT IN4 (1283:1424:1567)(1352:1480:1612))
          (PORT IN7 (1252:1397:1543)(1305:1436:1572))
          (PORT IN8 (1506:1666:1830)(1572:1717:1864))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x120y73
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a371_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1946:2183:2427)(2070:2297:2531))
          (PORT IN3 (1452:1619:1791)(1486:1641:1801))
          (PORT IN7 (1361:1541:1723)(1367:1521:1679))
          (PORT IN8 (1124:1266:1410)(1143:1280:1422))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x106y68
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a372_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (380:443:506)(351:395:441))
          (PORT IN5 (1310:1492:1678)(1381:1558:1740))
          (PORT IN7 (1960:2201:2446)(2074:2306:2543))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_AND////    Pos: x123y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a373_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (406:470:535)(378:422:468))
          (PORT IN3 (1288:1457:1628)(1364:1521:1681))
          (PORT IN4 (352:409:467)(333:380:429))
          (PORT IN5 (1801:2004:2211)(1888:2082:2280))
          (PORT IN6 (395:456:519)(363:407:452))
          (PORT IN7 (1552:1744:1940)(1611:1790:1970))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x120y81
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a375_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1711:1934:2161)(1758:1957:2159))
          (PORT IN4 (934:1029:1127)(946:1025:1107))
          (PORT IN7 (763:869:977)(773:875:979))
          (PORT IN8 (1690:1876:2066)(1781:1950:2125))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x119y79
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a376_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1527:1726:1930)(1546:1719:1895))
          (PORT IN3 (1175:1343:1515)(1227:1376:1528))
          (PORT IN5 (1727:1925:2127)(1819:2013:2212))
          (PORT IN6 (777:890:1005)(776:876:979))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x100y83
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a378_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1070:1225:1384)(1101:1243:1387))
          (PORT IN2 (1711:1938:2168)(1760:1958:2159))
          (PORT IN3 (735:830:928)(747:841:937))
          (PORT IN4 (742:847:954)(771:878:986))
          (PORT IN5 (1099:1232:1369)(1126:1244:1364))
          (PORT IN6 (1914:2131:2354)(2009:2203:2402))
          (PORT IN7 (1862:2103:2350)(1921:2142:2369))
          (PORT IN8 (976:1099:1225)(981:1084:1190))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x96y64
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a381_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1463:1666:1872)(1537:1724:1916))
          (PORT IN5 (1433:1588:1748)(1464:1605:1749))
          (PORT IN7 (2165:2450:2739)(2284:2550:2820))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_AND////    Pos: x119y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a382_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (375:436:498)(344:391:438))
          (PORT IN2 (587:666:746)(582:655:731))
          (PORT IN5 (394:453:514)(364:412:461))
          (PORT IN7 (1941:2198:2457)(1981:2221:2468))
          (PORT IN8 (2014:2224:2439)(2094:2299:2510))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x114y76
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a384_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1608:1824:2046)(1653:1850:2051))
          (PORT IN4 (1630:1805:1983)(1687:1854:2025))
          (PORT IN7 (1565:1747:1932)(1578:1740:1904))
          (PORT IN8 (1303:1446:1594)(1304:1432:1562))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x114y75
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a385_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1550:1779:2015)(1554:1750:1951))
          (PORT IN3 (709:818:927)(696:792:889))
          (PORT IN7 (743:857:972)(748:847:947))
          (PORT IN8 (1736:1929:2127)(1817:1995:2178))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///OR/    Pos: x117y68
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a386_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1694:1894:2099)(1730:1920:2113))
          (PORT IN2 (1266:1429:1594)(1340:1499:1660))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_ORAND////    Pos: x90y71
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a387_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1525:1712:1906)(1563:1746:1935))
          (PORT IN2 (2240:2453:2671)(2360:2559:2764))
          (PORT IN3 (1511:1696:1885)(1563:1750:1941))
          (PORT IN4 (1533:1726:1921)(1569:1753:1941))
          (PORT IN5 (1505:1693:1885)(1539:1715:1895))
          (PORT IN6 (1460:1607:1757)(1497:1631:1769))
          (PORT IN7 (1504:1698:1896)(1550:1732:1916))
          (PORT IN8 (2134:2393:2657)(2220:2463:2709))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x113y68
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a390_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (705:821:939)(673:760:850))
          (PORT IN5 (1523:1663:1806)(1600:1727:1859))
          (PORT IN7 (1667:1830:1995)(1735:1882:2031))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_AND////    Pos: x136y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a391_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (579:663:749)(593:671:750))
          (PORT IN2 (1324:1490:1658)(1316:1457:1603))
          (PORT IN4 (1675:1889:2105)(1769:1985:2205))
          (PORT IN5 (559:647:736)(573:657:743))
          (PORT IN7 (1278:1474:1674)(1283:1461:1642))
          (PORT IN8 (1415:1584:1758)(1497:1664:1834))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x126y79
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a393_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1509:1705:1904)(1539:1712:1890))
          (PORT IN4 (1738:1938:2143)(1839:2020:2203))
          (PORT IN7 (1234:1376:1521)(1294:1426:1560))
          (PORT IN8 (1441:1644:1851)(1515:1715:1919))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x126y80
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a394_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1529:1732:1938)(1586:1774:1966))
          (PORT IN3 (1572:1761:1953)(1641:1827:2015))
          (PORT IN5 (1809:2055:2307)(1890:2156:2426))
          (PORT IN6 (1630:1827:2029)(1638:1821:2006))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x116y71
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a398_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1541:1712:1889)(1585:1742:1902))
          (PORT IN5 (1528:1688:1850)(1558:1693:1832))
          (PORT IN7 (1548:1718:1891)(1625:1784:1945))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_AND////    Pos: x133y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a399_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (885:1018:1154)(887:1004:1123))
          (PORT IN2 (751:864:980)(737:838:940))
          (PORT IN5 (918:1050:1185)(915:1030:1149))
          (PORT IN6 (988:1113:1239)(971:1085:1200))
          (PORT IN7 (1880:2142:2407)(1943:2190:2442))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x124y81
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a401_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1395:1567:1742)(1467:1628:1793))
          (PORT IN4 (1246:1372:1500)(1284:1385:1489))
          (PORT IN7 (860:977:1098)(859:956:1056))
          (PORT IN8 (1438:1645:1854)(1473:1680:1889))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x125y78
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a402_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1671:1889:2111)(1713:1912:2117))
          (PORT IN3 (1371:1530:1693)(1404:1548:1695))
          (PORT IN5 (1710:1910:2115)(1793:1978:2166))
          (PORT IN6 (1911:2161:2417)(1966:2223:2487))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x127y78
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a403_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1593:1780:1968)(1634:1806:1980))
          (PORT IN4 (1596:1779:1966)(1668:1838:2011))
          (PORT IN5 (1440:1650:1863)(1537:1763:1994))
          (PORT IN6 (1280:1428:1579)(1345:1482:1622))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x110y85
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a404_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1099:1243:1391)(1121:1262:1405))
          (PORT IN2 (1559:1741:1928)(1609:1773:1940))
          (PORT IN3 (564:647:731)(562:633:705))
          (PORT IN4 (1406:1553:1703)(1449:1579:1714))
          (PORT IN5 (1366:1529:1695)(1388:1541:1697))
          (PORT IN6 (1417:1582:1750)(1450:1594:1740))
          (PORT IN7 (1205:1362:1523)(1198:1335:1476))
          (PORT IN8 (717:829:942)(724:827:933))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x116y70
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a407_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1315:1467:1625)(1341:1466:1595))
          (PORT IN5 (1777:1973:2174)(1884:2061:2244))
          (PORT IN7 (1656:1836:2019)(1672:1825:1980))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_AND////    Pos: x134y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a408_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (559:640:723)(542:610:679))
          (PORT IN3 (559:640:721)(582:658:737))
          (PORT IN4 (1975:2189:2408)(2056:2263:2475))
          (PORT IN5 (803:920:1040)(786:879:974))
          (PORT IN6 (548:627:708)(536:604:674))
          (PORT IN7 (1399:1587:1780)(1429:1601:1777))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x124y77
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a410_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2699:3047:3402)(2739:3048:3362))
          (PORT IN3 (1433:1578:1728)(1472:1606:1745))
          (PORT IN6 (2011:2205:2404)(2052:2225:2403))
          (PORT IN8 (1425:1626:1829)(1474:1681:1891))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x125y75
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a411_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1578:1781:1990)(1613:1788:1968))
          (PORT IN3 (724:819:916)(735:819:906))
          (PORT IN5 (1376:1523:1674)(1383:1512:1644))
          (PORT IN6 (736:821:908)(742:819:897))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x105y87
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a413_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (413:473:533)(402:452:504))
          (PORT IN2 (1974:2186:2403)(2079:2280:2487))
          (PORT IN3 (564:635:707)(554:613:674))
          (PORT IN4 (1735:1930:2129)(1835:2021:2211))
          (PORT IN5 (1565:1770:1979)(1660:1867:2079))
          (PORT IN6 (1596:1763:1934)(1669:1819:1971))
          (PORT IN7 (1757:2001:2250)(1810:2041:2277))
          (PORT IN8 (1297:1452:1610)(1342:1489:1639))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x113y69
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a416_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (947:1060:1175)(970:1070:1171))
          (PORT IN5 (2147:2372:2602)(2238:2445:2658))
          (PORT IN7 (1629:1825:2027)(1658:1836:2018))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_AND////    Pos: x132y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a417_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (579:652:726)(565:625:687))
          (PORT IN3 (1072:1233:1395)(1096:1232:1372))
          (PORT IN4 (2184:2448:2717)(2258:2510:2767))
          (PORT IN5 (622:697:774)(611:672:735))
          (PORT IN6 (1476:1668:1863)(1518:1697:1880))
          (PORT IN7 (1668:1887:2113)(1702:1907:2117))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x122y76
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a420_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1703:1930:2164)(1756:1960:2169))
          (PORT IN4 (1780:1964:2152)(1897:2072:2250))
          (PORT IN5 (1946:2204:2466)(2033:2282:2535))
          (PORT IN6 (1675:1912:2149)(1759:2009:2262))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x126y75
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a421_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1736:1963:2197)(1769:1963:2162))
          (PORT IN3 (863:973:1085)(874:970:1069))
          (PORT IN7 (1960:2198:2440)(2014:2245:2481))
          (PORT IN8 (1228:1371:1518)(1259:1397:1537))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x99y89
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a422_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1326:1530:1738)(1349:1527:1709))
          (PORT IN2 (1672:1859:2052)(1745:1917:2092))
          (PORT IN3 (1777:1976:2180)(1882:2072:2266))
          (PORT IN4 (1774:1980:2189)(1824:2015:2209))
          (PORT IN5 (1126:1268:1413)(1174:1321:1470))
          (PORT IN6 (2023:2235:2453)(2150:2354:2562))
          (PORT IN7 (1955:2160:2371)(2009:2207:2409))
          (PORT IN8 (737:848:963)(739:838:939))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x110y65
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a425_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1349:1538:1730)(1357:1521:1689))
          (PORT IN5 (1562:1715:1870)(1577:1711:1847))
          (PORT IN7 (1622:1782:1945)(1655:1797:1945))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_AND////    Pos: x131y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a426_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1208:1380:1557)(1239:1406:1576))
          (PORT IN3 (554:640:727)(534:604:675))
          (PORT IN4 (604:693:784)(585:658:734))
          (PORT IN5 (1242:1384:1529)(1277:1416:1557))
          (PORT IN6 (1208:1365:1525)(1242:1393:1545))
          (PORT IN8 (1444:1626:1812)(1526:1710:1898))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x120y78
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a428_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1497:1692:1891)(1532:1710:1894))
          (PORT IN4 (1648:1791:1938)(1698:1819:1945))
          (PORT IN5 (1434:1626:1822)(1437:1614:1795))
          (PORT IN6 (1793:1995:2200)(1800:1969:2141))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x125y71
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a429_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1942:2179:2421)(2028:2240:2457))
          (PORT IN3 (1465:1649:1837)(1541:1719:1901))
          (PORT IN7 (1406:1575:1748)(1445:1614:1788))
          (PORT IN8 (1900:2141:2387)(2005:2239:2478))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x104y79
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a431_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1555:1738:1925)(1572:1741:1916))
          (PORT IN2 (1041:1168:1296)(1099:1217:1338))
          (PORT IN3 (1629:1807:1991)(1680:1847:2020))
          (PORT IN4 (2040:2261:2487)(2155:2375:2600))
          (PORT IN5 (742:847:954)(735:821:910))
          (PORT IN6 (1763:1961:2163)(1820:1996:2178))
          (PORT IN7 (1210:1371:1536)(1274:1421:1569))
          (PORT IN8 (1547:1739:1935)(1610:1791:1979))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x101y64
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a434_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1213:1392:1575)(1261:1425:1589))
          (PORT IN5 (1125:1248:1372)(1189:1307:1430))
          (PORT IN7 (1425:1567:1715)(1461:1589:1717))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_AND////    Pos: x130y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a435_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (647:727:809)(651:720:791))
          (PORT IN2 (383:444:505)(370:425:480))
          (PORT IN3 (1127:1267:1409)(1153:1286:1422))
          (PORT IN6 (1697:1886:2080)(1722:1889:2059))
          (PORT IN7 (529:613:698)(521:591:662))
          (PORT IN8 (1752:1969:2189)(1768:1943:2120))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x118y74
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a437_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1553:1746:1943)(1567:1725:1888))
          (PORT IN4 (1613:1789:1970)(1679:1844:2012))
          (PORT IN7 (1427:1593:1762)(1451:1597:1749))
          (PORT IN8 (2202:2460:2720)(2303:2549:2798))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x123y70
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a438_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2237:2505:2779)(2358:2605:2857))
          (PORT IN3 (1227:1380:1534)(1300:1442:1585))
          (PORT IN7 (1675:1886:2100)(1699:1893:2092))
          (PORT IN8 (1434:1629:1827)(1482:1689:1899))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x107y68
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a442_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (564:638:714)(554:614:675))
          (PORT IN6 (1985:2226:2473)(2015:2221:2432))
          (PORT IN8 (1609:1778:1949)(1692:1855:2020))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND////    Pos: x127y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a443_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1143:1303:1467)(1165:1308:1454))
          (PORT IN2 (2080:2360:2646)(2175:2442:2714))
          (PORT IN4 (871:985:1103)(890:1001:1114))
          (PORT IN5 (1771:1974:2182)(1880:2084:2294))
          (PORT IN7 (1730:1946:2167)(1779:1985:2197))
          (PORT IN8 (1189:1338:1490)(1248:1390:1536))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x119y82
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a446_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (828:963:1101)(802:907:1013))
          (PORT IN4 (2972:3313:3662)(3067:3376:3690))
          (PORT IN7 (1422:1569:1719)(1438:1562:1689))
          (PORT IN8 (2177:2392:2614)(2249:2460:2674))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x122y75
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a447_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1592:1782:1978)(1688:1861:2040))
          (PORT IN3 (1451:1617:1787)(1492:1646:1805))
          (PORT IN5 (1729:1934:2144)(1808:1995:2186))
          (PORT IN6 (1615:1802:1993)(1711:1893:2078))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x96y82
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a448_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1371:1543:1719)(1431:1589:1752))
          (PORT IN2 (1330:1482:1636)(1384:1520:1658))
          (PORT IN3 (1956:2158:2365)(2014:2208:2406))
          (PORT IN4 (597:680:765)(608:689:772))
          (PORT IN5 (1354:1519:1686)(1363:1497:1634))
          (PORT IN6 (1864:2051:2243)(1961:2134:2311))
          (PORT IN7 (1563:1757:1957)(1594:1773:1956))
          (PORT IN8 (1260:1421:1585)(1260:1400:1544))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x102y66
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a451_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (880:1010:1143)(911:1028:1145))
          (PORT IN5 (1426:1611:1799)(1457:1632:1810))
          (PORT IN7 (1258:1421:1587)(1280:1433:1591))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_AND////    Pos: x124y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a452_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1719:1943:2172)(1763:1970:2180))
          (PORT IN3 (813:911:1012)(813:907:1003))
          (PORT IN5 (1606:1781:1959)(1688:1856:2028))
          (PORT IN7 (891:1015:1142)(898:1013:1131))
          (PORT IN8 (2078:2341:2608)(2148:2396:2649))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x120y74
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a454_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1703:1930:2165)(1750:1954:2163))
          (PORT IN4 (1788:1973:2162)(1900:2072:2247))
          (PORT IN7 (1770:1968:2174)(1808:1994:2188))
          (PORT IN8 (1563:1770:1980)(1596:1784:1978))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x95y63
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a455_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2132:2364:2602)(2208:2412:2621))
          (PORT IN3 (1599:1812:2028)(1676:1885:2098))
          (PORT IN7 (2606:2889:3177)(2718:2984:3254))
          (PORT IN8 (1978:2153:2333)(2022:2173:2328))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_OR////    Pos: x117y70
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a456_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1396:1558:1725)(1405:1548:1695))
          (PORT IN8 (1256:1413:1573)(1310:1450:1592))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x89y71
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a457_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1347:1541:1739)(1406:1593:1786))
          (PORT IN2 (2026:2225:2429)(2097:2273:2452))
          (PORT IN3 (1518:1717:1919)(1554:1756:1960))
          (PORT IN4 (1183:1330:1480)(1232:1364:1497))
          (PORT IN5 (1196:1341:1488)(1243:1376:1514))
          (PORT IN6 (1647:1813:1984)(1714:1861:2010))
          (PORT IN7 (1924:2142:2365)(2015:2221:2430))
          (PORT IN8 (2146:2402:2665)(2225:2467:2713))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x106y70
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a460_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1282:1436:1592)(1293:1430:1568))
          (PORT IN5 (1802:2007:2217)(1883:2082:2284))
          (PORT IN7 (1631:1840:2055)(1680:1879:2084))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_ORAND////    Pos: x99y85
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a463_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1770:1984:2203)(1860:2061:2264))
          (PORT IN2 (1580:1766:1956)(1651:1822:1997))
          (PORT IN3 (1277:1442:1609)(1300:1453:1608))
          (PORT IN4 (768:872:979)(805:916:1029))
          (PORT IN5 (1657:1851:2049)(1747:1946:2149))
          (PORT IN6 (2038:2247:2461)(2168:2366:2569))
          (PORT IN7 (1520:1721:1927)(1539:1719:1904))
          (PORT IN8 (1462:1626:1797)(1475:1627:1783))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x105y84
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a467_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (898:1023:1149)(918:1027:1140))
          (PORT IN4 (1432:1596:1765)(1486:1646:1810))
          (PORT IN7 (1887:2101:2316)(1987:2182:2384))
          (PORT IN8 (1641:1801:1965)(1674:1814:1958))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x108y81
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a468_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (713:810:910)(718:806:897))
          (PORT IN3 (802:898:996)(828:918:1011))
          (PORT IN7 (1792:2008:2230)(1854:2057:2264))
          (PORT IN8 (2109:2369:2634)(2223:2470:2721))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x113y73
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a469_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1888:2109:2338)(1943:2149:2360))
          (PORT IN5 (766:881:997)(755:849:945))
          (PORT IN7 (1132:1256:1383)(1194:1318:1444))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_AND////    Pos: x113y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a470_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (763:862:962)(756:843:932))
          (PORT IN4 (1239:1394:1552)(1279:1428:1582))
          (PORT IN5 (1888:2123:2361)(1989:2216:2448))
          (PORT IN6 (1454:1617:1785)(1468:1609:1754))
          (PORT IN7 (1797:2008:2224)(1873:2075:2280))
          (PORT IN8 (792:894:996)(813:910:1009))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x105y88
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a473_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1115:1258:1405)(1146:1273:1403))
          (PORT IN4 (1540:1711:1884)(1631:1792:1955))
          (PORT IN7 (1896:2123:2356)(1934:2142:2354))
          (PORT IN8 (1423:1564:1707)(1481:1611:1745))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x108y85
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a474_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1063:1182:1304)(1061:1165:1273))
          (PORT IN3 (893:990:1089)(934:1026:1121))
          (PORT IN7 (1728:1953:2183)(1756:1953:2154))
          (PORT IN8 (1359:1525:1696)(1380:1529:1683))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x108y70
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a477_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (823:938:1056)(805:897:992))
          (PORT IN5 (1677:1871:2069)(1736:1919:2108))
          (PORT IN7 (2003:2250:2502)(2036:2257:2485))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_ORAND////    Pos: x103y85
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a480_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1094:1223:1355)(1101:1215:1333))
          (PORT IN2 (1643:1813:1987)(1705:1856:2012))
          (PORT IN3 (1625:1822:2024)(1633:1809:1992))
          (PORT IN4 (2101:2347:2597)(2230:2472:2719))
          (PORT IN5 (1616:1803:1992)(1689:1869:2054))
          (PORT IN6 (1953:2168:2388)(2054:2257:2464))
          (PORT IN7 (1413:1612:1815)(1421:1601:1785))
          (PORT IN8 (1289:1442:1599)(1334:1485:1640))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x111y79
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a484_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1193:1364:1537)(1201:1354:1509))
          (PORT IN4 (1202:1339:1478)(1226:1342:1462))
          (PORT IN5 (1603:1794:1989)(1622:1802:1987))
          (PORT IN6 (1565:1745:1928)(1583:1735:1893))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x113y78
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a485_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1376:1563:1754)(1453:1627:1802))
          (PORT IN3 (1516:1706:1903)(1554:1739:1928))
          (PORT IN7 (1495:1672:1853)(1549:1702:1858))
          (PORT IN8 (2371:2615:2865)(2454:2676:2904))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x99y68
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a486_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (554:644:736)(526:592:658))
          (PORT IN6 (1159:1270:1382)(1195:1295:1397))
          (PORT IN8 (1486:1660:1838)(1544:1702:1865))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x97y86
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a487_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (881:968:1056)(893:965:1040))
          (PORT IN2 (1467:1620:1779)(1487:1625:1765))
          (PORT IN3 (1891:2122:2356)(1927:2134:2348))
          (PORT IN4 (598:670:743)(612:675:740))
          (PORT IN5 (1797:1996:2197)(1872:2059:2251))
          (PORT IN6 (2063:2269:2481)(2138:2332:2530))
          (PORT IN7 (1280:1441:1605)(1313:1461:1611))
          (PORT IN8 (1530:1705:1884)(1614:1775:1942))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x115y81
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a491_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1202:1362:1528)(1201:1342:1484))
          (PORT IN4 (890:1021:1154)(898:1017:1137))
          (PORT IN7 (1107:1243:1385)(1091:1209:1333))
          (PORT IN8 (1874:2094:2319)(1968:2184:2405))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x109y82
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a493_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (544:618:694)(532:594:658))
          (PORT IN4 (1406:1555:1708)(1443:1577:1715))
          (PORT IN7 (1796:1998:2204)(1888:2082:2281))
          (PORT IN8 (1171:1327:1487)(1176:1316:1460))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x110y81
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a494_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (690:798:908)(679:769:861))
          (PORT IN3 (1634:1837:2042)(1720:1913:2109))
          (PORT IN5 (976:1076:1180)(973:1064:1159))
          (PORT IN6 (1913:2144:2381)(1960:2179:2404))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x98y66
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a495_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1104:1259:1416)(1150:1284:1421))
          (PORT IN5 (1612:1806:2005)(1665:1854:2047))
          (PORT IN7 (1383:1540:1702)(1404:1543:1688))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_AND////    Pos: x119y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a496_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (578:660:743)(560:628:698))
          (PORT IN2 (882:1006:1132)(917:1029:1146))
          (PORT IN4 (568:651:735)(550:622:696))
          (PORT IN6 (1186:1344:1506)(1187:1322:1460))
          (PORT IN7 (2185:2420:2661)(2225:2442:2666))
          (PORT IN8 (569:654:740)(566:636:709))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x112y77
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a498_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1548:1758:1973)(1639:1840:2042))
          (PORT IN4 (1502:1644:1790)(1548:1670:1796))
          (PORT IN7 (1429:1637:1848)(1457:1645:1836))
          (PORT IN8 (1894:2090:2292)(1959:2136:2319))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x113y74
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a499_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1722:1974:2234)(1741:1963:2191))
          (PORT IN3 (886:1019:1153)(886:1009:1133))
          (PORT IN5 (1542:1741:1944)(1574:1754:1938))
          (PORT IN6 (582:656:731)(584:645:707))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x102y77
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a501_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1360:1507:1656)(1409:1540:1674))
          (PORT IN2 (1227:1358:1493)(1251:1367:1488))
          (PORT IN3 (1067:1226:1386)(1091:1238:1389))
          (PORT IN4 (2033:2246:2467)(2132:2342:2559))
          (PORT IN5 (790:881:974)(796:873:953))
          (PORT IN6 (1647:1805:1967)(1697:1832:1972))
          (PORT IN7 (1783:2009:2239)(1855:2083:2316))
          (PORT IN8 (1245:1408:1576)(1258:1405:1554))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x103y77
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a504_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (922:1069:1217)(908:1026:1146))
          (PORT IN5 (1599:1801:2007)(1654:1862:2075))
          (PORT IN7 (1517:1673:1833)(1587:1730:1875))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x108y74
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a508_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1150:1315:1485)(1172:1319:1467))
          (PORT IN4 (1389:1545:1705)(1416:1554:1695))
          (PORT IN7 (1568:1751:1937)(1586:1743:1902))
          (PORT IN8 (1622:1816:2014)(1693:1880:2070))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x113y70
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a509_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1891:2108:2329)(1988:2194:2406))
          (PORT IN3 (1166:1327:1491)(1158:1298:1440))
          (PORT IN7 (768:858:950)(770:848:928))
          (PORT IN8 (1439:1627:1819)(1497:1673:1855))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x97y73
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a510_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1144:1282:1424)(1177:1315:1456))
          (PORT IN2 (1561:1716:1874)(1589:1726:1866))
          (PORT IN3 (1466:1636:1809)(1523:1688:1857))
          (PORT IN4 (755:884:1014)(742:844:948))
          (PORT IN5 (900:1035:1172)(942:1071:1203))
          (PORT IN6 (1137:1267:1399)(1147:1247:1351))
          (PORT IN7 (1385:1557:1733)(1451:1610:1771))
          (PORT IN8 (1457:1622:1790)(1464:1617:1774))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x100y70
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a513_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (923:1063:1206)(936:1059:1183))
          (PORT IN5 (1557:1756:1960)(1577:1754:1936))
          (PORT IN7 (1724:1912:2104)(1806:1982:2162))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_ORAND////    Pos: x95y81
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a516_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (714:795:877)(708:778:849))
          (PORT IN2 (1520:1698:1878)(1596:1760:1927))
          (PORT IN3 (1086:1210:1335)(1143:1264:1386))
          (PORT IN4 (421:482:543)(403:458:513))
          (PORT IN5 (1436:1585:1737)(1465:1596:1727))
          (PORT IN6 (2035:2246:2462)(2145:2344:2548))
          (PORT IN7 (1364:1533:1708)(1375:1526:1681))
          (PORT IN8 (1282:1457:1635)(1366:1540:1719))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x104y82
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a520_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (382:441:501)(353:398:444))
          (PORT IN4 (799:894:992)(817:906:997))
          (PORT IN7 (1866:2085:2308)(1950:2146:2347))
          (PORT IN8 (1544:1757:1973)(1575:1762:1954))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x106y79
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a521_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (583:660:737)(585:649:715))
          (PORT IN3 (792:887:985)(808:898:990))
          (PORT IN5 (1632:1809:1991)(1709:1883:2063))
          (PORT IN6 (1559:1739:1921)(1575:1723:1875))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x101y66
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a522_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1049:1200:1352)(1089:1228:1368))
          (PORT IN6 (1502:1667:1837)(1561:1709:1859))
          (PORT IN8 (1361:1548:1739)(1439:1615:1794))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND////    Pos: x111y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a523_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1824:2038:2258)(1875:2078:2284))
          (PORT IN3 (1148:1295:1444)(1181:1331:1484))
          (PORT IN5 (1275:1428:1587)(1337:1473:1615))
          (PORT IN7 (1039:1168:1300)(1032:1139:1247))
          (PORT IN8 (1517:1702:1889)(1581:1760:1943))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x105y79
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a525_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (570:654:739)(557:630:704))
          (PORT IN4 (1423:1580:1740)(1452:1593:1738))
          (PORT IN5 (1103:1244:1389)(1167:1308:1453))
          (PORT IN6 (2095:2329:2570)(2232:2468:2710))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x105y78
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a526_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (748:847:947)(762:852:944))
          (PORT IN3 (961:1079:1201)(987:1104:1223))
          (PORT IN5 (1811:2011:2215)(1881:2080:2281))
          (PORT IN6 (1850:2042:2239)(1925:2107:2292))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x108y80
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a527_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (877:999:1123)(900:1009:1121))
          (PORT IN4 (425:484:545)(414:466:519))
          (PORT IN5 (1761:1969:2182)(1802:1986:2174))
          (PORT IN6 (1784:1979:2179)(1830:2006:2187))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x90y72
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a528_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1151:1289:1431)(1170:1287:1408))
          (PORT IN2 (2201:2422:2649)(2297:2499:2704))
          (PORT IN3 (1341:1516:1693)(1368:1543:1720))
          (PORT IN4 (2587:2850:3122)(2718:2961:3212))
          (PORT IN5 (1616:1791:1968)(1647:1801:1959))
          (PORT IN6 (1817:2006:2201)(1908:2082:2259))
          (PORT IN7 (1430:1589:1750)(1452:1596:1741))
          (PORT IN8 (1994:2230:2471)(2064:2281:2501))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x110y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a531_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1534:1751:1972)(1585:1783:1985))
          (PORT IN4 (763:857:955)(787:879:973))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x93y64
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a532_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2100:2321:2547)(2174:2377:2584))
          (PORT IN4 (1584:1732:1884)(1613:1741:1873))
          (PORT IN5 (1957:2171:2390)(2030:2223:2419))
          (PORT IN7 (779:885:994)(789:883:980))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x96y63
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a533_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1382:1547:1718)(1377:1527:1682))
          (PORT IN3 (1501:1657:1818)(1523:1653:1786))
          (PORT IN5 (631:715:802)(627:705:785))
          (PORT IN7 (1363:1558:1756)(1374:1551:1731))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x71y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a534_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1231:1402:1577)(1263:1424:1588))
          (PORT IN3 (2008:2246:2491)(2029:2235:2445))
          (PORT IN4 (1606:1779:1955)(1694:1845:1999))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x67y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a535_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1434:1614:1797)(1526:1705:1887))
          (PORT IN2 (2044:2280:2523)(2097:2303:2512))
          (PORT IN3 (565:641:718)(563:628:693))
          (PORT IN4 (1616:1785:1959)(1718:1883:2051))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x116y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a536_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (800:894:988)(794:871:949))
          (PORT IN2 (571:658:747)(569:644:721))
          (PORT IN3 (1245:1417:1593)(1245:1401:1561))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x126y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a537_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1336:1479:1626)(1346:1475:1605))
          (PORT IN6 (392:455:519)(382:437:493))
          (PORT IN7 (983:1119:1260)(990:1115:1242))
          (PORT IN8 (1272:1445:1622)(1270:1416:1565))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x132y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a538_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1151:1315:1480)(1188:1336:1488))
          (PORT IN8 (1661:1856:2054)(1663:1826:1995))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x130y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a539_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1124:1254:1388)(1139:1258:1382))
          (PORT IN4 (733:837:942)(721:811:902))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x115y60
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a540_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (386:452:519)(367:416:466))
          (PORT IN7 (729:836:945)(742:842:943))
          (PORT IN8 (1519:1709:1904)(1601:1787:1978))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND////    Pos: x118y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a541_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (934:1076:1221)(938:1062:1188))
          (PORT IN7 (1069:1212:1358)(1072:1201:1335))
          (PORT IN8 (975:1095:1218)(1006:1123:1242))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x80y82
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a542_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2068:2258:2451)(2119:2294:2474))
          (PORT IN5 (1321:1468:1619)(1360:1502:1647))
          (PORT IN6 (1465:1634:1808)(1532:1695:1862))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_///OR/    Pos: x99y82
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a543_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1834:2035:2238)(1873:2049:2229))
          (PORT IN3 (1612:1808:2009)(1657:1838:2021))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x102y87
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a544_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (907:1027:1150)(939:1056:1174))
          (PORT IN5 (1764:1994:2225)(1837:2053:2273))
          (PORT IN7 (1684:1898:2117)(1755:1968:2186))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x91y81
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a545_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1614:1828:2048)(1675:1883:2093))
          (PORT IN6 (437:503:570)(423:480:538))
          (PORT IN8 (1381:1543:1709)(1429:1574:1724))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x80y90
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a546_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1475:1662:1854)(1519:1682:1847))
          (PORT IN5 (1460:1659:1862)(1489:1677:1868))
          (PORT IN6 (1053:1208:1367)(1063:1207:1353))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x80y72
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a547_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1449:1591:1737)(1505:1635:1767))
          (PORT IN5 (1401:1564:1732)(1409:1559:1714))
          (PORT IN6 (2345:2606:2875)(2438:2673:2915))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x84y67
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a548_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1672:1842:2016)(1749:1911:2075))
          (PORT IN5 (1314:1476:1640)(1352:1509:1668))
          (PORT IN6 (885:1000:1117)(908:1017:1129))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x74y78
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a549_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2008:2211:2421)(2145:2344:2549))
          (PORT IN7 (790:883:977)(791:869:948))
          (PORT IN8 (862:987:1113)(859:973:1088))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x73y70
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a550_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2157:2362:2570)(2265:2451:2644))
          (PORT IN5 (1441:1608:1777)(1487:1647:1810))
          (PORT IN7 (1238:1412:1590)(1299:1458:1621))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x100y97
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a551_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (738:857:980)(717:813:911))
          (PORT IN6 (1101:1260:1420)(1117:1265:1416))
          (PORT IN8 (1222:1376:1534)(1246:1391:1541))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x118y95
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a552_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1773:1965:2163)(1785:1952:2124))
          (PORT IN5 (1292:1468:1646)(1304:1467:1633))
          (PORT IN7 (926:1051:1178)(950:1071:1196))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x112y93
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a553_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1539:1707:1879)(1615:1774:1937))
          (PORT IN5 (1621:1788:1961)(1686:1846:2008))
          (PORT IN6 (1558:1754:1953)(1594:1770:1951))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x99y99
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a554_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1463:1670:1881)(1520:1706:1897))
          (PORT IN5 (555:651:748)(524:602:682))
          (PORT IN7 (1242:1431:1621)(1273:1444:1618))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x107y85
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a555_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1193:1358:1528)(1207:1358:1514))
          (PORT IN6 (1258:1424:1594)(1265:1417:1573))
          (PORT IN8 (1363:1526:1692)(1429:1578:1728))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x97y75
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a556_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1229:1380:1533)(1241:1377:1517))
          (PORT IN5 (1755:1937:2125)(1810:1989:2172))
          (PORT IN6 (876:1008:1142)(870:981:1096))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x91y97
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a557_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1586:1782:1985)(1600:1771:1948))
          (PORT IN6 (1383:1539:1699)(1448:1589:1734))
          (PORT IN8 (1691:1900:2112)(1795:2005:2220))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x80y74
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a558_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1457:1636:1818)(1501:1659:1819))
          (PORT IN5 (1782:2035:2292)(1817:2047:2281))
          (PORT IN6 (1582:1796:2015)(1610:1816:2027))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x115y93
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a559_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1691:1909:2133)(1750:1961:2177))
          (PORT IN5 (1818:2031:2250)(1853:2055:2262))
          (PORT IN7 (1571:1750:1933)(1611:1771:1934))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x124y88
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a560_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1546:1725:1906)(1631:1794:1960))
          (PORT IN5 (2318:2644:2979)(2402:2718:3042))
          (PORT IN6 (1720:1952:2188)(1792:2012:2236))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x110y96
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a561_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1703:1921:2143)(1754:1947:2148))
          (PORT IN6 (802:899:999)(820:914:1010))
          (PORT IN8 (765:866:969)(783:875:969))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x106y94
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a562_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1280:1423:1569)(1335:1467:1602))
          (PORT IN5 (2140:2384:2633)(2206:2443:2686))
          (PORT IN6 (1398:1583:1773)(1467:1647:1829))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x106y81
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a563_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1343:1529:1717)(1338:1499:1663))
          (PORT IN5 (936:1035:1137)(958:1048:1142))
          (PORT IN7 (1176:1310:1446)(1191:1318:1445))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x104y72
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a564_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1449:1591:1738)(1496:1631:1767))
          (PORT IN7 (2034:2282:2535)(2115:2337:2566))
          (PORT IN8 (786:879:973)(778:857:939))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x111y91
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a565_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1484:1693:1904)(1508:1691:1879))
          (PORT IN5 (1612:1783:1956)(1668:1823:1980))
          (PORT IN7 (1353:1531:1715)(1397:1572:1748))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x83y74
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a566_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1998:2216:2439)(2088:2283:2483))
          (PORT IN6 (716:818:922)(733:835:939))
          (PORT IN8 (1708:1924:2145)(1813:2028:2250))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x84y94
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a567_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1602:1776:1954)(1674:1832:1994))
          (PORT IN5 (1149:1296:1446)(1189:1330:1472))
          (PORT IN6 (848:946:1044)(869:959:1052))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x100y96
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a568_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (736:814:895)(748:818:889))
          (PORT IN5 (936:1077:1220)(946:1066:1190))
          (PORT IN6 (1581:1758:1942)(1599:1758:1922))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x85y95
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a569_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1825:2051:2281)(1884:2089:2297))
          (PORT IN5 (1672:1857:2045)(1701:1880:2064))
          (PORT IN7 (1343:1532:1725)(1330:1491:1655))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x85y97
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a570_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1689:1862:2039)(1784:1948:2116))
          (PORT IN5 (1187:1326:1468)(1223:1360:1500))
          (PORT IN6 (587:668:750)(597:672:750))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x82y81
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a571_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1618:1811:2009)(1711:1896:2084))
          (PORT IN7 (1500:1669:1843)(1554:1716:1882))
          (PORT IN8 (1889:2091:2300)(1988:2181:2378))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x94y84
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a572_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1438:1627:1822)(1484:1667:1852))
          (PORT IN5 (1463:1617:1775)(1494:1631:1773))
          (PORT IN7 (1926:2142:2364)(1988:2187:2392))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x84y93
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a573_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1759:1955:2156)(1847:2030:2218))
          (PORT IN5 (363:420:478)(340:385:432))
          (PORT IN6 (2091:2323:2558)(2235:2460:2691))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x75y80
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a574_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1630:1800:1973)(1713:1872:2036))
          (PORT IN5 (1357:1527:1700)(1400:1569:1743))
          (PORT IN6 (1783:2013:2251)(1843:2068:2297))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x82y92
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a575_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1821:2023:2233)(1876:2062:2256))
          (PORT IN5 (1495:1665:1839)(1541:1700:1861))
          (PORT IN7 (1306:1486:1669)(1370:1543:1720))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x95y96
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a576_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1623:1828:2036)(1702:1895:2094))
          (PORT IN5 (901:1038:1176)(887:1002:1120))
          (PORT IN6 (1547:1743:1940)(1596:1779:1965))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x87y93
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a577_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1661:1860:2062)(1728:1908:2091))
          (PORT IN6 (1764:1982:2204)(1812:2015:2224))
          (PORT IN8 (1252:1410:1571)(1301:1443:1589))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x82y96
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a578_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1982:2208:2440)(2034:2229:2431))
          (PORT IN5 (769:867:967)(755:847:940))
          (PORT IN7 (1128:1279:1435)(1164:1311:1458))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x81y82
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a579_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1292:1436:1583)(1361:1499:1639))
          (PORT IN5 (1034:1164:1296)(1030:1133:1239))
          (PORT IN6 (1087:1222:1359)(1110:1234:1362))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x84y78
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a580_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2151:2418:2691)(2281:2543:2808))
          (PORT IN5 (1386:1563:1743)(1374:1535:1697))
          (PORT IN6 (1560:1745:1936)(1597:1775:1956))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x81y91
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a581_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1630:1837:2050)(1698:1885:2075))
          (PORT IN7 (1216:1382:1551)(1219:1360:1505))
          (PORT IN8 (1049:1174:1301)(1088:1203:1320))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x73y77
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a582_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1830:2010:2196)(1943:2116:2294))
          (PORT IN7 (1392:1570:1751)(1382:1537:1694))
          (PORT IN8 (755:858:963)(771:870:970))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x81y85
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a583_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1290:1434:1581)(1363:1504:1647))
          (PORT IN5 (1398:1570:1746)(1469:1630:1794))
          (PORT IN6 (1442:1615:1792)(1519:1681:1847))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x102y91
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a584_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (739:846:956)(758:861:965))
          (PORT IN5 (726:836:948)(727:820:916))
          (PORT IN7 (593:666:740)(592:656:722))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2a////    Pos: x97y80
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a585_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1545:1729:1918)(1599:1772:1951))
          (PORT IN4 (1983:2243:2509)(2027:2274:2527))
          (PORT IN6 (1148:1285:1424)(1170:1307:1447))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x80y93
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a586_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1636:1818:2005)(1648:1792:1942))
          (PORT IN6 (2030:2246:2466)(2116:2310:2510))
          (PORT IN8 (1694:1872:2053)(1720:1889:2060))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x89y70
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a587_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1302:1442:1584)(1375:1506:1640))
          (PORT IN2 (926:1040:1155)(923:1023:1125))
          (PORT IN6 (1792:1999:2210)(1809:1985:2165))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x98y68
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a588_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1225:1372:1522)(1268:1404:1544))
          (PORT IN7 (2301:2593:2890)(2356:2617:2884))
          (PORT IN8 (1568:1755:1947)(1623:1795:1972))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x76y79
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a589_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1404:1601:1801)(1461:1654:1850))
          (PORT IN2 (1149:1278:1409)(1169:1295:1423))
          (PORT IN6 (2270:2511:2759)(2372:2599:2832))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x76y68
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a590_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2151:2366:2584)(2282:2483:2690))
          (PORT IN5 (1036:1174:1316)(1033:1153:1276))
          (PORT IN6 (1093:1230:1370)(1119:1251:1386))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x98y97
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a591_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (761:861:963)(768:855:944))
          (PORT IN4 (912:1032:1154)(923:1037:1154))
          (PORT IN6 (1317:1466:1618)(1398:1549:1703))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x123y91
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a592_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1596:1763:1933)(1687:1845:2010))
          (PORT IN7 (1413:1595:1782)(1446:1605:1770))
          (PORT IN8 (1053:1215:1382)(1053:1198:1346))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x107y97
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a593_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1609:1812:2018)(1678:1867:2060))
          (PORT IN7 (1260:1411:1567)(1274:1409:1548))
          (PORT IN8 (1515:1704:1898)(1536:1706:1881))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x102y99
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a594_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1318:1443:1572)(1340:1452:1567))
          (PORT IN7 (932:1064:1200)(946:1071:1197))
          (PORT IN8 (915:1030:1148)(928:1034:1142))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x110y88
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a595_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1828:2042:2259)(1904:2090:2282))
          (PORT IN7 (1616:1804:1994)(1678:1852:2030))
          (PORT IN8 (1692:1921:2154)(1754:1970:2191))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x104y70
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a596_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1404:1580:1760)(1389:1545:1703))
          (PORT IN2 (1192:1324:1460)(1186:1298:1412))
          (PORT IN6 (1672:1859:2048)(1727:1904:2086))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x90y97
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a597_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1738:1971:2212)(1755:1954:2162))
          (PORT IN5 (753:859:967)(761:858:959))
          (PORT IN7 (2119:2356:2599)(2174:2400:2629))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2a////    Pos: x84y69
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a598_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (733:837:942)(726:817:910))
          (PORT IN2 (1155:1317:1481)(1209:1353:1499))
          (PORT IN6 (2013:2219:2427)(2125:2319:2518))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x112y95
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a599_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1565:1764:1968)(1586:1757:1934))
          (PORT IN6 (1470:1621:1775)(1465:1588:1713))
          (PORT IN8 (902:1012:1123)(906:994:1084))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x122y90
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a600_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1738:1955:2175)(1773:1972:2175))
          (PORT IN5 (1347:1506:1668)(1404:1563:1725))
          (PORT IN7 (1548:1747:1951)(1552:1735:1922))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x105y98
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a601_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1317:1466:1618)(1380:1516:1657))
          (PORT IN5 (1223:1349:1477)(1265:1387:1512))
          (PORT IN6 (1201:1362:1527)(1207:1349:1492))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x103y97
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a602_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1203:1363:1527)(1193:1331:1474))
          (PORT IN6 (1460:1637:1816)(1536:1700:1866))
          (PORT IN8 (966:1109:1255)(970:1099:1229))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x105y86
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a603_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1006:1146:1292)(987:1102:1220))
          (PORT IN4 (1718:1895:2076)(1790:1954:2126))
          (PORT IN6 (1506:1672:1844)(1555:1714:1878))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x102y72
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a604_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1192:1331:1474)(1194:1307:1425))
          (PORT IN5 (1375:1555:1737)(1417:1596:1779))
          (PORT IN6 (1054:1190:1330)(1036:1149:1266))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x107y93
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a605_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1612:1818:2029)(1671:1868:2070))
          (PORT IN2 (1321:1493:1670)(1345:1493:1643))
          (PORT IN6 (1740:1914:2095)(1766:1921:2082))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x79y78
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a606_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1457:1631:1809)(1516:1678:1842))
          (PORT IN7 (770:881:995)(772:869:969))
          (PORT IN8 (1711:1933:2160)(1744:1958:2179))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x75y78
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a607_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1929:2125:2327)(1990:2163:2342))
          (PORT IN7 (1135:1273:1414)(1154:1292:1433))
          (PORT IN8 (1899:2134:2373)(1932:2150:2371))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x85y84
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a608_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1644:1819:2000)(1680:1837:1998))
          (PORT IN5 (1567:1739:1913)(1593:1742:1896))
          (PORT IN6 (515:599:685)(488:556:625))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x80y76
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a609_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1341:1481:1625)(1403:1534:1667))
          (PORT IN7 (1109:1269:1432)(1132:1282:1433))
          (PORT IN8 (1547:1773:2001)(1594:1806:2023))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x75y89
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a610_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (958:1080:1204)(968:1087:1207))
          (PORT IN2 (1672:1872:2078)(1687:1867:2052))
          (PORT IN6 (2195:2423:2658)(2312:2532:2760))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x81y66
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a611_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1664:1824:1988)(1755:1907:2061))
          (PORT IN5 (1279:1444:1612)(1300:1451:1608))
          (PORT IN6 (1258:1422:1588)(1312:1455:1603))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x80y63
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a612_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (558:638:719)(548:621:697))
          (PORT IN2 (553:634:717)(538:606:675))
          (PORT IN6 (2153:2379:2610)(2216:2424:2635))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x76y77
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a613_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1639:1802:1968)(1723:1873:2028))
          (PORT IN7 (1207:1375:1547)(1237:1402:1570))
          (PORT IN8 (1743:1942:2143)(1841:2039:2241))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x77y64
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a614_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1876:2069:2264)(1974:2157:2345))
          (PORT IN5 (375:430:486)(352:397:442))
          (PORT IN6 (382:437:492)(350:392:436))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x99y98
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a615_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (944:1045:1149)(987:1083:1181))
          (PORT IN7 (970:1093:1217)(995:1114:1237))
          (PORT IN8 (1247:1390:1537)(1246:1375:1507))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x117y91
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a616_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1589:1797:2007)(1680:1876:2074))
          (PORT IN7 (1825:2043:2267)(1844:2049:2258))
          (PORT IN8 (1367:1539:1717)(1402:1573:1748))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x110y95
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a617_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1275:1413:1555)(1346:1474:1604))
          (PORT IN4 (884:991:1101)(888:989:1090))
          (PORT IN6 (1744:1941:2145)(1784:1964:2147))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x107y98
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a618_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1435:1614:1796)(1486:1645:1809))
          (PORT IN7 (1056:1181:1308)(1105:1220:1338))
          (PORT IN8 (865:966:1069)(862:946:1033))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x116y82
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a619_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1484:1661:1842)(1569:1735:1903))
          (PORT IN2 (1176:1330:1487)(1180:1323:1470))
          (PORT IN6 (1236:1368:1502)(1256:1376:1499))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x97y74
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a620_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1174:1328:1485)(1209:1343:1481))
          (PORT IN7 (1620:1827:2038)(1667:1865:2070))
          (PORT IN8 (1380:1536:1694)(1395:1531:1668))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x94y97
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a621_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1554:1727:1903)(1643:1806:1974))
          (PORT IN7 (533:614:695)(515:578:643))
          (PORT IN8 (1385:1552:1723)(1462:1622:1784))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x78y74
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a622_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1468:1613:1761)(1530:1662:1796))
          (PORT IN7 (573:650:728)(560:631:705))
          (PORT IN8 (1418:1580:1746)(1421:1570:1722))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x116y90
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a623_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1552:1750:1951)(1598:1778:1963))
          (PORT IN5 (1218:1390:1564)(1234:1389:1547))
          (PORT IN7 (1033:1176:1322)(1016:1132:1251))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2a////    Pos: x123y88
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a624_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (769:883:999)(744:836:929))
          (PORT IN2 (860:991:1124)(851:963:1077))
          (PORT IN6 (1927:2134:2346)(1979:2169:2363))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x112y94
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a625_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1740:1971:2206)(1780:1982:2190))
          (PORT IN5 (1654:1839:2027)(1696:1865:2040))
          (PORT IN7 (757:866:978)(741:832:925))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2a////    Pos: x112y96
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a626_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (870:967:1067)(872:951:1032))
          (PORT IN2 (2070:2311:2558)(2149:2367:2589))
          (PORT IN6 (2485:2759:3037)(2634:2900:3173))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x115y82
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a627_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1522:1717:1918)(1566:1751:1939))
          (PORT IN5 (1626:1813:2005)(1715:1892:2075))
          (PORT IN7 (1635:1815:1998)(1663:1825:1990))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x108y63
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a628_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2154:2363:2575)(2219:2415:2615))
          (PORT IN7 (2457:2753:3058)(2472:2731:3002))
          (PORT IN8 (1201:1359:1520)(1243:1384:1526))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x116y95
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a629_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1378:1539:1702)(1458:1606:1755))
          (PORT IN7 (1597:1813:2035)(1614:1813:2015))
          (PORT IN8 (1830:2039:2252)(1916:2111:2310))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x86y79
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a630_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1482:1634:1791)(1512:1651:1794))
          (PORT IN7 (1678:1869:2064)(1747:1932:2121))
          (PORT IN8 (1933:2135:2345)(2004:2200:2402))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x80y85
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a631_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1722:1917:2115)(1772:1957:2147))
          (PORT IN2 (1398:1585:1774)(1409:1565:1728))
          (PORT IN6 (1687:1875:2066)(1767:1937:2112))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x93y97
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a632_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1574:1747:1924)(1666:1832:2001))
          (PORT IN7 (910:1013:1119)(927:1023:1122))
          (PORT IN8 (1385:1552:1723)(1445:1602:1761))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x79y91
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a633_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (733:845:959)(712:805:900))
          (PORT IN2 (734:847:961)(724:817:911))
          (PORT IN6 (2400:2662:2929)(2501:2744:2995))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x80y96
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a634_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1460:1600:1744)(1526:1654:1785))
          (PORT IN5 (607:681:757)(588:649:712))
          (PORT IN6 (1032:1158:1286)(1074:1189:1305))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x77y80
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a635_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1169:1296:1425)(1209:1329:1452))
          (PORT IN7 (1830:2037:2248)(1916:2118:2326))
          (PORT IN8 (777:878:980)(796:891:987))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x80y81
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a636_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1135:1258:1384)(1178:1292:1407))
          (PORT IN5 (1855:2069:2287)(1947:2157:2370))
          (PORT IN6 (3227:3575:3930)(3291:3594:3905))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x76y86
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a637_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1615:1786:1961)(1686:1839:1996))
          (PORT IN5 (776:877:980)(780:872:967))
          (PORT IN6 (1293:1451:1613)(1321:1479:1638))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x74y83
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a638_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1884:2127:2375)(1946:2170:2400))
          (PORT IN4 (1246:1390:1539)(1288:1424:1566))
          (PORT IN6 (1618:1789:1965)(1685:1842:2004))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x72y78
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a639_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1618:1790:1967)(1690:1845:2003))
          (PORT IN7 (1188:1335:1485)(1223:1356:1492))
          (PORT IN8 (1470:1656:1847)(1492:1665:1841))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x94y94
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a640_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1211:1377:1543)(1209:1353:1501))
          (PORT IN4 (1571:1792:2017)(1670:1886:2105))
          (PORT IN6 (1497:1663:1832)(1584:1743:1905))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x83y77
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a641_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1972:2217:2467)(2084:2320:2559))
          (PORT IN5 (1327:1471:1619)(1394:1543:1696))
          (PORT IN6 (1590:1769:1952)(1618:1773:1931))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x75y91
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a642_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1820:2015:2212)(1904:2080:2263))
          (PORT IN5 (943:1067:1193)(965:1084:1206))
          (PORT IN7 (1251:1431:1616)(1264:1429:1600))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x78y65
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a643_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1699:1868:2039)(1781:1937:2097))
          (PORT IN7 (1445:1597:1752)(1468:1601:1735))
          (PORT IN8 (1388:1572:1758)(1463:1651:1843))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x82y66
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a644_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1856:2042:2233)(1965:2146:2330))
          (PORT IN5 (1085:1233:1383)(1135:1277:1422))
          (PORT IN6 (1264:1413:1565)(1279:1404:1532))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x74y77
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a645_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1566:1781:2001)(1628:1842:2062))
          (PORT IN4 (780:882:985)(778:867:958))
          (PORT IN6 (1928:2124:2326)(1989:2162:2341))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x80y68
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a646_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2039:2252:2471)(2145:2345:2551))
          (PORT IN6 (1638:1815:1994)(1672:1834:1999))
          (PORT IN8 (1425:1614:1806)(1511:1697:1888))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x93y100
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a647_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (891:996:1105)(891:995:1100))
          (PORT IN2 (531:616:701)(503:570:638))
          (PORT IN6 (1728:1928:2132)(1773:1955:2139))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x118y91
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a648_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1560:1744:1931)(1659:1834:2014))
          (PORT IN7 (1258:1404:1553)(1322:1455:1593))
          (PORT IN8 (1080:1220:1363)(1126:1254:1385))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x111y99
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a649_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1586:1767:1952)(1679:1848:2023))
          (PORT IN5 (1231:1383:1538)(1285:1429:1576))
          (PORT IN6 (1135:1271:1410)(1143:1276:1412))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x103y99
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a650_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1323:1449:1578)(1346:1458:1574))
          (PORT IN7 (803:927:1052)(777:874:971))
          (PORT IN8 (885:1025:1167)(900:1023:1149))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x109y86
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a651_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1519:1745:1977)(1533:1737:1944))
          (PORT IN5 (1273:1416:1563)(1303:1439:1578))
          (PORT IN7 (1745:1961:2183)(1773:1966:2164))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2a////    Pos: x101y74
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a652_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (945:1072:1202)(969:1091:1218))
          (PORT IN2 (1423:1599:1778)(1442:1597:1756))
          (PORT IN6 (1249:1373:1500)(1279:1399:1522))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x85y96
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a653_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1784:1971:2164)(1859:2032:2209))
          (PORT IN6 (791:898:1007)(808:906:1007))
          (PORT IN8 (1581:1754:1930)(1634:1795:1961))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x73y73
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a654_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (766:867:969)(769:860:954))
          (PORT IN2 (1032:1172:1315)(1010:1126:1244))
          (PORT IN6 (2431:2655:2883)(2463:2665:2872))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x119y96
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a655_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1845:2041:2241)(1948:2137:2332))
          (PORT IN7 (1444:1639:1840)(1468:1652:1841))
          (PORT IN8 (1162:1304:1450)(1181:1311:1446))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x125y88
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a656_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1698:1899:2101)(1813:2000:2190))
          (PORT IN7 (817:932:1050)(822:927:1033))
          (PORT IN8 (1175:1336:1501)(1170:1307:1447))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x114y98
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a657_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1792:2009:2227)(1903:2106:2313))
          (PORT IN5 (1912:2129:2351)(1989:2202:2420))
          (PORT IN6 (1376:1544:1715)(1396:1543:1693))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x109y99
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a658_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1761:2006:2254)(1820:2040:2263))
          (PORT IN5 (1299:1472:1648)(1319:1482:1647))
          (PORT IN7 (2436:2699:2967)(2588:2837:3091))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2a////    Pos: x110y82
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a659_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1992:2232:2478)(2072:2314:2560))
          (PORT IN2 (1079:1232:1385)(1127:1270:1416))
          (PORT IN6 (1767:1975:2187)(1857:2065:2279))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x107y73
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a660_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1807:1995:2189)(1835:1999:2167))
          (PORT IN5 (1209:1352:1499)(1267:1399:1534))
          (PORT IN7 (1357:1523:1694)(1391:1549:1709))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2a////    Pos: x113y93
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a661_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (872:979:1090)(872:961:1052))
          (PORT IN2 (1044:1156:1271)(1064:1163:1267))
          (PORT IN6 (1950:2164:2385)(1980:2171:2367))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x82y73
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a662_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1917:2126:2341)(2025:2224:2426))
          (PORT IN7 (571:653:737)(578:656:735))
          (PORT IN8 (1175:1323:1473)(1213:1346:1483))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x75y88
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a663_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2096:2318:2546)(2155:2352:2556))
          (PORT IN5 (1844:2060:2281)(1891:2089:2293))
          (PORT IN6 (1518:1686:1858)(1558:1723:1893))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x92y97
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a664_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1756:1966:2179)(1864:2056:2254))
          (PORT IN5 (1868:2109:2356)(1952:2183:2423))
          (PORT IN6 (1602:1789:1979)(1665:1844:2029))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x80y91
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a665_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1887:2083:2284)(1922:2094:2274))
          (PORT IN5 (1431:1579:1732)(1484:1632:1783))
          (PORT IN7 (1413:1597:1787)(1436:1608:1782))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2a////    Pos: x76y94
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a666_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1231:1400:1572)(1223:1373:1528))
          (PORT IN4 (1287:1475:1667)(1322:1493:1668))
          (PORT IN6 (2107:2346:2589)(2232:2459:2690))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x69y75
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a667_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2293:2520:2751)(2402:2610:2820))
          (PORT IN5 (552:631:710)(544:615:687))
          (PORT IN7 (1261:1417:1575)(1276:1408:1545))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2a////    Pos: x80y80
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a668_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1092:1218:1347)(1126:1245:1367))
          (PORT IN4 (1383:1552:1722)(1402:1547:1696))
          (PORT IN6 (2558:2839:3125)(2751:3037:3330))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x72y90
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a669_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1806:2012:2224)(1876:2056:2240))
          (PORT IN7 (769:874:982)(785:885:986))
          (PORT IN8 (1598:1777:1962)(1622:1794:1969))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x67y75
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a670_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2212:2424:2641)(2333:2522:2718))
          (PORT IN5 (1183:1320:1458)(1186:1304:1426))
          (PORT IN7 (1282:1450:1623)(1316:1483:1653))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x75y79
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a671_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2108:2314:2525)(2220:2408:2603))
          (PORT IN5 (1717:1923:2136)(1753:1950:2153))
          (PORT IN7 (1642:1827:2016)(1714:1887:2066))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x94y93
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a672_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1486:1652:1822)(1566:1724:1886))
          (PORT IN5 (1253:1405:1558)(1312:1456:1604))
          (PORT IN6 (1343:1507:1674)(1441:1607:1774))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x87y76
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a673_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (761:838:918)(780:844:910))
          (PORT IN2 (1552:1746:1946)(1546:1721:1901))
          (PORT IN6 (1815:2014:2217)(1851:2025:2203))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x75y90
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a674_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1934:2122:2315)(2047:2225:2409))
          (PORT IN7 (1632:1836:2043)(1662:1850:2043))
          (PORT IN8 (362:415:469)(337:379:422))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x82y68
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a675_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1923:2172:2426)(1998:2233:2475))
          (PORT IN2 (585:672:762)(569:636:704))
          (PORT IN6 (1853:2039:2228)(1941:2111:2285))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x82y61
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a676_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2060:2271:2487)(2175:2374:2576))
          (PORT IN7 (746:849:954)(770:873:979))
          (PORT IN8 (549:634:721)(545:614:685))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x75y75
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a677_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2143:2353:2567)(2254:2442:2637))
          (PORT IN5 (1658:1835:2019)(1705:1880:2059))
          (PORT IN7 (755:869:985)(765:867:971))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x76y65
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a678_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1839:2001:2166)(1928:2073:2224))
          (PORT IN7 (947:1066:1187)(975:1088:1206))
          (PORT IN8 (966:1077:1189)(980:1080:1183))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x97y98
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a679_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1262:1419:1579)(1312:1450:1593))
          (PORT IN7 (1184:1333:1482)(1224:1356:1491))
          (PORT IN8 (1258:1417:1579)(1312:1467:1626))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x123y94
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a680_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1290:1451:1615)(1316:1470:1628))
          (PORT IN2 (1346:1526:1711)(1354:1520:1688))
          (PORT IN6 (2089:2285:2489)(2151:2329:2514))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x115y102
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a681_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1619:1804:1991)(1720:1894:2070))
          (PORT IN5 (1209:1355:1504)(1278:1419:1564))
          (PORT IN6 (957:1057:1160)(953:1044:1137))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x100y99
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a682_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2009:2272:2540)(2147:2396:2650))
          (PORT IN4 (1167:1338:1513)(1211:1362:1517))
          (PORT IN6 (948:1047:1150)(995:1091:1189))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x116y91
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a683_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1376:1537:1701)(1461:1610:1762))
          (PORT IN5 (2680:2968:3264)(2798:3072:3355))
          (PORT IN6 (696:808:922)(698:798:900))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x102y71
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a684_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1259:1375:1495)(1279:1384:1491))
          (PORT IN7 (782:890:999)(789:894:1003))
          (PORT IN8 (1354:1498:1646)(1386:1525:1666))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x86y94
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a685_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1497:1665:1835)(1557:1708:1862))
          (PORT IN5 (1386:1552:1721)(1396:1550:1709))
          (PORT IN7 (777:886:996)(810:915:1022))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x75y74
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a686_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1702:1872:2046)(1774:1928:2084))
          (PORT IN7 (1084:1238:1396)(1124:1264:1407))
          (PORT IN8 (1123:1257:1393)(1162:1292:1425))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x119y95
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a687_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1079:1236:1394)(1097:1237:1380))
          (PORT IN4 (1510:1697:1890)(1579:1758:1941))
          (PORT IN6 (1770:1960:2155)(1876:2060:2249))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x125y89
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a688_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1734:1937:2142)(1839:2029:2222))
          (PORT IN5 (827:948:1070)(822:920:1022))
          (PORT IN6 (2085:2346:2611)(2153:2388:2631))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x121y89
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a689_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1748:1960:2178)(1797:1995:2196))
          (PORT IN4 (1805:2033:2266)(1859:2057:2258))
          (PORT IN6 (1784:1975:2170)(1889:2074:2266))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x110y98
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a690_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1405:1563:1725)(1477:1620:1768))
          (PORT IN5 (1329:1489:1651)(1369:1528:1691))
          (PORT IN6 (1903:2114:2331)(1947:2138:2334))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x116y88
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a691_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1270:1427:1586)(1340:1484:1630))
          (PORT IN5 (1633:1825:2020)(1725:1912:2102))
          (PORT IN6 (1537:1740:1947)(1565:1739:1916))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x106y74
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a692_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1918:2135:2358)(1982:2180:2382))
          (PORT IN7 (1667:1873:2085)(1678:1865:2057))
          (PORT IN8 (1110:1221:1334)(1139:1244:1353))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x120y95
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a693_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1402:1542:1685)(1477:1606:1738))
          (PORT IN7 (1508:1696:1889)(1487:1642:1801))
          (PORT IN8 (2024:2251:2482)(2110:2334:2563))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x79y75
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a694_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1766:1996:2230)(1824:2053:2286))
          (PORT IN2 (869:978:1090)(862:956:1051))
          (PORT IN6 (2009:2203:2398)(2099:2286:2479))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x78y90
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a695_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2050:2242:2436)(2093:2262:2437))
          (PORT IN5 (568:648:729)(557:625:693))
          (PORT IN7 (963:1108:1255)(988:1123:1259))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2a////    Pos: x95y98
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a696_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1136:1278:1424)(1166:1300:1439))
          (PORT IN4 (767:846:928)(782:857:934))
          (PORT IN6 (1558:1730:1905)(1651:1815:1983))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x80y94
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a697_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1612:1787:1968)(1679:1836:1994))
          (PORT IN7 (757:866:978)(741:832:925))
          (PORT IN8 (1120:1251:1386)(1137:1263:1391))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x77y96
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a698_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1942:2129:2320)(2058:2234:2415))
          (PORT IN5 (741:839:939)(754:839:928))
          (PORT IN6 (1238:1412:1589)(1254:1412:1573))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x75y76
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a699_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1808:1994:2183)(1905:2081:2262))
          (PORT IN7 (553:639:725)(525:592:662))
          (PORT IN8 (1347:1530:1718)(1374:1540:1709))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x79y80
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a700_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1314:1461:1611)(1373:1514:1657))
          (PORT IN7 (1294:1468:1646)(1311:1472:1638))
          (PORT IN8 (1560:1747:1937)(1609:1786:1967))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x77y85
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a701_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (404:461:518)(378:421:465))
          (PORT IN4 (1429:1617:1807)(1489:1663:1840))
          (PORT IN6 (1848:2017:2190)(1908:2064:2226))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x67y80
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a702_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1652:1819:1992)(1723:1876:2033))
          (PORT IN7 (569:651:735)(562:632:703))
          (PORT IN8 (1177:1325:1477)(1207:1339:1475))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x77y83
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a703_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1346:1533:1722)(1348:1510:1678))
          (PORT IN4 (1584:1791:1999)(1637:1835:2037))
          (PORT IN6 (1904:2107:2314)(1982:2175:2373))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x95y86
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a704_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1981:2216:2458)(2066:2295:2530))
          (PORT IN5 (1107:1242:1382)(1136:1272:1412))
          (PORT IN6 (1732:1947:2163)(1803:2007:2212))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x86y77
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a705_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1667:1834:2006)(1722:1877:2037))
          (PORT IN5 (1899:2130:2366)(1983:2211:2445))
          (PORT IN6 (2397:2627:2863)(2555:2772:2992))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x77y88
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a706_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1809:1991:2176)(1920:2090:2265))
          (PORT IN5 (1276:1431:1590)(1321:1468:1622))
          (PORT IN6 (1048:1199:1350)(1080:1227:1377))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x79y71
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a707_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1626:1792:1962)(1692:1848:2007))
          (PORT IN5 (930:1034:1139)(962:1057:1154))
          (PORT IN6 (1763:1987:2216)(1798:2002:2211))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x86y65
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a708_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1250:1400:1554)(1260:1406:1555))
          (PORT IN4 (1960:2206:2457)(2052:2296:2545))
          (PORT IN6 (2151:2374:2601)(2250:2450:2658))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x77y79
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a709_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1837:2000:2166)(1892:2036:2184))
          (PORT IN5 (1406:1582:1761)(1405:1568:1734))
          (PORT IN6 (1126:1269:1414)(1174:1304:1437))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x74y67
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a710_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1246:1416:1589)(1268:1430:1595))
          (PORT IN2 (1016:1163:1312)(1051:1193:1337))
          (PORT IN6 (1962:2151:2342)(2050:2219:2393))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x100y98
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a711_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (733:852:973)(714:809:907))
          (PORT IN5 (913:1055:1198)(918:1049:1184))
          (PORT IN7 (1386:1576:1773)(1449:1630:1813))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x124y91
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a712_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1652:1835:2021)(1752:1920:2092))
          (PORT IN5 (1504:1680:1859)(1536:1704:1876))
          (PORT IN6 (1789:2023:2261)(1883:2109:2344))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x111y96
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a713_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1748:1946:2150)(1791:1971:2154))
          (PORT IN7 (1796:1988:2186)(1900:2088:2283))
          (PORT IN8 (735:846:960)(721:816:914))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x106y97
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a714_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1615:1818:2024)(1682:1867:2058))
          (PORT IN5 (2588:2854:3131)(2665:2921:3184))
          (PORT IN6 (1317:1502:1691)(1337:1502:1674))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x115y84
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a715_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (931:1050:1170)(950:1056:1165))
          (PORT IN2 (2541:2841:3149)(2714:2991:3274))
          (PORT IN6 (1428:1581:1738)(1484:1637:1793))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x106y71
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a716_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1433:1577:1727)(1455:1583:1713))
          (PORT IN5 (1546:1745:1946)(1644:1836:2030))
          (PORT IN6 (1419:1586:1754)(1494:1650:1809))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x93y96
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a717_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1268:1439:1617)(1308:1474:1643))
          (PORT IN2 (1756:1974:2198)(1801:2010:2225))
          (PORT IN6 (1919:2140:2364)(2049:2267:2491))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x81y75
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a718_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1612:1811:2014)(1680:1862:2047))
          (PORT IN5 (1369:1525:1684)(1446:1590:1738))
          (PORT IN6 (1386:1574:1765)(1450:1623:1800))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x113y94
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a719_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1367:1512:1660)(1429:1561:1697))
          (PORT IN7 (1345:1498:1654)(1393:1534:1677))
          (PORT IN8 (1493:1672:1854)(1550:1725:1903))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x122y89
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a720_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2003:2234:2468)(2136:2357:2583))
          (PORT IN5 (1434:1603:1776)(1481:1629:1779))
          (PORT IN6 (1402:1576:1753)(1411:1564:1721))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x114y96
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a721_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1725:1951:2182)(1771:1969:2173))
          (PORT IN5 (844:955:1068)(822:917:1014))
          (PORT IN7 (755:876:999)(735:838:942))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2a////    Pos: x112y97
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a722_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2827:3155:3489)(2932:3249:3572))
          (PORT IN2 (1607:1782:1959)(1673:1839:2008))
          (PORT IN6 (2100:2343:2594)(2186:2418:2654))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x117y82
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a723_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1472:1627:1784)(1542:1680:1821))
          (PORT IN5 (1106:1269:1435)(1117:1257:1401))
          (PORT IN7 (2055:2321:2589)(2110:2342:2579))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2a////    Pos: x112y67
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a724_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1484:1666:1852)(1529:1689:1852))
          (PORT IN2 (1466:1634:1806)(1487:1638:1794))
          (PORT IN6 (2222:2411:2604)(2277:2452:2631))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x106y92
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a725_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1623:1790:1962)(1680:1838:1999))
          (PORT IN5 (1920:2180:2446)(1939:2170:2410))
          (PORT IN6 (915:1028:1142)(901:1002:1106))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x79y72
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a726_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1613:1776:1943)(1687:1842:1999))
          (PORT IN5 (1414:1621:1830)(1449:1630:1818))
          (PORT IN6 (2593:2910:3234)(2578:2842:3113))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x77y87
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a727_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1781:1973:2170)(1869:2047:2230))
          (PORT IN7 (1601:1789:1984)(1600:1773:1950))
          (PORT IN8 (1159:1290:1423)(1155:1276:1399))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x90y96
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a728_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1768:1988:2216)(1795:1992:2196))
          (PORT IN5 (1265:1430:1600)(1305:1466:1629))
          (PORT IN7 (1110:1225:1341)(1134:1236:1342))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2a////    Pos: x83y96
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a729_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1052:1178:1306)(1079:1192:1308))
          (PORT IN4 (567:655:744)(535:604:676))
          (PORT IN6 (2195:2436:2683)(2327:2559:2797))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x77y93
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a730_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2180:2421:2666)(2305:2535:2773))
          (PORT IN5 (1253:1414:1578)(1258:1410:1565))
          (PORT IN7 (1884:2122:2363)(1951:2176:2406))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2a////    Pos: x77y84
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a731_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (862:966:1073)(891:987:1084))
          (PORT IN2 (1396:1558:1725)(1451:1595:1741))
          (PORT IN6 (1794:1989:2187)(1864:2053:2246))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x84y74
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a732_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1911:2125:2344)(2001:2200:2399))
          (PORT IN7 (617:698:781)(618:697:776))
          (PORT IN8 (567:660:754)(558:635:714))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x79y87
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a733_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1507:1672:1841)(1575:1733:1894))
          (PORT IN7 (937:1040:1144)(940:1031:1125))
          (PORT IN8 (1219:1374:1532)(1255:1400:1550))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x72y79
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a734_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1642:1813:1988)(1706:1873:2044))
          (PORT IN7 (1152:1271:1392)(1164:1270:1379))
          (PORT IN8 (1686:1880:2078)(1782:1972:2166))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x73y84
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a735_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1497:1640:1788)(1583:1718:1858))
          (PORT IN5 (1347:1522:1702)(1360:1515:1674))
          (PORT IN6 (1139:1264:1392)(1182:1307:1437))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x101y90
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a736_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1180:1344:1510)(1228:1370:1516))
          (PORT IN2 (713:821:932)(701:788:877))
          (PORT IN6 (1453:1621:1795)(1488:1644:1805))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x88y78
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a737_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1731:1969:2210)(1763:1977:2194))
          (PORT IN5 (1646:1880:2120)(1736:1955:2180))
          (PORT IN7 (2161:2397:2639)(2191:2402:2616))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2a////    Pos: x69y91
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a738_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1128:1276:1427)(1187:1331:1478))
          (PORT IN4 (1290:1437:1588)(1328:1479:1633))
          (PORT IN6 (2307:2534:2765)(2440:2651:2869))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x75y70
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a739_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2089:2301:2518)(2191:2382:2581))
          (PORT IN5 (1535:1704:1878)(1584:1751:1922))
          (PORT IN6 (1568:1758:1950)(1637:1818:2002))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x80y71
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a740_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1583:1749:1920)(1642:1791:1942))
          (PORT IN5 (1611:1800:1996)(1693:1872:2056))
          (PORT IN6 (1404:1594:1786)(1409:1582:1757))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x73y80
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a741_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1468:1615:1766)(1518:1658:1802))
          (PORT IN5 (1199:1350:1505)(1219:1358:1499))
          (PORT IN6 (1270:1449:1629)(1321:1490:1664))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x74y66
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a742_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1826:1992:2159)(1907:2057:2211))
          (PORT IN5 (750:847:946)(754:849:945))
          (PORT IN6 (1202:1361:1523)(1251:1411:1573))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x95y99
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a743_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (575:661:748)(576:649:724))
          (PORT IN2 (683:763:844)(656:725:795))
          (PORT IN6 (1687:1888:2095)(1737:1922:2112))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x128y94
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a744_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1816:2037:2264)(1909:2105:2303))
          (PORT IN5 (1884:2073:2268)(1923:2097:2275))
          (PORT IN6 (1072:1218:1367)(1082:1222:1367))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x107y100
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a745_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (923:1046:1169)(942:1055:1173))
          (PORT IN4 (1304:1449:1598)(1338:1473:1614))
          (PORT IN6 (1845:2052:2263)(1955:2150:2352))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x102y100
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a746_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1232:1383:1538)(1287:1435:1585))
          (PORT IN7 (1416:1579:1744)(1470:1625:1784))
          (PORT IN8 (1369:1565:1765)(1435:1618:1806))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x112y92
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a747_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1664:1896:2131)(1710:1920:2136))
          (PORT IN5 (1656:1819:1986)(1694:1840:1988))
          (PORT IN7 (1493:1671:1853)(1556:1727:1903))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x105y68
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a748_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1793:2002:2214)(1889:2086:2287))
          (PORT IN5 (1218:1379:1543)(1235:1380:1528))
          (PORT IN7 (1485:1685:1888)(1525:1714:1906))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x87y96
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a749_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1941:2159:2383)(2058:2268:2483))
          (PORT IN5 (1488:1653:1823)(1522:1668:1819))
          (PORT IN6 (1065:1208:1355)(1045:1160:1278))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x67y68
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a750_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1201:1347:1495)(1207:1332:1459))
          (PORT IN2 (1379:1569:1764)(1469:1653:1840))
          (PORT IN6 (2734:2998:3267)(2873:3128:3388))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x115y95
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a751_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1583:1769:1959)(1674:1851:2030))
          (PORT IN7 (857:997:1139)(830:949:1068))
          (PORT IN8 (892:999:1109)(900:991:1083))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x126y89
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a752_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1904:2126:2353)(1983:2196:2414))
          (PORT IN2 (560:645:731)(569:645:723))
          (PORT IN6 (2274:2499:2730)(2332:2534:2743))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x110y97
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a753_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1721:1926:2134)(1811:1995:2185))
          (PORT IN7 (756:871:989)(743:841:941))
          (PORT IN8 (703:811:922)(696:791:888))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x110y99
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a754_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1743:1955:2172)(1834:2025:2220))
          (PORT IN5 (1455:1615:1779)(1503:1652:1804))
          (PORT IN7 (983:1123:1266)(1009:1140:1274))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x110y84
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a755_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1991:2177:2368)(2072:2243:2420))
          (PORT IN5 (1010:1153:1299)(987:1103:1223))
          (PORT IN6 (992:1122:1257)(977:1085:1196))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x110y71
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a756_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1586:1755:1930)(1608:1755:1905))
          (PORT IN5 (1740:1953:2168)(1840:2057:2276))
          (PORT IN6 (1578:1763:1953)(1657:1831:2007))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x107y92
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a757_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1430:1622:1816)(1496:1677:1864))
          (PORT IN2 (1440:1592:1747)(1503:1640:1782))
          (PORT IN6 (1871:2118:2371)(1889:2116:2349))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x77y75
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a758_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2049:2226:2407)(2117:2274:2435))
          (PORT IN5 (1598:1759:1925)(1658:1817:1979))
          (PORT IN6 (732:838:947)(734:830:928))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x75y92
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a759_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1610:1806:2006)(1713:1910:2114))
          (PORT IN2 (1168:1321:1478)(1183:1321:1461))
          (PORT IN6 (2143:2345:2552)(2183:2361:2547))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x92y100
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a760_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1775:1984:2195)(1879:2079:2284))
          (PORT IN5 (585:671:758)(577:649:723))
          (PORT IN6 (1229:1407:1589)(1254:1442:1631))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x79y94
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a761_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1772:1960:2152)(1875:2052:2232))
          (PORT IN5 (1440:1596:1757)(1503:1660:1823))
          (PORT IN6 (1227:1373:1522)(1277:1405:1536))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x78y97
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a762_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2131:2341:2556)(2266:2468:2676))
          (PORT IN5 (1410:1569:1736)(1414:1563:1717))
          (PORT IN6 (2373:2663:2958)(2459:2734:3014))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x76y83
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a763_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1294:1416:1542)(1334:1448:1564))
          (PORT IN5 (755:863:974)(757:854:952))
          (PORT IN6 (1216:1392:1571)(1231:1389:1551))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x78y77
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a764_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1582:1767:1957)(1636:1818:2002))
          (PORT IN4 (1144:1280:1421)(1172:1300:1432))
          (PORT IN6 (1812:2032:2258)(1906:2124:2345))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x78y88
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a765_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1849:2055:2268)(1887:2073:2266))
          (PORT IN5 (847:960:1074)(826:920:1017))
          (PORT IN7 (1210:1390:1573)(1220:1384:1551))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2a////    Pos: x69y72
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a766_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (789:891:996)(794:886:980))
          (PORT IN4 (737:831:925)(773:862:954))
          (PORT IN6 (2297:2538:2783)(2442:2675:2913))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x75y82
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a767_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1115:1215:1318)(1137:1225:1315))
          (PORT IN7 (1315:1478:1643)(1310:1445:1584))
          (PORT IN8 (1359:1500:1644)(1425:1552:1682))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x96y92
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a768_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1483:1666:1856)(1486:1645:1809))
          (PORT IN5 (1147:1304:1464)(1156:1297:1442))
          (PORT IN7 (1105:1235:1367)(1165:1293:1424))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x88y71
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a769_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1644:1808:1977)(1740:1897:2058))
          (PORT IN5 (578:653:730)(568:631:695))
          (PORT IN6 (1474:1625:1779)(1493:1625:1760))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x77y91
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a770_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1947:2172:2401)(2036:2243:2455))
          (PORT IN5 (905:1020:1138)(920:1034:1150))
          (PORT IN6 (923:1041:1162)(933:1046:1161))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x84y65
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a771_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (912:1047:1185)(926:1048:1173))
          (PORT IN2 (1831:2032:2238)(1858:2034:2216))
          (PORT IN6 (1951:2134:2323)(1987:2143:2304))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x82y63
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a772_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1886:2066:2251)(2003:2180:2359))
          (PORT IN5 (1102:1224:1346)(1118:1233:1353))
          (PORT IN6 (1739:1962:2192)(1812:2024:2242))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x77y77
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a773_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1808:2000:2197)(1863:2054:2252))
          (PORT IN4 (1127:1264:1401)(1170:1306:1444))
          (PORT IN6 (2022:2235:2451)(2151:2359:2572))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x76y63
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a774_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2049:2266:2485)(2158:2368:2583))
          (PORT IN7 (1232:1382:1536)(1245:1381:1520))
          (PORT IN8 (556:637:719)(547:615:686))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x98y99
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a775_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1445:1625:1809)(1515:1680:1850))
          (PORT IN7 (571:658:746)(559:633:707))
          (PORT IN8 (2258:2550:2846)(2375:2659:2949))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x122y96
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a776_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1893:2114:2342)(2015:2225:2438))
          (PORT IN7 (1012:1171:1331)(1014:1153:1296))
          (PORT IN8 (729:838:948)(724:820:918))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x108y97
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a777_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1561:1739:1921)(1652:1819:1992))
          (PORT IN5 (1439:1610:1785)(1486:1652:1825))
          (PORT IN6 (967:1076:1186)(986:1081:1179))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x104y99
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a778_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1144:1283:1427)(1154:1287:1421))
          (PORT IN2 (1544:1747:1952)(1608:1800:1996))
          (PORT IN6 (1471:1628:1789)(1517:1662:1812))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x112y81
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a779_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (868:980:1094)(885:986:1089))
          (PORT IN7 (1685:1894:2107)(1756:1956:2159))
          (PORT IN8 (1398:1565:1735)(1455:1607:1762))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x106y67
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a780_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (559:643:727)(540:612:685))
          (PORT IN2 (957:1075:1196)(975:1078:1184))
          (PORT IN6 (1806:1994:2184)(1831:2000:2173))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x92y92
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a781_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1701:1922:2149)(1710:1899:2092))
          (PORT IN5 (1793:1963:2140)(1837:1998:2166))
          (PORT IN7 (907:1043:1183)(912:1032:1154))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x81y70
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a782_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1651:1809:1971)(1748:1900:2053))
          (PORT IN5 (1300:1453:1611)(1347:1499:1654))
          (PORT IN6 (2401:2695:2997)(2567:2841:3122))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x117y93
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a783_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1635:1841:2052)(1705:1893:2082))
          (PORT IN5 (1385:1554:1727)(1458:1613:1772))
          (PORT IN7 (1205:1363:1524)(1248:1396:1545))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x124y90
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a784_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1569:1739:1913)(1639:1791:1948))
          (PORT IN7 (2056:2273:2495)(2177:2385:2599))
          (PORT IN8 (1176:1343:1514)(1158:1293:1429))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x112y99
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a785_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1222:1377:1538)(1234:1384:1537))
          (PORT IN2 (1256:1400:1546)(1253:1375:1500))
          (PORT IN6 (1831:2007:2185)(1916:2082:2253))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x108y100
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a786_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1669:1859:2052)(1772:1958:2152))
          (PORT IN5 (1141:1287:1436)(1184:1319:1456))
          (PORT IN6 (730:811:894)(739:810:882))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x105y85
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a787_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1674:1877:2085)(1731:1924:2123))
          (PORT IN4 (1196:1359:1523)(1237:1391:1549))
          (PORT IN6 (1340:1496:1657)(1376:1525:1679))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x105y70
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a788_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1598:1764:1937)(1632:1786:1942))
          (PORT IN7 (542:629:717)(549:620:694))
          (PORT IN8 (1008:1157:1309)(1026:1162:1302))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x119y91
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a789_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1574:1741:1911)(1664:1823:1985))
          (PORT IN5 (1710:1890:2072)(1742:1893:2047))
          (PORT IN6 (1064:1211:1359)(1039:1159:1282))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x76y76
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a790_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2324:2557:2795)(2454:2669:2891))
          (PORT IN5 (1283:1448:1615)(1331:1481:1635))
          (PORT IN7 (1051:1201:1354)(1076:1215:1358))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x80y92
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a791_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1444:1583:1725)(1514:1644:1775))
          (PORT IN7 (1077:1215:1356)(1077:1200:1327))
          (PORT IN8 (1905:2119:2339)(1970:2180:2397))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x98y96
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a792_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1278:1450:1624)(1260:1399:1542))
          (PORT IN2 (1738:1931:2130)(1791:1979:2175))
          (PORT IN6 (1061:1180:1303)(1081:1191:1303))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x81y95
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a793_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1764:1959:2160)(1855:2036:2219))
          (PORT IN7 (1650:1838:2032)(1659:1840:2025))
          (PORT IN8 (718:794:872)(716:782:849))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x76y96
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a794_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (427:489:551)(409:461:514))
          (PORT IN4 (463:527:591)(450:504:560))
          (PORT IN6 (1985:2174:2369)(2095:2275:2461))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x76y81
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a795_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1452:1598:1747)(1518:1650:1787))
          (PORT IN7 (1354:1496:1641)(1381:1515:1652))
          (PORT IN8 (1275:1451:1631)(1297:1459:1624))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x79y79
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a796_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2187:2421:2659)(2332:2564:2802))
          (PORT IN7 (1433:1642:1855)(1499:1696:1894))
          (PORT IN8 (1518:1692:1870)(1573:1739:1909))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x80y88
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a797_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1330:1471:1616)(1388:1520:1654))
          (PORT IN5 (2182:2405:2633)(2269:2487:2710))
          (PORT IN6 (932:1055:1179)(945:1055:1168))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x74y76
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a798_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1763:1937:2117)(1802:1950:2102))
          (PORT IN7 (1123:1290:1462)(1161:1313:1468))
          (PORT IN8 (1095:1258:1423)(1104:1248:1397))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND////    Pos: x65y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a799_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (554:637:722)(546:617:688))
          (PORT IN7 (750:850:952)(749:839:931))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x67y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a800_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2333:2567:2808)(2449:2661:2876))
          (PORT IN3 (1947:2154:2362)(2049:2246:2446))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x65y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a801_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1604:1823:2044)(1652:1859:2072))
          (PORT IN6 (1247:1412:1580)(1268:1415:1566))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///AND/    Pos: x65y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a802_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (365:417:470)(345:387:429))
          (PORT IN2 (1250:1402:1556)(1263:1392:1526))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND////    Pos: x65y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a803_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (745:840:937)(750:836:924))
          (PORT IN7 (1102:1226:1355)(1122:1240:1360))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x65y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a804_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1052:1206:1363)(1095:1238:1384))
          (PORT IN3 (577:650:724)(584:646:711))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x65y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a805_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (759:863:967)(764:855:947))
          (PORT IN8 (1063:1193:1326)(1090:1214:1341))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x65y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a806_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (573:653:733)(555:618:682))
          (PORT IN4 (416:476:537)(398:448:499))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x134y84
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a807_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1439:1618:1801)(1505:1675:1850))
          (PORT IN7 (1755:1971:2191)(1860:2059:2261))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x129y96
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a808_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1427:1628:1833)(1501:1690:1883))
          (PORT IN3 (1075:1195:1318)(1129:1242:1357))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x136y93
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a809_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1500:1674:1853)(1570:1741:1917))
          (PORT IN6 (1745:1980:2218)(1808:2044:2283))
          (PORT IN7 (949:1084:1222)(986:1108:1231))
          (PORT IN8 (1722:1958:2197)(1737:1959:2184))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x141y98
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a810_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (544:621:700)(532:601:672))
          (PORT IN3 (1882:2104:2328)(1932:2151:2376))
          (PORT IN5 (915:1044:1176)(958:1089:1225))
          (PORT IN6 (734:847:962)(742:844:949))
          (PORT IN8 (721:824:929)(734:826:922))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x139y98
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a811_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (549:633:719)(539:609:680))
          (PORT IN4 (1435:1609:1789)(1463:1632:1805))
          (PORT IN5 (581:660:742)(559:624:690))
          (PORT IN6 (749:855:965)(751:848:947))
          (PORT IN7 (1082:1237:1395)(1120:1274:1431))
          (PORT IN8 (813:915:1020)(809:902:996))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x132y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a812_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3572:4016:4470)(3600:3993:4394))
          (PORT IN4 (1362:1541:1724)(1442:1614:1788))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x135y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a813_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (5654:6299:6966)(5868:6472:7091))
          (PORT IN6 (1570:1773:1977)(1624:1805:1992))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_XOR////    Pos: x131y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a814_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2709:3001:3301)(2838:3111:3392))
          (PORT IN6 (1550:1727:1905)(1596:1750:1907))
          (PORT IN7 (1332:1478:1628)(1390:1537:1689))
          (PORT IN8 (535:611:688)(531:596:662))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x137y97
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a815_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (417:477:538)(383:428:474))
          (PORT IN2 (1288:1441:1598)(1304:1433:1567))
          (PORT IN3 (2255:2486:2725)(2344:2556:2775))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///XOR/    Pos: x140y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a816_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1037:1173:1313)(1044:1171:1301))
          (PORT IN2 (1119:1274:1432)(1133:1277:1424))
          (PORT IN4 (1105:1233:1362)(1142:1257:1374))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX4a////    Pos: x126y102
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a817_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (5265:5873:6496)(5402:5949:6511))
          (PORT IN4 (404:462:522)(397:446:496))
          (PORT IN6 (1222:1388:1556)(1275:1442:1610))
          (PORT IN7 (398:456:514)(386:435:486))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x132y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a818_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3759:4227:4705)(3808:4229:4658))
          (PORT IN6 (1703:1910:2122)(1774:1974:2178))
          (PORT IN7 (2407:2666:2935)(2499:2753:3014))
          (PORT IN8 (1548:1750:1957)(1648:1848:2051))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ANDXOR////    Pos: x142y100
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a819_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (570:651:733)(580:657:736))
          (PORT IN2 (858:962:1068)(887:982:1079))
          (PORT IN3 (859:973:1089)(881:985:1092))
          (PORT IN4 (902:1028:1157)(927:1050:1174))
          (PORT IN6 (534:620:708)(519:594:670))
          (PORT IN7 (1283:1430:1578)(1323:1466:1610))
          (PORT IN8 (563:654:746)(575:665:756))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ANDXOR////    Pos: x137y100
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a822_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1378:1549:1721)(1442:1601:1765))
          (PORT IN7 (1397:1577:1760)(1404:1574:1749))
          (PORT IN8 (366:420:475)(338:383:429))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x134y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a823_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2822:3211:3608)(2826:3163:3507))
          (PORT IN6 (1341:1516:1692)(1386:1548:1712))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_XOR////    Pos: x140y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a824_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (715:822:930)(700:789:878))
          (PORT IN2 (670:750:831)(679:747:816))
          (PORT IN5 (1385:1536:1689)(1424:1574:1727))
          (PORT IN6 (1239:1409:1581)(1292:1448:1607))
          (PORT IN7 (714:817:923)(700:789:882))
          (PORT IN8 (1233:1365:1501)(1253:1374:1499))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x136y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a826_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (718:822:927)(708:796:887))
          (PORT IN3 (1601:1809:2021)(1624:1827:2035))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX4b////    Pos: x135y99
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a827_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (936:1072:1212)(955:1087:1221))
          (PORT IN3 (947:1068:1190)(938:1051:1167))
          (PORT IN5 (390:444:500)(365:408:453))
          (PORT IN6 (1221:1377:1537)(1228:1373:1522))
          (PORT IN7 (936:1047:1159)(926:1024:1123))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_///ICOMP/    Pos: x134y99
  (CELL (CELLTYPE "C_ICOMP")
    (INSTANCE _a828_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (889:1018:1150)(919:1035:1153))
          (PORT IN2 (1544:1726:1911)(1629:1810:1997))
          (PORT IN3 (545:626:708)(529:599:670))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX2a////    Pos: x130y100
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a829_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (6828:7619:8434)(7089:7829:8591))
          (PORT IN2 (952:1093:1237)(968:1102:1240))
          (PORT IN6 (380:437:496)(350:396:443))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x137y95
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a830_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (426:485:545)(404:454:504))
          (PORT IN3 (1150:1293:1438)(1171:1318:1468))
          (PORT IN5 (831:942:1056)(840:947:1055))
          (PORT IN6 (1090:1230:1375)(1115:1250:1386))
          (PORT IN7 (1057:1196:1339)(1044:1171:1300))
          (PORT IN8 (1380:1575:1775)(1421:1612:1808))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x133y97
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a831_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (961:1083:1208)(984:1103:1225))
          (PORT IN4 (403:466:531)(382:430:478))
          (PORT IN5 (765:865:967)(767:855:945))
          (PORT IN6 (1044:1178:1314)(1058:1181:1308))
          (PORT IN7 (1326:1500:1675)(1351:1522:1697))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x134y100
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a832_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (583:663:744)(591:667:743))
          (PORT IN3 (536:619:703)(508:572:638))
          (PORT IN5 (374:439:505)(342:393:446))
          (PORT IN6 (725:823:924)(737:830:923))
          (PORT IN7 (759:858:960)(768:859:952))
          (PORT IN8 (908:1035:1166)(944:1072:1201))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x135y97
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a833_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1070:1207:1348)(1073:1196:1323))
          (PORT IN4 (1846:2061:2282)(1893:2105:2323))
          (PORT IN5 (1243:1396:1554)(1279:1423:1573))
          (PORT IN6 (1140:1278:1419)(1148:1279:1412))
          (PORT IN7 (1180:1326:1477)(1207:1355:1507))
          (PORT IN8 (1032:1168:1307)(1038:1161:1286))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x132y98
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a834_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (990:1106:1227)(1005:1111:1218))
          (PORT IN4 (371:430:490)(349:399:450))
          (PORT IN5 (369:424:479)(341:386:431))
          (PORT IN6 (949:1074:1200)(966:1089:1214))
          (PORT IN8 (1438:1613:1794)(1495:1670:1849))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x138y97
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a835_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (404:465:527)(394:446:499))
          (PORT IN4 (1412:1597:1783)(1465:1643:1825))
          (PORT IN6 (1818:2052:2286)(1931:2148:2372))
          (PORT IN7 (1603:1794:1988)(1663:1843:2027))
          (PORT IN8 (565:644:724)(555:626:698))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x133y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a836_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1229:1395:1567)(1261:1418:1578))
          (PORT IN3 (563:643:724)(565:640:717))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x130y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a837_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2580:2862:3156)(2654:2910:3171))
          (PORT IN7 (1143:1265:1390)(1176:1297:1421))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x135y96
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a838_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (934:1068:1204)(939:1060:1185))
          (PORT IN2 (1193:1346:1504)(1230:1365:1505))
          (PORT IN3 (1565:1785:2008)(1635:1837:2043))
          (PORT IN6 (1221:1380:1542)(1261:1402:1546))
          (PORT IN8 (1572:1770:1972)(1629:1811:1997))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x131y97
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a840_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (807:900:997)(804:883:963))
          (PORT IN4 (551:634:719)(549:627:706))
          (PORT IN5 (1017:1121:1227)(1032:1130:1233))
          (PORT IN6 (926:1056:1186)(948:1065:1185))
          (PORT IN7 (1324:1489:1657)(1364:1521:1682))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x124y99
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a841_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1405:1614:1825)(1458:1659:1863))
          (PORT IN4 (958:1096:1238)(967:1094:1223))
          (PORT IN5 (1164:1292:1421)(1175:1281:1391))
          (PORT IN6 (1424:1623:1826)(1453:1642:1838))
          (PORT IN7 (1036:1186:1338)(1033:1167:1302))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x128y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a842_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1110:1255:1403)(1110:1236:1366))
          (PORT IN3 (549:638:728)(527:601:677))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x129y102
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a843_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1059:1203:1351)(1039:1162:1286))
          (PORT IN6 (1738:1952:2170)(1842:2058:2280))
          (PORT IN7 (562:631:702)(552:609:668))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x126y100
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a844_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1235:1428:1623)(1289:1487:1687))
          (PORT IN4 (998:1114:1235)(1027:1138:1249))
          (PORT IN6 (1264:1414:1567)(1284:1420:1559))
          (PORT IN7 (1248:1416:1589)(1315:1482:1652))
          (PORT IN8 (563:654:746)(575:665:756))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x126y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a845_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1245:1395:1546)(1319:1462:1606))
          (PORT IN4 (723:822:924)(733:828:926))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x133y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a846_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (894:1023:1155)(925:1048:1171))
          (PORT IN7 (745:849:954)(770:873:979))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x125y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a847_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (4797:5350:5923)(4994:5519:6055))
          (PORT IN7 (3078:3419:3767)(3245:3565:3895))
          (PORT IN8 (905:1020:1138)(943:1061:1180))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x122y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a848_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (577:661:748)(556:629:702))
          (PORT IN6 (949:1085:1224)(940:1057:1176))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x129y98
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a849_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1383:1558:1737)(1444:1600:1761))
          (PORT IN4 (396:452:508)(379:427:476))
          (PORT IN5 (1393:1558:1726)(1466:1618:1773))
          (PORT IN6 (388:448:509)(370:416:463))
          (PORT IN8 (717:813:909)(732:816:902))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x125y99
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a850_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1385:1556:1732)(1428:1591:1759))
          (PORT IN4 (827:921:1019)(835:917:999))
          (PORT IN6 (1432:1605:1781)(1464:1626:1792))
          (PORT IN7 (884:1006:1128)(887:998:1110))
          (PORT IN8 (1425:1602:1783)(1444:1615:1791))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x130y79
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a851_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (733:831:932)(736:827:918))
          (PORT IN4 (1641:1845:2054)(1695:1889:2087))
          (PORT IN6 (1993:2211:2431)(2078:2286:2495))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_XOR////    Pos: x135y93
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a852_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1415:1588:1765)(1466:1628:1796))
          (PORT IN2 (1356:1535:1717)(1436:1611:1788))
          (PORT IN4 (732:839:949)(751:849:948))
          (PORT IN5 (1402:1563:1728)(1462:1606:1753))
          (PORT IN6 (571:651:732)(553:624:697))
          (PORT IN7 (961:1089:1220)(995:1115:1235))
          (PORT IN8 (1558:1756:1958)(1576:1766:1958))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x133y94
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a853_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1311:1475:1641)(1329:1474:1623))
          (PORT IN5 (1045:1198:1353)(1048:1186:1327))
          (PORT IN6 (1229:1394:1563)(1225:1368:1515))
          (PORT IN7 (538:618:700)(524:591:660))
          (PORT IN8 (1264:1421:1582)(1269:1400:1534))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x127y98
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a854_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1256:1419:1586)(1280:1425:1573))
          (PORT IN3 (842:962:1085)(844:952:1061))
          (PORT IN5 (1222:1377:1536)(1241:1392:1545))
          (PORT IN7 (562:644:727)(550:620:692))
          (PORT IN8 (766:861:959)(782:866:953))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x130y98
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a855_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1037:1170:1304)(1083:1203:1327))
          (PORT IN4 (565:645:726)(549:621:694))
          (PORT IN5 (1128:1263:1399)(1142:1272:1402))
          (PORT IN6 (591:667:743)(584:646:710))
          (PORT IN7 (1014:1140:1268)(1049:1169:1292))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x131y95
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a856_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1658:1856:2058)(1694:1877:2066))
          (PORT IN3 (1253:1426:1602)(1270:1424:1582))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX4b////    Pos: x125y97
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a857_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (912:1015:1119)(934:1032:1132))
          (PORT IN4 (878:1011:1147)(887:1006:1128))
          (PORT IN5 (1160:1303:1449)(1182:1320:1460))
          (PORT IN6 (562:643:726)(565:638:714))
          (PORT IN7 (979:1111:1247)(1000:1134:1268))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x130y101
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a858_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (375:433:493)(365:414:465))
          (PORT IN2 (1265:1432:1602)(1288:1448:1610))
          (PORT IN3 (905:1030:1158)(949:1072:1199))
          (PORT IN5 (1591:1776:1964)(1665:1839:2016))
          (PORT IN8 (411:475:540)(380:426:474))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x134y96
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a859_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (407:469:533)(384:435:487))
          (PORT IN2 (1109:1251:1395)(1099:1217:1338))
          (PORT IN3 (1674:1897:2125)(1723:1916:2116))
          (PORT IN4 (1402:1555:1709)(1410:1544:1680))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x128y86
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a861_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1504:1709:1919)(1575:1757:1941))
          (PORT IN5 (1588:1797:2012)(1656:1852:2051))
          (PORT IN6 (1112:1246:1381)(1103:1217:1333))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_///XOR/    Pos: x133y83
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a862_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1428:1607:1791)(1486:1654:1828))
          (PORT IN3 (1364:1569:1778)(1373:1549:1728))
          (PORT IN4 (1827:2019:2215)(1890:2077:2267))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x130y96
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a863_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (602:684:768)(602:679:756))
          (PORT IN2 (1154:1282:1412)(1165:1279:1394))
          (PORT IN4 (579:668:758)(567:643:721))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x136y95
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a864_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1029:1161:1294)(1064:1191:1319))
          (PORT IN3 (408:466:526)(395:445:496))
          (PORT IN4 (1278:1401:1528)(1300:1404:1514))
          (PORT IN5 (1636:1814:1995)(1648:1795:1945))
          (PORT IN6 (1705:1896:2092)(1769:1948:2132))
          (PORT IN7 (602:688:774)(601:679:758))
          (PORT IN8 (1913:2170:2429)(1976:2233:2495))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x128y80
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a865_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2128:2362:2600)(2240:2453:2673))
          (PORT IN5 (1153:1292:1433)(1202:1331:1466))
          (PORT IN7 (1098:1249:1403)(1101:1241:1385))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x130y89
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a866_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1505:1694:1888)(1603:1789:1979))
          (PORT IN4 (1931:2161:2398)(1995:2217:2443))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x126y98
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a867_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1276:1420:1568)(1322:1450:1583))
          (PORT IN8 (1422:1625:1831)(1495:1699:1906))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x138y94
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a868_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (912:1035:1161)(939:1050:1163))
          (PORT IN2 (1579:1761:1948)(1629:1805:1985))
          (PORT IN3 (1267:1429:1594)(1277:1428:1583))
          (PORT IN4 (1374:1555:1739)(1446:1613:1785))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x135y95
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a869_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (595:679:765)(589:666:746))
          (PORT IN4 (861:972:1087)(840:931:1026))
          (PORT IN5 (1345:1504:1671)(1335:1473:1615))
          (PORT IN6 (1856:2055:2260)(1903:2099:2300))
          (PORT IN7 (1397:1601:1810)(1425:1612:1803))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x134y95
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a870_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1024:1171:1321)(1042:1174:1309))
          (PORT IN4 (1600:1801:2007)(1669:1865:2063))
          (PORT IN6 (1066:1210:1356)(1114:1246:1378))
          (PORT IN7 (1899:2105:2316)(1948:2138:2334))
          (PORT IN8 (883:1005:1128)(929:1043:1159))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x123y81
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a871_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1483:1634:1789)(1518:1653:1792))
          (PORT IN7 (1579:1752:1929)(1650:1811:1976))
          (PORT IN8 (558:642:727)(550:624:698))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_XOR////    Pos: x134y81
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a872_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1206:1331:1460)(1212:1323:1436))
          (PORT IN8 (1631:1799:1972)(1691:1855:2024))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x132y92
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a873_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (868:971:1077)(862:950:1040))
          (PORT IN6 (894:1027:1160)(921:1041:1163))
          (PORT IN8 (769:881:996)(767:867:968))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x127y75
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a874_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1721:1931:2145)(1823:2019:2219))
          (PORT IN7 (1487:1690:1896)(1547:1739:1934))
          (PORT IN8 (766:868:972)(780:881:985))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x132y75
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a875_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1608:1772:1941)(1661:1809:1962))
          (PORT IN2 (1277:1425:1578)(1329:1462:1598))
          (PORT IN3 (1526:1702:1882)(1606:1773:1943))
          (PORT IN4 (1666:1851:2043)(1767:1953:2144))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x120y76
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a876_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1295:1439:1587)(1363:1497:1634))
          (PORT IN7 (1260:1426:1596)(1306:1459:1616))
          (PORT IN8 (423:483:543)(401:453:505))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x131y89
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a877_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2196:2479:2769)(2326:2599:2879))
          (PORT IN3 (1765:1970:2180)(1831:2021:2218))
          (PORT IN4 (1607:1797:1991)(1669:1849:2032))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x124y95
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a878_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (951:1087:1226)(958:1082:1210))
          (PORT IN8 (1399:1600:1804)(1467:1669:1874))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x121y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a879_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1241:1413:1589)(1276:1446:1618))
          (PORT IN4 (686:793:900)(684:772:860))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x125y77
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a880_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1706:1899:2095)(1750:1917:2087))
          (PORT IN5 (3578:3977:4385)(3686:4063:4447))
          (PORT IN6 (565:648:733)(539:604:670))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_XOR////    Pos: x122y79
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a881_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2080:2298:2520)(2150:2352:2557))
          (PORT IN6 (1839:2058:2281)(1925:2129:2337))
          (PORT IN7 (2013:2236:2464)(2113:2326:2544))
          (PORT IN8 (2276:2514:2760)(2376:2607:2844))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x117y75
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a883_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1859:2054:2255)(1931:2116:2306))
          (PORT IN7 (1519:1692:1866)(1564:1724:1889))
          (PORT IN8 (869:986:1106)(871:979:1091))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_XOR////    Pos: x134y85
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a884_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1278:1432:1589)(1299:1447:1599))
          (PORT IN2 (568:646:726)(585:662:739))
          (PORT IN4 (549:629:711)(562:637:714))
          (PORT IN5 (1367:1543:1721)(1367:1519:1675))
          (PORT IN7 (1224:1361:1503)(1220:1339:1464))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x135y87
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a885_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (914:1033:1155)(945:1060:1178))
          (PORT IN3 (1596:1780:1967)(1653:1826:2001))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX4b////    Pos: x140y81
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a886_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (585:659:734)(579:640:703))
          (PORT IN4 (397:456:516)(367:410:455))
          (PORT IN6 (416:479:543)(405:459:515))
          (PORT IN7 (958:1079:1203)(987:1098:1211))
          (PORT IN8 (742:859:979)(736:833:931))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x140y92
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a887_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (930:1042:1158)(936:1042:1152))
          (PORT IN4 (738:846:956)(756:853:952))
          (PORT IN5 (1029:1182:1339)(1046:1192:1343))
          (PORT IN6 (732:837:943)(754:853:954))
          (PORT IN7 (1305:1461:1620)(1339:1492:1647))
          (PORT IN8 (558:638:720)(556:628:700))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_XOR////    Pos: x140y96
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a888_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (545:625:705)(549:623:697))
          (PORT IN3 (1813:2051:2296)(1890:2130:2375))
          (PORT IN4 (573:655:738)(568:642:718))
          (PORT IN5 (2419:2714:3018)(2485:2756:3031))
          (PORT IN6 (1261:1433:1608)(1300:1458:1619))
          (PORT IN7 (1031:1159:1291)(1028:1144:1262))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_ANDXOR////    Pos: x142y96
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a889_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (796:902:1009)(809:907:1009))
          (PORT IN6 (1481:1654:1832)(1533:1700:1871))
          (PORT IN7 (409:466:525)(380:424:469))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x140y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a890_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1161:1324:1491)(1149:1291:1436))
          (PORT IN4 (899:1031:1164)(929:1054:1182))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x139y86
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a891_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (6586:7346:8121)(6750:7443:8150))
          (PORT IN6 (1131:1260:1393)(1149:1280:1413))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///XOR/    Pos: x138y96
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a892_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3880:4327:4783)(3997:4411:4833))
          (PORT IN2 (854:967:1083)(824:916:1011))
          (PORT IN3 (1472:1619:1769)(1478:1605:1736))
          (PORT IN4 (532:614:697)(513:576:641))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x137y90
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a893_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (407:466:526)(390:440:491))
          (PORT IN2 (707:811:916)(733:835:938))
          (PORT IN3 (1060:1208:1357)(1060:1189:1322))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///XOR/    Pos: x140y89
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a894_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1072:1198:1329)(1101:1226:1355))
          (PORT IN2 (720:830:941)(734:835:938))
          (PORT IN4 (553:641:732)(532:604:677))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX4a////    Pos: x138y91
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a896_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1258:1420:1584)(1251:1388:1530))
          (PORT IN4 (366:424:484)(347:392:438))
          (PORT IN5 (1256:1421:1589)(1256:1392:1531))
          (PORT IN7 (1429:1625:1822)(1469:1652:1840))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x135y94
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a897_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (956:1080:1206)(1002:1123:1246))
          (PORT IN6 (908:1045:1185)(919:1041:1167))
          (PORT IN7 (545:637:731)(538:615:695))
          (PORT IN8 (1236:1391:1550)(1253:1389:1529))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ICOMP////    Pos: x140y91
  (CELL (CELLTYPE "C_ICOMP")
    (INSTANCE _a899_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (901:1023:1149)(918:1030:1145))
          (PORT IN7 (967:1080:1197)(979:1089:1202))
          (PORT IN8 (510:583:657)(516:585:654))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x139y83
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a900_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (6227:7007:7804)(6517:7247:7994))
          (PORT IN7 (1509:1665:1827)(1530:1674:1822))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x140y93
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a901_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1083:1227:1374)(1157:1295:1438))
          (PORT IN5 (5769:6406:7058)(5918:6506:7108))
          (PORT IN7 (1300:1469:1642)(1341:1507:1677))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_ICOMP////    Pos: x135y92
  (CELL (CELLTYPE "C_ICOMP")
    (INSTANCE _a902_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (918:1056:1195)(945:1077:1211))
          (PORT IN6 (965:1081:1198)(981:1095:1210))
          (PORT IN7 (385:441:498)(376:425:476))
          (PORT IN8 (1382:1578:1778)(1422:1611:1801))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x140y87
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a903_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (917:1040:1164)(925:1040:1158))
          (PORT IN4 (873:974:1077)(907:1003:1102))
          (PORT IN5 (1285:1444:1606)(1296:1432:1573))
          (PORT IN6 (385:448:512)(355:400:446))
          (PORT IN7 (955:1085:1218)(978:1101:1227))
          (PORT IN8 (556:648:742)(545:621:697))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_XOR////    Pos: x140y82
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a904_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (929:1059:1191)(948:1074:1204))
          (PORT IN6 (554:641:730)(549:622:697))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX4a////    Pos: x137y86
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a905_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (561:641:722)(576:653:731))
          (PORT IN3 (740:834:929)(734:817:902))
          (PORT IN4 (744:853:963)(733:833:937))
          (PORT IN5 (1415:1581:1749)(1496:1652:1810))
          (PORT IN8 (1818:2043:2273)(1856:2074:2295))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x142y90
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a906_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (553:633:714)(545:616:689))
          (PORT IN3 (583:668:755)(580:658:738))
          (PORT IN5 (971:1098:1229)(986:1101:1220))
          (PORT IN6 (582:655:730)(576:635:695))
          (PORT IN7 (399:457:516)(388:437:488))
          (PORT IN8 (1419:1604:1792)(1449:1620:1794))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x141y93
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a907_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1120:1256:1397)(1148:1281:1417))
          (PORT IN3 (393:452:511)(371:416:462))
          (PORT IN5 (1079:1233:1390)(1124:1271:1421))
          (PORT IN6 (924:1052:1181)(966:1093:1221))
          (PORT IN7 (581:664:748)(586:663:742))
          (PORT IN8 (1107:1261:1419)(1168:1320:1475))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_XOR////    Pos: x138y87
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a908_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1555:1754:1958)(1579:1761:1949))
          (PORT IN7 (1583:1789:2001)(1634:1835:2040))
          (PORT IN8 (1378:1588:1803)(1420:1607:1799))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x137y88
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a909_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1782:1981:2187)(1781:1951:2124))
          (PORT IN2 (1336:1534:1737)(1356:1540:1727))
          (PORT IN3 (1067:1207:1350)(1085:1216:1350))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///ANDXOR/    Pos: x133y87
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a911_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (871:1002:1136)(902:1022:1143))
          (PORT IN2 (1290:1454:1621)(1314:1476:1641))
          (PORT IN3 (744:870:998)(721:826:934))
          (PORT IN4 (1390:1561:1738)(1451:1611:1775))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX4a////    Pos: x133y84
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a912_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (749:836:926)(747:820:895))
          (PORT IN2 (1530:1691:1855)(1576:1730:1885))
          (PORT IN4 (1570:1747:1928)(1634:1803:1978))
          (PORT IN5 (1368:1511:1657)(1445:1574:1706))
          (PORT IN8 (1579:1809:2042)(1638:1845:2056))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x136y88
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a913_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (770:881:995)(776:878:981))
          (PORT IN7 (1300:1480:1664)(1323:1492:1665))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x137y85
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a914_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1064:1220:1380)(1101:1251:1403))
          (PORT IN4 (1160:1298:1439)(1173:1295:1420))
          (PORT IN5 (1212:1364:1517)(1254:1387:1524))
          (PORT IN6 (1093:1238:1386)(1102:1246:1392))
          (PORT IN8 (383:441:500)(357:403:451))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_XOR////    Pos: x137y88
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a915_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1798:2022:2252)(1862:2087:2316))
          (PORT IN6 (1303:1482:1662)(1321:1485:1654))
          (PORT IN7 (1265:1429:1597)(1306:1466:1629))
          (PORT IN8 (916:1025:1137)(937:1046:1158))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x139y95
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a916_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (6051:6757:7479)(6253:6910:7580))
          (PORT IN6 (1073:1226:1383)(1109:1252:1398))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x138y81
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a917_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (404:466:529)(372:418:465))
          (PORT IN4 (1456:1630:1809)(1499:1670:1844))
          (PORT IN6 (956:1096:1239)(979:1103:1230))
          (PORT IN7 (779:897:1017)(779:884:991))
          (PORT IN8 (1071:1208:1348)(1097:1227:1359))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x142y81
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a918_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (803:901:1001)(829:919:1010))
          (PORT IN4 (591:666:743)(570:631:694))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x138y85
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a919_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (380:436:493)(375:423:471))
          (PORT IN2 (889:987:1086)(928:1017:1108))
          (PORT IN3 (572:658:746)(552:615:680))
          (PORT IN4 (1412:1610:1811)(1472:1661:1855))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x137y83
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a920_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (953:1076:1203)(949:1063:1180))
          (PORT IN4 (1709:1897:2087)(1748:1922:2098))
          (PORT IN5 (765:877:992)(788:897:1008))
          (PORT IN6 (631:705:780)(634:698:765))
          (PORT IN7 (964:1088:1215)(996:1110:1227))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x137y94
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a921_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (576:660:746)(581:661:743))
          (PORT IN4 (1141:1280:1422)(1203:1331:1463))
          (PORT IN5 (931:1053:1179)(971:1085:1202))
          (PORT IN7 (399:457:516)(369:413:458))
          (PORT IN8 (366:423:482)(344:388:433))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x138y89
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a922_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1163:1338:1517)(1171:1329:1489))
          (PORT IN4 (748:856:966)(760:849:940))
          (PORT IN5 (1176:1349:1525)(1196:1356:1519))
          (PORT IN6 (1050:1192:1336)(1030:1149:1269))
          (PORT IN8 (365:425:485)(342:386:430))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x136y90
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a923_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1408:1549:1695)(1419:1539:1662))
          (PORT IN4 (805:905:1007)(825:920:1016))
          (PORT IN5 (1810:2018:2233)(1824:2033:2244))
          (PORT IN6 (1277:1421:1568)(1275:1405:1539))
          (PORT IN8 (1250:1398:1549)(1253:1391:1535))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_XOR////    Pos: x138y92
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a924_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1266:1445:1628)(1299:1467:1639))
          (PORT IN6 (591:672:754)(610:688:767))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x130y81
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a925_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1407:1579:1754)(1454:1605:1760))
          (PORT IN7 (1690:1884:2079)(1714:1892:2072))
          (PORT IN8 (560:638:717)(556:626:698))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_XOR////    Pos: x131y85
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a926_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1104:1236:1370)(1137:1269:1404))
          (PORT IN2 (569:644:722)(554:617:681))
          (PORT IN3 (2371:2664:2964)(2454:2729:3010))
          (PORT IN5 (1094:1245:1401)(1119:1258:1402))
          (PORT IN6 (1042:1180:1321)(1038:1164:1293))
          (PORT IN7 (1541:1715:1892)(1571:1730:1890))
          (PORT IN8 (1751:1983:2220)(1819:2052:2292))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x138y85
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a928_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (565:645:727)(582:657:733))
          (PORT IN6 (1065:1185:1307)(1124:1239:1357))
          (PORT IN7 (1617:1821:2027)(1688:1897:2110))
          (PORT IN8 (1275:1440:1608)(1359:1520:1686))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x136y81
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a929_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1140:1276:1415)(1160:1298:1439))
          (PORT IN2 (950:1076:1205)(996:1119:1245))
          (PORT IN3 (606:683:761)(607:672:737))
          (PORT IN5 (1299:1439:1582)(1351:1479:1609))
          (PORT IN8 (1424:1592:1765)(1493:1655:1821))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x137y81
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a930_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (590:673:757)(581:657:735))
          (PORT IN2 (613:702:792)(604:679:757))
          (PORT IN3 (945:1073:1203)(939:1050:1162))
          (PORT IN5 (794:881:971)(778:859:941))
          (PORT IN8 (1445:1633:1824)(1439:1599:1763))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x135y86
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a931_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1061:1197:1338)(1056:1183:1312))
          (PORT IN6 (1316:1471:1631)(1364:1522:1685))
          (PORT IN7 (1430:1632:1838)(1465:1658:1858))
          (PORT IN8 (1741:1975:2213)(1791:2017:2251))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x138y84
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a932_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1423:1609:1800)(1431:1597:1767))
          (PORT IN2 (375:434:493)(346:391:437))
          (PORT IN4 (1156:1283:1411)(1162:1267:1377))
          (PORT IN6 (1645:1838:2034)(1695:1873:2055))
          (PORT IN7 (1408:1596:1788)(1469:1653:1843))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x135y81
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a933_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (631:709:788)(608:670:735))
          (PORT IN4 (1241:1387:1536)(1288:1425:1565))
          (PORT IN5 (783:899:1016)(790:889:990))
          (PORT IN6 (1494:1678:1864)(1534:1705:1881))
          (PORT IN7 (824:930:1038)(842:939:1037))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2a////    Pos: x130y82
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a934_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1100:1247:1398)(1135:1287:1442))
          (PORT IN2 (922:1052:1185)(964:1086:1210))
          (PORT IN6 (2170:2397:2631)(2241:2449:2665))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_XOR////    Pos: x134y83
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a935_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1140:1282:1427)(1211:1354:1500))
          (PORT IN7 (891:1030:1172)(894:1011:1129))
          (PORT IN8 (1244:1413:1585)(1276:1442:1612))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x134y91
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a936_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (995:1132:1272)(975:1087:1203))
          (PORT IN8 (1403:1571:1743)(1471:1637:1805))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x131y86
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a937_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (687:792:899)(681:777:874))
          (PORT IN3 (754:845:938)(750:827:905))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x138y86
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a938_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (750:862:975)(749:846:945))
          (PORT IN3 (578:655:734)(580:645:710))
          (PORT IN4 (916:1051:1187)(937:1057:1180))
          (PORT IN5 (1040:1174:1311)(1040:1166:1295))
          (PORT IN6 (1051:1181:1315)(1049:1166:1285))
          (PORT IN7 (1310:1462:1618)(1326:1466:1608))
          (PORT IN8 (1292:1449:1611)(1355:1516:1681))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x136y84
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a939_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (382:441:501)(377:432:488))
          (PORT IN2 (1023:1169:1317)(1032:1165:1301))
          (PORT IN3 (562:643:726)(550:623:697))
          (PORT IN4 (546:629:714)(542:613:687))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2a////    Pos: x135y79
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a940_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1226:1360:1497)(1243:1361:1484))
          (PORT IN4 (551:634:720)(543:614:687))
          (PORT IN6 (1808:2017:2228)(1884:2077:2275))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_XOR////    Pos: x135y83
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a941_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1420:1605:1792)(1453:1626:1804))
          (PORT IN6 (1561:1715:1872)(1585:1729:1875))
          (PORT IN8 (1087:1242:1399)(1115:1262:1411))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x133y92
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a942_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (558:649:741)(542:611:682))
          (PORT IN2 (716:828:944)(702:792:884))
          (PORT IN3 (1778:1968:2166)(1812:1990:2173))
          (PORT IN4 (1025:1155:1288)(1029:1141:1254))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x133y91
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a943_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1033:1169:1307)(1062:1191:1322))
          (PORT IN3 (1212:1370:1531)(1213:1352:1492))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///XOR/    Pos: x133y86
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a944_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1404:1600:1798)(1422:1601:1781))
          (PORT IN2 (1256:1412:1573)(1326:1479:1636))
          (PORT IN3 (1519:1725:1935)(1554:1742:1937))
          (PORT IN4 (1022:1144:1268)(1022:1121:1224))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x140y85
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a945_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (746:850:956)(762:856:951))
          (PORT IN4 (970:1096:1224)(1007:1124:1241))
          (PORT IN6 (1485:1672:1862)(1543:1722:1903))
          (PORT IN7 (553:632:714)(540:610:683))
          (PORT IN8 (1527:1721:1922)(1536:1711:1890))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x139y92
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a946_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1403:1594:1789)(1423:1602:1785))
          (PORT IN3 (1283:1446:1610)(1302:1449:1597))
          (PORT IN4 (903:1023:1146)(954:1065:1180))
          (PORT IN5 (852:964:1079)(845:941:1038))
          (PORT IN8 (374:436:500)(345:394:444))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x138y79
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a947_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1801:1996:2195)(1907:2102:2302))
          (PORT IN5 (1078:1231:1386)(1107:1242:1381))
          (PORT IN6 (862:976:1094)(853:951:1051))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_///XOR/    Pos: x136y73
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a948_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1423:1610:1799)(1457:1628:1805))
          (PORT IN4 (1385:1553:1725)(1441:1601:1764))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x134y77
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a949_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1031:1169:1311)(1015:1125:1240))
          (PORT IN2 (1376:1532:1691)(1430:1580:1734))
          (PORT IN3 (930:1067:1208)(944:1070:1200))
          (PORT IN4 (1431:1591:1756)(1445:1593:1745))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x125y68
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a951_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2207:2432:2659)(2291:2486:2686))
          (PORT IN7 (2282:2544:2814)(2361:2602:2849))
          (PORT IN8 (725:835:947)(734:837:942))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x136y68
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a952_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1357:1503:1654)(1387:1523:1662))
          (PORT IN4 (1349:1527:1708)(1411:1573:1740))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x140y76
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a953_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1355:1503:1656)(1382:1515:1651))
          (PORT IN7 (1223:1363:1507)(1276:1404:1533))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x132y67
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a954_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2266:2513:2762)(2378:2610:2846))
          (PORT IN7 (1552:1742:1935)(1619:1798:1984))
          (PORT IN8 (912:1040:1170)(938:1057:1178))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_XOR////    Pos: x134y87
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a955_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1101:1268:1437)(1125:1276:1428))
          (PORT IN4 (913:1055:1200)(920:1049:1180))
          (PORT IN5 (1179:1333:1490)(1188:1323:1460))
          (PORT IN6 (1239:1387:1538)(1252:1388:1527))
          (PORT IN7 (1277:1449:1624)(1336:1504:1678))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x128y81
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a956_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1195:1340:1488)(1236:1367:1500))
          (PORT IN7 (1247:1405:1565)(1270:1413:1560))
          (PORT IN8 (1366:1548:1734)(1434:1606:1781))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x136y69
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a957_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1303:1440:1578)(1373:1499:1629))
          (PORT IN3 (1987:2220:2457)(2021:2227:2438))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x123y67
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a958_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1964:2178:2397)(2086:2294:2506))
          (PORT IN7 (1543:1731:1922)(1601:1779:1963))
          (PORT IN8 (732:833:935)(743:834:927))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_XOR////    Pos: x78y91
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a959_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1263:1421:1583)(1331:1476:1625))
          (PORT IN3 (1224:1367:1514)(1283:1416:1552))
          (PORT IN4 (921:1062:1205)(941:1062:1186))
          (PORT IN5 (1427:1573:1723)(1462:1596:1732))
          (PORT IN6 (768:857:949)(782:857:932))
          (PORT IN8 (1189:1332:1479)(1253:1386:1522))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ANDXOR////    Pos: x67y95
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a961_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (942:1083:1227)(958:1087:1221))
          (PORT IN6 (1249:1427:1610)(1281:1437:1598))
          (PORT IN7 (1462:1661:1867)(1511:1698:1890))
          (PORT IN8 (1090:1248:1409)(1127:1268:1412))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x65y97
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a962_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1049:1196:1344)(1056:1195:1336))
          (PORT IN4 (1200:1376:1555)(1237:1403:1573))
          (PORT IN5 (1464:1656:1852)(1523:1710:1899))
          (PORT IN6 (1057:1188:1324)(1069:1194:1321))
          (PORT IN7 (603:690:779)(607:689:773))
          (PORT IN8 (582:667:752)(564:636:708))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x75y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a963_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (548:638:728)(515:584:653))
          (PORT IN2 (758:855:955)(775:863:952))
          (PORT IN3 (1310:1479:1651)(1373:1536:1702))
          (PORT IN4 (1572:1767:1966)(1604:1788:1974))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x73y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a964_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (702:817:934)(686:787:889))
          (PORT IN8 (1249:1423:1600)(1282:1444:1612))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x73y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a965_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (776:874:975)(769:850:932))
          (PORT IN2 (1261:1434:1610)(1277:1437:1601))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_///XOR/    Pos: x76y97
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a966_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (725:821:920)(728:817:909))
          (PORT IN3 (639:715:793)(640:705:771))
          (PORT IN4 (1084:1233:1386)(1106:1247:1392))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x70y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a967_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (933:1056:1180)(932:1048:1167))
          (PORT IN6 (951:1065:1181)(964:1066:1169))
          (PORT IN7 (1459:1641:1828)(1485:1647:1813))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x80y101
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a968_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (370:427:484)(348:391:435))
          (PORT IN4 (548:636:724)(532:605:681))
          (PORT IN5 (372:428:484)(348:391:435))
          (PORT IN7 (1245:1401:1562)(1271:1421:1573))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x74y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a969_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1397:1599:1803)(1419:1604:1792))
          (PORT IN6 (690:798:909)(678:771:866))
          (PORT IN7 (1263:1411:1561)(1288:1424:1563))
          (PORT IN8 (1235:1363:1494)(1252:1366:1484))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ANDXOR////    Pos: x67y99
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a970_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1192:1326:1463)(1202:1328:1458))
          (PORT IN2 (1262:1412:1567)(1255:1380:1508))
          (PORT IN3 (1134:1305:1481)(1137:1286:1438))
          (PORT IN4 (1202:1339:1481)(1213:1341:1474))
          (PORT IN6 (802:906:1012)(816:913:1012))
          (PORT IN7 (907:1029:1153)(888:996:1107))
          (PORT IN8 (893:998:1106)(913:1009:1109))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ANDXOR////    Pos: x73y100
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a973_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1069:1202:1336)(1095:1221:1351))
          (PORT IN6 (1248:1400:1557)(1274:1413:1555))
          (PORT IN8 (1238:1365:1494)(1256:1368:1483))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x71y98
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a974_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1322:1494:1671)(1362:1528:1696))
          (PORT IN7 (1633:1811:1992)(1682:1849:2020))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x70y102
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a975_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1419:1582:1750)(1426:1574:1725))
          (PORT IN2 (1053:1198:1347)(1084:1213:1344))
          (PORT IN3 (1555:1744:1936)(1629:1804:1984))
          (PORT IN4 (1336:1494:1653)(1377:1521:1668))
          (PORT IN5 (993:1127:1263)(1026:1155:1287))
          (PORT IN6 (897:1032:1168)(890:1004:1119))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x80y100
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a977_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (995:1112:1231)(1003:1114:1226))
          (PORT IN3 (1039:1176:1315)(1042:1164:1289))
          (PORT IN5 (408:465:523)(385:434:483))
          (PORT IN6 (571:651:733)(553:624:696))
          (PORT IN7 (1429:1607:1788)(1452:1625:1802))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_///AND/    Pos: x73y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a978_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (861:980:1103)(901:1014:1127))
          (PORT IN4 (1280:1452:1626)(1332:1496:1663))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_ICOMP////    Pos: x77y100
  (CELL (CELLTYPE "C_ICOMP")
    (INSTANCE _a979_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (812:922:1036)(791:882:976))
          (PORT IN7 (573:652:732)(559:625:694))
          (PORT IN8 (1305:1467:1632)(1359:1525:1694))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x76y102
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a980_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (380:435:491)(360:403:446))
          (PORT IN5 (908:1048:1192)(921:1051:1183))
          (PORT IN6 (906:1039:1176)(921:1043:1169))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x65y98
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a981_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (541:629:719)(525:596:669))
          (PORT IN3 (380:438:496)(375:424:475))
          (PORT IN5 (936:1056:1179)(951:1066:1182))
          (PORT IN6 (959:1085:1214)(959:1083:1209))
          (PORT IN7 (562:647:732)(545:613:683))
          (PORT IN8 (741:848:957)(743:844:945))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x66y96
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a982_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (586:668:751)(584:663:742))
          (PORT IN3 (983:1123:1266)(981:1100:1222))
          (PORT IN4 (1116:1242:1370)(1135:1254:1376))
          (PORT IN5 (1094:1244:1397)(1136:1273:1414))
          (PORT IN7 (1601:1789:1982)(1640:1813:1989))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x65y99
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a983_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (583:654:727)(561:621:682))
          (PORT IN3 (392:448:505)(387:437:489))
          (PORT IN5 (715:822:931)(723:819:918))
          (PORT IN6 (610:691:773)(617:695:775))
          (PORT IN7 (809:906:1005)(807:901:996))
          (PORT IN8 (1266:1418:1575)(1309:1455:1601))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x64y99
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a984_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (566:649:734)(547:617:688))
          (PORT IN3 (722:831:942)(736:833:931))
          (PORT IN5 (723:831:942)(714:809:904))
          (PORT IN6 (565:646:729)(549:619:690))
          (PORT IN7 (626:710:795)(622:700:779))
          (PORT IN8 (1096:1253:1413)(1128:1279:1435))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x77y98
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a985_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (870:970:1073)(879:960:1042))
          (PORT IN4 (1251:1399:1551)(1266:1405:1544))
          (PORT IN5 (558:630:704)(547:609:671))
          (PORT IN6 (1074:1220:1370)(1114:1243:1377))
          (PORT IN7 (1589:1765:1947)(1650:1812:1976))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x68y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a986_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1138:1272:1409)(1165:1296:1430))
          (PORT IN2 (922:1049:1178)(929:1044:1161))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_MX4a////    Pos: x78y98
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a987_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1045:1176:1309)(1064:1195:1327))
          (PORT IN3 (398:460:523)(384:436:488))
          (PORT IN4 (922:1047:1173)(946:1060:1176))
          (PORT IN6 (1502:1681:1864)(1550:1721:1894))
          (PORT IN7 (1131:1261:1393)(1145:1260:1376))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x67y98
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a988_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1126:1267:1409)(1147:1272:1402))
          (PORT IN8 (874:993:1113)(877:986:1097))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x76y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a989_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1059:1199:1343)(1070:1194:1321))
          (PORT IN2 (1412:1582:1757)(1435:1598:1765))
          (PORT IN3 (387:443:501)(379:427:476))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x70y95
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a990_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1122:1257:1396)(1140:1270:1402))
          (PORT IN7 (1814:2032:2254)(1849:2060:2277))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x65y93
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a991_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (786:884:983)(813:906:1000))
          (PORT IN4 (1267:1439:1616)(1302:1470:1640))
          (PORT IN6 (1374:1552:1732)(1400:1558:1721))
          (PORT IN7 (1141:1286:1434)(1199:1337:1478))
          (PORT IN8 (1086:1233:1383)(1129:1270:1412))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x68y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a992_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (977:1089:1203)(989:1095:1204))
          (PORT IN2 (975:1085:1197)(979:1083:1191))
          (PORT IN3 (698:775:853)(707:771:836))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x78y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a993_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (734:840:946)(738:835:934))
          (PORT IN8 (1842:2056:2275)(1887:2090:2298))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x76y99
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a994_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1172:1324:1480)(1228:1362:1497))
          (PORT IN4 (1058:1197:1341)(1070:1202:1336))
          (PORT IN5 (545:624:705)(538:608:679))
          (PORT IN6 (748:852:959)(776:877:981))
          (PORT IN8 (387:441:496)(376:422:470))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x73y97
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a995_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1916:2131:2353)(1963:2162:2368))
          (PORT IN3 (1700:1890:2085)(1716:1885:2057))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///XOR/    Pos: x71y96
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a996_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1403:1564:1729)(1425:1565:1709))
          (PORT IN2 (950:1063:1178)(963:1062:1166))
          (PORT IN3 (1027:1161:1296)(1026:1142:1261))
          (PORT IN4 (1798:1991:2189)(1889:2077:2270))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x75y97
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a997_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1358:1528:1701)(1391:1540:1691))
          (PORT IN3 (1110:1252:1396)(1144:1271:1402))
          (PORT IN5 (572:659:749)(558:634:711))
          (PORT IN6 (752:855:960)(764:859:955))
          (PORT IN7 (1484:1661:1842)(1512:1684:1857))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x68y95
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a998_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1096:1240:1389)(1145:1283:1425))
          (PORT IN3 (1166:1330:1496)(1160:1299:1441))
          (PORT IN6 (1239:1419:1603)(1273:1430:1592))
          (PORT IN7 (1563:1737:1914)(1605:1769:1937))
          (PORT IN8 (721:826:933)(725:816:909))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x79y98
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a999_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1015:1148:1283)(1003:1121:1241))
          (PORT IN3 (1623:1837:2055)(1639:1835:2035))
          (PORT IN5 (1527:1740:1957)(1592:1789:1988))
          (PORT IN6 (1531:1725:1921)(1618:1801:1988))
          (PORT IN7 (973:1074:1176)(980:1073:1169))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x79y101
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1000_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1210:1354:1502)(1267:1396:1528))
          (PORT IN3 (1187:1326:1468)(1234:1358:1485))
          (PORT IN5 (908:1027:1147)(921:1035:1150))
          (PORT IN6 (1397:1556:1720)(1424:1574:1729))
          (PORT IN7 (1265:1424:1586)(1310:1465:1622))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x75y98
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1001_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (735:834:935)(743:836:929))
          (PORT IN3 (368:428:488)(348:394:442))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x98y85
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1002_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (913:1031:1151)(955:1069:1185))
          (PORT IN7 (1902:2147:2398)(1951:2174:2402))
          (PORT IN8 (2175:2435:2703)(2285:2521:2765))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_XOR////    Pos: x80y95
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1003_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1118:1251:1390)(1146:1277:1409))
          (PORT IN3 (1575:1775:1979)(1665:1858:2054))
          (PORT IN4 (1048:1176:1305)(1060:1171:1286))
          (PORT IN5 (1112:1266:1423)(1125:1262:1403))
          (PORT IN6 (1204:1360:1519)(1211:1354:1500))
          (PORT IN7 (724:802:883)(719:788:858))
          (PORT IN8 (1580:1788:1999)(1610:1799:1994))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x72y95
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1005_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (619:696:773)(609:675:742))
          (PORT IN6 (1266:1443:1622)(1297:1456:1616))
          (PORT IN7 (961:1080:1202)(986:1101:1217))
          (PORT IN8 (892:1027:1165)(885:1007:1130))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x70y97
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1006_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1238:1407:1579)(1296:1454:1615))
          (PORT IN2 (1475:1653:1835)(1545:1718:1897))
          (PORT IN3 (1382:1529:1678)(1414:1550:1691))
          (PORT IN6 (735:840:946)(743:837:933))
          (PORT IN8 (1446:1639:1834)(1523:1712:1905))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x69y98
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1007_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (569:644:721)(558:619:681))
          (PORT IN4 (732:844:957)(725:825:927))
          (PORT IN5 (541:628:715)(508:576:647))
          (PORT IN7 (367:425:485)(346:391:437))
          (PORT IN8 (725:829:936)(723:819:916))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x70y96
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1008_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (950:1085:1223)(964:1090:1218))
          (PORT IN2 (1465:1653:1844)(1532:1715:1901))
          (PORT IN3 (396:455:514)(363:408:454))
          (PORT IN4 (1113:1252:1395)(1141:1281:1423))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX4a////    Pos: x67y94
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1009_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1588:1810:2038)(1635:1850:2071))
          (PORT IN2 (1825:2043:2264)(1902:2114:2331))
          (PORT IN4 (1427:1591:1758)(1483:1628:1777))
          (PORT IN6 (1037:1171:1308)(1063:1190:1321))
          (PORT IN7 (1745:1944:2147)(1801:1992:2188))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x66y94
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1010_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (608:682:756)(621:687:753))
          (PORT IN3 (1090:1231:1375)(1074:1196:1321))
          (PORT IN5 (1776:2003:2235)(1840:2066:2298))
          (PORT IN6 (1550:1750:1953)(1598:1782:1971))
          (PORT IN7 (1515:1683:1855)(1560:1715:1877))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x98y89
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1011_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1272:1399:1528)(1290:1403:1519))
          (PORT IN7 (2208:2461:2717)(2306:2544:2787))
          (PORT IN8 (810:911:1012)(822:914:1009))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_XOR////    Pos: x97y83
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1012_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2580:2861:3148)(2699:2957:3222))
          (PORT IN7 (1877:2091:2310)(1923:2109:2300))
          (PORT IN8 (1440:1600:1764)(1518:1675:1834))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x68y91
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1013_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (392:446:501)(380:428:476))
          (PORT IN3 (1598:1796:1999)(1623:1814:2008))
          (PORT IN4 (1070:1195:1324)(1095:1216:1340))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x70y86
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1014_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1445:1627:1813)(1465:1623:1782))
          (PORT IN2 (1110:1249:1390)(1141:1269:1402))
          (PORT IN3 (749:826:905)(774:843:915))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x67y91
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1015_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1244:1415:1587)(1264:1419:1578))
          (PORT IN8 (762:861:961)(792:884:979))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x72y92
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1016_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1444:1615:1789)(1452:1606:1761))
          (PORT IN3 (1227:1381:1537)(1225:1353:1485))
          (PORT IN4 (1293:1475:1660)(1342:1510:1683))
          (PORT IN5 (1206:1375:1550)(1246:1413:1585))
          (PORT IN6 (1677:1869:2069)(1702:1877:2054))
          (PORT IN7 (1608:1821:2041)(1639:1843:2054))
          (PORT IN8 (1151:1292:1434)(1198:1328:1461))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x106y78
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1018_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1122:1258:1396)(1170:1295:1424))
          (PORT IN5 (1691:1890:2096)(1752:1937:2125))
          (PORT IN6 (1426:1579:1733)(1442:1579:1719))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_///XOR/    Pos: x100y92
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1019_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1855:2106:2363)(1975:2212:2451))
          (PORT IN3 (1641:1803:1969)(1705:1855:2009))
          (PORT IN4 (1441:1597:1756)(1487:1625:1764))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x70y93
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1020_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (920:1051:1185)(937:1062:1191))
          (PORT IN6 (572:654:738)(584:661:741))
          (PORT IN7 (756:863:972)(778:877:978))
          (PORT IN8 (744:844:946)(774:873:975))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x67y93
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1021_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1282:1455:1631)(1341:1508:1679))
          (PORT IN6 (1082:1231:1380)(1087:1220:1355))
          (PORT IN7 (762:869:977)(780:885:992))
          (PORT IN8 (1407:1605:1808)(1450:1636:1828))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x71y97
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1022_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (625:698:772)(613:675:739))
          (PORT IN3 (954:1076:1200)(969:1084:1202))
          (PORT IN6 (616:691:767)(601:662:725))
          (PORT IN7 (936:1062:1192)(950:1065:1183))
          (PORT IN8 (1249:1411:1576)(1249:1394:1540))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x74y98
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1023_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (911:1040:1169)(930:1047:1166))
          (PORT IN3 (1124:1262:1404)(1133:1262:1394))
          (PORT IN4 (761:872:987)(780:889:1001))
          (PORT IN5 (1202:1363:1526)(1278:1431:1585))
          (PORT IN7 (1042:1172:1304)(1046:1162:1280))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x107y84
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1024_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (957:1082:1211)(992:1114:1238))
          (PORT IN7 (734:836:941)(753:852:952))
          (PORT IN8 (1676:1929:2187)(1710:1937:2167))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_XOR////    Pos: x105y76
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1025_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2343:2566:2792)(2431:2624:2821))
          (PORT IN8 (2765:3067:3376)(2960:3249:3545))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x67y88
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1026_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1159:1297:1438)(1192:1329:1469))
          (PORT IN2 (579:668:759)(557:625:693))
          (PORT IN3 (1214:1388:1565)(1181:1320:1463))
          (PORT IN4 (1311:1461:1614)(1361:1503:1649))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x110y72
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1028_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1842:2021:2205)(1913:2080:2251))
          (PORT IN5 (1460:1636:1817)(1524:1703:1886))
          (PORT IN6 (1095:1249:1405)(1138:1278:1419))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_XOR////    Pos: x98y74
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1029_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1946:2128:2315)(2040:2195:2355))
          (PORT IN8 (2030:2252:2476)(2112:2324:2538))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x71y88
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1030_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1217:1379:1545)(1200:1338:1482))
          (PORT IN6 (1414:1564:1719)(1454:1589:1729))
          (PORT IN8 (1670:1870:2076)(1730:1921:2115))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x108y71
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1031_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1659:1815:1975)(1705:1845:1989))
          (PORT IN7 (1781:1985:2195)(1827:2026:2227))
          (PORT IN8 (1867:2050:2240)(1941:2119:2303))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_XOR////    Pos: x79y89
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1032_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1405:1557:1711)(1404:1529:1661))
          (PORT IN6 (920:1047:1174)(949:1063:1177))
          (PORT IN7 (2084:2349:2622)(2175:2429:2689))
          (PORT IN8 (425:482:540)(405:455:506))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x108y84
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1033_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (948:1069:1192)(985:1104:1228))
          (PORT IN5 (1816:2009:2206)(1862:2034:2211))
          (PORT IN6 (2003:2230:2463)(2040:2250:2466))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_///XOR/    Pos: x98y73
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1034_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2200:2430:2663)(2316:2524:2737))
          (PORT IN2 (1936:2136:2341)(2050:2245:2445))
          (PORT IN3 (2665:2920:3183)(2757:2985:3218))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x70y89
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1035_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1127:1264:1405)(1161:1283:1410))
          (PORT IN8 (1331:1476:1626)(1368:1505:1645))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x104y81
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1036_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1504:1679:1856)(1595:1758:1927))
          (PORT IN4 (1098:1236:1377)(1135:1273:1415))
          (PORT IN6 (970:1099:1230)(1003:1129:1258))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x131y77
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1037_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1437:1601:1770)(1480:1631:1784))
          (PORT IN7 (1022:1139:1258)(1041:1154:1267))
          (PORT IN8 (1502:1680:1864)(1552:1721:1897))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x131y83
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1038_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1418:1594:1777)(1500:1671:1846))
          (PORT IN2 (1281:1463:1650)(1294:1462:1632))
          (PORT IN6 (1556:1748:1943)(1574:1755:1940))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x134y80
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1039_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1237:1369:1503)(1257:1368:1480))
          (PORT IN5 (581:671:763)(573:651:730))
          (PORT IN6 (777:863:952)(755:833:911))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x127y80
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1040_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1239:1389:1542)(1286:1427:1569))
          (PORT IN4 (1458:1641:1826)(1491:1666:1844))
          (PORT IN6 (1525:1711:1901)(1583:1762:1945))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x134y76
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1041_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1278:1423:1571)(1324:1461:1601))
          (PORT IN7 (1216:1346:1479)(1226:1341:1461))
          (PORT IN8 (1712:1959:2211)(1815:2049:2288))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x124y71
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1042_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1341:1523:1709)(1397:1556:1719))
          (PORT IN7 (1493:1701:1913)(1551:1748:1949))
          (PORT IN8 (1517:1718:1923)(1524:1704:1889))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x127y77
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1043_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1005:1126:1249)(1023:1134:1248))
          (PORT IN5 (4555:5048:5554)(4665:5125:5596))
          (PORT IN6 (771:863:957)(771:848:927))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x121y76
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1044_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1171:1343:1516)(1191:1346:1506))
          (PORT IN7 (941:1051:1163)(946:1046:1149))
          (PORT IN8 (1224:1382:1542)(1267:1419:1576))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x133y81
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1045_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1457:1651:1851)(1491:1673:1859))
          (PORT IN4 (588:670:754)(595:675:755))
          (PORT IN6 (1474:1645:1821)(1570:1740:1913))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x139y80
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1046_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1461:1604:1752)(1484:1609:1736))
          (PORT IN5 (1965:2213:2464)(2070:2314:2563))
          (PORT IN6 (1082:1216:1351)(1094:1217:1342))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x138y78
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1047_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1411:1562:1716)(1439:1579:1724))
          (PORT IN4 (895:1025:1158)(900:1019:1141))
          (PORT IN6 (2011:2227:2450)(2087:2293:2503))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x137y76
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1048_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1426:1602:1781)(1467:1627:1790))
          (PORT IN5 (1055:1172:1293)(1113:1227:1343))
          (PORT IN6 (880:1009:1142)(887:1011:1137))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x133y70
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1049_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1407:1541:1679)(1484:1606:1732))
          (PORT IN7 (1277:1437:1599)(1300:1455:1614))
          (PORT IN8 (1030:1141:1254)(1044:1147:1252))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x134y69
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1050_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1742:1925:2113)(1830:2002:2178))
          (PORT IN7 (1193:1334:1477)(1234:1359:1489))
          (PORT IN8 (909:1035:1163)(942:1059:1178))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x140y80
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1051_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1464:1609:1759)(1488:1613:1740))
          (PORT IN7 (1745:1948:2158)(1817:2014:2217))
          (PORT IN8 (1245:1399:1557)(1316:1464:1615))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x129y67
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1052_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (942:1069:1200)(954:1076:1201))
          (PORT IN4 (1392:1576:1762)(1414:1576:1744))
          (PORT IN6 (2390:2663:2944)(2499:2758:3022))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x101y84
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1053_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (908:1015:1125)(912:1008:1106))
          (PORT IN7 (1871:2090:2314)(1895:2084:2278))
          (PORT IN8 (1448:1647:1852)(1488:1660:1836))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x100y90
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1054_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1572:1742:1915)(1599:1742:1889))
          (PORT IN4 (1069:1229:1391)(1102:1260:1423))
          (PORT IN6 (904:1044:1186)(922:1050:1178))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x109y81
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1055_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1454:1627:1802)(1475:1625:1775))
          (PORT IN5 (1398:1578:1761)(1444:1599:1758))
          (PORT IN6 (1196:1326:1458)(1197:1304:1415))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x106y86
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1056_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1324:1479:1639)(1361:1508:1660))
          (PORT IN7 (570:653:738)(586:665:745))
          (PORT IN8 (1356:1543:1733)(1414:1584:1757))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x109y72
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1057_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1836:2015:2198)(1907:2073:2244))
          (PORT IN5 (741:840:941)(756:846:938))
          (PORT IN6 (1261:1446:1634)(1322:1492:1664))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x103y70
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1058_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1240:1383:1529)(1289:1420:1554))
          (PORT IN7 (1316:1472:1631)(1356:1504:1655))
          (PORT IN8 (1016:1150:1289)(990:1096:1205))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x101y86
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1059_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2055:2296:2544)(2139:2374:2615))
          (PORT IN2 (1554:1741:1930)(1602:1778:1959))
          (PORT IN6 (1017:1161:1306)(1019:1149:1284))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x101y79
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1060_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1105:1231:1358)(1123:1235:1348))
          (PORT IN7 (1290:1452:1617)(1374:1532:1695))
          (PORT IN8 (589:669:750)(575:644:715))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x128y78
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1061_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (374:433:493)(342:389:437))
          (PORT IN4 (1465:1653:1845)(1493:1665:1839))
          (PORT IN6 (1591:1783:1978)(1660:1839:2024))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x129y84
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1062_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2252:2510:2772)(2333:2564:2800))
          (PORT IN5 (1874:2093:2317)(1988:2199:2413))
          (PORT IN6 (732:823:916)(732:816:902))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x129y80
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1063_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1694:1903:2116)(1750:1948:2153))
          (PORT IN5 (1160:1299:1441)(1211:1339:1473))
          (PORT IN7 (573:655:739)(580:659:740))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x124y82
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1064_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2104:2366:2633)(2237:2498:2765))
          (PORT IN7 (1747:1943:2143)(1832:2020:2212))
          (PORT IN8 (377:436:496)(350:396:442))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x132y76
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1065_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2076:2315:2558)(2172:2395:2624))
          (PORT IN7 (1150:1279:1411)(1172:1288:1407))
          (PORT IN8 (846:946:1050)(878:973:1068))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x119y74
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1066_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1521:1681:1845)(1540:1675:1815))
          (PORT IN4 (1198:1365:1535)(1238:1399:1566))
          (PORT IN6 (1859:2072:2288)(1898:2087:2281))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x124y78
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1067_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1518:1697:1880)(1582:1750:1924))
          (PORT IN5 (2270:2551:2839)(2310:2563:2823))
          (PORT IN6 (757:855:955)(767:857:950))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x114y73
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1068_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1382:1576:1774)(1427:1595:1766))
          (PORT IN4 (2085:2279:2476)(2151:2320:2494))
          (PORT IN6 (401:464:527)(369:414:460))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x129y83
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1069_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1707:1903:2103)(1756:1932:2112))
          (PORT IN7 (2610:2931:3260)(2704:3010:3320))
          (PORT IN8 (573:645:717)(568:629:691))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x129y82
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1070_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1013:1134:1258)(1041:1144:1249))
          (PORT IN5 (1672:1872:2076)(1707:1901:2100))
          (PORT IN6 (1516:1709:1903)(1562:1741:1924))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x131y79
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1071_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1644:1823:2004)(1698:1856:2015))
          (PORT IN7 (1140:1283:1429)(1157:1299:1445))
          (PORT IN8 (1073:1205:1341)(1086:1211:1338))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x134y79
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1072_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1775:1964:2154)(1842:2010:2180))
          (PORT IN5 (751:860:970)(754:852:951))
          (PORT IN6 (721:826:935)(722:821:920))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x127y72
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1073_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (954:1076:1201)(970:1078:1186))
          (PORT IN4 (573:648:724)(566:629:693))
          (PORT IN6 (2006:2238:2474)(2125:2346:2570))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x127y67
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1074_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1890:2099:2313)(2003:2198:2396))
          (PORT IN7 (779:875:974)(773:860:948))
          (PORT IN8 (1129:1272:1418)(1161:1294:1430))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x125y82
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1075_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1401:1592:1788)(1406:1572:1742))
          (PORT IN4 (1425:1582:1743)(1465:1606:1750))
          (PORT IN6 (1410:1530:1653)(1451:1560:1673))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x118y66
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1076_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1802:1999:2201)(1912:2100:2289))
          (PORT IN7 (1660:1855:2053)(1708:1887:2067))
          (PORT IN8 (1410:1621:1833)(1428:1616:1808))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x100y86
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1077_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1759:1967:2180)(1848:2045:2246))
          (PORT IN7 (1756:1996:2240)(1789:2001:2216))
          (PORT IN8 (1615:1803:1999)(1695:1867:2045))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x106y89
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1078_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1731:1927:2126)(1847:2032:2222))
          (PORT IN7 (2546:2793:3044)(2659:2887:3121))
          (PORT IN8 (1133:1263:1395)(1146:1263:1385))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x113y80
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1079_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1461:1633:1810)(1539:1711:1885))
          (PORT IN5 (1460:1634:1811)(1523:1681:1841))
          (PORT IN6 (1213:1362:1513)(1270:1412:1558))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x107y83
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1080_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (941:1069:1200)(978:1105:1235))
          (PORT IN4 (1506:1737:1972)(1516:1715:1918))
          (PORT IN6 (2031:2227:2429)(2069:2256:2447))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x111y71
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1081_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1399:1550:1706)(1419:1547:1679))
          (PORT IN5 (1256:1408:1563)(1254:1389:1528))
          (PORT IN6 (1584:1774:1967)(1641:1819:2003))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x112y71
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1082_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1608:1783:1961)(1658:1820:1984))
          (PORT IN4 (1272:1423:1577)(1343:1486:1632))
          (PORT IN6 (1587:1759:1937)(1626:1781:1939))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x102y81
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1083_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1581:1767:1959)(1627:1791:1961))
          (PORT IN5 (1644:1817:1994)(1653:1797:1948))
          (PORT IN6 (755:865:976)(764:863:963))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x105y77
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1084_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1214:1365:1520)(1302:1448:1598))
          (PORT IN7 (1379:1563:1749)(1454:1625:1800))
          (PORT IN8 (1097:1233:1372)(1113:1245:1380))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x96y66
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1085_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1329:1453:1580)(1354:1463:1575))
          (PORT IN5 (881:995:1113)(862:961:1064))
          (PORT IN7 (1733:1949:2170)(1767:1961:2159))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x98y76
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1086_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (788:886:987)(813:909:1006))
          (PORT IN5 (1294:1469:1646)(1332:1499:1670))
          (PORT IN7 (1508:1651:1799)(1530:1653:1781))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2a////    Pos: x97y64
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1087_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (589:671:755)(577:643:710))
          (PORT IN3 (2268:2574:2884)(2289:2555:2829))
          (PORT IN8 (983:1083:1185)(1021:1115:1210))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x94y77
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1088_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1262:1430:1602)(1299:1456:1619))
          (PORT IN6 (1216:1368:1525)(1254:1391:1531))
          (PORT IN8 (381:439:497)(376:428:481))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x88y63
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1089_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1414:1587:1761)(1476:1637:1804))
          (PORT IN3 (957:1075:1195)(959:1063:1169))
          (PORT IN8 (2194:2426:2663)(2237:2446:2662))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x91y68
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1090_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1580:1746:1915)(1658:1812:1969))
          (PORT IN5 (1729:1929:2134)(1764:1942:2128))
          (PORT IN7 (1580:1769:1963)(1633:1807:1984))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x90y70
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1091_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1668:1878:2092)(1735:1925:2121))
          (PORT IN6 (1606:1783:1966)(1644:1803:1966))
          (PORT IN8 (786:894:1005)(798:902:1010))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x90y66
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1092_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1693:1886:2082)(1746:1914:2088))
          (PORT IN5 (1598:1819:2043)(1679:1900:2123))
          (PORT IN7 (1667:1863:2066)(1781:1978:2178))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x127y79
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1093_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1531:1727:1926)(1608:1789:1974))
          (PORT IN7 (1285:1463:1647)(1340:1515:1693))
          (PORT IN8 (1512:1693:1878)(1546:1719:1895))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x127y85
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1094_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1563:1771:1984)(1621:1813:2008))
          (PORT IN2 (1046:1197:1350)(1070:1210:1354))
          (PORT IN6 (2666:2965:3272)(2747:3015:3290))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x125y81
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1095_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1817:2007:2202)(1845:2017:2190))
          (PORT IN5 (1780:1999:2222)(1888:2101:2320))
          (PORT IN7 (938:1078:1220)(956:1086:1218))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2a////    Pos: x126y85
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1096_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1339:1501:1667)(1362:1513:1669))
          (PORT IN4 (1405:1596:1791)(1441:1623:1807))
          (PORT IN6 (1842:2074:2309)(1982:2215:2451))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x127y74
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1097_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1841:2088:2340)(1921:2146:2373))
          (PORT IN7 (1641:1815:1993)(1664:1815:1971))
          (PORT IN8 (1284:1434:1587)(1281:1410:1543))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x122y69
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1098_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2165:2381:2603)(2268:2476:2686))
          (PORT IN7 (1666:1874:2088)(1698:1881:2065))
          (PORT IN8 (1501:1684:1871)(1564:1738:1917))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x122y78
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1099_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1287:1426:1567)(1347:1473:1603))
          (PORT IN5 (2588:2866:3151)(2630:2883:3142))
          (PORT IN6 (1031:1166:1306)(1024:1147:1273))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x116y78
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1100_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1232:1400:1569)(1290:1440:1593))
          (PORT IN7 (1126:1297:1471)(1145:1308:1475))
          (PORT IN8 (1073:1214:1358)(1116:1255:1396))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x133y79
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1101_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (981:1094:1209)(993:1099:1207))
          (PORT IN4 (907:1004:1103)(907:995:1087))
          (PORT IN6 (1574:1750:1930)(1625:1788:1953))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x132y82
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1102_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1242:1395:1551)(1298:1439:1581))
          (PORT IN5 (1010:1156:1305)(1019:1155:1294))
          (PORT IN6 (736:834:932)(753:841:932))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x137y78
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1103_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1374:1522:1673)(1408:1543:1683))
          (PORT IN4 (878:1008:1140)(881:999:1119))
          (PORT IN6 (1142:1245:1351)(1165:1264:1365))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x139y77
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1104_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1259:1411:1566)(1291:1425:1561))
          (PORT IN5 (1408:1585:1768)(1483:1659:1837))
          (PORT IN6 (754:869:987)(748:853:959))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x135y72
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1105_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1754:1933:2117)(1876:2051:2230))
          (PORT IN7 (921:1032:1144)(919:1019:1121))
          (PORT IN8 (2029:2250:2474)(2088:2283:2481))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x132y70
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1106_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2037:2262:2495)(2113:2317:2524))
          (PORT IN7 (1716:1930:2147)(1780:1979:2184))
          (PORT IN8 (1122:1287:1455)(1161:1313:1466))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x135y80
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1107_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1435:1599:1767)(1487:1639:1794))
          (PORT IN7 (1364:1529:1699)(1417:1578:1742))
          (PORT IN8 (937:1063:1193)(991:1119:1248))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x127y68
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1108_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (954:1068:1186)(963:1067:1172))
          (PORT IN4 (1602:1801:2003)(1656:1842:2032))
          (PORT IN6 (2201:2444:2695)(2297:2522:2754))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x104y83
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1109_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2059:2300:2546)(2125:2340:2563))
          (PORT IN7 (1883:2104:2330)(1912:2097:2285))
          (PORT IN8 (1533:1719:1911)(1556:1724:1895))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x103y88
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1110_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1826:2010:2199)(1942:2116:2296))
          (PORT IN4 (593:672:754)(599:673:750))
          (PORT IN6 (2020:2232:2449)(2137:2336:2540))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x111y80
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1111_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1576:1770:1967)(1576:1745:1918))
          (PORT IN5 (1587:1787:1989)(1644:1823:2005))
          (PORT IN6 (687:760:834)(694:756:820))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x106y85
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1112_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2360:2641:2929)(2469:2732:3003))
          (PORT IN7 (573:654:738)(584:661:739))
          (PORT IN8 (1670:1903:2141)(1706:1922:2142))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x113y71
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1113_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1050:1181:1315)(1042:1159:1282))
          (PORT IN5 (1009:1140:1274)(1009:1124:1242))
          (PORT IN6 (1348:1536:1727)(1412:1590:1771))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x107y69
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1114_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1682:1896:2115)(1787:1997:2212))
          (PORT IN7 (1515:1686:1861)(1560:1720:1884))
          (PORT IN8 (2038:2274:2513)(2177:2399:2626))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x102y84
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1115_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1909:2108:2312)(1937:2117:2300))
          (PORT IN2 (1368:1541:1716)(1411:1560:1712))
          (PORT IN6 (2121:2359:2602)(2236:2466:2700))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x109y75
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1116_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1382:1552:1726)(1442:1607:1778))
          (PORT IN7 (1286:1446:1608)(1351:1510:1672))
          (PORT IN8 (2007:2248:2495)(2058:2284:2513))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x85y64
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1117_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1228:1398:1571)(1239:1390:1545))
          (PORT IN3 (961:1098:1236)(966:1085:1206))
          (PORT IN8 (1889:2081:2275)(1946:2114:2289))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x95y68
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1118_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1391:1559:1729)(1458:1613:1768))
          (PORT IN5 (2860:3199:3546)(2947:3262:3585))
          (PORT IN7 (1621:1834:2052)(1672:1854:2040))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x86y62
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1119_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1476:1637:1800)(1553:1694:1838))
          (PORT IN5 (2150:2364:2584)(2227:2429:2637))
          (PORT IN7 (747:856:966)(736:829:923))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x100y63
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1120_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1380:1582:1789)(1439:1629:1820))
          (PORT IN6 (2426:2694:2968)(2575:2836:3101))
          (PORT IN8 (1596:1801:2010)(1655:1846:2038))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x85y59
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1121_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1776:1999:2228)(1846:2044:2246))
          (PORT IN5 (610:683:758)(610:676:743))
          (PORT IN7 (1227:1391:1558)(1236:1379:1526))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2a////    Pos: x85y60
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1122_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1225:1377:1532)(1237:1367:1504))
          (PORT IN3 (1553:1764:1980)(1564:1749:1941))
          (PORT IN8 (1952:2197:2447)(2047:2273:2503))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x94y61
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1123_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1532:1731:1935)(1585:1757:1931))
          (PORT IN6 (1582:1776:1974)(1609:1778:1948))
          (PORT IN8 (1209:1354:1502)(1273:1413:1556))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x84y60
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1124_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1028:1179:1334)(1052:1195:1340))
          (PORT IN3 (1474:1641:1811)(1522:1674:1832))
          (PORT IN8 (2004:2236:2471)(2134:2357:2584))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x92y63
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1125_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2523:2809:3103)(2688:2965:3246))
          (PORT IN5 (714:803:893)(700:779:859))
          (PORT IN7 (1436:1600:1769)(1470:1625:1785))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_///AND/    Pos: x120y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1126_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1060:1197:1338)(1071:1198:1327))
          (PORT IN2 (1393:1567:1746)(1479:1642:1808))
          (PORT IN3 (1433:1607:1782)(1508:1669:1833))
          (PORT IN4 (1288:1438:1594)(1317:1463:1612))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x105y67
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1127_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1033:1156:1282)(1060:1172:1287))
          (PORT IN5 (1757:1972:2191)(1842:2051:2266))
          (PORT IN7 (2263:2519:2781)(2385:2623:2866))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x90y61
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1128_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2165:2406:2654)(2294:2518:2745))
          (PORT IN5 (1349:1541:1736)(1390:1559:1732))
          (PORT IN7 (1340:1525:1712)(1336:1495:1656))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x99y70
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1129_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1345:1488:1633)(1413:1541:1673))
          (PORT IN6 (2053:2310:2573)(2157:2400:2646))
          (PORT IN8 (1746:1975:2210)(1771:1983:2198))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x90y60
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1130_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2192:2433:2683)(2315:2544:2777))
          (PORT IN5 (1230:1385:1543)(1299:1450:1604))
          (PORT IN7 (1961:2150:2344)(2032:2203:2379))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x88y62
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1131_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1694:1866:2044)(1766:1921:2078))
          (PORT IN5 (1404:1560:1719)(1417:1550:1687))
          (PORT IN7 (906:1019:1136)(933:1038:1145))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x100y66
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1132_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (919:1015:1114)(929:1009:1090))
          (PORT IN6 (1688:1877:2070)(1729:1897:2071))
          (PORT IN8 (1258:1429:1605)(1257:1402:1549))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x87y62
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1133_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1858:2050:2249)(1942:2120:2302))
          (PORT IN5 (794:902:1013)(818:924:1033))
          (PORT IN7 (1665:1837:2012)(1724:1888:2059))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_AND////    Pos: x133y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1134_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (552:633:717)(535:604:676))
          (PORT IN8 (911:1034:1161)(942:1061:1183))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x87y81
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1135_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (942:1065:1193)(993:1109:1227))
          (PORT IN4 (1838:2053:2271)(1907:2114:2325))
          (PORT IN8 (1823:2056:2293)(1895:2129:2372))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x106y88
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1136_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1279:1431:1586)(1326:1474:1623))
          (PORT IN3 (2961:3304:3654)(3076:3383:3698))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x89y80
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1137_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1554:1793:2038)(1586:1832:2083))
          (PORT IN5 (1746:1972:2202)(1831:2039:2250))
          (PORT IN6 (1503:1670:1842)(1570:1718:1870))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x91y91
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1138_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1967:2197:2434)(2004:2202:2407))
          (PORT IN3 (1602:1787:1976)(1608:1774:1944))
          (PORT IN8 (1503:1689:1879)(1548:1738:1931))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x90y87
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1139_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1774:2017:2264)(1841:2081:2328))
          (PORT IN7 (978:1106:1237)(999:1118:1241))
          (PORT IN8 (1275:1423:1575)(1343:1487:1633))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x81y76
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1140_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2579:2854:3133)(2715:2990:3272))
          (PORT IN5 (1592:1762:1935)(1665:1826:1993))
          (PORT IN7 (924:1061:1202)(920:1039:1160))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x90y77
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1141_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1514:1750:1989)(1538:1769:2003))
          (PORT IN5 (1271:1411:1554)(1338:1467:1598))
          (PORT IN6 (2986:3329:3678)(3156:3473:3797))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x84y86
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1142_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1310:1494:1683)(1346:1532:1722))
          (PORT IN6 (1245:1419:1599)(1322:1492:1665))
          (PORT IN8 (1764:1997:2235)(1857:2076:2297))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x87y90
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1143_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1531:1735:1940)(1587:1774:1965))
          (PORT IN2 (794:892:991)(800:892:985))
          (PORT IN6 (3008:3279:3554)(3180:3426:3679))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x81y78
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1144_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1948:2195:2446)(2002:2220:2445))
          (PORT IN7 (1405:1582:1764)(1450:1606:1766))
          (PORT IN8 (1217:1383:1551)(1251:1411:1575))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x84y76
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1145_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2263:2515:2774)(2360:2587:2819))
          (PORT IN4 (1040:1190:1343)(1066:1207:1349))
          (PORT IN6 (1696:1884:2076)(1788:1965:2146))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x82y78
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1146_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1936:2130:2327)(2039:2223:2412))
          (PORT IN5 (1764:1983:2203)(1818:2023:2235))
          (PORT IN7 (1208:1358:1514)(1227:1362:1502))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x86y73
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1147_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2155:2388:2627)(2268:2482:2703))
          (PORT IN5 (990:1100:1213)(1008:1113:1221))
          (PORT IN6 (1253:1411:1571)(1293:1443:1598))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x82y82
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1148_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2158:2440:2726)(2258:2523:2795))
          (PORT IN7 (1125:1271:1421)(1137:1277:1420))
          (PORT IN8 (1703:1894:2088)(1793:1979:2169))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x80y83
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1149_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1691:1871:2056)(1741:1899:2063))
          (PORT IN5 (874:979:1085)(897:999:1103))
          (PORT IN6 (2509:2817:3132)(2622:2910:3203))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x80y78
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1150_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1692:1866:2044)(1732:1900:2071))
          (PORT IN3 (1178:1319:1464)(1194:1327:1464))
          (PORT IN8 (2631:2912:3198)(2776:3056:3342))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x84y77
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1151_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1505:1666:1831)(1572:1719:1869))
          (PORT IN5 (1714:1937:2163)(1760:1965:2173))
          (PORT IN6 (1073:1220:1368)(1068:1201:1338))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x122y88
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1152_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1537:1750:1967)(1592:1794:1999))
          (PORT IN3 (1503:1691:1885)(1548:1724:1905))
          (PORT IN8 (1755:1970:2189)(1835:2044:2257))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x105y91
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1153_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1823:2022:2222)(1880:2066:2258))
          (PORT IN5 (1239:1388:1541)(1293:1438:1588))
          (PORT IN7 (1438:1631:1827)(1461:1643:1826))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x125y91
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1154_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1377:1543:1711)(1418:1572:1728))
          (PORT IN6 (760:855:951)(773:850:929))
          (PORT IN8 (1169:1301:1438)(1193:1314:1440))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x116y92
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1155_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1450:1612:1776)(1523:1661:1806))
          (PORT IN7 (426:489:554)(410:464:520))
          (PORT IN8 (1125:1257:1393)(1156:1281:1408))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x124y86
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1156_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (3091:3449:3812)(3162:3481:3810))
          (PORT IN5 (2039:2314:2595)(2175:2450:2729))
          (PORT IN7 (1997:2246:2500)(2088:2327:2567))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2a////    Pos: x109y83
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1157_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (965:1094:1226)(1003:1130:1259))
          (PORT IN4 (547:636:726)(529:603:680))
          (PORT IN6 (769:874:981)(797:902:1009))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x114y91
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1158_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1453:1632:1813)(1491:1660:1830))
          (PORT IN6 (1388:1550:1715)(1438:1587:1740))
          (PORT IN8 (1512:1716:1923)(1525:1703:1885))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x105y92
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1159_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (784:884:986)(797:886:978))
          (PORT IN2 (986:1115:1248)(986:1097:1211))
          (PORT IN6 (1572:1740:1913)(1628:1784:1942))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x122y84
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1160_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2728:3040:3355)(2757:3021:3294))
          (PORT IN6 (1720:1927:2139)(1773:1961:2155))
          (PORT IN8 (2627:2949:3281)(2680:2970:3266))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x107y80
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1161_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (766:866:967)(792:882:975))
          (PORT IN5 (1798:2002:2212)(1839:2032:2232))
          (PORT IN6 (883:1000:1119)(915:1025:1139))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x119y88
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1162_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (703:784:867)(706:775:846))
          (PORT IN6 (2116:2388:2667)(2172:2407:2649))
          (PORT IN8 (1042:1172:1305)(1079:1197:1318))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x103y76
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1163_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1212:1382:1554)(1227:1384:1544))
          (PORT IN7 (1351:1510:1671)(1357:1501:1647))
          (PORT IN8 (1062:1212:1364)(1064:1200:1340))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x120y85
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1164_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1135:1270:1408)(1186:1317:1451))
          (PORT IN4 (904:1005:1110)(912:995:1080))
          (PORT IN8 (1795:1980:2169)(1852:2032:2217))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x98y86
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1165_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1687:1885:2088)(1712:1878:2050))
          (PORT IN5 (1978:2204:2432)(2047:2247:2453))
          (PORT IN6 (1519:1706:1896)(1539:1706:1878))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x115y85
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1166_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1477:1617:1759)(1538:1667:1799))
          (PORT IN4 (1782:1977:2177)(1901:2085:2274))
          (PORT IN8 (1545:1733:1924)(1619:1794:1976))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x95y76
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1167_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1623:1822:2026)(1686:1859:2037))
          (PORT IN5 (2057:2288:2526)(2150:2369:2593))
          (PORT IN6 (1478:1642:1809)(1554:1701:1853))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x130y86
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1168_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1305:1455:1608)(1385:1523:1664))
          (PORT IN6 (2624:2932:3247)(2802:3084:3371))
          (PORT IN8 (719:826:936)(716:809:905))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x121y90
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1169_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1843:2051:2264)(1952:2143:2341))
          (PORT IN5 (1359:1527:1699)(1376:1517:1661))
          (PORT IN6 (549:632:716)(517:581:647))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x129y87
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1170_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1385:1543:1704)(1422:1559:1700))
          (PORT IN6 (1578:1741:1906)(1603:1752:1905))
          (PORT IN8 (729:837:948)(723:822:923))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x126y88
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1171_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (581:670:761)(571:646:723))
          (PORT IN4 (593:675:758)(581:654:727))
          (PORT IN6 (1771:1999:2233)(1860:2062:2269))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x126y87
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1172_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1088:1221:1357)(1154:1277:1402))
          (PORT IN6 (1337:1498:1664)(1322:1468:1619))
          (PORT IN8 (1901:2127:2360)(1954:2172:2398))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x121y92
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1173_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1561:1736:1915)(1617:1779:1948))
          (PORT IN2 (1638:1859:2085)(1703:1912:2126))
          (PORT IN6 (1574:1751:1931)(1663:1827:1993))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x128y89
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1174_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1234:1377:1524)(1251:1374:1500))
          (PORT IN6 (1514:1687:1861)(1577:1733:1891))
          (PORT IN8 (879:984:1091)(901:996:1092))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x120y90
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1175_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1757:1992:2232)(1793:2006:2224))
          (PORT IN5 (2035:2259:2490)(2115:2325:2542))
          (PORT IN6 (1567:1764:1964)(1654:1848:2045))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x127y81
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1176_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1579:1765:1955)(1610:1771:1936))
          (PORT IN6 (2156:2419:2686)(2244:2481:2723))
          (PORT IN8 (1051:1180:1309)(1070:1185:1301))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x121y84
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1177_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1327:1497:1669)(1374:1519:1669))
          (PORT IN5 (2031:2307:2589)(2084:2335:2592))
          (PORT IN6 (1261:1412:1567)(1316:1465:1619))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x125y76
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1178_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (705:821:937)(676:763:852))
          (PORT IN3 (1326:1467:1612)(1373:1508:1645))
          (PORT IN8 (1934:2154:2379)(2054:2267:2483))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x115y75
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1179_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1550:1777:2012)(1555:1750:1950))
          (PORT IN5 (1243:1415:1590)(1266:1426:1588))
          (PORT IN6 (1622:1806:1994)(1639:1807:1981))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x127y86
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1180_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1380:1546:1715)(1446:1604:1765))
          (PORT IN4 (1474:1636:1802)(1548:1703:1863))
          (PORT IN8 (1794:1992:2192)(1881:2071:2267))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x115y92
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1181_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1447:1608:1773)(1521:1659:1802))
          (PORT IN5 (1090:1211:1334)(1108:1215:1326))
          (PORT IN6 (1384:1568:1755)(1447:1614:1785))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x120y82
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1182_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (3076:3435:3798)(3132:3448:3775))
          (PORT IN6 (1471:1640:1813)(1540:1687:1838))
          (PORT IN8 (1751:1955:2163)(1800:1992:2186))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x99y78
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1183_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1759:1975:2195)(1860:2061:2269))
          (PORT IN5 (1261:1450:1639)(1305:1483:1662))
          (PORT IN6 (1511:1692:1876)(1570:1732:1896))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x96y95
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1184_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2163:2430:2699)(2275:2523:2775))
          (PORT IN7 (1332:1527:1726)(1346:1513:1684))
          (PORT IN8 (2019:2240:2467)(2082:2268:2460))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x108y93
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1185_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1703:1888:2078)(1787:1958:2132))
          (PORT IN2 (924:1031:1140)(918:1020:1124))
          (PORT IN6 (2110:2351:2597)(2250:2478:2711))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x97y96
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1186_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1358:1511:1667)(1411:1547:1685))
          (PORT IN6 (1720:1915:2114)(1769:1943:2124))
          (PORT IN8 (1246:1389:1534)(1282:1412:1545))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x109y96
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1187_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1711:1914:2119)(1774:1971:2169))
          (PORT IN4 (1630:1820:2014)(1662:1831:2005))
          (PORT IN6 (1586:1759:1935)(1645:1806:1971))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x93y89
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1188_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1012:1149:1287)(1045:1186:1330))
          (PORT IN6 (2019:2227:2441)(2059:2238:2421))
          (PORT IN8 (1361:1530:1702)(1440:1603:1768))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x100y94
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1189_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1494:1660:1828)(1500:1639:1781))
          (PORT IN5 (1475:1680:1887)(1501:1692:1886))
          (PORT IN6 (859:956:1055)(887:980:1076))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x99y94
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1190_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1771:2010:2251)(1822:2046:2271))
          (PORT IN7 (1527:1715:1906)(1574:1746:1922))
          (PORT IN8 (374:432:490)(345:386:429))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x98y94
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1191_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1865:2065:2270)(1984:2179:2377))
          (PORT IN5 (1129:1254:1383)(1191:1305:1421))
          (PORT IN6 (1518:1714:1915)(1624:1808:1996))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x94y86
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1192_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1790:2014:2240)(1886:2118:2353))
          (PORT IN3 (911:1036:1162)(942:1053:1167))
          (PORT IN8 (1272:1453:1636)(1358:1546:1736))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x96y83
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1193_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1216:1354:1495)(1262:1391:1521))
          (PORT IN5 (1775:1989:2208)(1872:2075:2283))
          (PORT IN6 (1225:1427:1631)(1280:1483:1689))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x89y83
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1194_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1686:1889:2096)(1725:1909:2099))
          (PORT IN3 (1783:1964:2148)(1873:2039:2209))
          (PORT IN8 (2168:2446:2729)(2284:2569:2865))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x97y79
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1195_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1335:1508:1685)(1352:1505:1662))
          (PORT IN5 (1467:1625:1787)(1507:1649:1794))
          (PORT IN6 (429:489:551)(408:460:513))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x94y92
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1196_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2032:2295:2560)(2068:2299:2536))
          (PORT IN5 (1300:1465:1633)(1331:1497:1666))
          (PORT IN6 (1521:1683:1847)(1542:1678:1821))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x105y93
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1197_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1360:1519:1680)(1426:1571:1722))
          (PORT IN5 (1566:1772:1983)(1653:1844:2038))
          (PORT IN6 (392:448:504)(369:414:460))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x92y90
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1198_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1581:1788:1997)(1612:1795:1982))
          (PORT IN7 (2095:2315:2541)(2152:2366:2586))
          (PORT IN8 (1776:1990:2210)(1835:2033:2236))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x88y81
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1199_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1270:1411:1554)(1301:1438:1580))
          (PORT IN2 (930:1039:1150)(929:1025:1123))
          (PORT IN6 (3638:3984:4334)(3852:4170:4495))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_AND////    Pos: x119y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1200_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1529:1723:1923)(1538:1692:1851))
          (PORT IN8 (1072:1202:1335)(1127:1261:1401))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x117y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1201_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1348:1492:1638)(1421:1552:1685))
          (PORT IN4 (548:629:712)(543:614:687))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x120y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1202_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1337:1481:1628)(1370:1505:1642))
          (PORT IN8 (578:654:731)(561:622:685))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_OR////    Pos: x135y64
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1203_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1293:1470:1650)(1356:1521:1691))
          (PORT IN2 (1746:1938:2132)(1855:2039:2227))
          (PORT IN3 (930:1071:1214)(951:1078:1208))
          (PORT IN7 (1072:1219:1368)(1062:1182:1304))
          (PORT IN8 (1613:1792:1977)(1635:1805:1979))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x119y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1206_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (530:615:702)(500:566:633))
          (PORT IN3 (383:442:502)(366:413:460))
          (PORT IN4 (1543:1732:1928)(1601:1776:1955))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x125y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1207_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1005:1129:1256)(1054:1168:1286))
          (PORT IN2 (958:1095:1235)(966:1085:1207))
          (PORT IN4 (1441:1643:1846)(1459:1636:1816))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x127y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1208_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (426:490:555)(408:462:517))
          (PORT IN7 (1292:1449:1609)(1328:1484:1644))
          (PORT IN8 (748:855:963)(758:856:957))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x130y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1209_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (561:637:715)(552:617:683))
          (PORT IN6 (905:1039:1177)(929:1055:1183))
          (PORT IN8 (550:630:712)(542:608:675))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x119y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1211_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (705:813:925)(687:781:877))
          (PORT IN3 (1421:1633:1853)(1433:1613:1800))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x130y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1212_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (573:654:737)(584:662:741))
          (PORT IN6 (759:853:950)(776:863:952))
          (PORT IN8 (975:1111:1248)(994:1124:1257))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x131y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1213_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (937:1061:1188)(969:1089:1211))
          (PORT IN2 (902:1035:1172)(924:1048:1174))
          (PORT IN4 (914:1040:1169)(948:1067:1189))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_ORAND////    Pos: x128y63
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1214_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (852:966:1083)(840:938:1040))
          (PORT IN7 (1199:1361:1525)(1190:1328:1470))
          (PORT IN8 (1023:1146:1271)(1028:1127:1229))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x125y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1217_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1337:1500:1667)(1359:1504:1653))
          (PORT IN2 (2141:2397:2659)(2261:2505:2754))
          (PORT IN3 (1410:1601:1797)(1483:1676:1873))
          (PORT IN4 (1684:1890:2101)(1783:1984:2194))
          (PORT IN5 (1411:1582:1757)(1478:1638:1800))
          (PORT IN6 (740:845:952)(765:867:973))
          (PORT IN7 (1639:1874:2113)(1738:1985:2236))
          (PORT IN8 (1320:1461:1606)(1377:1508:1643))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x123y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1219_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (901:1029:1161)(928:1046:1167))
          (PORT IN3 (587:665:743)(579:645:711))
          (PORT IN4 (1134:1285:1440)(1202:1351:1504))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x134y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1220_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1061:1190:1324)(1077:1200:1327))
          (PORT IN7 (1422:1585:1750)(1432:1584:1739))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x133y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1222_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (400:459:518)(391:442:493))
          (PORT IN3 (556:639:723)(554:629:707))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x135y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1223_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1440:1612:1789)(1443:1599:1759))
          (PORT IN6 (1139:1270:1403)(1177:1313:1452))
          (PORT IN8 (1631:1840:2055)(1703:1902:2105))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x128y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1224_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1112:1244:1378)(1134:1263:1394))
          (PORT IN4 (569:646:724)(560:629:700))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x135y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1226_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1126:1263:1402)(1145:1277:1410))
          (PORT IN2 (538:627:718)(534:609:685))
          (PORT IN4 (1016:1148:1284)(1020:1139:1261))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x128y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1227_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (621:710:801)(625:707:790))
          (PORT IN7 (1119:1251:1387)(1140:1269:1402))
          (PORT IN8 (590:674:760)(589:662:736))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x126y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1229_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1032:1190:1350)(1053:1201:1352))
          (PORT IN3 (1396:1565:1739)(1394:1554:1718))
          (PORT IN4 (1376:1548:1722)(1398:1557:1721))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x121y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1230_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (843:947:1054)(821:908:998))
          (PORT IN3 (402:460:519)(373:418:464))
          (PORT IN4 (1237:1404:1576)(1263:1430:1598))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x132y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1232_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1078:1208:1340)(1093:1216:1341))
          (PORT IN6 (1571:1789:2012)(1620:1830:2046))
          (PORT IN8 (1349:1510:1675)(1358:1503:1651))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x129y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1233_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (540:617:696)(533:600:669))
          (PORT IN2 (1374:1540:1710)(1469:1634:1804))
          (PORT IN4 (543:624:706)(543:611:681))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x129y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1235_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (555:637:722)(547:618:691))
          (PORT IN6 (1967:2184:2408)(1960:2144:2336))
          (PORT IN8 (978:1083:1190)(968:1059:1153))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x130y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1236_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (758:863:971)(789:895:1002))
          (PORT IN2 (936:1053:1174)(976:1090:1206))
          (PORT IN4 (793:906:1020)(790:893:998))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR////    Pos: x132y64
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1237_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1801:2015:2237)(1846:2048:2255))
          (PORT IN2 (950:1075:1203)(988:1112:1237))
          (PORT IN3 (1061:1215:1370)(1078:1221:1367))
          (PORT IN7 (1452:1627:1808)(1482:1650:1821))
          (PORT IN8 (1414:1601:1790)(1471:1654:1838))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x122y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1239_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (560:642:727)(572:648:727))
          (PORT IN8 (1385:1553:1724)(1461:1623:1787))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x117y66
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1242_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1526:1698:1874)(1598:1769:1945))
          (PORT IN2 (701:804:910)(691:782:875))
          (PORT IN3 (1690:1897:2107)(1709:1882:2061))
          (PORT IN4 (1610:1776:1948)(1661:1815:1976))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_ORAND////    Pos: x135y66
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1243_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1756:1987:2223)(1840:2055:2274))
          (PORT IN6 (1716:1930:2150)(1764:1966:2171))
          (PORT IN7 (1196:1345:1498)(1207:1345:1489))
          (PORT IN8 (1171:1305:1441)(1196:1321:1448))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x140y71
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1244_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (975:1105:1236)(983:1104:1230))
          (PORT IN6 (385:448:512)(355:400:446))
          (PORT IN7 (1807:2043:2284)(1887:2119:2354))
          (PORT IN8 (1750:1948:2149)(1816:2010:2207))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x139y71
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1245_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1666:1898:2132)(1699:1910:2124))
          (PORT IN2 (1332:1501:1675)(1357:1504:1657))
          (PORT IN3 (1672:1841:2014)(1774:1933:2096))
          (PORT IN4 (1756:1942:2131)(1827:2000:2177))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR////    Pos: x126y60
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1248_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1377:1578:1783)(1396:1589:1789))
          (PORT IN2 (1568:1775:1988)(1633:1835:2042))
          (PORT IN4 (1373:1517:1665)(1399:1532:1670))
          (PORT IN6 (730:835:942)(730:828:928))
          (PORT IN8 (1143:1275:1409)(1153:1262:1373))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x118y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1251_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1053:1193:1335)(1066:1197:1332))
          (PORT IN2 (1748:1951:2157)(1841:2029:2221))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_ORAND////    Pos: x139y70
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1254_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1398:1602:1812)(1453:1650:1849))
          (PORT IN6 (1913:2168:2427)(1957:2200:2452))
          (PORT IN7 (1558:1758:1962)(1537:1710:1885))
          (PORT IN8 (1758:1953:2152)(1851:2047:2244))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x137y65
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1255_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1251:1431:1612)(1310:1469:1631))
          (PORT IN2 (1101:1214:1329)(1126:1226:1331))
          (PORT IN3 (1393:1585:1779)(1431:1598:1768))
          (PORT IN4 (1420:1595:1776)(1476:1630:1787))
          (PORT IN5 (1684:1851:2020)(1732:1886:2046))
          (PORT IN6 (1460:1623:1790)(1485:1633:1784))
          (PORT IN7 (817:918:1021)(836:928:1023))
          (PORT IN8 (1080:1225:1373)(1073:1197:1323))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_OR////    Pos: x133y63
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1260_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2138:2404:2677)(2286:2538:2794))
          (PORT IN3 (1240:1398:1561)(1243:1392:1546))
          (PORT IN4 (909:1039:1174)(941:1060:1181))
          (PORT IN5 (2037:2272:2512)(2096:2326:2562))
          (PORT IN8 (561:634:709)(550:610:672))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x117y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1262_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1243:1402:1566)(1286:1439:1595))
          (PORT IN3 (2090:2360:2640)(2165:2429:2700))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///ORAND/    Pos: x123y63
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1265_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1186:1320:1458)(1185:1311:1439))
          (PORT IN2 (1563:1797:2038)(1604:1823:2048))
          (PORT IN3 (1496:1683:1875)(1560:1740:1924))
          (PORT IN4 (1810:2049:2295)(1882:2100:2324))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_ORAND////    Pos: x136y65
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1266_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1907:2144:2387)(1966:2178:2394))
          (PORT IN6 (1804:2017:2235)(1912:2105:2304))
          (PORT IN7 (1109:1245:1383)(1105:1218:1336))
          (PORT IN8 (580:661:743)(564:631:701))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x135y68
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1267_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1807:2017:2235)(1861:2061:2267))
          (PORT IN6 (1414:1581:1751)(1457:1616:1777))
          (PORT IN7 (1646:1827:2010)(1737:1925:2117))
          (PORT IN8 (1883:2102:2325)(1993:2209:2431))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x137y67
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1268_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1531:1711:1894)(1544:1703:1868))
          (PORT IN2 (1534:1713:1895)(1620:1776:1936))
          (PORT IN3 (611:688:767)(606:675:745))
          (PORT IN4 (1103:1243:1385)(1147:1275:1404))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x124y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1271_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1343:1513:1685)(1399:1552:1710))
          (PORT IN2 (1278:1453:1632)(1351:1528:1706))
          (PORT IN3 (1419:1584:1750)(1459:1622:1786))
          (PORT IN4 (720:832:947)(712:809:907))
          (PORT IN5 (1716:1919:2126)(1801:1998:2199))
          (PORT IN6 (1550:1740:1937)(1561:1743:1928))
          (PORT IN7 (1314:1461:1612)(1326:1451:1581))
          (PORT IN8 (1153:1284:1419)(1178:1298:1423))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x129y63
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1276_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1421:1575:1735)(1412:1551:1697))
          (PORT IN6 (1284:1469:1656)(1347:1531:1719))
          (PORT IN7 (923:1049:1178)(960:1080:1202))
          (PORT IN8 (1437:1626:1818)(1443:1610:1779))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x127y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1277_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1189:1348:1509)(1244:1386:1531))
          (PORT IN2 (575:656:739)(586:663:742))
          (PORT IN3 (943:1077:1214)(950:1077:1206))
          (PORT IN4 (1250:1408:1568)(1265:1417:1572))
          (PORT IN5 (568:654:741)(564:634:707))
          (PORT IN6 (1629:1811:1997)(1706:1875:2048))
          (PORT IN7 (1852:2076:2302)(1908:2119:2337))
          (PORT IN8 (1798:2013:2233)(1851:2063:2279))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x121y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1282_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1951:2166:2384)(2084:2284:2489))
          (PORT IN2 (1406:1601:1801)(1430:1621:1817))
          (PORT IN3 (735:841:949)(757:860:965))
          (PORT IN4 (376:435:494)(359:403:448))
          (PORT IN5 (1405:1608:1813)(1430:1625:1824))
          (PORT IN6 (726:829:934)(734:835:940))
          (PORT IN7 (1126:1267:1410)(1134:1261:1392))
          (PORT IN8 (1096:1236:1378)(1119:1258:1402))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x124y62
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1287_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1412:1588:1766)(1496:1669:1842))
          (PORT IN6 (1734:1935:2142)(1800:1993:2190))
          (PORT IN7 (1729:1943:2160)(1740:1940:2145))
          (PORT IN8 (566:645:727)(580:656:735))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x122y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1288_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1567:1775:1986)(1631:1826:2025))
          (PORT IN2 (576:663:751)(591:670:751))
          (PORT IN3 (902:1040:1179)(943:1074:1208))
          (PORT IN4 (948:1063:1178)(945:1045:1147))
          (PORT IN5 (1317:1461:1607)(1350:1488:1630))
          (PORT IN6 (747:845:946)(750:840:932))
          (PORT IN7 (1558:1756:1960)(1598:1790:1987))
          (PORT IN8 (838:947:1060)(818:907:999))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_OR////    Pos: x130y61
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1293_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1290:1469:1653)(1311:1469:1629))
          (PORT IN3 (1115:1256:1401)(1107:1223:1343))
          (PORT IN4 (1796:2013:2236)(1909:2126:2349))
          (PORT IN5 (1172:1330:1492)(1222:1363:1505))
          (PORT IN7 (1785:2013:2245)(1825:2041:2265))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x117y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1295_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1262:1426:1591)(1307:1467:1629))
          (PORT IN6 (1627:1792:1962)(1676:1832:1991))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///ORAND/    Pos: x121y64
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1298_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1032:1175:1320)(1028:1158:1290))
          (PORT IN2 (528:610:692)(513:583:653))
          (PORT IN3 (1426:1629:1837)(1428:1591:1762))
          (PORT IN4 (1763:1986:2215)(1820:2041:2268))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_ORAND////    Pos: x139y71
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1299_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1861:2118:2378)(1918:2158:2402))
          (PORT IN6 (1593:1765:1943)(1641:1807:1974))
          (PORT IN7 (1581:1799:2020)(1622:1824:2028))
          (PORT IN8 (1364:1527:1691)(1399:1553:1709))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x138y65
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1300_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1368:1544:1722)(1457:1628:1800))
          (PORT IN2 (1649:1849:2051)(1676:1851:2027))
          (PORT IN3 (1302:1460:1624)(1375:1527:1683))
          (PORT IN4 (1482:1650:1822)(1510:1655:1804))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///ORAND/    Pos: x118y64
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1301_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1054:1190:1329)(1056:1174:1297))
          (PORT IN2 (879:1002:1128)(865:965:1069))
          (PORT IN3 (1639:1820:2004)(1714:1886:2061))
          (PORT IN4 (1115:1290:1468)(1128:1275:1425))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR////    Pos: x120y60
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1304_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (576:648:722)(574:634:695))
          (PORT IN2 (589:659:730)(584:644:707))
          (PORT IN3 (406:464:524)(388:438:488))
          (PORT IN4 (923:1047:1175)(961:1077:1194))
          (PORT IN5 (1327:1488:1652)(1374:1529:1688))
          (PORT IN6 (1040:1177:1316)(1042:1169:1296))
          (PORT IN7 (1568:1767:1969)(1585:1769:1956))
          (PORT IN8 (1466:1648:1836)(1500:1673:1851))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x127y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1306_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1802:2008:2219)(1843:2043:2249))
          (PORT IN3 (1669:1830:1996)(1720:1867:2018))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x125y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1309_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (729:835:943)(755:860:967))
          (PORT IN7 (1610:1809:2013)(1629:1816:2004))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x113y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1312_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1217:1377:1539)(1245:1393:1545))
          (PORT IN2 (1623:1824:2028)(1671:1852:2038))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND////    Pos: x119y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1313_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1461:1632:1806)(1473:1616:1765))
          (PORT IN7 (1263:1398:1537)(1300:1432:1567))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_ORAND////    Pos: x117y63
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1316_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1253:1415:1582)(1310:1466:1623))
          (PORT IN6 (1238:1387:1539)(1266:1407:1553))
          (PORT IN7 (1059:1205:1352)(1059:1185:1315))
          (PORT IN8 (1391:1589:1793)(1421:1611:1807))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x92y64
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1317_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1488:1647:1811)(1522:1670:1820))
          (PORT IN4 (1789:1996:2208)(1853:2046:2244))
          (PORT IN5 (1471:1678:1890)(1500:1685:1877))
          (PORT IN7 (1424:1567:1713)(1431:1556:1687))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x90y63
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1318_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1765:1990:2218)(1828:2049:2278))
          (PORT IN2 (559:638:718)(540:608:679))
          (PORT IN3 (1301:1443:1588)(1345:1473:1602))
          (PORT IN5 (1617:1801:1992)(1665:1844:2029))
          (PORT IN7 (2794:3133:3481)(2894:3203:3519))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x123y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1319_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1727:1903:2085)(1785:1944:2105))
          (PORT IN8 (1247:1409:1573)(1278:1425:1578))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x114y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1320_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1362:1528:1700)(1432:1591:1754))
          (PORT IN4 (1150:1295:1442)(1209:1341:1477))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x113y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1321_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (574:658:743)(559:628:698))
          (PORT IN8 (1644:1829:2017)(1677:1839:2006))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x114y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1322_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1595:1774:1956)(1684:1857:2037))
          (PORT IN4 (1546:1702:1863)(1588:1728:1874))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x66y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1323_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (929:1050:1171)(926:1039:1155))
          (PORT IN2 (1236:1387:1542)(1246:1391:1542))
          (PORT IN3 (768:865:964)(769:858:948))
          (PORT IN4 (1427:1615:1805)(1483:1661:1843))
          (PORT IN5 (580:662:747)(561:633:707))
          (PORT IN6 (1318:1488:1662)(1389:1556:1725))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///AND/    Pos: x65y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1324_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (953:1084:1220)(965:1092:1223))
          (PORT IN2 (1407:1581:1759)(1426:1597:1773))
          (PORT IN3 (1343:1512:1684)(1437:1602:1773))
          (PORT IN4 (1587:1798:2011)(1655:1858:2065))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x70y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1325_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (565:657:750)(565:641:719))
          (PORT IN2 (1239:1396:1556)(1264:1409:1558))
          (PORT IN3 (388:443:500)(369:413:457))
          (PORT IN4 (737:838:942)(754:848:943))
          (PORT IN5 (564:650:738)(561:633:707))
          (PORT IN6 (1071:1194:1319)(1065:1172:1282))
          (PORT IN7 (393:454:515)(372:420:468))
          (PORT IN8 (751:857:965)(768:865:963))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x69y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1328_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (384:438:494)(372:419:466))
          (PORT IN2 (723:821:919)(716:805:895))
          (PORT IN3 (879:1012:1147)(873:991:1111))
          (PORT IN4 (942:1063:1188)(990:1109:1232))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x65y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1329_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (986:1104:1223)(977:1084:1193))
          (PORT IN8 (552:633:715)(538:608:679))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x65y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1330_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1553:1723:1898)(1611:1765:1922))
          (PORT IN4 (750:855:962)(756:854:954))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x67y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1331_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2014:2251:2493)(2065:2273:2488))
          (PORT IN8 (734:837:942)(772:877:983))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x65y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1332_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (599:680:763)(593:663:735))
          (PORT IN3 (577:653:729)(556:618:682))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x68y59
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1333_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (374:431:489)(346:389:432))
          (PORT IN7 (770:878:986)(770:863:959))
          (PORT IN8 (903:1020:1138)(919:1034:1153))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND////    Pos: x66y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1334_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1746:1976:2211)(1807:2039:2275))
          (PORT IN2 (873:992:1112)(870:978:1090))
          (PORT IN3 (1208:1368:1531)(1201:1340:1482))
          (PORT IN4 (1067:1197:1329)(1052:1155:1262))
          (PORT IN5 (1240:1415:1595)(1295:1462:1633))
          (PORT IN6 (534:609:686)(532:599:666))
          (PORT IN7 (1284:1431:1581)(1290:1418:1550))
          (PORT IN8 (1264:1440:1621)(1314:1484:1657))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x67y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1336_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (550:637:725)(532:606:681))
          (PORT IN2 (386:452:519)(367:416:466))
          (PORT IN3 (1039:1187:1337)(1053:1188:1326))
          (PORT IN4 (545:629:714)(545:615:686))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x69y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1337_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1578:1749:1923)(1666:1825:1986))
          (PORT IN7 (755:867:982)(787:898:1011))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x69y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1338_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1347:1532:1722)(1402:1561:1724))
          (PORT IN3 (1425:1597:1771)(1443:1606:1773))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x68y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1339_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1562:1773:1989)(1606:1799:1997))
          (PORT IN7 (576:663:752)(588:675:762))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x70y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1340_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1415:1600:1791)(1418:1580:1750))
          (PORT IN7 (1437:1608:1782)(1461:1625:1793))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x70y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1341_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1915:2158:2406)(1986:2215:2448))
          (PORT IN7 (940:1076:1215)(991:1129:1269))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x70y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1342_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1365:1555:1752)(1355:1516:1680))
          (PORT IN3 (1250:1397:1546)(1253:1389:1528))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x68y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1343_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (903:1040:1181)(902:1014:1129))
          (PORT IN7 (1050:1180:1311)(1081:1198:1317))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x68y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1344_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1364:1505:1648)(1433:1560:1690))
          (PORT IN3 (574:650:728)(561:627:694))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x71y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1345_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1470:1637:1807)(1531:1688:1846))
          (PORT IN7 (1126:1286:1450)(1198:1363:1530))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x69y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1346_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1331:1473:1618)(1391:1520:1651))
          (PORT IN3 (729:824:921)(745:833:923))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x65y62
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1347_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1152:1300:1452)(1202:1343:1486))
          (PORT IN7 (568:652:738)(550:619:689))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x139y63
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1348_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (385:449:514)(367:413:460))
          (PORT IN5 (1101:1229:1361)(1129:1258:1392))
          (PORT IN7 (919:1030:1143)(921:1019:1119))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x139y60
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1349_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (886:1018:1151)(878:990:1104))
          (PORT IN5 (1084:1222:1364)(1117:1245:1375))
          (PORT IN7 (1291:1439:1591)(1318:1463:1613))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x138y60
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1350_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (935:1056:1180)(943:1049:1158))
          (PORT IN6 (583:663:746)(594:672:750))
          (PORT IN8 (919:1044:1172)(926:1034:1144))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x137y60
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1351_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (988:1119:1252)(970:1076:1183))
          (PORT IN5 (1292:1477:1663)(1366:1543:1725))
          (PORT IN7 (724:837:952)(736:834:935))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x137y61
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1352_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1002:1134:1268)(981:1089:1198))
          (PORT IN5 (779:880:985)(790:885:981))
          (PORT IN7 (1605:1813:2027)(1657:1862:2072))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x137y59
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1353_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (752:849:949)(738:817:898))
          (PORT IN5 (1583:1782:1987)(1595:1784:1978))
          (PORT IN7 (735:842:952)(740:831:924))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x134y60
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1354_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (755:863:973)(754:852:953))
          (PORT IN6 (733:827:923)(747:831:918))
          (PORT IN8 (373:428:484)(343:386:430))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x131y62
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1355_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1103:1236:1371)(1124:1250:1377))
          (PORT IN6 (547:624:703)(566:642:718))
          (PORT IN8 (556:636:718)(551:616:682))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///AND/    Pos: x139y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1356_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (580:662:747)(595:675:757))
          (PORT IN4 (749:852:956)(783:885:989))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX4a////    Pos: x140y63
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1357_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (572:651:731)(568:642:718))
          (PORT IN3 (1671:1872:2078)(1667:1839:2017))
          (PORT IN6 (832:955:1079)(860:970:1084))
          (PORT IN7 (1591:1800:2013)(1672:1882:2095))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x137y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1358_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (957:1071:1187)(953:1053:1156))
          (PORT IN2 (511:582:656)(512:577:644))
          (PORT IN3 (1055:1199:1344)(1053:1186:1322))
          (PORT IN4 (687:790:894)(676:768:862))
          (PORT IN5 (912:1028:1148)(929:1044:1162))
          (PORT IN6 (766:851:939)(761:844:929))
          (PORT IN7 (1262:1412:1566)(1301:1439:1583))
          (PORT IN8 (1025:1154:1285)(1026:1146:1268))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x137y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1361_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (398:457:517)(379:432:486))
          (PORT IN6 (609:687:766)(606:676:747))
          (PORT IN7 (1064:1203:1346)(1073:1206:1343))
          (PORT IN8 (390:447:505)(382:433:485))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x136y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1362_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1473:1637:1804)(1492:1631:1773))
          (PORT IN7 (971:1115:1260)(983:1120:1258))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x136y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1363_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1744:1946:2155)(1816:2011:2210))
          (PORT IN3 (582:666:752)(559:630:703))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x138y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1364_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1732:1948:2168)(1824:2024:2228))
          (PORT IN7 (1094:1244:1397)(1138:1277:1420))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x135y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1365_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1829:2018:2210)(1896:2074:2255))
          (PORT IN3 (1229:1392:1559)(1233:1378:1527))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x135y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1366_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1412:1572:1734)(1477:1615:1757))
          (PORT IN7 (1154:1323:1494)(1179:1344:1510))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x135y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1367_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1857:2065:2280)(1920:2120:2326))
          (PORT IN3 (1233:1397:1563)(1237:1379:1526))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x137y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1368_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1396:1578:1763)(1441:1602:1765))
          (PORT IN7 (790:900:1013)(789:889:991))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x133y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1369_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1466:1615:1768)(1503:1646:1793))
          (PORT IN3 (1258:1433:1613)(1315:1485:1659))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x135y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1370_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1262:1410:1560)(1310:1444:1582))
          (PORT IN7 (987:1108:1231)(1033:1151:1271))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x136y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1371_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1404:1587:1772)(1452:1614:1779))
          (PORT IN3 (1048:1187:1328)(1039:1154:1273))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x139y59
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1372_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (372:429:487)(345:390:436))
          (PORT IN8 (927:1055:1185)(953:1072:1195))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x85y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1373_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1449:1591:1736)(1518:1647:1779))
          (PORT IN2 (1933:2116:2301)(2034:2199:2366))
          (PORT IN4 (2132:2338:2550)(2234:2422:2612))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x115y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1374_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (580:668:758)(581:658:736))
          (PORT IN8 (754:860:970)(786:891:998))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x90y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1375_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (906:1013:1123)(904:1003:1102))
          (PORT IN6 (1328:1502:1679)(1410:1577:1748))
          (PORT IN7 (1795:2007:2224)(1830:2025:2226))
          (PORT IN8 (1227:1408:1593)(1268:1430:1596))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x80y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1376_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1379:1534:1693)(1382:1516:1653))
          (PORT IN7 (1784:2006:2231)(1879:2086:2294))
          (PORT IN8 (1890:2111:2339)(1959:2172:2393))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x87y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1377_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1103:1254:1407)(1164:1307:1454))
          (PORT IN4 (1309:1470:1634)(1381:1536:1695))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x132y60
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1378_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1408:1575:1745)(1418:1571:1729))
          (PORT IN3 (577:661:745)(587:666:747))
          (PORT IN6 (905:1026:1150)(926:1043:1162))
          (PORT IN8 (558:638:720)(556:628:700))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///AND/    Pos: x131y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1379_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1368:1564:1761)(1445:1618:1794))
          (PORT IN2 (574:660:747)(576:657:739))
          (PORT IN3 (545:632:720)(517:587:660))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x119y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1380_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1643:1854:2068)(1724:1926:2133))
          (PORT IN6 (934:1061:1190)(972:1094:1217))
          (PORT IN8 (554:639:725)(568:650:733))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x78y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1381_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2989:3222:3459)(3098:3301:3511))
          (PORT IN6 (1599:1771:1946)(1670:1821:1976))
          (PORT IN7 (1980:2193:2408)(2098:2301:2506))
          (PORT IN8 (1985:2200:2418)(2091:2297:2506))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x139y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1382_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1143:1264:1386)(1169:1277:1388))
          (PORT IN3 (1082:1210:1342)(1114:1228:1344))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_ORAND////    Pos: x128y59
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1383_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1223:1377:1537)(1235:1384:1537))
          (PORT IN3 (3365:3626:3893)(3538:3774:4014))
          (PORT IN7 (1266:1405:1548)(1279:1396:1514))
          (PORT IN8 (718:825:934)(724:824:926))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x65y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1384_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (587:662:739)(582:642:704))
          (PORT IN7 (915:1031:1149)(906:1010:1116))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x64y59
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1385_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (372:431:492)(341:387:433))
          (PORT IN3 (921:1034:1149)(909:1009:1110))
          (PORT IN4 (1392:1562:1736)(1466:1624:1788))
          (PORT IN6 (794:894:997)(806:900:996))
          (PORT IN7 (1564:1749:1939)(1624:1797:1974))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x87y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1386_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1702:1936:2174)(1717:1924:2134))
          (PORT IN2 (1682:1927:2177)(1713:1939:2173))
          (PORT IN3 (1792:1990:2194)(1875:2058:2247))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x82y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1387_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1402:1554:1708)(1415:1544:1677))
          (PORT IN7 (1921:2167:2418)(2026:2255:2485))
          (PORT IN8 (2024:2245:2474)(2097:2311:2530))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x73y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1388_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1519:1693:1870)(1598:1758:1920))
          (PORT IN4 (787:889:994)(806:901:997))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x81y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1389_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1048:1201:1357)(1089:1238:1392))
          (PORT IN8 (913:1031:1152)(954:1071:1189))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x89y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1390_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1398:1585:1776)(1450:1631:1815))
          (PORT IN2 (1147:1278:1411)(1162:1282:1403))
          (PORT IN3 (1473:1649:1831)(1516:1672:1831))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x89y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1391_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1629:1809:1994)(1702:1869:2044))
          (PORT IN6 (1507:1728:1952)(1531:1730:1935))
          (PORT IN7 (1701:1911:2124)(1777:1978:2182))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x83y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1392_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (744:856:972)(760:866:973))
          (PORT IN4 (1250:1421:1595)(1309:1473:1640))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x81y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1393_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1412:1560:1713)(1438:1571:1706))
          (PORT IN2 (364:420:478)(343:386:430))
          (PORT IN3 (415:478:542)(392:446:501))
          (PORT IN4 (549:628:709)(566:643:721))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x87y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1394_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1549:1755:1965)(1562:1742:1926))
          (PORT IN6 (1751:1945:2142)(1830:2018:2209))
          (PORT IN7 (1876:2089:2307)(1954:2161:2371))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x81y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1395_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1175:1328:1485)(1189:1334:1483))
          (PORT IN8 (1155:1287:1422)(1164:1278:1396))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x90y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1396_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1519:1710:1903)(1578:1761:1947))
          (PORT IN6 (1784:1978:2176)(1865:2048:2234))
          (PORT IN7 (1550:1735:1923)(1658:1837:2020))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x87y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1397_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (858:973:1092)(834:930:1029))
          (PORT IN2 (1501:1664:1832)(1539:1694:1852))
          (PORT IN3 (1518:1690:1867)(1576:1739:1906))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x82y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1398_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1447:1613:1783)(1501:1662:1827))
          (PORT IN2 (577:657:739)(593:669:746))
          (PORT IN3 (1300:1473:1651)(1364:1538:1714))
          (PORT IN4 (1432:1627:1826)(1504:1694:1888))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x89y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1399_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1561:1753:1948)(1653:1832:2014))
          (PORT IN6 (1886:2108:2335)(1928:2124:2324))
          (PORT IN7 (1718:1927:2139)(1839:2044:2254))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x79y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1400_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1430:1609:1791)(1444:1604:1766))
          (PORT IN4 (1445:1612:1785)(1533:1696:1861))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x88y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1401_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1578:1790:2006)(1643:1851:2063))
          (PORT IN2 (1531:1720:1913)(1586:1769:1957))
          (PORT IN3 (1320:1475:1636)(1339:1471:1605))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x90y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1402_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2085:2309:2538)(2152:2364:2583))
          (PORT IN6 (1324:1484:1646)(1346:1489:1633))
          (PORT IN7 (1430:1633:1838)(1494:1677:1864))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x82y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1403_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1779:1969:2165)(1843:2023:2207))
          (PORT IN2 (3051:3413:3782)(3164:3496:3837))
          (PORT IN3 (389:445:502)(390:439:490))
          (PORT IN4 (578:657:737)(585:661:739))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x85y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1404_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (881:1016:1154)(872:987:1104))
          (PORT IN6 (1237:1397:1561)(1276:1425:1580))
          (PORT IN7 (559:627:697)(546:605:665))
          (PORT IN8 (1033:1160:1290)(1081:1201:1325))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x72y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1405_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1059:1211:1367)(1072:1215:1360))
          (PORT IN2 (1492:1659:1828)(1511:1658:1806))
          (PORT IN3 (936:1062:1192)(943:1062:1183))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x78y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1406_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1362:1540:1721)(1409:1563:1723))
          (PORT IN7 (1933:2155:2380)(2024:2229:2440))
          (PORT IN8 (1861:2081:2309)(1922:2133:2352))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x74y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1407_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (772:883:995)(773:871:971))
          (PORT IN2 (1359:1559:1761)(1406:1597:1791))
          (PORT IN3 (1067:1193:1322)(1059:1164:1273))
          (PORT IN4 (1229:1396:1566)(1240:1378:1520))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x90y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1408_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1609:1796:1987)(1685:1865:2052))
          (PORT IN2 (1161:1336:1515)(1157:1311:1468))
          (PORT IN3 (1322:1483:1645)(1364:1517:1674))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x95y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1409_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1941:2152:2371)(1989:2189:2392))
          (PORT IN6 (1519:1711:1907)(1565:1751:1942))
          (PORT IN7 (1637:1833:2034)(1703:1899:2099))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x87y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1410_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1588:1780:1976)(1626:1803:1982))
          (PORT IN3 (1480:1644:1813)(1547:1706:1868))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x86y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1411_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1162:1290:1421)(1172:1293:1419))
          (PORT IN6 (1410:1592:1779)(1472:1648:1830))
          (PORT IN7 (750:843:938)(761:848:936))
          (PORT IN8 (1223:1376:1532)(1297:1446:1599))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x87y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1412_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (588:661:735)(604:667:731))
          (PORT IN2 (1884:2151:2423)(1961:2206:2457))
          (PORT IN3 (1409:1604:1803)(1498:1688:1881))
          (PORT IN4 (1534:1716:1903)(1612:1789:1972))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x98y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1413_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1474:1635:1801)(1523:1678:1837))
          (PORT IN2 (1481:1628:1777)(1535:1669:1805))
          (PORT IN3 (2561:2828:3102)(2590:2819:3056))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x82y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1414_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (846:958:1074)(829:922:1016))
          (PORT IN6 (1180:1318:1460)(1156:1278:1405))
          (PORT IN7 (1438:1630:1824)(1519:1704:1894))
          (PORT IN8 (1109:1248:1390)(1182:1324:1468))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x89y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1415_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1078:1209:1343)(1094:1214:1339))
          (PORT IN6 (1398:1562:1728)(1425:1568:1715))
          (PORT IN7 (2201:2452:2708)(2346:2581:2824))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x92y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1416_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1209:1374:1544)(1218:1365:1515))
          (PORT IN2 (1730:1943:2160)(1815:2029:2246))
          (PORT IN3 (1514:1705:1899)(1553:1734:1916))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x78y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1417_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (562:636:712)(550:612:676))
          (PORT IN6 (550:629:709)(541:614:690))
          (PORT IN7 (1468:1663:1864)(1524:1722:1923))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x74y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1418_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (613:697:782)(606:685:765))
          (PORT IN2 (1437:1612:1792)(1504:1671:1840))
          (PORT IN3 (1048:1191:1337)(1027:1143:1262))
          (PORT IN4 (1216:1393:1573)(1212:1355:1501))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x90y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1419_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1374:1574:1777)(1381:1558:1738))
          (PORT IN2 (1197:1326:1457)(1220:1337:1455))
          (PORT IN3 (1729:1952:2181)(1778:1988:2202))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x82y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1420_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1169:1332:1499)(1154:1287:1422))
          (PORT IN6 (1010:1141:1275)(1012:1131:1254))
          (PORT IN7 (1381:1577:1777)(1402:1584:1769))
          (PORT IN8 (1327:1481:1639)(1358:1498:1643))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x90y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1421_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1384:1572:1765)(1399:1571:1746))
          (PORT IN6 (1657:1867:2081)(1742:1948:2158))
          (PORT IN7 (1356:1521:1689)(1402:1558:1721))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x93y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1422_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1275:1417:1565)(1285:1410:1539))
          (PORT IN2 (1294:1462:1634)(1312:1459:1611))
          (PORT IN3 (1388:1554:1724)(1418:1575:1738))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x75y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1423_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1239:1416:1594)(1303:1474:1651))
          (PORT IN2 (1190:1366:1544)(1222:1387:1554))
          (PORT IN3 (1201:1352:1506)(1215:1346:1483))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x78y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1424_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1647:1869:2097)(1697:1898:2102))
          (PORT IN3 (1152:1299:1449)(1207:1348:1494))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x87y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1425_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1378:1580:1784)(1402:1589:1780))
          (PORT IN2 (1056:1188:1324)(1064:1186:1311))
          (PORT IN3 (1850:2091:2337)(1886:2100:2318))
          (PORT IN4 (1434:1628:1826)(1519:1707:1897))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x91y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1426_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (877:1015:1154)(875:1002:1133))
          (PORT IN6 (1409:1555:1704)(1447:1577:1711))
          (PORT IN7 (1661:1855:2055)(1679:1850:2027))
          (PORT IN8 (1379:1539:1703)(1453:1605:1760))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x77y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1427_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (381:439:498)(380:434:488))
          (PORT IN2 (1915:2180:2449)(2016:2259:2504))
          (PORT IN3 (1104:1260:1417)(1136:1285:1436))
          (PORT IN4 (1256:1413:1572)(1279:1426:1576))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x90y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1428_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1572:1787:2007)(1606:1807:2012))
          (PORT IN2 (1352:1516:1684)(1393:1551:1713))
          (PORT IN3 (1185:1329:1476)(1230:1356:1485))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x79y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1429_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (542:622:703)(512:574:637))
          (PORT IN6 (374:431:490)(354:401:449))
          (PORT IN7 (755:864:977)(765:866:970))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x80y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1430_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1666:1852:2041)(1692:1863:2038))
          (PORT IN6 (2092:2363:2639)(2134:2377:2625))
          (PORT IN7 (768:875:983)(786:886:986))
          (PORT IN8 (594:674:756)(610:688:767))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x92y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1431_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1885:2094:2310)(1984:2182:2387))
          (PORT IN2 (1347:1513:1682)(1434:1592:1754))
          (PORT IN3 (1621:1810:2001)(1697:1875:2058))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x93y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1432_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1220:1385:1550)(1234:1385:1539))
          (PORT IN6 (1158:1308:1460)(1236:1382:1531))
          (PORT IN7 (1663:1874:2089)(1756:1963:2177))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x75y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1433_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (773:879:989)(792:896:1000))
          (PORT IN2 (1140:1280:1425)(1186:1315:1445))
          (PORT IN3 (1018:1153:1290)(1012:1127:1246))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x90y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1434_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1804:2015:2231)(1901:2110:2326))
          (PORT IN6 (1963:2193:2427)(2034:2255:2478))
          (PORT IN7 (1831:2049:2271)(1862:2060:2264))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///ORAND/    Pos: x65y63
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1435_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (927:1065:1205)(955:1082:1213))
          (PORT IN2 (1527:1723:1921)(1616:1811:2010))
          (PORT IN3 (936:1053:1174)(965:1076:1191))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x68y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1436_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (421:485:550)(407:463:520))
          (PORT IN7 (759:867:978)(778:877:979))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x125y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1437_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1905:2155:2413)(1950:2169:2394))
          (PORT IN4 (1880:2069:2264)(1953:2128:2307))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x116y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1438_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (743:853:964)(751:849:949))
          (PORT IN2 (1550:1731:1916)(1580:1738:1898))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_///AND/    Pos: x135y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1439_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1274:1446:1620)(1359:1538:1718))
          (PORT IN4 (1270:1433:1598)(1335:1478:1625))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_ORAND////    Pos: x137y70
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1440_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1527:1708:1893)(1537:1702:1873))
          (PORT IN6 (2161:2390:2625)(2256:2471:2689))
          (PORT IN7 (2695:2926:3164)(2840:3055:3274))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x78y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1441_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1776:1969:2168)(1812:1974:2140))
          (PORT IN4 (1631:1853:2079)(1715:1934:2155))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///ORAND/    Pos: x131y63
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1442_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (375:433:492)(355:401:447))
          (PORT IN2 (2556:2845:3141)(2672:2943:3220))
          (PORT IN3 (2971:3243:3520)(3078:3310:3548))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_ORAND////    Pos: x135y69
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1443_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1535:1741:1951)(1590:1775:1965))
          (PORT IN6 (1959:2162:2370)(2071:2259:2451))
          (PORT IN7 (1633:1812:1996)(1657:1814:1975))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x119y72
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1445_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1877:2072:2273)(1931:2107:2285))
          (PORT IN5 (739:848:958)(723:816:911))
          (PORT IN6 (1841:2052:2266)(1932:2132:2334))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4a////    Pos: x127y71
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1446_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1830:2042:2258)(1922:2117:2316))
          (PORT IN3 (723:835:949)(709:804:901))
          (PORT IN4 (1327:1492:1658)(1403:1558:1717))
          (PORT IN6 (1924:2136:2349)(1992:2190:2392))
          (PORT IN8 (1279:1441:1607)(1306:1463:1626))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x136y71
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1447_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1034:1185:1339)(1057:1189:1324))
          (PORT IN2 (2172:2415:2663)(2284:2517:2755))
          (PORT IN4 (2098:2346:2598)(2153:2378:2609))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX4a////    Pos: x134y71
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1449_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (858:979:1102)(887:994:1101))
          (PORT IN4 (1465:1645:1830)(1560:1736:1915))
          (PORT IN6 (1750:1928:2112)(1869:2044:2223))
          (PORT IN8 (2463:2720:2983)(2587:2842:3103))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x117y72
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1450_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1504:1668:1837)(1551:1711:1874))
          (PORT IN3 (1385:1546:1711)(1420:1567:1717))
          (PORT IN5 (757:856:957)(751:836:923))
          (PORT IN6 (2116:2313:2515)(2164:2334:2510))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x108y65
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1451_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1742:1900:2063)(1803:1943:2087))
          (PORT IN6 (416:479:543)(405:459:515))
          (PORT IN8 (1265:1389:1516)(1293:1404:1518))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x120y70
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1452_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (778:888:1002)(777:877:979))
          (PORT IN6 (1873:2118:2366)(1918:2137:2361))
          (PORT IN8 (1505:1710:1919)(1542:1736:1934))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x106y66
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1453_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (405:460:515)(386:435:484))
          (PORT IN4 (587:682:778)(577:662:748))
          (PORT IN5 (581:658:738)(565:628:692))
          (PORT IN7 (396:456:517)(380:433:486))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x71y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1454_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (743:856:973)(737:833:931))
          (PORT IN8 (1329:1476:1626)(1343:1475:1611))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x120y59
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1455_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1595:1792:1992)(1629:1810:1998))
          (PORT IN3 (1423:1620:1822)(1439:1619:1803))
          (PORT IN4 (1044:1169:1298)(1051:1156:1264))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX4a////    Pos: x123y72
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1456_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1922:2149:2380)(1964:2158:2354))
          (PORT IN3 (743:850:959)(754:853:953))
          (PORT IN4 (1314:1459:1607)(1356:1494:1635))
          (PORT IN6 (1533:1733:1938)(1557:1727:1901))
          (PORT IN8 (2207:2434:2667)(2324:2538:2760))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x85y62
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1457_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1455:1625:1798)(1527:1687:1851))
          (PORT IN7 (1022:1157:1296)(1019:1141:1265))
          (PORT IN8 (2189:2402:2622)(2290:2492:2700))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x111y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1458_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1761:1986:2216)(1818:2041:2268))
          (PORT IN2 (1422:1572:1724)(1506:1636:1769))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_ORAND////    Pos: x118y71
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1459_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (883:1015:1150)(885:1002:1121))
          (PORT IN2 (1049:1170:1294)(1104:1224:1345))
          (PORT IN4 (1390:1581:1776)(1438:1617:1800))
          (PORT IN7 (1137:1297:1460)(1183:1339:1498))
          (PORT IN8 (912:1026:1143)(933:1037:1143))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x93y86
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1460_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (3854:4242:4642)(4085:4452:4826))
          (PORT IN3 (1582:1784:1989)(1667:1881:2098))
          (PORT IN7 (943:1078:1214)(957:1077:1200))
          (PORT IN8 (2074:2305:2541)(2184:2400:2619))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x79y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1461_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1020:1158:1300)(1005:1125:1247))
          (PORT IN2 (1715:1950:2189)(1747:1951:2161))
          (PORT IN3 (2170:2424:2685)(2216:2446:2683))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_ORAND////    Pos: x95y84
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1462_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1144:1272:1403)(1174:1300:1430))
          (PORT IN2 (1646:1877:2115)(1699:1916:2135))
          (PORT IN3 (1404:1580:1761)(1486:1667:1854))
          (PORT IN7 (394:454:516)(361:408:455))
          (PORT IN8 (2084:2319:2560)(2189:2408:2627))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x78y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1464_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (563:645:728)(586:667:749))
          (PORT IN2 (1854:2056:2263)(1870:2048:2229))
          (PORT IN3 (934:1066:1199)(955:1077:1201))
          (PORT IN4 (1087:1221:1357)(1100:1222:1346))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x82y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1465_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1190:1344:1501)(1180:1311:1445))
          (PORT IN6 (875:1004:1136)(905:1027:1153))
          (PORT IN7 (1052:1197:1344)(1076:1214:1358))
          (PORT IN8 (738:832:928)(765:854:943))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x79y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1466_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1831:2078:2331)(1899:2129:2362))
          (PORT IN3 (742:858:977)(735:831:929))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x90y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1467_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1379:1572:1769)(1438:1628:1821))
          (PORT IN2 (1593:1767:1948)(1649:1820:1997))
          (PORT IN3 (2150:2416:2685)(2275:2535:2803))
          (PORT IN4 (1098:1233:1370)(1118:1247:1378))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX4a////    Pos: x105y61
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1468_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (390:451:513)(364:413:462))
          (PORT IN2 (1256:1437:1622)(1340:1516:1696))
          (PORT IN5 (1402:1569:1740)(1479:1636:1797))
          (PORT IN7 (1507:1680:1858)(1546:1711:1880))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x67y92
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1469_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (728:836:945)(729:824:923))
          (PORT IN7 (1056:1180:1306)(1078:1189:1301))
          (PORT IN8 (1106:1257:1410)(1160:1301:1446))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x81y98
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1470_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1050:1172:1295)(1080:1187:1298))
          (PORT IN6 (737:853:971)(743:846:953))
          (PORT IN7 (374:429:486)(352:396:441))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x68y93
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1471_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (729:812:897)(735:809:885))
          (PORT IN4 (1068:1216:1366)(1078:1215:1355))
          (PORT IN5 (956:1081:1208)(1008:1128:1251))
          (PORT IN7 (372:429:488)(348:395:444))
          (PORT IN8 (861:955:1052)(886:974:1064))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x68y96
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1473_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (602:677:753)(585:643:704))
          (PORT IN3 (956:1086:1221)(979:1104:1230))
          (PORT IN4 (1184:1353:1526)(1200:1353:1510))
          (PORT IN6 (861:990:1121)(893:1005:1120))
          (PORT IN8 (1413:1579:1746)(1423:1575:1730))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x70y80
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1475_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (726:828:932)(744:836:928))
          (PORT IN2 (1077:1233:1393)(1106:1246:1390))
          (PORT IN3 (1435:1599:1769)(1424:1566:1713))
          (PORT IN4 (901:997:1095)(927:1018:1109))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x67y88
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1476_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1228:1381:1538)(1292:1431:1575))
          (PORT IN6 (560:646:734)(533:599:667))
          (PORT IN7 (932:1065:1200)(956:1082:1209))
          (PORT IN8 (738:841:946)(757:852:947))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x69y90
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1477_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1189:1329:1471)(1213:1334:1459))
          (PORT IN6 (913:1032:1152)(946:1064:1184))
          (PORT IN8 (707:811:919)(696:785:876))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x68y88
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1478_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (602:685:769)(586:654:724))
          (PORT IN2 (1487:1678:1872)(1511:1682:1855))
          (PORT IN6 (389:455:523)(379:434:489))
          (PORT IN7 (1461:1638:1820)(1478:1645:1815))
          (PORT IN8 (1481:1674:1870)(1540:1727:1918))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x68y65
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1480_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1058:1203:1349)(1091:1230:1371))
          (PORT IN7 (1851:2059:2271)(1900:2097:2297))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x83y84
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1481_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (386:452:519)(367:416:466))
          (PORT IN3 (1904:2145:2389)(1967:2191:2418))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x79y64
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1482_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1275:1426:1580)(1272:1406:1543))
          (PORT IN7 (565:643:724)(555:622:690))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x68y83
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1483_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1182:1330:1483)(1229:1362:1496))
          (PORT IN3 (1462:1629:1798)(1510:1665:1827))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x73y60
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1484_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (889:1027:1167)(898:1023:1149))
          (PORT IN6 (1410:1588:1769)(1497:1662:1832))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_XOR////    Pos: x74y60
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1485_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (603:685:770)(613:692:774))
          (PORT IN8 (998:1125:1254)(1037:1159:1285))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x70y70
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1486_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (882:1017:1154)(913:1041:1172))
          (PORT IN7 (1306:1453:1603)(1330:1468:1609))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x73y59
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1487_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (606:688:771)(615:693:774))
          (PORT IN3 (719:833:948)(738:842:948))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///XOR/    Pos: x109y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1488_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1539:1704:1872)(1604:1762:1924))
          (PORT IN3 (1695:1879:2066)(1792:1953:2119))
          (PORT IN4 (1275:1440:1610)(1313:1476:1643))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x125y94
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1489_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (857:968:1081)(859:956:1055))
          (PORT IN4 (730:812:897)(737:815:895))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x125y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1490_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (571:648:727)(578:653:729))
          (PORT IN2 (1924:2138:2357)(1987:2195:2408))
          (PORT IN3 (1986:2193:2406)(2056:2256:2459))
          (PORT IN4 (1192:1314:1438)(1215:1322:1433))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x134y98
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1491_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1095:1225:1356)(1155:1274:1397))
          (PORT IN3 (1414:1602:1791)(1477:1647:1822))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x127y84
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1492_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1024:1150:1278)(1040:1152:1265))
          (PORT IN7 (1314:1493:1675)(1377:1545:1717))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x119y75
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1493_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (882:999:1119)(885:981:1080))
          (PORT IN4 (862:1002:1144)(857:975:1096))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x97y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1494_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (418:487:556)(411:474:538))
          (PORT IN6 (996:1093:1193)(1003:1085:1169))
          (PORT IN7 (2139:2366:2598)(2250:2471:2697))
          (PORT IN8 (2427:2662:2902)(2539:2769:3001))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x79y68
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1495_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (389:449:511)(385:436:488))
          (PORT IN3 (935:1075:1217)(923:1037:1153))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x137y89
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1496_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (911:1017:1127)(906:992:1081))
          (PORT IN7 (1295:1465:1640)(1356:1527:1700))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x131y88
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1497_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1298:1442:1592)(1318:1453:1594))
          (PORT IN4 (1137:1273:1411)(1166:1296:1430))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x133y89
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1498_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1453:1643:1835)(1549:1741:1936))
          (PORT IN2 (583:665:749)(592:670:749))
          (PORT IN3 (574:659:745)(573:648:724))
          (PORT IN4 (1563:1787:2015)(1581:1786:1996))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x132y96
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1499_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1597:1785:1977)(1645:1835:2030))
          (PORT IN6 (1082:1226:1373)(1071:1191:1313))
          (PORT IN7 (440:499:559)(422:473:526))
          (PORT IN8 (1424:1585:1749)(1469:1613:1762))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x135y77
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1500_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1756:1972:2192)(1794:1997:2200))
          (PORT IN7 (768:878:991)(777:876:976))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x129y66
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1501_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1178:1374:1572)(1232:1398:1567))
          (PORT IN4 (893:1029:1167)(894:1012:1132))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x130y92
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1502_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1247:1417:1591)(1303:1467:1636))
          (PORT IN7 (1216:1366:1521)(1231:1370:1511))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x96y77
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1503_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2024:2208:2397)(2155:2334:2517))
          (PORT IN7 (1411:1532:1656)(1461:1573:1686))
          (PORT IN8 (1349:1542:1738)(1441:1627:1817))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x84y73
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1504_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1584:1796:2010)(1658:1858:2061))
          (PORT IN8 (1825:2021:2220)(1906:2100:2296))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x83y82
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1505_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (544:619:697)(530:597:667))
          (PORT IN2 (581:664:748)(574:639:705))
          (PORT IN3 (1655:1847:2046)(1690:1873:2061))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x82y65
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1506_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (745:847:951)(751:841:933))
          (PORT IN6 (755:857:960)(785:879:975))
          (PORT IN7 (1215:1380:1549)(1269:1435:1606))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x66y88
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1507_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1099:1236:1378)(1103:1222:1345))
          (PORT IN4 (900:1016:1136)(883:990:1099))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x75y59
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1508_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (756:859:965)(770:864:960))
          (PORT IN6 (550:626:705)(544:614:685))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///XOR/    Pos: x74y59
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1509_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1419:1600:1784)(1433:1590:1749))
          (PORT IN3 (923:1053:1186)(957:1083:1211))
          (PORT IN4 (976:1101:1227)(1006:1124:1245))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x70y71
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1510_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1136:1270:1407)(1169:1301:1435))
          (PORT IN7 (1298:1437:1579)(1325:1449:1577))
          (PORT IN8 (907:1029:1153)(926:1039:1155))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x72y60
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1511_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1268:1433:1603)(1272:1421:1574))
          (PORT IN2 (1230:1385:1543)(1263:1413:1566))
          (PORT IN3 (398:464:531)(393:454:515))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///XOR/    Pos: x104y89
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1512_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1530:1765:2001)(1595:1797:2005))
          (PORT IN2 (1479:1649:1823)(1496:1640:1788))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_XOR////    Pos: x131y98
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1513_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1448:1631:1819)(1485:1654:1825))
          (PORT IN6 (1304:1478:1656)(1347:1517:1692))
          (PORT IN8 (1561:1725:1893)(1611:1767:1925))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x122y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1514_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1181:1354:1532)(1178:1332:1489))
          (PORT IN2 (566:654:743)(550:622:696))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_XOR////    Pos: x119y102
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1515_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1109:1263:1421)(1159:1310:1464))
          (PORT IN6 (1512:1701:1894)(1542:1719:1901))
          (PORT IN7 (1895:2125:2360)(1926:2132:2343))
          (PORT IN8 (1901:2132:2367)(2003:2231:2465))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x132y92
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1516_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1463:1604:1751)(1512:1641:1774))
          (PORT IN2 (1463:1635:1811)(1520:1685:1854))
          (PORT IN3 (1236:1407:1581)(1282:1446:1614))
          (PORT IN4 (1592:1797:2007)(1657:1861:2069))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x117y73
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1517_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1609:1833:2062)(1641:1844:2051))
          (PORT IN3 (1714:1923:2136)(1808:2005:2203))
          (PORT IN4 (1304:1460:1619)(1317:1450:1589))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x82y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1518_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1091:1226:1362)(1105:1223:1344))
          (PORT IN3 (916:1048:1183)(920:1042:1166))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x72y68
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1519_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (958:1069:1181)(975:1075:1177))
          (PORT IN7 (572:657:743)(560:635:712))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x132y91
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1520_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (908:1039:1173)(934:1058:1186))
          (PORT IN6 (1034:1155:1279)(1082:1196:1314))
          (PORT IN7 (1431:1609:1792)(1449:1614:1782))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x130y88
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1521_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1289:1462:1638)(1325:1496:1671))
          (PORT IN3 (1429:1619:1812)(1448:1628:1810))
          (PORT IN4 (2156:2399:2647)(2264:2484:2711))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x125y95
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1522_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1617:1790:1966)(1700:1862:2031))
          (PORT IN7 (1204:1367:1532)(1201:1346:1494))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x116y97
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1523_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (602:679:759)(593:658:725))
          (PORT IN8 (1519:1693:1868)(1598:1769:1942))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x126y82
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1524_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1157:1305:1455)(1197:1349:1502))
          (PORT IN2 (2054:2315:2579)(2120:2350:2587))
          (PORT IN3 (1458:1610:1767)(1489:1629:1771))
          (PORT IN4 (1928:2169:2416)(2017:2260:2506))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x126y70
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1525_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (903:1037:1174)(927:1056:1187))
          (PORT IN6 (1218:1356:1497)(1273:1400:1532))
          (PORT IN7 (1786:2019:2256)(1878:2095:2318))
          (PORT IN8 (1785:2020:2260)(1876:2119:2367))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x130y93
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1526_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2444:2731:3024)(2560:2836:3117))
          (PORT IN6 (2267:2567:2873)(2383:2687:2997))
          (PORT IN7 (1207:1369:1534)(1229:1378:1528))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x82y76
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1527_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (940:1071:1206)(963:1091:1221))
          (PORT IN7 (1786:2015:2246)(1904:2129:2360))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x66y90
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1528_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1034:1164:1298)(1046:1169:1295))
          (PORT IN4 (591:676:762)(571:638:707))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x79y96
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1529_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1270:1421:1573)(1308:1447:1590))
          (PORT IN2 (783:880:978)(798:887:980))
          (PORT IN3 (933:1062:1195)(961:1088:1218))
          (PORT IN4 (575:658:743)(560:629:701))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x67y93
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1530_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1061:1197:1336)(1069:1189:1313))
          (PORT IN4 (755:871:990)(757:859:962))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x69y94
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1531_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1200:1358:1522)(1229:1384:1544))
          (PORT IN4 (717:821:927)(719:816:913))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x71y71
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1532_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (807:918:1030)(823:933:1045))
          (PORT IN4 (1253:1401:1554)(1303:1444:1588))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x70y85
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1533_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (858:985:1114)(885:1003:1122))
          (PORT IN8 (1067:1216:1367)(1101:1242:1386))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x70y91
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1534_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1372:1536:1702)(1418:1566:1719))
          (PORT IN6 (747:844:942)(769:861:955))
          (PORT IN7 (1216:1387:1560)(1206:1350:1496))
          (PORT IN8 (533:614:698)(509:571:635))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x67y87
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1535_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1315:1493:1674)(1335:1504:1676))
          (PORT IN8 (1434:1617:1802)(1465:1641:1821))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x69y65
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1536_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1497:1664:1834)(1513:1669:1829))
          (PORT IN3 (581:668:757)(583:663:743))
          (PORT IN4 (1254:1411:1572)(1287:1437:1591))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x86y89
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1537_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1360:1535:1711)(1376:1531:1688))
          (PORT IN8 (1259:1425:1596)(1301:1465:1633))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x79y70
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1538_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1294:1479:1668)(1337:1511:1690))
          (PORT IN4 (1275:1447:1622)(1319:1472:1627))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x68y90
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1539_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1104:1228:1355)(1143:1264:1387))
          (PORT IN7 (1243:1399:1559)(1266:1412:1561))
          (PORT IN8 (1249:1409:1576)(1273:1433:1596))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x71y59
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1540_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1209:1347:1490)(1213:1340:1472))
          (PORT IN2 (386:442:498)(358:403:448))
          (PORT IN3 (1413:1588:1767)(1496:1671:1848))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x80y60
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1541_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1323:1488:1656)(1374:1533:1697))
          (PORT IN7 (622:695:770)(617:681:746))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x70y69
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1542_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1098:1232:1372)(1111:1240:1372))
          (PORT IN6 (899:1032:1169)(927:1056:1188))
          (PORT IN7 (1487:1656:1831)(1526:1690:1858))
          (PORT IN8 (880:1018:1158)(888:1012:1140))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x71y60
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1543_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (883:999:1119)(858:947:1039))
          (PORT IN8 (374:435:496)(369:426:484))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x97y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1544_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2494:2829:3169)(2591:2913:3241))
          (PORT IN2 (1973:2235:2506)(2026:2275:2531))
          (PORT IN4 (1905:2162:2424)(2003:2259:2519))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x132y97
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1545_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1801:2002:2208)(1871:2069:2271))
          (PORT IN6 (1261:1412:1566)(1302:1448:1598))
          (PORT IN7 (1431:1615:1803)(1475:1652:1835))
          (PORT IN8 (1430:1611:1795)(1481:1655:1831))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x122y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1546_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (362:417:472)(335:379:423))
          (PORT IN2 (724:834:948)(727:824:924))
          (PORT IN4 (891:1007:1125)(890:994:1102))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x114y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1547_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (899:1034:1172)(912:1040:1170))
          (PORT IN7 (778:881:987)(797:898:1001))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x122y87
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1548_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1088:1210:1337)(1085:1193:1303))
          (PORT IN8 (1223:1381:1542)(1271:1413:1560))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x113y75
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1549_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (549:634:721)(533:609:686))
          (PORT IN6 (1639:1835:2037)(1694:1875:2063))
          (PORT IN7 (590:662:736)(571:630:690))
          (PORT IN8 (575:651:727)(556:618:681))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x86y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1550_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1055:1206:1359)(1070:1201:1333))
          (PORT IN7 (394:456:518)(362:408:456))
          (PORT IN8 (1415:1591:1768)(1481:1655:1831))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x71y65
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1551_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1438:1622:1810)(1494:1674:1858))
          (PORT IN3 (1167:1320:1477)(1206:1356:1510))
          (PORT IN4 (1441:1615:1793)(1453:1606:1765))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x131y91
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1552_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1809:2013:2222)(1854:2049:2250))
          (PORT IN6 (1980:2203:2429)(2054:2274:2500))
          (PORT IN7 (1387:1547:1710)(1383:1524:1669))
          (PORT IN8 (692:775:860)(670:738:807))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x132y86
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1553_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (860:967:1076)(842:936:1032))
          (PORT IN2 (898:1003:1111)(902:997:1095))
          (PORT IN3 (855:964:1077)(842:938:1037))
          (PORT IN4 (2464:2734:3012)(2575:2817:3066))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x127y93
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1554_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2863:3195:3537)(3062:3391:3730))
          (PORT IN7 (1591:1828:2070)(1635:1850:2070))
          (PORT IN8 (1598:1829:2062)(1666:1890:2118))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x124y98
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1555_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1343:1516:1692)(1374:1532:1693))
          (PORT IN3 (556:636:719)(537:605:675))
          (PORT IN4 (1581:1781:1985)(1585:1761:1942))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x121y79
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1556_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2159:2415:2679)(2265:2506:2752))
          (PORT IN4 (1030:1169:1311)(1020:1140:1261))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x120y72
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1557_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1065:1201:1340)(1060:1179:1301))
          (PORT IN8 (1112:1248:1388)(1142:1265:1393))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x132y95
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1558_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2100:2339:2583)(2185:2407:2634))
          (PORT IN2 (2787:3154:3529)(2963:3349:3741))
          (PORT IN3 (1773:2009:2248)(1854:2085:2320))
          (PORT IN4 (1297:1443:1591)(1313:1438:1566))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x82y74
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1559_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1599:1813:2032)(1667:1881:2099))
          (PORT IN6 (1122:1253:1388)(1136:1258:1385))
          (PORT IN7 (1853:2062:2276)(1983:2194:2410))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x67y89
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1560_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (402:461:520)(392:441:492))
          (PORT IN3 (2000:2192:2390)(2055:2236:2420))
          (PORT IN4 (657:745:834)(666:749:834))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x81y102
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1561_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (883:1014:1146)(904:1020:1140))
          (PORT IN7 (1712:1929:2150)(1789:1992:2197))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x72y93
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1562_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1398:1566:1737)(1416:1570:1728))
          (PORT IN7 (542:629:718)(518:584:651))
          (PORT IN8 (558:640:722)(578:655:732))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x70y95
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1563_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1034:1168:1308)(1051:1180:1313))
          (PORT IN3 (884:1018:1155)(876:990:1108))
          (PORT IN4 (550:631:714)(540:610:680))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x70y74
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1564_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (406:467:528)(395:448:501))
          (PORT IN7 (766:866:969)(764:847:934))
          (PORT IN8 (772:868:966)(806:898:991))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x78y87
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1565_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (819:920:1023)(825:911:999))
          (PORT IN3 (1424:1614:1808)(1470:1653:1840))
          (PORT IN4 (1461:1641:1822)(1514:1692:1875))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x68y89
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1566_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1011:1139:1269)(1018:1133:1251))
          (PORT IN4 (1356:1519:1686)(1393:1544:1698))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x70y86
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1567_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (398:454:511)(395:445:496))
          (PORT IN7 (1062:1198:1337)(1050:1166:1286))
          (PORT IN8 (1266:1425:1587)(1315:1474:1637))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x69y66
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1568_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1750:1960:2176)(1806:2006:2213))
          (PORT IN2 (1466:1627:1794)(1488:1638:1792))
          (PORT IN3 (388:443:499)(376:424:472))
          (PORT IN4 (1230:1395:1562)(1267:1429:1593))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x88y95
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1569_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1604:1791:1980)(1652:1827:2006))
          (PORT IN3 (1579:1799:2025)(1611:1804:2002))
          (PORT IN4 (735:842:950)(733:824:918))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x84y68
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1570_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1235:1382:1531)(1288:1420:1556))
          (PORT IN7 (1247:1425:1605)(1308:1473:1642))
          (PORT IN8 (729:835:944)(743:840:937))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x70y88
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1571_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (834:936:1041)(842:936:1034))
          (PORT IN2 (1296:1452:1612)(1368:1513:1663))
          (PORT IN3 (1242:1399:1559)(1285:1442:1600))
          (PORT IN4 (747:840:935)(728:814:903))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x75y61
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1572_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (574:655:739)(572:647:722))
          (PORT IN6 (1243:1411:1582)(1293:1458:1625))
          (PORT IN7 (719:826:936)(719:815:913))
          (PORT IN8 (1495:1691:1891)(1575:1765:1959))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x78y61
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1573_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1717:1929:2145)(1777:1973:2174))
          (PORT IN3 (1264:1426:1591)(1322:1482:1644))
          (PORT IN4 (373:430:488)(355:400:446))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x70y67
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1574_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1814:2042:2275)(1859:2060:2265))
          (PORT IN2 (727:828:932)(736:834:933))
          (PORT IN3 (1374:1548:1727)(1424:1585:1747))
          (PORT IN7 (1414:1557:1701)(1439:1566:1696))
          (PORT IN8 (1104:1239:1375)(1139:1265:1394))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x71y62
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1575_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1681:1884:2090)(1758:1958:2165))
          (PORT IN7 (742:851:963)(731:822:916))
          (PORT IN8 (544:638:734)(537:618:701))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x100y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1576_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1040:1179:1321)(1050:1175:1303))
          (PORT IN2 (1009:1133:1258)(1049:1162:1278))
          (PORT IN3 (1273:1445:1621)(1291:1451:1615))
          (PORT IN4 (1073:1209:1347)(1102:1231:1363))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x131y93
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1577_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (729:842:958)(731:835:941))
          (PORT IN3 (766:882:1000)(755:857:962))
          (PORT IN4 (1125:1269:1418)(1127:1264:1404))
          (PORT IN6 (793:915:1039)(791:904:1018))
          (PORT IN8 (658:731:805)(668:731:795))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x124y96
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1578_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1224:1400:1578)(1248:1413:1581))
          (PORT IN6 (1129:1267:1408)(1173:1312:1455))
          (PORT IN7 (1600:1769:1942)(1653:1804:1959))
          (PORT IN8 (1558:1752:1950)(1584:1763:1946))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x110y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1579_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1448:1633:1823)(1502:1678:1859))
          (PORT IN6 (1067:1224:1384)(1077:1223:1372))
          (PORT IN7 (597:680:766)(593:673:755))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x120y88
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1580_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (980:1104:1232)(1028:1149:1273))
          (PORT IN7 (908:1038:1171)(933:1052:1174))
          (PORT IN8 (1552:1693:1837)(1577:1703:1833))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x111y76
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1581_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1192:1315:1442)(1247:1361:1479))
          (PORT IN4 (754:846:939)(752:841:932))
          (PORT IN6 (1739:1946:2157)(1771:1972:2177))
          (PORT IN7 (891:1014:1140)(919:1029:1143))
          (PORT IN8 (545:622:701)(539:608:678))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x88y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1582_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (880:996:1114)(897:1005:1113))
          (PORT IN6 (1710:1922:2136)(1775:1974:2177))
          (PORT IN7 (1266:1444:1626)(1334:1505:1679))
          (PORT IN8 (557:642:728)(554:627:702))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x75y67
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1583_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1236:1396:1559)(1250:1401:1556))
          (PORT IN2 (1020:1166:1315)(1025:1155:1288))
          (PORT IN3 (1100:1259:1422)(1139:1291:1447))
          (PORT IN4 (732:839:947)(741:838:938))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x129y90
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1584_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1078:1217:1358)(1103:1238:1378))
          (PORT IN3 (586:673:761)(580:661:742))
          (PORT IN5 (1207:1376:1549)(1192:1335:1481))
          (PORT IN6 (1001:1124:1249)(1060:1173:1289))
          (PORT IN7 (1497:1673:1852)(1569:1740:1914))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x136y87
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1585_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (740:846:954)(742:840:941))
          (PORT IN2 (609:682:756)(604:668:732))
          (PORT IN4 (1090:1196:1305)(1102:1199:1298))
          (PORT IN7 (938:1074:1212)(962:1090:1219))
          (PORT IN8 (1173:1315:1459)(1177:1306:1438))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x126y96
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1586_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1814:2012:2213)(1921:2111:2309))
          (PORT IN6 (1018:1147:1279)(1072:1198:1326))
          (PORT IN7 (1021:1159:1299)(1007:1125:1245))
          (PORT IN8 (1837:2041:2249)(1892:2090:2293))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x121y94
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1587_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (376:433:490)(345:388:432))
          (PORT IN2 (1224:1363:1505)(1277:1417:1559))
          (PORT IN3 (750:852:954)(780:875:973))
          (PORT IN4 (891:1005:1120)(902:1002:1106))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x115y80
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1588_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1823:2059:2302)(1908:2138:2373))
          (PORT IN3 (1119:1261:1406)(1166:1296:1429))
          (PORT IN4 (1405:1582:1762)(1465:1627:1793))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x120y71
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1589_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (769:872:976)(797:898:1002))
          (PORT IN7 (1252:1406:1562)(1253:1387:1525))
          (PORT IN8 (960:1072:1185)(978:1076:1177))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x127y96
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1590_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1177:1336:1497)(1192:1332:1474))
          (PORT IN3 (1904:2120:2342)(1981:2187:2397))
          (PORT IN4 (738:857:978)(733:835:939))
          (PORT IN5 (1786:2004:2225)(1859:2064:2276))
          (PORT IN6 (1235:1385:1540)(1237:1366:1498))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///XOR/    Pos: x82y74
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1591_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (991:1117:1244)(1014:1134:1256))
          (PORT IN2 (1301:1455:1613)(1336:1486:1642))
          (PORT IN3 (1665:1850:2039)(1776:1959:2147))
          (PORT IN4 (1362:1523:1690)(1377:1527:1681))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x74y92
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1592_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1159:1283:1411)(1188:1309:1432))
          (PORT IN6 (536:616:697)(508:571:635))
          (PORT IN7 (1219:1364:1513)(1220:1355:1492))
          (PORT IN8 (1565:1736:1912)(1611:1781:1955))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x84y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1593_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1338:1478:1618)(1379:1506:1637))
          (PORT IN2 (1005:1138:1275)(1004:1122:1242))
          (PORT IN3 (780:873:966)(777:854:932))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x72y94
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1594_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (762:868:975)(760:859:961))
          (PORT IN6 (1005:1105:1206)(1046:1136:1227))
          (PORT IN7 (782:878:977)(784:871:960))
          (PORT IN8 (1066:1202:1341)(1075:1196:1320))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x73y91
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1595_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1039:1174:1313)(1017:1133:1253))
          (PORT IN2 (1061:1183:1309)(1093:1209:1327))
          (PORT IN3 (1043:1180:1321)(1030:1148:1270))
          (PORT IN4 (1407:1561:1717)(1442:1581:1724))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x70y78
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1596_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1253:1403:1557)(1310:1448:1588))
          (PORT IN6 (566:654:744)(559:635:713))
          (PORT IN7 (1585:1769:1959)(1615:1779:1948))
          (PORT IN8 (568:649:731)(592:669:747))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x72y81
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1597_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1449:1590:1737)(1471:1599:1729))
          (PORT IN2 (1200:1367:1537)(1192:1332:1474))
          (PORT IN3 (1245:1411:1581)(1273:1427:1583))
          (PORT IN4 (577:671:767)(567:645:725))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x75y93
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1598_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1557:1765:1977)(1614:1804:1998))
          (PORT IN7 (1444:1632:1823)(1495:1679:1864))
          (PORT IN8 (1257:1400:1546)(1297:1438:1583))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x72y83
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1599_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1119:1279:1442)(1134:1275:1419))
          (PORT IN6 (905:1041:1181)(938:1064:1192))
          (PORT IN7 (552:632:714)(556:626:698))
          (PORT IN8 (1383:1562:1745)(1383:1540:1700))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x69y73
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1600_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1388:1535:1684)(1414:1536:1661))
          (PORT IN7 (1559:1731:1907)(1625:1786:1951))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x79y77
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1601_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2018:2244:2477)(2080:2276:2477))
          (PORT IN3 (1094:1243:1396)(1145:1285:1429))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x77y65
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1602_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (916:1060:1207)(922:1052:1184))
          (PORT IN8 (1098:1261:1428)(1113:1259:1410))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x69y83
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1603_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (903:1026:1153)(912:1030:1151))
          (PORT IN4 (548:629:712)(543:614:687))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x76y60
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1604_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (926:1037:1152)(924:1030:1138))
          (PORT IN4 (1361:1532:1706)(1379:1537:1700))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x76y61
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1605_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1078:1240:1406)(1095:1250:1405))
          (PORT IN3 (1285:1463:1644)(1358:1537:1720))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x69y71
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1606_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1748:1953:2162)(1775:1967:2164))
          (PORT IN6 (1161:1303:1449)(1208:1352:1500))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///XOR/    Pos: x72y59
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1607_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (553:648:745)(548:627:709))
          (PORT IN4 (1647:1834:2024)(1685:1867:2053))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x108y95
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1608_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (950:1086:1224)(968:1088:1209))
          (PORT IN2 (1004:1101:1199)(1010:1100:1193))
          (PORT IN3 (2311:2576:2845)(2415:2646:2884))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///XOR/    Pos: x126y90
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1609_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1393:1569:1750)(1467:1644:1823))
          (PORT IN3 (540:618:696)(528:599:671))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x121y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1610_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (538:628:719)(506:578:652))
          (PORT IN6 (1567:1772:1980)(1656:1853:2054))
          (PORT IN7 (1350:1500:1654)(1353:1482:1613))
          (PORT IN8 (1677:1879:2084)(1702:1889:2079))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x127y97
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1611_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (720:802:884)(714:784:856))
          (PORT IN3 (1454:1606:1761)(1494:1635:1782))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x130y85
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1612_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1529:1733:1940)(1566:1749:1935))
          (PORT IN7 (1071:1223:1379)(1108:1245:1384))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x117y69
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1613_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (780:879:981)(796:890:986))
          (PORT IN7 (2163:2378:2595)(2227:2419:2614))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x101y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1614_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (981:1124:1270)(1005:1140:1277))
          (PORT IN2 (804:903:1005)(809:901:994))
          (PORT IN3 (1428:1588:1752)(1440:1583:1730))
          (PORT IN4 (1671:1828:1988)(1756:1896:2039))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x77y63
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1615_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2305:2550:2802)(2396:2628:2865))
          (PORT IN4 (551:634:719)(542:618:695))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x130y90
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1616_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1242:1394:1551)(1239:1379:1521))
          (PORT IN8 (1234:1399:1567)(1234:1384:1535))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x132y88
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1617_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (411:469:529)(398:450:502))
          (PORT IN4 (1014:1138:1265)(1055:1172:1292))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x129y96
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1618_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (943:1062:1183)(975:1090:1207))
          (PORT IN6 (1368:1532:1699)(1410:1557:1705))
          (PORT IN7 (1360:1540:1725)(1354:1512:1677))
          (PORT IN8 (1520:1688:1857)(1566:1711:1861))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x132y93
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1619_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1089:1210:1335)(1110:1226:1346))
          (PORT IN6 (955:1074:1193)(982:1094:1208))
          (PORT IN7 (2041:2247:2459)(2138:2335:2539))
          (PORT IN8 (1834:2058:2287)(1886:2102:2323))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x132y77
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1620_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1735:1935:2137)(1777:1947:2124))
          (PORT IN7 (1255:1426:1601)(1313:1473:1637))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x115y63
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1621_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1449:1622:1799)(1483:1645:1810))
          (PORT IN4 (1874:2076:2282)(1924:2104:2289))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x129y92
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1622_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1571:1781:1996)(1626:1830:2037))
          (PORT IN4 (705:821:939)(674:760:849))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x94y78
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1623_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (891:1014:1139)(923:1032:1143))
          (PORT IN6 (1382:1551:1724)(1391:1550:1712))
          (PORT IN7 (2087:2297:2512)(2178:2377:2584))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x66y91
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1624_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (872:972:1073)(872:955:1039))
          (PORT IN8 (1511:1708:1907)(1601:1787:1978))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x79y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1625_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (742:853:965)(732:824:918))
          (PORT IN4 (1359:1503:1652)(1397:1526:1658))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x70y94
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1626_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1960:2171:2387)(2049:2253:2462))
          (PORT IN6 (1250:1398:1550)(1297:1438:1582))
          (PORT IN7 (895:1019:1144)(917:1030:1144))
          (PORT IN8 (899:1032:1166)(911:1028:1148))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x70y94
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1627_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (540:619:699)(534:606:679))
          (PORT IN2 (921:1049:1179)(960:1076:1194))
          (PORT IN3 (895:1022:1153)(921:1036:1155))
          (PORT IN4 (1286:1449:1614)(1330:1492:1657))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x68y84
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1628_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1009:1145:1285)(1060:1186:1314))
          (PORT IN2 (568:648:730)(568:636:705))
          (PORT IN4 (1453:1632:1813)(1509:1682:1859))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x77y74
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1629_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1178:1302:1431)(1211:1333:1457))
          (PORT IN4 (1045:1141:1240)(1056:1145:1236))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x74y91
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1630_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1302:1456:1613)(1309:1439:1572))
          (PORT IN6 (1452:1646:1844)(1510:1688:1869))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///XOR/    Pos: x66y83
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1631_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1209:1380:1551)(1189:1330:1475))
          (PORT IN2 (1386:1558:1733)(1419:1584:1751))
          (PORT IN3 (1674:1883:2099)(1749:1960:2176))
          (PORT IN4 (1818:2039:2268)(1898:2119:2347))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x66y80
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1632_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1322:1476:1635)(1383:1530:1680))
          (PORT IN6 (1488:1678:1874)(1551:1742:1938))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_XOR////    Pos: x88y87
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1633_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1092:1241:1393)(1106:1242:1379))
          (PORT IN7 (1888:2096:2310)(1974:2170:2369))
          (PORT IN8 (1284:1468:1654)(1321:1481:1647))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x79y63
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1634_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2243:2507:2779)(2293:2539:2790))
          (PORT IN3 (608:690:775)(607:686:765))
          (PORT IN4 (732:837:944)(726:818:912))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x70y84
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1635_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1588:1791:1997)(1612:1800:1992))
          (PORT IN3 (1083:1203:1328)(1089:1196:1304))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x78y62
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1636_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (954:1091:1230)(975:1105:1237))
          (PORT IN8 (1017:1162:1310)(1045:1183:1325))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x75y60
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1637_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (910:1043:1178)(922:1047:1174))
          (PORT IN6 (1062:1224:1391)(1072:1224:1377))
          (PORT IN7 (922:1053:1187)(957:1083:1211))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x69y68
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1638_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1352:1541:1736)(1341:1503:1669))
          (PORT IN2 (888:1021:1157)(907:1034:1165))
          (PORT IN3 (1525:1746:1973)(1551:1749:1953))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x72y59
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1639_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1590:1779:1972)(1608:1785:1965))
          (PORT IN7 (754:874:996)(769:877:988))
          (PORT IN8 (1835:2046:2261)(1896:2106:2321))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x92y94
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1640_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1683:1891:2102)(1704:1889:2077))
          (PORT IN3 (946:1082:1220)(976:1127:1281))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///XOR/    Pos: x132y96
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1641_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (923:1055:1192)(959:1086:1213))
          (PORT IN2 (1044:1151:1261)(1058:1162:1267))
          (PORT IN3 (1743:1930:2123)(1799:1981:2168))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x119y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1642_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (581:665:752)(564:634:705))
          (PORT IN7 (731:846:963)(723:819:917))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x120y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1643_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1577:1747:1918)(1603:1758:1920))
          (PORT IN6 (925:1039:1156)(954:1063:1176))
          (PORT IN7 (1557:1735:1916)(1572:1730:1892))
          (PORT IN8 (1152:1292:1434)(1199:1332:1468))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x129y92
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1644_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1452:1619:1790)(1517:1678:1844))
          (PORT IN6 (1032:1180:1333)(1061:1194:1330))
          (PORT IN7 (1182:1335:1489)(1192:1325:1460))
          (PORT IN8 (574:655:736)(552:619:687))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x115y67
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1645_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1123:1254:1390)(1135:1249:1367))
          (PORT IN6 (918:1049:1183)(922:1041:1161))
          (PORT IN7 (1789:1973:2161)(1874:2044:2218))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x90y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1646_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1789:1982:2182)(1850:2035:2223))
          (PORT IN8 (714:809:906)(714:799:886))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x74y63
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1647_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (917:1020:1123)(911:1004:1100))
          (PORT IN4 (1628:1835:2047)(1693:1898:2107))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x137y89
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1648_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2104:2361:2622)(2140:2369:2606))
          (PORT IN3 (1086:1230:1379)(1124:1265:1408))
          (PORT IN4 (1731:1965:2202)(1802:2025:2253))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x132y90
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1649_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (920:1043:1168)(928:1044:1163))
          (PORT IN3 (1189:1360:1536)(1198:1352:1510))
          (PORT IN4 (613:701:789)(598:676:754))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x126y97
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1650_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1661:1884:2112)(1724:1933:2147))
          (PORT IN8 (956:1072:1190)(976:1081:1188))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x124y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1651_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1848:2102:2360)(1927:2164:2409))
          (PORT IN4 (895:1028:1164)(911:1036:1164))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x126y83
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1652_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (724:832:943)(702:788:876))
          (PORT IN6 (1015:1144:1276)(1064:1182:1300))
          (PORT IN7 (1608:1785:1968)(1649:1813:1980))
          (PORT IN8 (1542:1733:1928)(1597:1778:1964))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x126y67
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1653_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1194:1352:1515)(1263:1410:1560))
          (PORT IN2 (919:1040:1163)(915:1019:1126))
          (PORT IN3 (1732:1932:2136)(1830:2015:2204))
          (PORT IN4 (1361:1542:1725)(1423:1611:1802))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x130y93
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1654_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2051:2299:2550)(2132:2350:2576))
          (PORT IN3 (1396:1582:1772)(1440:1618:1798))
          (PORT IN4 (878:1017:1159)(872:985:1102))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x78y71
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1655_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (548:626:706)(546:617:689))
          (PORT IN4 (2178:2422:2672)(2329:2567:2808))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x69y92
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1656_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (765:859:956)(785:875:967))
          (PORT IN7 (716:822:930)(722:821:923))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x84y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1657_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (548:632:717)(542:614:687))
          (PORT IN7 (1468:1667:1871)(1555:1754:1955))
          (PORT IN8 (975:1101:1230)(1014:1139:1267))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x70y93
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1658_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (533:615:698)(515:584:655))
          (PORT IN4 (396:451:508)(378:427:476))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x74y94
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1659_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (575:658:742)(558:635:713))
          (PORT IN4 (1496:1678:1864)(1495:1652:1812))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x69y86
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1660_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1280:1443:1609)(1318:1470:1624))
          (PORT IN8 (1025:1170:1320)(1041:1179:1319))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x71y80
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1661_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1566:1743:1923)(1589:1744:1903))
          (PORT IN2 (743:858:975)(738:831:926))
          (PORT IN3 (1228:1372:1516)(1277:1409:1544))
          (PORT IN4 (1220:1380:1546)(1233:1378:1526))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x71y92
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1662_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1601:1790:1983)(1666:1850:2035))
          (PORT IN2 (2208:2466:2728)(2308:2559:2814))
          (PORT IN4 (1401:1556:1716)(1473:1613:1755))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x73y74
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1663_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2152:2411:2676)(2309:2568:2832))
          (PORT IN4 (1001:1133:1268)(1001:1121:1242))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x70y77
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1664_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (931:1053:1179)(970:1085:1203))
          (PORT IN6 (720:824:930)(725:822:923))
          (PORT IN8 (572:666:762)(540:610:681))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x92y95
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1665_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1508:1665:1822)(1539:1677:1819))
          (PORT IN4 (1084:1228:1374)(1066:1186:1309))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x81y68
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1666_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (861:979:1098)(829:925:1025))
          (PORT IN7 (1354:1527:1703)(1429:1588:1753))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x65y85
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1667_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (873:1004:1137)(889:1007:1126))
          (PORT IN2 (1413:1614:1819)(1449:1639:1834))
          (PORT IN3 (556:638:723)(529:595:661))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x76y60
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1668_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (580:668:758)(564:640:717))
          (PORT IN6 (765:876:987)(765:862:961))
          (PORT IN8 (1016:1163:1311)(1046:1182:1320))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x76y59
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1669_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (380:434:489)(369:417:465))
          (PORT IN4 (533:614:696)(505:566:629))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x72y67
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1670_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1349:1520:1695)(1391:1538:1689))
          (PORT IN2 (571:658:746)(570:646:724))
          (PORT IN3 (721:838:958)(702:790:880))
          (PORT IN4 (1189:1345:1504)(1186:1329:1475))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x74y60
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1671_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (598:680:765)(598:673:750))
          (PORT IN3 (391:452:513)(363:409:456))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///XOR/    Pos: x104y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1672_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (601:682:763)(607:683:760))
          (PORT IN3 (1259:1433:1610)(1312:1475:1643))
          (PORT IN4 (770:879:989)(782:885:991))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x132y93
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1673_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (703:813:926)(710:812:916))
          (PORT IN2 (1710:1910:2116)(1801:2004:2207))
          (PORT IN3 (1317:1480:1647)(1389:1547:1709))
          (PORT IN4 (546:637:729)(529:605:682))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x118y96
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1674_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1247:1414:1584)(1265:1419:1576))
          (PORT IN7 (1239:1422:1608)(1244:1405:1568))
          (PORT IN8 (1052:1188:1327)(1072:1199:1328))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x114y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1675_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (394:453:512)(388:438:488))
          (PORT IN4 (595:677:759)(594:663:735))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x134y93
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1676_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (887:1017:1152)(913:1041:1171))
          (PORT IN4 (1363:1555:1752)(1385:1553:1723))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x115y68
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1677_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1068:1199:1333)(1069:1189:1313))
          (PORT IN2 (897:1028:1161)(907:1024:1145))
          (PORT IN3 (1470:1649:1831)(1527:1683:1842))
          (PORT IN4 (885:1024:1165)(882:1002:1124))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x86y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1678_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1756:1947:2142)(1809:1992:2178))
          (PORT IN3 (955:1080:1208)(964:1078:1193))
          (PORT IN4 (1002:1124:1249)(1039:1157:1278))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x74y64
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1679_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (579:662:745)(565:635:706))
          (PORT IN7 (1420:1626:1838)(1466:1663:1861))
          (PORT IN8 (1490:1676:1867)(1546:1724:1905))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x134y92
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1680_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1210:1365:1522)(1225:1372:1521))
          (PORT IN6 (1466:1655:1847)(1482:1653:1830))
          (PORT IN7 (730:836:944)(736:830:925))
          (PORT IN8 (1779:2032:2288)(1844:2085:2329))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x138y88
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1681_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (888:1013:1141)(915:1035:1158))
          (PORT IN2 (941:1061:1182)(949:1059:1171))
          (PORT IN3 (1096:1238:1384)(1090:1221:1354))
          (PORT IN4 (1218:1366:1516)(1240:1380:1521))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x116y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1682_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1762:1967:2178)(1797:1979:2166))
          (PORT IN3 (1273:1446:1622)(1321:1484:1651))
          (PORT IN4 (1046:1196:1351)(1053:1188:1325))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x121y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1683_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1046:1189:1336)(1111:1253:1396))
          (PORT IN7 (1412:1592:1779)(1441:1597:1757))
          (PORT IN8 (575:651:727)(556:617:680))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x123y84
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1684_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1202:1374:1549)(1226:1387:1553))
          (PORT IN8 (1153:1296:1439)(1179:1308:1439))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x120y69
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1685_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (950:1091:1236)(951:1076:1204))
          (PORT IN8 (927:1041:1157)(938:1043:1148))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x128y92
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1686_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2097:2340:2591)(2170:2402:2639))
          (PORT IN6 (3247:3607:3978)(3384:3706:4035))
          (PORT IN7 (1585:1801:2019)(1631:1837:2046))
          (PORT IN8 (950:1077:1208)(951:1062:1176))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x77y67
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1687_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1510:1711:1916)(1587:1790:1994))
          (PORT IN3 (399:460:521)(394:446:500))
          (PORT IN4 (1449:1599:1754)(1532:1668:1807))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x71y92
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1688_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (878:1008:1141)(908:1028:1153))
          (PORT IN7 (800:896:992)(813:902:993))
          (PORT IN8 (1568:1759:1953)(1627:1821:2018))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x81y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1689_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (950:1085:1222)(974:1110:1249))
          (PORT IN2 (1351:1529:1710)(1382:1542:1707))
          (PORT IN3 (722:821:921)(746:835:926))
          (PORT IN4 (1040:1155:1274)(1097:1213:1331))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x70y92
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1690_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (574:654:737)(570:645:722))
          (PORT IN3 (1223:1387:1553)(1213:1353:1497))
          (PORT IN4 (565:644:724)(560:637:715))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x73y98
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1691_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1461:1640:1823)(1489:1647:1811))
          (PORT IN7 (756:853:951)(772:859:950))
          (PORT IN8 (1440:1604:1773)(1515:1675:1841))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x72y85
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1692_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1134:1261:1390)(1172:1296:1423))
          (PORT IN6 (384:439:495)(361:403:446))
          (PORT IN8 (945:1066:1188)(966:1082:1199))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x73y75
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1693_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1046:1182:1321)(1069:1198:1328))
          (PORT IN4 (1159:1301:1447)(1211:1343:1477))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x74y91
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1694_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1490:1668:1849)(1516:1674:1835))
          (PORT IN2 (1271:1442:1616)(1309:1459:1612))
          (PORT IN3 (768:863:960)(793:883:977))
          (PORT IN4 (1794:1986:2183)(1866:2048:2233))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x70y79
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1695_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (732:835:938)(732:825:921))
          (PORT IN7 (1093:1237:1383)(1149:1283:1420))
          (PORT IN8 (851:960:1070)(825:913:1006))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x72y80
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1696_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1456:1637:1823)(1513:1682:1854))
          (PORT IN6 (1286:1441:1599)(1309:1447:1589))
          (PORT IN7 (1562:1742:1926)(1561:1712:1867))
          (PORT IN8 (1090:1243:1399)(1086:1217:1353))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x99y96
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1697_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1707:1956:2211)(1774:2013:2257))
          (PORT IN3 (2908:3267:3632)(2987:3306:3634))
          (PORT IN4 (2863:3215:3572)(2990:3318:3652))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x99y77
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1698_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1981:2156:2337)(2044:2199:2357))
          (PORT IN6 (1805:2027:2256)(1876:2087:2302))
          (PORT IN7 (1551:1786:2026)(1591:1803:2018))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x72y86
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1699_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1236:1389:1545)(1234:1368:1505))
          (PORT IN2 (574:655:738)(578:654:732))
          (PORT IN3 (1461:1629:1804)(1511:1672:1836))
          (PORT IN4 (1907:2163:2425)(1999:2246:2497))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x79y60
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1700_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (366:427:490)(335:384:434))
          (PORT IN6 (879:989:1102)(874:966:1062))
          (PORT IN7 (1930:2169:2415)(2014:2234:2459))
          (PORT IN8 (725:829:935)(735:829:925))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x80y60
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1701_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1448:1641:1837)(1536:1727:1922))
          (PORT IN3 (2313:2531:2758)(2376:2576:2782))
          (PORT IN4 (580:668:757)(571:647:725))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x69y70
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1702_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1433:1597:1765)(1448:1589:1735))
          (PORT IN4 (1383:1572:1766)(1408:1593:1780))
          (PORT IN5 (1407:1593:1783)(1410:1572:1737))
          (PORT IN6 (1308:1465:1626)(1358:1516:1677))
          (PORT IN7 (1091:1212:1336)(1101:1210:1321))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x73y61
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1703_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (748:857:969)(753:856:961))
          (PORT IN7 (885:997:1109)(867:964:1064))
          (PORT IN8 (390:447:504)(363:408:454))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x104y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1704_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1235:1395:1560)(1227:1368:1514))
          (PORT IN6 (415:472:529)(399:447:496))
          (PORT IN7 (1454:1653:1855)(1530:1722:1919))
          (PORT IN8 (570:654:739)(562:636:713))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x133y93
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1705_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1568:1746:1929)(1645:1824:2003))
          (PORT IN3 (1212:1362:1514)(1268:1411:1558))
          (PORT IN4 (549:636:725)(532:605:680))
          (PORT IN5 (763:875:988)(788:899:1014))
          (PORT IN7 (1200:1332:1467)(1241:1371:1505))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x122y98
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1706_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2480:2773:3077)(2591:2879:3174))
          (PORT IN2 (534:611:690)(521:589:659))
          (PORT IN3 (1407:1562:1721)(1442:1583:1726))
          (PORT IN4 (395:458:522)(379:431:485))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x113y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1707_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (951:1064:1180)(952:1051:1155))
          (PORT IN3 (418:477:536)(398:446:496))
          (PORT IN4 (886:1015:1145)(912:1026:1142))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x124y87
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1708_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1169:1324:1483)(1159:1293:1430))
          (PORT IN6 (1354:1523:1694)(1363:1510:1659))
          (PORT IN8 (1576:1787:2003)(1640:1852:2066))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x113y65
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1709_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1197:1331:1469)(1242:1376:1512))
          (PORT IN4 (1380:1571:1764)(1429:1604:1782))
          (PORT IN5 (1485:1666:1854)(1521:1692:1868))
          (PORT IN6 (1250:1427:1608)(1281:1452:1625))
          (PORT IN7 (1778:1962:2151)(1856:2026:2199))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x89y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1710_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1485:1661:1840)(1562:1732:1906))
          (PORT IN2 (1773:1965:2164)(1823:2007:2193))
          (PORT IN3 (936:1063:1192)(964:1078:1194))
          (PORT IN4 (417:476:536)(412:467:523))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x75y66
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1711_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1132:1285:1441)(1194:1341:1490))
          (PORT IN6 (1299:1447:1596)(1359:1490:1626))
          (PORT IN7 (1227:1384:1545)(1267:1419:1573))
          (PORT IN8 (866:992:1122)(871:988:1107))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x131y92
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1712_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1571:1761:1957)(1568:1733:1905))
          (PORT IN4 (971:1123:1278)(1022:1161:1304))
          (PORT IN5 (746:846:948)(757:849:943))
          (PORT IN7 (1857:2080:2307)(1970:2196:2425))
          (PORT IN8 (1291:1460:1635)(1323:1482:1645))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x132y89
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1713_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (369:424:481)(340:383:428))
          (PORT IN4 (623:718:815)(595:670:747))
          (PORT IN5 (1677:1870:2069)(1737:1928:2126))
          (PORT IN7 (589:670:752)(599:678:758))
          (PORT IN8 (982:1100:1220)(974:1077:1183))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x119y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1714_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1607:1784:1965)(1672:1842:2014))
          (PORT IN2 (1473:1644:1819)(1539:1696:1858))
          (PORT IN3 (943:1067:1191)(978:1097:1220))
          (PORT IN4 (569:639:711)(567:625:684))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x123y97
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1715_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2176:2394:2618)(2233:2439:2655))
          (PORT IN6 (1431:1599:1772)(1469:1633:1797))
          (PORT IN7 (2392:2715:3047)(2469:2768:3077))
          (PORT IN8 (1404:1609:1819)(1439:1632:1829))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x114y86
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1716_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (3262:3679:4102)(3438:3813:4195))
          (PORT IN3 (1058:1179:1303)(1107:1222:1339))
          (PORT IN4 (724:826:931)(736:834:934))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x114y68
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1717_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (726:837:950)(718:813:909))
          (PORT IN7 (903:1003:1104)(909:994:1082))
          (PORT IN8 (380:440:502)(358:404:451))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x126y92
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1718_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (534:622:711)(504:571:640))
          (PORT IN5 (1009:1149:1291)(1005:1126:1250))
          (PORT IN6 (4162:4594:5036)(4314:4693:5082))
          (PORT IN7 (1429:1607:1788)(1454:1614:1780))
          (PORT IN8 (529:610:692)(502:565:631))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x83y76
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1719_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1095:1226:1361)(1120:1242:1367))
          (PORT IN6 (1510:1695:1881)(1594:1763:1936))
          (PORT IN7 (1570:1761:1954)(1610:1788:1971))
          (PORT IN8 (1127:1249:1374)(1174:1291:1409))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x74y93
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1720_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (380:436:493)(375:423:471))
          (PORT IN2 (1750:1947:2148)(1864:2064:2269))
          (PORT IN3 (951:1075:1201)(967:1077:1191))
          (PORT IN4 (1267:1435:1608)(1367:1533:1701))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x85y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1721_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1235:1401:1571)(1264:1420:1580))
          (PORT IN4 (969:1095:1223)(1008:1131:1257))
          (PORT IN5 (731:839:949)(746:845:945))
          (PORT IN7 (1640:1862:2089)(1747:1972:2201))
          (PORT IN8 (1308:1471:1637)(1364:1530:1699))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x74y93
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1722_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (864:961:1059)(871:951:1033))
          (PORT IN6 (370:426:484)(352:397:442))
          (PORT IN7 (736:844:955)(740:838:937))
          (PORT IN8 (1201:1346:1494)(1195:1327:1461))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x74y95
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1723_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1313:1465:1620)(1342:1490:1641))
          (PORT IN6 (1448:1616:1786)(1487:1647:1811))
          (PORT IN7 (388:447:508)(386:436:488))
          (PORT IN8 (1401:1568:1739)(1481:1649:1822))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x70y79
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1724_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1596:1771:1947)(1616:1769:1925))
          (PORT IN2 (922:1043:1168)(971:1084:1199))
          (PORT IN3 (1056:1186:1319)(1115:1239:1365))
          (PORT IN4 (1240:1389:1542)(1242:1373:1507))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x76y74
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1725_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1018:1156:1300)(1001:1116:1235))
          (PORT IN3 (1388:1561:1736)(1460:1623:1790))
          (PORT IN4 (1088:1228:1372)(1092:1219:1349))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x76y92
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1726_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1843:2062:2287)(1937:2151:2369))
          (PORT IN3 (744:857:972)(753:853:955))
          (PORT IN5 (1020:1173:1330)(1029:1170:1316))
          (PORT IN6 (1046:1176:1309)(1048:1158:1270))
          (PORT IN8 (1408:1555:1706)(1451:1591:1732))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x69y79
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1727_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (935:1067:1201)(950:1074:1203))
          (PORT IN6 (882:1022:1164)(868:987:1109))
          (PORT IN7 (1257:1435:1614)(1304:1469:1640))
          (PORT IN8 (565:634:706)(557:615:675))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x106y60
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1728_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (848:958:1070)(837:933:1031))
          (PORT IN6 (883:1012:1142)(900:1017:1136))
          (PORT IN7 (848:964:1081)(837:937:1038))
          (PORT IN8 (1123:1258:1394)(1121:1237:1355))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x109y58
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1729_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (881:1011:1144)(874:992:1112))
          (PORT IN8 (1028:1156:1285)(1028:1139:1254))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x113y59
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1730_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (549:634:721)(533:609:686))
          (PORT IN6 (537:614:692)(537:603:672))
          (PORT IN7 (590:662:736)(571:630:690))
          (PORT IN8 (709:815:923)(726:823:921))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x110y59
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1731_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1345:1505:1670)(1376:1527:1682))
          (PORT IN7 (1372:1542:1715)(1378:1537:1700))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x115y59
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1732_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1617:1839:2066)(1686:1894:2107))
          (PORT IN3 (940:1066:1195)(977:1096:1217))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x112y59
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1733_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (926:1062:1201)(949:1072:1198))
          (PORT IN3 (1545:1735:1927)(1634:1816:2003))
          (PORT IN5 (1549:1772:2002)(1586:1793:2006))
          (PORT IN6 (908:1044:1183)(928:1048:1170))
          (PORT IN8 (897:1030:1166)(920:1038:1160))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x102y60
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1735_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1281:1456:1635)(1330:1506:1683))
          (PORT IN2 (934:1058:1186)(960:1087:1217))
          (PORT IN3 (594:675:758)(588:663:740))
          (PORT IN4 (381:447:513)(351:398:447))
          (PORT IN5 (931:1065:1201)(968:1096:1227))
          (PORT IN6 (548:632:718)(558:641:724))
          (PORT IN7 (610:698:788)(606:691:777))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x96y58
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1737_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (648:734:821)(644:723:805))
          (PORT IN2 (887:1019:1153)(887:1006:1126))
          (PORT IN3 (1579:1743:1910)(1605:1760:1918))
          (PORT IN4 (1143:1297:1455)(1200:1348:1496))
          (PORT IN5 (1441:1613:1791)(1493:1664:1840))
          (PORT IN6 (775:873:974)(785:875:966))
          (PORT IN8 (1145:1298:1454)(1192:1337:1486))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x87y59
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1739_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1228:1358:1490)(1247:1361:1481))
          (PORT IN4 (958:1100:1246)(953:1074:1198))
          (PORT IN5 (1268:1425:1585)(1278:1426:1578))
          (PORT IN6 (1416:1583:1753)(1493:1645:1801))
          (PORT IN7 (1436:1618:1806)(1484:1663:1846))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x92y60
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1741_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (558:643:729)(542:615:689))
          (PORT IN3 (388:445:503)(385:434:484))
          (PORT IN4 (911:1023:1137)(910:1013:1119))
          (PORT IN6 (773:884:998)(780:880:981))
          (PORT IN8 (745:847:952)(768:869:971))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x97y60
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1743_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1254:1404:1559)(1248:1373:1502))
          (PORT IN4 (1131:1262:1394)(1139:1259:1382))
          (PORT IN5 (1497:1702:1910)(1566:1760:1957))
          (PORT IN6 (911:1035:1163)(933:1050:1168))
          (PORT IN7 (1347:1503:1659)(1378:1528:1680))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x110y58
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1745_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1022:1159:1298)(1018:1137:1261))
          (PORT IN2 (411:473:536)(404:459:514))
          (PORT IN3 (768:878:990)(770:875:981))
          (PORT IN4 (568:642:718)(562:625:689))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x114y59
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1746_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (543:627:713)(527:602:680))
          (PORT IN6 (736:843:952)(741:838:937))
          (PORT IN7 (891:1008:1127)(875:980:1088))
          (PORT IN8 (914:1043:1175)(937:1064:1192))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x111y60
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1747_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1149:1283:1420)(1160:1274:1392))
          (PORT IN8 (725:824:926)(709:792:877))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x109y59
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1748_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (555:637:721)(546:618:692))
          (PORT IN3 (1311:1485:1662)(1382:1554:1730))
          (PORT IN4 (381:443:507)(377:432:487))
          (PORT IN5 (555:645:736)(534:613:694))
          (PORT IN8 (972:1079:1189)(981:1082:1186))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x105y59
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1750_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1146:1292:1442)(1165:1303:1444))
          (PORT IN2 (1079:1211:1345)(1083:1204:1329))
          (PORT IN3 (1198:1380:1565)(1252:1421:1595))
          (PORT IN4 (548:634:720)(530:600:673))
          (PORT IN5 (1656:1845:2040)(1684:1865:2049))
          (PORT IN7 (933:1057:1186)(971:1088:1209))
          (PORT IN8 (897:1021:1146)(920:1040:1163))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x100y60
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1752_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (390:452:515)(389:445:501))
          (PORT IN3 (904:1027:1151)(930:1039:1152))
          (PORT IN4 (546:624:704)(537:608:679))
          (PORT IN5 (844:966:1090)(846:962:1081))
          (PORT IN6 (585:667:750)(571:640:710))
          (PORT IN7 (1743:1944:2149)(1838:2037:2240))
          (PORT IN8 (558:637:718)(553:625:699))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x93y60
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1754_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (550:631:714)(533:604:676))
          (PORT IN2 (1093:1240:1391)(1107:1247:1391))
          (PORT IN3 (539:616:693)(523:592:663))
          (PORT IN6 (747:856:965)(754:852:950))
          (PORT IN7 (1184:1326:1471)(1217:1347:1479))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x92y59
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1756_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (542:626:712)(536:608:683))
          (PORT IN4 (1573:1772:1975)(1611:1807:2009))
          (PORT IN5 (761:872:984)(761:860:960))
          (PORT IN6 (576:663:750)(563:635:707))
          (PORT IN7 (542:628:715)(536:609:684))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x98y59
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1758_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1332:1483:1636)(1362:1491:1623))
          (PORT IN2 (804:909:1015)(828:927:1029))
          (PORT IN5 (837:958:1082)(844:958:1075))
          (PORT IN7 (1297:1458:1620)(1364:1519:1678))
          (PORT IN8 (1277:1442:1608)(1290:1447:1607))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x111y60
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1760_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1297:1465:1636)(1383:1549:1718))
          (PORT IN2 (383:440:498)(377:427:479))
          (PORT IN3 (1202:1347:1496)(1195:1327:1462))
          (PORT IN4 (1033:1178:1326)(1047:1179:1312))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x114y62
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1761_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (729:837:948)(717:812:910))
          (PORT IN2 (1052:1187:1326)(1069:1194:1324))
          (PORT IN4 (575:659:744)(581:663:746))
          (PORT IN5 (747:865:984)(729:826:925))
          (PORT IN6 (1393:1582:1774)(1457:1641:1830))
          (PORT IN7 (417:481:547)(396:451:507))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x112y61
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1763_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1406:1602:1803)(1466:1655:1848))
          (PORT IN3 (1464:1635:1810)(1523:1685:1851))
          (PORT IN4 (366:424:484)(341:384:428))
          (PORT IN7 (583:667:752)(567:641:717))
          (PORT IN8 (1569:1747:1926)(1657:1831:2009))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x108y60
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1765_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1256:1421:1588)(1253:1396:1543))
          (PORT IN2 (1119:1274:1432)(1133:1277:1424))
          (PORT IN4 (748:854:962)(748:845:943))
          (PORT IN5 (561:639:717)(547:617:690))
          (PORT IN6 (893:1027:1161)(920:1041:1164))
          (PORT IN7 (959:1095:1233)(969:1089:1212))
          (PORT IN8 (1255:1418:1584)(1298:1456:1618))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x104y59
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1767_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (385:440:496)(377:427:478))
          (PORT IN3 (1219:1364:1511)(1247:1373:1503))
          (PORT IN4 (413:472:532)(396:444:493))
          (PORT IN5 (1063:1213:1368)(1070:1212:1359))
          (PORT IN6 (377:440:504)(354:402:451))
          (PORT IN7 (903:1031:1161)(926:1042:1162))
          (PORT IN8 (794:883:974)(791:862:936))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x93y59
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1769_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1436:1605:1777)(1456:1616:1780))
          (PORT IN3 (1622:1840:2064)(1678:1900:2126))
          (PORT IN5 (1048:1181:1317)(1051:1171:1294))
          (PORT IN6 (403:467:532)(394:451:509))
          (PORT IN8 (783:894:1008)(799:904:1009))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x94y59
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1770_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (754:861:969)(770:870:970))
          (PORT IN3 (934:1054:1176)(978:1095:1215))
          (PORT IN6 (750:847:947)(750:843:938))
          (PORT IN7 (958:1080:1203)(1004:1120:1239))
          (PORT IN8 (553:634:716)(546:616:688))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x99y60
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1771_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (923:1043:1167)(944:1068:1194))
          (PORT IN2 (971:1098:1226)(1014:1139:1267))
          (PORT IN4 (1113:1253:1395)(1111:1240:1371))
          (PORT IN5 (540:626:714)(526:602:680))
          (PORT IN8 (1007:1127:1251)(1034:1154:1275))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x108y59
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1773_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (559:652:745)(551:629:707))
          (PORT IN3 (764:863:964)(775:861:950))
          (PORT IN5 (1122:1247:1375)(1146:1262:1380))
          (PORT IN6 (594:669:744)(594:660:726))
          (PORT IN7 (1294:1453:1613)(1314:1472:1633))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x109y60
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1775_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1000:1145:1294)(1005:1136:1271))
          (PORT IN2 (908:1027:1149)(913:1023:1136))
          (PORT IN3 (730:834:938)(727:822:919))
          (PORT IN5 (742:835:932)(738:824:912))
          (PORT IN6 (381:436:491)(376:423:472))
          (PORT IN8 (725:835:947)(734:837:942))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x112y60
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1776_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (759:867:978)(759:859:960))
          (PORT IN2 (1110:1234:1361)(1113:1224:1341))
          (PORT IN3 (736:846:958)(742:842:943))
          (PORT IN4 (787:878:971)(783:857:932))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x105y60
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1777_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (756:838:921)(741:817:895))
          (PORT IN3 (390:447:506)(384:433:482))
          (PORT IN4 (1256:1409:1565)(1274:1425:1581))
          (PORT IN5 (876:1001:1130)(869:984:1103))
          (PORT IN6 (378:432:487)(350:392:436))
          (PORT IN7 (771:872:975)(783:880:979))
          (PORT IN8 (1332:1513:1697)(1339:1503:1670))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x100y57
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1779_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1214:1360:1510)(1278:1413:1549))
          (PORT IN3 (1991:2192:2398)(2066:2265:2469))
          (PORT IN4 (714:818:924)(722:814:909))
          (PORT IN5 (589:662:738)(593:657:723))
          (PORT IN6 (724:833:943)(741:848:957))
          (PORT IN7 (915:1042:1170)(938:1056:1176))
          (PORT IN8 (1290:1446:1603)(1359:1515:1675))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x91y60
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1781_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (534:619:707)(509:572:636))
          (PORT IN4 (1008:1133:1259)(1028:1139:1253))
          (PORT IN5 (1280:1449:1621)(1303:1468:1636))
          (PORT IN6 (527:610:695)(501:565:630))
          (PORT IN8 (1024:1146:1269)(1044:1153:1266))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x88y60
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1783_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1103:1238:1375)(1099:1221:1347))
          (PORT IN2 (1780:1994:2211)(1899:2105:2315))
          (PORT IN4 (1352:1523:1697)(1393:1561:1734))
          (PORT IN7 (1086:1211:1341)(1087:1200:1314))
          (PORT IN8 (1803:2020:2245)(1876:2077:2285))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x97y59
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1784_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1344:1502:1664)(1366:1508:1653))
          (PORT IN3 (1316:1482:1651)(1370:1522:1678))
          (PORT IN4 (603:681:761)(598:667:739))
          (PORT IN5 (934:1058:1186)(960:1073:1189))
          (PORT IN8 (1086:1239:1393)(1124:1271:1423))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x63y82
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1797_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1029:1164:1302)(1011:1132:1256))
          (PORT IN3 (1798:2006:2219)(1864:2064:2271))
          (PORT IN5 (956:1081:1209)(976:1090:1208))
          (PORT IN6 (1642:1858:2079)(1675:1890:2109))
          (PORT IN8 (917:1049:1182)(964:1099:1236))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x64y79
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1799_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (908:1036:1166)(918:1038:1160))
          (PORT IN4 (932:1078:1227)(945:1080:1219))
          (PORT IN6 (797:895:993)(817:907:999))
          (PORT IN7 (1268:1392:1520)(1287:1399:1514))
          (PORT IN8 (395:455:516)(368:412:458))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x64y81
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1800_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (937:1062:1190)(970:1085:1203))
          (PORT IN3 (414:472:531)(397:446:495))
          (PORT IN6 (944:1051:1162)(977:1074:1174))
          (PORT IN7 (1038:1161:1288)(1085:1201:1319))
          (PORT IN8 (1218:1387:1560)(1243:1405:1574))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_XOR////    Pos: x68y80
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1801_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (771:894:1019)(771:874:979))
          (PORT IN6 (404:467:531)(395:448:502))
          (PORT IN7 (798:909:1022)(785:885:987))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x100y74
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1803_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1688:1876:2068)(1739:1910:2088))
          (PORT IN4 (1271:1420:1573)(1343:1488:1637))
          (PORT IN7 (1678:1847:2019)(1724:1880:2038))
          (PORT IN8 (1224:1403:1585)(1280:1451:1625))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x101y67
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1804_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1388:1559:1735)(1416:1583:1752))
          (PORT IN3 (585:668:751)(585:659:734))
          (PORT IN4 (547:636:726)(529:603:680))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX4a////    Pos: x100y77
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1805_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (592:668:746)(598:665:734))
          (PORT IN2 (1364:1542:1725)(1393:1564:1739))
          (PORT IN5 (921:1025:1133)(913:1007:1104))
          (PORT IN8 (1355:1545:1742)(1355:1515:1681))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x90y64
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1806_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (526:614:703)(496:564:633))
          (PORT IN4 (1411:1594:1778)(1456:1612:1770))
          (PORT IN5 (1438:1603:1769)(1493:1640:1792))
          (PORT IN7 (2047:2286:2529)(2096:2309:2524))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x102y75
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1808_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1388:1582:1778)(1419:1602:1789))
          (PORT IN4 (1200:1366:1535)(1181:1318:1458))
          (PORT IN5 (1471:1668:1870)(1492:1668:1849))
          (PORT IN6 (1530:1733:1941)(1555:1734:1917))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x105y66
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1809_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1148:1280:1416)(1163:1280:1401))
          (PORT IN7 (911:1049:1188)(915:1036:1158))
          (PORT IN8 (1093:1236:1382)(1133:1273:1416))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x104y76
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1810_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (996:1103:1215)(1002:1104:1208))
          (PORT IN4 (921:1061:1203)(928:1041:1159))
          (PORT IN5 (609:681:755)(599:661:724))
          (PORT IN8 (1289:1458:1632)(1322:1480:1643))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x106y65
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1811_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1431:1581:1734)(1438:1564:1692))
          (PORT IN4 (885:1014:1146)(910:1028:1148))
          (PORT IN6 (375:431:488)(354:397:441))
          (PORT IN8 (1725:1935:2150)(1799:1998:2201))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x102y74
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1813_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1851:2054:2263)(1868:2044:2224))
          (PORT IN3 (1787:1976:2171)(1869:2048:2231))
          (PORT IN6 (1369:1535:1706)(1401:1555:1713))
          (PORT IN8 (1798:2024:2255)(1842:2051:2266))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x107y65
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1814_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1387:1560:1737)(1400:1564:1730))
          (PORT IN3 (1043:1194:1348)(1045:1179:1318))
          (PORT IN4 (1047:1197:1351)(1050:1188:1327))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX4a////    Pos: x100y79
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1815_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1385:1548:1716)(1385:1531:1680))
          (PORT IN4 (745:846:948)(769:865:964))
          (PORT IN5 (1082:1227:1375)(1109:1249:1393))
          (PORT IN8 (1187:1342:1500)(1224:1366:1512))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x89y64
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1816_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (698:793:891)(717:810:905))
          (PORT IN4 (1578:1786:1995)(1634:1817:2004))
          (PORT IN5 (1115:1278:1445)(1144:1319:1497))
          (PORT IN7 (1761:1960:2164)(1847:2030:2216))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x102y69
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1818_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1655:1845:2039)(1737:1915:2098))
          (PORT IN4 (1424:1588:1756)(1517:1671:1830))
          (PORT IN7 (803:898:995)(829:919:1012))
          (PORT IN8 (1405:1593:1784)(1429:1611:1797))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x97y65
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1819_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (898:1030:1166)(911:1036:1163))
          (PORT IN7 (1286:1415:1546)(1302:1416:1532))
          (PORT IN8 (1479:1682:1888)(1561:1750:1943))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x96y74
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1820_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (562:647:732)(542:608:676))
          (PORT IN2 (1461:1654:1851)(1481:1666:1853))
          (PORT IN5 (2126:2376:2634)(2184:2428:2677))
          (PORT IN8 (1940:2180:2427)(2053:2286:2521))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x89y62
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1821_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (915:1028:1144)(939:1047:1157))
          (PORT IN4 (1583:1774:1965)(1658:1831:2009))
          (PORT IN5 (1223:1390:1560)(1260:1405:1553))
          (PORT IN8 (1579:1740:1905)(1677:1829:1986))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x100y75
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1823_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1488:1661:1839)(1506:1652:1803))
          (PORT IN4 (1408:1556:1707)(1436:1570:1710))
          (PORT IN5 (1365:1502:1643)(1415:1538:1663))
          (PORT IN6 (2130:2348:2573)(2246:2462:2681))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_///ORAND/    Pos: x97y65
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1824_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1855:2071:2293)(1891:2100:2314))
          (PORT IN3 (1393:1587:1783)(1434:1599:1769))
          (PORT IN4 (1275:1453:1634)(1333:1493:1657))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX4a////    Pos: x98y75
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1825_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1085:1208:1333)(1146:1266:1388))
          (PORT IN4 (1833:2046:2264)(1919:2126:2339))
          (PORT IN5 (387:448:510)(379:432:486))
          (PORT IN8 (1704:1942:2187)(1732:1946:2166))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x87y64
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1826_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (927:1060:1193)(950:1073:1199))
          (PORT IN4 (1653:1837:2025)(1752:1920:2092))
          (PORT IN5 (1673:1869:2069)(1685:1853:2024))
          (PORT IN7 (1785:1978:2177)(1798:1957:2120))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x98y70
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1828_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1878:2087:2299)(1913:2091:2276))
          (PORT IN4 (1048:1178:1310)(1073:1188:1307))
          (PORT IN5 (1206:1352:1502)(1262:1396:1532))
          (PORT IN6 (1297:1487:1681)(1310:1482:1660))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_///ORAND/    Pos: x89y61
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1829_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1533:1755:1981)(1604:1810:2019))
          (PORT IN3 (1672:1901:2136)(1698:1902:2111))
          (PORT IN4 (1588:1781:1976)(1666:1842:2022))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX4a////    Pos: x92y70
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1830_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (374:432:491)(353:399:446))
          (PORT IN2 (1074:1224:1376)(1109:1257:1407))
          (PORT IN5 (2092:2342:2598)(2137:2378:2624))
          (PORT IN8 (1911:2154:2402)(2015:2250:2488))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x88y64
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1831_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1235:1382:1534)(1244:1379:1514))
          (PORT IN4 (1675:1867:2061)(1698:1861:2029))
          (PORT IN5 (931:1053:1178)(945:1057:1172))
          (PORT IN8 (1308:1482:1659)(1375:1544:1716))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x134y102
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1832_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1051:1183:1316)(1061:1181:1304))
          (PORT IN4 (947:1087:1231)(949:1071:1197))
          (PORT IN5 (410:472:535)(403:458:514))
          (PORT IN6 (1086:1234:1385)(1108:1250:1395))
          (PORT IN7 (1245:1405:1568)(1276:1429:1585))
          (PORT IN8 (530:609:690)(524:596:670))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///ANDXOR/    Pos: x137y101
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a1833_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (575:663:753)(568:645:723))
          (PORT IN2 (735:830:927)(740:826:916))
          (PORT IN4 (578:663:750)(554:625:696))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_ANDXOR////    Pos: x138y100
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a1834_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (384:440:498)(361:407:453))
          (PORT IN7 (740:852:965)(731:826:923))
          (PORT IN8 (555:639:723)(567:648:730))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x137y102
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1835_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (588:661:734)(598:662:729))
          (PORT IN3 (1569:1771:1975)(1628:1830:2039))
          (PORT IN6 (1094:1239:1387)(1148:1298:1451))
          (PORT IN7 (568:654:742)(550:621:693))
          (PORT IN8 (1155:1294:1435)(1199:1333:1469))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x135y98
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1836_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1129:1274:1424)(1159:1310:1463))
          (PORT IN3 (1119:1253:1391)(1144:1274:1407))
          (PORT IN4 (1400:1596:1793)(1430:1619:1813))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX4a////    Pos: x137y87
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1837_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (946:1055:1167)(933:1035:1140))
          (PORT IN3 (918:1046:1175)(936:1051:1170))
          (PORT IN6 (563:645:729)(544:615:688))
          (PORT IN8 (1297:1452:1610)(1342:1489:1639))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x136y94
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1838_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3570:3975:4389)(3641:4005:4377))
          (PORT IN4 (884:1016:1149)(893:1011:1132))
          (PORT IN5 (880:989:1100)(865:957:1053))
          (PORT IN7 (965:1084:1206)(998:1119:1241))
          (PORT IN8 (1343:1482:1626)(1356:1490:1628))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_ANDXOR////    Pos: x135y91
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a1839_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1483:1671:1862)(1561:1747:1937))
          (PORT IN3 (1221:1380:1545)(1220:1367:1515))
          (PORT IN4 (1101:1248:1399)(1154:1294:1439))
          (PORT IN8 (587:669:753)(591:670:750))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ANDXOR////    Pos: x138y94
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a1840_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1485:1658:1834)(1533:1701:1876))
          (PORT IN7 (892:1017:1143)(925:1039:1154))
          (PORT IN8 (543:624:708)(543:615:688))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ANDXOR////    Pos: x139y90
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a1841_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (991:1128:1269)(984:1101:1222))
          (PORT IN2 (366:421:478)(338:381:425))
          (PORT IN4 (1230:1406:1585)(1310:1485:1663))
          (PORT IN5 (581:660:742)(559:624:690))
          (PORT IN6 (1111:1261:1414)(1152:1286:1425))
          (PORT IN7 (396:453:511)(389:438:488))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x141y83
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1842_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1570:1761:1956)(1576:1744:1917))
          (PORT IN3 (398:461:524)(387:441:496))
          (PORT IN6 (732:841:953)(745:844:946))
          (PORT IN7 (577:653:731)(564:628:694))
          (PORT IN8 (710:813:917)(715:814:915))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x142y91
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1843_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (725:836:949)(720:812:907))
          (PORT IN2 (737:848:961)(719:810:902))
          (PORT IN3 (1243:1407:1575)(1250:1410:1573))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///XOR/    Pos: x71y101
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1844_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (390:450:510)(386:438:492))
          (PORT IN3 (1154:1287:1422)(1164:1284:1408))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_ANDXOR////    Pos: x69y100
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a1845_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (752:856:963)(764:866:969))
          (PORT IN7 (1563:1778:1996)(1599:1794:1997))
          (PORT IN8 (682:756:832)(689:754:821))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///ANDXOR/    Pos: x69y99
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a1846_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1628:1842:2060)(1689:1901:2116))
          (PORT IN3 (1186:1348:1512)(1197:1344:1495))
          (PORT IN4 (1375:1544:1717)(1407:1576:1747))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x72y99
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1847_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (547:631:718)(551:623:698))
          (PORT IN3 (1036:1187:1341)(1043:1177:1314))
          (PORT IN5 (391:450:511)(361:408:456))
          (PORT IN6 (1363:1507:1655)(1372:1496:1622))
          (PORT IN8 (1125:1261:1399)(1135:1263:1395))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_XOR////    Pos: x67y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1848_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1223:1373:1527)(1291:1437:1586))
          (PORT IN7 (787:885:985)(807:899:992))
          (PORT IN8 (1169:1324:1482)(1227:1376:1526))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x86y60
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1849_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1680:1865:2053)(1770:1940:2114))
          (PORT IN6 (548:632:718)(558:641:724))
          (PORT IN8 (1795:2019:2248)(1877:2077:2281))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x89y59
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1850_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1646:1818:1992)(1709:1871:2039))
          (PORT IN3 (1831:2029:2232)(1886:2074:2267))
          (PORT IN5 (428:488:550)(420:472:525))
          (PORT IN7 (2090:2318:2547)(2162:2381:2601))
          (PORT IN8 (787:873:962)(788:868:950))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_ADDF2///ADDF2/    Pos: x128y72
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1852_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1491:1649:1810)(1543:1688:1836))
          (PORT IN8 (1532:1721:1912)(1588:1774:1962))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1852_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1462:1622:1785)(1521:1667:1816))
          (PORT IN5 (1491:1649:1810)(1543:1688:1836))
          (PORT IN8 (1532:1721:1912)(1588:1774:1962))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (409:488:568)(414:492:570))  // in 1 out 4
          (IOPATH IN5 COUTY1 (398:454:511)(387:448:509))  // in 5 out 4
          (IOPATH IN8 COUTY1 (366:414:463)(379:426:474))  // in 8 out 4
          (IOPATH CINY1 COUTY1 (68:68:69)(78:78:79))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x128y73
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1854_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1419:1596:1776)(1472:1637:1806))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1854_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1534:1677:1825)(1561:1688:1818))
          (PORT IN5 (1419:1596:1776)(1472:1637:1806))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (409:488:568)(414:492:570))  // in 1 out 4
          (IOPATH IN5 COUTY1 (398:454:511)(387:448:509))  // in 5 out 4
          (IOPATH CINY1 COUTY1 (68:68:69)(78:78:79))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x128y74
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1856_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1159:1273:1389)(1190:1293:1398))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1856_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1106:1216:1331)(1147:1250:1354))
          (PORT IN6 (1159:1273:1389)(1190:1293:1398))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (417:507:597)(443:524:605))  // in 2 out 4
          (IOPATH IN6 COUTY1 (412:469:526)(406:474:543))  // in 6 out 4
          (IOPATH CINY1 COUTY1 (68:68:69)(78:78:79))  // in 13 out 4
    )))
 // C_ADDF////    Pos: x128y75
  (CELL (CELLTYPE "C_ADDF")
    (INSTANCE _a1858_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1276:1409:1548)(1320:1443:1569))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN4 COUTY1 (760:934:1110)(808:970:1132))  // in 4 out 4
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
          (IOPATH CINY1 COUTY1 (68:68:69)(78:78:79))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x76y89
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1860_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1415:1587:1760)(1426:1578:1733))
          (PORT IN8 (1590:1816:2045)(1646:1859:2076))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1860_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1462:1644:1832)(1478:1635:1795))
          (PORT IN6 (1415:1587:1760)(1426:1578:1733))
          (PORT IN8 (1590:1816:2045)(1646:1859:2076))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (417:507:597)(443:524:605))  // in 2 out 4
          (IOPATH IN6 COUTY1 (412:469:526)(406:474:543))  // in 6 out 4
          (IOPATH IN8 COUTY1 (366:414:463)(379:426:474))  // in 8 out 4
          (IOPATH CINY1 COUTY1 (68:68:69)(78:78:79))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x76y90
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1862_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1494:1672:1854)(1537:1702:1872))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1862_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1446:1619:1798)(1494:1659:1829))
          (PORT IN8 (1494:1672:1854)(1537:1702:1872))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (380:467:555)(404:485:566))  // in 4 out 4
          (IOPATH IN8 COUTY1 (366:414:463)(379:426:474))  // in 8 out 4
          (IOPATH CINY1 COUTY1 (68:68:69)(78:78:79))  // in 13 out 4
    )))
 // C_ADDF////    Pos: x76y91
  (CELL (CELLTYPE "C_ADDF")
    (INSTANCE _a1864_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1009:1137:1268)(1063:1182:1302))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:487:528)(448:493:539))  // in 3 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
 // C_ADDF2///ADDF2/    Pos: x130y77
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1866_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (923:1012:1103)(940:1015:1093))
          (PORT IN8 (928:1017:1110)(945:1020:1095))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1866_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (922:1013:1106)(940:1015:1090))
          (PORT IN5 (923:1012:1103)(940:1015:1093))
          (PORT IN8 (928:1017:1110)(945:1020:1095))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (409:488:568)(414:492:570))  // in 1 out 4
          (IOPATH IN5 COUTY1 (398:454:511)(387:448:509))  // in 5 out 4
          (IOPATH IN8 COUTY1 (366:414:463)(379:426:474))  // in 8 out 4
          (IOPATH CINY1 COUTY1 (68:68:69)(78:78:79))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x130y78
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1868_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1404:1559:1718)(1434:1578:1726))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1868_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1443:1590:1741)(1470:1602:1737))
          (PORT IN8 (1404:1559:1718)(1434:1578:1726))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
    )))
 // C_ADDF2///ADDF2/    Pos: x109y78
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1871_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1069:1220:1377)(1113:1254:1396))
          (PORT IN8 (1716:1885:2059)(1751:1899:2054))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1871_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1428:1611:1800)(1478:1652:1831))
          (PORT IN6 (1069:1220:1377)(1113:1254:1396))
          (PORT IN8 (1716:1885:2059)(1751:1899:2054))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (417:507:597)(443:524:605))  // in 2 out 4
          (IOPATH IN6 COUTY1 (412:469:526)(406:474:543))  // in 6 out 4
          (IOPATH IN8 COUTY1 (366:414:463)(379:426:474))  // in 8 out 4
          (IOPATH CINY1 COUTY1 (68:68:69)(78:78:79))  // in 13 out 4
    )))
 // C_ADDF////    Pos: x109y79
  (CELL (CELLTYPE "C_ADDF")
    (INSTANCE _a1873_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2700:2999:3302)(2795:3085:3379))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (525:567:610)(522:562:603))  // in 2 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
 // C_ADDF2///ADDF2/    Pos: x77y69
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1876_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1727:1917:2109)(1834:2017:2205))
          (PORT IN8 (391:450:510)(360:406:452))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1876_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1737:1952:2173)(1794:1993:2197))
          (PORT IN5 (1727:1917:2109)(1834:2017:2205))
          (PORT IN8 (391:450:510)(360:406:452))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (357:436:516)(366:446:527))  // in 3 out 4
          (IOPATH IN5 COUTY1 (398:454:511)(387:448:509))  // in 5 out 4
          (IOPATH IN8 COUTY1 (366:414:463)(379:426:474))  // in 8 out 4
          (IOPATH CINY1 COUTY1 (68:68:69)(78:78:79))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x77y70
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1878_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1623:1800:1981)(1707:1875:2046))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1878_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1769:2009:2255)(1850:2086:2327))
          (PORT IN6 (1623:1800:1981)(1707:1875:2046))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (357:436:516)(366:446:527))  // in 3 out 4
          (IOPATH IN6 COUTY1 (412:469:526)(406:474:543))  // in 6 out 4
          (IOPATH CINY1 COUTY1 (68:68:69)(78:78:79))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x77y71
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1880_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1921:2175:2432)(1997:2247:2505))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1880_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1393:1587:1786)(1402:1569:1741))
          (PORT IN8 (1921:2175:2432)(1997:2247:2505))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (380:467:555)(404:485:566))  // in 4 out 4
          (IOPATH IN8 COUTY1 (366:414:463)(379:426:474))  // in 8 out 4
          (IOPATH CINY1 COUTY1 (68:68:69)(78:78:79))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x77y72
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1882_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1851:2060:2274)(1966:2162:2366))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1882_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1548:1715:1886)(1623:1780:1939))
          (PORT IN7 (1851:2060:2274)(1966:2162:2366))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (409:488:568)(414:492:570))  // in 1 out 4
          (IOPATH IN7 COUTY1 (358:398:439)(357:398:440))  // in 7 out 4
          (IOPATH CINY1 COUTY1 (68:68:69)(78:78:79))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x77y73
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1884_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1788:1995:2208)(1867:2072:2283))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1884_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1731:1928:2129)(1820:2011:2206))
          (PORT IN8 (1788:1995:2208)(1867:2072:2283))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
    )))
 // C_ADDF2///ADDF2/    Pos: x74y73
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1886_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1656:1853:2054)(1733:1913:2097))
          (PORT IN7 (602:692:783)(588:666:746))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1886_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1381:1537:1697)(1430:1570:1713))
          (PORT IN5 (1656:1853:2054)(1733:1913:2097))
          (PORT IN7 (602:692:783)(588:666:746))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
    )))
 // C_ADDF2///ADDF2/    Pos: x129y69
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1890_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1374:1532:1693)(1377:1507:1641))
          (PORT IN8 (1392:1580:1772)(1441:1602:1769))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1890_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2233:2514:2803)(2370:2638:2912))
          (PORT IN5 (1374:1532:1693)(1377:1507:1641))
          (PORT IN8 (1392:1580:1772)(1441:1602:1769))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (417:507:597)(443:524:605))  // in 2 out 4
          (IOPATH IN5 COUTY1 (398:454:511)(387:448:509))  // in 5 out 4
          (IOPATH IN8 COUTY1 (366:414:463)(379:426:474))  // in 8 out 4
          (IOPATH CINY1 COUTY1 (68:68:69)(78:78:79))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x129y70
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1892_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1862:2073:2288)(1916:2125:2341))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1892_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1999:2269:2541)(2101:2361:2625))
          (PORT IN7 (1862:2073:2288)(1916:2125:2341))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (380:467:555)(404:485:566))  // in 4 out 4
          (IOPATH IN7 COUTY1 (358:398:439)(357:398:440))  // in 7 out 4
          (IOPATH CINY1 COUTY1 (68:68:69)(78:78:79))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x129y71
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1894_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2051:2306:2565)(2106:2354:2608))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1894_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1531:1732:1937)(1598:1780:1966))
          (PORT IN5 (2051:2306:2565)(2106:2354:2608))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (417:507:597)(443:524:605))  // in 2 out 4
          (IOPATH IN5 COUTY1 (398:454:511)(387:448:509))  // in 5 out 4
          (IOPATH CINY1 COUTY1 (68:68:69)(78:78:79))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x129y72
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1896_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1493:1673:1855)(1552:1725:1902))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1896_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1242:1389:1540)(1286:1420:1557))
          (PORT IN6 (1493:1673:1855)(1552:1725:1902))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (357:436:516)(366:446:527))  // in 3 out 4
          (IOPATH IN6 COUTY1 (412:469:526)(406:474:543))  // in 6 out 4
          (IOPATH CINY1 COUTY1 (68:68:69)(78:78:79))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x129y73
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1898_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1426:1600:1778)(1493:1657:1825))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1898_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1621:1793:1969)(1665:1829:1997))
          (PORT IN7 (1426:1600:1778)(1493:1657:1825))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
    )))
 // C_ADDF2///ADDF2/    Pos: x110y69
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1900_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1680:1875:2075)(1756:1940:2126))
          (PORT IN8 (1773:1985:2199)(1832:2031:2236))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1900_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1451:1641:1833)(1484:1651:1822))
          (PORT IN5 (1680:1875:2075)(1756:1940:2126))
          (PORT IN8 (1773:1985:2199)(1832:2031:2236))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
    )))
 // C_///AND/D    Pos: x93y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1903_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (558:642:728)(550:624:700))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1903_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2966:3311:3662)(3095:3417:3745))
          (PORT SR (2383:2609:2840)(2493:2698:2906))
          (PORT CINY2 (4827:4827:4827)(5174:5174:5174))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x116y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1904_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (553:632:714)(540:610:683))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1904_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2080:2328:2581)(2129:2352:2579))
          (PORT SR (2573:2817:3066)(2699:2921:3151))
          (PORT CINY2 (7023:7023:7023)(7402:7402:7402))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x99y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1905_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (715:823:931)(714:805:898))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1905_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2607:2905:3209)(2770:3044:3323))
          (PORT SR (2030:2229:2434)(2133:2313:2499))
          (PORT CINY2 (5841:5841:5841)(6266:6266:6266))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x94y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1906_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1373:1498:1625)(1399:1506:1616))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1906_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2864:3192:3529)(3035:3338:3645))
          (PORT SR (3000:3296:3601)(3198:3493:3791))
          (PORT CINY2 (5148:5148:5148)(5532:5532:5532))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x100y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1907_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (796:899:1005)(807:903:999))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1907_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2127:2379:2634)(2228:2463:2701))
          (PORT SR (2259:2461:2665)(2367:2550:2738))
          (PORT CINY2 (4680:4680:4680)(4908:4908:4908))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x95y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1908_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1144:1272:1404)(1149:1266:1385))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1908_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1851:2042:2236)(1876:2049:2226))
          (PORT SR (2894:3139:3391)(3044:3274:3510))
          (PORT CINY2 (3702:3702:3702)(3844:3844:3844))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x95y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1909_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1109:1245:1384)(1153:1283:1414))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1909_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2927:3201:3481)(3000:3244:3495))
          (PORT SR (2247:2448:2656)(2356:2542:2731))
          (PORT CINY2 (4785:4785:4785)(5098:5098:5098))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x72y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1910_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1398:1586:1777)(1414:1579:1751))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1910_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1724:1903:2084)(1792:1960:2130))
          (PORT SR (4030:4387:4755)(4281:4626:4977))
          (PORT CINY2 (1734:1734:1734)(1880:1880:1880))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x132y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1911_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (935:1049:1163)(963:1067:1173))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1911_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1971:2202:2442)(2059:2277:2500))
          (PORT CINY2 (6972:6972:6972)(7124:7124:7124))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x96y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1912_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1108:1264:1423)(1157:1307:1458))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1912_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3385:3674:3969)(3540:3796:4060))
          (PORT SR (2209:2445:2685)(2307:2516:2729))
          (PORT CINY2 (5334:5334:5334)(5720:5720:5720))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x116y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1913_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (565:646:729)(557:629:702))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1913_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3225:3533:3846)(3372:3647:3928))
          (PORT SR (2247:2446:2648)(2353:2532:2716))
          (PORT CINY2 (7080:7080:7080)(7468:7468:7468))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x102y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1914_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (947:1078:1211)(983:1114:1247))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1914_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1566:1770:1979)(1667:1867:2070))
          (PORT SR (1523:1656:1791)(1574:1690:1809))
          (PORT CINY2 (5892:5892:5892)(6284:6284:6284))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x88y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1915_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1187:1365:1545)(1211:1376:1546))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1915_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2835:3039:3248)(2938:3118:3304))
          (PORT SR (2354:2581:2814)(2455:2657:2863))
          (PORT CINY2 (4818:4818:4818)(5232:5232:5232))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x100y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1916_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1666:1874:2086)(1768:1974:2183))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1916_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2511:2787:3068)(2606:2851:3102))
          (PORT SR (2852:3124:3399)(3019:3276:3539))
          (PORT CINY2 (4908:4908:4908)(5172:5172:5172))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x93y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1917_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (724:826:931)(726:820:917))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1917_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2500:2758:3021)(2651:2893:3141))
          (PORT SR (3575:3904:4243)(3751:4069:4390))
          (PORT CINY2 (3459:3459:3459)(3590:3590:3590))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x94y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1918_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1833:2040:2253)(1912:2111:2317))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1918_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (4310:4686:5071)(4549:4902:5266))
          (PORT SR (2026:2205:2388)(2120:2279:2441))
          (PORT CINY2 (4863:4863:4863)(5202:5202:5202))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x75y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1919_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1050:1184:1323)(1047:1165:1285))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1919_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2307:2557:2810)(2415:2642:2873))
          (PORT SR (3175:3447:3728)(3320:3571:3825))
          (PORT CINY2 (1671:1671:1671)(1766:1766:1766))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x137y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1920_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1847:2094:2346)(1871:2085:2302))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1920_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1360:1524:1694)(1360:1503:1649))
          (PORT SR (3418:3715:4018)(3608:3888:4175))
          (PORT CINY2 (7836:7836:7836)(8056:8056:8056))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x138y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1921_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1751:1984:2220)(1829:2043:2263))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1921_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1982:2204:2431)(2061:2274:2492))
          (PORT SR (3206:3480:3760)(3396:3661:3930))
          (PORT CINY2 (8157:8157:8157)(8414:8414:8414))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x131y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1922_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2154:2386:2623)(2225:2449:2679))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1922_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1338:1524:1716)(1388:1558:1732))
          (PORT SR (2967:3216:3472)(3107:3326:3548))
          (PORT CINY2 (7392:7392:7392)(7624:7624:7624))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x129y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1923_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1407:1576:1750)(1437:1592:1751))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1923_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1735:1956:2181)(1830:2046:2266))
          (PORT SR (2759:2974:3194)(2899:3087:3278))
          (PORT CINY2 (7206:7206:7206)(7436:7436:7436))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x134y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1924_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1421:1601:1782)(1480:1653:1832))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1924_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1188:1341:1496)(1206:1344:1487))
          (PORT SR (3241:3515:3796)(3397:3652:3915))
          (PORT CINY2 (7386:7386:7386)(7576:7576:7576))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x128y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1925_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1252:1433:1618)(1313:1491:1671))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1925_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1683:1869:2062)(1710:1884:2064))
          (PORT SR (2844:3057:3277)(2975:3161:3350))
          (PORT CINY2 (6657:6657:6657)(6814:6814:6814))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x127y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1926_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2227:2487:2750)(2349:2588:2833))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1926_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1271:1432:1595)(1338:1497:1662))
          (PORT SR (3006:3250:3502)(3159:3389:3622))
          (PORT CINY2 (6678:6678:6678)(6852:6852:6852))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x126y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1927_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1768:1958:2153)(1784:1947:2114))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1927_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1401:1557:1718)(1467:1621:1779))
          (PORT SR (3055:3317:3590)(3151:3383:3620))
          (PORT CINY2 (6300:6300:6300)(6428:6428:6428))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "GLBOUT") // GLBOUT    Pos: x0y0
    (INSTANCE _a1928)
      (DELAY
        (ABSOLUTE
          (IOPATH CLK0_BYP GLB0 (291:292:294)(288:289:290))
    )))
 // C_AND/D///    Pos: x130y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1929_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (581:660:742)(560:626:694))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1929_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1580:1743:1913)(1617:1769:1926))
          (PORT SR (3581:3850:4126)(3756:4002:4251))
          (PORT CINY2 (6558:6558:6558)(6672:6672:6672))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x129y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1930_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1259:1425:1595)(1315:1475:1638))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1930_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1402:1542:1688)(1416:1541:1670))
          (PORT SR (3397:3642:3894)(3547:3766:3987))
          (PORT CINY2 (6408:6408:6408)(6512:6512:6512))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1930_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (571:651:732)(578:655:734))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1930_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1402:1542:1688)(1416:1541:1670))
          (PORT SR (3397:3642:3894)(3547:3766:3987))
          (PORT CINY2 (6408:6408:6408)(6512:6512:6512))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x128y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1932_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1068:1199:1331)(1100:1221:1344))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1932_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1778:1974:2178)(1810:1985:2167))
          (PORT SR (3165:3425:3696)(3282:3516:3753))
          (PORT CINY2 (6486:6486:6486)(6616:6616:6616))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1932_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (414:474:534)(395:445:496))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1932_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1778:1974:2178)(1810:1985:2167))
          (PORT SR (3165:3425:3696)(3282:3516:3753))
          (PORT CINY2 (6486:6486:6486)(6616:6616:6616))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x80y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1934_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1273:1429:1587)(1340:1485:1633))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1934_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1653:1839:2030)(1667:1834:2004))
          (PORT SR (3309:3608:3913)(3501:3784:4076))
          (PORT CINY2 (3276:3276:3276)(3556:3556:3556))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x83y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1935_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1569:1756:1947)(1615:1789:1967))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1935_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1530:1748:1970)(1508:1686:1869))
          (PORT SR (2809:3080:3358)(2968:3221:3479))
          (PORT CINY2 (4011:4011:4011)(4366:4366:4366))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1935_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1561:1755:1952)(1615:1786:1962))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1935_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1530:1748:1970)(1508:1686:1869))
          (PORT SR (2809:3080:3358)(2968:3221:3479))
          (PORT CINY2 (4011:4011:4011)(4366:4366:4366))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x84y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1937_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1775:1972:2175)(1818:1995:2176))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1937_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1725:1963:2206)(1749:1962:2181))
          (PORT SR (3206:3525:3854)(3412:3722:4038))
          (PORT CINY2 (4218:4218:4218)(4592:4592:4592))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1937_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1064:1193:1324)(1089:1200:1314))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1937_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1725:1963:2206)(1749:1962:2181))
          (PORT SR (3206:3525:3854)(3412:3722:4038))
          (PORT CINY2 (4218:4218:4218)(4592:4592:4592))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x68y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1938_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (859:962:1068)(844:936:1032))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1938_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (776:866:958)(762:838:915))
          (PORT SR (2915:3162:3416)(3075:3305:3540))
          (PORT CINY2 (2331:2331:2331)(2626:2626:2626))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x133y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1941_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1167:1308:1450)(1212:1353:1498))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1941_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1192:1320:1451)(1206:1325:1447))
          (PORT SR (3729:4044:4367)(3934:4222:4515))
          (PORT CINY2 (6780:6780:6780)(6888:6888:6888))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1941_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (864:976:1091)(863:958:1054))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1941_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1192:1320:1451)(1206:1325:1447))
          (PORT SR (3729:4044:4367)(3934:4222:4515))
          (PORT CINY2 (6780:6780:6780)(6888:6888:6888))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x131y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1943_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1266:1420:1578)(1284:1426:1569))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1943_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (958:1080:1205)(949:1057:1168))
          (PORT SR (3507:3787:4073)(3714:3971:4232))
          (PORT CINY2 (6594:6594:6594)(6700:6700:6700))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1943_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1168:1326:1488)(1218:1362:1510))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1943_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (958:1080:1205)(949:1057:1168))
          (PORT SR (3507:3787:4073)(3714:3971:4232))
          (PORT CINY2 (6594:6594:6594)(6700:6700:6700))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x129y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1945_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (402:460:518)(396:446:497))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1945_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1125:1267:1413)(1128:1260:1397))
          (PORT SR (3322:3577:3837)(3505:3733:3964))
          (PORT CINY2 (6351:6351:6351)(6446:6446:6446))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1945_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (939:1048:1159)(959:1058:1159))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1945_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1125:1267:1413)(1128:1260:1397))
          (PORT SR (3322:3577:3837)(3505:3733:3964))
          (PORT CINY2 (6351:6351:6351)(6446:6446:6446))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x130y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1946_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (686:792:900)(659:747:838))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1946_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1133:1279:1428)(1138:1273:1411))
          (PORT SR (3324:3580:3842)(3511:3741:3975))
          (PORT CINY2 (6444:6444:6444)(6540:6540:6540))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1946_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (561:650:740)(570:656:744))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1946_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1133:1279:1428)(1138:1273:1411))
          (PORT SR (3324:3580:3842)(3511:3741:3975))
          (PORT CINY2 (6444:6444:6444)(6540:6540:6540))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x123y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1947_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1349:1550:1757)(1362:1546:1735))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1947_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1079:1228:1378)(1062:1192:1325))
          (PORT SR (3196:3454:3717)(3364:3595:3830))
          (PORT CINY2 (5793:5793:5793)(5882:5882:5882))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x86y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1948_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1200:1330:1465)(1204:1311:1423))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1948_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (761:853:947)(768:858:950))
          (PORT SR (3663:3969:4285)(3888:4183:4483))
          (PORT CINY2 (2523:2523:2523)(2602:2602:2602))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x108y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1949_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1578:1765:1956)(1603:1767:1934))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1949_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (932:1014:1099)(931:1005:1081))
          (PORT SR (1975:2147:2324)(2059:2211:2366))
          (PORT CINY2 (5937:5937:5937)(6254:6254:6254))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x115y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1950_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1169:1331:1496)(1169:1307:1447))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1950_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2429:2689:2957)(2469:2709:2956))
          (PORT SR (2244:2445:2653)(2357:2543:2732))
          (PORT CINY2 (6759:6759:6759)(7110:7110:7110))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x104y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1951_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1190:1362:1541)(1188:1339:1493))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1951_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2816:3094:3380)(2894:3154:3421))
          (PORT SR (2061:2269:2482)(2179:2377:2578))
          (PORT CINY2 (5907:5907:5907)(6274:6274:6274))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x93y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1952_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2052:2276:2504)(2132:2345:2564))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1952_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2364:2668:2978)(2479:2772:3072))
          (PORT SR (2135:2337:2542)(2242:2424:2611))
          (PORT CINY2 (5169:5169:5169)(5570:5570:5570))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x105y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1953_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1253:1422:1594)(1227:1368:1512))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1953_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2156:2353:2555)(2222:2401:2583))
          (PORT SR (2313:2517:2725)(2423:2603:2784))
          (PORT CINY2 (4860:4860:4860)(5048:5048:5048))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x100y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1954_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1812:2038:2271)(1834:2043:2257))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1954_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (4299:4760:5233)(4436:4862:5300))
          (PORT SR (2735:2973:3221)(2882:3107:3336))
          (PORT CINY2 (4167:4167:4167)(4314:4314:4314))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x94y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1955_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1188:1360:1535)(1219:1381:1546))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1955_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (965:1087:1213)(995:1119:1246))
          (PORT SR (2271:2478:2691)(2386:2575:2767))
          (PORT CINY2 (4692:4692:4692)(5004:5004:5004))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x80y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1956_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1190:1341:1495)(1233:1370:1510))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1956_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (4238:4622:5017)(4360:4703:5057))
          (PORT SR (4011:4361:4725)(4280:4625:4976))
          (PORT CINY2 (2535:2535:2535)(2698:2698:2698))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x114y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1957_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (760:854:950)(765:851:940))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1957_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2990:3223:3462)(3150:3363:3579))
          (PORT CINY2 (4956:4956:4956)(5036:5036:5036))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x115y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1958_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (948:1083:1220)(949:1067:1188))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1958_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3342:3620:3904)(3540:3803:4069))
          (PORT CINY2 (5163:5163:5163)(5262:5262:5262))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x98y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1959_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1436:1641:1851)(1453:1642:1835))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1959_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1445:1609:1777)(1441:1581:1724))
          (PORT SR (3525:3887:4257)(3736:4093:4456))
          (PORT CINY2 (5178:5178:5178)(5512:5512:5512))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x112y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1960_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1326:1486:1647)(1377:1520:1669))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1960_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2763:3121:3484)(2793:3102:3422))
          (PORT SR (2298:2535:2777)(2390:2600:2814))
          (PORT CINY2 (6366:6366:6366)(6696:6696:6696))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x108y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1961_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1571:1787:2009)(1611:1807:2009))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1961_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2069:2324:2584)(2050:2265:2487))
          (PORT SR (2109:2310:2517)(2195:2383:2574))
          (PORT CINY2 (6108:6108:6108)(6452:6452:6452))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x92y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1962_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1736:1910:2087)(1794:1956:2122))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1962_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3196:3551:3914)(3263:3573:3892))
          (PORT SR (2617:2864:3119)(2765:3004:3246))
          (PORT CINY2 (4848:4848:4848)(5212:5212:5212))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x98y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1963_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1054:1197:1343)(1055:1180:1309))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1963_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2117:2383:2655)(2158:2392:2633))
          (PORT SR (4693:5163:5647)(5008:5484:5968))
          (PORT CINY2 (4266:4266:4266)(4456:4456:4456))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x94y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1964_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (551:633:716)(536:603:673))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1964_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (4392:4869:5359)(4541:4972:5419))
          (PORT SR (2700:2921:3148)(2832:3035:3243))
          (PORT CINY2 (3552:3552:3552)(3684:3684:3684))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x88y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1965_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (939:1068:1198)(977:1098:1223))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1965_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1460:1627:1796)(1482:1635:1791))
          (PORT SR (2743:2986:3235)(2868:3083:3303))
          (PORT CINY2 (3906:3906:3906)(4176:4176:4176))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x80y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1966_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1121:1248:1376)(1132:1245:1360))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1966_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3060:3378:3704)(3152:3436:3731))
          (PORT SR (3440:3739:4047)(3632:3920:4214))
          (PORT CINY2 (2364:2364:2364)(2500:2500:2500))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x92y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1967_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (957:1081:1206)(985:1102:1222))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1967_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1756:1940:2128)(1781:1945:2114))
          (PORT SR (3141:3461:3791)(3338:3649:3964))
          (PORT CINY2 (4962:4962:4962)(5344:5344:5344))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x114y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1968_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1015:1155:1298)(995:1109:1225))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1968_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1925:2184:2447)(1956:2180:2409))
          (PORT SR (2287:2485:2687)(2396:2577:2762))
          (PORT CINY2 (6552:6552:6552)(6884:6884:6884))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x104y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1969_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1220:1397:1578)(1256:1424:1593))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1969_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3600:4018:4446)(3717:4095:4481))
          (PORT SR (1565:1694:1827)(1628:1742:1859))
          (PORT CINY2 (5964:5964:5964)(6340:6340:6340))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x91y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1970_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1043:1179:1318)(1073:1195:1320))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1970_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1387:1548:1712)(1432:1582:1734))
          (PORT SR (3799:4188:4585)(4088:4484:4889))
          (PORT CINY2 (4869:4869:4869)(5250:5250:5250))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x94y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1971_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1087:1231:1379)(1135:1271:1409))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1971_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1838:2060:2288)(1921:2137:2358))
          (PORT SR (3432:3748:4070)(3646:3953:4265))
          (PORT CINY2 (4008:4008:4008)(4212:4212:4212))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x92y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1972_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (392:452:512)(384:435:487))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1972_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1937:2165:2397)(2006:2220:2438))
          (PORT SR (3583:3909:4247)(3762:4075:4393))
          (PORT CINY2 (3366:3366:3366)(3496:3496:3496))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x90y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1973_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (862:972:1084)(839:930:1024))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1973_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1240:1408:1578)(1288:1452:1617))
          (PORT SR (2577:2791:3012)(2707:2899:3097))
          (PORT CINY2 (4092:4092:4092)(4364:4364:4364))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x78y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1974_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (551:630:710)(573:649:726))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1974_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2438:2732:3030)(2521:2789:3062))
          (PORT SR (3058:3310:3569)(3211:3445:3684))
          (PORT CINY2 (2064:2064:2064)(2180:2180:2180))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x95y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1975_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1073:1225:1380)(1120:1266:1413))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1975_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2018:2220:2429)(2050:2228:2410))
          (PORT SR (2026:2238:2457)(2095:2280:2468))
          (PORT CINY2 (4956:4956:4956)(5296:5296:5296))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x107y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1976_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1536:1735:1940)(1601:1786:1972))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1976_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1495:1660:1827)(1529:1675:1825))
          (PORT SR (2286:2511:2743)(2392:2608:2827))
          (PORT CINY2 (5958:5958:5958)(6292:6292:6292))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x99y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1977_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (797:895:995)(809:897:986))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1977_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1453:1584:1721)(1483:1605:1730))
          (PORT SR (3716:4102:4497)(3948:4332:4722))
          (PORT CINY2 (5328:5328:5328)(5672:5672:5672))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x88y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1978_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1223:1375:1527)(1291:1439:1589))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1978_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1808:2038:2270)(1910:2140:2374))
          (PORT SR (4780:5267:5764)(5143:5639:6149))
          (PORT CINY2 (4476:4476:4476)(4836:4836:4836))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x93y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1979_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (889:1002:1116)(860:949:1040))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1979_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2795:3120:3456)(2932:3245:3565))
          (PORT SR (3018:3295:3578)(3167:3418:3674))
          (PORT CINY2 (3744:3744:3744)(3920:3920:3920))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x87y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1980_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1093:1243:1397)(1109:1248:1388))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1980_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1972:2174:2378)(2025:2213:2407))
          (PORT SR (4065:4422:4788)(4336:4690:5049))
          (PORT CINY2 (2730:2730:2730)(2828:2828:2828))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x79y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1981_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1420:1591:1766)(1452:1617:1785))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1981_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1419:1583:1753)(1444:1598:1759))
          (PORT SR (3121:3397:3678)(3292:3548:3813))
          (PORT CINY2 (3126:3126:3126)(3396:3396:3396))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x75y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1982_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1119:1269:1420)(1161:1302:1444))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1982_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2316:2540:2771)(2424:2636:2855))
          (PORT SR (2975:3234:3499)(3101:3329:3562))
          (PORT CINY2 (1956:1956:1956)(2096:2096:2096))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x98y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1983_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1249:1429:1612)(1254:1416:1580))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1983_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3147:3481:3821)(3328:3656:3990))
          (PORT SR (2768:3037:3315)(2947:3210:3478))
          (PORT CINY2 (5235:5235:5235)(5578:5578:5578))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x114y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1984_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1910:2138:2369)(2016:2227:2446))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1984_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (4468:4939:5420)(4720:5176:5641))
          (PORT SR (2474:2696:2925)(2597:2802:3012))
          (PORT CINY2 (6381:6381:6381)(6686:6686:6686))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x96y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1985_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1607:1803:2001)(1666:1849:2034))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1985_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1811:1999:2192)(1868:2043:2222))
          (PORT SR (2956:3246:3542)(3096:3372:3653))
          (PORT CINY2 (4821:4821:4821)(5126:5126:5126))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x90y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1986_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1220:1380:1544)(1264:1413:1566))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1986_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1898:2116:2339)(1980:2197:2418))
          (PORT SR (3615:3981:4354)(3879:4248:4626))
          (PORT CINY2 (4719:4719:4719)(5090:5090:5090))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x98y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1987_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1352:1527:1707)(1376:1532:1693))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1987_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1974:2203:2435)(2083:2309:2539))
          (PORT SR (3166:3451:3743)(3372:3649:3931))
          (PORT CINY2 (4095:4095:4095)(4258:4258:4258))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x92y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1988_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1265:1415:1570)(1295:1435:1579))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1988_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1595:1761:1931)(1600:1741:1885))
          (PORT SR (2836:3079:3328)(2982:3211:3443))
          (PORT CINY2 (3195:3195:3195)(3298:3298:3298))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x84y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1989_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (928:1065:1204)(938:1059:1184))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1989_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1420:1595:1774)(1433:1594:1759))
          (PORT SR (2633:2862:3093)(2752:2944:3143))
          (PORT CINY2 (3249:3249:3249)(3470:3470:3470))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x78y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1990_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1090:1219:1349)(1113:1228:1345))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1990_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2387:2629:2873)(2514:2753:2996))
          (PORT SR (3638:3941:4257)(3862:4154:4451))
          (PORT CINY2 (2235:2235:2235)(2378:2378:2378))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x96y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1991_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1135:1298:1462)(1182:1335:1492))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1991_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2039:2285:2535)(2179:2419:2664))
          (PORT SR (2031:2244:2464)(2100:2284:2472))
          (PORT CINY2 (5049:5049:5049)(5390:5390:5390))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x110y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1992_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1708:1923:2142)(1808:2018:2233))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1992_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1610:1824:2041)(1692:1890:2091))
          (PORT SR (2096:2305:2520)(2163:2345:2530))
          (PORT CINY2 (6123:6123:6123)(6442:6442:6442))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x106y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1993_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1518:1685:1857)(1532:1669:1809))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1993_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1280:1449:1619)(1338:1501:1665))
          (PORT SR (2198:2396:2598)(2287:2456:2631))
          (PORT CINY2 (5523:5523:5523)(5802:5802:5802))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x92y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1994_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1544:1736:1931)(1583:1748:1916))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1994_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1580:1770:1961)(1678:1869:2060))
          (PORT SR (2427:2650:2881)(2558:2768:2981))
          (PORT CINY2 (4791:4791:4791)(5146:5146:5146))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x92y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1995_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1246:1412:1583)(1298:1457:1620))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1995_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1868:2091:2318)(1990:2214:2440))
          (PORT SR (2857:3100:3349)(3010:3235:3465))
          (PORT CINY2 (3651:3651:3651)(3826:3826:3826))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x90y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1996_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1069:1221:1377)(1094:1243:1397))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1996_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1708:1900:2095)(1803:1991:2182))
          (PORT SR (3027:3284:3550)(3142:3378:3617))
          (PORT CINY2 (3009:3009:3009)(3110:3110:3110))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x86y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1997_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (575:655:737)(567:634:702))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1997_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1098:1248:1398)(1116:1260:1406))
          (PORT SR (2419:2613:2811)(2540:2708:2882))
          (PORT CINY2 (3663:3663:3663)(3922:3922:3922))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x80y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1998_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (893:1014:1139)(959:1085:1213))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1998_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2870:3197:3528)(3077:3400:3729))
          (PORT SR (3202:3474:3754)(3382:3640:3902))
          (PORT CINY2 (2307:2307:2307)(2434:2434:2434))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x94y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1999_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (360:413:466)(343:385:427))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1999_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (5762:6352:6956)(6073:6621:7183))
          (PORT SR (2804:3074:3354)(2976:3239:3506))
          (PORT CINY2 (5091:5091:5091)(5466:5466:5466))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x114y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2000_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (983:1121:1261)(965:1076:1189))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2000_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (4686:5172:5669)(4964:5402:5852))
          (PORT SR (2420:2645:2878)(2549:2762:2978))
          (PORT CINY2 (6609:6609:6609)(6950:6950:6950))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x100y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2001_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1421:1610:1804)(1452:1627:1805))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2001_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (5499:6051:6616)(5801:6301:6817))
          (PORT SR (1915:2108:2305)(1983:2149:2317))
          (PORT CINY2 (5193:5193:5193)(5502:5502:5502))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x94y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2002_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1902:2140:2382)(1980:2199:2422))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2002_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (5762:6352:6956)(6073:6621:7183))
          (PORT SR (2804:3074:3354)(2976:3239:3506))
          (PORT CINY2 (5091:5091:5091)(5466:5466:5466))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x98y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2003_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2388:2693:3007)(2469:2764:3065))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2003_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2952:3248:3550)(3062:3317:3583))
          (PORT SR (2275:2475:2677)(2383:2557:2737))
          (PORT CINY2 (4551:4551:4551)(4786:4786:4786))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x92y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2004_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (717:820:926)(716:809:906))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2004_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1827:2028:2232)(1894:2076:2264))
          (PORT SR (3394:3699:4014)(3548:3839:4133))
          (PORT CINY2 (3309:3309:3309)(3430:3430:3430))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x88y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2005_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1200:1360:1524)(1208:1352:1500))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2005_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (756:853:952)(729:806:886))
          (PORT SR (2559:2779:3004)(2663:2850:3042))
          (PORT CINY2 (3849:3849:3849)(4110:4110:4110))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x78y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2006_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (534:610:688)(556:629:704))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2006_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2162:2354:2553)(2214:2382:2557))
          (PORT SR (2838:3063:3295)(2974:3178:3385))
          (PORT CINY2 (2007:2007:2007)(2114:2114:2114))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x92y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2007_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1207:1393:1581)(1236:1396:1560))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2007_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1012:1099:1189)(1018:1095:1174))
          (PORT SR (2230:2444:2662)(2311:2494:2680))
          (PORT CINY2 (4449:4449:4449)(4750:4750:4750))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x108y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2008_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1673:1861:2053)(1736:1903:2073))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2008_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3224:3539:3868)(3425:3731:4045))
          (PORT SR (2234:2423:2617)(2336:2503:2676))
          (PORT CINY2 (5709:5709:5709)(5990:5990:5990))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x102y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2009_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1541:1733:1928)(1591:1769:1950))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2009_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1623:1764:1909)(1650:1774:1901))
          (PORT SR (2549:2794:3045)(2682:2907:3137))
          (PORT CINY2 (5265:5265:5265)(5558:5558:5558))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x86y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2010_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (605:679:755)(604:670:737))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2010_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3569:3886:4210)(3662:3941:4225))
          (PORT SR (3379:3722:4074)(3603:3939:4281))
          (PORT CINY2 (4461:4461:4461)(4846:4846:4846))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x90y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2011_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1453:1645:1839)(1487:1663:1843))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2011_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2229:2439:2654)(2290:2467:2647))
          (PORT SR (3792:4148:4515)(4040:4395:4755))
          (PORT CINY2 (3465:3465:3465)(3638:3638:3638))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x88y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2012_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1109:1237:1368)(1107:1218:1330))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2012_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2902:3185:3473)(3012:3267:3527))
          (PORT SR (4036:4389:4753)(4306:4654:5008))
          (PORT CINY2 (2823:2823:2823)(2922:2922:2922))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x80y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2013_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (921:1041:1162)(943:1053:1167))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2013_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2247:2456:2674)(2295:2487:2682))
          (PORT SR (2326:2529:2736)(2415:2592:2772))
          (PORT CINY2 (3333:3333:3333)(3622:3622:3622))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x76y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2014_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (936:1064:1192)(982:1095:1212))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2014_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3467:3810:4160)(3595:3905:4221))
          (PORT SR (3261:3517:3784)(3444:3683:3926))
          (PORT CINY2 (1935:1935:1935)(2058:2058:2058))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x95y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2015_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1289:1453:1621)(1293:1433:1576))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2015_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1774:2015:2263)(1880:2117:2360))
          (PORT SR (2981:3272:3570)(3118:3395:3677))
          (PORT CINY2 (4728:4728:4728)(5032:5032:5032))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x113y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2016_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1578:1758:1940)(1667:1835:2007))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2016_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2219:2470:2728)(2311:2544:2782))
          (PORT SR (2550:2782:3020)(2646:2856:3069))
          (PORT CINY2 (6288:6288:6288)(6592:6592:6592))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x99y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2017_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1438:1637:1842)(1489:1688:1891))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2017_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (4121:4547:4979)(4300:4696:5099))
          (PORT SR (1853:2042:2234)(1922:2083:2249))
          (PORT CINY2 (5556:5556:5556)(5936:5936:5936))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x90y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2018_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1359:1521:1686)(1390:1535:1683))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2018_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3420:3761:4108)(3610:3935:4265))
          (PORT SR (2759:3031:3311)(2912:3169:3429))
          (PORT CINY2 (4662:4662:4662)(5024:5024:5024))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x101y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2019_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1253:1422:1595)(1229:1370:1515))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2019_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1691:1898:2110)(1748:1934:2124))
          (PORT SR (2322:2528:2740)(2411:2594:2780))
          (PORT CINY2 (4260:4260:4260)(4408:4408:4408))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x95y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2020_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (802:899:998)(810:902:995))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2020_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (4107:4485:4871)(4320:4686:5058))
          (PORT SR (3432:3744:4067)(3591:3884:4180))
          (PORT CINY2 (3588:3588:3588)(3712:3712:3712))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x83y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2021_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (561:642:725)(547:619:693))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2021_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1805:2020:2239)(1852:2056:2266))
          (PORT SR (2496:2726:2961)(2615:2832:3052))
          (PORT CINY2 (3498:3498:3498)(3772:3772:3772))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x77y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2022_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (378:435:492)(379:428:478))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2022_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3857:4214:4578)(4019:4363:4711))
          (PORT SR (2862:3089:3323)(2993:3200:3411))
          (PORT CINY2 (1914:1914:1914)(2020:2020:2020))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x99y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2023_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1080:1232:1388)(1084:1226:1370))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2023_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2148:2415:2686)(2265:2518:2776))
          (PORT SR (2278:2510:2745)(2407:2624:2845))
          (PORT CINY2 (5670:5670:5670)(6068:6068:6068))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x113y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2024_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1495:1677:1861)(1573:1741:1916))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2024_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2413:2717:3027)(2514:2798:3087))
          (PORT SR (2462:2721:2985)(2579:2814:3053))
          (PORT CINY2 (6516:6516:6516)(6856:6856:6856))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x101y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2025_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1347:1511:1680)(1381:1528:1678))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2025_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1928:2183:2444)(1945:2179:2415))
          (PORT SR (3031:3326:3625)(3223:3507:3797))
          (PORT CINY2 (5058:5058:5058)(5332:5332:5332))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x87y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2026_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1565:1772:1982)(1648:1845:2047))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2026_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (733:834:935)(711:790:870))
          (PORT SR (2231:2435:2645)(2314:2493:2673))
          (PORT CINY2 (4212:4212:4212)(4544:4544:4544))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x97y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2027_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (371:424:479)(345:389:434))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2027_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1968:2219:2475)(1969:2191:2416))
          (PORT SR (2604:2858:3115)(2721:2949:3183))
          (PORT CINY2 (4344:4344:4344)(4560:4560:4560))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x93y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2028_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1167:1315:1467)(1203:1352:1502))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2028_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1812:2010:2212)(1859:2045:2234))
          (PORT SR (3050:3314:3587)(3167:3406:3647))
          (PORT CINY2 (3288:3288:3288)(3392:3392:3392))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x85y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2029_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (557:636:717)(542:614:687))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2029_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1293:1444:1599)(1336:1486:1639))
          (PORT SR (2148:2330:2517)(2241:2402:2566))
          (PORT CINY2 (3798:3798:3798)(4092:4092:4092))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x79y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2030_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (865:974:1084)(860:957:1056))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2030_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1981:2203:2429)(2021:2219:2421))
          (PORT SR (3516:3800:4093)(3645:3901:4160))
          (PORT CINY2 (2100:2100:2100)(2208:2208:2208))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x93y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2031_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (556:636:717)(542:614:689))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2031_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2528:2766:3010)(2590:2806:3029))
          (PORT SR (2799:3070:3349)(2969:3236:3506))
          (PORT CINY2 (4998:4998:4998)(5372:5372:5372))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x113y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2032_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1755:1961:2170)(1842:2028:2221))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2032_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1302:1460:1620)(1326:1469:1615))
          (PORT SR (2359:2548:2741)(2469:2633:2802))
          (PORT CINY2 (6174:6174:6174)(6460:6460:6460))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x101y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2033_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1021:1169:1321)(1034:1167:1303))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2033_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1798:1987:2180)(1851:2020:2193))
          (PORT SR (1751:1907:2066)(1824:1967:2113))
          (PORT CINY2 (5514:5514:5514)(5860:5860:5860))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x94y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2034_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1597:1775:1954)(1662:1833:2007))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2034_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1973:2187:2405)(2008:2207:2412))
          (PORT SR (2180:2385:2593)(2288:2473:2665))
          (PORT CINY2 (5376:5376:5376)(5796:5796:5796))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x93y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2035_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1342:1504:1668)(1380:1537:1698))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2035_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2842:3156:3479)(2970:3266:3570))
          (PORT SR (2394:2591:2791)(2508:2678:2854))
          (PORT CINY2 (4086:4086:4086)(4316:4316:4316))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x89y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2036_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1093:1244:1400)(1108:1249:1392))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2036_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1640:1833:2031)(1683:1855:2034))
          (PORT SR (4413:4816:5229)(4731:5136:5546))
          (PORT CINY2 (3030:3030:3030)(3148:3148:3148))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x83y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2037_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1057:1189:1326)(1051:1163:1280))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2037_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2856:3138:3429)(2977:3231:3493))
          (PORT SR (2793:3037:3287)(2939:3165:3399))
          (PORT CINY2 (3270:3270:3270)(3508:3508:3508))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x79y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2038_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (407:465:524)(390:442:494))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2038_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3719:4129:4547)(3936:4322:4718))
          (PORT SR (2972:3185:3406)(3056:3240:3428))
          (PORT CINY2 (1986:1986:1986)(2076:2076:2076))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x97y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2039_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1234:1408:1585)(1239:1391:1546))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2039_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1189:1307:1429)(1222:1330:1441))
          (PORT SR (1963:2147:2335)(2041:2207:2374))
          (PORT CINY2 (4914:4914:4914)(5220:5220:5220))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x107y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2040_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1607:1790:1978)(1673:1843:2017))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2040_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1447:1587:1732)(1481:1606:1733))
          (PORT SR (1945:2130:2320)(2010:2172:2338))
          (PORT CINY2 (5844:5844:5844)(6160:6160:6160))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x101y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2041_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1231:1392:1558)(1256:1402:1550))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2041_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1276:1390:1508)(1314:1418:1528))
          (PORT SR (1782:1942:2106)(1848:1996:2146))
          (PORT CINY2 (5286:5286:5286)(5596:5596:5596))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x87y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2042_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1569:1766:1963)(1615:1800:1990))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2042_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2013:2249:2492)(2068:2294:2523))
          (PORT SR (3819:4213:4616)(4087:4481:4882))
          (PORT CINY2 (4440:4440:4440)(4808:4808:4808))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x93y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2043_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (910:1032:1157)(936:1046:1157))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2043_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2191:2416:2650)(2323:2547:2776))
          (PORT SR (3236:3527:3824)(3428:3708:3992))
          (PORT CINY2 (3858:3858:3858)(4052:4052:4052))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x89y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2044_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (949:1058:1170)(946:1045:1145))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2044_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2156:2394:2641)(2235:2463:2696))
          (PORT SR (3019:3273:3537)(3134:3367:3603))
          (PORT CINY2 (2916:2916:2916)(3016:3016:3016))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x85y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2045_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (747:853:960)(758:853:951))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2045_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1358:1524:1694)(1364:1508:1656))
          (PORT SR (3032:3308:3588)(3195:3442:3697))
          (PORT CINY2 (3456:3456:3456)(3696:3696:3696))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x81y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2046_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1273:1420:1569)(1307:1445:1585))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2046_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1392:1543:1699)(1428:1561:1697))
          (PORT SR (3589:3908:4236)(3804:4115:4433))
          (PORT CINY2 (2514:2514:2514)(2660:2660:2660))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x91y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2047_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (913:1042:1174)(931:1058:1189))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2047_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2127:2382:2642)(2174:2409:2652))
          (PORT SR (2437:2660:2891)(2566:2776:2989))
          (PORT CINY2 (4698:4698:4698)(5052:5052:5052))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x109y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2048_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1618:1801:1989)(1691:1862:2036))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2048_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1841:2086:2335)(1827:2036:2252))
          (PORT SR (2341:2576:2817)(2452:2670:2892))
          (PORT CINY2 (6144:6144:6144)(6480:6480:6480))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x101y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2049_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1316:1481:1650)(1376:1529:1685))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2049_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1541:1738:1939)(1525:1693:1866))
          (PORT SR (2314:2554:2800)(2426:2647:2871))
          (PORT CINY2 (5400:5400:5400)(5728:5728:5728))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x91y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2050_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1185:1323:1463)(1203:1322:1443))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2050_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1558:1761:1969)(1555:1729:1906))
          (PORT SR (2949:3245:3550)(3123:3406:3693))
          (PORT CINY2 (4812:4812:4812)(5184:5184:5184))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x93y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2051_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (902:1038:1176)(914:1036:1161))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2051_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1787:1998:2210)(1834:2020:2208))
          (PORT SR (3770:4120:4483)(3971:4311:4657))
          (PORT CINY2 (3516:3516:3516)(3656:3656:3656))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x97y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2052_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1382:1551:1723)(1409:1562:1716))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2052_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2134:2357:2583)(2242:2449:2661))
          (PORT SR (3088:3346:3612)(3210:3445:3685))
          (PORT CINY2 (3774:3774:3774)(3900:3900:3900))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x81y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2053_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1814:2035:2261)(1883:2085:2294))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2053_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1382:1558:1738)(1376:1537:1701))
          (PORT SR (3013:3277:3545)(3182:3422:3668))
          (PORT CINY2 (3084:3084:3084)(3320:3320:3320))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x75y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2054_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (916:1037:1160)(963:1083:1204))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2054_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1776:1952:2130)(1845:2002:2161))
          (PORT SR (3271:3527:3794)(3452:3691:3934))
          (PORT CINY2 (1842:1842:1842)(1964:1964:1964))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x99y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2055_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (783:896:1012)(773:872:973))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2055_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2169:2414:2662)(2252:2489:2731))
          (PORT SR (2291:2514:2745)(2415:2626:2841))
          (PORT CINY2 (5442:5442:5442)(5804:5804:5804))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x111y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2056_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1515:1700:1886)(1576:1746:1923))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2056_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3504:3859:4223)(3674:4005:4342))
          (PORT SR (2105:2317:2534)(2172:2354:2540))
          (PORT CINY2 (6216:6216:6216)(6536:6536:6536))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x105y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2057_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1399:1575:1756)(1407:1559:1715))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2057_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1483:1641:1804)(1501:1651:1805))
          (PORT SR (1924:2110:2300)(2010:2174:2339))
          (PORT CINY2 (5772:5772:5772)(6104:6104:6104))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x89y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2058_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1197:1353:1512)(1249:1390:1535))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2058_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3559:3909:4267)(3724:4054:4391))
          (PORT SR (2575:2823:3079)(2703:2933:3165))
          (PORT CINY2 (4512:4512:4512)(4864:4864:4864))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x99y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2059_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1115:1255:1395)(1105:1222:1343))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2059_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (7172:7863:8576)(7556:8219:8892))
          (PORT SR (2460:2689:2924)(2583:2801:3023))
          (PORT CINY2 (4302:4302:4302)(4484:4484:4484))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x93y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2060_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1659:1863:2070)(1679:1862:2051))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2060_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (4896:5343:5803)(5204:5640:6085))
          (PORT SR (3133:3397:3669)(3239:3480:3727))
          (PORT CINY2 (3174:3174:3174)(3260:3260:3260))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x87y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2061_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (554:634:715)(535:606:679))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2061_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3846:4210:4585)(4046:4403:4765))
          (PORT SR (2833:3078:3328)(2989:3214:3448))
          (PORT CINY2 (3870:3870:3870)(4148:4148:4148))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x81y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2062_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (575:663:754)(561:634:709))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2062_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (5718:6282:6864)(6034:6572:7117))
          (PORT SR (3120:3374:3639)(3243:3476:3712))
          (PORT CINY2 (2172:2172:2172)(2264:2264:2264))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x91y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2063_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1811:2025:2243)(1911:2116:2324))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2063_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2456:2705:2959)(2572:2803:3039))
          (PORT SR (2557:2783:3012)(2663:2854:3052))
          (PORT CINY2 (3900:3900:3900)(4128:4128:4128))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x101y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2064_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1444:1611:1782)(1514:1669:1825))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2064_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2710:2996:3290)(2831:3089:3355))
          (PORT SR (3322:3661:4012)(3566:3909:4258))
          (PORT CINY2 (5685:5685:5685)(6058:6058:6058))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x84y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2065_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1444:1620:1798)(1491:1648:1810))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2065_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2043:2248:2458)(2089:2263:2444))
          (PORT SR (3447:3795:4151)(3698:4047:4402))
          (PORT CINY2 (4275:4275:4275)(4658:4658:4658))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x80y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2066_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (930:1069:1209)(957:1088:1221))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2066_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2156:2372:2594)(2235:2434:2641))
          (PORT SR (2272:2472:2675)(2385:2567:2752))
          (PORT CINY2 (4017:4017:4017)(4414:4414:4414))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x88y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2067_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1577:1768:1963)(1626:1799:1977))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2067_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2998:3289:3588)(3093:3363:3638))
          (PORT SR (3475:3803:4138)(3676:3984:4300))
          (PORT CINY2 (3393:3393:3393)(3582:3582:3582))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x82y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2068_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1243:1404:1568)(1293:1432:1576))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2068_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2019:2266:2519)(2060:2274:2494))
          (PORT SR (3524:3840:4164)(3751:4059:4372))
          (PORT CINY2 (2607:2607:2607)(2754:2754:2754))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x68y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2069_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1053:1178:1305)(1067:1175:1286))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2069_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2319:2543:2774)(2365:2572:2788))
          (PORT SR (2671:2902:3138)(2802:3015:3231))
          (PORT CINY2 (2160:2160:2160)(2428:2428:2428))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x70y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2070_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1547:1759:1974)(1564:1748:1937))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2070_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2107:2319:2537)(2166:2356:2554))
          (PORT SR (3428:3730:4038)(3613:3887:4166))
          (PORT CINY2 (1605:1605:1605)(1758:1758:1758))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x78y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2071_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1932:2157:2385)(2022:2240:2460))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2071_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1622:1783:1948)(1653:1801:1953))
          (PORT SR (2744:2970:3200)(2879:3082:3289))
          (PORT CINY2 (2691:2691:2691)(2906:2906:2906))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x99y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2072_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1670:1852:2039)(1743:1912:2084))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2072_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2068:2312:2560)(2197:2438:2683))
          (PORT SR (1918:2108:2303)(1984:2149:2317))
          (PORT CINY2 (5100:5100:5100)(5408:5408:5408))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x92y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2073_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1577:1769:1966)(1624:1804:1988))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2073_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1449:1574:1703)(1480:1595:1712))
          (PORT SR (2546:2766:2990)(2666:2864:3070))
          (PORT CINY2 (4164:4164:4164)(4420:4420:4420))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x81y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2074_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (562:648:737)(550:622:696))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2074_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1516:1666:1820)(1597:1737:1879))
          (PORT SR (2899:3177:3461)(3083:3351:3624))
          (PORT CINY2 (3825:3825:3825)(4178:4178:4178))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x83y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2075_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1569:1756:1947)(1645:1816:1992))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2075_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2274:2539:2808)(2330:2572:2817))
          (PORT SR (3969:4337:4715)(4232:4598:4972))
          (PORT CINY2 (2814:2814:2814)(2980:2980:2980))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x83y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2076_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1817:2025:2236)(1878:2072:2268))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2076_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2086:2308:2538)(2193:2404:2619))
          (PORT SR (4032:4392:4759)(4311:4664:5022))
          (PORT CINY2 (2301:2301:2301)(2386:2386:2386))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x80y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2077_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1712:1927:2149)(1719:1907:2103))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2077_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1421:1564:1711)(1447:1577:1710))
          (PORT SR (2650:2868:3088)(2766:2952:3144))
          (PORT CINY2 (2877:2877:2877)(3094:3094:3094))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x77y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2078_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (398:455:514)(392:442:493))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2078_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2071:2316:2566)(2138:2363:2595))
          (PORT SR (3365:3630:3904)(3480:3721:3967))
          (PORT CINY2 (1686:1686:1686)(1756:1756:1756))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x96y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2079_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (784:891:998)(804:903:1006))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2079_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2116:2398:2683)(2178:2447:2720))
          (PORT SR (3399:3745:4100)(3638:3987:4340))
          (PORT CINY2 (5448:5448:5448)(5852:5852:5852))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x114y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2080_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (835:949:1064)(813:907:1002))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2080_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1914:2134:2359)(1963:2167:2376))
          (PORT SR (2595:2842:3092)(2730:2963:3201))
          (PORT CINY2 (6780:6780:6780)(7148:7148:7148))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x108y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2081_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1207:1386:1570)(1233:1391:1553))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2081_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1953:2208:2468)(2005:2242:2483))
          (PORT SR (2072:2280:2492)(2163:2349:2541))
          (PORT CINY2 (6450:6450:6450)(6848:6848:6848))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x96y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2082_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1758:1931:2108)(1826:1987:2152))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2082_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2116:2398:2683)(2178:2447:2720))
          (PORT SR (3399:3745:4100)(3638:3987:4340))
          (PORT CINY2 (5448:5448:5448)(5852:5852:5852))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x107y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2083_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1398:1567:1741)(1440:1598:1757))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2083_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2071:2352:2637)(2119:2370:2626))
          (PORT SR (2691:2943:3201)(2846:3080:3316))
          (PORT CINY2 (5160:5160:5160)(5368:5368:5368))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x96y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2084_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2131:2390:2655)(2151:2374:2603))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2084_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2337:2647:2966)(2332:2604:2882))
          (PORT SR (2844:3085:3333)(3003:3230:3461))
          (PORT CINY2 (3795:3795:3795)(3938:3938:3938))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x86y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2085_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (543:627:713)(525:593:662))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2085_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2351:2632:2920)(2454:2718:2990))
          (PORT SR (4398:4838:5286)(4722:5164:5619))
          (PORT CINY2 (4176:4176:4176)(4516:4516:4516))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x74y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2086_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1294:1467:1642)(1349:1517:1687))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2086_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2333:2588:2851)(2445:2687:2937))
          (PORT SR (3163:3447:3737)(3304:3560:3821))
          (PORT CINY2 (1806:1806:1806)(1936:1936:1936))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x94y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2087_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1568:1759:1955)(1647:1834:2022))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2087_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3364:3730:4108)(3439:3768:4106))
          (PORT SR (3148:3448:3753)(3319:3593:3875))
          (PORT CINY2 (4350:4350:4350)(4608:4608:4608))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x108y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2088_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1694:1882:2075)(1752:1915:2080))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2088_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1665:1828:1994)(1724:1878:2036))
          (PORT SR (2299:2486:2676)(2410:2571:2738))
          (PORT CINY2 (5481:5481:5481)(5726:5726:5726))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x97y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2089_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1105:1220:1338)(1129:1231:1334))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2089_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1327:1468:1615)(1366:1501:1640))
          (PORT SR (2559:2808:3062)(2674:2901:3134))
          (PORT CINY2 (4572:4572:4572)(4824:4824:4824))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x84y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2090_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1220:1381:1546)(1229:1374:1524))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2090_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1939:2150:2367)(2044:2257:2472))
          (PORT SR (3253:3574:3903)(3459:3770:4086))
          (PORT CINY2 (3990:3990:3990)(4328:4328:4328))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x91y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2091_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1390:1583:1779)(1419:1601:1789))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2091_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1907:2142:2382)(1952:2172:2394))
          (PORT SR (2796:3050:3309)(2914:3136:3363))
          (PORT CINY2 (3387:3387:3387)(3534:3534:3534))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x86y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2092_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1746:1990:2238)(1781:2002:2225))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2092_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1815:2010:2208)(1862:2040:2223))
          (PORT SR (3409:3694:3987)(3596:3861:4128))
          (PORT CINY2 (2409:2409:2409)(2470:2470:2470))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x83y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2093_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1119:1276:1434)(1159:1309:1464))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2093_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (973:1080:1189)(967:1060:1156))
          (PORT SR (2636:2862:3091)(2753:2944:3143))
          (PORT CINY2 (3156:3156:3156)(3376:3376:3376))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x75y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2094_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1103:1254:1406)(1163:1301:1444))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2094_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2056:2262:2476)(2175:2374:2579))
          (PORT SR (3076:3309:3552)(3239:3451:3667))
          (PORT CINY2 (1785:1785:1785)(1898:1898:1898))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x95y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2095_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1088:1244:1403)(1125:1273:1423))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2095_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1875:2082:2293)(1952:2152:2357))
          (PORT SR (2016:2227:2442)(2089:2270:2455))
          (PORT CINY2 (5184:5184:5184)(5560:5560:5560))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x119y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2096_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (756:866:978)(757:852:949))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2096_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1646:1824:2005)(1697:1871:2046))
          (PORT SR (2469:2692:2921)(2596:2805:3018))
          (PORT CINY2 (7074:7074:7074)(7420:7420:7420))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x97y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2097_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (583:668:755)(570:643:717))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2097_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1665:1862:2061)(1729:1912:2099))
          (PORT SR (1932:2108:2291)(2013:2171:2332))
          (PORT CINY2 (5142:5142:5142)(5484:5484:5484))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x89y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2098_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1041:1169:1297)(1093:1214:1337))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2098_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3070:3389:3716)(3214:3519:3830))
          (PORT SR (4929:5436:5953)(5315:5834:6368))
          (PORT CINY2 (4626:4626:4626)(4996:4996:4996))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x95y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2099_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1269:1437:1610)(1338:1501:1667))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2099_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1790:1974:2162)(1815:1982:2151))
          (PORT SR (3626:3966:4313)(3858:4192:4532))
          (PORT CINY2 (4158:4158:4158)(4372:4372:4372))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x91y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2100_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (781:881:982)(811:903:996))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2100_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2192:2389:2590)(2274:2465:2661))
          (PORT SR (3030:3293:3565)(3137:3375:3616))
          (PORT CINY2 (2988:2988:2988)(3072:3072:3072))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x89y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2101_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1097:1248:1400)(1163:1309:1459))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2101_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (4101:4532:4974)(4307:4706:5111))
          (PORT SR (2898:3161:3431)(3047:3286:3530))
          (PORT CINY2 (4056:4056:4056)(4336:4336:4336))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x83y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2102_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1029:1173:1321)(1023:1150:1277))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2102_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2625:2914:3212)(2748:3022:3301))
          (PORT SR (3498:3800:4115)(3666:3953:4244))
          (PORT CINY2 (2472:2472:2472)(2584:2584:2584))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x106y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2103_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2216:2513:2816)(2283:2560:2842))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2103_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1931:2143:2361)(1982:2177:2378))
          (PORT SR (1894:2067:2244)(2006:2170:2339))
          (PORT CINY2 (6264:6264:6264)(6660:6660:6660))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x122y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2104_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (583:659:738)(569:632:697))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2104_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2251:2491:2738)(2320:2533:2754))
          (PORT SR (2446:2671:2899)(2552:2752:2958))
          (PORT CINY2 (7638:7638:7638)(8032:8032:8032))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x101y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2105_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1810:2060:2313)(1863:2102:2343))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2105_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1746:1947:2152)(1785:1969:2157))
          (PORT SR (1676:1835:1997)(1744:1887:2034))
          (PORT CINY2 (5799:5799:5799)(6190:6190:6190))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x96y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2106_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2364:2663:2970)(2461:2743:3032))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2106_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1394:1571:1754)(1359:1503:1653))
          (PORT SR (1965:2177:2395)(2031:2211:2397))
          (PORT CINY2 (5505:5505:5505)(5918:5918:5918))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x101y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2107_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (582:669:759)(557:633:710))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2107_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2055:2274:2498)(2126:2333:2544))
          (PORT SR (2256:2459:2667)(2342:2518:2700))
          (PORT CINY2 (4716:4716:4716)(4936:4936:4936))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x97y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2108_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (778:872:968)(799:888:978))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2108_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1427:1576:1731)(1461:1589:1722))
          (PORT SR (3776:4132:4501)(3980:4324:4672))
          (PORT CINY2 (3888:3888:3888)(4032:4032:4032))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x99y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2109_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1732:1968:2210)(1803:2030:2260))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2109_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1356:1516:1683)(1374:1523:1676))
          (PORT SR (2947:3239:3541)(3148:3437:3732))
          (PORT CINY2 (5385:5385:5385)(5738:5738:5738))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x74y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2110_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1362:1510:1665)(1382:1516:1654))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2110_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2204:2434:2670)(2284:2486:2695))
          (PORT SR (4381:4784:5199)(4681:5078:5482))
          (PORT CINY2 (2034:2034:2034)(2200:2200:2200))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x82y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2111_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1870:2106:2349)(1927:2149:2377))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2111_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (790:882:975)(796:876:957))
          (PORT SR (2659:2906:3158)(2794:3023:3256))
          (PORT CINY2 (3633:3633:3633)(3942:3942:3942))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x103y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2112_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1095:1211:1328)(1127:1230:1336))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2112_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2012:2221:2435)(2107:2315:2526))
          (PORT SR (4468:4951:5444)(4781:5274:5776))
          (PORT CINY2 (5928:5928:5928)(6312:6312:6312))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x91y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2113_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1740:1954:2172)(1808:2013:2223))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2113_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1720:1947:2181)(1784:1999:2220))
          (PORT SR (2748:3015:3288)(2853:3101:3352))
          (PORT CINY2 (4071:4071:4071)(4326:4326:4326))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x82y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2114_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (734:843:955)(746:844:945))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2114_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1584:1776:1973)(1669:1863:2060))
          (PORT SR (3070:3371:3678)(3276:3570:3869))
          (PORT CINY2 (3975:3975:3975)(4338:4338:4338))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x81y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2115_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1427:1587:1753)(1478:1624:1775))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2115_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1949:2181:2417)(2069:2296:2529))
          (PORT SR (4170:4541:4927)(4464:4833:5209))
          (PORT CINY2 (2685:2685:2685)(2858:2858:2858))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x82y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2116_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1425:1620:1822)(1454:1639:1824))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2116_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1995:2205:2421)(2077:2281:2488))
          (PORT SR (3163:3398:3642)(3265:3474:3686))
          (PORT CINY2 (2208:2208:2208)(2292:2292:2292))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x76y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2117_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1795:1987:2184)(1821:1981:2148))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2117_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1842:2045:2251)(1943:2139:2337))
          (PORT SR (2972:3234:3501)(3100:3329:3562))
          (PORT CINY2 (2049:2049:2049)(2190:2190:2190))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x70y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2118_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1214:1377:1543)(1222:1366:1514))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2118_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2337:2586:2840)(2496:2736:2984))
          (PORT SR (4363:4742:5128)(4636:4990:5352))
          (PORT CINY2 (1206:1206:1206)(1296:1296:1296))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x84y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2119_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1384:1546:1712)(1444:1589:1738))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2119_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1524:1692:1865)(1530:1675:1825))
          (PORT SR (2961:3255:3553)(3138:3418:3704))
          (PORT CINY2 (4389:4389:4389)(4790:4790:4790))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x117y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2120_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (752:851:953)(757:848:942))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2120_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2113:2344:2580)(2224:2440:2658))
          (PORT SR (2254:2451:2653)(2376:2554:2737))
          (PORT CINY2 (7287:7287:7287)(7694:7694:7694))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x101y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2121_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1017:1168:1322)(1017:1155:1295))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2121_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2126:2367:2614)(2248:2475:2707))
          (PORT SR (2642:2921:3204)(2810:3081:3357))
          (PORT CINY2 (5970:5970:5970)(6388:6388:6388))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x92y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2122_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1585:1777:1970)(1672:1861:2052))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2122_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1583:1772:1966)(1681:1870:2067))
          (PORT SR (3377:3725:4079)(3630:3975:4327))
          (PORT CINY2 (5304:5304:5304)(5740:5740:5740))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x103y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2123_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (939:1071:1207)(951:1079:1209))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2123_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2839:3136:3440)(2941:3207:3476))
          (PORT SR (1890:2044:2201)(1947:2067:2191))
          (PORT CINY2 (5016:5016:5016)(5256:5256:5256))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x94y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2124_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (900:1025:1151)(944:1062:1185))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2124_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1919:2126:2342)(1963:2157:2357))
          (PORT SR (3959:4334:4722)(4182:4550:4925))
          (PORT CINY2 (3666:3666:3666)(3816:3816:3816))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x82y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2125_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1206:1366:1529)(1199:1334:1473))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2125_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1250:1391:1535)(1298:1436:1576))
          (PORT SR (2144:2321:2504)(2238:2395:2555))
          (PORT CINY2 (3747:3747:3747)(4074:4074:4074))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x74y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2126_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1091:1236:1384)(1153:1300:1448))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2126_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3022:3319:3620)(3197:3480:3767))
          (PORT SR (3088:3320:3563)(3249:3461:3677))
          (PORT CINY2 (1692:1692:1692)(1804:1804:1804))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x108y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2127_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1286:1426:1567)(1314:1444:1577))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2127_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1750:1989:2232)(1825:2041:2261))
          (PORT SR (2077:2284:2497)(2160:2347:2538))
          (PORT CINY2 (6222:6222:6222)(6584:6584:6584))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x119y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2128_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1125:1257:1393)(1121:1230:1343))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2128_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2094:2341:2593)(2202:2429:2662))
          (PORT SR (2408:2632:2863)(2524:2726:2932))
          (PORT CINY2 (7245:7245:7245)(7618:7618:7618))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x108y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2129_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1330:1524:1722)(1351:1529:1711))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2129_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1958:2186:2420)(2038:2248:2463))
          (PORT SR (2095:2292:2491)(2189:2367:2550))
          (PORT CINY2 (6336:6336:6336)(6716:6716:6716))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x91y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2130_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2462:2792:3127)(2570:2889:3212))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2130_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2699:2989:3286)(2839:3121:3411))
          (PORT SR (2309:2534:2764)(2408:2610:2817))
          (PORT CINY2 (4983:4983:4983)(5382:5382:5382))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x107y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2131_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1507:1693:1885)(1515:1674:1838))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2131_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2138:2389:2646)(2260:2495:2734))
          (PORT SR (2473:2689:2912)(2592:2794:2999))
          (PORT CINY2 (5103:5103:5103)(5302:5302:5302))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x96y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2132_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (898:1028:1161)(900:1015:1132))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2132_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2755:3015:3282)(2890:3137:3388))
          (PORT SR (2485:2713:2950)(2575:2773:2975))
          (PORT CINY2 (3681:3681:3681)(3806:3806:3806))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x96y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2133_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1195:1349:1506)(1241:1380:1520))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2133_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2737:3005:3281)(2864:3124:3391))
          (PORT SR (3174:3490:3813)(3336:3641:3951))
          (PORT CINY2 (4878:4878:4878)(5192:5192:5192))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x71y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2134_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1215:1380:1548)(1208:1347:1492))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2134_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1819:2014:2213)(1879:2060:2242))
          (PORT SR (3837:4169:4512)(4063:4380:4703))
          (PORT CINY2 (1584:1584:1584)(1720:1720:1720))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x81y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2135_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1614:1815:2018)(1702:1895:2092))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2135_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1965:2193:2426)(2027:2239:2458))
          (PORT SR (2689:2938:3193)(2831:3062:3296))
          (PORT CINY2 (3540:3540:3540)(3848:3848:3848))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x112y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2136_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1475:1678:1883)(1531:1715:1904))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2136_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2258:2487:2722)(2336:2542:2756))
          (PORT SR (2152:2349:2551)(2253:2431:2614))
          (PORT CINY2 (6936:6936:6936)(7356:7356:7356))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x86y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2137_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1278:1471:1667)(1296:1468:1643))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2137_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1949:2212:2481)(2044:2290:2543))
          (PORT SR (2284:2490:2700)(2408:2593:2783))
          (PORT CINY2 (4404:4404:4404)(4780:4780:4780))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x83y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2138_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (578:660:742)(589:666:745))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2138_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1964:2189:2419)(2059:2269:2484))
          (PORT SR (2779:3049:3323)(2936:3189:3448))
          (PORT CINY2 (4239:4239:4239)(4630:4630:4630))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x80y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2139_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1410:1572:1740)(1448:1590:1735))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2139_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1820:2008:2201)(1873:2040:2215))
          (PORT SR (3749:4109:4477)(3962:4303:4651))
          (PORT CINY2 (2649:2649:2649)(2830:2830:2830))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x82y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2140_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1258:1420:1584)(1304:1445:1590))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2140_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1608:1795:1986)(1655:1820:1991))
          (PORT SR (3769:4112:4464)(4010:4348:4694))
          (PORT CINY2 (2664:2664:2664)(2820:2820:2820))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x76y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2141_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (854:986:1122)(846:961:1078))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2141_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (910:1024:1141)(916:1026:1139))
          (PORT SR (3130:3386:3650)(3313:3547:3788))
          (PORT CINY2 (2847:2847:2847)(3114:3114:3114))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x70y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2142_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1393:1549:1710)(1419:1555:1696))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2142_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1788:1997:2212)(1829:2011:2199))
          (PORT SR (3085:3333:3587)(3257:3482:3711))
          (PORT CINY2 (1548:1548:1548)(1692:1692:1692))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x78y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2143_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2035:2282:2532)(2127:2361:2600))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2143_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2059:2319:2586)(2067:2301:2542))
          (PORT SR (2927:3179:3435)(3080:3309:3546))
          (PORT CINY2 (2976:2976:2976)(3236:3236:3236))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x100y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2144_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1256:1398:1544)(1307:1435:1564))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2144_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2523:2772:3026)(2618:2847:3081))
          (PORT SR (3132:3447:3773)(3353:3669:3991))
          (PORT CINY2 (5535:5535:5535)(5898:5898:5898))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x89y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2145_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1441:1623:1809)(1448:1607:1768))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2145_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (4252:4641:5040)(4493:4867:5248))
          (PORT SR (2230:2430:2637)(2332:2515:2700))
          (PORT CINY2 (4341:4341:4341)(4666:4666:4666))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x80y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2146_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (412:476:541)(395:450:507))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2146_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2065:2281:2503)(2114:2311:2514))
          (PORT SR (2728:2985:3247)(2884:3127:3374))
          (PORT CINY2 (3903:3903:3903)(4282:4282:4282))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x82y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2147_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1255:1392:1534)(1291:1411:1535))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2147_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1827:2059:2294)(1902:2125:2351))
          (PORT SR (4342:4736:5146)(4657:5052:5455))
          (PORT CINY2 (2835:2835:2835)(3018:3018:3018))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x79y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2148_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1695:1879:2066)(1739:1911:2086))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2148_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2059:2319:2582)(2037:2258:2483))
          (PORT SR (3143:3400:3668)(3253:3489:3729))
          (PORT CINY2 (1872:1872:1872)(1944:1944:1944))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x78y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2149_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1639:1838:2042)(1671:1848:2030))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2149_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (874:976:1080)(862:956:1054))
          (PORT SR (2836:3077:3323)(2971:3186:3408))
          (PORT CINY2 (2634:2634:2634)(2840:2840:2840))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x69y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2150_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (945:1092:1241)(949:1071:1197))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2150_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1566:1712:1861)(1573:1694:1819))
          (PORT SR (4010:4329:4654)(4260:4564:4875))
          (PORT CINY2 (999:999:999)(1070:1070:1070))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x87y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2151_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1948:2164:2386)(2030:2232:2440))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2151_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1579:1754:1934)(1631:1791:1955))
          (PORT SR (3998:4417:4845)(4308:4737:5174))
          (PORT CINY2 (4725:4725:4725)(5138:5138:5138))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x120y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2152_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (908:1038:1171)(933:1052:1174))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2152_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1901:2117:2337)(1936:2124:2314))
          (PORT SR (2415:2637:2862)(2535:2731:2934))
          (PORT CINY2 (7566:7566:7566)(7976:7976:7976))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x103y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2153_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1381:1579:1781)(1421:1612:1807))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2153_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1718:1902:2092)(1774:1936:2099))
          (PORT SR (3032:3360:3693)(3240:3565:3897))
          (PORT CINY2 (6270:6270:6270)(6708:6708:6708))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x94y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2154_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1878:2079:2283)(1945:2131:2323))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2154_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2907:3271:3644)(3038:3366:3697))
          (PORT SR (1960:2138:2319)(2051:2206:2366))
          (PORT CINY2 (5319:5319:5319)(5730:5730:5730))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x102y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2155_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1267:1429:1596)(1337:1494:1654))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2155_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2214:2470:2733)(2312:2545:2781))
          (PORT SR (2059:2235:2414)(2131:2275:2425))
          (PORT CINY2 (4923:4923:4923)(5162:5162:5162))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x95y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2156_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1084:1233:1383)(1148:1293:1443))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2156_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1774:1979:2190)(1822:2002:2185))
          (PORT SR (4149:4548:4960)(4390:4786:5189))
          (PORT CINY2 (3816:3816:3816)(3976:3976:3976))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x82y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2157_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (574:649:724)(554:616:679))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2157_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1784:2008:2238)(1843:2063:2291))
          (PORT SR (2884:3143:3409)(3017:3258:3503))
          (PORT CINY2 (3462:3462:3462)(3744:3744:3744))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x69y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2158_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1195:1355:1519)(1249:1392:1537))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2158_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2198:2410:2629)(2302:2506:2714))
          (PORT SR (3257:3515:3783)(3426:3660:3897))
          (PORT CINY2 (1227:1227:1227)(1334:1334:1334))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x89y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2159_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (532:617:702)(502:568:636))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2159_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1496:1700:1908)(1537:1733:1933))
          (PORT SR (3444:3787:4137)(3686:4029:4381))
          (PORT CINY2 (4569:4569:4569)(4930:4930:4930))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x109y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2160_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1401:1571:1745)(1458:1618:1781))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2160_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1962:2158:2360)(2076:2261:2450))
          (PORT SR (2276:2510:2748)(2390:2604:2824))
          (PORT CINY2 (6600:6600:6600)(7008:7008:7008))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x91y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2161_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1445:1624:1808)(1454:1615:1781))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2161_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1743:1923:2106)(1828:1999:2173))
          (PORT SR (4554:5043:5543)(4917:5418:5927))
          (PORT CINY2 (5040:5040:5040)(5448:5448:5448))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x87y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2162_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (787:884:984)(806:898:992))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2162_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1817:2067:2320)(1843:2069:2299))
          (PORT SR (3569:3936:4313)(3812:4176:4547))
          (PORT CINY2 (4611:4611:4611)(5006:5006:5006))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x88y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2163_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1528:1723:1923)(1542:1723:1908))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2163_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2289:2566:2849)(2407:2680:2957))
          (PORT SR (2578:2797:3018)(2685:2872:3063))
          (PORT CINY2 (3621:3621:3621)(3846:3846:3846))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x86y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2164_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1666:1849:2033)(1716:1886:2058))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2164_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1959:2186:2419)(2021:2236:2453))
          (PORT SR (2531:2725:2925)(2649:2822:2998))
          (PORT CINY2 (2979:2979:2979)(3130:3130:3130))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x81y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2165_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (533:617:702)(503:569:636))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2165_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1917:2171:2431)(1985:2232:2485))
          (PORT SR (2345:2548:2755)(2446:2629:2816))
          (PORT CINY2 (3369:3369:3369)(3650:3650:3650))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x71y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2166_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1373:1561:1752)(1372:1529:1690))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2166_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3026:3288:3556)(3178:3417:3661))
          (PORT SR (3618:3944:4277)(3822:4124:4432))
          (PORT CINY2 (1755:1755:1755)(1918:1918:1918))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x86y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2167_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1742:1950:2164)(1842:2041:2246))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2167_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1939:2166:2401)(2039:2266:2497))
          (PORT SR (3328:3669:4015)(3547:3881:4221))
          (PORT CINY2 (4689:4689:4689)(5110:5110:5110))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x115y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2168_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (579:656:733)(557:622:687))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2168_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2221:2469:2722)(2309:2543:2781))
          (PORT SR (2239:2436:2638)(2351:2526:2707))
          (PORT CINY2 (6987:6987:6987)(7374:7374:7374))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x108y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2169_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1478:1680:1886)(1510:1699:1891))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2169_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1970:2221:2480)(2062:2288:2517))
          (PORT SR (2279:2501:2728)(2427:2646:2871))
          (PORT CINY2 (6564:6564:6564)(6980:6980:6980))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x97y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2170_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (3073:3465:3867)(3219:3587:3965))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2170_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (4155:4662:5178)(4397:4874:5361))
          (PORT SR (2304:2559:2822)(2415:2647:2885))
          (PORT CINY2 (5712:5712:5712)(6144:6144:6144))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x105y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2171_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1060:1181:1303)(1090:1199:1309))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2171_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2093:2334:2578)(2181:2399:2622))
          (PORT SR (2113:2287:2465)(2224:2383:2544))
          (PORT CINY2 (5031:5031:5031)(5246:5246:5246))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x97y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2172_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (715:820:927)(703:790:879))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2172_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1982:2213:2448)(2057:2271:2492))
          (PORT SR (2639:2888:3146)(2754:2976:3202))
          (PORT CINY2 (3831:3831:3831)(3966:3966:3966))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x85y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2173_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (910:1034:1161)(920:1031:1144))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2173_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1495:1673:1856)(1563:1741:1921))
          (PORT SR (3207:3526:3851)(3403:3714:4029))
          (PORT CINY2 (4083:4083:4083)(4422:4422:4422))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x73y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2174_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1546:1757:1974)(1588:1778:1975))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2174_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2052:2267:2487)(2156:2361:2571))
          (PORT SR (3144:3407:3675)(3301:3537:3776))
          (PORT CINY2 (1827:1827:1827)(1974:1974:1974))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x102y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2175_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2937:3282:3639)(3060:3393:3730))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2175_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1814:2029:2251)(1874:2086:2302))
          (PORT SR (1562:1693:1827)(1621:1736:1854))
          (PORT CINY2 (5664:5664:5664)(6020:6020:6020))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x119y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2176_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (376:432:490)(349:393:437))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2176_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1985:2195:2409)(1991:2175:2363))
          (PORT SR (2305:2506:2709)(2411:2589:2771))
          (PORT CINY2 (7359:7359:7359)(7750:7750:7750))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x109y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2177_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1051:1206:1365)(1053:1188:1326))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2177_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1955:2163:2378)(1977:2168:2363))
          (PORT SR (2264:2495:2733)(2369:2583:2802))
          (PORT CINY2 (6372:6372:6372)(6744:6744:6744))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x99y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2178_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2681:2980:3288)(2791:3071:3359))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2178_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3688:4086:4494)(3789:4148:4518))
          (PORT SR (2225:2447:2676)(2346:2553:2766))
          (PORT CINY2 (5898:5898:5898)(6332:6332:6332))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x104y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2179_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1521:1708:1900)(1544:1713:1886))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2179_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1888:2075:2266)(1911:2075:2245))
          (PORT SR (2139:2318:2501)(2224:2376:2530))
          (PORT CINY2 (4767:4767:4767)(4954:4954:4954))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x95y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2180_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1407:1601:1800)(1472:1663:1857))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2180_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1283:1411:1543)(1311:1428:1548))
          (PORT SR (2866:3114:3368)(3025:3254:3488))
          (PORT CINY2 (3930:3930:3930)(4108:4108:4108))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x93y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2181_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1004:1152:1302)(1010:1144:1281))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2181_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1416:1597:1782)(1459:1635:1815))
          (PORT SR (2070:2252:2439)(2157:2318:2482))
          (PORT CINY2 (4542:4542:4542)(4844:4844:4844))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x71y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2182_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1223:1381:1544)(1233:1370:1510))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2182_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1980:2169:2364)(2047:2223:2403))
          (PORT SR (3328:3591:3863)(3514:3760:4012))
          (PORT CINY2 (1470:1470:1470)(1588:1588:1588))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x82y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2183_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1796:2021:2248)(1905:2125:2350))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2183_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1778:1977:2182)(1800:1977:2158))
          (PORT SR (2876:3149:3429)(3042:3300:3562))
          (PORT CINY2 (3690:3690:3690)(4008:4008:4008))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x106y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2184_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1203:1349:1498)(1224:1352:1482))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2184_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2190:2436:2688)(2293:2518:2748))
          (PORT SR (2383:2635:2892)(2548:2796:3048))
          (PORT CINY2 (6207:6207:6207)(6594:6594:6594))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x88y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2185_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1325:1468:1615)(1379:1515:1653))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2185_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2012:2200:2392)(2037:2197:2362))
          (PORT SR (4012:4431:4859)(4305:4727:5156))
          (PORT CINY2 (4590:4590:4590)(4968:4968:4968))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x81y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2186_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1234:1392:1552)(1281:1432:1586))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2186_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1890:2081:2276)(1922:2091:2265))
          (PORT SR (2624:2872:3124)(2769:2996:3228))
          (PORT CINY2 (3996:3996:3996)(4376:4376:4376))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x85y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2187_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1822:2028:2240)(1928:2124:2324))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2187_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1536:1730:1927)(1584:1757:1935))
          (PORT SR (2646:2864:3087)(2784:2980:3182))
          (PORT CINY2 (3285:3285:3285)(3498:3498:3498))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x84y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2188_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1146:1307:1471)(1169:1320:1472))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2188_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2537:2808:3082)(2666:2910:3160))
          (PORT SR (2713:2935:3162)(2841:3044:3251))
          (PORT CINY2 (2736:2736:2736)(2876:2876:2876))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x76y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2189_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1097:1242:1388)(1129:1266:1407))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2189_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1810:2005:2207)(1838:2011:2189))
          (PORT SR (3852:4211:4576)(4105:4446:4794))
          (PORT CINY2 (2790:2790:2790)(3048:3048:3048))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x66y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2190_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1252:1403:1558)(1325:1472:1620))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2190_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1917:2150:2387)(1963:2181:2404))
          (PORT SR (3186:3420:3658)(3351:3560:3772))
          (PORT CINY2 (948:948:948)(1052:1052:1052))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x79y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2191_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1770:1988:2211)(1822:2027:2238))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2191_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1620:1779:1940)(1655:1803:1954))
          (PORT SR (2528:2753:2987)(2651:2862:3078))
          (PORT CINY2 (3354:3354:3354)(3660:3660:3660))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x106y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2192_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1662:1869:2081)(1722:1917:2116))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2192_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1963:2139:2317)(2059:2222:2389))
          (PORT SR (2068:2269:2475)(2177:2368:2562))
          (PORT CINY2 (6093:6093:6093)(6462:6462:6462))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x93y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2193_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1563:1733:1906)(1586:1740:1897))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2193_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1434:1588:1745)(1491:1639:1788))
          (PORT SR (2524:2742:2963)(2655:2850:3051))
          (PORT CINY2 (4257:4257:4257)(4514:4514:4514))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x81y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2194_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (398:454:510)(393:443:493))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2194_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1872:2052:2235)(1911:2075:2246))
          (PORT SR (3116:3426:3741)(3321:3618:3920))
          (PORT CINY2 (4110:4110:4110)(4508:4508:4508))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x85y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2195_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1232:1370:1512)(1278:1401:1526))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2195_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1581:1749:1921)(1670:1831:1993))
          (PORT SR (4333:4748:5174)(4635:5055:5484))
          (PORT CINY2 (3114:3114:3114)(3300:3300:3300))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x85y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2196_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2190:2447:2708)(2289:2538:2789))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2196_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2729:3013:3304)(2798:3054:3316))
          (PORT SR (4415:4823:5239)(4734:5141:5555))
          (PORT CINY2 (2601:2601:2601)(2706:2706:2706))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x78y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2197_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1433:1619:1812)(1441:1606:1777))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2197_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (980:1091:1205)(1003:1113:1224))
          (PORT SR (3769:4101:4443)(4022:4348:4678))
          (PORT CINY2 (2748:2748:2748)(2972:2972:2972))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x70y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2198_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (758:880:1004)(743:838:936))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2198_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1877:2098:2325)(1917:2112:2312))
          (PORT SR (4206:4550:4900)(4476:4807:5146))
          (PORT CINY2 (1149:1149:1149)(1230:1230:1230))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x95y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2199_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (735:843:954)(736:830:926))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2199_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1735:1959:2188)(1741:1932:2128))
          (PORT SR (2139:2340:2545)(2251:2433:2620))
          (PORT CINY2 (5469:5469:5469)(5890:5890:5890))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x114y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2200_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (758:859:961)(749:841:933))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2200_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2006:2224:2446)(2078:2280:2487))
          (PORT SR (2409:2630:2856)(2535:2736:2944))
          (PORT CINY2 (6837:6837:6837)(7214:7214:7214))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x103y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2201_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1432:1631:1832)(1454:1637:1822))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2201_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1737:1940:2145)(1763:1931:2104))
          (PORT SR (1305:1414:1525)(1341:1428:1518))
          (PORT CINY2 (6099:6099:6099)(6510:6510:6510))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x90y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2202_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1418:1568:1720)(1462:1597:1735))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2202_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1430:1604:1780)(1500:1667:1838))
          (PORT SR (4096:4531:4978)(4408:4850:5301))
          (PORT CINY2 (5061:5061:5061)(5486:5486:5486))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x98y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2203_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1092:1217:1345)(1084:1191:1301))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2203_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2186:2436:2691)(2283:2511:2745))
          (PORT SR (2467:2690:2915)(2598:2800:3007))
          (PORT CINY2 (4608:4608:4608)(4852:4852:4852))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x93y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2204_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1019:1163:1311)(1039:1174:1312))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2204_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2903:3172:3450)(3019:3269:3526))
          (PORT SR (2459:2657:2860)(2570:2744:2922))
          (PORT CINY2 (3630:3630:3630)(3788:3788:3788))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x81y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2205_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1414:1594:1777)(1496:1666:1842))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2205_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (975:1077:1182)(970:1058:1149))
          (PORT SR (2455:2680:2911)(2572:2773:2978))
          (PORT CINY2 (3711:3711:3711)(4046:4046:4046))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x69y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2206_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1110:1242:1377)(1152:1281:1413))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2206_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2193:2411:2635)(2283:2481:2682))
          (PORT SR (2938:3152:3374)(3084:3276:3472))
          (PORT CINY2 (1170:1170:1170)(1268:1268:1268))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x104y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2207_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1427:1614:1803)(1459:1628:1799))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2207_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1944:2136:2329)(2034:2212:2394))
          (PORT SR (3882:4291:4714)(4189:4611:5041))
          (PORT CINY2 (6135:6135:6135)(6538:6538:6538))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x117y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2208_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (374:428:484)(345:387:431))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2208_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1964:2159:2357)(2057:2232:2412))
          (PORT SR (2393:2612:2836)(2505:2700:2902))
          (PORT CINY2 (7173:7173:7173)(7562:7562:7562))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x110y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2209_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1482:1684:1889)(1519:1706:1896))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2209_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1984:2176:2372)(2084:2264:2449))
          (PORT SR (2654:2924:3200)(2849:3122:3402))
          (PORT CINY2 (6864:6864:6864)(7300:7300:7300))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x93y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2210_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1592:1769:1947)(1654:1825:1999))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2210_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2742:3000:3264)(2838:3070:3309))
          (PORT SR (1984:2164:2347)(2070:2228:2392))
          (PORT CINY2 (5226:5226:5226)(5636:5636:5636))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x100y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2211_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2219:2499:2788)(2290:2560:2835))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2211_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2329:2571:2815)(2434:2654:2879))
          (PORT SR (2652:2899:3150)(2805:3034:3270))
          (PORT CINY2 (4851:4851:4851)(5106:5106:5106))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x92y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2212_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1289:1463:1641)(1335:1506:1680))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2212_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1857:2032:2210)(1885:2047:2215))
          (PORT SR (2619:2849:3083)(2724:2920:3120))
          (PORT CINY2 (3537:3537:3537)(3694:3694:3694))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x97y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2213_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1566:1768:1974)(1663:1857:2053))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2213_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (754:852:952)(724:806:890))
          (PORT SR (3338:3676:4021)(3525:3855:4190))
          (PORT CINY2 (5028:5028:5028)(5352:5352:5352))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x78y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2214_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (916:1054:1195)(948:1077:1209))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2214_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2127:2350:2579)(2205:2409:2619))
          (PORT SR (2901:3143:3392)(3033:3252:3476))
          (PORT CINY2 (2178:2178:2178)(2312:2312:2312))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x84y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2215_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1586:1775:1968)(1668:1844:2023))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2215_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1805:2015:2231)(1904:2109:2320))
          (PORT SR (2557:2784:3017)(2692:2904:3121))
          (PORT CINY2 (3819:3819:3819)(4130:4130:4130))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x103y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2216_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2040:2299:2564)(2128:2380:2637))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2216_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2174:2392:2614)(2265:2465:2672))
          (PORT SR (1926:2109:2296)(2002:2171:2343))
          (PORT CINY2 (5643:5643:5643)(5982:5982:5982))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x89y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2217_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1597:1794:1996)(1662:1843:2027))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2217_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1958:2202:2451)(2035:2256:2483))
          (PORT SR (2408:2633:2863)(2512:2715:2919))
          (PORT CINY2 (4227:4227:4227)(4534:4534:4534))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x79y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2218_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1041:1193:1347)(1043:1179:1317))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2218_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1231:1394:1559)(1251:1396:1544))
          (PORT SR (2798:3059:3326)(2948:3195:3448))
          (PORT CINY2 (3582:3582:3582)(3924:3924:3924))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x85y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2219_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2482:2794:3114)(2494:2760:3037))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2219_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2115:2366:2619)(2230:2465:2706))
          (PORT SR (2890:3144:3403)(3029:3254:3484))
          (PORT CINY2 (2943:2943:2943)(3102:3102:3102))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x84y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2220_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1406:1599:1797)(1414:1585:1757))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2220_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1909:2131:2358)(1961:2155:2356))
          (PORT SR (3099:3358:3626)(3207:3445:3686))
          (PORT CINY2 (2337:2337:2337)(2414:2414:2414))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x79y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2221_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1758:1989:2225)(1797:2027:2259))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2221_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1441:1624:1808)(1497:1674:1855))
          (PORT SR (2729:2969:3215)(2828:3045:3266))
          (PORT CINY2 (3012:3012:3012)(3264:3264:3264))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x71y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2222_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (985:1109:1235)(1021:1141:1265))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2222_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1938:2154:2372)(2010:2209:2415))
          (PORT SR (4207:4553:4911)(4480:4815:5156))
          (PORT CINY2 (1185:1185:1185)(1258:1258:1258))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x108y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2223_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1571:1757:1948)(1599:1774:1951))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2223_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1974:2194:2420)(2046:2246:2449))
          (PORT SR (2430:2678:2932)(2582:2826:3073))
          (PORT CINY2 (6393:6393:6393)(6782:6782:6782))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x118y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2224_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (564:639:716)(553:616:682))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2224_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2298:2505:2719)(2369:2549:2732))
          (PORT SR (2359:2585:2815)(2461:2661:2867))
          (PORT CINY2 (7494:7494:7494)(7920:7920:7920))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x105y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2225_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1434:1599:1769)(1432:1583:1737))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2225_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1737:1932:2131)(1805:1976:2151))
          (PORT SR (1700:1851:2005)(1791:1927:2068))
          (PORT CINY2 (6171:6171:6171)(6566:6566:6566))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x91y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2226_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1577:1768:1960)(1660:1849:2041))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2226_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2406:2655:2907)(2533:2766:3003))
          (PORT SR (3197:3521:3851)(3431:3747:4070))
          (PORT CINY2 (5154:5154:5154)(5580:5580:5580))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x102y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2227_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2052:2309:2574)(2107:2352:2603))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2227_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1585:1798:2014)(1648:1839:2034))
          (PORT SR (1792:1949:2112)(1842:1978:2116))
          (PORT CINY2 (5094:5094:5094)(5360:5360:5360))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x104y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2228_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1658:1872:2091)(1712:1925:2140))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2228_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1842:2036:2235)(1936:2115:2299))
          (PORT SR (2024:2174:2330)(2107:2240:2375))
          (PORT CINY2 (4425:4425:4425)(4558:4558:4558))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x93y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2229_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1448:1643:1844)(1535:1726:1922))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2229_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3490:3852:4224)(3627:3975:4329))
          (PORT SR (2602:2844:3093)(2699:2920:3145))
          (PORT CINY2 (4428:4428:4428)(4712:4712:4712))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x69y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2230_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1403:1589:1780)(1477:1651:1828))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2230_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1841:2040:2244)(1902:2084:2270))
          (PORT SR (3458:3741:4035)(3644:3905:4171))
          (PORT CINY2 (1284:1284:1284)(1400:1400:1400))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x84y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2231_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1237:1387:1539)(1276:1413:1554))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2231_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1986:2197:2411)(2001:2190:2383))
          (PORT SR (2991:3285:3587)(3172:3452:3737))
          (PORT CINY2 (4161:4161:4161)(4526:4526:4526))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x107y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2232_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1589:1784:1983)(1653:1838:2025))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2232_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2485:2701:2924)(2545:2737:2933))
          (PORT SR (2567:2842:3123)(2757:3032:3311))
          (PORT CINY2 (6357:6357:6357)(6754:6754:6754))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x86y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2233_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1677:1895:2117)(1752:1953:2159))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2233_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1755:1962:2174)(1800:1981:2167))
          (PORT SR (3819:4215:4619)(4108:4510:4920))
          (PORT CINY2 (4575:4575:4575)(4978:4978:4978))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x78y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2234_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (812:926:1042)(830:944:1061))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2234_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1584:1743:1906)(1593:1731:1873))
          (PORT SR (2562:2801:3044)(2700:2919:3142))
          (PORT CINY2 (3660:3660:3660)(4028:4028:4028))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x84y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2235_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2144:2393:2651)(2278:2521:2769))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2235_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2936:3268:3607)(3100:3424:3753))
          (PORT SR (2616:2836:3061)(2742:2940:3146))
          (PORT CINY2 (3420:3420:3420)(3668:3668:3668))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x84y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2236_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (728:839:953)(718:814:914))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2236_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2219:2439:2666)(2284:2490:2701))
          (PORT SR (3684:4010:4349)(3871:4184:4502))
          (PORT CINY2 (2622:2622:2622)(2744:2744:2744))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x77y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2237_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (859:991:1126)(858:974:1091))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2237_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1244:1408:1574)(1280:1434:1591))
          (PORT SR (3320:3600:3889)(3526:3787:4055))
          (PORT CINY2 (2997:2997:2997)(3274:3274:3274))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x72y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2238_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (818:918:1021)(837:931:1028))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2238_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2336:2600:2870)(2396:2641:2892))
          (PORT SR (4397:4767:5149)(4694:5056:5424))
          (PORT CINY2 (1335:1335:1335)(1418:1418:1418))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x83y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2239_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1923:2168:2419)(2008:2245:2488))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2239_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1561:1757:1959)(1642:1842:2047))
          (PORT SR (3838:4206:4581)(4101:4462:4834))
          (PORT CINY2 (3726:3726:3726)(4036:4036:4036))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x107y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2240_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1711:1932:2156)(1792:2000:2213))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2240_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2765:3079:3400)(2884:3179:3477))
          (PORT SR (2084:2282:2487)(2179:2365:2554))
          (PORT CINY2 (6015:6015:6015)(6358:6358:6358))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x98y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2241_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1356:1522:1693)(1406:1560:1718))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2241_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2215:2459:2703)(2265:2492:2722))
          (PORT SR (1951:2136:2325)(2032:2197:2365))
          (PORT CINY2 (5007:5007:5007)(5314:5314:5314))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x78y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2242_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1221:1377:1536)(1248:1398:1552))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2242_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1943:2169:2398)(2029:2249:2471))
          (PORT SR (2447:2672:2902)(2558:2760:2968))
          (PORT CINY2 (3546:3546:3546)(3896:3896:3896))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x85y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2243_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1582:1763:1949)(1656:1831:2009))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2243_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1858:2058:2265)(1910:2098:2290))
          (PORT SR (4091:4478:4875)(4383:4772:5168))
          (PORT CINY2 (3057:3057:3057)(3234:3234:3234))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x83y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2244_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1667:1850:2034)(1709:1881:2056))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2244_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1916:2118:2328)(1972:2162:2358))
          (PORT SR (2777:2992:3216)(2914:3111:3312))
          (PORT CINY2 (2529:2529:2529)(2650:2650:2650))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x75y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2245_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1227:1408:1594)(1254:1424:1597))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2245_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (895:1018:1144)(892:1002:1113))
          (PORT SR (2945:3178:3418)(3108:3315:3529))
          (PORT CINY2 (2697:2697:2697)(2954:2954:2954))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x71y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2246_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1223:1366:1511)(1224:1345:1469))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2246_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1964:2195:2428)(2024:2232:2446))
          (PORT SR (3953:4279:4614)(4189:4496:4807))
          (PORT CINY2 (1071:1071:1071)(1126:1126:1126))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x97y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2247_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3238:3676:4123)(3312:3714:4127))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2247_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (4524:5111:5710)(4655:5189:5736))
          (PORT SR (2119:2352:2591)(2210:2414:2624))
          (PORT CINY2 (5655:5655:5655)(6078:6078:6078))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x123y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2248_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2681:2983:3292)(2829:3106:3393))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2248_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (4391:4933:5486)(4566:5064:5575))
          (PORT SR (2446:2673:2906)(2565:2778:2995))
          (PORT CINY2 (7902:7902:7902)(8324:8324:8324))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x102y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2249_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1819:2069:2321)(1877:2116:2358))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2249_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2326:2655:2991)(2398:2690:2990))
          (PORT SR (1487:1621:1758)(1539:1654:1772))
          (PORT CINY2 (5949:5949:5949)(6350:6350:6350))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x90y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2250_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1749:1964:2180)(1846:2063:2284))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2250_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1493:1696:1902)(1528:1707:1889))
          (PORT SR (3014:3314:3620)(3228:3517:3813))
          (PORT CINY2 (5004:5004:5004)(5420:5420:5420))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x103y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2251_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1880:2115:2356)(1922:2140:2363))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2251_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2183:2438:2698)(2225:2446:2673))
          (PORT SR (1612:1744:1882)(1649:1757:1867))
          (PORT CINY2 (5244:5244:5244)(5520:5520:5520))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x98y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2252_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1971:2227:2490)(2061:2324:2591))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2252_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2169:2387:2609)(2260:2459:2663))
          (PORT SR (2899:3157:3425)(3015:3253:3495))
          (PORT CINY2 (3753:3753:3753)(3862:3862:3862))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x83y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2253_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (756:855:954)(755:844:935))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2253_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1415:1609:1807)(1386:1534:1683))
          (PORT SR (3074:3357:3648)(3228:3495:3767))
          (PORT CINY2 (3612:3612:3612)(3904:3904:3904))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x71y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2254_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1506:1705:1910)(1595:1797:2003))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2254_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2555:2821:3094)(2667:2911:3159))
          (PORT SR (3652:3936:4227)(3865:4129:4399))
          (PORT CINY2 (1014:1014:1014)(1060:1060:1060))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x102y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2255_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1231:1393:1556)(1241:1383:1527))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2255_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1563:1761:1962)(1556:1726:1901))
          (PORT SR (3509:3871:4246)(3771:4140:4516))
          (PORT CINY2 (5835:5835:5835)(6218:6218:6218))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x119y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2256_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (764:867:972)(769:867:967))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2256_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1976:2201:2431)(2027:2240:2457))
          (PORT SR (2468:2691:2916)(2592:2796:3006))
          (PORT CINY2 (7302:7302:7302)(7684:7684:7684))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x104y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2257_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1416:1612:1812)(1459:1652:1848))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2257_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2220:2506:2798)(2245:2501:2765))
          (PORT SR (4661:5169:5687)(4999:5520:6050))
          (PORT CINY2 (6078:6078:6078)(6472:6472:6472))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x93y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2258_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1711:1927:2143)(1810:2019:2229))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2258_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1083:1237:1394)(1076:1204:1335))
          (PORT SR (4927:5464:6013)(5331:5885:6449))
          (PORT CINY2 (5340:5340:5340)(5768:5768:5768))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x101y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2259_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2035:2291:2555)(2090:2332:2579))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2259_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1728:1947:2172)(1794:1994:2195))
          (PORT SR (2842:3113:3388)(3015:3270:3533))
          (PORT CINY2 (5001:5001:5001)(5266:5266:5266))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x99y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2260_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1791:2023:2260)(1868:2102:2340))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2260_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3121:3445:3775)(3312:3617:3929))
          (PORT SR (3084:3366:3659)(3219:3485:3755))
          (PORT CINY2 (3903:3903:3903)(4022:4022:4022))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x93y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2261_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1254:1430:1608)(1285:1455:1627))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2261_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (594:665:737)(579:641:705))
          (PORT SR (2422:2660:2903)(2526:2738:2953))
          (PORT CINY2 (4599:4599:4599)(4910:4910:4910))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x71y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2262_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1227:1390:1556)(1243:1387:1536))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2262_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2256:2495:2738)(2356:2583:2814))
          (PORT SR (4550:4953:5364)(4846:5227:5616))
          (PORT CINY2 (1356:1356:1356)(1456:1456:1456))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x81y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2263_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1429:1615:1803)(1506:1692:1883))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2263_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1743:1940:2141)(1858:2049:2242))
          (PORT SR (2415:2638:2864)(2531:2729:2932))
          (PORT CINY2 (3939:3939:3939)(4310:4310:4310))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x107y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2264_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1858:2069:2286)(1950:2150:2354))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2264_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2134:2372:2611)(2247:2470:2695))
          (PORT SR (2204:2402:2604)(2282:2463:2648))
          (PORT CINY2 (6699:6699:6699)(7150:7150:7150))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x85y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2265_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1525:1716:1911)(1536:1699:1868))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2265_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1698:1902:2113)(1802:2002:2202))
          (PORT SR (4202:4617:5040)(4504:4919:5346))
          (PORT CINY2 (4026:4026:4026)(4356:4356:4356))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x77y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2266_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1353:1557:1766)(1370:1556:1743))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2266_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2240:2424:2610)(2364:2537:2716))
          (PORT SR (2331:2543:2759)(2445:2636:2831))
          (PORT CINY2 (3795:3795:3795)(4198:4198:4198))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x81y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2267_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1711:1927:2148)(1748:1942:2139))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2267_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1724:1900:2079)(1780:1946:2115))
          (PORT SR (2557:2772:2992)(2641:2831:3025))
          (PORT CINY2 (3255:3255:3255)(3518:3518:3518))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x82y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2268_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1841:2047:2256)(1898:2097:2299))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2268_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1686:1854:2026)(1768:1929:2095))
          (PORT SR (2598:2790:2990)(2713:2884:3058))
          (PORT CINY2 (2379:2379:2379)(2490:2490:2490))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x82y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2269_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (929:1055:1183)(944:1060:1180))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2269_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1554:1707:1862)(1598:1738:1879))
          (PORT SR (2731:2968:3211)(2836:3052:3273))
          (PORT CINY2 (3405:3405:3405)(3678:3678:3678))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x68y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2270_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1116:1249:1384)(1159:1290:1423))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2270_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1784:1963:2146)(1861:2017:2177))
          (PORT SR (3111:3349:3596)(3267:3486:3710))
          (PORT CINY2 (1020:1020:1020)(1108:1108:1108))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x92y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2271_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1087:1243:1403)(1116:1267:1421))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2271_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1358:1494:1633)(1355:1478:1603))
          (PORT SR (2157:2361:2569)(2253:2438:2630))
          (PORT CINY2 (5076:5076:5076)(5476:5476:5476))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x116y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2272_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1142:1293:1449)(1188:1336:1487))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2272_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1871:2073:2282)(1921:2107:2299))
          (PORT SR (2740:3018:3300)(2878:3135:3399))
          (PORT CINY2 (7194:7194:7194)(7600:7600:7600))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x101y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2273_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2476:2799:3131)(2526:2811:3101))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2273_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2349:2657:2969)(2419:2684:2956))
          (PORT SR (2453:2708:2967)(2602:2844:3093))
          (PORT CINY2 (5913:5913:5913)(6322:6322:6322))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x89y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2274_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1745:1949:2156)(1803:1996:2194))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2274_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1450:1610:1771)(1504:1654:1808))
          (PORT SR (4334:4798:5271)(4692:5172:5662))
          (PORT CINY2 (5025:5025:5025)(5458:5458:5458))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x104y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2275_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1707:1917:2133)(1733:1924:2120))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2275_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1610:1806:2004)(1669:1842:2018))
          (PORT SR (1801:1957:2120)(1859:1994:2132))
          (PORT CINY2 (5394:5394:5394)(5680:5680:5680))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x97y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2276_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1572:1769:1969)(1623:1806:1993))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2276_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2108:2327:2552)(2198:2402:2611))
          (PORT SR (2538:2753:2977)(2656:2854:3055))
          (PORT CINY2 (3717:3717:3717)(3834:3834:3834))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x84y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2277_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (922:1060:1200)(931:1051:1174))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2277_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1579:1759:1944)(1633:1802:1973))
          (PORT SR (3026:3321:3622)(3200:3484:3772))
          (PORT CINY2 (3933:3933:3933)(4262:4262:4262))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x71y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2278_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1116:1282:1452)(1139:1288:1440))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2278_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3094:3445:3803)(3180:3503:3832))
          (PORT SR (4396:4764:5139)(4685:5044:5412))
          (PORT CINY2 (1299:1299:1299)(1390:1390:1390))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x71y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2279_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1121:1276:1432)(1158:1294:1431))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2279_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1729:1919:2113)(1790:1959:2133))
          (PORT SR (2996:3237:3483)(3165:3383:3607))
          (PORT CINY2 (2097:2097:2097)(2314:2314:2314))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x96y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2280_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1943:2168:2396)(1999:2205:2415))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2280_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1408:1575:1747)(1435:1597:1764))
          (PORT SR (3524:3872:4227)(3739:4067:4404))
          (PORT CINY2 (4650:4650:4650)(4928:4928:4928))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x87y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2281_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1202:1345:1493)(1269:1408:1549))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2281_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2048:2275:2506)(2137:2353:2575))
          (PORT SR (4250:4649:5062)(4499:4895:5298))
          (PORT CINY2 (3072:3072:3072)(3224:3224:3224))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x72y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2282_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1084:1212:1342)(1127:1252:1377))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2282_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1604:1764:1928)(1673:1827:1984))
          (PORT SR (3147:3406:3671)(3342:3580:3825))
          (PORT CINY2 (2475:2475:2475)(2738:2738:2738))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x79y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2283_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1496:1679:1867)(1544:1716:1894))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2283_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1840:2029:2222)(1906:2077:2253))
          (PORT SR (3074:3313:3558)(3214:3424:3637))
          (PORT CINY2 (1644:1644:1644)(1680:1680:1680))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x79y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2284_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (919:1058:1198)(908:1021:1136))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2284_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1690:1847:2007)(1761:1906:2055))
          (PORT SR (3576:3873:4176)(3774:4053:4338))
          (PORT CINY2 (1758:1758:1758)(1812:1812:1812))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x72y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2285_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1042:1176:1313)(1033:1153:1276))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2285_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2172:2398:2628)(2203:2397:2597))
          (PORT SR (3817:4168:4527)(4044:4374:4711))
          (PORT CINY2 (1905:1905:1905)(2078:2078:2078))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x77y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2286_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1072:1228:1386)(1119:1257:1397))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2286_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2177:2407:2640)(2293:2513:2738))
          (PORT SR (3775:4076:4387)(4008:4292:4580))
          (PORT CINY2 (1629:1629:1629)(1690:1690:1690))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x101y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2287_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (850:947:1046)(876:968:1060))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2287_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2191:2445:2705)(2269:2507:2752))
          (PORT SR (1974:2180:2391)(2063:2248:2437))
          (PORT CINY2 (6027:6027:6027)(6454:6454:6454))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x125y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2288_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1606:1815:2028)(1695:1906:2123))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2288_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2111:2310:2513)(2212:2403:2599))
          (PORT SR (2320:2517:2718)(2440:2618:2801))
          (PORT CINY2 (8031:8031:8031)(8446:8446:8446))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x116y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2289_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (870:992:1116)(880:990:1102))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2289_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1926:2101:2282)(2025:2197:2371))
          (PORT SR (2476:2720:2971)(2608:2830:3058))
          (PORT CINY2 (7479:7479:7479)(7930:7930:7930))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x107y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2290_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (925:1048:1175)(947:1070:1196))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2290_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1680:1832:1989)(1763:1909:2057))
          (PORT SR (2013:2216:2423)(2122:2312:2507))
          (PORT CINY2 (6642:6642:6642)(7084:7084:7084))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x117y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2291_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1105:1244:1385)(1143:1270:1398))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2291_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1895:2081:2274)(1934:2105:2280))
          (PORT SR (2404:2629:2860)(2515:2717:2923))
          (PORT CINY2 (6945:6945:6945)(7298:7298:7298))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x111y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2292_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1276:1446:1619)(1366:1538:1711))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2292_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1665:1817:1973)(1743:1885:2030))
          (PORT SR (2693:2911:3133)(2813:3008:3206))
          (PORT CINY2 (5247:5247:5247)(5414:5414:5414))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x90y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2293_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (902:1032:1162)(934:1048:1167))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2293_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1676:1832:1993)(1704:1845:1991))
          (PORT SR (4363:4828:5303)(4705:5179:5661))
          (PORT CINY2 (4890:4890:4890)(5288:5288:5288))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x78y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2294_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1346:1516:1692)(1429:1592:1759))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2294_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2209:2418:2631)(2283:2474:2670))
          (PORT SR (3172:3411:3658)(3275:3488:3705))
          (PORT CINY2 (1836:1836:1836)(1916:1916:1916))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x125y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2295_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1036:1161:1289)(1061:1171:1285))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2295_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2238:2458:2683)(2331:2540:2754))
          (PORT SR (2458:2677:2900)(2569:2764:2966))
          (PORT CINY2 (7917:7917:7917)(8314:8314:8314))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x130y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2296_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1516:1715:1918)(1604:1795:1988))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2296_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2074:2264:2460)(2124:2293:2467))
          (PORT SR (2649:2878:3112)(2765:2962:3163))
          (PORT CINY2 (7983:7983:7983)(8322:8322:8322))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x120y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2297_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (933:1033:1134)(954:1046:1140))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2297_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2076:2277:2483)(2172:2364:2561))
          (PORT SR (2216:2413:2614)(2323:2501:2684))
          (PORT CINY2 (7680:7680:7680)(8108:8108:8108))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x118y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2298_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (713:825:939)(696:788:882))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2298_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2099:2306:2519)(2202:2403:2611))
          (PORT SR (2226:2430:2638)(2339:2523:2712))
          (PORT CINY2 (7608:7608:7608)(8052:8052:8052))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x117y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2299_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (884:1016:1150)(883:999:1118))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2299_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1038:1127:1218)(1039:1120:1202))
          (PORT SR (2419:2614:2813)(2534:2704:2879))
          (PORT CINY2 (6546:6546:6546)(6836:6836:6836))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x115y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2300_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1650:1821:1998)(1712:1879:2048))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2300_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1919:2117:2318)(1986:2157:2331))
          (PORT SR (2648:2862:3085)(2758:2946:3137))
          (PORT CINY2 (5448:5448:5448)(5592:5592:5592))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x111y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2301_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1532:1746:1965)(1583:1786:1995))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2301_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1516:1670:1827)(1582:1724:1870))
          (PORT SR (2279:2511:2750)(2367:2575:2787))
          (PORT CINY2 (6273:6273:6273)(6602:6602:6602))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x78y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2302_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1083:1229:1377)(1089:1219:1353))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2302_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1788:1965:2147)(1874:2046:2221))
          (PORT SR (3369:3664:3968)(3542:3819:4099))
          (PORT CINY2 (2121:2121:2121)(2246:2246:2246))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x73y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2303_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (892:1016:1142)(888:1002:1120))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2303_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2152:2365:2583)(2219:2412:2613))
          (PORT SR (2458:2652:2854)(2575:2747:2922))
          (PORT CINY2 (2910:2910:2910)(3228:3228:3228))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x83y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2304_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1074:1195:1321)(1110:1228:1350))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2304_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1618:1772:1930)(1684:1833:1983))
          (PORT SR (3475:3832:4195)(3723:4073:4429))
          (PORT CINY2 (4410:4410:4410)(4828:4828:4828))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x73y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2305_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (702:815:931)(688:781:877))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2305_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1783:1966:2152)(1850:2021:2196))
          (PORT SR (2557:2781:3008)(2682:2881:3086))
          (PORT CINY2 (3081:3081:3081)(3426:3426:3426))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x74y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2306_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1286:1443:1604)(1290:1433:1579))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2306_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1616:1776:1939)(1674:1819:1968))
          (PORT SR (2392:2593:2797)(2506:2679:2858))
          (PORT CINY2 (3231:3231:3231)(3586:3586:3586))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x71y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2307_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (785:884:984)(807:899:993))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2307_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1416:1552:1691)(1464:1590:1719))
          (PORT SR (2962:3197:3438)(3134:3345:3562))
          (PORT CINY2 (2325:2325:2325)(2578:2578:2578))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x82y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2308_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1281:1432:1586)(1316:1456:1599))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2308_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1573:1769:1968)(1616:1801:1988))
          (PORT SR (2504:2699:2896)(2621:2787:2960))
          (PORT CINY2 (3063:3063:3063)(3282:3282:3282))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x82y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2309_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (563:649:737)(549:622:697))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2309_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1600:1765:1936)(1604:1754:1907))
          (PORT SR (3638:3981:4330)(3879:4212:4556))
          (PORT CINY2 (3576:3576:3576)(3876:3876:3876))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x70y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2310_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (746:844:943)(770:860:952))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2310_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1936:2135:2338)(2036:2225:2420))
          (PORT SR (3069:3311:3559)(3240:3461:3687))
          (PORT CINY2 (1776:1776:1776)(1956:1956:1956))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x139y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2311_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1529:1723:1923)(1605:1795:1989))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2311_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1728:1930:2133)(1805:1996:2189))
          (PORT SR (3386:3684:3988)(3597:3888:4183))
          (PORT CINY2 (8307:8307:8307)(8574:8574:8574))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x129y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2312_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1726:1957:2195)(1825:2042:2262))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2312_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1777:1975:2175)(1874:2065:2259))
          (PORT SR (2613:2832:3058)(2749:2945:3143))
          (PORT CINY2 (7947:7947:7947)(8294:8294:8294))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x138y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2313_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1112:1261:1411)(1146:1282:1421))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2313_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2245:2435:2627)(2315:2491:2668))
          (PORT SR (3060:3312:3567)(3229:3464:3706))
          (PORT CINY2 (8328:8328:8328)(8612:8612:8612))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x130y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2314_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1253:1383:1518)(1269:1383:1500))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2314_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1832:2008:2188)(1883:2047:2214))
          (PORT SR (2869:3104:3344)(3029:3236:3450))
          (PORT CINY2 (7812:7812:7812)(8124:8124:8124))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x139y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2315_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1413:1576:1744)(1481:1635:1792))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2315_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1660:1852:2047)(1675:1839:2007))
          (PORT SR (3044:3305:3574)(3203:3440:3679))
          (PORT CINY2 (8079:8079:8079)(8310:8310:8310))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x130y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2316_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (761:858:956)(785:875:966))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2316_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1283:1436:1590)(1279:1408:1539))
          (PORT SR (3172:3428:3692)(3349:3585:3825))
          (PORT CINY2 (6957:6957:6957)(7134:7134:7134))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x133y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2317_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1419:1562:1710)(1441:1567:1696))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2317_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2175:2362:2553)(2234:2407:2582))
          (PORT SR (3027:3276:3530)(3200:3433:3673))
          (PORT CINY2 (7863:7863:7863)(8142:8142:8142))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x123y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2318_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (962:1062:1162)(994:1086:1180))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2318_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1929:2087:2250)(1986:2134:2285))
          (PORT SR (2872:3109:3353)(3013:3226:3443))
          (PORT CINY2 (6249:6249:6249)(6410:6410:6410))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x85y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2319_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (945:1082:1222)(942:1060:1181))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2319_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2723:3003:3288)(2871:3136:3409))
          (PORT SR (3658:3965:4280)(3881:4180:4483))
          (PORT CINY2 (2430:2430:2430)(2508:2508:2508))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x87y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2320_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1465:1631:1801)(1516:1675:1837))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2320_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2077:2265:2457)(2138:2309:2484))
          (PORT SR (2944:3192:3446)(3109:3338:3572))
          (PORT CINY2 (3186:3186:3186)(3356:3356:3356))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x85y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2321_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (554:639:724)(525:591:658))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2321_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2578:2833:3092)(2724:2973:3229))
          (PORT SR (3424:3711:4006)(3608:3873:4142))
          (PORT CINY2 (2316:2316:2316)(2376:2376:2376))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x86y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2322_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1683:1875:2071)(1776:1955:2136))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2322_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2106:2300:2497)(2163:2345:2532))
          (PORT SR (4597:5029:5469)(4934:5368:5810))
          (PORT CINY2 (2751:2751:2751)(2866:2866:2866))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x86y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2323_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (737:849:964)(724:818:914))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2323_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2384:2612:2844)(2490:2703:2922))
          (PORT SR (2874:3089:3309)(3022:3213:3407))
          (PORT CINY2 (2295:2295:2295)(2338:2338:2338))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x87y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2324_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (908:1022:1139)(935:1041:1150))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2324_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2683:2935:3192)(2794:3026:3266))
          (PORT SR (3288:3554:3826)(3471:3719:3973))
          (PORT CINY2 (2502:2502:2502)(2564:2564:2564))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x83y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2325_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1745:1943:2148)(1805:1991:2183))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2325_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2786:3061:3340)(2875:3121:3373))
          (PORT SR (3128:3391:3662)(3242:3480:3721))
          (PORT CINY2 (2244:2244:2244)(2320:2320:2320))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x81y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2326_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1370:1524:1681)(1386:1521:1661))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2326_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2391:2626:2864)(2498:2719:2946))
          (PORT SR (2937:3149:3368)(3076:3265:3457))
          (PORT CINY2 (1830:1830:1830)(1868:1868:1868))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x92y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2327_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1579:1773:1971)(1643:1830:2020))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2327_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2430:2699:2972)(2564:2840:3121))
          (PORT SR (3464:3799:4143)(3682:4002:4329))
          (PORT CINY2 (4506:4506:4506)(4816:4816:4816))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x94y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2328_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1220:1371:1526)(1272:1408:1545))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2328_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2328:2555:2783)(2447:2672:2904))
          (PORT SR (3540:3910:4291)(3779:4145:4516))
          (PORT CINY2 (5262:5262:5262)(5664:5664:5664))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x105y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2329_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1104:1272:1443)(1107:1251:1398))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2329_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1808:1995:2184)(1885:2062:2243))
          (PORT SR (2247:2448:2652)(2354:2527:2704))
          (PORT CINY2 (5316:5316:5316)(5576:5576:5576))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x106y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2330_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1682:1937:2197)(1705:1933:2166))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2330_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1637:1800:1964)(1700:1850:2004))
          (PORT SR (2434:2659:2888)(2565:2765:2970))
          (PORT CINY2 (5466:5466:5466)(5736:5736:5736))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x106y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2331_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (378:433:489)(376:426:476))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2331_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1811:1991:2174)(1845:2011:2179))
          (PORT SR (2287:2483:2684)(2419:2604:2792))
          (PORT CINY2 (5181:5181:5181)(5406:5406:5406))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x112y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2332_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1285:1444:1605)(1359:1507:1657))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2332_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1493:1673:1855)(1538:1708:1881))
          (PORT SR (2676:2891:3110)(2799:2993:3192))
          (PORT CINY2 (5340:5340:5340)(5508:5508:5508))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x90y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2333_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1593:1786:1981)(1647:1835:2029))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2333_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2050:2270:2494)(2138:2360:2585))
          (PORT SR (3082:3369:3663)(3256:3522:3794))
          (PORT CINY2 (4206:4206:4206)(4496:4496:4496))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x103y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2334_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (632:707:784)(623:686:752))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2334_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1662:1834:2010)(1698:1855:2016))
          (PORT SR (1778:1904:2033)(1837:1944:2052))
          (PORT CINY2 (4674:4674:4674)(4860:4860:4860))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x131y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2335_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1687:1871:2059)(1730:1899:2072))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2335_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1659:1847:2039)(1708:1877:2050))
          (PORT SR (2688:2922:3163)(2824:3045:3271))
          (PORT CINY2 (8019:8019:8019)(8350:8350:8350))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x133y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2336_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (579:658:738)(580:653:729))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2336_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1763:1963:2167)(1836:2026:2219))
          (PORT SR (2966:3240:3520)(3105:3362:3623))
          (PORT CINY2 (8148:8148:8148)(8472:8472:8472))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x137y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2337_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1857:2082:2313)(1940:2153:2374))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2337_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2422:2636:2853)(2502:2704:2908))
          (PORT SR (2880:3108:3339)(3023:3231:3445))
          (PORT CINY2 (8178:8178:8178)(8452:8452:8452))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x134y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2338_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (772:877:986)(802:906:1012))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2338_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1990:2152:2317)(2031:2175:2321))
          (PORT SR (3223:3497:3776)(3416:3676:3944))
          (PORT CINY2 (8013:8013:8013)(8302:8302:8302))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x134y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2339_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (563:646:730)(569:645:722))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2339_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1535:1703:1875)(1558:1714:1873))
          (PORT SR (3246:3527:3814)(3419:3690:3965))
          (PORT CINY2 (7557:7557:7557)(7774:7774:7774))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x138y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2340_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1947:2188:2435)(1979:2176:2380))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2340_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (880:987:1096)(878:972:1066))
          (PORT SR (3554:3859:4174)(3730:4015:4306))
          (PORT CINY2 (7758:7758:7758)(7952:7952:7952))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x129y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2341_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (732:837:944)(728:826:926))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2341_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1638:1816:1996)(1704:1873:2045))
          (PORT SR (2980:3239:3504)(3137:3372:3615))
          (PORT CINY2 (7776:7776:7776)(8096:8096:8096))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x130y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2342_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (958:1086:1217)(980:1103:1229))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2342_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1309:1482:1658)(1329:1490:1653))
          (PORT SR (3000:3235:3478)(3160:3372:3588))
          (PORT CINY2 (6900:6900:6900)(7068:7068:7068))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x135y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2343_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (752:867:984)(751:850:952))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2343_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1878:2070:2268)(1925:2101:2279))
          (PORT SR (3116:3390:3671)(3283:3536:3797))
          (PORT CINY2 (8277:8277:8277)(8594:8594:8594))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x135y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2344_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (969:1092:1216)(991:1111:1234))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2344_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1878:2070:2268)(1925:2101:2279))
          (PORT SR (3116:3390:3671)(3283:3536:3797))
          (PORT CINY2 (8277:8277:8277)(8594:8594:8594))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x141y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2345_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1524:1728:1935)(1583:1770:1964))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2345_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1908:2108:2316)(2013:2211:2412))
          (PORT SR (3052:3313:3581)(3219:3455:3693))
          (PORT CINY2 (8379:8379:8379)(8630:8630:8630))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x137y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2346_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1149:1291:1438)(1224:1368:1515))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2346_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1129:1237:1347)(1164:1265:1368))
          (PORT SR (3048:3300:3556)(3214:3447:3685))
          (PORT CINY2 (8235:8235:8235)(8518:8518:8518))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x133y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2347_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (750:859:970)(774:879:985))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2347_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1960:2172:2390)(2013:2207:2406))
          (PORT SR (3435:3741:4053)(3624:3923:4227))
          (PORT CINY2 (7407:7407:7407)(7614:7614:7614))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x135y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2348_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (536:617:699)(533:603:673))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2348_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1591:1745:1905)(1665:1809:1955))
          (PORT SR (3129:3382:3642)(3283:3524:3769))
          (PORT CINY2 (7251:7251:7251)(7406:7406:7406))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x135y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2349_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1472:1652:1834)(1483:1641:1802))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2349_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1911:2089:2273)(1965:2136:2310))
          (PORT SR (3413:3711:4015)(3625:3913:4210))
          (PORT CINY2 (8163:8163:8163)(8462:8462:8462))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x133y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2350_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1011:1155:1301)(1030:1168:1310))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2350_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2125:2330:2542)(2200:2392:2586))
          (PORT SR (3243:3518:3802)(3405:3663:3926))
          (PORT CINY2 (7065:7065:7065)(7218:7218:7218))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x136y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2351_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (939:1060:1183)(998:1118:1239))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2351_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1275:1404:1537)(1313:1434:1559))
          (PORT SR (3189:3463:3741)(3357:3608:3868))
          (PORT CINY2 (8142:8142:8142)(8424:8424:8424))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x132y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2352_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1239:1391:1549)(1307:1451:1598))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2352_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1600:1786:1980)(1679:1859:2042))
          (PORT SR (2779:3029:3284)(2896:3126:3359))
          (PORT CINY2 (7998:7998:7998)(8312:8312:8312))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x126y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2353_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (778:904:1032)(766:874:985))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2353_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1971:2190:2415)(2025:2230:2438))
          (PORT SR (2681:2901:3125)(2816:3014:3217))
          (PORT CINY2 (7440:7440:7440)(7748:7748:7748))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x128y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2354_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (740:850:963)(743:843:944))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2354_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1605:1777:1954)(1631:1782:1935))
          (PORT SR (2994:3270:3552)(3138:3388:3642))
          (PORT CINY2 (7683:7683:7683)(8002:8002:8002))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x137y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2355_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1102:1249:1399)(1128:1264:1402))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2355_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1422:1566:1715)(1431:1561:1692))
          (PORT SR (3363:3662:3969)(3554:3839:4130))
          (PORT CINY2 (8064:8064:8064)(8320:8320:8320))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x126y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2356_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1289:1440:1595)(1298:1431:1565))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2356_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1665:1845:2032)(1752:1928:2106))
          (PORT SR (2958:3197:3445)(3118:3345:3574))
          (PORT CINY2 (6585:6585:6585)(6758:6758:6758))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x127y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2357_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (6432:7156:7898)(6632:7312:8007))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2357_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1356:1535:1717)(1406:1565:1727))
          (PORT SR (2636:2851:3070)(2748:2932:3123))
          (PORT CINY2 (7476:7476:7476)(7776:7776:7776))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x124y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2358_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1838:2043:2252)(1883:2069:2260))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2358_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (853:935:1020)(859:934:1010))
          (PORT SR (2517:2706:2898)(2638:2800:2968))
          (PORT CINY2 (6969:6969:6969)(7230:7230:7230))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x88y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2359_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1603:1768:1939)(1657:1812:1970))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2359_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2140:2337:2542)(2261:2451:2646))
          (PORT SR (3913:4242:4582)(4100:4416:4737))
          (PORT CINY2 (3108:3108:3108)(3252:3252:3252))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x89y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2360_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1579:1774:1974)(1630:1812:1999))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2360_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2445:2658:2876)(2535:2733:2938))
          (PORT SR (4607:5053:5513)(4906:5355:5811))
          (PORT CINY2 (3372:3372:3372)(3544:3544:3544))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x88y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2361_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1402:1611:1823)(1406:1586:1771))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2361_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2579:2802:3031)(2650:2849:3052))
          (PORT SR (4258:4640:5031)(4550:4931:5317))
          (PORT CINY2 (2880:2880:2880)(2988:2988:2988))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x86y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2362_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1410:1580:1754)(1469:1632:1800))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2362_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1956:2168:2388)(2043:2243:2449))
          (PORT SR (2800:3047:3300)(2920:3143:3367))
          (PORT CINY2 (3150:3150:3150)(3328:3328:3328))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x84y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2363_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1433:1630:1831)(1491:1687:1885))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2363_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2295:2509:2730)(2376:2573:2776))
          (PORT SR (2944:3182:3428)(3045:3256:3469))
          (PORT CINY2 (2394:2394:2394)(2480:2480:2480))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x84y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2364_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1568:1780:1998)(1657:1861:2069))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2364_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2295:2509:2730)(2376:2573:2776))
          (PORT SR (2944:3182:3428)(3045:3256:3469))
          (PORT CINY2 (2394:2394:2394)(2480:2480:2480))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x79y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2365_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1506:1666:1831)(1535:1680:1828))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2365_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1910:2080:2257)(1992:2151:2314))
          (PORT SR (4040:4394:4760)(4310:4661:5017))
          (PORT CINY2 (2442:2442:2442)(2604:2604:2604))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x83y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2366_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1355:1507:1662)(1385:1520:1661))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2366_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1999:2177:2360)(2081:2246:2416))
          (PORT SR (2971:3181:3399)(3058:3239:3422))
          (PORT CINY2 (2358:2358:2358)(2452:2452:2452))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x94y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2367_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1710:1937:2170)(1755:1963:2171))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2367_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1963:2129:2302)(2006:2157:2312))
          (PORT SR (2582:2824:3072)(2680:2900:3123))
          (PORT CINY2 (4521:4521:4521)(4806:4806:4806))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x92y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2368_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1485:1654:1827)(1504:1647:1794))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2368_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2077:2269:2467)(2144:2322:2506))
          (PORT SR (2202:2404:2611)(2290:2468:2649))
          (PORT CINY2 (4677:4677:4677)(5014:5014:5014))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x108y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2369_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1434:1607:1784)(1497:1656:1817))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2369_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1397:1535:1677)(1416:1541:1669))
          (PORT SR (2432:2648:2869)(2539:2736:2939))
          (PORT CINY2 (5652:5652:5652)(5924:5924:5924))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x107y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2370_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1490:1689:1892)(1506:1682:1862))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2370_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1573:1735:1902)(1610:1763:1919))
          (PORT SR (2609:2849:3095)(2736:2961:3192))
          (PORT CINY2 (5502:5502:5502)(5764:5764:5764))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x113y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2371_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1611:1791:1973)(1672:1838:2009))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2371_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1283:1437:1597)(1345:1501:1660))
          (PORT SR (2664:2878:3097)(2794:2986:3181))
          (PORT CINY2 (5547:5547:5547)(5734:5734:5734))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x106y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2372_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2032:2239:2453)(2114:2319:2530))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2372_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1701:1880:2063)(1783:1955:2131))
          (PORT SR (2352:2545:2745)(2481:2664:2850))
          (PORT CINY2 (4725:4725:4725)(4878:4878:4878))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x93y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2373_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1908:2131:2360)(1951:2151:2358))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2373_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1945:2133:2328)(1978:2148:2323))
          (PORT SR (2373:2569:2768)(2483:2654:2832))
          (PORT CINY2 (4314:4314:4314)(4580:4580:4580))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x109y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2374_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (892:1012:1134)(901:999:1098))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2374_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1972:2223:2481)(2062:2296:2535))
          (PORT SR (2730:2981:3238)(2865:3096:3332))
          (PORT CINY2 (5232:5232:5232)(5424:5424:5424))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x99y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2375_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1889:2112:2337)(1936:2135:2337))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2375_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2253:2464:2678)(2352:2543:2738))
          (PORT SR (2191:2390:2594)(2280:2452:2629))
          (PORT CINY2 (4872:4872:4872)(5144:5144:5144))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x103y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2376_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (963:1053:1144)(973:1047:1124))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2376_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2006:2194:2385)(2064:2227:2394))
          (PORT SR (3692:4077:4476)(3975:4370:4773))
          (PORT CINY2 (5985:5985:5985)(6378:6378:6378))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x107y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2377_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1584:1762:1945)(1663:1831:2001))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2377_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1631:1794:1962)(1636:1780:1928))
          (PORT SR (2476:2687:2902)(2600:2787:2981))
          (PORT CINY2 (5331:5331:5331)(5566:5566:5566))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x108y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2378_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1159:1329:1502)(1141:1278:1419))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2378_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2345:2545:2748)(2420:2598:2781))
          (PORT SR (2160:2358:2560)(2251:2433:2618))
          (PORT CINY2 (5880:5880:5880)(6188:6188:6188))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x114y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2379_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1188:1337:1487)(1261:1399:1539))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2379_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1851:2069:2292)(1917:2121:2332))
          (PORT SR (2634:2853:3075)(2743:2932:3126))
          (PORT CINY2 (5583:5583:5583)(5762:5762:5762))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x112y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2380_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1401:1580:1760)(1473:1639:1808))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2380_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1528:1703:1881)(1545:1700:1860))
          (PORT SR (2979:3245:3515)(3116:3358:3605))
          (PORT CINY2 (5283:5283:5283)(5442:5442:5442))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x100y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2381_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1683:1876:2075)(1730:1910:2095))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2381_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2506:2749:2997)(2578:2808:3042))
          (PORT SR (2604:2842:3087)(2751:2971:3198))
          (PORT CINY2 (5079:5079:5079)(5370:5370:5370))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x99y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2382_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1279:1450:1624)(1349:1518:1691))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2382_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1876:2067:2261)(1921:2089:2262))
          (PORT SR (3447:3752:4066)(3612:3900:4194))
          (PORT CINY2 (4074:4074:4074)(4220:4220:4220))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x133y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2383_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2382:2653:2930)(2492:2740:2995))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2383_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2048:2262:2481)(2123:2327:2534))
          (PORT SR (3152:3449:3755)(3312:3596:3883))
          (PORT CINY2 (8205:8205:8205)(8538:8538:8538))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x136y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2384_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1101:1254:1409)(1144:1282:1423))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2384_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2235:2469:2706)(2315:2533:2756))
          (PORT SR (2974:3225:3481)(3136:3371:3613))
          (PORT CINY2 (8256:8256:8256)(8556:8556:8556))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x139y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2385_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1797:1999:2204)(1866:2064:2268))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2385_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1848:2033:2223)(1913:2087:2264))
          (PORT SR (3737:4084:4440)(3974:4312:4658))
          (PORT CINY2 (8364:8364:8364)(8640:8640:8640))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x139y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2386_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1293:1474:1659)(1336:1504:1676))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2386_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1848:2033:2223)(1913:2087:2264))
          (PORT SR (3737:4084:4440)(3974:4312:4658))
          (PORT CINY2 (8364:8364:8364)(8640:8640:8640))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x138y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2387_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (396:456:517)(380:433:486))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2387_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1034:1131:1230)(1027:1112:1199))
          (PORT SR (3605:3926:4254)(3819:4126:4441))
          (PORT CINY2 (7986:7986:7986)(8216:8216:8216))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x134y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2388_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (563:652:742)(546:621:697))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2388_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1751:1992:2238)(1751:1959:2171))
          (PORT SR (3068:3319:3579)(3214:3445:3681))
          (PORT CINY2 (7215:7215:7215)(7378:7378:7378))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x133y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2389_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1211:1383:1561)(1246:1410:1575))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2389_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1635:1834:2037)(1634:1811:1992))
          (PORT SR (2790:3021:3256)(2936:3149:3367))
          (PORT CINY2 (8034:8034:8034)(8340:8340:8340))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x133y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2390_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (539:616:693)(523:592:663))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2390_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1687:1881:2077)(1713:1891:2075))
          (PORT SR (3077:3329:3589)(3250:3492:3737))
          (PORT CINY2 (7179:7179:7179)(7350:7350:7350))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x126y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2391_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (946:1076:1208)(965:1095:1226))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2391_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (941:1032:1125)(947:1024:1103))
          (PORT SR (2816:3056:3300)(2941:3153:3372))
          (PORT CINY2 (7326:7326:7326)(7616:7616:7616))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x134y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2392_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1047:1192:1339)(1049:1171:1297))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2392_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1975:2200:2429)(2030:2235:2442))
          (PORT SR (2899:3158:3424)(3065:3316:3572))
          (PORT CINY2 (8469:8469:8469)(8830:8830:8830))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x130y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2393_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (718:829:942)(717:820:926))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2393_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1816:2001:2191)(1892:2069:2248))
          (PORT SR (2951:3224:3505)(3079:3336:3597))
          (PORT CINY2 (7755:7755:7755)(8058:8058:8058))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x124y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2394_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1011:1155:1303)(1018:1153:1290))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2394_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1436:1580:1727)(1476:1611:1749))
          (PORT SR (2193:2367:2546)(2287:2440:2596))
          (PORT CINY2 (7425:7425:7425)(7758:7758:7758))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x131y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2395_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (620:707:796)(626:707:790))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2395_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1530:1689:1851)(1584:1729:1875))
          (PORT SR (3157:3424:3695)(3325:3558:3798))
          (PORT CINY2 (7677:7677:7677)(7954:7954:7954))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x126y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2396_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1195:1332:1472)(1258:1383:1512))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2396_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (743:819:897)(740:803:868))
          (PORT SR (2732:2943:3159)(2847:3032:3222))
          (PORT CINY2 (6699:6699:6699)(6890:6890:6890))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x124y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2397_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (5405:5980:6570)(5574:6108:6653))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2397_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1553:1760:1971)(1547:1729:1914))
          (PORT SR (2460:2652:2849)(2578:2746:2919))
          (PORT CINY2 (7197:7197:7197)(7494:7494:7494))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x118y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2398_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1111:1267:1425)(1147:1288:1431))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2398_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1727:1932:2139)(1760:1943:2128))
          (PORT SR (2615:2835:3059)(2752:2949:3152))
          (PORT CINY2 (6696:6696:6696)(6996:6996:6996))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x139y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2399_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (922:1043:1168)(943:1060:1178))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2399_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1140:1269:1402)(1163:1289:1418))
          (PORT CINY2 (7395:7395:7395)(7518:7518:7518))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x138y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2400_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (549:631:714)(557:628:701))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2400_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (960:1065:1174)(962:1061:1162))
          (PORT CINY2 (7245:7245:7245)(7358:7358:7358))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x139y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2401_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (913:1045:1180)(960:1084:1209))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2401_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (907:1017:1130)(901:996:1094))
          (PORT CINY2 (7509:7509:7509)(7650:7650:7650))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x138y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2402_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (746:841:937)(737:822:910))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2402_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1088:1222:1360)(1095:1217:1342))
          (PORT CINY2 (7359:7359:7359)(7490:7490:7490))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x138y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2403_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (749:845:943)(760:853:947))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2403_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (960:1065:1174)(962:1061:1162))
          (PORT CINY2 (7245:7245:7245)(7358:7358:7358))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x136y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2404_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1093:1232:1373)(1148:1294:1443))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2404_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1446:1602:1763)(1435:1574:1717))
          (PORT CINY2 (7173:7173:7173)(7302:7302:7302))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x136y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2405_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (933:1062:1195)(980:1101:1223))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2405_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (777:862:951)(760:835:912))
          (PORT CINY2 (7002:7002:7002)(7104:7104:7104))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x107y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2406_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1415:1598:1785)(1461:1632:1808))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2406_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1601:1804:2010)(1655:1850:2050))
          (PORT SR (3048:3283:3523)(3177:3394:3613))
          (PORT CINY2 (4419:4419:4419)(4510:4510:4510))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x111y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2407_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (975:1094:1214)(983:1088:1195))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2407_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (919:1020:1122)(926:1019:1114))
          (PORT SR (2696:2911:3133)(2813:3010:3210))
          (PORT CINY2 (5019:5019:5019)(5150:5150:5150))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x105y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2408_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (863:977:1092)(866:959:1053))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2408_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1667:1855:2047)(1683:1855:2031))
          (PORT SR (2646:2855:3067)(2784:2965:3154))
          (PORT CINY2 (4233:4233:4233)(4322:4322:4322))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x110y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2409_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1386:1566:1751)(1469:1644:1822))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2409_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (925:1027:1129)(933:1026:1122))
          (PORT SR (2690:2938:3194)(2787:3009:3235))
          (PORT CINY2 (4926:4926:4926)(5056:5056:5056))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x100y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2410_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1924:2188:2455)(2020:2269:2523))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2410_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1818:2023:2231)(1851:2045:2246))
          (PORT SR (3249:3532:3823)(3440:3712:3988))
          (PORT CINY2 (3768:3768:3768)(3852:3852:3852))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x99y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2411_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1273:1421:1572)(1295:1427:1563))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2411_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2508:2807:3111)(2603:2906:3218))
          (PORT SR (2858:3124:3400)(2960:3209:3462))
          (PORT CINY2 (3675:3675:3675)(3758:3758:3758))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x103y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2412_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (733:839:947)(722:812:905))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2412_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1509:1670:1835)(1524:1670:1821))
          (PORT SR (2014:2166:2324)(2072:2195:2320))
          (PORT CINY2 (4161:4161:4161)(4266:4266:4266))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x97y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2413_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1697:1936:2179)(1793:2035:2282))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2413_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1956:2193:2434)(1998:2233:2473))
          (PORT SR (3319:3602:3890)(3530:3799:4073))
          (PORT CINY2 (3489:3489:3489)(3570:3570:3570))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x114y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2415_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (378:438:498)(357:403:450))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2415_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1237:1399:1565)(1253:1404:1559))
          (PORT SR (2666:2878:3098)(2799:2994:3192))
          (PORT CINY2 (5412:5412:5412)(5564:5564:5564))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x105y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2416_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1236:1383:1534)(1299:1435:1576))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2416_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1657:1805:1957)(1697:1829:1964))
          (PORT SR (2365:2586:2812)(2467:2662:2863))
          (PORT CINY2 (5373:5373:5373)(5642:5642:5642))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2416_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1588:1775:1964)(1649:1818:1989))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2416_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1657:1805:1957)(1697:1829:1964))
          (PORT SR (2365:2586:2812)(2467:2662:2863))
          (PORT CINY2 (5373:5373:5373)(5642:5642:5642))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x107y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2417_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (731:847:963)(715:815:916))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2417_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2162:2377:2596)(2270:2475:2681))
          (PORT SR (2506:2732:2962)(2622:2825:3032))
          (PORT CINY2 (4989:4989:4989)(5170:5170:5170))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x75y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2418_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1237:1383:1534)(1242:1370:1500))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2418_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2288:2540:2798)(2368:2598:2832))
          (PORT SR (4045:4400:4766)(4323:4674:5033))
          (PORT CINY2 (2070:2070:2070)(2228:2228:2228))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x96y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2419_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1345:1507:1673)(1407:1561:1717))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2419_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1637:1826:2020)(1706:1895:2089))
          (PORT SR (2437:2662:2894)(2570:2783:2999))
          (PORT CINY2 (4935:4935:4935)(5258:5258:5258))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x91y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2420_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1733:1919:2108)(1773:1953:2135))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2420_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1267:1408:1553)(1305:1435:1568))
          (PORT SR (2872:3116:3365)(3025:3251:3480))
          (PORT CINY2 (3558:3558:3558)(3732:3732:3732))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x83y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2421_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1109:1246:1387)(1151:1293:1439))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2421_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1882:2084:2293)(1969:2166:2366))
          (PORT SR (2323:2523:2730)(2439:2622:2809))
          (PORT CINY2 (3897:3897:3897)(4234:4234:4234))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x84y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2422_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1701:1871:2045)(1764:1926:2093))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2422_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2179:2386:2598)(2247:2438:2635))
          (PORT SR (3156:3390:3632)(3257:3465:3676))
          (PORT CINY2 (2508:2508:2508)(2612:2612:2612))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x85y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2423_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (419:477:536)(405:456:508))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2423_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2361:2592:2828)(2451:2669:2893))
          (PORT SR (3335:3592:3858)(3461:3696:3934))
          (PORT CINY2 (2658:2658:2658)(2772:2772:2772))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x74y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2424_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (550:630:712)(542:608:675))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2424_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1993:2193:2398)(2103:2299:2501))
          (PORT SR (2832:3045:3265)(2976:3164:3355))
          (PORT CINY2 (2091:2091:2091)(2266:2266:2266))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2424_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (742:844:950)(762:864:968))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2424_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1993:2193:2398)(2103:2299:2501))
          (PORT SR (2832:3045:3265)(2976:3164:3355))
          (PORT CINY2 (2091:2091:2091)(2266:2266:2266))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x77y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2425_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1064:1213:1366)(1112:1248:1387))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2425_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1840:2034:2231)(1914:2084:2258))
          (PORT SR (3134:3370:3613)(3221:3423:3627))
          (PORT CINY2 (1800:1800:1800)(1888:1888:1888))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x102y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2426_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1469:1657:1852)(1533:1716:1903))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2426_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2267:2510:2757)(2401:2635:2874))
          (PORT SR (1537:1667:1799)(1596:1706:1820))
          (PORT CINY2 (5721:5721:5721)(6086:6086:6086))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x126y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2427_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1154:1295:1437)(1172:1303:1434))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2427_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2184:2422:2666)(2263:2480:2701))
          (PORT SR (2467:2688:2912)(2577:2773:2977))
          (PORT CINY2 (8010:8010:8010)(8408:8408:8408))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2427_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1259:1421:1586)(1273:1421:1572))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2427_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2184:2422:2666)(2263:2480:2701))
          (PORT SR (2467:2688:2912)(2577:2773:2977))
          (PORT CINY2 (8010:8010:8010)(8408:8408:8408))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x112y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2428_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (553:648:745)(548:627:709))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2428_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1943:2129:2319)(1978:2147:2321))
          (PORT SR (2771:3042:3318)(2926:3182:3445))
          (PORT CINY2 (6537:6537:6537)(6894:6894:6894))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x105y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2429_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1580:1779:1983)(1575:1756:1944))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2429_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2182:2405:2631)(2294:2504:2719))
          (PORT SR (1714:1863:2016)(1800:1937:2078))
          (PORT CINY2 (6114:6114:6114)(6500:6500:6500))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x111y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2430_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (766:865:965)(767:857:949))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2430_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1735:1899:2067)(1764:1919:2076))
          (PORT SR (2467:2691:2919)(2581:2789:3001))
          (PORT CINY2 (6102:6102:6102)(6404:6404:6404))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x110y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2431_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1242:1384:1529)(1269:1398:1532))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2431_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2077:2297:2522)(2116:2325:2536))
          (PORT SR (2521:2741:2966)(2643:2847:3054))
          (PORT CINY2 (5496:5496:5496)(5716:5716:5716))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2431_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1517:1679:1846)(1558:1702:1850))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2431_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2077:2297:2522)(2116:2325:2536))
          (PORT SR (2521:2741:2966)(2643:2847:3054))
          (PORT CINY2 (5496:5496:5496)(5716:5716:5716))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x95y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2432_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1649:1846:2050)(1674:1861:2052))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2432_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1954:2172:2395)(2072:2291:2518))
          (PORT SR (2205:2407:2614)(2320:2506:2695))
          (PORT CINY2 (5013:5013:5013)(5362:5362:5362))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x83y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2433_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1030:1162:1297)(1026:1141:1259))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2433_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2357:2609:2866)(2465:2707:2954))
          (PORT SR (2885:3131:3382)(3028:3258:3492))
          (PORT CINY2 (2586:2586:2586)(2716:2716:2716))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x125y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2434_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1927:2147:2373)(1987:2199:2416))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2434_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1834:2007:2184)(1916:2076:2240))
          (PORT SR (2472:2695:2924)(2582:2783:2988))
          (PORT CINY2 (7689:7689:7689)(8050:8050:8050))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2434_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (915:1052:1193)(902:1014:1129))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2434_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1834:2007:2184)(1916:2076:2240))
          (PORT SR (2472:2695:2924)(2582:2783:2988))
          (PORT CINY2 (7689:7689:7689)(8050:8050:8050))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x128y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2435_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (974:1082:1194)(964:1064:1169))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2435_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2072:2278:2490)(2156:2348:2546))
          (PORT SR (2545:2768:2995)(2661:2861:3066))
          (PORT CINY2 (7854:7854:7854)(8200:8200:8200))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2435_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (722:825:931)(737:832:928))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2435_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2072:2278:2490)(2156:2348:2546))
          (PORT SR (2545:2768:2995)(2661:2861:3066))
          (PORT CINY2 (7854:7854:7854)(8200:8200:8200))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x115y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2436_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (570:646:724)(570:638:707))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2436_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2009:2195:2385)(2033:2195:2360))
          (PORT SR (2364:2589:2816)(2477:2676:2881))
          (PORT CINY2 (7101:7101:7101)(7506:7506:7506))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x113y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2437_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1218:1380:1546)(1258:1417:1577))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2437_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1765:1947:2133)(1822:1987:2156))
          (PORT SR (2210:2407:2607)(2319:2494:2673))
          (PORT CINY2 (6915:6915:6915)(7318:7318:7318))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x119y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2438_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1756:1959:2165)(1828:2016:2211))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2438_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1634:1794:1957)(1691:1842:1996))
          (PORT SR (2809:3053:3302)(2964:3188:3419))
          (PORT CINY2 (6846:6846:6846)(7156:7156:7156))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x117y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2439_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1232:1359:1490)(1251:1357:1465))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2439_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2201:2423:2650)(2288:2499:2714))
          (PORT SR (3146:3428:3717)(3278:3540:3806))
          (PORT CINY2 (5805:5805:5805)(5978:5978:5978))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x123y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2440_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1043:1174:1307)(1096:1218:1344))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2440_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2339:2599:2867)(2426:2670:2918))
          (PORT SR (2310:2511:2719)(2421:2608:2797))
          (PORT CINY2 (7503:7503:7503)(7862:7862:7862))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2440_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1470:1666:1866)(1503:1687:1875))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2440_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2339:2599:2867)(2426:2670:2918))
          (PORT SR (2310:2511:2719)(2421:2608:2797))
          (PORT CINY2 (7503:7503:7503)(7862:7862:7862))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x89y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2441_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (720:824:930)(733:825:920))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2441_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1828:2039:2253)(1927:2124:2326))
          (PORT SR (3292:3586:3887)(3504:3784:4069))
          (PORT CINY2 (3486:3486:3486)(3676:3676:3676))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x81y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2442_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (407:467:529)(375:419:465))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2442_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1564:1758:1958)(1603:1776:1954))
          (PORT SR (2640:2887:3142)(2777:3006:3239))
          (PORT CINY2 (3768:3768:3768)(4112:4112:4112))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x101y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2443_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1438:1621:1808)(1501:1680:1862))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2443_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2533:2782:3038)(2615:2854:3103))
          (PORT SR (2249:2488:2731)(2364:2581:2803))
          (PORT CINY2 (5856:5856:5856)(6256:6256:6256))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x93y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2444_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2027:2250:2476)(2121:2320:2524))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2444_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (888:973:1061)(892:968:1046))
          (PORT SR (2617:2864:3120)(2771:3008:3248))
          (PORT CINY2 (4941:4941:4941)(5306:5306:5306))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x85y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2445_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (570:661:754)(559:631:705))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2445_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1528:1682:1842)(1587:1730:1876))
          (PORT SR (2698:2945:3201)(2857:3094:3335))
          (PORT CINY2 (4197:4197:4197)(4554:4554:4554))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x83y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2446_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1498:1703:1913)(1497:1681:1870))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2446_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2148:2348:2553)(2220:2401:2588))
          (PORT SR (3456:3769:4090)(3667:3965:4268))
          (PORT CINY2 (2928:2928:2928)(3112:3112:3112))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x85y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2447_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1759:1978:2202)(1834:2040:2253))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2447_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1788:1979:2176)(1811:1983:2160))
          (PORT SR (2472:2669:2869)(2592:2762:2938))
          (PORT CINY2 (3342:3342:3342)(3564:3564:3564))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x89y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2448_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1253:1413:1577)(1239:1382:1528))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2448_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2078:2313:2552)(2177:2396:2618))
          (PORT SR (4176:4617:5067)(4494:4941:5395))
          (PORT CINY2 (4740:4740:4740)(5128:5128:5128))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x79y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2449_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1552:1766:1985)(1598:1801:2007))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2449_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1620:1819:2023)(1688:1877:2071))
          (PORT SR (3975:4332:4699)(4248:4601:4959))
          (PORT CINY2 (2898:2898:2898)(3132:3132:3132))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x79y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2450_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1113:1255:1398)(1137:1279:1425))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2450_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2116:2345:2581)(2215:2437:2664))
          (PORT SR (2487:2716:2951)(2592:2797:3007))
          (PORT CINY2 (3411:3411:3411)(3726:3726:3726))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x88y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2451_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1487:1662:1839)(1568:1741:1918))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2451_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2032:2232:2438)(2085:2263:2448))
          (PORT SR (2683:2939:3199)(2848:3087:3332))
          (PORT CINY2 (4704:4704:4704)(5100:5100:5100))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2451_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1100:1246:1395)(1152:1292:1434))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2451_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2032:2232:2438)(2085:2263:2448))
          (PORT SR (2683:2939:3199)(2848:3087:3332))
          (PORT CINY2 (4704:4704:4704)(5100:5100:5100))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x85y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2452_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (423:487:552)(393:440:488))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2452_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1995:2199:2409)(2061:2245:2436))
          (PORT SR (3440:3785:4139)(3668:4006:4350))
          (PORT CINY2 (4140:4140:4140)(4488:4488:4488))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x79y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2453_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (915:1040:1166)(940:1056:1173))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2453_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1943:2121:2304)(1980:2132:2290))
          (PORT SR (2768:3032:3300)(2926:3172:3423))
          (PORT CINY2 (3810:3810:3810)(4188:4188:4188))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x82y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2454_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1425:1609:1795)(1512:1690:1872))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2454_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1573:1769:1968)(1616:1801:1988))
          (PORT SR (2504:2699:2896)(2621:2787:2960))
          (PORT CINY2 (3063:3063:3063)(3282:3282:3282))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x88y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2455_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (529:614:701)(504:567:632))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2455_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1833:2055:2283)(1924:2150:2380))
          (PORT SR (4637:5095:5564)(4991:5461:5940))
          (PORT CINY2 (3507:3507:3507)(3714:3714:3714))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x79y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2456_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (769:879:989)(778:879:981))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2456_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2059:2293:2534)(2157:2372:2593))
          (PORT SR (3690:4016:4353)(3935:4248:4570))
          (PORT CINY2 (3297:3297:3297)(3594:3594:3594))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2456_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (376:431:486)(346:388:431))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2456_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2059:2293:2534)(2157:2372:2593))
          (PORT SR (3690:4016:4353)(3935:4248:4570))
          (PORT CINY2 (3297:3297:3297)(3594:3594:3594))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x77y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2457_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (728:831:937)(733:829:926))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2457_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1790:1993:2202)(1830:2018:2212))
          (PORT SR (2924:3175:3431)(3076:3306:3541))
          (PORT CINY2 (2541:2541:2541)(2746:2746:2746))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x88y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2458_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1066:1202:1341)(1076:1199:1327))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2458_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1935:2168:2410)(2018:2245:2480))
          (PORT SR (2254:2458:2666)(2334:2512:2691))
          (PORT CINY2 (4077:4077:4077)(4374:4374:4374))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x103y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2459_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (396:456:516)(365:411:457))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2459_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2525:2809:3100)(2609:2866:3127))
          (PORT SR (2696:2984:3280)(2850:3125:3404))
          (PORT CINY2 (5700:5700:5700)(6048:6048:6048))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x103y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2460_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2001:2235:2473)(2053:2260:2473))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2460_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2560:2806:3057)(2710:2947:3188))
          (PORT SR (1949:2104:2263)(2010:2135:2262))
          (PORT CINY2 (4617:4617:4617)(4794:4794:4794))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x88y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2461_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (913:1046:1181)(898:1014:1131))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2461_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2139:2369:2605)(2216:2437:2667))
          (PORT SR (2420:2648:2883)(2524:2730:2938))
          (PORT CINY2 (4362:4362:4362)(4704:4704:4704))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x86y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2462_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (552:636:721)(533:602:674))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2462_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2457:2729:3007)(2579:2847:3119))
          (PORT SR (3085:3349:3623)(3245:3492:3741))
          (PORT CINY2 (2865:2865:2865)(2998:2998:2998))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x94y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2463_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1275:1437:1603)(1292:1442:1595))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2463_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1260:1397:1535)(1309:1435:1564))
          (PORT SR (2453:2647:2847)(2565:2738:2914))
          (PORT CINY2 (3723:3723:3723)(3882:3882:3882))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x75y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2464_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (398:458:518)(393:446:500))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2464_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1981:2205:2436)(2052:2273:2501))
          (PORT SR (3206:3465:3733)(3390:3631:3876))
          (PORT CINY2 (2298:2298:2298)(2492:2492:2492))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2464_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1140:1301:1466)(1195:1343:1495))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2464_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1981:2205:2436)(2052:2273:2501))
          (PORT SR (3206:3465:3733)(3390:3631:3876))
          (PORT CINY2 (2298:2298:2298)(2492:2492:2492))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x81y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2465_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (752:856:962)(775:871:968))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2465_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1930:2136:2345)(2018:2220:2425))
          (PORT SR (2909:3149:3397)(3047:3262:3481))
          (PORT CINY2 (2343:2343:2343)(2462:2462:2462))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x107y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2466_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1174:1301:1431)(1190:1298:1409))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2466_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1817:2016:2220)(1889:2064:2243))
          (PORT SR (1880:2064:2251)(1948:2106:2270))
          (PORT CINY2 (6300:6300:6300)(6688:6688:6688))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x126y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2467_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1141:1291:1443)(1193:1339:1489))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2467_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2616:2870:3132)(2763:3004:3250))
          (PORT SR (2297:2496:2701)(2391:2565:2743))
          (PORT CINY2 (7839:7839:7839)(8210:8210:8210))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2467_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1213:1374:1538)(1211:1355:1500))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2467_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2616:2870:3132)(2763:3004:3250))
          (PORT SR (2297:2496:2701)(2391:2565:2743))
          (PORT CINY2 (7839:7839:7839)(8210:8210:8210))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x117y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2468_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (882:989:1097)(909:1006:1104))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2468_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2368:2602:2841)(2434:2643:2860))
          (PORT SR (2547:2799:3055)(2668:2897:3132))
          (PORT CINY2 (7344:7344:7344)(7760:7760:7760))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x111y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2469_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1599:1790:1987)(1643:1824:2010))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2469_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1967:2165:2370)(2064:2259:2458))
          (PORT SR (2339:2561:2789)(2457:2662:2873))
          (PORT CINY2 (6786:6786:6786)(7196:7196:7196))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x115y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2470_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1015:1157:1301)(990:1103:1218))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2470_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1139:1262:1387)(1150:1254:1359))
          (PORT SR (2595:2835:3080)(2698:2917:3140))
          (PORT CINY2 (6360:6360:6360)(6648:6648:6648))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x111y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2471_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (929:1067:1206)(919:1039:1162))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2471_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1677:1833:1992)(1757:1900:2047))
          (PORT SR (2856:3096:3340)(2994:3215:3441))
          (PORT CINY2 (5190:5190:5190)(5348:5348:5348))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2471_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1225:1389:1555)(1231:1374:1522))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2471_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1677:1833:1992)(1757:1900:2047))
          (PORT SR (2856:3096:3340)(2994:3215:3441))
          (PORT CINY2 (5190:5190:5190)(5348:5348:5348))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x101y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2472_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1221:1402:1587)(1267:1423:1582))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2472_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2306:2554:2810)(2363:2577:2795))
          (PORT SR (4089:4523:4967)(4362:4799:5244))
          (PORT CINY2 (5628:5628:5628)(5992:5992:5992))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x87y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2473_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (735:845:957)(737:838:940))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2473_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2286:2534:2787)(2394:2634:2878))
          (PORT SR (3271:3559:3857)(3451:3726:4004))
          (PORT CINY2 (3015:3015:3015)(3158:3158:3158))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x124y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2474_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1370:1533:1699)(1399:1548:1701))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2474_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2219:2468:2722)(2326:2551:2780))
          (PORT SR (2831:3101:3376)(2967:3217:3477))
          (PORT CINY2 (7710:7710:7710)(8088:8088:8088))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2474_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1005:1126:1251)(1026:1137:1248))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2474_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2219:2468:2722)(2326:2551:2780))
          (PORT SR (2831:3101:3376)(2967:3217:3477))
          (PORT CINY2 (7710:7710:7710)(8088:8088:8088))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x128y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2475_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (925:1048:1172)(917:1026:1139))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2475_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2601:2872:3150)(2737:2996:3258))
          (PORT SR (2552:2773:3000)(2683:2882:3085))
          (PORT CINY2 (7968:7968:7968)(8332:8332:8332))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2475_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (533:615:699)(504:570:637))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2475_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2601:2872:3150)(2737:2996:3258))
          (PORT SR (2552:2773:3000)(2683:2882:3085))
          (PORT CINY2 (7968:7968:7968)(8332:8332:8332))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x109y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2476_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1142:1291:1443)(1178:1327:1480))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2476_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1585:1735:1890)(1637:1777:1921))
          (PORT SR (1919:2092:2267)(2002:2151:2305))
          (PORT CINY2 (6486:6486:6486)(6876:6876:6876))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x113y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2477_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1742:1933:2128)(1767:1947:2129))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2477_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1607:1760:1916)(1655:1797:1943))
          (PORT SR (2042:2215:2390)(2128:2278:2433))
          (PORT CINY2 (6858:6858:6858)(7252:7252:7252))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x107y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2478_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (356:409:463)(330:372:414))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2478_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1487:1667:1851)(1539:1696:1858))
          (PORT SR (2152:2348:2550)(2249:2427:2609))
          (PORT CINY2 (5787:5787:5787)(6094:6094:6094))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x113y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2479_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1541:1723:1910)(1626:1800:1978))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2479_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1967:2168:2373)(2080:2271:2469))
          (PORT SR (2425:2617:2814)(2538:2709:2882))
          (PORT CINY2 (5718:5718:5718)(5932:5932:5932))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x120y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2480_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2315:2615:2920)(2393:2679:2971))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2480_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2071:2325:2583)(2154:2386:2623))
          (PORT SR (2798:3071:3347)(2929:3181:3440))
          (PORT CINY2 (7338:7338:7338)(7712:7712:7712))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2480_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1194:1333:1476)(1216:1342:1472))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2480_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2071:2325:2583)(2154:2386:2623))
          (PORT SR (2798:3071:3347)(2929:3181:3440))
          (PORT CINY2 (7338:7338:7338)(7712:7712:7712))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x87y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2481_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1263:1419:1580)(1284:1424:1569))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2481_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1619:1819:2023)(1639:1827:2019))
          (PORT SR (2649:2865:3086)(2791:2986:3187))
          (PORT CINY2 (3585:3585:3585)(3818:3818:3818))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x70y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2482_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (851:958:1067)(845:935:1029))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2482_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3134:3373:3620)(3302:3521:3745))
          (PORT CINY2 (1320:1320:1320)(1428:1428:1428))
          (PORT PINY2 (1330:1330:1330)(1426:1426:1426))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x79y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2483_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1516:1696:1881)(1525:1683:1846))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2483_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2886:3134:3387)(3043:3269:3501))
          (PORT CINY2 (3069:3069:3069)(3330:3330:3330))
          (PORT PINY2 (3120:3120:3120)(3362:3362:3362))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x82y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2484_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1206:1366:1528)(1221:1365:1511))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2484_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3083:3345:3616)(3242:3483:3729))
          (PORT CINY2 (2493:2493:2493)(2622:2622:2622))
          (PORT PINY2 (2517:2517:2517)(2645:2645:2645))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x71y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2485_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1085:1212:1340)(1079:1190:1305))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2485_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2607:2832:3063)(2719:2918:3119))
          (PORT CINY2 (2496:2496:2496)(2776:2776:2776))
          (PORT PINY2 (2545:2545:2545)(2795:2795:2795))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x75y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2486_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1016:1159:1306)(1046:1186:1332))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2486_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3540:3857:4184)(3677:3976:4279))
          (PORT CINY2 (1443:1443:1443)(1502:1502:1502))
          (PORT PINY2 (1446:1446:1446)(1504:1504:1504))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x77y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2487_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (930:1041:1154)(921:1020:1121))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2487_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3509:3815:4134)(3648:3940:4238))
          (PORT CINY2 (1572:1572:1572)(1624:1624:1624))
          (PORT PINY2 (1575:1575:1575)(1629:1629:1629))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x72y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2488_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (763:873:985)(752:850:949))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2488_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (4739:5166:5602)(5056:5464:5881))
          (PORT CINY2 (1506:1506:1506)(1616:1616:1616))
          (PORT PINY2 (1518:1518:1518)(1618:1618:1618))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x75y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2489_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (735:843:954)(754:853:954))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2489_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (4265:4634:5013)(4585:4944:5308))
          (PORT CINY2 (1557:1557:1557)(1634:1634:1634))
          (PORT PINY2 (1564:1564:1564)(1638:1638:1638))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x106y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2490_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (705:816:930)(709:807:908))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2490_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (4213:4666:5135)(4566:5038:5520))
          (PORT CINY2 (6435:6435:6435)(6858:6858:6858))
          (PORT PINY2 (6543:6543:6543)(6959:6959:6959))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x126y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2491_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (561:640:722)(571:649:728))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2491_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2278:2472:2669)(2372:2540:2714))
          (PORT CINY2 (8067:8067:8067)(8474:8474:8474))
          (PORT PINY2 (8187:8187:8187)(8611:8611:8611))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x120y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2492_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1015:1153:1294)(1002:1118:1236))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2492_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2839:3110:3388)(3023:3284:3553))
          (PORT CINY2 (7737:7737:7737)(8174:8174:8174))
          (PORT PINY2 (7859:7859:7859)(8303:8303:8303))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x120y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2493_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1631:1809:1990)(1686:1855:2028))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2493_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2839:3110:3388)(3023:3284:3553))
          (PORT CINY2 (7737:7737:7737)(8174:8174:8174))
          (PORT PINY2 (7859:7859:7859)(8303:8303:8303))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x121y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2494_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1645:1835:2028)(1669:1840:2015))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2494_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2476:2702:2931)(2577:2780:2986))
          (PORT CINY2 (7089:7089:7089)(7410:7410:7410))
          (PORT PINY2 (7186:7186:7186)(7528:7528:7528))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x108y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2495_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (883:983:1085)(888:973:1061))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2495_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2877:3153:3435)(3051:3311:3574))
          (PORT CINY2 (5310:5310:5310)(5528:5528:5528))
          (PORT PINY2 (5374:5374:5374)(5610:5610:5610))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x94y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2496_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (993:1119:1247)(1042:1158:1278))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2496_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2503:2751:3004)(2630:2858:3091))
          (PORT CINY2 (5433:5433:5433)(5862:5862:5862))
          (PORT PINY2 (5533:5533:5533)(5941:5941:5941))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x76y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2497_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1370:1578:1791)(1403:1591:1782))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2497_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3977:4327:4688)(4264:4612:4966))
          (PORT CINY2 (2163:2163:2163)(2322:2322:2322))
          (PORT PINY2 (2189:2189:2189)(2337:2337:2337))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x129y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2498_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1275:1448:1626)(1288:1442:1599))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2498_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2370:2567:2769)(2486:2658:2833))
          (PORT CINY2 (8118:8118:8118)(8492:8492:8492))
          (PORT PINY2 (8233:8233:8233)(8631:8631:8631))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x131y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2499_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1318:1497:1679)(1396:1571:1748))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2499_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2661:2888:3122)(2775:2971:3172))
          (PORT CINY2 (8076:8076:8076)(8416:8416:8416))
          (PORT PINY2 (8185:8185:8185)(8555:8555:8555))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x125y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2500_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1798:1996:2197)(1899:2089:2287))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2500_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2137:2312:2489)(2230:2380:2535))
          (PORT CINY2 (7974:7974:7974)(8380:8380:8380))
          (PORT PINY2 (8093:8093:8093)(8515:8515:8515))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x123y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2501_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (984:1127:1272)(999:1132:1266))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2501_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2258:2458:2661)(2349:2521:2699))
          (PORT CINY2 (7788:7788:7788)(8192:8192:8192))
          (PORT PINY2 (7905:7905:7905)(8323:8323:8323))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x122y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2502_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1609:1802:2001)(1695:1884:2075))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2502_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2700:2919:3141)(2814:3004:3198))
          (PORT CINY2 (6327:6327:6327)(6514:6514:6514))
          (PORT PINY2 (6395:6395:6395)(6619:6619:6619))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x120y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2503_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (893:1002:1113)(911:1011:1113))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2503_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2736:2949:3169)(2867:3063:3262))
          (PORT CINY2 (5856:5856:5856)(5996:5996:5996))
          (PORT PINY2 (5912:5912:5912)(6092:6092:6092))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x124y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2504_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1218:1363:1510)(1260:1387:1516))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2504_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2638:2882:3130)(2763:2985:3215))
          (PORT CINY2 (7767:7767:7767)(8154:8154:8154))
          (PORT PINY2 (7881:7881:7881)(8285:8285:8285))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x92y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2505_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (932:1057:1183)(976:1091:1209))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2505_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2786:3031:3281)(2915:3136:3361))
          (PORT CINY2 (3822:3822:3822)(4024:4024:4024))
          (PORT PINY2 (3870:3870:3870)(4074:4074:4074))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x69y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2506_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1434:1600:1772)(1470:1627:1787))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2506_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2495:2702:2914)(2615:2799:2986))
          (PORT CINY2 (2310:2310:2310)(2588:2588:2588))
          (PORT PINY2 (2357:2357:2357)(2603:2603:2603))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x84y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2507_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1398:1576:1759)(1417:1583:1752))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2507_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3188:3508:3834)(3397:3704:4018))
          (PORT CINY2 (4446:4446:4446)(4856:4856:4856))
          (PORT PINY2 (4534:4534:4534)(4914:4914:4914))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x71y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2508_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1067:1207:1351)(1062:1181:1302))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2508_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2593:2813:3041)(2710:2903:3098))
          (PORT CINY2 (2724:2724:2724)(3040:3040:3040))
          (PORT PINY2 (2781:2781:2781)(3063:3063:3063))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x71y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2509_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1255:1423:1596)(1269:1430:1595))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2509_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2719:2969:3221)(2845:3067:3293))
          (PORT CINY2 (2895:2895:2895)(3238:3238:3238))
          (PORT PINY2 (2958:2958:2958)(3264:3264:3264))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x72y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2510_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (417:475:534)(396:444:494))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2510_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3124:3389:3658)(3288:3524:3765))
          (PORT CINY2 (2190:2190:2190)(2408:2408:2408))
          (PORT PINY2 (2226:2226:2226)(2422:2422:2422))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x73y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2511_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1258:1425:1595)(1318:1474:1636))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2511_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2994:3247:3507)(3125:3354:3586))
          (PORT CINY2 (2568:2568:2568)(2832:2832:2832))
          (PORT PINY2 (2615:2615:2615)(2853:2853:2853))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x73y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2512_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (761:860:960)(767:861:957))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2512_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3585:3914:4250)(3787:4104:4425))
          (PORT CINY2 (2739:2739:2739)(3030:3030:3030))
          (PORT PINY2 (2792:2792:2792)(3054:3054:3054))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x70y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2513_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1266:1422:1584)(1311:1467:1629))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2513_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2489:2692:2901)(2610:2793:2978))
          (PORT CINY2 (2403:2403:2403)(2682:2682:2682))
          (PORT PINY2 (2451:2451:2451)(2699:2699:2699))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x68y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2514_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1295:1434:1576)(1364:1493:1623))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2514_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3238:3507:3783)(3414:3664:3919))
          (PORT CINY2 (1191:1191:1191)(1306:1306:1306))
          (PORT PINY2 (1201:1201:1201)(1301:1301:1301))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x86y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2515_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1764:1976:2192)(1824:2030:2240))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2515_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2411:2640:2875)(2507:2714:2922))
          (PORT CINY2 (4062:4062:4062)(4384:4384:4384))
          (PORT PINY2 (4132:4132:4132)(4436:4436:4436))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x81y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2516_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (737:837:940)(745:834:925))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2516_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3063:3339:3620)(3201:3450:3705))
          (PORT CINY2 (2400:2400:2400)(2528:2528:2528))
          (PORT PINY2 (2423:2423:2423)(2549:2549:2549))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x71y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2517_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1292:1468:1647)(1374:1549:1729))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2517_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2593:2813:3041)(2710:2903:3098))
          (PORT CINY2 (2724:2724:2724)(3040:3040:3040))
          (PORT PINY2 (2781:2781:2781)(3063:3063:3063))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x74y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2518_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (928:1061:1197)(949:1077:1207))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2518_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3899:4223:4557)(4134:4437:4744))
          (PORT CINY2 (1350:1350:1350)(1408:1408:1408))
          (PORT PINY2 (1352:1352:1352)(1408:1408:1408))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x77y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2519_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1072:1224:1376)(1128:1270:1416))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2519_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3337:3607:3882)(3516:3765:4017))
          (PORT CINY2 (1401:1401:1401)(1426:1426:1426))
          (PORT PINY2 (1398:1398:1398)(1428:1428:1428))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x70y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2520_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1209:1386:1566)(1239:1409:1583))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2520_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3443:3724:4016)(3632:3893:4157))
          (PORT CINY2 (1377:1377:1377)(1494:1494:1494))
          (PORT PINY2 (1389:1389:1389)(1493:1493:1493))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x72y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2521_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (727:842:960)(748:857:968))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2521_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3251:3501:3761)(3367:3590:3817))
          (PORT CINY2 (1278:1278:1278)(1352:1352:1352))
          (PORT PINY2 (1282:1282:1282)(1350:1350:1350))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x95y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2522_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1797:2013:2231)(1893:2095:2303))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2522_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2374:2603:2836)(2500:2712:2932))
          (PORT CINY2 (5526:5526:5526)(5956:5956:5956))
          (PORT PINY2 (5627:5627:5627)(6037:6037:6037))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x128y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2523_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1611:1825:2045)(1650:1850:2056))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2523_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2394:2591:2792)(2509:2676:2847))
          (PORT CINY2 (8253:8253:8253)(8662:8662:8662))
          (PORT PINY2 (8375:8375:8375)(8803:8803:8803))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x115y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2524_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (753:878:1005)(734:832:932))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2524_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2291:2512:2739)(2403:2598:2799))
          (PORT CINY2 (7329:7329:7329)(7770:7770:7770))
          (PORT PINY2 (7448:7448:7448)(7890:7890:7890))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x112y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2525_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (950:1073:1198)(972:1092:1215))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2525_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2179:2410:2647)(2260:2463:2673))
          (PORT CINY2 (7050:7050:7050)(7488:7488:7488))
          (PORT PINY2 (7166:7166:7166)(7602:7602:7602))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x117y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2526_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1646:1846:2049)(1736:1936:2142))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2526_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2136:2312:2493)(2228:2382:2539))
          (PORT CINY2 (6774:6774:6774)(7100:7100:7100))
          (PORT PINY2 (6869:6869:6869)(7211:7211:7211))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x107y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2527_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1384:1557:1733)(1421:1577:1737))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2527_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2443:2667:2897)(2557:2759:2965))
          (PORT CINY2 (5217:5217:5217)(5434:5434:5434))
          (PORT PINY2 (5280:5280:5280)(5514:5514:5514))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x81y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2528_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (379:442:506)(356:402:450))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2528_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2887:3165:3449)(3068:3335:3607))
          (PORT CINY2 (4053:4053:4053)(4442:4442:4442))
          (PORT PINY2 (4134:4134:4134)(4492:4492:4492))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x73y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2529_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1093:1246:1401)(1128:1268:1411))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2529_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3337:3645:3959)(3487:3769:4056))
          (PORT CINY2 (1656:1656:1656)(1776:1776:1776))
          (PORT PINY2 (1671:1671:1671)(1781:1781:1781))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x126y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2530_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1409:1594:1784)(1429:1597:1771))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2530_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2278:2472:2669)(2372:2540:2714))
          (PORT CINY2 (8067:8067:8067)(8474:8474:8474))
          (PORT PINY2 (8187:8187:8187)(8611:8611:8611))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x130y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2531_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (560:638:717)(556:626:698))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2531_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2791:3052:3321)(2951:3207:3466))
          (PORT CINY2 (8097:8097:8097)(8454:8454:8454))
          (PORT PINY2 (8209:8209:8209)(8593:8593:8593))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x121y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2532_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1488:1654:1825)(1499:1658:1823))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2532_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2108:2281:2456)(2201:2351:2506))
          (PORT CINY2 (7602:7602:7602)(8004:8004:8004))
          (PORT PINY2 (7717:7717:7717)(8131:8131:8131))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x115y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2533_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (913:1037:1164)(933:1046:1161))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2533_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2380:2607:2840)(2501:2713:2930))
          (PORT CINY2 (7158:7158:7158)(7572:7572:7572))
          (PORT PINY2 (7271:7271:7271)(7689:7689:7689))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x121y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2534_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (938:1066:1195)(944:1063:1184))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2534_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2665:2878:3094)(2805:2993:3186))
          (PORT CINY2 (6747:6747:6747)(7014:7014:7014))
          (PORT PINY2 (6832:6832:6832)(7126:7126:7126))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x120y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2535_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (626:702:779)(629:692:757))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2535_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3047:3310:3582)(3207:3450:3698))
          (PORT CINY2 (6027:6027:6027)(6194:6194:6194))
          (PORT PINY2 (6089:6089:6089)(6293:6293:6293))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x125y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2536_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1288:1470:1654)(1343:1511:1683))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2536_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2653:2899:3149)(2776:3000:3233))
          (PORT CINY2 (7860:7860:7860)(8248:8248:8248))
          (PORT PINY2 (7975:7975:7975)(8381:8381:8381))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x84y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2537_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (842:955:1070)(838:933:1030))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2537_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2653:2873:3100)(2774:2969:3166))
          (PORT CINY2 (3021:3021:3021)(3206:3206:3206))
          (PORT PINY2 (3059:3059:3059)(3239:3239:3239))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x69y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2538_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1445:1620:1799)(1449:1601:1758))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2538_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3105:3376:3654)(3285:3541:3803))
          (PORT CINY2 (2481:2481:2481)(2786:2786:2786))
          (PORT PINY2 (2534:2534:2534)(2804:2804:2804))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x83y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2539_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1719:1939:2160)(1821:2025:2236))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2539_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3002:3298:3600)(3192:3473:3760))
          (PORT CINY2 (4296:4296:4296)(4696:4696:4696))
          (PORT PINY2 (4381:4381:4381)(4751:4751:4751))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x69y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2540_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (371:431:493)(341:389:438))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2540_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2908:3181:3460)(3052:3303:3560))
          (PORT CINY2 (2652:2652:2652)(2984:2984:2984))
          (PORT PINY2 (2711:2711:2711)(3005:3005:3005))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x72y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2541_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1071:1205:1340)(1080:1205:1333))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2541_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2735:2984:3237)(2875:3098:3325))
          (PORT CINY2 (3102:3102:3102)(3464:3464:3464))
          (PORT PINY2 (3170:3170:3170)(3494:3494:3494))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x65y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2542_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1062:1219:1380)(1100:1245:1392))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2542_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3090:3331:3575)(3230:3435:3645))
          (PORT CINY2 (1233:1233:1233)(1382:1382:1382))
          (PORT PINY2 (1249:1249:1249)(1377:1377:1377))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x72y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2543_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (773:880:989)(764:862:962))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2543_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2839:3072:3311)(2946:3151:3359))
          (PORT CINY2 (2418:2418:2418)(2672:2672:2672))
          (PORT PINY2 (2462:2462:2462)(2690:2690:2690))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x70y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2544_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1126:1276:1429)(1163:1300:1439))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2544_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3057:3317:3583)(3193:3429:3667))
          (PORT CINY2 (2289:2289:2289)(2550:2550:2550))
          (PORT PINY2 (2333:2333:2333)(2565:2565:2565))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x69y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2545_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (938:1071:1206)(948:1071:1197))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2545_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3077:3337:3604)(3212:3449:3689))
          (PORT CINY2 (2196:2196:2196)(2456:2456:2456))
          (PORT PINY2 (2239:2239:2239)(2469:2469:2469))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x69y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2546_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (593:667:744)(608:673:739))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2546_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2884:3107:3335)(3028:3225:3426))
          (PORT CINY2 (1398:1398:1398)(1532:1532:1532))
          (PORT PINY2 (1413:1413:1413)(1531:1531:1531))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x83y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2547_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (774:877:982)(770:863:957))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2547_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2844:3115:3392)(2998:3255:3516))
          (PORT CINY2 (3783:3783:3783)(4102:4102:4102))
          (PORT PINY2 (3850:3850:3850)(4148:4148:4148))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x87y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2548_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1382:1542:1706)(1401:1537:1677))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2548_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3042:3299:3566)(3144:3380:3620))
          (PORT CINY2 (2616:2616:2616)(2696:2696:2696))
          (PORT PINY2 (2633:2633:2633)(2723:2723:2723))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x74y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2549_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (619:692:767)(618:683:749))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2549_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3151:3447:3750)(3337:3616:3898))
          (PORT CINY2 (2946:2946:2946)(3256:3256:3256))
          (PORT PINY2 (3004:3004:3004)(3284:3284:3284))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x75y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2550_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (776:884:994)(801:907:1015))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2550_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3713:4026:4348)(3854:4151:4453))
          (PORT CINY2 (1386:1386:1386)(1436:1436:1436))
          (PORT PINY2 (1387:1387:1387)(1437:1437:1437))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x80y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2551_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (361:418:475)(340:384:429))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2551_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3079:3319:3565)(3219:3428:3641))
          (PORT CINY2 (1737:1737:1737)(1774:1774:1774))
          (PORT PINY2 (1739:1739:1739)(1783:1783:1783))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x73y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2552_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (733:835:939)(730:822:916))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2552_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3337:3645:3959)(3487:3769:4056))
          (PORT CINY2 (1656:1656:1656)(1776:1776:1776))
          (PORT PINY2 (1671:1671:1671)(1781:1781:1781))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x72y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2553_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1311:1474:1640)(1357:1512:1672))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2553_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (4141:4491:4850)(4399:4734:5074))
          (PORT CINY2 (1221:1221:1221)(1286:1286:1286))
          (PORT PINY2 (1223:1223:1223)(1283:1283:1283))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x96y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2554_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (743:854:967)(762:873:985))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2554_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2149:2384:2626)(2236:2444:2658))
          (PORT CINY2 (5562:5562:5562)(5984:5984:5984))
          (PORT PINY2 (5662:5662:5662)(6066:6066:6066))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x127y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2555_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (802:914:1026)(800:903:1009))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2555_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2287:2484:2683)(2381:2549:2724))
          (PORT CINY2 (8160:8160:8160)(8568:8568:8568))
          (PORT PINY2 (8281:8281:8281)(8707:8707:8707))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x117y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2556_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1032:1158:1288)(1028:1135:1245))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2556_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2666:2934:3210)(2821:3070:3325))
          (PORT CINY2 (7629:7629:7629)(8090:8090:8090))
          (PORT PINY2 (7754:7754:7754)(8216:8216:8216))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x108y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2557_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (747:847:950)(762:858:957))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2557_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1845:2018:2196)(1923:2077:2236))
          (PORT CINY2 (6621:6621:6621)(7046:7046:7046))
          (PORT PINY2 (6731:6731:6731)(7151:7151:7151))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x115y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2558_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1235:1379:1523)(1249:1374:1501))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2558_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2304:2502:2707)(2413:2592:2775))
          (PORT CINY2 (6531:6531:6531)(6846:6846:6846))
          (PORT PINY2 (6622:6622:6622)(6952:6952:6952))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x106y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2559_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (899:1038:1180)(898:1029:1162))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2559_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2649:2889:3137)(2784:3013:3245))
          (PORT CINY2 (4953:4953:4953)(5142:5142:5142))
          (PORT PINY2 (5009:5009:5009)(5217:5217:5217))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x83y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2560_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1396:1567:1742)(1431:1599:1771))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2560_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2404:2632:2866)(2526:2739:2959))
          (PORT CINY2 (4182:4182:4182)(4564:4564:4564))
          (PORT PINY2 (4263:4263:4263)(4617:4617:4617))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x72y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2561_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (591:667:745)(598:666:735))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2561_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2990:3232:3478)(3123:3334:3548))
          (PORT CINY2 (1677:1677:1677)(1814:1814:1814))
          (PORT PINY2 (1695:1695:1695)(1819:1819:1819))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x128y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2562_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (812:935:1060)(801:902:1004))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2562_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2929:3204:3483)(3076:3322:3574))
          (PORT CINY2 (8139:8139:8139)(8530:8530:8530))
          (PORT PINY2 (8257:8257:8257)(8669:8669:8669))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x133y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2563_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (752:857:963)(772:872:974))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2563_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3057:3334:3619)(3217:3469:3726))
          (PORT CINY2 (8376:8376:8376)(8736:8736:8736))
          (PORT PINY2 (8491:8491:8491)(8881:8881:8881))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x118y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2564_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1421:1579:1741)(1477:1619:1764))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2564_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2163:2363:2568)(2255:2426:2603))
          (PORT CINY2 (7551:7551:7551)(7986:7986:7986))
          (PORT PINY2 (7671:7671:7671)(8111:8111:8111))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x117y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2565_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1212:1358:1507)(1246:1385:1530))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2565_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2030:2209:2392)(2121:2278:2439))
          (PORT CINY2 (7458:7458:7458)(7892:7892:7892))
          (PORT PINY2 (7577:7577:7577)(8015:8015:8015))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x119y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2566_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1233:1383:1538)(1284:1428:1578))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2566_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2857:3096:3337)(3005:3222:3446))
          (PORT CINY2 (6390:6390:6390)(6628:6628:6628))
          (PORT PINY2 (6467:6467:6467)(6733:6733:6733))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x116y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2567_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (847:963:1081)(828:925:1024))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2567_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2658:2880:3108)(2786:2990:3197))
          (PORT CINY2 (5940:5940:5940)(6148:6148:6148))
          (PORT PINY2 (6008:6008:6008)(6244:6244:6244))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x124y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2568_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (795:916:1039)(779:884:991))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2568_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2128:2301:2477)(2225:2374:2528))
          (PORT CINY2 (7881:7881:7881)(8286:8286:8286))
          (PORT PINY2 (7999:7999:7999)(8419:8419:8419))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x79y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2569_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (910:1044:1181)(929:1049:1171))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2569_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2952:3203:3460)(3112:3345:3581))
          (PORT CINY2 (2613:2613:2613)(2802:2802:2802))
          (PORT PINY2 (2648:2648:2648)(2826:2826:2826))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x74y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2570_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (753:848:944)(746:827:910))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2570_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3764:4116:4475)(3988:4332:4681))
          (PORT CINY2 (2889:2889:2889)(3190:3190:3190))
          (PORT PINY2 (2945:2945:2945)(3217:3217:3217))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x90y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2571_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1348:1512:1680)(1409:1562:1717))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2571_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1997:2173:2354)(2083:2236:2393))
          (PORT CINY2 (4947:4947:4947)(5354:5354:5354))
          (PORT PINY2 (5039:5039:5039)(5423:5423:5423))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x72y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2572_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (393:459:525)(387:445:504))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2572_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2737:2985:3237)(2879:3105:3337))
          (PORT CINY2 (2931:2931:2931)(3266:3266:3266))
          (PORT PINY2 (2993:2993:2993)(3293:3293:3293))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x73y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2573_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1294:1461:1632)(1320:1474:1635))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2573_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3211:3502:3801)(3420:3702:3991))
          (PORT CINY2 (3138:3138:3138)(3492:3492:3492))
          (PORT PINY2 (3205:3205:3205)(3523:3523:3523))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x70y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2574_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (733:828:927)(755:845:936))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2574_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3647:3955:4274)(3855:4144:4439))
          (PORT CINY2 (1434:1434:1434)(1560:1560:1560))
          (PORT PINY2 (1448:1448:1448)(1560:1560:1560))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x74y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2575_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1692:1907:2125)(1743:1940:2142))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2575_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3258:3543:3831)(3440:3699:3964))
          (PORT CINY2 (2433:2433:2433)(2662:2662:2662))
          (PORT PINY2 (2473:2473:2473)(2681:2681:2681))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x74y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2576_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (758:870:984)(748:843:938))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2576_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3151:3447:3750)(3337:3616:3898))
          (PORT CINY2 (2946:2946:2946)(3256:3256:3256))
          (PORT PINY2 (3004:3004:3004)(3284:3284:3284))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x68y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2577_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1055:1191:1329)(1076:1212:1352))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2577_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3050:3311:3577)(3179:3415:3653))
          (PORT CINY2 (1989:1989:1989)(2230:2230:2230))
          (PORT PINY2 (2027:2027:2027)(2239:2239:2239))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x75y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2578_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1838:2071:2307)(1921:2140:2363))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2578_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3784:4110:4446)(4051:4371:4696))
          (PORT CINY2 (2013:2013:2013)(2162:2162:2162))
          (PORT PINY2 (2036:2036:2036)(2174:2174:2174))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x89y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2579_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (986:1100:1216)(1016:1116:1221))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2579_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2579:2832:3090)(2691:2925:3163))
          (PORT CINY2 (4284:4284:4284)(4600:4600:4600))
          (PORT PINY2 (4355:4355:4355)(4657:4657:4657))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x86y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2580_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1236:1390:1549)(1282:1430:1583))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2580_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2738:2961:3190)(2883:3085:3291))
          (PORT CINY2 (3036:3036:3036)(3196:3196:3196))
          (PORT PINY2 (3070:3070:3070)(3230:3230:3230))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x73y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2581_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1739:1947:2161)(1786:1984:2188))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2581_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2752:2994:3244)(2894:3110:3329))
          (PORT CINY2 (2967:2967:2967)(3294:3294:3294))
          (PORT PINY2 (3028:3028:3028)(3322:3322:3322))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x79y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2582_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1219:1373:1531)(1241:1390:1541))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2582_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2941:3185:3437)(3067:3286:3510))
          (PORT CINY2 (2043:2043:2043)(2142:2142:2142))
          (PORT PINY2 (2058:2058:2058)(2156:2156:2156))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x81y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2583_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1592:1772:1955)(1589:1744:1906))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2583_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3490:3802:4122)(3628:3920:4215))
          (PORT CINY2 (1944:1944:1944)(2000:2000:2000))
          (PORT PINY2 (1951:1951:1951)(2013:2013:2013))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x74y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2584_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (759:868:979)(763:860:960))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2584_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (4923:5359:5804)(5281:5718:6166))
          (PORT CINY2 (1749:1749:1749)(1870:1870:1870))
          (PORT PINY2 (1765:1765:1765)(1877:1877:1877))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x69y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2585_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1129:1257:1387)(1143:1254:1370))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2585_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (4168:4523:4884)(4422:4749:5083))
          (PORT CINY2 (1056:1056:1056)(1136:1136:1136))
          (PORT PINY2 (1059:1059:1059)(1129:1129:1129))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x98y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2586_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (392:456:520)(364:411:458))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2586_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2042:2240:2445)(2143:2323:2509))
          (PORT CINY2 (5748:5748:5748)(6172:6172:6172))
          (PORT PINY2 (5850:5850:5850)(6258:6258:6258))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x123y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2587_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (898:989:1083)(902:976:1053))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2587_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2485:2708:2933)(2604:2810:3021))
          (PORT CINY2 (7674:7674:7674)(8060:8060:8060))
          (PORT PINY2 (7787:7787:7787)(8189:8189:8189))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x117y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2588_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2118:2347:2583)(2195:2417:2644))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2588_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2501:2747:3000)(2628:2851:3081))
          (PORT CINY2 (7572:7572:7572)(8024:8024:8024))
          (PORT PINY2 (7695:7695:7695)(8149:8149:8149))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x105y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2589_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1068:1211:1356)(1083:1220:1360))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2589_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1654:1810:1969)(1720:1857:1998))
          (PORT CINY2 (6342:6342:6342)(6764:6764:6764))
          (PORT PINY2 (6449:6449:6449)(6863:6863:6863))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x115y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2590_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (886:1005:1126)(879:985:1094))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2590_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2771:3045:3326)(2913:3171:3434))
          (PORT CINY2 (6645:6645:6645)(6978:6978:6978))
          (PORT PINY2 (6740:6740:6740)(7086:7086:7086))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x105y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2591_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (855:985:1119)(855:974:1095))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2591_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2431:2655:2885)(2536:2738:2943))
          (PORT CINY2 (4917:4917:4917)(5114:5114:5114))
          (PORT PINY2 (4974:4974:4974)(5188:5188:5188))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x86y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2592_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1057:1207:1361)(1111:1256:1406))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2592_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2345:2573:2806)(2438:2641:2847))
          (PORT CINY2 (4518:4518:4518)(4912:4912:4912))
          (PORT PINY2 (4604:4604:4604)(4972:4972:4972))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x75y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2593_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (947:1045:1143)(969:1062:1158))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2593_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3784:4110:4446)(4051:4371:4696))
          (PORT CINY2 (2013:2013:2013)(2162:2162:2162))
          (PORT PINY2 (2036:2036:2036)(2174:2174:2174))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x123y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2594_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (913:1012:1115)(937:1028:1121))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2594_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2512:2740:2975)(2634:2851:3070))
          (PORT CINY2 (7446:7446:7446)(7796:7796:7796))
          (PORT PINY2 (7551:7551:7551)(7921:7921:7921))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x131y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2595_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1129:1261:1397)(1126:1243:1366))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2595_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (4509:5002:5506)(4744:5203:5672))
          (PORT CINY2 (8190:8190:8190)(8548:8548:8548))
          (PORT PINY2 (8303:8303:8303)(8689:8689:8689))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x117y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2596_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1559:1741:1925)(1619:1792:1969))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2596_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2338:2562:2791)(2446:2644:2848))
          (PORT CINY2 (7401:7401:7401)(7826:7826:7826))
          (PORT PINY2 (7518:7518:7518)(7948:7948:7948))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x115y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2597_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1598:1776:1957)(1611:1773:1939))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2597_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2178:2378:2584)(2288:2470:2657))
          (PORT CINY2 (7215:7215:7215)(7638:7638:7638))
          (PORT PINY2 (7330:7330:7330)(7756:7756:7756))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x117y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2598_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (937:1063:1191)(992:1124:1257))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2598_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3185:3475:3771)(3364:3639:3922))
          (PORT CINY2 (6318:6318:6318)(6572:6572:6572))
          (PORT PINY2 (6397:6397:6397)(6675:6675:6675))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x112y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2599_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (919:1052:1187)(932:1052:1173))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2599_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2687:2940:3198)(2803:3026:3254))
          (PORT CINY2 (5454:5454:5454)(5640:5640:5640))
          (PORT PINY2 (5514:5514:5514)(5726:5726:5726))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x122y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2600_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1380:1540:1704)(1389:1532:1677))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2600_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2475:2696:2921)(2599:2800:3008))
          (PORT CINY2 (7581:7581:7581)(7966:7966:7966))
          (PORT PINY2 (7693:7693:7693)(8093:8093:8093))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x85y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2601_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1609:1803:2001)(1692:1885:2084))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2601_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2834:3078:3329)(2977:3199:3423))
          (PORT CINY2 (3171:3171:3171)(3366:3366:3366))
          (PORT PINY2 (3212:3212:3212)(3402:3402:3402))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x75y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2602_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1776:2003:2235)(1829:2032:2239))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2602_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2709:2971:3236)(2845:3092:3343))
          (PORT CINY2 (3210:3210:3210)(3548:3548:3548))
          (PORT PINY2 (3275:3275:3275)(3581:3581:3581))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x99y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2603_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2098:2363:2634)(2218:2475:2737))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2603_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2070:2277:2487)(2179:2367:2560))
          (PORT CINY2 (5613:5613:5613)(6002:6002:6002))
          (PORT PINY2 (5708:5708:5708)(6086:6086:6086))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x74y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2604_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1396:1582:1771)(1433:1613:1797))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2604_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2869:3138:3410)(3027:3273:3524))
          (PORT CINY2 (3345:3345:3345)(3718:3718:3718))
          (PORT PINY2 (3417:3417:3417)(3753:3753:3753))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x77y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2605_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1459:1658:1862)(1539:1739:1942))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2605_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2361:2575:2792)(2471:2662:2857))
          (PORT CINY2 (3510:3510:3510)(3868:3868:3868))
          (PORT PINY2 (3581:3581:3581)(3907:3907:3907))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x72y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2606_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1310:1481:1654)(1341:1504:1670))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2606_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3029:3265:3510)(3185:3400:3619))
          (PORT CINY2 (1848:1848:1848)(2012:2012:2012))
          (PORT PINY2 (1872:1872:1872)(2020:2020:2020))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x75y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2607_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (782:884:987)(790:883:979))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2607_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3081:3356:3637)(3242:3499:3764))
          (PORT CINY2 (2526:2526:2526)(2756:2756:2756))
          (PORT PINY2 (2567:2567:2567)(2777:2777:2777))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x83y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2608_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1544:1740:1939)(1624:1817:2016))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2608_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3067:3364:3669)(3254:3539:3828))
          (PORT CINY2 (3840:3840:3840)(4168:4168:4168))
          (PORT PINY2 (3909:3909:3909)(4215:4215:4215))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x71y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2609_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (409:468:529)(399:451:504))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2609_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3150:3408:3675)(3320:3555:3798))
          (PORT CINY2 (2154:2154:2154)(2380:2380:2380))
          (PORT PINY2 (2191:2191:2191)(2393:2393:2393))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x70y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2610_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1594:1798:2008)(1663:1870:2080))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2610_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3162:3425:3696)(3316:3553:3792))
          (PORT CINY2 (1662:1662:1662)(1824:1824:1824))
          (PORT PINY2 (1684:1684:1684)(1828:1828:1828))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x91y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2611_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1468:1652:1840)(1481:1635:1795))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2611_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2593:2835:3084)(2683:2904:3129))
          (PORT CINY2 (4128:4128:4128)(4392:4392:4392))
          (PORT PINY2 (4189:4189:4189)(4447:4447:4447))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x79y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2612_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (548:629:711)(547:619:693))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2612_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3252:3528:3812)(3423:3684:3951))
          (PORT CINY2 (2214:2214:2214)(2340:2340:2340))
          (PORT PINY2 (2235:2235:2235)(2357:2357:2357))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x73y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2613_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1376:1561:1751)(1386:1552:1721))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2613_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3298:3578:3864)(3518:3780:4050))
          (PORT CINY2 (2625:2625:2625)(2898:2898:2898))
          (PORT PINY2 (2674:2674:2674)(2920:2920:2920))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x77y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2614_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (578:656:736)(587:662:739))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2614_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3186:3434:3687)(3344:3569:3798))
          (PORT CINY2 (1458:1458:1458)(1492:1492:1492))
          (PORT PINY2 (1457:1457:1457)(1495:1495:1495))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x78y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2615_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (932:1062:1196)(946:1072:1200))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2615_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3382:3655:3933)(3562:3814:4071))
          (PORT CINY2 (1608:1608:1608)(1652:1652:1652))
          (PORT PINY2 (1610:1610:1610)(1658:1658:1658))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x79y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2616_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1588:1774:1964)(1657:1842:2034))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2616_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3550:3885:4227)(3740:4053:4372))
          (PORT CINY2 (2499:2499:2499)(2670:2670:2670))
          (PORT PINY2 (2530:2530:2530)(2692:2692:2692))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x75y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2617_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1304:1460:1620)(1303:1439:1580))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2617_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3511:3798:4092)(3628:3885:4146))
          (PORT CINY2 (1500:1500:1500)(1568:1568:1568))
          (PORT PINY2 (1505:1505:1505)(1571:1571:1571))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x105y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2618_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (950:1077:1204)(979:1097:1217))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2618_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1654:1810:1969)(1720:1857:1998))
          (PORT CINY2 (6342:6342:6342)(6764:6764:6764))
          (PORT PINY2 (6449:6449:6449)(6863:6863:6863))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x129y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2619_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1711:1900:2093)(1806:1990:2177))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2619_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (5718:6351:6997)(6023:6609:7210))
          (PORT CINY2 (8346:8346:8346)(8756:8756:8756))
          (PORT PINY2 (8469:8469:8469)(8899:8899:8899))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x118y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2620_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (936:1066:1200)(956:1081:1207))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2620_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2163:2363:2568)(2255:2426:2603))
          (PORT CINY2 (7551:7551:7551)(7986:7986:7986))
          (PORT PINY2 (7671:7671:7671)(8111:8111:8111))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x115y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2621_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1236:1391:1547)(1274:1418:1565))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2621_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2291:2512:2739)(2403:2598:2799))
          (PORT CINY2 (7329:7329:7329)(7770:7770:7770))
          (PORT PINY2 (7448:7448:7448)(7890:7890:7890))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x121y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2622_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1699:1909:2126)(1697:1886:2076))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2622_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2423:2612:2804)(2539:2703:2872))
          (PORT CINY2 (6918:6918:6918)(7212:7212:7212))
          (PORT PINY2 (7009:7009:7009)(7327:7327:7327))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x115y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2623_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1070:1217:1368)(1071:1203:1339))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2623_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2900:3143:3395)(3045:3275:3508))
          (PORT CINY2 (5334:5334:5334)(5460:5460:5460))
          (PORT PINY2 (5383:5383:5383)(5545:5545:5545))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x97y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2624_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2698:3027:3363)(2796:3111:3428))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2624_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1866:2041:2222)(1944:2098:2257))
          (PORT CINY2 (5598:5598:5598)(6012:6012:6012))
          (PORT PINY2 (5697:5697:5697)(6095:6095:6095))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x73y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2625_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (796:892:990)(818:909:1002))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2625_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3415:3687:3969)(3556:3804:4056))
          (PORT CINY2 (1428:1428:1428)(1512:1512:1512))
          (PORT PINY2 (1435:1435:1435)(1513:1513:1513))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x130y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2626_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (573:653:734)(591:670:750))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2626_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2562:2793:3030)(2682:2884:3089))
          (PORT CINY2 (8211:8211:8211)(8586:8586:8586))
          (PORT PINY2 (8327:8327:8327)(8727:8727:8727))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x129y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2627_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1315:1470:1627)(1367:1514:1665))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2627_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2370:2567:2769)(2486:2658:2833))
          (PORT CINY2 (8118:8118:8118)(8492:8492:8492))
          (PORT PINY2 (8233:8233:8233)(8631:8631:8631))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x122y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2628_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (840:940:1042)(838:927:1017))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2628_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2246:2448:2651)(2339:2512:2690))
          (PORT CINY2 (7695:7695:7695)(8098:8098:8098))
          (PORT PINY2 (7811:7811:7811)(8227:8227:8227))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x121y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2629_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1708:1938:2172)(1751:1963:2179))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2629_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2276:2473:2673)(2392:2567:2746))
          (PORT CINY2 (7659:7659:7659)(8070:8070:8070))
          (PORT PINY2 (7776:7776:7776)(8198:8198:8198))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x123y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2630_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (892:1007:1125)(911:1013:1117))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2630_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2647:2863:3082)(2762:2947:3139))
          (PORT CINY2 (6876:6876:6876)(7136:7136:7136))
          (PORT PINY2 (6961:6961:6961)(7251:7251:7251))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x117y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2631_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (848:958:1069)(820:914:1011))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2631_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3115:3381:3651)(3270:3519:3771))
          (PORT CINY2 (5691:5691:5691)(5846:5846:5846))
          (PORT PINY2 (5748:5748:5748)(5938:5938:5938))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x111y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2632_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (950:1049:1150)(950:1031:1113))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2632_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2219:2449:2687)(2306:2512:2722))
          (PORT CINY2 (6501:6501:6501)(6866:6866:6866))
          (PORT PINY2 (6600:6600:6600)(6970:6970:6970))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x87y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2633_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1600:1799:2004)(1722:1922:2125))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2633_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2761:3005:3251)(2882:3097:3316))
          (PORT CINY2 (3471:3471:3471)(3686:3686:3686))
          (PORT PINY2 (3518:3518:3518)(3728:3728:3728))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x70y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2634_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1076:1228:1383)(1117:1255:1397))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2634_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2966:3237:3517)(3112:3360:3612))
          (PORT CINY2 (2517:2517:2517)(2814:2814:2814))
          (PORT PINY2 (2569:2569:2569)(2833:2833:2833))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x87y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2635_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (712:822:934)(699:794:891))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2635_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2165:2368:2576)(2245:2420:2598))
          (PORT CINY2 (4668:4668:4668)(5072:5072:5072))
          (PORT PINY2 (4757:4757:4757)(5135:5135:5135))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x72y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2636_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (750:850:954)(776:878:981))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2636_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2536:2761:2988)(2648:2842:3040))
          (PORT CINY2 (3045:3045:3045)(3398:3398:3398))
          (PORT PINY2 (3111:3111:3111)(3427:3427:3427))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x68y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2637_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1098:1223:1350)(1143:1265:1392))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2637_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2750:2995:3245)(2908:3135:3367))
          (PORT CINY2 (2787:2787:2787)(3154:3154:3154))
          (PORT PINY2 (2853:2853:2853)(3177:3177:3177))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x67y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2638_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1068:1209:1354)(1082:1206:1335))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2638_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3068:3328:3595)(3196:3433:3673))
          (PORT CINY2 (1896:1896:1896)(2136:2136:2136))
          (PORT PINY2 (1933:1933:1933)(2143:2143:2143))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x84y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2639_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1290:1445:1603)(1309:1445:1585))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2639_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2698:2928:3162)(2814:3010:3211))
          (PORT CINY2 (2793:2793:2793)(2942:2942:2942))
          (PORT PINY2 (2823:2823:2823)(2971:2971:2971))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x70y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2640_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1314:1454:1596)(1349:1475:1605))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2640_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2489:2692:2901)(2610:2793:2978))
          (PORT CINY2 (2403:2403:2403)(2682:2682:2682))
          (PORT PINY2 (2451:2451:2451)(2699:2699:2699))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x70y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2641_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1048:1197:1346)(1086:1220:1359))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2641_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3289:3575:3869)(3456:3713:3977))
          (PORT CINY2 (2061:2061:2061)(2286:2286:2286))
          (PORT PINY2 (2097:2097:2097)(2297:2297:2297))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x71y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2642_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (992:1105:1222)(1005:1105:1208))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2642_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3108:3374:3642)(3258:3493:3733))
          (PORT CINY2 (1983:1983:1983)(2182:2182:2182))
          (PORT PINY2 (2014:2014:2014)(2192:2192:2192))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x91y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2643_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2120:2367:2617)(2184:2413:2646))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2643_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3272:3583:3902)(3467:3759:4058))
          (PORT CINY2 (4356:4356:4356)(4656:4656:4656))
          (PORT PINY2 (4425:4425:4425)(4715:4715:4715))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x81y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2644_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (743:850:961)(769:870:973))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2644_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3320:3579:3847)(3451:3686:3925))
          (PORT CINY2 (2286:2286:2286)(2396:2396:2396))
          (PORT PINY2 (2305:2305:2305)(2415:2415:2415))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x72y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2645_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1432:1588:1748)(1430:1567:1708))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2645_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3431:3739:4053)(3609:3901:4197))
          (PORT CINY2 (2589:2589:2589)(2870:2870:2870))
          (PORT PINY2 (2639:2639:2639)(2891:2891:2891))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x77y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2646_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1170:1346:1524)(1209:1381:1555))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2646_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3509:3815:4134)(3648:3940:4238))
          (PORT CINY2 (1572:1572:1572)(1624:1624:1624))
          (PORT PINY2 (1575:1575:1575)(1629:1629:1629))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x77y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2647_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (567:646:726)(574:650:726))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2647_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3186:3434:3687)(3344:3569:3798))
          (PORT CINY2 (1458:1458:1458)(1492:1492:1492))
          (PORT PINY2 (1457:1457:1457)(1495:1495:1495))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x69y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2648_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (778:876:976)(798:888:981))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2648_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3350:3639:3936)(3523:3789:4057))
          (PORT CINY2 (1512:1512:1512)(1664:1664:1664))
          (PORT PINY2 (1531:1531:1531)(1665:1665:1665))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x73y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2649_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (738:840:945)(776:878:982))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2649_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3579:3902:4236)(3762:4078:4400))
          (PORT CINY2 (1314:1314:1314)(1380:1380:1380))
          (PORT PINY2 (1317:1317:1317)(1379:1379:1379))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x95y103
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2650_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1213:1363:1515)(1276:1418:1562))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2650_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (5306:5892:6490)(5750:6360:6981))
          (PORT CINY2 (5640:5640:5640)(6088:6088:6088))
          (PORT PINY2 (5745:5745:5745)(6171:6171:6171))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x131y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2651_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (385:443:501)(373:422:473))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2651_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2768:3019:3274)(2912:3132:3358))
          (PORT CINY2 (8589:8589:8589)(9010:9010:9010))
          (PORT PINY2 (8716:8716:8716)(9158:9158:9158))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x114y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2652_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (793:890:989)(817:907:999))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2652_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2146:2342:2543)(2255:2432:2614))
          (PORT CINY2 (7236:7236:7236)(7676:7676:7676))
          (PORT PINY2 (7354:7354:7354)(7794:7794:7794))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x114y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2653_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1143:1284:1428)(1156:1280:1407))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2653_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2354:2578:2809)(2480:2689:2903))
          (PORT CINY2 (7065:7065:7065)(7478:7478:7478))
          (PORT PINY2 (7177:7177:7177)(7593:7593:7593))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x118y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2654_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1476:1621:1771)(1496:1620:1750))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2654_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2488:2713:2943)(2606:2817:3031))
          (PORT CINY2 (6981:6981:6981)(7326:7326:7326))
          (PORT PINY2 (7081:7081:7081)(7441:7441:7441))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x109y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2655_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1117:1290:1465)(1140:1299:1461))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2655_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2860:3137:3421)(2980:3231:3489))
          (PORT CINY2 (5004:5004:5004)(5160:5160:5160))
          (PORT PINY2 (5055:5055:5055)(5237:5237:5237))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x83y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2656_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1420:1582:1745)(1477:1635:1796))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2656_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2432:2652:2876)(2571:2776:2985))
          (PORT CINY2 (4467:4467:4467)(4894:4894:4894))
          (PORT PINY2 (4558:4558:4558)(4952:4952:4952))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x73y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2657_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (698:805:914)(701:800:901))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2657_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3064:3297:3540)(3218:3430:3645))
          (PORT CINY2 (1485:1485:1485)(1578:1578:1578))
          (PORT PINY2 (1494:1494:1494)(1580:1580:1580))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x128y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2658_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1651:1837:2028)(1721:1892:2067))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2658_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2480:2702:2926)(2599:2795:2998))
          (PORT CINY2 (8310:8310:8310)(8728:8728:8728))
          (PORT PINY2 (8434:8434:8434)(8870:8870:8870))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x127y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2659_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1460:1622:1788)(1479:1625:1774))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2659_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3110:3409:3713)(3269:3542:3821))
          (PORT CINY2 (7989:7989:7989)(8370:8370:8370))
          (PORT PINY2 (8104:8104:8104)(8506:8506:8506))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x116y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2660_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (863:996:1129)(855:970:1085))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2660_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2519:2768:3022)(2642:2869:3102))
          (PORT CINY2 (7251:7251:7251)(7666:7666:7666))
          (PORT PINY2 (7365:7365:7365)(7785:7785:7785))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x118y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2661_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1095:1253:1415)(1119:1264:1412))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2661_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2372:2595:2824)(2510:2718:2931))
          (PORT CINY2 (7665:7665:7665)(8118:8118:8118))
          (PORT PINY2 (7789:7789:7789)(8245:8245:8245))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x117y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2662_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1253:1382:1516)(1276:1391:1509))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2662_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2977:3243:3513)(3133:3373:3621))
          (PORT CINY2 (6432:6432:6432)(6704:6704:6704))
          (PORT PINY2 (6515:6515:6515)(6809:6809:6809))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x115y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2663_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1088:1212:1338)(1115:1227:1342))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2663_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2849:3085:3329)(3002:3224:3449))
          (PORT CINY2 (5562:5562:5562)(5724:5724:5724))
          (PORT PINY2 (5619:5619:5619)(5813:5813:5813))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x123y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2664_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (694:774:856)(692:764:837))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2664_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2485:2708:2933)(2604:2810:3021))
          (PORT CINY2 (7674:7674:7674)(8060:8060:8060))
          (PORT PINY2 (7787:7787:7787)(8189:8189:8189))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x79y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2665_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1282:1455:1632)(1325:1499:1675))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2665_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3550:3885:4227)(3740:4053:4372))
          (PORT CINY2 (2499:2499:2499)(2670:2670:2670))
          (PORT PINY2 (2530:2530:2530)(2692:2692:2692))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x69y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2666_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (374:432:491)(355:400:447))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2666_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2961:3232:3511)(3110:3360:3612))
          (PORT CINY2 (2424:2424:2424)(2720:2720:2720))
          (PORT PINY2 (2475:2475:2475)(2737:2737:2737))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x89y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2667_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (603:676:750)(598:662:726))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2667_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2838:3115:3397)(3029:3292:3561))
          (PORT CINY2 (4854:4854:4854)(5260:5260:5260))
          (PORT PINY2 (4945:4945:4945)(5327:5327:5327))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x69y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2668_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (557:643:730)(548:620:694))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2668_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2778:3038:3302)(2922:3152:3387))
          (PORT CINY2 (2823:2823:2823)(3182:3182:3182))
          (PORT PINY2 (2888:2888:2888)(3206:3206:3206))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x73y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2669_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1577:1761:1950)(1620:1802:1987))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2669_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2883:3174:3469)(3012:3277:3548))
          (PORT CINY2 (3024:3024:3024)(3360:3360:3360))
          (PORT PINY2 (3087:3087:3087)(3389:3389:3389))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x71y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2670_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1719:1912:2109)(1772:1951:2133))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2670_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3150:3408:3675)(3320:3555:3798))
          (PORT CINY2 (2154:2154:2154)(2380:2380:2380))
          (PORT PINY2 (2191:2191:2191)(2393:2393:2393))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x74y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2671_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (572:652:734)(579:656:735))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2671_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3780:4113:4454)(4039:4364:4697))
          (PORT CINY2 (2376:2376:2376)(2596:2596:2596))
          (PORT PINY2 (2414:2414:2414)(2614:2614:2614))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x73y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2672_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1094:1249:1407)(1122:1276:1433))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2672_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2964:3236:3514)(3126:3378:3632))
          (PORT CINY2 (2796:2796:2796)(3096:3096:3096))
          (PORT PINY2 (2851:2851:2851)(3121:3121:3121))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x70y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2673_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1017:1151:1288)(1016:1131:1251))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2673_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2849:3064:3285)(3003:3194:3388))
          (PORT CINY2 (1719:1719:1719)(1890:1890:1890))
          (PORT PINY2 (1743:1743:1743)(1895:1895:1895))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x70y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2674_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (770:861:954)(782:862:945))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2674_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2878:3097:3322)(3023:3219:3418))
          (PORT CINY2 (1491:1491:1491)(1626:1626:1626))
          (PORT PINY2 (1507:1507:1507)(1627:1627:1627))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x97y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2675_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1207:1382:1560)(1211:1364:1520))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2675_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2215:2453:2694)(2308:2523:2743))
          (PORT CINY2 (5256:5256:5256)(5616:5616:5616))
          (PORT PINY2 (5343:5343:5343)(5693:5693:5693))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x87y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2676_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (540:621:703)(511:575:641))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2676_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2685:2904:3131)(2789:2982:3176))
          (PORT CINY2 (2844:2844:2844)(2960:2960:2960))
          (PORT PINY2 (2869:2869:2869)(2991:2991:2991))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x75y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2677_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (921:1049:1180)(930:1039:1150))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2677_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3368:3669:3978)(3545:3827:4114))
          (PORT CINY2 (2868:2868:2868)(3152:3152:3152))
          (PORT PINY2 (2921:2921:2921)(3179:3179:3179))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x79y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2678_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (921:1034:1148)(919:1025:1134))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2678_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3341:3610:3885)(3525:3774:4026))
          (PORT CINY2 (1701:1701:1701)(1746:1746:1746))
          (PORT PINY2 (1704:1704:1704)(1754:1754:1754))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x77y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2679_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (367:419:473)(338:379:422))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2679_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3507:3800:4099)(3687:3955:4226))
          (PORT CINY2 (1515:1515:1515)(1558:1558:1558))
          (PORT PINY2 (1516:1516:1516)(1562:1562:1562))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x72y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2680_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1268:1430:1595)(1297:1447:1599))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2680_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2990:3232:3478)(3123:3334:3548))
          (PORT CINY2 (1677:1677:1677)(1814:1814:1814))
          (PORT PINY2 (1695:1695:1695)(1819:1819:1819))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x74y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2681_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (563:650:738)(578:663:749))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2681_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3899:4223:4557)(4134:4437:4744))
          (PORT CINY2 (1350:1350:1350)(1408:1408:1408))
          (PORT PINY2 (1352:1352:1352)(1408:1408:1408))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x100y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2682_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1313:1465:1619)(1371:1519:1671))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2682_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2215:2437:2666)(2338:2545:2758))
          (PORT CINY2 (5991:5991:5991)(6426:6426:6426))
          (PORT PINY2 (6097:6097:6097)(6517:6517:6517))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x130y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2683_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (744:853:964)(747:845:944))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2683_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2584:2812:3043)(2703:2896:3095))
          (PORT CINY2 (8439:8439:8439)(8850:8850:8850))
          (PORT PINY2 (8563:8563:8563)(8995:8995:8995))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x117y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2684_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (574:650:726)(576:641:708))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2684_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2030:2209:2392)(2121:2278:2439))
          (PORT CINY2 (7458:7458:7458)(7892:7892:7892))
          (PORT PINY2 (7577:7577:7577)(8015:8015:8015))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x107y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2685_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (817:921:1027)(831:926:1024))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2685_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (5203:5781:6371)(5611:6211:6821))
          (PORT CINY2 (6528:6528:6528)(6952:6952:6952))
          (PORT PINY2 (6637:6637:6637)(7055:7055:7055))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x116y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2686_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1497:1646:1798)(1567:1706:1847))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2686_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2638:2883:3135)(2761:2987:3219))
          (PORT CINY2 (6567:6567:6567)(6874:6874:6874))
          (PORT PINY2 (6657:6657:6657)(6981:6981:6981))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x107y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2687_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (744:854:966)(732:825:918))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2687_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3216:3541:3875)(3364:3668:3981))
          (PORT CINY2 (4704:4704:4704)(4840:4840:4840))
          (PORT PINY2 (4749:4749:4749)(4911:4911:4911))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x87y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2688_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (365:418:471)(339:380:422))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2688_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2165:2368:2576)(2245:2420:2598))
          (PORT CINY2 (4668:4668:4668)(5072:5072:5072))
          (PORT PINY2 (4757:4757:4757)(5135:5135:5135))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x75y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2689_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (572:655:738)(582:662:744))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2689_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3793:4113:4445)(3979:4281:4588))
          (PORT CINY2 (1728:1728:1728)(1832:1832:1832))
          (PORT PINY2 (1741:1741:1741)(1839:1839:1839))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x127y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2690_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1576:1764:1957)(1659:1846:2036))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2690_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2287:2484:2683)(2381:2549:2724))
          (PORT CINY2 (8160:8160:8160)(8568:8568:8568))
          (PORT PINY2 (8281:8281:8281)(8707:8707:8707))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x128y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2691_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1859:2077:2300)(1905:2112:2324))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2691_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2390:2588:2791)(2500:2672:2847))
          (PORT CINY2 (8025:8025:8025)(8398:8398:8398))
          (PORT PINY2 (8139:8139:8139)(8535:8535:8535))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x119y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2692_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (543:622:701)(534:605:677))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2692_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2420:2648:2881)(2551:2762:2979))
          (PORT CINY2 (7758:7758:7758)(8212:8212:8212))
          (PORT PINY2 (7883:7883:7883)(8341:8341:8341))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x117y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2693_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (724:836:952)(716:817:919))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2693_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2186:2386:2591)(2304:2485:2671))
          (PORT CINY2 (7515:7515:7515)(7958:7958:7958))
          (PORT PINY2 (7636:7636:7636)(8082:8082:8082))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x112y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2694_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1607:1816:2030)(1691:1895:2103))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2694_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2775:3048:3330)(2930:3198:3471))
          (PORT CINY2 (6309:6309:6309)(6630:6630:6630))
          (PORT PINY2 (6399:6399:6399)(6731:6731:6731))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x112y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2695_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1153:1303:1456)(1201:1350:1501))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2695_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2699:2946:3202)(2804:3025:3251))
          (PORT CINY2 (5226:5226:5226)(5376:5376:5376))
          (PORT PINY2 (5278:5278:5278)(5458:5458:5458))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x115y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2696_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1377:1561:1746)(1427:1592:1763))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2696_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2178:2378:2584)(2288:2470:2657))
          (PORT CINY2 (7215:7215:7215)(7638:7638:7638))
          (PORT PINY2 (7330:7330:7330)(7756:7756:7756))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x76y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2697_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1103:1271:1442)(1124:1269:1417))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2697_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2937:3188:3445)(3071:3296:3524))
          (PORT CINY2 (2277:2277:2277)(2454:2454:2454))
          (PORT PINY2 (2307:2307:2307)(2471:2471:2471))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x74y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2698_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1425:1587:1753)(1482:1641:1805))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2698_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3391:3706:4029)(3626:3935:4252))
          (PORT CINY2 (3288:3288:3288)(3652:3652:3652))
          (PORT PINY2 (3358:3358:3358)(3686:3686:3686))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x89y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2699_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1247:1400:1559)(1268:1413:1562))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2699_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2509:2756:3010)(2634:2860:3090))
          (PORT CINY2 (4968:4968:4968)(5392:5392:5392))
          (PORT PINY2 (5063:5063:5063)(5461:5461:5461))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x72y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2700_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1075:1215:1356)(1105:1235:1367))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2700_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2735:2984:3237)(2875:3098:3325))
          (PORT CINY2 (3102:3102:3102)(3464:3464:3464))
          (PORT PINY2 (3170:3170:3170)(3494:3494:3494))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x78y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2701_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1196:1348:1505)(1205:1342:1482))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2701_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2355:2565:2779)(2466:2656:2849))
          (PORT CINY2 (3603:3603:3603)(3962:3962:3962))
          (PORT PINY2 (3675:3675:3675)(4003:4003:4003))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x70y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2702_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (936:1083:1233)(961:1097:1236))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2702_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3289:3575:3869)(3456:3713:3977))
          (PORT CINY2 (2061:2061:2061)(2286:2286:2286))
          (PORT PINY2 (2097:2097:2097)(2297:2297:2297))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x74y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2703_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (938:1055:1173)(971:1084:1200))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2703_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2781:2998:3218)(2919:3105:3298))
          (PORT CINY2 (2319:2319:2319)(2530:2530:2530))
          (PORT PINY2 (2355:2355:2355)(2547:2547:2547))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x73y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2704_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (379:435:492)(355:399:444))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2704_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2883:3174:3469)(3012:3277:3548))
          (PORT CINY2 (3024:3024:3024)(3360:3360:3360))
          (PORT PINY2 (3087:3087:3087)(3389:3389:3389))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x68y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2705_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1101:1252:1405)(1145:1289:1436))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2705_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2995:3241:3490)(3153:3375:3603))
          (PORT CINY2 (1704:1704:1704)(1900:1900:1900))
          (PORT PINY2 (1732:1732:1732)(1904:1904:1904))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x67y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2706_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (936:1062:1189)(973:1088:1206))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2706_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3157:3419:3688)(3333:3575:3825))
          (PORT CINY2 (1782:1782:1782)(2004:2004:2004))
          (PORT PINY2 (1815:1815:1815)(2009:2009:2009))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x101y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2707_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (408:471:536)(399:457:517))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2707_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1716:1875:2037)(1779:1923:2071))
          (PORT CINY2 (5742:5742:5742)(6124:6124:6124))
          (PORT PINY2 (5837:5837:5837)(6211:6211:6211))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x94y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2708_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1878:2083:2293)(1990:2183:2381))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2708_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3761:4113:4476)(3957:4302:4650))
          (PORT CINY2 (3609:3609:3609)(3750:3750:3750))
          (PORT PINY2 (3645:3645:3645)(3797:3797:3797))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x77y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2709_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1487:1669:1856)(1588:1769:1955))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2709_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2729:2986:3249)(2861:3097:3336))
          (PORT CINY2 (3339:3339:3339)(3670:3670:3670))
          (PORT PINY2 (3404:3404:3404)(3706:3706:3706))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x81y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2710_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (874:986:1101)(867:966:1069))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2710_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3490:3802:4122)(3628:3920:4215))
          (PORT CINY2 (1944:1944:1944)(2000:2000:2000))
          (PORT PINY2 (1951:1951:1951)(2013:2013:2013))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x78y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2711_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (748:834:922)(759:839:923))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2711_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3162:3408:3659)(3325:3547:3772))
          (PORT CINY2 (1551:1551:1551)(1586:1586:1586))
          (PORT PINY2 (1551:1551:1551)(1591:1591:1591))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x71y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2712_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1305:1477:1652)(1344:1513:1686))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2712_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2982:3220:3466)(3123:3332:3543))
          (PORT CINY2 (1812:1812:1812)(1984:1984:1984))
          (PORT PINY2 (1837:1837:1837)(1991:1991:1991))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x73y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2713_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (555:637:722)(547:618:691))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2713_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (4295:4666:5047)(4577:4937:5302))
          (PORT CINY2 (1371:1371:1371)(1446:1446:1446))
          (PORT PINY2 (1376:1376:1376)(1446:1446:1446))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x100y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2714_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (946:1075:1204)(987:1110:1237))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2714_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2215:2437:2666)(2338:2545:2758))
          (PORT CINY2 (5991:5991:5991)(6426:6426:6426))
          (PORT PINY2 (6097:6097:6097)(6517:6517:6517))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x128y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2715_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1104:1253:1406)(1106:1243:1382))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2715_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2929:3204:3483)(3076:3322:3574))
          (PORT CINY2 (8139:8139:8139)(8530:8530:8530))
          (PORT PINY2 (8257:8257:8257)(8669:8669:8669))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x112y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2716_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1325:1498:1674)(1345:1497:1650))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2716_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2338:2591:2851)(2445:2674:2910))
          (PORT CINY2 (7107:7107:7107)(7554:7554:7554))
          (PORT PINY2 (7225:7225:7225)(7669:7669:7669))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x106y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2717_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (791:887:983)(797:877:960))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2717_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (4213:4666:5135)(4566:5038:5520))
          (PORT CINY2 (6435:6435:6435)(6858:6858:6858))
          (PORT PINY2 (6543:6543:6543)(6959:6959:6959))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x118y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2718_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1256:1437:1620)(1304:1465:1629))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2718_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3318:3631:3947)(3513:3806:4109))
          (PORT CINY2 (6639:6639:6639)(6930:6930:6930))
          (PORT PINY2 (6727:6727:6727)(7039:7039:7039))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x109y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2719_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (603:693:785)(593:666:742))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2719_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2878:3152:3434)(2994:3245:3500))
          (PORT CINY2 (4776:4776:4776)(4896:4896:4896))
          (PORT PINY2 (4819:4819:4819)(4969:4969:4969))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x87y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2720_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1308:1469:1634)(1342:1493:1647))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2720_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2490:2721:2956)(2634:2846:3064))
          (PORT CINY2 (4554:4554:4554)(4940:4940:4940))
          (PORT PINY2 (4639:4639:4639)(5001:5001:5001))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x79y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2721_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1443:1616:1793)(1478:1640:1806))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2721_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3252:3528:3812)(3423:3684:3951))
          (PORT CINY2 (2214:2214:2214)(2340:2340:2340))
          (PORT PINY2 (2235:2235:2235)(2357:2357:2357))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x124y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2722_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1403:1598:1796)(1476:1649:1826))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2722_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2450:2674:2902)(2564:2764:2970))
          (PORT CINY2 (7938:7938:7938)(8352:8352:8352))
          (PORT PINY2 (8058:8058:8058)(8486:8486:8486))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x125y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2723_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1513:1694:1880)(1525:1684:1850))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2723_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3132:3430:3736)(3311:3594:3883))
          (PORT CINY2 (7518:7518:7518)(7852:7852:7852))
          (PORT PINY2 (7621:7621:7621)(7979:7979:7979))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x113y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2724_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1785:1992:2202)(1774:1946:2124))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2724_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2496:2744:2998)(2608:2833:3064))
          (PORT CINY2 (6972:6972:6972)(7384:7384:7384))
          (PORT PINY2 (7083:7083:7083)(7497:7497:7497))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x113y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2725_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2022:2251:2485)(2093:2304:2522))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2725_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2144:2339:2538)(2249:2424:2603))
          (PORT CINY2 (7143:7143:7143)(7582:7582:7582))
          (PORT PINY2 (7260:7260:7260)(7698:7698:7698))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x114y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2726_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (895:1001:1107)(925:1032:1142))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2726_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2951:3249:3554)(3104:3388:3678))
          (PORT CINY2 (6495:6495:6495)(6818:6818:6818))
          (PORT PINY2 (6587:6587:6587)(6923:6923:6923))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x107y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2727_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1405:1562:1721)(1466:1623:1784))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2727_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2532:2749:2973)(2682:2891:3103))
          (PORT CINY2 (4875:4875:4875)(5038:5038:5038))
          (PORT PINY2 (4926:4926:4926)(5112:5112:5112))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x111y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2728_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1567:1770:1977)(1618:1810:2007))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2728_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2879:3178:3483)(3023:3305:3594))
          (PORT CINY2 (6672:6672:6672)(7064:7064:7064))
          (PORT PINY2 (6777:6777:6777)(7171:7171:7171))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x82y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2729_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (880:1001:1125)(897:1011:1129))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2729_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2980:3257:3537)(3126:3370:3623))
          (PORT CINY2 (2949:2949:2949)(3150:3150:3150))
          (PORT PINY2 (2989:2989:2989)(3181:3181:3181))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x71y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2730_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (956:1082:1210)(985:1100:1218))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2730_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2827:3070:3323)(2976:3202:3433))
          (PORT CINY2 (2610:2610:2610)(2908:2908:2908))
          (PORT PINY2 (2663:2663:2663)(2929:2929:2929))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x87y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2731_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (748:855:964)(758:856:955))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2731_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2490:2721:2956)(2634:2846:3064))
          (PORT CINY2 (4554:4554:4554)(4940:4940:4940))
          (PORT PINY2 (4639:4639:4639)(5001:5001:5001))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x81y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2732_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1480:1667:1859)(1453:1609:1770))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2732_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2311:2511:2718)(2418:2601:2787))
          (PORT CINY2 (3597:3597:3597)(3914:3914:3914))
          (PORT PINY2 (3662:3662:3662)(3956:3956:3956))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x79y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2733_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (534:619:705)(508:579:651))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2733_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2267:2468:2673)(2362:2536:2715))
          (PORT CINY2 (3696:3696:3696)(4056:4056:4056))
          (PORT PINY2 (3769:3769:3769)(4099:4099:4099))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x79y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2734_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1534:1723:1916)(1580:1761:1946))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2734_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2952:3203:3460)(3112:3345:3581))
          (PORT CINY2 (2613:2613:2613)(2802:2802:2802))
          (PORT PINY2 (2648:2648:2648)(2826:2826:2826))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x77y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2735_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (907:1036:1167)(928:1049:1172))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2735_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3097:3388:3685)(3228:3502:3780))
          (PORT CINY2 (2712:2712:2712)(2944:2944:2944))
          (PORT PINY2 (2755:2755:2755)(2969:2969:2969))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x72y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2736_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1310:1477:1647)(1333:1490:1651))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2736_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3431:3739:4053)(3609:3901:4197))
          (PORT CINY2 (2589:2589:2589)(2870:2870:2870))
          (PORT PINY2 (2639:2639:2639)(2891:2891:2891))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x68y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2737_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (922:1053:1185)(945:1071:1199))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2737_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3139:3400:3666)(3321:3561:3807))
          (PORT CINY2 (1875:1875:1875)(2098:2098:2098))
          (PORT PINY2 (1909:1909:1909)(2105:2105:2105))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x74y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2738_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1033:1169:1307)(1066:1194:1324))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2738_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1958:2162:2369)(2035:2217:2402))
          (PORT SR (3600:3903:4215)(3842:4135:4433))
          (PORT CINY2 (1863:1863:1863)(2002:2002:2002))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x83y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2739_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3122:3468:3818)(3276:3601:3934))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2739_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1431:1569:1712)(1436:1562:1692))
          (PORT SR (2911:3172:3439)(3037:3279:3526))
          (PORT CINY2 (3555:3555:3555)(3838:3838:3838))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x83y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2740_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1552:1746:1945)(1568:1749:1932))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2740_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2357:2609:2866)(2465:2707:2954))
          (PORT SR (2885:3131:3382)(3028:3258:3492))
          (PORT CINY2 (2586:2586:2586)(2716:2716:2716))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x74y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2741_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1131:1275:1421)(1162:1309:1461))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2741_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1513:1656:1803)(1534:1659:1789))
          (PORT SR (3469:3772:4081)(3711:3999:4295))
          (PORT CINY2 (2775:2775:2775)(3058:3058:3058))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x81y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2742_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (392:448:506)(382:431:480))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2742_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1648:1806:1968)(1708:1852:2001))
          (PORT SR (2949:3183:3427)(3050:3259:3470))
          (PORT CINY2 (2115:2115:2115)(2198:2198:2198))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x82y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2743_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1678:1872:2071)(1753:1935:2121))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2743_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1978:2191:2410)(2061:2259:2464))
          (PORT SR (3316:3604:3900)(3445:3711:3980))
          (PORT CINY2 (2094:2094:2094)(2160:2160:2160))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x73y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2745_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (757:852:949)(750:835:920))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2745_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2187:2414:2644)(2271:2480:2691))
          (PORT SR (3910:4233:4565)(4183:4489:4800))
          (PORT CINY2 (1257:1257:1257)(1314:1314:1314))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x104y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2746_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1634:1866:2102)(1735:1948:2164))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2746_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1792:1973:2156)(1869:2038:2211))
          (PORT SR (1836:2016:2200)(1917:2081:2250))
          (PORT CINY2 (6192:6192:6192)(6604:6604:6604))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x116y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2748_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (958:1094:1231)(983:1111:1241))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2748_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2200:2413:2631)(2243:2433:2628))
          (PORT SR (2203:2406:2614)(2304:2488:2677))
          (PORT CINY2 (7308:7308:7308)(7732:7732:7732))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x113y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2749_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1787:2040:2297)(1917:2154:2395))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2749_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1682:1842:2005)(1752:1899:2049))
          (PORT SR (1970:2143:2320)(2056:2207:2362))
          (PORT CINY2 (7086:7086:7086)(7516:7516:7516))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x117y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2750_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (904:1029:1156)(941:1064:1189))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2750_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1353:1494:1639)(1375:1504:1636))
          (PORT SR (2458:2678:2905)(2567:2766:2970))
          (PORT CINY2 (6717:6717:6717)(7034:7034:7034))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x97y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2752_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (579:663:748)(558:630:704))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2752_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1440:1606:1774)(1483:1636:1791))
          (PORT SR (2373:2631:2893)(2496:2730:2968))
          (PORT CINY2 (5484:5484:5484)(5880:5880:5880))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x72y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2753_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1550:1746:1947)(1554:1733:1918))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2753_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2304:2555:2809)(2404:2640:2880))
          (PORT SR (3278:3537:3805)(3473:3716:3963))
          (PORT CINY2 (1563:1563:1563)(1682:1682:1682))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x117y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2756_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (769:882:996)(767:866:969))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2756_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2334:2565:2802)(2390:2598:2811))
          (PORT SR (2071:2246:2424)(2166:2316:2471))
          (PORT CINY2 (7230:7230:7230)(7628:7628:7628))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x117y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2757_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1090:1235:1383)(1085:1214:1346))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2757_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2334:2565:2802)(2390:2598:2811))
          (PORT SR (2071:2246:2424)(2166:2316:2471))
          (PORT CINY2 (7230:7230:7230)(7628:7628:7628))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x121y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2758_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1598:1777:1961)(1613:1774:1939))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2758_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1843:2014:2188)(1913:2073:2236))
          (PORT SR (2497:2686:2877)(2614:2777:2946))
          (PORT CINY2 (6690:6690:6690)(6948:6948:6948))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x121y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2759_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1704:1892:2085)(1772:1948:2131))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2759_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2114:2320:2530)(2190:2378:2570))
          (PORT SR (3074:3340:3611)(3210:3453:3701))
          (PORT CINY2 (6120:6120:6120)(6288:6288:6288))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x90y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2761_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1067:1208:1352)(1080:1211:1344))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2761_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2148:2399:2656)(2266:2505:2750))
          (PORT SR (2745:2996:3250)(2866:3085:3311))
          (PORT CINY2 (3750:3750:3750)(3968:3968:3968))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x72y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2762_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1048:1171:1297)(1090:1206:1325))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2762_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1611:1778:1950)(1650:1802:1959))
          (PORT SR (2800:3050:3306)(2937:3164:3393))
          (PORT CINY2 (2646:2646:2646)(2936:2936:2936))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x82y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2763_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1310:1437:1568)(1334:1445:1558))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2763_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1764:1943:2126)(1857:2027:2201))
          (PORT SR (3059:3360:3668)(3261:3554:3853))
          (PORT CINY2 (4203:4203:4203)(4602:4602:4602))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x78y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2764_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (736:833:933)(744:832:921))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2764_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1858:2027:2201)(1905:2056:2212))
          (PORT SR (2915:3195:3482)(3067:3330:3596))
          (PORT CINY2 (3489:3489:3489)(3830:3830:3830))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x74y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2765_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1094:1242:1393)(1132:1264:1399))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2765_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1815:2032:2256)(1883:2083:2289))
          (PORT SR (2709:2976:3247)(2829:3068:3313))
          (PORT CINY2 (3174:3174:3174)(3520:3520:3520))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x73y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2766_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (602:676:752)(582:641:701))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2766_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2012:2233:2460)(2050:2248:2451))
          (PORT SR (3600:3909:4226)(3833:4131:4436))
          (PORT CINY2 (2226:2226:2226)(2436:2436:2436))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x75y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2767_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (835:941:1049)(815:902:993))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2767_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1455:1613:1774)(1457:1583:1712))
          (PORT SR (3666:4001:4342)(3900:4215:4536))
          (PORT CINY2 (2640:2640:2640)(2888:2888:2888))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x71y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2768_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1345:1541:1742)(1380:1557:1738))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2768_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1623:1783:1947)(1645:1787:1933))
          (PORT SR (2672:2898:3131)(2814:3023:3235))
          (PORT CINY2 (2553:2553:2553)(2842:2842:2842))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x74y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2769_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (867:990:1115)(877:992:1110))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2769_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1324:1482:1644)(1347:1482:1620))
          (PORT SR (3178:3455:3739)(3334:3590:3850))
          (PORT CINY2 (2718:2718:2718)(2992:2992:2992))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x72y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2770_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (982:1095:1211)(1022:1122:1226))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2770_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2460:2736:3020)(2545:2801:3061))
          (PORT SR (3516:3802:4098)(3723:3996:4275))
          (PORT CINY2 (1620:1620:1620)(1748:1748:1748))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x88y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2771_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1448:1616:1787)(1533:1691:1852))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2771_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1014:1122:1234)(1030:1136:1244))
          (PORT SR (2783:3024:3270)(2948:3170:3399))
          (PORT CINY2 (3963:3963:3963)(4242:4242:4242))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x83y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2772_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (773:870:969)(797:888:980))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2772_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1773:1954:2138)(1846:2014:2188))
          (PORT SR (3708:4047:4395)(3960:4295:4635))
          (PORT CINY2 (2757:2757:2757)(2914:2914:2914))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x72y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2773_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1653:1871:2094)(1729:1944:2162))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2773_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1611:1778:1950)(1650:1802:1959))
          (PORT SR (2800:3050:3306)(2937:3164:3393))
          (PORT CINY2 (2646:2646:2646)(2936:2936:2936))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x73y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2774_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1465:1649:1837)(1482:1656:1834))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2774_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2208:2435:2665)(2292:2501:2714))
          (PORT SR (3715:4015:4325)(3925:4201:4480))
          (PORT CINY2 (1200:1200:1200)(1248:1248:1248))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x81y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2775_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (540:624:709)(531:603:676))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2775_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1648:1806:1968)(1708:1852:2001))
          (PORT SR (2949:3183:3427)(3050:3259:3470))
          (PORT CINY2 (2115:2115:2115)(2198:2198:2198))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x72y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2776_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1072:1231:1393)(1125:1280:1438))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2776_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2144:2395:2650)(2228:2465:2707))
          (PORT SR (3171:3433:3704)(3333:3569:3808))
          (PORT CINY2 (1962:1962:1962)(2144:2144:2144))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x75y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2777_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1206:1372:1540)(1244:1408:1577))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2777_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2025:2216:2412)(2056:2217:2382))
          (PORT SR (3212:3487:3771)(3373:3635:3902))
          (PORT CINY2 (1614:1614:1614)(1700:1700:1700))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x97y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2778_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (944:1080:1219)(948:1071:1198))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2778_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1440:1606:1774)(1483:1636:1791))
          (PORT SR (2373:2631:2893)(2496:2730:2968))
          (PORT CINY2 (5484:5484:5484)(5880:5880:5880))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x127y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2779_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1382:1553:1728)(1434:1592:1753))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2779_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2531:2778:3032)(2641:2875:3114))
          (PORT SR (2577:2799:3025)(2706:2901:3100))
          (PORT CINY2 (8103:8103:8103)(8502:8502:8502))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x121y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2780_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (899:1006:1116)(920:1020:1121))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2780_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2005:2184:2366)(2095:2259:2426))
          (PORT SR (2034:2207:2383)(2126:2277:2432))
          (PORT CINY2 (7830:7830:7830)(8268:8268:8268))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x109y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2781_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1321:1487:1658)(1363:1519:1678))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2781_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2424:2650:2880)(2495:2707:2927))
          (PORT SR (2950:3273:3603)(3180:3509:3844))
          (PORT CINY2 (6657:6657:6657)(7074:7074:7074))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x115y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2782_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2118:2379:2647)(2143:2373:2611))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2782_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1510:1672:1838)(1509:1646:1786))
          (PORT SR (2924:3204:3491)(3066:3329:3597))
          (PORT CINY2 (6588:6588:6588)(6912:6912:6912))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x109y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2783_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (876:1002:1130)(895:1009:1125))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2783_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2405:2675:2950)(2528:2787:3053))
          (PORT SR (2481:2697:2919)(2608:2809:3013))
          (PORT CINY2 (5403:5403:5403)(5622:5622:5622))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x88y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2784_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1279:1428:1580)(1331:1478:1630))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2784_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1906:2096:2291)(1946:2125:2309))
          (PORT SR (3768:4160:4563)(4034:4426:4826))
          (PORT CINY2 (4761:4761:4761)(5166:5166:5166))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x74y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2785_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (929:1044:1161)(939:1045:1156))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2785_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1958:2162:2369)(2035:2217:2402))
          (PORT SR (3600:3903:4215)(3842:4135:4433))
          (PORT CINY2 (1863:1863:1863)(2002:2002:2002))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x133y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2786_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (928:1028:1130)(953:1036:1121))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2786_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2037:2208:2384)(2121:2280:2442))
          (PORT SR (2455:2666:2880)(2577:2769:2967))
          (PORT CINY2 (8718:8718:8718)(9132:9132:9132))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x132y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2787_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1375:1525:1681)(1398:1537:1681))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2787_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1578:1710:1846)(1603:1718:1836))
          (PORT SR (2962:3235:3516)(3099:3356:3616))
          (PORT CINY2 (8055:8055:8055)(8378:8378:8378))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x120y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2788_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1321:1469:1621)(1350:1492:1637))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2788_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2157:2352:2550)(2263:2448:2637))
          (PORT SR (2586:2827:3073)(2726:2947:3175))
          (PORT CINY2 (7623:7623:7623)(8042:8042:8042))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x120y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2789_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1370:1536:1706)(1406:1562:1722))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2789_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2157:2352:2550)(2263:2448:2637))
          (PORT SR (2586:2827:3073)(2726:2947:3175))
          (PORT CINY2 (7623:7623:7623)(8042:8042:8042))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x117y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2790_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1383:1580:1784)(1394:1570:1752))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2790_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2410:2655:2904)(2483:2707:2935))
          (PORT SR (2643:2856:3074)(2789:2980:3177))
          (PORT CINY2 (6375:6375:6375)(6638:6638:6638))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x115y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2791_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (959:1079:1202)(983:1091:1202))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2791_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1838:2022:2209)(1919:2091:2269))
          (PORT SR (3028:3289:3556)(3199:3446:3697))
          (PORT CINY2 (5847:5847:5847)(6054:6054:6054))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x121y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2792_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2475:2755:3046)(2528:2798:3076))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2792_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3416:3794:4180)(3547:3881:4223))
          (PORT SR (2620:2869:3121)(2735:2961:3193))
          (PORT CINY2 (7488:7488:7488)(7872:7872:7872))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x85y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2793_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1217:1371:1530)(1251:1399:1550))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2793_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2526:2775:3030)(2640:2876:3119))
          (PORT SR (3829:4190:4560)(4081:4432:4790))
          (PORT CINY2 (3228:3228:3228)(3432:3432:3432))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x70y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2794_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1266:1441:1619)(1321:1486:1656))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2794_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2118:2367:2625)(2172:2397:2630))
          (PORT SR (2773:3018:3271)(2903:3124:3347))
          (PORT CINY2 (2574:2574:2574)(2880:2880:2880))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x85y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2795_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1016:1139:1264)(1034:1144:1256))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2795_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1576:1732:1892)(1651:1795:1942))
          (PORT SR (3637:4009:4389)(3908:4283:4665))
          (PORT CINY2 (4425:4425:4425)(4818:4818:4818))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x72y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2796_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1383:1546:1715)(1419:1570:1725))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2796_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1800:1979:2163)(1879:2049:2222))
          (PORT SR (3062:3333:3612)(3248:3507:3772))
          (PORT CINY2 (2988:2988:2988)(3332:3332:3332))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x75y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2797_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (579:659:741)(582:659:737))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2797_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2001:2242:2490)(2090:2316:2549))
          (PORT SR (2521:2763:3009)(2626:2837:3054))
          (PORT CINY2 (3324:3324:3324)(3680:3680:3680))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x71y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2798_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (788:905:1024)(802:909:1018))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2798_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1661:1817:1977)(1722:1865:2013))
          (PORT SR (3291:3564:3843)(3483:3735:3992))
          (PORT CINY2 (1698:1698:1698)(1852:1852:1852))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x74y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2799_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1000:1140:1281)(971:1087:1205))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2799_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1531:1676:1825)(1547:1673:1804))
          (PORT SR (2957:3189:3429)(3118:3325:3539))
          (PORT CINY2 (2604:2604:2604)(2860:2860:2860))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x74y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2800_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1379:1559:1745)(1410:1584:1761))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2800_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1130:1264:1400)(1133:1239:1348))
          (PORT SR (3025:3280:3541)(3153:3384:3620))
          (PORT CINY2 (2661:2661:2661)(2926:2926:2926))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x69y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2801_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1072:1231:1393)(1104:1250:1397))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2801_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1288:1424:1564)(1307:1432:1560))
          (PORT SR (2871:3108:3350)(2987:3196:3407))
          (PORT CINY2 (2139:2139:2139)(2390:2390:2390))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x73y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2802_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1574:1765:1961)(1645:1825:2008))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2802_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2299:2552:2810)(2384:2611:2844))
          (PORT SR (4749:5163:5585)(5086:5497:5918))
          (PORT CINY2 (1599:1599:1599)(1710:1710:1710))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x90y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2803_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (609:696:785)(610:692:777))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2803_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1430:1571:1716)(1438:1565:1697))
          (PORT SR (2254:2453:2660)(2363:2546:2732))
          (PORT CINY2 (4548:4548:4548)(4892:4892:4892))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x88y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2804_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1323:1465:1609)(1354:1482:1613))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2804_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1956:2186:2421)(2011:2231:2456))
          (PORT SR (2874:3117:3369)(2999:3219:3441))
          (PORT CINY2 (2994:2994:2994)(3120:3120:3120))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x77y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2805_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (370:427:484)(342:386:431))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2805_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1845:2026:2213)(1898:2064:2235))
          (PORT SR (2664:2918:3178)(2788:3023:3261))
          (PORT CINY2 (3168:3168:3168)(3472:3472:3472))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x80y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2806_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (721:836:952)(714:812:912))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2806_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2256:2486:2722)(2371:2583:2800))
          (PORT SR (3526:3819:4118)(3733:4009:4289))
          (PORT CINY2 (1851:1851:1851)(1906:1906:1906))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x81y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2807_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (575:660:747)(566:638:712))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2807_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2087:2289:2498)(2168:2349:2534))
          (PORT SR (3419:3708:4004)(3588:3855:4125))
          (PORT CINY2 (1716:1716:1716)(1736:1736:1736))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x73y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2808_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (967:1102:1239)(1000:1134:1271))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2808_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2269:2520:2778)(2338:2566:2798))
          (PORT SR (3665:3971:4287)(3895:4191:4494))
          (PORT CINY2 (1770:1770:1770)(1908:1908:1908))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x76y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2809_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (865:976:1088)(839:928:1019))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2809_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2667:2938:3214)(2802:3053:3310))
          (PORT SR (3585:3862:4148)(3795:4052:4313))
          (PORT CINY2 (1479:1479:1479)(1530:1530:1530))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x102y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2810_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (731:843:957)(736:838:943))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2810_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2354:2578:2808)(2417:2629:2850))
          (PORT SR (2444:2707:2975)(2578:2822:3072))
          (PORT CINY2 (6006:6006:6006)(6416:6416:6416))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x126y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2811_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (731:840:950)(733:830:929))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2811_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2702:2973:3252)(2826:3088:3355))
          (PORT SR (2756:3002:3252)(2899:3121:3347))
          (PORT CINY2 (7953:7953:7953)(8342:8342:8342))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x120y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2812_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (706:807:911)(694:786:879))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2812_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2331:2553:2780)(2433:2641:2852))
          (PORT SR (2368:2593:2823)(2478:2677:2883))
          (PORT CINY2 (7794:7794:7794)(8240:8240:8240))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x110y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2813_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1079:1204:1332)(1132:1252:1374))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2813_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1675:1835:1997)(1731:1877:2027))
          (PORT SR (2212:2432:2658)(2332:2540:2753))
          (PORT CINY2 (6921:6921:6921)(7366:7366:7366))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x118y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2814_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1602:1772:1946)(1654:1817:1984))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2814_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1834:2021:2211)(1857:2033:2211))
          (PORT SR (2549:2775:3005)(2666:2875:3086))
          (PORT CINY2 (6753:6753:6753)(7062:7062:7062))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x110y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2815_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1494:1680:1867)(1538:1709:1885))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2815_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2148:2378:2612)(2245:2463:2686))
          (PORT SR (2429:2654:2886)(2519:2714:2913))
          (PORT CINY2 (5439:5439:5439)(5650:5650:5650))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x86y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2816_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (764:863:964)(797:896:997))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2816_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1666:1840:2017)(1677:1831:1990))
          (PORT SR (2250:2455:2664)(2364:2549:2741))
          (PORT CINY2 (4632:4632:4632)(5044:5044:5044))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x78y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2817_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (862:968:1077)(844:936:1030))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2817_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1807:1988:2174)(1901:2072:2246))
          (PORT SR (3834:4163:4504)(4084:4408:4736))
          (PORT CINY2 (2292:2292:2292)(2444:2444:2444))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x132y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2818_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1379:1566:1756)(1413:1592:1773))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2818_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2241:2474:2714)(2320:2535:2753))
          (PORT SR (2442:2655:2874)(2572:2773:2977))
          (PORT CINY2 (8397:8397:8397)(8774:8774:8774))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x131y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2819_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1569:1754:1942)(1622:1801:1986))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2819_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2277:2496:2720)(2397:2610:2828))
          (PORT SR (2833:3085:3343)(2974:3198:3426))
          (PORT CINY2 (8133:8133:8133)(8482:8482:8482))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x126y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2820_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (994:1130:1267)(973:1085:1201))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2820_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2150:2348:2552)(2253:2440:2631))
          (PORT SR (2338:2538:2741)(2459:2637:2820))
          (PORT CINY2 (8124:8124:8124)(8540:8540:8540))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x121y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2821_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2005:2223:2444)(2050:2246:2447))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2821_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3416:3794:4180)(3547:3881:4223))
          (PORT SR (2620:2869:3121)(2735:2961:3193))
          (PORT CINY2 (7488:7488:7488)(7872:7872:7872))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x122y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2822_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1340:1514:1692)(1395:1552:1713))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2822_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2107:2344:2587)(2194:2413:2637))
          (PORT SR (2635:2853:3072)(2752:2938:3130))
          (PORT CINY2 (6783:6783:6783)(7042:7042:7042))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x118y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2823_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1079:1226:1375)(1091:1220:1352))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2823_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2079:2305:2536)(2135:2342:2553))
          (PORT SR (2618:2837:3062)(2737:2928:3123))
          (PORT CINY2 (6183:6183:6183)(6402:6402:6402))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x128y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2824_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1548:1760:1977)(1636:1837:2040))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2824_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2471:2733:3002)(2547:2789:3036))
          (PORT SR (2502:2726:2956)(2614:2816:3023))
          (PORT CINY2 (8082:8082:8082)(8464:8464:8464))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x83y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2825_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1095:1233:1374)(1124:1261:1401))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2825_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1896:2100:2310)(1996:2194:2398))
          (PORT SR (2810:3063:3319)(2942:3160:3386))
          (PORT CINY2 (3099:3099:3099)(3310:3310:3310))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x76y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2826_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (756:852:951)(786:877:970))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2826_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2037:2257:2483)(2096:2300:2511))
          (PORT SR (2715:2975:3240)(2857:3101:3350))
          (PORT CINY2 (3303:3303:3303)(3642:3642:3642))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x92y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2827_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1516:1697:1884)(1539:1706:1874))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2827_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1643:1833:2025)(1710:1894:2082))
          (PORT SR (2136:2337:2542)(2221:2395:2574))
          (PORT CINY2 (5133:5133:5133)(5542:5542:5542))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x75y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2828_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1120:1269:1421)(1152:1296:1445))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2828_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2001:2242:2490)(2090:2316:2549))
          (PORT SR (2521:2763:3009)(2626:2837:3054))
          (PORT CINY2 (3324:3324:3324)(3680:3680:3680))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x78y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2829_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2320:2605:2896)(2368:2617:2875))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2829_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1858:2027:2201)(1905:2056:2212))
          (PORT SR (2915:3195:3482)(3067:3330:3596))
          (PORT CINY2 (3489:3489:3489)(3830:3830:3830))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x78y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2830_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1086:1239:1394)(1149:1290:1435))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2830_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1817:2000:2186)(1902:2073:2247))
          (PORT SR (3360:3671:3988)(3531:3816:4106))
          (PORT CINY2 (2349:2349:2349)(2510:2510:2510))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x78y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2831_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1193:1352:1516)(1219:1366:1516))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2831_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1260:1404:1549)(1286:1423:1565))
          (PORT SR (2707:2932:3161)(2843:3042:3247))
          (PORT CINY2 (2919:2919:2919)(3170:3170:3170))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x78y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2832_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (543:627:713)(525:593:662))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2832_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1659:1826:1997)(1681:1824:1973))
          (PORT SR (2604:2841:3083)(2736:2956:3181))
          (PORT CINY2 (3432:3432:3432)(3764:3764:3764))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x72y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2833_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (841:952:1065)(817:910:1005))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2833_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1935:2171:2411)(1999:2221:2447))
          (PORT SR (3186:3451:3721)(3379:3624:3875))
          (PORT CINY2 (2247:2247:2247)(2474:2474:2474))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x81y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2834_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1584:1757:1932)(1646:1811:1979))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2834_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1961:2159:2362)(2083:2279:2479))
          (PORT SR (2869:3109:3354)(3006:3221:3440))
          (PORT CINY2 (2571:2571:2571)(2726:2726:2726))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x91y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2835_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1127:1293:1461)(1152:1306:1463))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2835_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1669:1871:2080)(1720:1914:2114))
          (PORT SR (2407:2645:2888)(2501:2710:2923))
          (PORT CINY2 (4299:4299:4299)(4590:4590:4590))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x86y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2836_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1075:1197:1321)(1083:1184:1289))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2836_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2185:2391:2602)(2238:2433:2632))
          (PORT SR (3859:4191:4532)(4110:4437:4768))
          (PORT CINY2 (2580:2580:2580)(2668:2668:2668))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x75y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2837_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1045:1176:1308)(1044:1160:1279))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2837_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1485:1667:1852)(1525:1685:1849))
          (PORT SR (3205:3484:3769)(3354:3611:3873))
          (PORT CINY2 (2811:2811:2811)(3086:3086:3086))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x80y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2838_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (801:893:987)(807:884:963))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2838_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2088:2262:2440)(2132:2286:2446))
          (PORT SR (2956:3188:3431)(3054:3262:3473))
          (PORT CINY2 (2022:2022:2022)(2104:2104:2104))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x83y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2839_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1071:1223:1377)(1076:1218:1361))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2839_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1648:1806:1967)(1705:1855:2007))
          (PORT SR (3276:3559:3852)(3397:3661:3929))
          (PORT CINY2 (2187:2187:2187)(2254:2254:2254))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x76y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2841_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1285:1467:1654)(1365:1543:1723))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2841_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2343:2602:2865)(2464:2709:2960))
          (PORT SR (3327:3589:3858)(3431:3661:3894))
          (PORT CINY2 (1650:1650:1650)(1728:1728:1728))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x105y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2842_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (773:884:998)(767:863:961))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2842_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2067:2284:2507)(2123:2326:2533))
          (PORT SR (4825:5355:5895)(5188:5734:6289))
          (PORT CINY2 (6228:6228:6228)(6632:6632:6632))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x115y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2844_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1261:1411:1563)(1281:1421:1565))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2844_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2296:2494:2697)(2371:2557:2747))
          (PORT SR (2128:2326:2530)(2214:2384:2559))
          (PORT CINY2 (7272:7272:7272)(7704:7704:7704))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x113y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2845_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1292:1433:1576)(1312:1440:1571))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2845_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2096:2296:2503)(2199:2401:2604))
          (PORT SR (2279:2500:2727)(2382:2577:2777))
          (PORT CINY2 (7029:7029:7029)(7450:7450:7450))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x121y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2846_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2253:2477:2707)(2355:2560:2768))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2846_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1950:2135:2326)(2009:2182:2360))
          (PORT SR (3146:3433:3726)(3345:3619:3901))
          (PORT CINY2 (7146:7146:7146)(7476:7476:7476))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x95y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2848_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1108:1255:1404)(1140:1278:1418))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2848_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (915:1001:1090)(923:1001:1080))
          (PORT SR (3206:3527:3857)(3424:3746:4072))
          (PORT CINY2 (5298:5298:5298)(5692:5692:5692))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x78y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2849_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1402:1575:1753)(1468:1640:1815))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2849_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1971:2145:2322)(2025:2181:2343))
          (PORT SR (3329:3589:3857)(3435:3664:3896))
          (PORT CINY2 (1950:1950:1950)(2048:2048:2048))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x117y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2852_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (957:1080:1207)(977:1102:1231))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2852_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2368:2602:2841)(2434:2643:2860))
          (PORT SR (2547:2799:3055)(2668:2897:3132))
          (PORT CINY2 (7344:7344:7344)(7760:7760:7760))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x116y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2853_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (748:856:966)(752:848:948))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2853_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2054:2268:2487)(2164:2371:2581))
          (PORT SR (2005:2181:2362)(2101:2255:2414))
          (PORT CINY2 (7365:7365:7365)(7798:7798:7798))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x117y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2854_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (720:813:907)(730:813:898))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2854_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1203:1320:1439)(1231:1341:1454))
          (PORT SR (2726:2976:3230)(2857:3093:3331))
          (PORT CINY2 (6603:6603:6603)(6902:6902:6902))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x119y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2855_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1203:1368:1535)(1188:1326:1467))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2855_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2065:2274:2488)(2146:2336:2532))
          (PORT SR (2862:3101:3349)(2999:3215:3435))
          (PORT CINY2 (5877:5877:5877)(6034:6034:6034))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x89y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2857_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1510:1698:1892)(1545:1720:1899))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2857_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2003:2223:2450)(2072:2286:2510))
          (PORT SR (3629:3978:4334)(3855:4187:4527))
          (PORT CINY2 (3543:3543:3543)(3742:3742:3742))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x74y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2858_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (551:632:716)(533:603:675))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2858_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2148:2357:2571)(2241:2439:2643))
          (PORT SR (2649:2874:3104)(2783:2988:3196))
          (PORT CINY2 (2832:2832:2832)(3124:3124:3124))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x79y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2860_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1437:1609:1786)(1483:1659:1838))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2860_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1575:1738:1904)(1641:1794:1951))
          (PORT SR (2563:2796:3035)(2699:2916:3136))
          (PORT CINY2 (3525:3525:3525)(3858:3858:3858))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x71y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2861_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1102:1249:1399)(1096:1233:1372))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2861_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2284:2523:2767)(2340:2551:2769))
          (PORT SR (2874:3122:3377)(3039:3271:3509))
          (PORT CINY2 (2838:2838:2838)(3172:3172:3172))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x75y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2862_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (735:843:955)(741:841:943))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2862_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1291:1430:1572)(1338:1473:1609))
          (PORT SR (3140:3396:3660)(3321:3555:3796))
          (PORT CINY2 (2754:2754:2754)(3020:3020:3020))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x81y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2863_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (412:483:555)(380:436:493))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2863_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2176:2372:2572)(2240:2418:2603))
          (PORT SR (3078:3343:3614)(3244:3488:3736))
          (PORT CINY2 (2628:2628:2628)(2792:2792:2792))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x74y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2865_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1068:1209:1354)(1070:1202:1337))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2865_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2255:2514:2777)(2390:2638:2893))
          (PORT SR (3475:3786:4102)(3688:3976:4270))
          (PORT CINY2 (2490:2490:2490)(2728:2728:2728))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x76y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2866_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (758:862:967)(777:868:961))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2866_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1808:2008:2214)(1865:2059:2260))
          (PORT SR (3386:3669:3961)(3589:3859:4133))
          (PORT CINY2 (2448:2448:2448)(2652:2652:2652))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x98y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2867_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (372:428:485)(344:391:439))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2867_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2314:2578:2850)(2353:2585:2825))
          (PORT SR (2108:2307:2514)(2212:2396:2584))
          (PORT CINY2 (5292:5292:5292)(5644:5644:5644))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x88y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2868_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (568:650:732)(562:630:699))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2868_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2576:2870:3170)(2702:2989:3282))
          (PORT SR (4961:5440:5928)(5342:5830:6327))
          (PORT CINY2 (3051:3051:3051)(3186:3186:3186))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x73y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2869_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1218:1381:1548)(1224:1367:1514))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2869_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2132:2341:2554)(2199:2389:2587))
          (PORT SR (3021:3292:3571)(3212:3472:3736))
          (PORT CINY2 (2853:2853:2853)(3162:3162:3162))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x81y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2870_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1245:1418:1596)(1265:1433:1605))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2870_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2343:2584:2832)(2431:2661:2895))
          (PORT SR (3677:3991:4311)(3909:4209:4514))
          (PORT CINY2 (2001:2001:2001)(2066:2066:2066))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x82y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2871_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1080:1209:1339)(1083:1196:1311))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2871_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2454:2672:2895)(2538:2741:2950))
          (PORT SR (3113:3348:3591)(3275:3490:3709))
          (PORT CINY2 (1980:1980:1980)(2028:2028:2028))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x76y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2872_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (934:1068:1205)(961:1092:1227))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2872_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2014:2231:2455)(2081:2291:2508))
          (PORT SR (4230:4609:4999)(4522:4900:5287))
          (PORT CINY2 (2220:2220:2220)(2388:2388:2388))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x77y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2873_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1276:1436:1600)(1320:1471:1627))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2873_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2177:2407:2640)(2293:2513:2738))
          (PORT SR (3775:4076:4387)(4008:4292:4580))
          (PORT CINY2 (1629:1629:1629)(1690:1690:1690))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x106y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2874_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (724:838:953)(706:799:894))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2874_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1855:2031:2212)(1952:2125:2300))
          (PORT SR (1830:2009:2192)(1919:2082:2250))
          (PORT CINY2 (6492:6492:6492)(6924:6924:6924))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x130y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2875_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1403:1591:1784)(1446:1634:1826))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2875_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2425:2673:2927)(2535:2762:2994))
          (PORT SR (2841:3109:3384)(3002:3255:3514))
          (PORT CINY2 (8382:8382:8382)(8784:8784:8784))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x120y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2876_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (841:949:1060)(848:941:1035))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2876_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2076:2277:2483)(2172:2364:2561))
          (PORT SR (2216:2413:2614)(2323:2501:2684))
          (PORT CINY2 (7680:7680:7680)(8108:8108:8108))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x114y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2877_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (850:952:1056)(852:938:1026))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2877_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1923:2100:2283)(2016:2191:2367))
          (PORT SR (2112:2310:2513)(2202:2371:2545))
          (PORT CINY2 (7179:7179:7179)(7610:7610:7610))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x120y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2878_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1227:1370:1517)(1284:1417:1551))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2878_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1892:2106:2326)(1980:2181:2388))
          (PORT SR (2480:2703:2931)(2597:2797:3002))
          (PORT CINY2 (7110:7110:7110)(7448:7448:7448))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x110y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2879_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1244:1415:1588)(1292:1458:1629))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2879_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1952:2161:2373)(2032:2223:2419))
          (PORT SR (2674:2926:3184)(2781:3004:3233))
          (PORT CINY2 (5154:5154:5154)(5320:5320:5320))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x92y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2880_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (861:961:1063)(897:991:1088))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2880_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1632:1817:2005)(1706:1886:2071))
          (PORT SR (2361:2583:2812)(2489:2695:2906))
          (PORT CINY2 (5247:5247:5247)(5674:5674:5674))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x78y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2881_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1412:1607:1804)(1442:1627:1815))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2881_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2001:2207:2416)(2101:2294:2492))
          (PORT SR (3962:4286:4621)(4213:4523:4838))
          (PORT CINY2 (1779:1779:1779)(1850:1850:1850))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x129y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2882_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1036:1160:1288)(1056:1167:1280))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2882_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2598:2870:3148)(2719:2972:3231))
          (PORT SR (2657:2901:3152)(2793:3019:3250))
          (PORT CINY2 (8232:8232:8232)(8624:8624:8624))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x131y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2883_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2428:2706:2987)(2594:2853:3117))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2883_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2080:2303:2530)(2158:2355:2557))
          (PORT SR (2615:2852:3096)(2759:2988:3220))
          (PORT CINY2 (8247:8247:8247)(8614:8614:8614))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x122y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2884_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1545:1742:1944)(1603:1799:1999))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2884_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2236:2461:2690)(2358:2571:2790))
          (PORT SR (2455:2675:2898)(2593:2795:3002))
          (PORT CINY2 (7809:7809:7809)(8230:8230:8230))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x119y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2885_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1203:1363:1527)(1275:1428:1584))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2885_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2035:2247:2462)(2111:2301:2497))
          (PORT SR (2640:2886:3138)(2801:3034:3274))
          (PORT CINY2 (7587:7587:7587)(8014:8014:8014))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x116y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2886_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (686:795:905)(659:746:835))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2886_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1543:1680:1822)(1565:1689:1817))
          (PORT SR (2312:2512:2717)(2415:2598:2784))
          (PORT CINY2 (6624:6624:6624)(6940:6940:6940))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x114y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2887_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1393:1591:1793)(1414:1599:1787))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2887_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2444:2703:2969)(2520:2751:2987))
          (PORT SR (2834:3076:3323)(2956:3172:3394))
          (PORT CINY2 (5526:5526:5526)(5696:5696:5696))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x123y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2888_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2480:2756:3039)(2557:2821:3092))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2888_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2416:2672:2933)(2530:2773:3019))
          (PORT SR (3480:3826:4180)(3685:4024:4369))
          (PORT CINY2 (7218:7218:7218)(7532:7532:7532))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x81y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2889_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1626:1811:2000)(1643:1814:1993))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2889_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2176:2372:2572)(2240:2418:2603))
          (PORT SR (3078:3343:3614)(3244:3488:3736))
          (PORT CINY2 (2628:2628:2628)(2792:2792:2792))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x68y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2890_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1220:1355:1493)(1238:1363:1492))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2890_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2461:2724:2994)(2526:2765:3011))
          (PORT SR (2657:2880:3110)(2792:2997:3207))
          (PORT CINY2 (2388:2388:2388)(2692:2692:2692))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x89y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2891_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1543:1737:1934)(1597:1781:1971))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2891_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1993:2187:2388)(2050:2225:2407))
          (PORT SR (2164:2363:2568)(2263:2442:2625))
          (PORT CINY2 (4797:4797:4797)(5194:5194:5194))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x76y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2892_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (762:858:955)(772:859:949))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2892_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1721:1901:2084)(1780:1944:2114))
          (PORT SR (2518:2763:3011)(2625:2837:3054))
          (PORT CINY2 (3417:3417:3417)(3774:3774:3774))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x77y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2893_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1098:1233:1372)(1124:1254:1390))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2893_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1751:1930:2112)(1831:2000:2174))
          (PORT SR (2535:2770:3010)(2663:2880:3101))
          (PORT CINY2 (3453:3453:3453)(3802:3802:3802))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x73y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2894_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1101:1250:1403)(1167:1313:1461))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2894_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2079:2315:2555)(2194:2416:2644))
          (PORT SR (3288:3575:3866)(3477:3738:4004))
          (PORT CINY2 (2340:2340:2340)(2568:2568:2568))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x78y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2895_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1268:1433:1601)(1318:1471:1627))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2895_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1610:1769:1932)(1629:1776:1927))
          (PORT SR (2909:3174:3445)(3021:3266:3515))
          (PORT CINY2 (2862:2862:2862)(3104:3104:3104))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x76y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2896_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1796:2005:2216)(1832:2035:2243))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2896_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1669:1875:2084)(1731:1918:2109))
          (PORT SR (3387:3689:3998)(3558:3842:4131))
          (PORT CINY2 (2961:2961:2961)(3246:3246:3246))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x71y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2897_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1098:1246:1397)(1115:1258:1403))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2897_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1761:1936:2115)(1844:2006:2173))
          (PORT SR (3263:3529:3802)(3452:3700:3954))
          (PORT CINY2 (1926:1926:1926)(2116:2116:2116))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x106y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2898_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1353:1536:1724)(1376:1539:1705))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2898_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1767:1952:2142)(1808:1975:2147))
          (PORT SR (2817:3049:3284)(2977:3184:3399))
          (PORT CINY2 (4383:4383:4383)(4482:4482:4482))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x111y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2899_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (739:844:952)(733:824:917))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2899_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1377:1510:1648)(1375:1490:1610))
          (PORT SR (3160:3450:3745)(3309:3578:3852))
          (PORT CINY2 (5133:5133:5133)(5282:5282:5282))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x105y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2900_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1575:1781:1991)(1655:1846:2043))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2900_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2036:2243:2455)(2107:2302:2502))
          (PORT SR (2363:2560:2764)(2470:2644:2821))
          (PORT CINY2 (4461:4461:4461)(4586:4586:4586))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x110y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2901_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1394:1575:1758)(1473:1648:1826))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2901_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1554:1712:1875)(1565:1709:1859))
          (PORT SR (3332:3646:3965)(3494:3790:4091))
          (PORT CINY2 (4983:4983:4983)(5122:5122:5122))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x102y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2902_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1539:1751:1966)(1612:1805:2003))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2902_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1844:2027:2214)(1898:2064:2234))
          (PORT SR (2190:2366:2548)(2262:2411:2563))
          (PORT CINY2 (4011:4011:4011)(4106:4106:4106))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x98y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2903_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1212:1351:1491)(1255:1390:1526))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2903_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1879:2066:2258)(1927:2095:2267))
          (PORT SR (3490:3796:4107)(3723:4018:4318))
          (PORT CINY2 (3639:3639:3639)(3730:3730:3730))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x117y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2904_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1138:1254:1374)(1153:1255:1359))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2904_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1561:1720:1883)(1560:1697:1837))
          (PORT SR (2988:3251:3524)(3087:3318:3554))
          (PORT CINY2 (5463:5463:5463)(5582:5582:5582))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x99y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2905_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1364:1558:1754)(1437:1628:1823))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2905_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2066:2277:2494)(2138:2333:2532))
          (PORT SR (3674:4003:4338)(3932:4254:4581))
          (PORT CINY2 (3789:3789:3789)(3890:3890:3890))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x80y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2906_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1255:1404:1557)(1255:1388:1525))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2906_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2460:2692:2930)(2515:2726:2943))
          (PORT SR (3165:3403:3649)(3270:3481:3696))
          (PORT CINY2 (2136:2136:2136)(2236:2236:2236))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x88y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2907_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1075:1191:1309)(1090:1192:1296))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2907_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1937:2092:2251)(1967:2103:2242))
          (PORT SR (3137:3410:3689)(3323:3579:3840))
          (PORT CINY2 (3336:3336:3336)(3516:3516:3516))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x88y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2908_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (903:1043:1186)(901:1019:1139))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2908_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2382:2606:2835)(2488:2694:2905))
          (PORT SR (3238:3500:3768)(3430:3675:3924))
          (PORT CINY2 (2595:2595:2595)(2658:2658:2658))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x87y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2909_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1168:1320:1475)(1197:1332:1470))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2909_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1673:1830:1991)(1740:1887:2038))
          (PORT SR (4723:5187:5663)(5065:5539:6024))
          (PORT CINY2 (3414:3414:3414)(3620:3620:3620))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x75y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2910_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1100:1234:1373)(1112:1244:1379))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2910_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2317:2528:2742)(2398:2579:2763))
          (PORT SR (3335:3605:3881)(3491:3733:3978))
          (PORT CINY2 (1272:1272:1272)(1304:1304:1304))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x76y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2911_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1150:1313:1480)(1189:1341:1496))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2911_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2303:2499:2701)(2401:2587:2776))
          (PORT SR (3326:3595:3870)(3484:3725:3969))
          (PORT CINY2 (1365:1365:1365)(1398:1398:1398))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x82y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2912_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1315:1477:1642)(1341:1487:1635))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2912_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2259:2475:2695)(2293:2472:2656))
          (PORT SR (3128:3385:3652)(3251:3487:3726))
          (PORT CINY2 (2265:2265:2265)(2358:2358:2358))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x80y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2913_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1395:1603:1816)(1386:1565:1750))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2913_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2460:2692:2930)(2515:2726:2943))
          (PORT SR (3165:3403:3649)(3270:3481:3696))
          (PORT CINY2 (2136:2136:2136)(2236:2236:2236))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x88y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2914_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1503:1696:1892)(1548:1724:1903))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2914_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2411:2663:2924)(2537:2776:3021))
          (PORT SR (2260:2460:2668)(2361:2545:2732))
          (PORT CINY2 (4248:4248:4248)(4572:4572:4572))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x96y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2915_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1600:1796:1993)(1652:1836:2021))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2915_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1935:2115:2301)(2036:2209:2388))
          (PORT SR (2078:2286:2496)(2175:2364:2557))
          (PORT CINY2 (5220:5220:5220)(5588:5588:5588))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x110y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2916_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1628:1806:1989)(1701:1869:2040))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2916_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1422:1605:1794)(1478:1653:1830))
          (PORT SR (2667:2906:3152)(2814:3042:3273))
          (PORT CINY2 (5553:5553:5553)(5782:5782:5782))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x103y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2917_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1407:1592:1783)(1458:1631:1809))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2917_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2160:2354:2555)(2228:2406:2588))
          (PORT SR (2735:3004:3279)(2888:3141:3400))
          (PORT CINY2 (5415:5415:5415)(5718:5718:5718))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x116y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2918_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1576:1783:1993)(1683:1890:2100))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2918_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1403:1573:1747)(1443:1606:1771))
          (PORT SR (2838:3079:3326)(2968:3184:3406))
          (PORT CINY2 (5826:5826:5826)(6016:6016:6016))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x105y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2919_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1874:2075:2280)(1927:2113:2304))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2919_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1628:1784:1947)(1648:1794:1943))
          (PORT SR (2168:2334:2506)(2275:2429:2586))
          (PORT CINY2 (4746:4746:4746)(4916:4916:4916))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x92y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2920_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1798:1990:2187)(1880:2072:2265))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2920_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2229:2489:2756)(2297:2535:2780))
          (PORT SR (2749:2999:3253)(2878:3097:3323))
          (PORT CINY2 (4050:4050:4050)(4288:4288:4288))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x104y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2921_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1764:2000:2241)(1852:2075:2301))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2921_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1695:1848:2006)(1732:1868:2010))
          (PORT SR (2083:2262:2444)(2165:2313:2465))
          (PORT CINY2 (5166:5166:5166)(5416:5416:5416))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x134y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2922_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1565:1794:2029)(1591:1797:2007))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2922_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1911:2112:2321)(2020:2210:2406))
          (PORT SR (2937:3188:3445)(3083:3309:3543))
          (PORT CINY2 (8127:8127:8127)(8434:8434:8434))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x132y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2923_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (985:1100:1217)(1003:1114:1228))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2923_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2265:2515:2774)(2406:2649:2900))
          (PORT SR (3350:3641:3937)(3538:3799:4068))
          (PORT CINY2 (7827:7827:7827)(8114:8114:8114))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x131y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2924_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (737:846:956)(743:845:950))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2924_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1940:2169:2404)(2014:2233:2457))
          (PORT SR (2938:3190:3448)(3103:3341:3585))
          (PORT CINY2 (7791:7791:7791)(8086:8086:8086))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x131y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2925_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1590:1796:2006)(1638:1847:2058))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2925_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1928:2165:2410)(1984:2212:2445))
          (PORT SR (3140:3419:3704)(3316:3584:3858))
          (PORT CINY2 (7734:7734:7734)(8020:8020:8020))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x129y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2926_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1642:1836:2034)(1733:1920:2114))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2926_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1926:2149:2380)(1992:2209:2430))
          (PORT SR (3033:3293:3555)(3201:3435:3677))
          (PORT CINY2 (7548:7548:7548)(7832:7832:7832))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x132y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2927_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (922:1060:1200)(939:1059:1181))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2927_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2010:2208:2412)(2088:2277:2470))
          (PORT SR (3412:3709:4014)(3583:3864:4153))
          (PORT CINY2 (7143:7143:7143)(7322:7322:7322))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x130y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2928_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1107:1262:1419)(1152:1287:1425))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2928_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1871:2073:2281)(1932:2123:2319))
          (PORT SR (2858:3116:3381)(3008:3255:3508))
          (PORT CINY2 (7869:7869:7869)(8190:8190:8190))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x126y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2929_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1422:1607:1795)(1501:1676:1856))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2929_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1698:1924:2155)(1752:1959:2172))
          (PORT SR (2751:2965:3187)(2866:3054:3246))
          (PORT CINY2 (6471:6471:6471)(6626:6626:6626))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x127y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2930_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1128:1280:1434)(1169:1326:1484))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2930_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2128:2355:2588)(2200:2419:2645))
          (PORT SR (2899:3137:3379)(3043:3252:3468))
          (PORT CINY2 (7419:7419:7419)(7710:7710:7710))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x134y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2931_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1782:2014:2253)(1887:2109:2332))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2931_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1773:1953:2139)(1871:2046:2226))
          (PORT SR (2986:3242:3502)(3154:3394:3640))
          (PORT CINY2 (8184:8184:8184)(8500:8500:8500))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x125y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2932_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1460:1623:1789)(1534:1689:1849))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2932_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2489:2765:3049)(2595:2870:3152))
          (PORT SR (2709:2922:3139)(2853:3044:3241))
          (PORT CINY2 (7119:7119:7119)(7390:7390:7390))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x125y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2933_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1268:1436:1607)(1264:1407:1555))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2933_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1644:1838:2039)(1654:1826:2002))
          (PORT SR (2641:2857:3078)(2781:2976:3176))
          (PORT CINY2 (7347:7347:7347)(7654:7654:7654))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x132y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2934_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (797:907:1019)(813:920:1029))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2934_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1907:2140:2379)(1990:2222:2459))
          (PORT SR (2835:3060:3289)(2985:3189:3400))
          (PORT CINY2 (7713:7713:7713)(7982:7982:7982))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x122y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2935_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1644:1849:2058)(1740:1936:2137))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2935_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1419:1555:1697)(1435:1561:1689))
          (PORT SR (2742:2956:3174)(2882:3076:3275))
          (PORT CINY2 (6384:6384:6384)(6580:6580:6580))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x123y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2936_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (5584:6183:6799)(5767:6329:6904))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2936_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1543:1740:1941)(1593:1767:1945))
          (PORT SR (2633:2849:3071)(2765:2961:3162))
          (PORT CINY2 (7047:7047:7047)(7334:7334:7334))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x116y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2937_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (984:1113:1244)(1010:1136:1264))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2937_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1080:1216:1354)(1122:1253:1387))
          (PORT SR (2451:2640:2833)(2574:2736:2904))
          (PORT CINY2 (6225:6225:6225)(6478:6478:6478))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x118y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2938_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1559:1724:1895)(1562:1705:1848))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2938_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (768:852:938)(771:847:926))
          (PORT SR (2873:3114:3357)(3017:3235:3458))
          (PORT CINY2 (6297:6297:6297)(6534:6534:6534))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x116y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2939_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1481:1648:1819)(1539:1688:1841))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2939_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1383:1547:1715)(1418:1569:1724))
          (PORT SR (2946:3211:3479)(3103:3343:3591))
          (PORT CINY2 (6339:6339:6339)(6610:6610:6610))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x125y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2940_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1528:1721:1918)(1557:1731:1909))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2940_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2079:2300:2527)(2165:2372:2583))
          (PORT SR (2912:3148:3390)(3044:3256:3474))
          (PORT CINY2 (6549:6549:6549)(6730:6730:6730))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x118y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2941_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1428:1601:1779)(1510:1673:1840))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2941_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (768:852:938)(771:847:926))
          (PORT SR (2873:3114:3357)(3017:3235:3458))
          (PORT CINY2 (6297:6297:6297)(6534:6534:6534))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x122y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2942_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1350:1515:1683)(1405:1552:1701))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2942_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1261:1419:1579)(1301:1448:1598))
          (PORT SR (2730:2942:3161)(2869:3064:3262))
          (PORT CINY2 (6156:6156:6156)(6316:6316:6316))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x118y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2943_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1254:1442:1633)(1298:1464:1633))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2943_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (769:856:944)(778:854:933))
          (PORT SR (2683:2899:3123)(2799:2988:3181))
          (PORT CINY2 (5727:5727:5727)(5874:5874:5874))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x116y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2944_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1802:1980:2163)(1899:2065:2235))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2944_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1105:1247:1391)(1139:1275:1413))
          (PORT SR (2974:3242:3516)(3124:3371:3622))
          (PORT CINY2 (5883:5883:5883)(6082:6082:6082))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x115y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2945_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1680:1873:2071)(1760:1939:2122))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2945_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1615:1811:2011)(1665:1856:2052))
          (PORT SR (3503:3834:4172)(3663:3979:4300))
          (PORT CINY2 (5505:5505:5505)(5658:5658:5658))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x108y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2946_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1462:1652:1845)(1558:1733:1912))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2946_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1852:2036:2222)(1930:2101:2276))
          (PORT SR (3046:3280:3522)(3172:3386:3602))
          (PORT CINY2 (4455:4455:4455)(4538:4538:4538))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2946_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1292:1451:1612)(1346:1504:1666))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2946_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1852:2036:2222)(1930:2101:2276))
          (PORT SR (3046:3280:3522)(3172:3386:3602))
          (PORT CINY2 (4455:4455:4455)(4538:4538:4538))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x102y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2949_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (907:1012:1119)(926:1012:1099))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2949_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1553:1708:1867)(1606:1750:1898))
          (PORT SR (2315:2477:2641)(2422:2558:2700))
          (PORT CINY2 (3897:3897:3897)(3974:3974:3974))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2949_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1490:1664:1842)(1532:1697:1866))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2949_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1553:1708:1867)(1606:1750:1898))
          (PORT SR (2315:2477:2641)(2422:2558:2700))
          (PORT CINY2 (3897:3897:3897)(3974:3974:3974))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x96y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2950_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (688:790:896)(681:769:859))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2950_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1799:1964:2131)(1818:1957:2101))
          (PORT SR (3168:3430:3697)(3354:3599:3848))
          (PORT CINY2 (3339:3339:3339)(3410:3410:3410))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x99y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2953_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1255:1434:1615)(1334:1517:1704))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2953_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2070:2302:2538)(2136:2357:2582))
          (PORT SR (3069:3328:3595)(3241:3484:3731))
          (PORT CINY2 (3618:3618:3618)(3692:3692:3692))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2953_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (597:675:754)(609:675:743))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2953_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2070:2302:2538)(2136:2357:2582))
          (PORT SR (3069:3328:3595)(3241:3484:3731))
          (PORT CINY2 (3618:3618:3618)(3692:3692:3692))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x112y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2955_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1471:1673:1880)(1530:1718:1911))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2955_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2140:2354:2572)(2208:2408:2612))
          (PORT SR (3251:3520:3797)(3374:3622:3873))
          (PORT CINY2 (4884:4884:4884)(4980:4980:4980))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x109y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2956_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1362:1509:1661)(1376:1504:1634))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2956_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1675:1835:1996)(1739:1883:2031))
          (PORT SR (3236:3494:3761)(3385:3626:3869))
          (PORT CINY2 (4605:4605:4605)(4698:4698:4698))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2956_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1034:1161:1291)(1019:1128:1240))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2956_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1675:1835:1996)(1739:1883:2031))
          (PORT SR (3236:3494:3761)(3385:3626:3869))
          (PORT CINY2 (4605:4605:4605)(4698:4698:4698))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x103y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2957_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1984:2201:2426)(2080:2290:2504))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2957_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1928:2111:2297)(1955:2119:2290))
          (PORT SR (2310:2474:2641)(2400:2530:2666))
          (PORT CINY2 (3933:3933:3933)(4002:4002:4002))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2957_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1079:1234:1392)(1121:1263:1407))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2957_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1928:2111:2297)(1955:2119:2290))
          (PORT SR (2310:2474:2641)(2400:2530:2666))
          (PORT CINY2 (3933:3933:3933)(4002:4002:4002))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x95y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2959_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1257:1434:1615)(1279:1455:1633))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2959_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1795:1959:2126)(1817:1957:2102))
          (PORT SR (3218:3484:3755)(3395:3643:3897))
          (PORT CINY2 (3246:3246:3246)(3316:3316:3316))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2959_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1674:1832:1992)(1722:1864:2009))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2959_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1795:1959:2126)(1817:1957:2102))
          (PORT SR (3218:3484:3755)(3395:3643:3897))
          (PORT CINY2 (3246:3246:3246)(3316:3316:3316))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x104y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2961_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1942:2189:2440)(2043:2285:2533))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2961_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1937:2136:2336)(2020:2209:2402))
          (PORT SR (2514:2701:2893)(2623:2780:2944))
          (PORT CINY2 (4026:4026:4026)(4096:4096:4096))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2961_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1322:1511:1703)(1342:1506:1676))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2961_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1937:2136:2336)(2020:2209:2402))
          (PORT SR (2514:2701:2893)(2623:2780:2944))
          (PORT CINY2 (4026:4026:4026)(4096:4096:4096))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x114y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2963_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1088:1210:1336)(1137:1259:1383))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2963_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2005:2194:2385)(2066:2239:2416))
          (PORT SR (3162:3416:3676)(3339:3576:3816))
          (PORT CINY2 (5013:5013:5013)(5102:5102:5102))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x110y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2964_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1212:1346:1484)(1275:1401:1529))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2964_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1676:1836:1998)(1740:1885:2034))
          (PORT SR (3239:3499:3765)(3389:3631:3877))
          (PORT CINY2 (4698:4698:4698)(4792:4792:4792))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x106y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2965_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1683:1893:2105)(1732:1922:2118))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2965_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1858:2044:2233)(1909:2081:2257))
          (PORT SR (2868:3079:3295)(2976:3167:3360))
          (PORT CINY2 (4269:4269:4269)(4350:4350:4350))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2965_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (922:1039:1157)(948:1054:1163))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2965_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1858:2044:2233)(1909:2081:2257))
          (PORT SR (2868:3079:3295)(2976:3167:3360))
          (PORT CINY2 (4269:4269:4269)(4350:4350:4350))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x98y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2966_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1603:1782:1967)(1656:1824:1996))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2966_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1889:2098:2310)(1935:2130:2328))
          (PORT SR (2886:3121:3364)(3038:3254:3474))
          (PORT CINY2 (3468:3468:3468)(3532:3532:3532))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2966_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (907:1030:1156)(904:1012:1124))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2966_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1889:2098:2310)(1935:2130:2328))
          (PORT SR (2886:3121:3364)(3038:3254:3474))
          (PORT CINY2 (3468:3468:3468)(3532:3532:3532))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x95y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2967_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1538:1734:1931)(1608:1782:1961))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2967_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1982:2172:2364)(2016:2182:2354))
          (PORT SR (2983:3221:3464)(3146:3364:3585))
          (PORT CINY2 (3189:3189:3189)(3250:3250:3250))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2967_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1494:1676:1862)(1564:1739:1917))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2967_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1982:2172:2364)(2016:2182:2354))
          (PORT SR (2983:3221:3464)(3146:3364:3585))
          (PORT CINY2 (3189:3189:3189)(3250:3250:3250))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x96y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2968_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1687:1902:2120)(1739:1933:2130))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2968_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1979:2167:2359)(2026:2193:2366))
          (PORT SR (3406:3695:3990)(3604:3879:4160))
          (PORT CINY2 (3396:3396:3396)(3476:3476:3476))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2968_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1486:1667:1853)(1505:1662:1824))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2968_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1979:2167:2359)(2026:2193:2366))
          (PORT SR (3406:3695:3990)(3604:3879:4160))
          (PORT CINY2 (3396:3396:3396)(3476:3476:3476))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x107y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2969_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1219:1380:1544)(1244:1392:1543))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2969_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1872:2059:2250)(1923:2096:2274))
          (PORT SR (2857:3097:3342)(3017:3243:3472))
          (PORT CINY2 (4362:4362:4362)(4444:4444:4444))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2969_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1382:1555:1729)(1413:1568:1725))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2969_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1872:2059:2250)(1923:2096:2274))
          (PORT SR (2857:3097:3342)(3017:3243:3472))
          (PORT CINY2 (4362:4362:4362)(4444:4444:4444))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x110y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2970_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1387:1564:1746)(1458:1623:1791))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2970_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1676:1836:1998)(1740:1885:2034))
          (PORT SR (3239:3499:3765)(3389:3631:3877))
          (PORT CINY2 (4698:4698:4698)(4792:4792:4792))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x109y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2971_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1280:1422:1567)(1341:1469:1601))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2971_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2232:2465:2703)(2324:2549:2781))
          (PORT SR (3219:3507:3800)(3420:3703:3989))
          (PORT CINY2 (4662:4662:4662)(4764:4764:4764))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x92y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2976_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1688:1869:2055)(1738:1904:2078))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2976_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2355:2617:2883)(2438:2682:2932))
          (PORT SR (3205:3464:3731)(3384:3626:3871))
          (PORT CINY2 (2967:2967:2967)(3034:3034:3034))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2976_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1037:1187:1339)(1052:1191:1332))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2976_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2355:2617:2883)(2438:2682:2932))
          (PORT SR (3205:3464:3731)(3384:3626:3871))
          (PORT CINY2 (2967:2967:2967)(3034:3034:3034))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x139y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2978_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1377:1538:1703)(1404:1541:1683))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2978_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (749:832:917)(740:810:881))
          (PORT SR (3177:3465:3760)(3305:3565:3829))
          (PORT CINY2 (7965:7965:7965)(8178:8178:8178))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x138y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2979_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1544:1759:1979)(1609:1801:1998))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2979_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1203:1363:1528)(1232:1375:1522))
          (PORT SR (3013:3269:3531)(3162:3396:3634))
          (PORT CINY2 (8043:8043:8043)(8282:8282:8282))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x138y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2980_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1449:1636:1828)(1504:1682:1865))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2980_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1206:1365:1529)(1236:1380:1527))
          (PORT SR (3034:3287:3546)(3207:3448:3693))
          (PORT CINY2 (8100:8100:8100)(8348:8348:8348))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x135y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2981_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1534:1726:1922)(1549:1725:1903))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2981_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1087:1210:1336)(1120:1242:1365))
          (PORT SR (3064:3320:3581)(3221:3464:3711))
          (PORT CINY2 (7707:7707:7707)(7934:7934:7934))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x135y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2982_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1394:1574:1758)(1433:1592:1756))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2982_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (727:818:912)(715:797:881))
          (PORT SR (3758:4116:4484)(3973:4320:4671))
          (PORT CINY2 (7479:7479:7479)(7670:7670:7670))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x131y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2983_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1583:1771:1964)(1636:1806:1981))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2983_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1193:1340:1491)(1163:1288:1418))
          (PORT SR (3589:3910:4239)(3774:4082:4398))
          (PORT CINY2 (6993:6993:6993)(7162:7162:7162))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x134y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2984_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1948:2194:2446)(2035:2276:2522))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2984_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (588:648:711)(554:601:649))
          (PORT SR (3110:3363:3622)(3281:3518:3760))
          (PORT CINY2 (7500:7500:7500)(7708:7708:7708))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x124y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2985_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1097:1219:1342)(1150:1268:1389))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2985_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1777:1948:2124)(1800:1951:2108))
          (PORT SR (2895:3133:3378)(3029:3243:3461))
          (PORT CINY2 (6342:6342:6342)(6504:6504:6504))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x140y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2986_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1879:2100:2328)(1932:2147:2366))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2986_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1389:1554:1724)(1405:1555:1710))
          (PORT SR (2871:3108:3352)(3016:3225:3436))
          (PORT CINY2 (8229:8229:8229)(8470:8470:8470))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x140y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2987_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (743:861:981)(758:863:970))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2987_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1623:1773:1929)(1650:1790:1932))
          (PORT SR (3982:4351:4728)(4236:4596:4965))
          (PORT CINY2 (8286:8286:8286)(8536:8536:8536))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x133y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2988_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2663:2972:3289)(2868:3165:3468))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2988_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1886:2127:2378)(1983:2206:2432))
          (PORT SR (3178:3456:3741)(3343:3603:3868))
          (PORT CINY2 (7521:7521:7521)(7746:7746:7746))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x136y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2989_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1294:1445:1599)(1307:1447:1588))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2989_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1466:1608:1755)(1478:1606:1734))
          (PORT SR (3040:3294:3554)(3205:3447:3693))
          (PORT CINY2 (7800:7800:7800)(8028:8028:8028))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x138y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2990_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1037:1187:1340)(1048:1190:1334))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2990_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1109:1257:1409)(1125:1268:1412))
          (PORT SR (3078:3331:3592)(3224:3456:3692))
          (PORT CINY2 (7587:7587:7587)(7754:7754:7754))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x124y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2991_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1480:1651:1827)(1550:1713:1878))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2991_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3387:3732:4088)(3574:3902:4235))
          (PORT SR (3224:3511:3809)(3336:3594:3859))
          (PORT CINY2 (6057:6057:6057)(6174:6174:6174))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x138y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2992_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (899:1034:1170)(906:1025:1146))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2992_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1086:1208:1333)(1087:1197:1310))
          (PORT SR (3357:3669:3988)(3496:3782:4073))
          (PORT CINY2 (7815:7815:7815)(8018:8018:8018))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x133y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2993_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (595:666:739)(585:642:701))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2993_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2057:2282:2516)(2170:2384:2602))
          (PORT SR (2921:3152:3390)(3067:3285:3505))
          (PORT CINY2 (7122:7122:7122)(7284:7284:7284))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x135y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2994_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2405:2702:3008)(2491:2759:3036))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2994_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1590:1751:1919)(1662:1815:1971))
          (PORT SR (3077:3333:3592)(3233:3469:3710))
          (PORT CINY2 (7935:7935:7935)(8198:8198:8198))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x134y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2995_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1113:1251:1391)(1176:1304:1434))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2995_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1423:1562:1707)(1474:1602:1732))
          (PORT SR (3176:3449:3727)(3335:3586:3847))
          (PORT CINY2 (7842:7842:7842)(8104:8104:8104))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x134y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2996_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (705:808:913)(696:784:874))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2996_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1423:1562:1707)(1474:1602:1732))
          (PORT SR (3176:3449:3727)(3335:3586:3847))
          (PORT CINY2 (7842:7842:7842)(8104:8104:8104))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x133y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2997_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2137:2383:2633)(2218:2457:2702))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2997_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1367:1505:1646)(1408:1536:1668))
          (PORT SR (2856:3090:3329)(3005:3225:3447))
          (PORT CINY2 (7578:7578:7578)(7812:7812:7812))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x132y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2998_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (961:1074:1188)(964:1068:1177))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2998_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (942:1041:1143)(950:1035:1124))
          (PORT SR (3128:3411:3701)(3262:3526:3794))
          (PORT CINY2 (7314:7314:7314)(7520:7520:7520))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x126y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2999_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1258:1397:1539)(1309:1434:1564))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2999_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1631:1844:2060)(1653:1846:2043))
          (PORT SR (3300:3592:3894)(3445:3718:3996))
          (PORT CINY2 (6414:6414:6414)(6560:6560:6560))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x128y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3000_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1559:1744:1933)(1615:1793:1976))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3000_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1465:1635:1811)(1504:1654:1809))
          (PORT SR (3194:3461:3737)(3368:3625:3885))
          (PORT CINY2 (6828:6828:6828)(7012:7012:7012))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x124y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3001_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1373:1533:1695)(1397:1534:1675))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3001_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1906:2128:2354)(1966:2174:2386))
          (PORT SR (2591:2783:2983)(2709:2882:3057))
          (PORT CINY2 (6285:6285:6285)(6438:6438:6438))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x137y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3002_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1406:1582:1761)(1455:1612:1773))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3002_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1069:1207:1348)(1121:1259:1399))
          (PORT SR (3393:3702:4020)(3578:3869:4163))
          (PORT CINY2 (7779:7779:7779)(7990:7990:7990))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x139y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3003_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1719:1920:2122)(1807:1987:2172))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3003_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1241:1388:1538)(1230:1356:1486))
          (PORT SR (3246:3534:3830)(3416:3683:3952))
          (PORT CINY2 (8022:8022:8022)(8244:8244:8244))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x137y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3004_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1903:2141:2384)(1951:2160:2374))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3004_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (875:982:1093)(889:996:1105))
          (PORT SR (3522:3857:4199)(3672:3984:4301))
          (PORT CINY2 (7665:7665:7665)(7858:7858:7858))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x134y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3005_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1719:1960:2207)(1764:1988:2215))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3005_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1242:1404:1569)(1246:1390:1540))
          (PORT SR (3199:3479:3765)(3358:3620:3887))
          (PORT CINY2 (7614:7614:7614)(7840:7840:7840))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x136y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3006_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1262:1435:1611)(1239:1378:1520))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3006_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1277:1413:1553)(1267:1391:1518))
          (PORT SR (3125:3379:3638)(3281:3520:3764))
          (PORT CINY2 (7572:7572:7572)(7764:7764:7764))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x131y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3007_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1723:1918:2118)(1787:1958:2132))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3007_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1439:1600:1769)(1450:1602:1757))
          (PORT SR (3069:3321:3582)(3234:3477:3723))
          (PORT CINY2 (6879:6879:6879)(7030:7030:7030))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x136y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3008_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1417:1582:1749)(1466:1615:1765))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3008_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1262:1425:1591)(1260:1405:1556))
          (PORT SR (3254:3529:3810)(3419:3674:3936))
          (PORT CINY2 (7686:7686:7686)(7896:7896:7896))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x128y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3009_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1703:1891:2084)(1789:1961:2136))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3009_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1472:1661:1856)(1524:1699:1877))
          (PORT SR (3006:3242:3486)(3158:3371:3588))
          (PORT CINY2 (6600:6600:6600)(6748:6748:6748))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x70y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3010_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1481:1663:1849)(1558:1737:1918))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3010_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3111:3375:3644)(3266:3502:3744))
          (PORT CINY2 (1890:1890:1890)(2088:2088:2088))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x70y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3011_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1457:1620:1786)(1518:1673:1830))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3011_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2783:2995:3212)(2934:3118:3308))
          (PORT CINY2 (2175:2175:2175)(2418:2418:2418))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x69y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3013_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1474:1639:1809)(1549:1695:1843))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3013_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2819:3041:3266)(2966:3159:3358))
          (PORT CINY2 (1854:1854:1854)(2060:2060:2060))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x68y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3014_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1593:1802:2013)(1650:1843:2043))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3014_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2980:3218:3462)(3136:3350:3572))
          (PORT CINY2 (1932:1932:1932)(2164:2164:2164))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x66y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3015_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1077:1200:1325)(1135:1252:1371))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3015_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2862:3077:3295)(3004:3188:3379))
          (PORT CINY2 (1575:1575:1575)(1778:1778:1778))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x69y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3016_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1419:1585:1753)(1478:1633:1792))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3016_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3284:3570:3863)(3454:3713:3977))
          (PORT CINY2 (1968:1968:1968)(2192:2192:2192))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x72y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3017_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1556:1735:1917)(1613:1779:1949))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3017_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2963:3196:3437)(3116:3324:3539))
          (PORT CINY2 (2304:2304:2304)(2540:2540:2540))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3017_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1893:2084:2279)(1977:2163:2353))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3017_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2963:3196:3437)(3116:3324:3539))
          (PORT CINY2 (2304:2304:2304)(2540:2540:2540))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x128y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3018_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1288:1434:1582)(1344:1478:1613))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3018_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2436:2659:2887)(2545:2743:2948))
          (PORT CINY2 (8538:8538:8538)(8992:8992:8992))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x124y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3019_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (993:1110:1229)(1021:1126:1234))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3019_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2269:2472:2680)(2368:2553:2742))
          (PORT CINY2 (8052:8052:8052)(8484:8484:8484))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x124y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3021_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1519:1716:1914)(1619:1806:1995))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3021_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2623:2872:3124)(2761:2989:3223))
          (PORT CINY2 (7995:7995:7995)(8418:8418:8418))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x125y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3022_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1382:1556:1734)(1463:1634:1809))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3022_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2813:3086:3362)(2971:3225:3486))
          (PORT CINY2 (8145:8145:8145)(8578:8578:8578))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x123y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3023_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1599:1804:2015)(1636:1826:2020))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3023_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2640:2884:3132)(2797:3027:3262))
          (PORT CINY2 (7959:7959:7959)(8390:8390:8390))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x118y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3024_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1670:1891:2118)(1727:1938:2155))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3024_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2839:3077:3320)(3005:3223:3448))
          (PORT CINY2 (6525:6525:6525)(6798:6798:6798))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x109y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3025_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2405:2745:3092)(2508:2847:3190))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3025_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2471:2732:3000)(2567:2805:3049))
          (PORT CINY2 (5916:5916:5916)(6216:6216:6216))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3025_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2079:2337:2601)(2185:2446:2712))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3025_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2471:2732:3000)(2567:2805:3049))
          (PORT CINY2 (5916:5916:5916)(6216:6216:6216))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x140y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3026_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1339:1493:1653)(1376:1516:1658))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3026_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2823:3087:3356)(2936:3168:3404))
          (PORT CINY2 (8742:8742:8742)(9064:9064:9064))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x136y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3027_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1406:1604:1804)(1452:1638:1830))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3027_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3288:3596:3913)(3496:3803:4117))
          (PORT CINY2 (8769:8769:8769)(9150:9150:9150))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x135y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3029_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1266:1422:1581)(1285:1427:1572))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3029_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2793:3052:3319)(2939:3183:3432))
          (PORT CINY2 (8733:8733:8733)(9122:9122:9122))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x135y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3030_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1951:2171:2397)(2061:2279:2502))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3030_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3522:3865:4219)(3721:4057:4398))
          (PORT CINY2 (8505:8505:8505)(8858:8858:8858))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x136y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3031_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2085:2279:2478)(2134:2308:2488))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3031_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3301:3599:3904)(3491:3771:4060))
          (PORT CINY2 (8427:8427:8427)(8754:8754:8754))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x135y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3032_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1834:2085:2341)(1876:2101:2332))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3032_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2927:3189:3457)(3094:3345:3601))
          (PORT CINY2 (8562:8562:8562)(8924:8924:8924))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x127y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3033_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1779:2011:2247)(1864:2085:2310))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3033_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2739:2985:3238)(2887:3113:3344))
          (PORT CINY2 (7818:7818:7818)(8172:8172:8172))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3033_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1526:1713:1903)(1554:1730:1909))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3033_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2739:2985:3238)(2887:3113:3344))
          (PORT CINY2 (7818:7818:7818)(8172:8172:8172))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x79y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3034_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1486:1643:1802)(1550:1687:1827))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3034_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2703:2962:3226)(2857:3103:3354))
          (PORT CINY2 (4095:4095:4095)(4518:4518:4518))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x79y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3035_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1542:1715:1894)(1606:1767:1931))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3035_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2497:2729:2966)(2630:2843:3061))
          (PORT CINY2 (3981:3981:3981)(4386:4386:4386))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x72y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3037_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1807:2008:2213)(1904:2092:2284))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3037_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2574:2791:3016)(2703:2898:3099))
          (PORT CINY2 (3216:3216:3216)(3596:3596:3596))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x80y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3038_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1712:1911:2113)(1770:1948:2130))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3038_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2961:3250:3543)(3140:3413:3691))
          (PORT CINY2 (3960:3960:3960)(4348:4348:4348))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x82y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3039_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1369:1525:1685)(1427:1566:1708))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3039_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2594:2840:3089)(2732:2957:3188))
          (PORT CINY2 (4089:4089:4089)(4470:4470:4470))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x71y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3040_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1519:1688:1859)(1578:1737:1900))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3040_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2542:2766:2994)(2657:2852:3051))
          (PORT CINY2 (2952:2952:2952)(3304:3304:3304))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x79y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3041_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1709:1893:2081)(1802:1984:2170))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3041_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2230:2432:2639)(2319:2493:2672))
          (PORT CINY2 (3924:3924:3924)(4320:4320:4320))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3041_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1762:1972:2187)(1788:1975:2165))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3041_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2230:2432:2639)(2319:2493:2672))
          (PORT CINY2 (3924:3924:3924)(4320:4320:4320))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x140y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3042_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1683:1914:2150)(1718:1929:2144))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3042_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1680:1859:2045)(1732:1910:2093))
          (PORT SR (3069:3333:3604)(3219:3458:3699))
          (PORT CINY2 (8172:8172:8172)(8404:8404:8404))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x137y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3043_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1442:1609:1780)(1533:1693:1855))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3043_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1496:1675:1858)(1559:1739:1922))
          (PORT SR (2858:3088:3323)(3008:3223:3441))
          (PORT CINY2 (7950:7950:7950)(8188:8188:8188))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x140y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3044_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2268:2547:2831)(2368:2630:2898))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3044_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1677:1857:2044)(1732:1908:2090))
          (PORT SR (3370:3682:4002)(3518:3806:4099))
          (PORT CINY2 (8115:8115:8115)(8338:8338:8338))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x138y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3045_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (973:1090:1207)(1006:1112:1218))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3045_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1338:1473:1613)(1352:1479:1611))
          (PORT SR (3438:3751:4073)(3623:3918:4216))
          (PORT CINY2 (7872:7872:7872)(8084:8084:8084))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x135y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3046_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (978:1116:1259)(977:1094:1213))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3046_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (723:816:912)(715:795:877))
          (PORT SR (3247:3521:3805)(3414:3672:3935))
          (PORT CINY2 (7365:7365:7365)(7538:7538:7538))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x120y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3047_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1386:1552:1723)(1405:1554:1706))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3047_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1922:2121:2325)(2002:2185:2371))
          (PORT SR (2873:3104:3344)(2966:3174:3385))
          (PORT CINY2 (5742:5742:5742)(5864:5864:5864))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x140y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3048_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1393:1538:1683)(1448:1580:1715))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3048_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1528:1687:1852)(1558:1710:1868))
          (PORT SR (3936:4289:4654)(4156:4495:4841))
          (PORT CINY2 (8058:8058:8058)(8272:8272:8272))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x118y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3049_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1464:1639:1817)(1483:1650:1820))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3049_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1590:1737:1888)(1657:1793:1931))
          (PORT SR (3031:3285:3547)(3143:3376:3612))
          (PORT CINY2 (5499:5499:5499)(5610:5610:5610))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x121y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3050_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2097:2322:2554)(2132:2325:2523))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3050_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (591:660:730)(568:632:697))
          (PORT SR (2562:2752:2946)(2676:2843:3014))
          (PORT CINY2 (6234:6234:6234)(6420:6420:6420))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x120y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3051_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2124:2354:2589)(2233:2455:2680))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3051_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1228:1365:1506)(1255:1382:1513))
          (PORT SR (2511:2703:2897)(2627:2790:2958))
          (PORT CINY2 (6597:6597:6597)(6854:6854:6854))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x122y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3052_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1813:2001:2193)(1901:2077:2258))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3052_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1981:2182:2388)(2059:2253:2452))
          (PORT SR (3067:3327:3595)(3181:3421:3666))
          (PORT CINY2 (5871:5871:5871)(5986:5986:5986))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x118y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3053_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1665:1865:2071)(1693:1868:2045))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3053_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1069:1178:1291)(1084:1189:1296))
          (PORT SR (2602:2812:3026)(2721:2902:3090))
          (PORT CINY2 (6411:6411:6411)(6666:6666:6666))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x125y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3054_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1553:1724:1897)(1618:1774:1935))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3054_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1982:2217:2458)(1974:2181:2390))
          (PORT SR (3039:3302:3575)(3139:3370:3607))
          (PORT CINY2 (6207:6207:6207)(6334:6334:6334))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x119y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3055_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1494:1641:1790)(1537:1665:1796))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3055_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1455:1626:1803)(1471:1628:1788))
          (PORT SR (3374:3686:4009)(3512:3798:4091))
          (PORT CINY2 (5763:5763:5763)(5902:5902:5902))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x118y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3056_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1457:1599:1743)(1521:1648:1778))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3056_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1099:1219:1342)(1096:1205:1316))
          (PORT SR (2938:3180:3426)(3079:3301:3526))
          (PORT CINY2 (5841:5841:5841)(6006:6006:6006))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x116y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3057_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1909:2084:2262)(1957:2105:2256))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3057_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1450:1618:1790)(1477:1639:1804))
          (PORT SR (3294:3584:3878)(3462:3738:4017))
          (PORT CINY2 (5541:5541:5541)(5686:5686:5686))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x120y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3058_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1795:1989:2188)(1867:2034:2206))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3058_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1265:1430:1598)(1310:1466:1624))
          (PORT SR (2742:2957:3176)(2872:3066:3265))
          (PORT CINY2 (6084:6084:6084)(6260:6260:6260))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x118y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3059_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1783:1981:2185)(1865:2043:2225))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3059_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (931:1054:1179)(926:1033:1142))
          (PORT SR (2791:3028:3269)(2926:3135:3353))
          (PORT CINY2 (6354:6354:6354)(6600:6600:6600))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x122y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3060_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1674:1870:2068)(1746:1926:2109))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3060_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1356:1537:1721)(1338:1496:1656))
          (PORT SR (2896:3135:3381)(3026:3242:3461))
          (PORT CINY2 (6042:6042:6042)(6184:6184:6184))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x120y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3061_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1559:1747:1939)(1635:1806:1984))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3061_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1410:1595:1785)(1423:1597:1774))
          (PORT SR (2980:3245:3512)(3125:3364:3609))
          (PORT CINY2 (6483:6483:6483)(6722:6722:6722))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x114y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3062_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1326:1490:1658)(1366:1517:1671))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3062_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1680:1882:2088)(1739:1931:2128))
          (PORT SR (3015:3274:3542)(3130:3370:3614))
          (PORT CINY2 (5127:5127:5127)(5234:5234:5234))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x121y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3063_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1743:1949:2158)(1827:2021:2222))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3063_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1349:1530:1713)(1330:1488:1647))
          (PORT SR (2860:3097:3341)(2992:3205:3421))
          (PORT CINY2 (5949:5949:5949)(6090:6090:6090))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x121y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3064_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1741:1945:2152)(1851:2050:2255))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3064_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1406:1567:1731)(1408:1555:1704))
          (PORT SR (3727:4085:4455)(3913:4251:4597))
          (PORT CINY2 (6063:6063:6063)(6222:6222:6222))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x115y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3065_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1592:1790:1991)(1623:1795:1971))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3065_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1284:1426:1571)(1274:1395:1519))
          (PORT SR (3160:3452:3751)(3326:3600:3879))
          (PORT CINY2 (5733:5733:5733)(5922:5922:5922))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x140y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3066_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1565:1782:2004)(1638:1844:2054))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3066_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1637:1809:1987)(1719:1889:2063))
          (PORT SR (3397:3698:4005)(3609:3906:4207))
          (PORT CINY2 (8400:8400:8400)(8668:8668:8668))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x136y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3067_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1531:1742:1956)(1614:1814:2017))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3067_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2133:2397:2669)(2240:2492:2749))
          (PORT SR (3208:3487:3773)(3375:3636:3903))
          (PORT CINY2 (7914:7914:7914)(8160:8160:8160))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x136y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3068_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1838:2073:2312)(1939:2169:2404))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3068_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2133:2397:2669)(2240:2492:2749))
          (PORT SR (3208:3487:3773)(3375:3636:3903))
          (PORT CINY2 (7914:7914:7914)(8160:8160:8160))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x137y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3069_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1173:1333:1498)(1164:1301:1441))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3069_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1988:2191:2402)(2045:2238:2437))
          (PORT SR (3180:3459:3745)(3342:3602:3866))
          (PORT CINY2 (7893:7893:7893)(8122:8122:8122))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x131y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3070_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1270:1444:1620)(1304:1473:1644))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3070_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1654:1835:2021)(1662:1833:2007))
          (PORT SR (3352:3632:3920)(3550:3812:4078))
          (PORT CINY2 (7107:7107:7107)(7294:7294:7294))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x130y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3071_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1327:1499:1675)(1363:1535:1710))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3071_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1461:1642:1826)(1504:1672:1844))
          (PORT SR (3516:3822:4140)(3682:3968:4258))
          (PORT CINY2 (6786:6786:6786)(6936:6936:6936))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x126y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3072_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1055:1181:1310)(1079:1190:1302))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3072_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1308:1468:1632)(1327:1475:1629))
          (PORT SR (3271:3558:3853)(3449:3718:3993))
          (PORT CINY2 (6642:6642:6642)(6824:6824:6824))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x128y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3073_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1181:1329:1479)(1216:1348:1482))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3073_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1634:1849:2067)(1687:1898:2113))
          (PORT SR (3676:4016:4368)(3865:4192:4525))
          (PORT CINY2 (6714:6714:6714)(6880:6880:6880))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x120y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3074_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1989:2227:2468)(2028:2233:2442))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3074_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (584:654:726)(570:632:697))
          (PORT SR (2808:3042:3283)(2904:3114:3327))
          (PORT CINY2 (6198:6198:6198)(6392:6392:6392))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x116y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3075_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1782:1991:2205)(1888:2082:2281))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3075_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1450:1612:1777)(1506:1655:1810))
          (PORT SR (2773:3013:3257)(2906:3118:3338))
          (PORT CINY2 (6282:6282:6282)(6544:6544:6544))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x124y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3076_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1893:2101:2315)(1986:2185:2385))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3076_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1844:2058:2276)(1918:2127:2342))
          (PORT SR (3092:3353:3620)(3238:3477:3723))
          (PORT CINY2 (6399:6399:6399)(6570:6570:6570))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x119y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3077_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1565:1745:1930)(1649:1818:1990))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3077_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1207:1343:1483)(1249:1375:1504))
          (PORT SR (2694:2911:3130)(2824:3015:3211))
          (PORT CINY2 (6447:6447:6447)(6694:6694:6694))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x121y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3078_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1422:1588:1755)(1506:1666:1829))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3078_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1185:1324:1466)(1235:1373:1515))
          (PORT SR (3077:3341:3612)(3218:3461:3708))
          (PORT CINY2 (5892:5892:5892)(6024:6024:6024))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x116y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3079_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1362:1525:1692)(1429:1582:1738))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3079_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1842:2061:2284)(1885:2084:2289))
          (PORT SR (2723:2942:3169)(2848:3050:3255))
          (PORT CINY2 (5484:5484:5484)(5620:5620:5620))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x117y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3080_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1947:2191:2439)(1989:2208:2432))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3080_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2005:2265:2533)(2085:2322:2563))
          (PORT SR (2793:3036:3285)(2928:3146:3368))
          (PORT CINY2 (6033:6033:6033)(6242:6242:6242))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x119y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3081_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2188:2420:2657)(2262:2491:2728))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3081_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (579:648:718)(568:629:693))
          (PORT SR (2759:2977:3199)(2886:3081:3279))
          (PORT CINY2 (5991:5991:5991)(6166:6166:6166))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x139y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3082_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1815:2072:2331)(1887:2126:2372))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3082_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1915:2126:2341)(1965:2160:2359))
          (PORT SR (3796:4141:4494)(4031:4365:4707))
          (PORT CINY2 (8136:8136:8136)(8376:8376:8376))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x137y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3083_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1068:1201:1336)(1082:1204:1329))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3083_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1548:1736:1927)(1621:1805:1994))
          (PORT SR (3162:3472:3791)(3299:3584:3874))
          (PORT CINY2 (8349:8349:8349)(8650:8650:8650))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x135y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3084_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1261:1433:1610)(1305:1463:1624))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3084_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (922:1043:1166)(933:1043:1155))
          (PORT SR (3182:3459:3744)(3352:3612:3877))
          (PORT CINY2 (7821:7821:7821)(8066:8066:8066))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x142y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3085_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1372:1539:1709)(1429:1599:1771))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3085_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1189:1328:1471)(1229:1359:1492))
          (PORT SR (4335:4738:5154)(4597:4991:5393))
          (PORT CINY2 (8358:8358:8358)(8592:8592:8592))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x134y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3086_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (582:663:745)(595:672:750))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3086_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (927:1046:1168)(945:1056:1169))
          (PORT SR (3117:3373:3636)(3285:3530:3778))
          (PORT CINY2 (7272:7272:7272)(7444:7444:7444))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x132y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3087_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (580:650:721)(587:647:710))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3087_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1615:1827:2044)(1660:1861:2066))
          (PORT SR (3424:3724:4033)(3601:3888:4180))
          (PORT CINY2 (6915:6915:6915)(7058:7058:7058))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x133y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3088_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (840:950:1063)(844:937:1031))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3088_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1557:1748:1943)(1611:1799:1990))
          (PORT SR (3167:3438:3715)(3327:3577:3836))
          (PORT CINY2 (7749:7749:7749)(8010:8010:8010))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x136y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3089_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1062:1200:1340)(1039:1155:1273))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3089_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2040:2243:2451)(2104:2293:2487))
          (PORT SR (3432:3730:4038)(3622:3907:4198))
          (PORT CINY2 (7515:7515:7515)(7698:7698:7698))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x113y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3090_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1482:1642:1806)(1505:1644:1789))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3090_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1898:2164:2438)(1962:2211:2466))
          (PORT SR (3180:3462:3753)(3306:3572:3842))
          (PORT CINY2 (4977:4977:4977)(5074:5074:5074))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x114y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3091_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1337:1486:1636)(1408:1543:1681))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3091_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (964:1070:1179)(996:1097:1200))
          (PORT SR (2835:3074:3322)(2960:3176:3395))
          (PORT CINY2 (5298:5298:5298)(5432:5432:5432))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x113y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3092_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1402:1565:1733)(1419:1561:1707))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3092_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1358:1534:1715)(1360:1523:1689))
          (PORT SR (3844:4221:4607)(4028:4397:4772))
          (PORT CINY2 (5205:5205:5205)(5338:5338:5338))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x115y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3093_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1681:1845:2013)(1762:1916:2072))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3093_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (909:1035:1163)(898:1007:1118))
          (PORT SR (3467:3781:4100)(3649:3953:4260))
          (PORT CINY2 (5391:5391:5391)(5526:5526:5526))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x106y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3094_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1594:1809:2029)(1643:1840:2040))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3094_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1258:1426:1597)(1294:1457:1624))
          (PORT SR (2674:2890:3111)(2814:3013:3215))
          (PORT CINY2 (4212:4212:4212)(4284:4284:4284))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x101y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3095_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1562:1746:1934)(1640:1814:1989))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3095_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2266:2531:2802)(2308:2554:2808))
          (PORT SR (2387:2590:2801)(2473:2654:2838))
          (PORT CINY2 (3804:3804:3804)(3880:3880:3880))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x115y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3096_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2169:2451:2737)(2267:2529:2797))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3096_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (909:1035:1163)(898:1007:1118))
          (PORT SR (3467:3781:4100)(3649:3953:4260))
          (PORT CINY2 (5391:5391:5391)(5526:5526:5526))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x105y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3097_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1498:1721:1948)(1542:1746:1953))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3097_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2070:2308:2552)(2107:2321:2544))
          (PORT SR (2478:2661:2847)(2617:2779:2948))
          (PORT CINY2 (4347:4347:4347)(4454:4454:4454))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x91y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3098_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (927:1063:1201)(947:1072:1201))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3098_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1795:1980:2167)(1872:2041:2216))
          (PORT SR (3397:3699:4013)(3557:3844:4135))
          (PORT CINY2 (3216:3216:3216)(3336:3336:3336))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x99y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3099_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1888:2131:2377)(1970:2196:2424))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3099_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (599:661:725)(578:632:687))
          (PORT SR (2355:2577:2805)(2460:2659:2863))
          (PORT CINY2 (4815:4815:4815)(5078:5078:5078))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x92y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3100_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1537:1753:1969)(1579:1765:1954))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3100_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1675:1864:2056)(1717:1886:2061))
          (PORT SR (2677:2897:3124)(2797:3000:3208))
          (PORT CINY2 (3252:3252:3252)(3364:3364:3364))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x88y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3101_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1566:1751:1941)(1656:1837:2021))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3101_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1264:1407:1552)(1292:1423:1558))
          (PORT SR (2777:3020:3267)(2912:3128:3348))
          (PORT CINY2 (3678:3678:3678)(3912:3912:3912))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x84y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3102_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1319:1483:1650)(1387:1542:1702))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3102_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2196:2417:2642)(2249:2449:2654))
          (PORT SR (3042:3280:3525)(3187:3398:3611))
          (PORT CINY2 (2109:2109:2109)(2150:2150:2150))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x83y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3103_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1496:1677:1859)(1574:1741:1912))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3103_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2208:2433:2662)(2260:2462:2669))
          (PORT SR (3051:3290:3536)(3194:3406:3620))
          (PORT CINY2 (2016:2016:2016)(2056:2056:2056))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x86y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3104_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1254:1422:1595)(1284:1451:1620))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3104_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2401:2622:2848)(2494:2701:2913))
          (PORT SR (4060:4435:4824)(4291:4659:5034))
          (PORT CINY2 (2922:2922:2922)(3064:3064:3064))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x84y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3105_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1035:1183:1334)(1038:1170:1306))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3105_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2451:2701:2955)(2539:2774:3015))
          (PORT SR (3286:3545:3812)(3470:3712:3958))
          (PORT CINY2 (2223:2223:2223)(2282:2282:2282))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x122y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3106_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1944:2134:2329)(2030:2205:2381))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3106_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1556:1714:1876)(1569:1704:1843))
          (PORT SR (2311:2514:2720)(2401:2578:2758))
          (PORT CINY2 (7239:7239:7239)(7570:7570:7570))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x132y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3107_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (656:740:825)(648:716:786))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3107_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1833:2003:2176)(1929:2082:2241))
          (PORT SR (2853:3104:3363)(2990:3214:3443))
          (PORT CINY2 (8226:8226:8226)(8576:8576:8576))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x123y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3108_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1569:1735:1904)(1611:1758:1909))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3108_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1319:1446:1575)(1366:1490:1617))
          (PORT SR (2471:2687:2910)(2558:2750:2945))
          (PORT CINY2 (7161:7161:7161)(7466:7466:7466))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x121y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3109_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1574:1752:1934)(1648:1813:1980))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3109_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1645:1811:1979)(1742:1898:2059))
          (PORT SR (2341:2539:2742)(2454:2633:2814))
          (PORT CINY2 (7203:7203:7203)(7542:7542:7542))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x134y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3110_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1497:1684:1874)(1522:1683:1847))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3110_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1322:1422:1523)(1365:1448:1533))
          (PORT SR (3133:3410:3692)(3289:3544:3807))
          (PORT CINY2 (8070:8070:8070)(8368:8368:8368))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x119y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3111_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1318:1461:1607)(1381:1510:1643))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3111_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1288:1424:1560)(1310:1431:1555))
          (PORT SR (2792:3030:3273)(2940:3158:3383))
          (PORT CINY2 (6618:6618:6618)(6892:6892:6892))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x109y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3112_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1312:1464:1621)(1310:1448:1592))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3112_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1739:1963:2191)(1741:1936:2137))
          (PORT SR (1984:2158:2336)(2064:2217:2373))
          (PORT CINY2 (6030:6030:6030)(6348:6348:6348))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x108y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3113_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1393:1601:1813)(1463:1652:1844))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3113_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1996:2208:2423)(2051:2246:2446))
          (PORT SR (2693:2937:3190)(2824:3051:3282))
          (PORT CINY2 (4911:4911:4911)(5066:5066:5066))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x132y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3114_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1372:1543:1717)(1401:1556:1715))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3114_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1615:1764:1915)(1703:1838:1978))
          (PORT SR (2765:2993:3226)(2916:3126:3342))
          (PORT CINY2 (7941:7941:7941)(8246:8246:8246))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x132y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3115_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (913:1042:1174)(932:1048:1166))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3115_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1615:1764:1915)(1703:1838:1978))
          (PORT SR (2765:2993:3226)(2916:3126:3342))
          (PORT CINY2 (7941:7941:7941)(8246:8246:8246))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x132y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3116_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1888:2147:2407)(1980:2226:2480))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3116_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1818:1983:2150)(1917:2066:2219))
          (PORT SR (2511:2721:2937)(2634:2829:3028))
          (PORT CINY2 (8169:8169:8169)(8510:8510:8510))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x132y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3117_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1740:1956:2176)(1785:1980:2181))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3117_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1785:1962:2142)(1874:2030:2191))
          (PORT SR (3232:3515:3803)(3431:3694:3964))
          (PORT CINY2 (8112:8112:8112)(8444:8444:8444))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x130y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3118_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1640:1829:2021)(1702:1870:2042))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3118_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2215:2433:2652)(2347:2545:2751))
          (PORT SR (3154:3428:3709)(3309:3556:3806))
          (PORT CINY2 (7242:7242:7242)(7464:7464:7464))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x126y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3119_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1187:1345:1507)(1251:1400:1552))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3119_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2202:2421:2644)(2309:2518:2732))
          (PORT SR (2812:3032:3259)(2947:3150:3355))
          (PORT CINY2 (6528:6528:6528)(6692:6692:6692))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x127y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3120_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (702:803:906)(706:799:894))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3120_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1607:1752:1900)(1678:1815:1957))
          (PORT SR (3175:3475:3782)(3331:3608:3889))
          (PORT CINY2 (7533:7533:7533)(7842:7842:7842))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x115y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3121_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1532:1711:1892)(1595:1753:1914))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3121_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1822:2017:2214)(1845:2010:2177))
          (PORT SR (2646:2863:3085)(2753:2941:3135))
          (PORT CINY2 (5676:5676:5676)(5856:5856:5856))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x99y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3122_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1036:1169:1303)(1061:1185:1310))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3122_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1118:1241:1366)(1169:1290:1415))
          (PORT SR (2092:2309:2531)(2173:2365:2560))
          (PORT CINY2 (5043:5043:5043)(5342:5342:5342))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x102y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3123_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1046:1184:1326)(1037:1152:1270))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3123_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1437:1581:1727)(1451:1578:1709))
          (PORT SR (2303:2545:2792)(2414:2636:2861))
          (PORT CINY2 (5493:5493:5493)(5822:5822:5822))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x103y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3124_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1776:2006:2240)(1872:2094:2322))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3124_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (940:1055:1170)(934:1040:1149))
          (PORT SR (2490:2718:2949)(2635:2844:3059))
          (PORT CINY2 (5130:5130:5130)(5388:5388:5388))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x101y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3125_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1451:1634:1818)(1542:1725:1909))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3125_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1622:1791:1963)(1654:1810:1970))
          (PORT SR (2107:2324:2546)(2198:2393:2590))
          (PORT CINY2 (5343:5343:5343)(5662:5662:5662))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x103y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3126_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1625:1791:1963)(1706:1865:2026))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3126_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1485:1641:1800)(1552:1701:1854))
          (PORT SR (1956:2113:2274)(2016:2143:2271))
          (PORT CINY2 (4560:4560:4560)(4728:4728:4728))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x99y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3127_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1549:1722:1902)(1590:1762:1938))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3127_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (957:1056:1156)(974:1068:1163))
          (PORT SR (2485:2703:2928)(2615:2815:3019))
          (PORT CINY2 (4473:4473:4473)(4682:4682:4682))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x98y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3128_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1425:1589:1755)(1496:1650:1806))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3128_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (915:1029:1145)(916:1023:1133))
          (PORT SR (2240:2432:2629)(2345:2512:2685))
          (PORT CINY2 (4779:4779:4779)(5050:5050:5050))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x93y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3129_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1540:1758:1978)(1571:1764:1961))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3129_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1196:1322:1451)(1235:1357:1481))
          (PORT SR (2746:2999:3255)(2877:3098:3325))
          (PORT CINY2 (4143:4143:4143)(4382:4382:4382))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x112y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3130_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1721:1903:2088)(1799:1969:2145))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3130_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (4030:4432:4843)(4231:4627:5030))
          (PORT CINY2 (5055:5055:5055)(5178:5178:5178))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x105y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3131_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1566:1775:1985)(1646:1841:2039))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3131_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2492:2673:2858)(2626:2789:2958))
          (PORT CINY2 (4290:4290:4290)(4388:4388:4388))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x113y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3132_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1335:1493:1654)(1417:1564:1712))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3132_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2490:2679:2875)(2600:2769:2940))
          (PORT CINY2 (5262:5262:5262)(5404:5404:5404))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x104y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3133_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1962:2192:2428)(2020:2232:2448))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3133_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2324:2486:2650)(2439:2576:2720))
          (PORT CINY2 (4197:4197:4197)(4294:4294:4294))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x100y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3134_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1383:1557:1733)(1419:1586:1758))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3134_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1969:2163:2363)(2010:2180:2355))
          (PORT SR (3867:4220:4580)(4145:4495:4851))
          (PORT CINY2 (3939:3939:3939)(4050:4050:4050))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x114y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3135_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1404:1580:1760)(1434:1589:1747))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3135_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1296:1431:1570)(1303:1423:1544))
          (PORT SR (3643:3981:4325)(3841:4172:4506))
          (PORT CINY2 (5241:5241:5241)(5366:5366:5366))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x98y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3136_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1238:1384:1531)(1263:1405:1552))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3136_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2159:2380:2609)(2219:2419:2623))
          (PORT SR (3735:4068:4407)(3982:4307:4640))
          (PORT CINY2 (3696:3696:3696)(3796:3796:3796))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x109y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3137_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1792:1999:2211)(1819:1999:2185))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3137_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1461:1634:1813)(1461:1615:1772))
          (PORT SR (2373:2563:2757)(2477:2643:2813))
          (PORT CINY2 (5118:5118:5118)(5292:5292:5292))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x98y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3138_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1069:1213:1358)(1135:1281:1430))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3138_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2045:2255:2471)(2157:2351:2550))
          (PORT SR (2898:3169:3448)(3008:3259:3513))
          (PORT CINY2 (3582:3582:3582)(3664:3664:3664))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x95y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3139_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1238:1370:1508)(1257:1376:1497))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3139_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2113:2318:2528)(2226:2418:2615))
          (PORT SR (3085:3369:3664)(3209:3476:3747))
          (PORT CINY2 (3303:3303:3303)(3382:3382:3382))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x117y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3140_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1513:1683:1857)(1566:1726:1890))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3140_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (960:1060:1164)(980:1074:1170))
          (PORT SR (3053:3320:3597)(3180:3426:3675))
          (PORT CINY2 (5520:5520:5520)(5648:5648:5648))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x94y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3141_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1342:1506:1673)(1401:1557:1713))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3141_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2482:2739:3002)(2607:2848:3093))
          (PORT SR (3582:3888:4204)(3802:4097:4396))
          (PORT CINY2 (3267:3267:3267)(3354:3354:3354))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x89y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3142_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1113:1264:1417)(1142:1287:1435))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3142_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1909:2139:2374)(2009:2225:2446))
          (PORT SR (2390:2616:2848)(2498:2700:2904))
          (PORT CINY2 (4455:4455:4455)(4798:4798:4798))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x108y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3143_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1344:1516:1691)(1389:1542:1698))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3143_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1908:2073:2244)(2001:2158:2318))
          (PORT SR (1911:2085:2265)(1992:2150:2311))
          (PORT CINY2 (6165:6165:6165)(6518:6518:6518))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x96y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3144_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1627:1824:2024)(1687:1873:2061))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3144_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1449:1622:1799)(1511:1669:1830))
          (PORT SR (2143:2352:2565)(2237:2430:2625))
          (PORT CINY2 (4764:4764:4764)(5060:5060:5060))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x84y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3145_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (598:684:770)(606:688:771))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3145_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1464:1617:1772)(1513:1652:1794))
          (PORT SR (2227:2431:2640)(2329:2514:2706))
          (PORT CINY2 (4332:4332:4332)(4724:4724:4724))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x89y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3146_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1271:1440:1611)(1282:1431:1584))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3146_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2214:2457:2708)(2330:2565:2807))
          (PORT SR (3613:3946:4290)(3839:4167:4499))
          (PORT CINY2 (3315:3315:3315)(3478:3478:3478))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x86y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3147_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (608:699:791)(587:661:737))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3147_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2055:2258:2468)(2134:2330:2531))
          (PORT SR (3531:3813:4104)(3679:3941:4207))
          (PORT CINY2 (2808:2808:2808)(2932:2932:2932))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x81y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3148_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1531:1721:1918)(1526:1685:1852))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3148_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1093:1234:1379)(1137:1269:1402))
          (PORT SR (2804:3043:3285)(2944:3155:3372))
          (PORT CINY2 (3027:3027:3027)(3254:3254:3254))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x71y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3149_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (626:700:776)(625:691:759))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3149_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2121:2351:2587)(2240:2462:2689))
          (PORT SR (4371:4751:5135)(4660:5026:5399))
          (PORT CINY2 (1242:1242:1242)(1324:1324:1324))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x114y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3150_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1613:1787:1964)(1623:1772:1927))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3150_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2838:3071:3312)(2988:3207:3429))
          (PORT CINY2 (5469:5469:5469)(5630:5630:5630))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/DST//AND/DST    Pos: x104y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3151_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1388:1574:1765)(1429:1600:1772))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_DST")
    (INSTANCE _a3151_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2204:2380:2562)(2286:2436:2588))
          (PORT CINY2 (4311:4311:4311)(4426:4426:4426))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3151_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1424:1617:1813)(1499:1675:1853))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_DST")
    (INSTANCE _a3151_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2204:2380:2562)(2286:2436:2588))
          (PORT CINY2 (4311:4311:4311)(4426:4426:4426))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x84y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3153_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1725:1944:2168)(1790:1999:2213))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3153_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3509:3870:4241)(3635:3963:4296))
          (PORT SR (4023:4415:4814)(4300:4688:5088))
          (PORT CINY2 (3876:3876:3876)(4196:4196:4196))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x112y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3154_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1151:1291:1435)(1204:1331:1461))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3154_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2434:2679:2930)(2487:2709:2939))
          (PORT SR (2469:2725:2988)(2581:2816:3055))
          (PORT CINY2 (6423:6423:6423)(6762:6762:6762))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x93y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3155_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1567:1755:1947)(1626:1803:1984))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3155_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1430:1578:1729)(1495:1642:1792))
          (PORT SR (2396:2615:2839)(2474:2667:2863))
          (PORT CINY2 (4371:4371:4371)(4646:4646:4646))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x75y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3156_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1495:1697:1900)(1591:1795:2001))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3156_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1738:1926:2117)(1810:1992:2179))
          (PORT SR (2695:2964:3237)(2815:3053:3297))
          (PORT CINY2 (3267:3267:3267)(3614:3614:3614))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x85y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3157_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1743:1997:2254)(1775:2001:2235))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3157_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2251:2492:2737)(2359:2587:2819))
          (PORT SR (2537:2735:2938)(2654:2828:3006))
          (PORT CINY2 (2886:2886:2886)(3036:3036:3036))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x83y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3158_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1587:1804:2029)(1614:1813:2015))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3158_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2319:2536:2759)(2390:2582:2782))
          (PORT SR (3296:3555:3822)(3478:3720:3966))
          (PORT CINY2 (2130:2130:2130)(2188:2188:2188))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x76y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3159_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1391:1575:1766)(1390:1545:1706))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3159_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1490:1670:1855)(1554:1727:1903))
          (PORT SR (2904:3155:3411)(3045:3274:3511))
          (PORT CINY2 (2676:2676:2676)(2916:2916:2916))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x70y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3160_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1143:1288:1436)(1188:1333:1482))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3160_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1777:1971:2171)(1816:1986:2161))
          (PORT SR (4024:4347:4681)(4276:4585:4899))
          (PORT CINY2 (1035:1035:1035)(1098:1098:1098))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x93y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3161_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1211:1327:1445)(1237:1340:1445))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3161_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3634:4038:4451)(3784:4163:4549))
          (PORT CINY2 (4884:4884:4884)(5240:5240:5240))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x118y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3162_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1813:2024:2239)(1876:2078:2283))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3162_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2458:2672:2889)(2557:2752:2953))
          (PORT CINY2 (7209:7209:7209)(7590:7590:7590))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x98y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3163_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1483:1641:1802)(1517:1651:1789))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3163_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2438:2653:2873)(2510:2717:2930))
          (PORT CINY2 (5349:5349:5349)(5710:5710:5710))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x82y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3164_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2005:2215:2430)(2090:2276:2466))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3164_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2079:2302:2531)(2126:2338:2554))
          (PORT CINY2 (4146:4146:4146)(4536:4536:4536))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x95y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3165_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1402:1569:1739)(1483:1642:1808))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3165_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2246:2515:2789)(2315:2568:2825))
          (PORT CINY2 (4215:4215:4215)(4438:4438:4438))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x90y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3166_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1833:2044:2262)(1932:2134:2343))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3166_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2240:2492:2749)(2338:2579:2826))
          (PORT CINY2 (3123:3123:3123)(3242:3242:3242))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x85y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3167_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3524:3962:4409)(3587:3974:4375))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3167_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1485:1658:1835)(1553:1723:1897))
          (PORT CINY2 (3684:3684:3684)(3960:3960:3960))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x77y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3168_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (756:860:965)(775:877:982))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3168_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1397:1549:1705)(1421:1558:1697))
          (PORT CINY2 (1857:1857:1857)(1954:1954:1954))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x71y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3169_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1528:1680:1836)(1588:1728:1870))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3169_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2829:3080:3336)(2968:3200:3435))
          (PORT CINY2 (2382:2382:2382)(2644:2644:2644))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x67y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3170_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (586:674:763)(591:673:756))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3170_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (770:857:945)(787:868:952))
          (PORT SR (3772:4077:4387)(3980:4251:4529))
          (PORT CINY2 (756:756:756)(816:816:816))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3170_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (928:1046:1166)(932:1035:1139))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3170_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (770:857:945)(787:868:952))
          (PORT SR (3772:4077:4387)(3980:4251:4529))
          (PORT CINY2 (756:756:756)(816:816:816))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x67y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3172_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (390:444:500)(379:427:476))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3172_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (586:647:710)(575:629:684))
          (PORT SR (3749:4048:4352)(3956:4225:4499))
          (PORT CINY2 (813:813:813)(882:882:882))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x69y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3173_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (560:632:705)(553:610:670))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3173_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (752:846:942)(736:823:912))
          (PORT SR (3262:3497:3738)(3435:3645:3859))
          (PORT CINY2 (714:714:714)(740:740:740))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x67y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3174_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (714:821:931)(722:821:922))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3174_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (924:1039:1154)(928:1034:1142))
          (PORT SR (3636:3908:4184)(3841:4089:4344))
          (PORT CINY2 (699:699:699)(750:750:750))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x70y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3175_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (745:831:919)(742:824:908))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3175_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1038:1173:1309)(1032:1159:1289))
          (PORT SR (3767:4069:4380)(3983:4262:4544))
          (PORT CINY2 (921:921:921)(966:966:966))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3175_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (396:451:508)(378:427:476))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3175_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1038:1173:1309)(1032:1159:1289))
          (PORT SR (3767:4069:4380)(3983:4262:4544))
          (PORT CINY2 (921:921:921)(966:966:966))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x67y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3176_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (410:470:530)(389:438:488))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3176_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (924:1039:1154)(928:1034:1142))
          (PORT SR (3636:3908:4184)(3841:4089:4344))
          (PORT CINY2 (699:699:699)(750:750:750))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x68y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3178_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (560:639:721)(554:626:699))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3178_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (763:858:954)(750:832:917))
          (PORT SR (3964:4293:4628)(4195:4494:4800))
          (PORT CINY2 (906:906:906)(976:976:976))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x66y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3180_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (899:997:1098)(926:1019:1113))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3180_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1098:1237:1376)(1116:1248:1383))
          (PORT SR (3456:3704:3956)(3640:3862:4091))
          (PORT CINY2 (549:549:549)(590:590:590))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x69y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3181_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (399:458:518)(386:438:492))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3181_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (739:833:928)(738:823:912))
          (PORT SR (3964:4294:4627)(4205:4516:4833))
          (PORT CINY2 (942:942:942)(1004:1004:1004))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3181_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1011:1139:1269)(1019:1137:1258))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3181_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (739:833:928)(738:823:912))
          (PORT SR (3964:4294:4627)(4205:4516:4833))
          (PORT CINY2 (942:942:942)(1004:1004:1004))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x70y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3182_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (408:469:532)(378:422:468))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3182_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (929:1047:1167)(953:1065:1181))
          (PORT SR (4165:4520:4879)(4434:4773:5118))
          (PORT CINY2 (1092:1092:1092)(1164:1164:1164))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3182_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (372:428:485)(353:401:449))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3182_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (929:1047:1167)(953:1065:1181))
          (PORT SR (4165:4520:4879)(4434:4773:5118))
          (PORT CINY2 (1092:1092:1092)(1164:1164:1164))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x68y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3184_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (401:457:514)(373:416:459))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3184_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (924:1051:1179)(936:1053:1172))
          (PORT SR (3647:3923:4208)(3858:4114:4374))
          (PORT CINY2 (735:735:735)(778:778:778))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x69y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3185_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (889:1020:1152)(892:1007:1124))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3185_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (904:1026:1150)(909:1021:1136))
          (PORT SR (3581:3860:4147)(3777:4029:4284))
          (PORT CINY2 (771:771:771)(806:806:806))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x96y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3186_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1232:1408:1588)(1250:1413:1581))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3186_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2223:2473:2731)(2232:2444:2662))
          (PORT SR (2114:2314:2522)(2210:2395:2584))
          (PORT CINY2 (4992:4992:4992)(5324:5324:5324))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x110y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3187_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1809:2017:2231)(1901:2100:2303))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3187_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1687:1831:1978)(1762:1892:2025))
          (PORT SR (2536:2795:3061)(2666:2911:3161))
          (PORT CINY2 (6294:6294:6294)(6640:6640:6640))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x106y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3188_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1384:1577:1776)(1366:1519:1675))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3188_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2626:2896:3172)(2734:2982:3237))
          (PORT SR (2508:2754:3004)(2628:2864:3103))
          (PORT CINY2 (5580:5580:5580)(5868:5868:5868))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x95y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3189_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1526:1706:1891)(1565:1722:1884))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3189_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2113:2351:2599)(2141:2357:2578))
          (PORT SR (2755:3028:3307)(2905:3165:3429))
          (PORT CINY2 (5127:5127:5127)(5494:5494:5494))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x96y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3190_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (740:853:968)(747:843:941))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3190_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2631:2882:3140)(2672:2888:3113))
          (PORT SR (4342:4766:5203)(4608:5032:5463))
          (PORT CINY2 (3966:3966:3966)(4136:4136:4136))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x96y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3191_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1280:1454:1630)(1369:1543:1722))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3191_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2631:2882:3140)(2672:2888:3113))
          (PORT SR (4342:4766:5203)(4608:5032:5463))
          (PORT CINY2 (3966:3966:3966)(4136:4136:4136))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x92y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3192_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1071:1217:1368)(1116:1251:1390))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3192_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1100:1225:1354)(1156:1286:1419))
          (PORT SR (2415:2633:2857)(2490:2684:2881))
          (PORT CINY2 (4278:4278:4278)(4552:4552:4552))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x82y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3193_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1291:1440:1592)(1316:1451:1589))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3193_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1675:1857:2044)(1765:1938:2115))
          (PORT SR (2889:3141:3398)(3018:3241:3470))
          (PORT CINY2 (2550:2550:2550)(2688:2688:2688))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x86y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3194_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1540:1739:1943)(1621:1810:2003))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3194_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1330:1510:1694)(1329:1495:1666))
          (PORT SR (2885:3155:3435)(3062:3325:3593))
          (PORT CINY2 (4347:4347:4347)(4714:4714:4714))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x105y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3195_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2018:2252:2493)(2114:2340:2569))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3195_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1944:2182:2425)(1992:2216:2443))
          (PORT SR (1850:2002:2157)(1886:2015:2147))
          (PORT CINY2 (6399:6399:6399)(6830:6830:6830))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x98y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3196_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (583:654:727)(572:632:695))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3196_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2042:2331:2626)(2071:2339:2612))
          (PORT SR (2560:2842:3129)(2707:2968:3234))
          (PORT CINY2 (5634:5634:5634)(6040:6040:6040))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x86y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3197_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1434:1580:1729)(1468:1601:1739))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3197_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1330:1510:1694)(1329:1495:1666))
          (PORT SR (2885:3155:3435)(3062:3325:3593))
          (PORT CINY2 (4347:4347:4347)(4714:4714:4714))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x93y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3198_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (882:994:1108)(852:941:1032))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3198_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2082:2312:2547)(2132:2346:2563))
          (PORT SR (2953:3229:3509)(3105:3352:3606))
          (PORT CINY2 (4200:4200:4200)(4448:4448:4448))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x87y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3199_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1474:1650:1828)(1542:1712:1885))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3199_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1760:1957:2160)(1821:2008:2202))
          (PORT SR (3276:3579:3888)(3454:3734:4021))
          (PORT CINY2 (3243:3243:3243)(3422:3422:3422))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x80y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3200_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (935:1058:1183)(940:1056:1174))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3200_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1477:1648:1822)(1491:1649:1809))
          (PORT SR (2545:2760:2981)(2629:2819:3012))
          (PORT CINY2 (3162:3162:3162)(3424:3424:3424))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x78y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3201_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1218:1367:1519)(1273:1415:1561))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3201_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1944:2198:2456)(1968:2202:2440))
          (PORT SR (4605:5032:5471)(4944:5376:5818))
          (PORT CINY2 (2520:2520:2520)(2708:2708:2708))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x65y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3202_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (946:1079:1214)(960:1077:1196))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3202_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2362:2609:2859)(2453:2686:2923))
          (PORT SR (2642:2860:3084)(2771:2959:3150))
          (PORT CINY2 (2430:2430:2430)(2768:2768:2768))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x69y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3203_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (954:1072:1194)(945:1049:1155))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3203_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1603:1791:1979)(1648:1810:1975))
          (PORT SR (2985:3268:3556)(3150:3406:3668))
          (PORT CINY2 (2880:2880:2880)(3248:3248:3248))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x65y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3204_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1080:1213:1349)(1096:1216:1340))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3204_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1953:2151:2354)(2046:2234:2426))
          (PORT SR (2497:2691:2891)(2624:2796:2971))
          (PORT CINY2 (2487:2487:2487)(2834:2834:2834))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x65y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3205_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (381:441:503)(362:408:454))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3205_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2362:2609:2859)(2453:2686:2923))
          (PORT SR (2642:2860:3084)(2771:2959:3150))
          (PORT CINY2 (2430:2430:2430)(2768:2768:2768))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x66y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3206_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (721:825:932)(729:821:914))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3206_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1197:1325:1453)(1229:1340:1455))
          (PORT SR (3010:3241:3478)(3182:3390:3602))
          (PORT CINY2 (1917:1917:1917)(2174:2174:2174))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x66y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3207_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1023:1164:1308)(1028:1160:1294))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3207_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2381:2641:2904)(2458:2686:2919))
          (PORT SR (2909:3157:3409)(3052:3270:3493))
          (PORT CINY2 (2202:2202:2202)(2504:2504:2504))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x66y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3208_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1074:1222:1373)(1125:1263:1405))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3208_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2436:2682:2932)(2546:2781:3022))
          (PORT SR (2727:2943:3163)(2872:3067:3266))
          (PORT CINY2 (2316:2316:2316)(2636:2636:2636))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x67y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3209_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (712:805:899)(721:804:889))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3209_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2429:2679:2935)(2525:2757:2995))
          (PORT SR (2937:3181:3430)(3101:3327:3557))
          (PORT CINY2 (2295:2295:2295)(2598:2598:2598))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/DST    Pos: x138y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3210_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (386:442:500)(356:402:449))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_DST")
    (INSTANCE _a3210_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3449:3717:3988)(3642:3890:4146))
          (PORT CINY2 (7416:7416:7416)(7556:7556:7556))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x74y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3211_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (3310:3566:3826)(3487:3723:3964))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3211_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3597:3922:4258)(3789:4108:4433))
          (PORT CINY2 (1464:1464:1464)(1540:1540:1540))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x138y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3212_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (414:477:540)(395:447:499))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3212_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3814:4180:4556)(3982:4328:4679))
          (PORT CINY2 (7302:7302:7302)(7424:7424:7424))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x135y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3213_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (587:669:753)(591:670:750))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3213_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3591:3888:4191)(3774:4053:4337))
          (PORT CINY2 (6852:6852:6852)(6944:6944:6944))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x135y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3214_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (387:450:515)(382:438:495))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3214_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3646:3942:4241)(3838:4115:4399))
          (PORT CINY2 (7023:7023:7023)(7142:7142:7142))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3214_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (739:846:956)(755:855:957))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3214_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3646:3942:4241)(3838:4115:4399))
          (PORT CINY2 (7023:7023:7023)(7142:7142:7142))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x132y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3215_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1278:1439:1603)(1307:1462:1622))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3215_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3408:3673:3943)(3596:3841:4095))
          (PORT CINY2 (6801:6801:6801)(6926:6926:6926))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x134y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3216_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1566:1758:1955)(1610:1779:1955))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3216_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3637:3931:4230)(3850:4125:4409))
          (PORT CINY2 (7044:7044:7044)(7180:7180:7180))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3216_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1071:1194:1321)(1075:1185:1297))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3216_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3637:3931:4230)(3850:4125:4409))
          (PORT CINY2 (7044:7044:7044)(7180:7180:7180))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x135y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3217_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (365:425:486)(342:390:440))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3217_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (4286:4674:5070)(4545:4917:5295))
          (PORT CINY2 (7080:7080:7080)(7208:7208:7208))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x131y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3219_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1206:1379:1555)(1199:1349:1504))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3219_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3802:4151:4510)(4010:4352:4701))
          (PORT CINY2 (6765:6765:6765)(6898:6898:6898))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x134y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3220_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (561:640:722)(571:649:728))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3220_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3552:3870:4196)(3706:4013:4323))
          (PORT CINY2 (6987:6987:6987)(7114:7114:7114))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3220_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1131:1274:1420)(1157:1304:1455))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3220_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3552:3870:4196)(3706:4013:4323))
          (PORT CINY2 (6987:6987:6987)(7114:7114:7114))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x138y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3223_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (361:416:472)(336:379:423))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3223_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1126:1251:1380)(1138:1255:1376))
          (PORT SR (3402:3676:3956)(3575:3825:4079))
          (PORT CINY2 (7131:7131:7131)(7226:7226:7226))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3223_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (559:643:727)(540:612:685))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3223_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1126:1251:1380)(1138:1255:1376))
          (PORT SR (3402:3676:3956)(3575:3825:4079))
          (PORT CINY2 (7131:7131:7131)(7226:7226:7226))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x85y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3225_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1753:1964:2180)(1853:2053:2258))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3225_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (5750:6259:6780)(6095:6552:7020))
          (PORT SR (2747:2998:3255)(2902:3140:3384))
          (PORT CINY2 (3969:3969:3969)(4290:4290:4290))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x98y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3226_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1452:1619:1789)(1499:1652:1806))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3226_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2541:2811:3089)(2667:2913:3164))
          (PORT SR (1886:2070:2256)(1970:2131:2297))
          (PORT CINY2 (5463:5463:5463)(5842:5842:5842))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x87y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3227_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1337:1501:1670)(1335:1471:1610))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3227_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (6118:6675:7244)(6505:7017:7541))
          (PORT SR (3108:3406:3711)(3302:3594:3893))
          (PORT CINY2 (4269:4269:4269)(4610:4610:4610))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x83y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3228_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1108:1266:1428)(1161:1317:1475))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3228_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1592:1768:1950)(1654:1815:1978))
          (PORT SR (3014:3309:3613)(3197:3479:3767))
          (PORT CINY2 (4068:4068:4068)(4432:4432:4432))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x86y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3229_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1416:1575:1739)(1479:1628:1780))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3229_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (5520:6041:6575)(5855:6331:6817))
          (PORT SR (4273:4684:5105)(4583:4999:5423))
          (PORT CINY2 (3207:3207:3207)(3394:3394:3394))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x85y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3230_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (820:917:1016)(834:926:1021))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3230_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (5022:5519:6027)(5369:5828:6297))
          (PORT SR (2899:3140:3390)(3039:3259:3481))
          (PORT CINY2 (2715:2715:2715)(2838:2838:2838))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x81y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3231_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1769:1987:2208)(1849:2066:2287))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3231_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (7323:7991:8677)(7785:8394:9017))
          (PORT SR (3458:3777:4102)(3673:3979:4295))
          (PORT CINY2 (3426:3426:3426)(3716:3716:3716))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x76y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3232_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (924:1044:1166)(975:1095:1216))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3232_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (5798:6388:6989)(6149:6697:7255))
          (PORT SR (3451:3731:4022)(3651:3919:4191))
          (PORT CINY2 (1992:1992:1992)(2124:2124:2124))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x115y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3234_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1206:1367:1532)(1218:1359:1505))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3234_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1635:1824:2017)(1706:1881:2060))
          (PORT CINY2 (5220:5220:5220)(5328:5328:5328))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x118y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3235_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1230:1389:1553)(1243:1394:1548))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3235_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (924:1059:1195)(898:1009:1122))
          (PORT CINY2 (5328:5328:5328)(5412:5412:5412))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3235_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (760:868:979)(761:858:959))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3235_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (924:1059:1195)(898:1009:1122))
          (PORT CINY2 (5328:5328:5328)(5412:5412:5412))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_MX2b////    Pos: x101y60
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3236_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (899:1027:1158)(913:1034:1158))
          (PORT IN7 (732:842:954)(715:806:900))
          (PORT IN8 (572:649:728)(571:641:712))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x104y62
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3237_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (386:442:500)(355:398:442))
          (PORT IN5 (1392:1573:1756)(1463:1633:1808))
          (PORT IN6 (713:819:927)(712:805:900))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x99y63
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3238_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1315:1469:1628)(1353:1497:1644))
          (PORT IN7 (1214:1372:1534)(1263:1405:1551))
          (PORT IN8 (1344:1547:1753)(1380:1566:1756))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x98y61
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3239_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1300:1453:1610)(1330:1472:1618))
          (PORT IN7 (1217:1391:1570)(1240:1403:1569))
          (PORT IN8 (1104:1252:1404)(1096:1220:1348))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x92y62
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3240_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1512:1712:1915)(1566:1756:1948))
          (PORT IN7 (1233:1399:1570)(1256:1411:1571))
          (PORT IN8 (1496:1690:1888)(1561:1747:1937))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x89y60
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3241_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1243:1390:1541)(1266:1400:1537))
          (PORT IN5 (580:664:749)(585:664:744))
          (PORT IN6 (1036:1173:1312)(1031:1150:1271))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x91y61
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3242_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1696:1921:2150)(1766:1983:2203))
          (PORT IN7 (1328:1475:1626)(1358:1494:1632))
          (PORT IN8 (563:648:734)(552:628:704))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x93y62
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3243_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1389:1561:1740)(1448:1610:1775))
          (PORT IN5 (1078:1193:1311)(1102:1204:1308))
          (PORT IN6 (1571:1753:1940)(1612:1775:1943))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x111y64
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3244_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (907:1023:1141)(940:1051:1163))
          (PORT IN7 (1453:1608:1769)(1480:1634:1791))
          (PORT IN8 (1285:1426:1572)(1350:1496:1646))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x122y67
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3245_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1703:1932:2163)(1804:2014:2227))
          (PORT IN7 (2106:2301:2501)(2167:2341:2520))
          (PORT IN8 (1492:1690:1892)(1583:1769:1962))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x112y64
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3246_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (934:1053:1173)(964:1076:1192))
          (PORT IN5 (1238:1411:1587)(1296:1467:1641))
          (PORT IN6 (1307:1464:1623)(1322:1461:1605))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x110y64
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3247_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (833:941:1049)(812:901:994))
          (PORT IN5 (1602:1801:2002)(1652:1844:2040))
          (PORT IN6 (1044:1179:1318)(1017:1124:1234))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x109y64
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3248_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (730:835:943)(744:843:942))
          (PORT IN7 (1400:1578:1759)(1464:1629:1798))
          (PORT IN8 (1911:2136:2364)(1954:2168:2386))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x103y62
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3249_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (548:627:708)(536:602:670))
          (PORT IN5 (1159:1315:1475)(1164:1306:1453))
          (PORT IN6 (1847:2071:2300)(1859:2061:2266))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x104y64
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3250_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (925:1052:1181)(957:1078:1202))
          (PORT IN7 (2415:2685:2959)(2508:2769:3034))
          (PORT IN8 (1604:1792:1986)(1627:1803:1984))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x106y64
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3251_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (375:429:485)(356:400:445))
          (PORT IN7 (2007:2235:2467)(2094:2317:2547))
          (PORT IN8 (1079:1219:1362)(1119:1262:1408))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x113y64
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3252_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (867:995:1124)(885:1004:1127))
          (PORT IN5 (1713:1933:2158)(1778:1993:2214))
          (PORT IN6 (914:1030:1148)(951:1062:1176))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x115y64
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3253_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1127:1263:1402)(1168:1298:1429))
          (PORT IN7 (941:1070:1200)(995:1127:1261))
          (PORT IN8 (895:1012:1131)(914:1027:1143))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x114y64
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3254_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (860:986:1114)(876:992:1112))
          (PORT IN7 (1095:1232:1370)(1098:1223:1352))
          (PORT IN8 (1042:1186:1331)(1065:1206:1350))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x112y63
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3255_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (712:819:927)(703:797:895))
          (PORT IN7 (1677:1907:2142)(1758:1979:2206))
          (PORT IN8 (1568:1771:1975)(1623:1832:2047))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x110y63
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3256_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (725:817:910)(734:818:903))
          (PORT IN7 (1439:1628:1820)(1508:1684:1864))
          (PORT IN8 (1859:2068:2286)(1942:2143:2349))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x107y63
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3257_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1076:1223:1374)(1112:1252:1395))
          (PORT IN5 (1633:1825:2020)(1672:1848:2028))
          (PORT IN6 (1419:1591:1768)(1498:1663:1830))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x110y61
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3258_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (704:812:921)(690:783:880))
          (PORT IN7 (1577:1761:1948)(1620:1790:1965))
          (PORT IN8 (1080:1203:1328)(1094:1202:1314))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x111y62
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3259_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (527:610:694)(499:565:634))
          (PORT IN5 (753:846:943)(757:844:933))
          (PORT IN6 (1367:1523:1682)(1401:1550:1703))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x104y61
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3260_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (556:638:720)(538:608:680))
          (PORT IN7 (931:1064:1199)(943:1065:1190))
          (PORT IN8 (913:1055:1197)(922:1045:1171))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x111y65
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3261_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1039:1173:1307)(1042:1159:1281))
          (PORT IN5 (1411:1586:1764)(1434:1602:1773))
          (PORT IN6 (1413:1615:1820)(1464:1654:1846))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x107y64
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3262_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (737:840:945)(746:843:941))
          (PORT IN7 (1224:1371:1522)(1240:1382:1529))
          (PORT IN8 (1487:1661:1837)(1561:1728:1899))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x102y64
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3263_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (903:1033:1167)(913:1035:1158))
          (PORT IN5 (1219:1380:1544)(1256:1410:1569))
          (PORT IN6 (2018:2244:2473)(2124:2326:2534))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x102y62
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3264_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (556:635:715)(545:612:681))
          (PORT IN7 (1254:1401:1553)(1281:1416:1557))
          (PORT IN8 (922:1048:1177)(958:1083:1211))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x97y61
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3265_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1325:1479:1639)(1356:1501:1649))
          (PORT IN5 (584:665:748)(605:683:762))
          (PORT IN6 (1087:1236:1388)(1143:1290:1441))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x94y64
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3266_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1523:1723:1926)(1586:1776:1968))
          (PORT IN7 (1839:2075:2316)(1951:2170:2395))
          (PORT IN8 (1436:1613:1794)(1424:1576:1731))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x97y63
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3267_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1328:1493:1660)(1345:1492:1641))
          (PORT IN5 (591:665:741)(585:647:710))
          (PORT IN6 (1241:1392:1545)(1262:1400:1540))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
  (CELL (CELLTYPE "CPE_IBF") // IBF    Pos: x0y101
// internal delay pathes
    (INSTANCE _a3268)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (500:500:500)(500:500:500))
    )))
  (CELL (CELLTYPE "CPE_IBF") // IBF    Pos: x161y77
// internal delay pathes
    (INSTANCE _a3269)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (500:500:500)(500:500:500))
    )))
  (CELL (CELLTYPE "CPE_OBF") // OBF    Pos: x161y73
    (INSTANCE _a3270)
      (DELAY
        (ABSOLUTE
          (PORT A (400:400:400)(400:400:400))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
  (CELL (CELLTYPE "CPE_OBF") // OBF    Pos: x107y129
    (INSTANCE _a3271)
      (DELAY
        (ABSOLUTE
          (PORT A (400:400:400)(400:400:400))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
  (CELL (CELLTYPE "CPE_OBF") // OBF    Pos: x111y129
    (INSTANCE _a3272)
      (DELAY
        (ABSOLUTE
          (PORT A (400:400:400)(400:400:400))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
  (CELL (CELLTYPE "CPE_OBF") // OBF    Pos: x115y129
    (INSTANCE _a3273)
      (DELAY
        (ABSOLUTE
          (PORT A (400:400:400)(400:400:400))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
  (CELL (CELLTYPE "CPE_OBF") // OBF    Pos: x119y129
    (INSTANCE _a3274)
      (DELAY
        (ABSOLUTE
          (PORT A (400:400:400)(400:400:400))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
  (CELL (CELLTYPE "CPE_OBF") // OBF    Pos: x123y129
    (INSTANCE _a3275)
      (DELAY
        (ABSOLUTE
          (PORT A (400:400:400)(400:400:400))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
  (CELL (CELLTYPE "CPE_OBF") // OBF    Pos: x0y89
    (INSTANCE _a3276)
      (DELAY
        (ABSOLUTE
          (PORT A (400:400:400)(400:400:400))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
  (CELL (CELLTYPE "CPE_IBF") // IBF    Pos: x103y129
// internal delay pathes
    (INSTANCE _a3277)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (500:500:500)(500:500:500))
    )))
 // C_AND///AND/    Pos: x92y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3278_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1101:1201:1304)(1126:1218:1313))
          (PORT IN8 (1079:1204:1331)(1120:1238:1357))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3278_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1802:2002:2206)(1840:2009:2182))
          (PORT IN3 (1606:1815:2031)(1651:1863:2078))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_Route1////    Pos: x128y76
  (CELL (CELLTYPE "C_Route1")
    (INSTANCE _a3281_1)
      (DELAY
        (ABSOLUTE
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY1 OUT (415:454:493)(414:458:503))  // in 13 out 1
    )))
 // C_///AND/    Pos: x91y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3283_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1226:1380:1537)(1293:1430:1569))
          (PORT IN3 (1629:1821:2015)(1725:1901:2082))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x85y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3284_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1547:1727:1911)(1606:1778:1953))
          (PORT IN7 (820:920:1024)(841:937:1035))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x107y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3285_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1404:1580:1760)(1442:1607:1775))
          (PORT IN3 (1285:1443:1604)(1325:1478:1634))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND///AND/    Pos: x104y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3286_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1738:1943:2149)(1822:2013:2209))
          (PORT IN8 (1869:2107:2349)(1963:2199:2441))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3286_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1862:2087:2317)(1918:2128:2344))
          (PORT IN4 (1419:1589:1764)(1427:1567:1711))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x93y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3289_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (831:946:1065)(825:924:1026))
          (PORT IN6 (1411:1573:1736)(1482:1635:1792))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///AND/    Pos: x99y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3290_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1172:1351:1532)(1184:1344:1507))
          (PORT IN3 (2248:2507:2772)(2304:2535:2772))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND///AND/    Pos: x100y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3291_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (895:1031:1168)(885:1000:1116))
          (PORT IN8 (2062:2308:2560)(2167:2413:2664))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3291_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1597:1790:1986)(1686:1874:2065))
          (PORT IN3 (2089:2404:2722)(2152:2438:2730))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x91y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3294_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1417:1605:1797)(1428:1598:1771))
          (PORT IN6 (1719:1917:2118)(1798:1978:2163))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_AND////    Pos: x94y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3295_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (749:862:976)(765:869:974))
          (PORT IN8 (732:843:958)(745:849:956))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x92y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3296_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1770:1951:2134)(1805:1958:2117))
          (PORT IN6 (1916:2165:2419)(1992:2225:2461))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3296_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1437:1605:1777)(1519:1682:1847))
          (PORT IN2 (1495:1662:1833)(1573:1735:1899))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_///AND/    Pos: x85y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3299_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2047:2317:2591)(2108:2345:2587))
          (PORT IN3 (862:968:1075)(871:959:1050))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x85y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3300_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (932:1052:1175)(955:1071:1190))
          (PORT IN3 (1298:1447:1596)(1356:1493:1632))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND///AND/    Pos: x95y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3301_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1799:1974:2153)(1892:2063:2239))
          (PORT IN7 (1603:1805:2011)(1629:1805:1986))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3301_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1663:1827:1996)(1744:1891:2041))
          (PORT IN2 (1671:1894:2122)(1708:1908:2110))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_///AND/    Pos: x89y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3304_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1842:2068:2298)(1899:2105:2314))
          (PORT IN2 (1371:1539:1711)(1447:1609:1773))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND////    Pos: x90y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3305_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (888:1025:1166)(887:1009:1134))
          (PORT IN7 (1256:1425:1597)(1259:1407:1560))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x96y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3306_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1909:2106:2305)(2005:2182:2366))
          (PORT IN8 (1752:1970:2193)(1800:1996:2198))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3306_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1514:1684:1858)(1587:1742:1901))
          (PORT IN2 (1664:1821:1979)(1706:1842:1981))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_///AND/    Pos: x91y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3309_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (986:1113:1245)(1031:1151:1274))
          (PORT IN4 (1600:1806:2014)(1670:1854:2041))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x81y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3310_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2057:2304:2557)(2107:2335:2569))
          (PORT IN4 (404:465:526)(396:447:498))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x92y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3311_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1452:1622:1797)(1540:1703:1870))
          (PORT IN6 (1980:2201:2425)(2073:2294:2519))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3311_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1704:1868:2037)(1745:1892:2046))
          (PORT IN4 (1570:1769:1973)(1622:1808:1998))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x87y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3314_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2185:2465:2754)(2244:2507:2775))
          (PORT IN7 (1210:1370:1531)(1285:1438:1596))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x85y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3315_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (946:1072:1201)(951:1063:1176))
          (PORT IN3 (1206:1361:1521)(1196:1332:1471))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND///AND/    Pos: x90y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3316_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1972:2159:2349)(2080:2252:2431))
          (PORT IN6 (1674:1886:2101)(1729:1932:2139))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3316_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1931:2115:2300)(2002:2166:2333))
          (PORT IN3 (1748:1953:2161)(1788:1971:2159))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x85y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3319_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1187:1326:1468)(1223:1360:1500))
          (PORT IN8 (1703:1881:2063)(1748:1905:2065))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x82y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3320_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1301:1448:1598)(1372:1507:1645))
          (PORT IN7 (1947:2199:2459)(2043:2284:2533))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x110y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3321_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1612:1811:2012)(1659:1836:2019))
          (PORT IN8 (1657:1847:2042)(1721:1900:2085))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3321_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1275:1400:1528)(1296:1407:1522))
          (PORT IN4 (1324:1484:1648)(1338:1484:1631))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x105y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3324_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2045:2278:2517)(2168:2387:2611))
          (PORT IN4 (896:1026:1158)(918:1033:1150))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x97y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3325_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1717:1915:2117)(1762:1943:2128))
          (PORT IN8 (2024:2276:2532)(2106:2340:2578))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x125y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3326_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1735:1927:2122)(1837:2028:2222))
          (PORT IN7 (1104:1252:1402)(1112:1245:1383))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3326_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1627:1824:2026)(1682:1866:2055))
          (PORT IN4 (1311:1477:1646)(1359:1507:1657))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x111y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3329_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2438:2689:2945)(2559:2789:3026))
          (PORT IN4 (2037:2236:2439)(2099:2293:2489))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x106y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3330_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1968:2189:2414)(2026:2230:2436))
          (PORT IN8 (1373:1566:1762)(1404:1578:1757))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x118y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3331_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1418:1612:1807)(1438:1604:1777))
          (PORT IN8 (723:834:946)(716:811:906))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3331_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2343:2578:2820)(2407:2622:2843))
          (PORT IN4 (1239:1387:1538)(1287:1421:1558))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x111y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3334_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1345:1531:1722)(1397:1555:1717))
          (PORT IN4 (1523:1712:1905)(1562:1734:1909))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x107y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3335_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1962:2160:2364)(2004:2182:2369))
          (PORT IN4 (1200:1339:1480)(1228:1353:1480))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x113y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3336_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1115:1246:1379)(1152:1270:1391))
          (PORT IN7 (1491:1645:1806)(1560:1701:1845))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3336_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1023:1146:1271)(1056:1166:1278))
          (PORT IN3 (1793:2006:2223)(1884:2097:2313))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x109y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3339_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1592:1772:1956)(1628:1799:1972))
          (PORT IN2 (1704:1933:2167)(1784:1996:2211))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND////    Pos: x97y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3340_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1380:1542:1707)(1421:1565:1712))
          (PORT IN8 (883:1020:1160)(898:1020:1144))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x118y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3341_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2965:3261:3562)(3069:3352:3639))
          (PORT IN7 (1273:1452:1635)(1322:1495:1672))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3341_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1207:1385:1567)(1237:1402:1569))
          (PORT IN4 (908:1031:1157)(948:1061:1175))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x111y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3344_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1928:2174:2423)(2012:2240:2471))
          (PORT IN2 (1139:1253:1368)(1156:1259:1366))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_///AND/    Pos: x103y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3345_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1271:1433:1601)(1346:1504:1665))
          (PORT IN3 (1397:1536:1679)(1408:1531:1661))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_ORAND////    Pos: x106y80
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a3347_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (938:1045:1154)(957:1064:1174))
          (PORT IN6 (1894:2132:2372)(1985:2201:2420))
          (PORT IN7 (1414:1597:1784)(1485:1669:1857))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x101y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3349_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1687:1893:2104)(1742:1930:2124))
          (PORT IN3 (1262:1412:1567)(1285:1428:1574))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x105y75
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3350_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1028:1176:1327)(1040:1173:1309))
          (PORT IN7 (601:681:763)(577:644:711))
          (PORT IN8 (1513:1707:1906)(1522:1700:1881))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x105y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3351_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1737:1936:2136)(1849:2041:2238))
          (PORT IN7 (2095:2376:2664)(2182:2443:2711))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3351_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1804:2016:2234)(1872:2068:2269))
          (PORT IN4 (1820:2038:2260)(1875:2075:2275))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x99y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3354_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1286:1445:1607)(1313:1459:1609))
          (PORT IN6 (1629:1839:2055)(1663:1859:2058))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///AND/    Pos: x87y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3355_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1521:1697:1877)(1557:1723:1895))
          (PORT IN4 (939:1036:1137)(987:1078:1171))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x92y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3356_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2103:2319:2542)(2194:2402:2615))
          (PORT IN8 (1612:1805:2003)(1697:1890:2087))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3356_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1916:2097:2286)(1971:2137:2309))
          (PORT IN3 (1944:2186:2434)(1990:2212:2438))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x91y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3359_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1403:1579:1759)(1490:1654:1821))
          (PORT IN7 (1926:2120:2318)(2000:2179:2362))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x84y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3360_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1401:1580:1764)(1448:1605:1768))
          (PORT IN4 (1220:1388:1560)(1229:1383:1541))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x123y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3361_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1686:1873:2067)(1753:1928:2107))
          (PORT IN8 (1526:1709:1897)(1567:1749:1934))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3361_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1896:2104:2317)(1975:2167:2362))
          (PORT IN3 (1395:1591:1790)(1446:1614:1783))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x107y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3364_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (821:923:1027)(847:941:1039))
          (PORT IN8 (1422:1596:1773)(1505:1681:1861))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x114y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3365_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1547:1727:1910)(1601:1757:1916))
          (PORT IN7 (2004:2216:2433)(2073:2271:2477))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x125y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3366_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1403:1581:1760)(1486:1661:1839))
          (PORT IN6 (1768:1964:2164)(1834:2017:2206))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3366_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1362:1516:1673)(1390:1533:1679))
          (PORT IN3 (1668:1858:2051)(1768:1954:2143))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x117y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3369_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1561:1727:1895)(1620:1771:1926))
          (PORT IN8 (1197:1329:1465)(1233:1364:1500))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x108y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3370_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1467:1633:1804)(1509:1662:1820))
          (PORT IN7 (2273:2552:2836)(2363:2623:2888))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x118y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3371_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1990:2202:2420)(2057:2261:2469))
          (PORT IN8 (1759:1983:2211)(1799:2017:2241))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3371_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1406:1574:1744)(1466:1631:1798))
          (PORT IN3 (1150:1273:1397)(1155:1262:1371))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x111y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3374_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1414:1566:1722)(1431:1562:1697))
          (PORT IN2 (1170:1331:1495)(1224:1365:1509))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND////    Pos: x99y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3375_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1786:1977:2174)(1888:2073:2262))
          (PORT IN7 (1253:1398:1544)(1309:1441:1577))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x120y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3376_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1401:1568:1737)(1472:1632:1796))
          (PORT IN6 (692:771:851)(693:760:828))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3376_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (935:1059:1183)(956:1070:1186))
          (PORT IN2 (1761:1956:2153)(1822:2004:2190))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_///AND/    Pos: x109y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3379_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1916:2156:2400)(1992:2221:2458))
          (PORT IN2 (1855:2099:2348)(1929:2150:2378))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND////    Pos: x100y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3380_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1934:2171:2414)(1961:2178:2399))
          (PORT IN7 (1919:2163:2414)(1969:2189:2414))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x118y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3381_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1050:1187:1325)(1066:1190:1320))
          (PORT IN8 (1430:1623:1816)(1464:1651:1840))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3381_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1443:1614:1789)(1474:1630:1791))
          (PORT IN3 (1356:1513:1674)(1418:1569:1726))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x111y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3384_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1492:1669:1850)(1533:1695:1860))
          (PORT IN2 (1051:1181:1313)(1095:1211:1330))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND////    Pos: x103y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3385_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1464:1611:1765)(1525:1680:1838))
          (PORT IN7 (1005:1143:1285)(1003:1120:1238))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x116y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3386_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (735:850:965)(734:833:933))
          (PORT IN8 (922:1041:1162)(951:1068:1185))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3386_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1660:1847:2039)(1725:1908:2094))
          (PORT IN3 (560:644:730)(551:627:704))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x115y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3389_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1590:1791:1994)(1693:1884:2079))
          (PORT IN2 (1530:1725:1926)(1573:1746:1924))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_///AND/    Pos: x105y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3390_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1845:2086:2330)(1965:2183:2407))
          (PORT IN3 (1432:1600:1772)(1478:1641:1808))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND///AND/    Pos: x120y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3391_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2208:2441:2678)(2279:2484:2694))
          (PORT IN8 (1853:2056:2263)(1905:2105:2310))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3391_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1541:1739:1942)(1581:1766:1953))
          (PORT IN2 (1424:1589:1758)(1444:1589:1738))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND////    Pos: x113y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3394_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1633:1814:1996)(1726:1895:2068))
          (PORT IN6 (1361:1530:1702)(1409:1563:1723))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_AND////    Pos: x102y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3395_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1498:1697:1899)(1544:1717:1895))
          (PORT IN8 (1229:1371:1518)(1262:1391:1520))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x96y80
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a3397_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (948:1062:1179)(957:1066:1179))
          (PORT IN6 (1304:1463:1626)(1320:1463:1611))
          (PORT IN8 (2231:2518:2809)(2381:2658:2941))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x85y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3399_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (776:881:988)(769:855:942))
          (PORT IN3 (1128:1253:1380)(1143:1254:1367))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x91y77
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3400_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1380:1590:1804)(1402:1609:1819))
          (PORT IN5 (1392:1576:1764)(1485:1670:1858))
          (PORT IN6 (905:1046:1189)(907:1030:1156))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_AND///AND/    Pos: x92y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3401_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2134:2353:2576)(2239:2450:2666))
          (PORT IN7 (1871:2069:2270)(1950:2134:2319))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3401_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1650:1812:1978)(1662:1804:1949))
          (PORT IN4 (1537:1707:1879)(1601:1751:1905))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x87y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3404_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1452:1618:1785)(1526:1680:1837))
          (PORT IN8 (1090:1221:1356)(1142:1263:1386))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x86y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3405_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (916:1058:1202)(915:1033:1152))
          (PORT IN3 (1467:1665:1865)(1540:1729:1921))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND///AND/    Pos: x101y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3406_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1961:2175:2393)(2048:2247:2451))
          (PORT IN6 (1638:1855:2078)(1694:1890:2090))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3406_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1744:1946:2151)(1778:1962:2152))
          (PORT IN3 (1856:2084:2317)(1951:2173:2397))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x89y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3409_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (3376:3775:4185)(3459:3809:4172))
          (PORT IN3 (1779:1984:2193)(1850:2049:2253))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x96y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3410_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1740:1933:2135)(1797:1984:2177))
          (PORT IN7 (2138:2387:2639)(2238:2476:2719))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x98y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3411_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1999:2200:2407)(2068:2254:2444))
          (PORT IN7 (2031:2253:2479)(2084:2278:2476))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3411_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1938:2127:2321)(2041:2229:2421))
          (PORT IN2 (1930:2114:2302)(1999:2167:2338))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_///AND/    Pos: x89y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3414_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1703:1904:2107)(1794:1979:2168))
          (PORT IN3 (2072:2286:2508)(2151:2347:2549))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x89y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3415_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1288:1460:1635)(1345:1510:1679))
          (PORT IN3 (1224:1359:1497)(1215:1329:1446))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND///AND/    Pos: x93y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3416_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1658:1829:2003)(1754:1910:2069))
          (PORT IN7 (2031:2294:2562)(2079:2321:2570))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3416_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2038:2250:2466)(2115:2308:2505))
          (PORT IN2 (1045:1178:1315)(1099:1227:1356))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_///AND/    Pos: x89y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3419_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1861:2089:2319)(1958:2167:2381))
          (PORT IN4 (886:996:1107)(912:1012:1114))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x85y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3420_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1443:1591:1742)(1522:1669:1818))
          (PORT IN7 (1782:1999:2220)(1876:2080:2287))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x93y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3421_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1374:1523:1674)(1397:1520:1648))
          (PORT IN6 (1902:2119:2342)(1956:2161:2371))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3421_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1635:1810:1988)(1690:1857:2028))
          (PORT IN3 (1792:2015:2240)(1903:2122:2345))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x91y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3424_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1652:1845:2044)(1717:1903:2095))
          (PORT IN4 (1888:2129:2376)(1980:2214:2451))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x83y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3425_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1145:1301:1461)(1201:1342:1487))
          (PORT IN3 (1295:1437:1579)(1314:1442:1572))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND///AND/    Pos: x95y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3426_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1841:2040:2241)(1927:2122:2320))
          (PORT IN7 (1943:2186:2434)(2020:2254:2493))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3426_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1125:1245:1366)(1136:1236:1337))
          (PORT IN4 (1074:1200:1328)(1100:1216:1336))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x97y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3429_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (895:1015:1136)(893:991:1093))
          (PORT IN4 (1876:2114:2357)(1991:2221:2452))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x83y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3430_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (886:991:1097)(915:1013:1112))
          (PORT IN7 (1215:1372:1530)(1253:1389:1527))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x95y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3431_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1387:1543:1701)(1433:1570:1713))
          (PORT IN7 (1782:1993:2211)(1861:2066:2275))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3431_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1832:2049:2270)(1951:2161:2377))
          (PORT IN4 (1536:1704:1877)(1602:1766:1932))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x87y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3434_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1930:2163:2400)(2034:2253:2477))
          (PORT IN2 (1295:1448:1602)(1372:1520:1670))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND////    Pos: x87y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3435_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1124:1267:1414)(1149:1286:1426))
          (PORT IN7 (1625:1802:1982)(1660:1827:1998))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x89y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3436_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1496:1667:1842)(1555:1705:1858))
          (PORT IN7 (1419:1579:1744)(1452:1603:1758))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3436_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1810:2023:2237)(1872:2074:2280))
          (PORT IN2 (2118:2347:2582)(2136:2337:2544))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND////    Pos: x83y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3439_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1083:1204:1327)(1088:1188:1290))
          (PORT IN8 (1194:1337:1485)(1229:1364:1500))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x84y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3440_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1783:2037:2295)(1806:2027:2253))
          (PORT IN4 (1210:1352:1498)(1280:1410:1543))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x65y73
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3441_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1132:1287:1445)(1142:1284:1430))
          (PORT IN7 (560:645:733)(563:644:727))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x69y77
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3442_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1069:1210:1355)(1045:1166:1290))
          (PORT IN4 (1422:1605:1793)(1472:1653:1837))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x70y84
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3446_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (911:1042:1174)(910:1028:1148))
          (PORT IN8 (1116:1244:1374)(1166:1294:1425))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x67y84
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3447_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (929:1063:1198)(951:1072:1195))
          (PORT IN6 (1108:1253:1402)(1116:1257:1399))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///XOR/    Pos: x69y80
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3449_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (895:1000:1109)(884:980:1077))
          (PORT IN4 (1424:1602:1783)(1451:1624:1802))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x65y79
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3451_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (725:831:940)(734:830:927))
          (PORT IN7 (734:838:944)(753:850:950))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x63y69
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3452_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (890:1018:1149)(909:1023:1139))
          (PORT IN3 (780:884:990)(782:877:973))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x66y79
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3453_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (580:653:726)(592:656:720))
          (PORT IN8 (895:1010:1128)(895:1008:1122))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x65y79
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3454_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (958:1067:1179)(954:1056:1160))
          (PORT IN3 (544:624:705)(542:611:682))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x69y78
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3455_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (744:837:931)(759:843:927))
          (PORT IN8 (918:1047:1179)(929:1044:1162))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x71y72
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3456_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1033:1178:1324)(1016:1135:1256))
          (PORT IN3 (1216:1380:1546)(1204:1342:1483))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///XOR/    Pos: x72y72
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3457_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1023:1150:1280)(1056:1172:1291))
          (PORT IN3 (1715:1926:2140)(1761:1964:2167))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x69y80
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3462_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1102:1248:1396)(1133:1277:1422))
          (PORT IN8 (1861:2096:2334)(1981:2205:2435))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x66y66
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3463_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (721:830:941)(720:817:917))
          (PORT IN3 (977:1080:1184)(997:1094:1195))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x100y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3465_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1066:1192:1321)(1090:1201:1314))
          (PORT IN8 (1433:1627:1825)(1471:1643:1818))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x92y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3466_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (580:655:731)(574:635:698))
          (PORT IN8 (1843:2053:2269)(1929:2121:2318))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x63y71
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3470_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (402:456:511)(375:419:465))
          (PORT IN7 (953:1090:1230)(985:1122:1262))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x65y67
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3472_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1651:1852:2058)(1680:1861:2047))
          (PORT IN3 (1134:1286:1442)(1178:1322:1469))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x106y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3474_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1132:1275:1421)(1131:1254:1379))
          (PORT IN8 (1653:1834:2020)(1713:1897:2086))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x96y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3475_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1398:1551:1706)(1413:1546:1684))
          (PORT IN4 (1419:1620:1825)(1421:1595:1774))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x98y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3479_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (708:817:927)(688:777:867))
          (PORT IN8 (1503:1695:1889)(1579:1757:1939))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x92y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3480_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1233:1357:1485)(1269:1389:1513))
          (PORT IN3 (1220:1387:1556)(1224:1365:1511))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///XOR/    Pos: x65y75
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3483_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1154:1310:1471)(1209:1360:1514))
          (PORT IN3 (929:1057:1187)(945:1060:1177))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x68y77
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3484_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (390:449:510)(382:433:484))
          (PORT IN7 (1113:1244:1375)(1108:1219:1331))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_ORAND////    Pos: x103y79
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a3486_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1117:1251:1387)(1143:1274:1407))
          (PORT IN6 (1530:1701:1876)(1542:1685:1836))
          (PORT IN8 (1204:1353:1504)(1244:1385:1531))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x101y73
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3489_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2071:2304:2539)(2133:2338:2550))
          (PORT IN7 (1476:1662:1850)(1559:1741:1929))
          (PORT IN8 (1873:2101:2335)(1956:2178:2404))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x95y75
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a3490_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1208:1366:1525)(1207:1343:1484))
          (PORT IN2 (1444:1620:1801)(1426:1583:1744))
          (PORT IN4 (1706:1910:2116)(1768:1964:2166))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x97y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3492_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1220:1388:1559)(1258:1416:1576))
          (PORT IN4 (1682:1891:2101)(1757:1947:2140))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x98y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3494_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1474:1669:1868)(1490:1664:1842))
          (PORT IN8 (1370:1556:1747)(1401:1578:1757))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x94y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3495_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1577:1746:1920)(1672:1830:1991))
          (PORT IN3 (1619:1785:1955)(1655:1807:1964))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_ORAND////    Pos: x100y71
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a3499_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (956:1065:1175)(982:1087:1193))
          (PORT IN6 (1491:1661:1835)(1556:1712:1872))
          (PORT IN7 (745:850:956)(756:858:962))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x99y65
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3502_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2055:2272:2493)(2124:2330:2543))
          (PORT IN5 (1387:1550:1714)(1419:1568:1719))
          (PORT IN6 (1025:1160:1298)(1041:1164:1290))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x87y63
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a3503_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1662:1848:2040)(1731:1917:2105))
          (PORT IN7 (1556:1764:1977)(1602:1787:1977))
          (PORT IN8 (2027:2265:2507)(2082:2299:2522))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x89y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3505_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1295:1447:1602)(1363:1502:1645))
          (PORT IN3 (1710:1918:2130)(1773:1970:2172))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x94y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3507_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1340:1479:1622)(1413:1543:1674))
          (PORT IN3 (1400:1568:1740)(1484:1648:1816))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x93y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3508_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1106:1254:1404)(1129:1261:1398))
          (PORT IN7 (564:653:743)(560:636:713))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x90y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3512_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1540:1715:1893)(1597:1750:1908))
          (PORT IN8 (1393:1535:1679)(1462:1592:1724))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x84y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3513_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1183:1341:1501)(1257:1406:1559))
          (PORT IN3 (1462:1623:1788)(1543:1697:1858))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x132y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3516_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (993:1135:1278)(1040:1167:1298))
          (PORT IN6 (556:645:736)(528:595:664))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///OR/    Pos: x124y76
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3518_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1554:1737:1923)(1650:1829:2012))
          (PORT IN4 (1422:1598:1776)(1493:1655:1821))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x131y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3519_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1251:1403:1555)(1305:1438:1575))
          (PORT IN8 (1894:2089:2287)(1969:2148:2331))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3519_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1806:2000:2200)(1868:2051:2239))
          (PORT IN2 (1617:1791:1971)(1666:1834:2006))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND////    Pos: x130y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3523_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2132:2378:2630)(2249:2491:2740))
          (PORT IN2 (365:420:476)(336:379:423))
          (PORT IN3 (1505:1725:1949)(1568:1776:1990))
          (PORT IN4 (1195:1365:1536)(1276:1436:1599))
          (PORT IN6 (353:404:456)(326:366:408))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_AND///AND/    Pos: x129y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3528_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1533:1748:1968)(1610:1840:2076))
          (PORT IN6 (1314:1469:1629)(1372:1525:1683))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3528_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (883:979:1076)(901:979:1059))
          (PORT IN4 (1771:1960:2154)(1843:2022:2207))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x125y79
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3529_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1352:1532:1714)(1383:1544:1709))
          (PORT IN7 (1963:2189:2420)(2072:2297:2528))
          (PORT IN8 (1174:1315:1458)(1229:1361:1496))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND////    Pos: x130y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3531_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (980:1103:1227)(992:1113:1236))
          (PORT IN2 (1622:1817:2017)(1625:1794:1967))
          (PORT IN3 (1120:1260:1401)(1150:1279:1409))
          (PORT IN4 (728:839:950)(730:828:929))
          (PORT IN5 (1305:1454:1609)(1320:1457:1599))
          (PORT IN6 (1516:1741:1969)(1546:1737:1932))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_AND////    Pos: x122y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3532_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1775:1964:2156)(1846:2026:2209))
          (PORT IN8 (1498:1667:1837)(1571:1730:1893))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///OR/    Pos: x126y72
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3533_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1889:2127:2372)(1980:2204:2431))
          (PORT IN4 (1227:1409:1594)(1284:1465:1646))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x131y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3534_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1269:1441:1619)(1340:1509:1682))
          (PORT IN8 (1948:2193:2445)(2035:2265:2502))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3534_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1414:1581:1754)(1428:1583:1740))
          (PORT IN2 (2086:2327:2573)(2165:2399:2642))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND////    Pos: x124y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3540_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (989:1125:1262)(1007:1129:1253))
          (PORT IN3 (384:441:500)(354:398:444))
          (PORT IN4 (596:677:759)(599:674:751))
          (PORT IN6 (1508:1704:1903)(1548:1731:1920))
          (PORT IN7 (385:451:518)(354:403:452))
          (PORT IN8 (555:650:746)(536:605:676))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x124y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3541_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (399:457:515)(387:439:492))
          (PORT IN8 (1207:1378:1553)(1233:1388:1547))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_OR////    Pos: x124y80
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3542_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1647:1863:2081)(1691:1888:2089))
          (PORT IN7 (1274:1435:1601)(1281:1428:1579))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x126y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3543_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (397:460:524)(369:414:461))
          (PORT IN8 (1825:2037:2254)(1878:2074:2273))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3543_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1709:1933:2163)(1754:1963:2176))
          (PORT IN2 (792:908:1026)(768:857:947))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_///AND/    Pos: x133y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3548_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1211:1377:1548)(1226:1375:1528))
          (PORT IN4 (2121:2381:2648)(2231:2484:2742))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///OR/    Pos: x122y73
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3550_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1596:1764:1938)(1605:1753:1907))
          (PORT IN2 (1582:1747:1915)(1631:1782:1936))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND///AND/    Pos: x130y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3551_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (588:663:740)(585:652:720))
          (PORT IN8 (1013:1171:1331)(1023:1165:1308))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3551_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1595:1776:1959)(1685:1863:2042))
          (PORT IN2 (1062:1185:1310)(1102:1213:1325))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND////    Pos: x121y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3555_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1423:1615:1812)(1466:1651:1844))
          (PORT IN2 (1081:1236:1393)(1114:1252:1395))
          (PORT IN3 (1471:1658:1846)(1485:1658:1835))
          (PORT IN4 (1496:1675:1859)(1502:1668:1836))
          (PORT IN5 (1063:1232:1405)(1091:1251:1414))
          (PORT IN6 (1724:1948:2176)(1774:1990:2208))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_AND////    Pos: x119y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3556_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1645:1852:2064)(1763:1974:2188))
          (PORT IN7 (1545:1734:1926)(1589:1763:1942))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///OR/    Pos: x116y66
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3557_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1399:1559:1724)(1446:1599:1755))
          (PORT IN2 (1325:1474:1625)(1390:1531:1675))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND///AND/    Pos: x125y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3558_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1307:1464:1622)(1338:1486:1636))
          (PORT IN8 (1074:1224:1375)(1131:1273:1418))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3558_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (931:1064:1199)(965:1093:1223))
          (PORT IN2 (1181:1319:1461)(1234:1359:1488))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND////    Pos: x124y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3563_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1204:1384:1569)(1242:1419:1598))
          (PORT IN8 (1452:1652:1853)(1466:1635:1807))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_OR////    Pos: x120y75
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3565_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2017:2265:2520)(2071:2303:2541))
          (PORT IN6 (2052:2282:2520)(2156:2382:2616))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_AND///AND/    Pos: x125y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3566_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1684:1846:2012)(1728:1871:2021))
          (PORT IN8 (1423:1567:1714)(1460:1588:1719))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3566_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1891:2139:2394)(1950:2186:2426))
          (PORT IN4 (747:819:894)(752:815:881))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x121y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3570_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (442:503:565)(422:474:527))
          (PORT IN8 (760:870:982)(767:862:959))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3570_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1257:1435:1618)(1283:1455:1631))
          (PORT IN4 (1115:1280:1448)(1147:1293:1441))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x111y75
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3572_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1402:1602:1808)(1407:1580:1758))
          (PORT IN7 (1800:2004:2212)(1836:2024:2218))
          (PORT IN8 (1708:1924:2143)(1717:1907:2101))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x101y85
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a3576_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1010:1149:1293)(987:1103:1222))
          (PORT IN2 (1915:2151:2394)(1978:2193:2413))
          (PORT IN3 (2042:2260:2484)(2108:2319:2535))
          (PORT IN4 (1467:1636:1808)(1518:1675:1837))
          (PORT IN5 (1269:1418:1569)(1332:1475:1621))
          (PORT IN6 (2435:2704:2980)(2539:2796:3061))
          (PORT IN7 (1531:1768:2009)(1528:1731:1940))
          (PORT IN8 (1101:1256:1414)(1141:1280:1422))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x131y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3577_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1630:1835:2045)(1703:1888:2076))
          (PORT IN4 (1359:1534:1710)(1443:1609:1779))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR////    Pos: x130y80
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3579_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1264:1444:1628)(1279:1449:1620))
          (PORT IN7 (749:862:976)(723:812:901))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x135y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3580_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1311:1476:1644)(1311:1450:1594))
          (PORT IN8 (1532:1714:1899)(1620:1790:1963))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3580_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1616:1822:2031)(1720:1925:2133))
          (PORT IN3 (547:633:721)(530:602:676))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND///AND/    Pos: x129y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3585_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (700:780:862)(706:776:848))
          (PORT IN8 (1725:1958:2195)(1844:2100:2360))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3585_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1746:1936:2130)(1829:2007:2189))
          (PORT IN4 (1195:1360:1528)(1202:1346:1492))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x134y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3590_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (913:1047:1183)(911:1031:1155))
          (PORT IN4 (1873:2101:2332)(1977:2192:2413))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR////    Pos: x130y74
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3592_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1478:1627:1780)(1524:1661:1800))
          (PORT IN6 (764:866:969)(767:859:952))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_AND///AND/    Pos: x131y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3593_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1696:1910:2125)(1780:1979:2183))
          (PORT IN7 (1588:1770:1956)(1655:1828:2007))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3593_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1852:2077:2307)(1900:2115:2334))
          (PORT IN2 (1533:1694:1860)(1584:1734:1887))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_///AND/    Pos: x130y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3597_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1575:1753:1935)(1667:1842:2019))
          (PORT IN4 (1767:1967:2172)(1826:2015:2209))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR////    Pos: x129y78
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3598_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1086:1248:1415)(1079:1223:1370))
          (PORT IN6 (916:1018:1122)(943:1042:1144))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_AND///AND/    Pos: x135y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3599_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1360:1533:1708)(1392:1543:1698))
          (PORT IN8 (776:887:999)(778:877:977))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3599_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1315:1493:1674)(1373:1536:1702))
          (PORT IN4 (2066:2314:2565)(2165:2398:2634))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x132y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3604_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1794:2027:2265)(1852:2058:2270))
          (PORT IN2 (1244:1387:1535)(1267:1397:1530))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_OR////    Pos: x126y72
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3606_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2230:2477:2728)(2347:2584:2826))
          (PORT IN8 (1115:1286:1460)(1123:1272:1424))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x131y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3607_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (966:1086:1208)(992:1105:1219))
          (PORT IN8 (1690:1896:2104)(1786:1981:2180))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3607_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1759:1960:2166)(1871:2073:2277))
          (PORT IN3 (1499:1721:1945)(1536:1737:1942))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_ORAND////    Pos: x99y75
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a3611_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1477:1646:1817)(1560:1720:1884))
          (PORT IN2 (1607:1804:2006)(1676:1865:2059))
          (PORT IN3 (1669:1866:2068)(1698:1874:2055))
          (PORT IN4 (1114:1291:1469)(1144:1302:1463))
          (PORT IN5 (1645:1818:1997)(1697:1857:2023))
          (PORT IN6 (1395:1549:1705)(1414:1545:1679))
          (PORT IN7 (1396:1568:1743)(1469:1628:1790))
          (PORT IN8 (1328:1479:1633)(1348:1483:1621))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x129y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3612_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1568:1765:1967)(1613:1792:1975))
          (PORT IN8 (1464:1638:1816)(1521:1690:1864))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///OR/    Pos: x125y65
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3614_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1794:2011:2232)(1850:2050:2253))
          (PORT IN3 (2549:2878:3215)(2631:2928:3229))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND///AND/    Pos: x130y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3615_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1280:1435:1594)(1312:1461:1613))
          (PORT IN8 (1130:1276:1425)(1133:1259:1389))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3615_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1576:1757:1941)(1662:1837:2014))
          (PORT IN3 (1193:1363:1535)(1226:1381:1542))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x126y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3620_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1377:1559:1745)(1447:1612:1783))
          (PORT IN7 (1792:2050:2310)(1867:2144:2423))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///OR/    Pos: x126y78
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3621_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1847:2072:2303)(1929:2155:2387))
          (PORT IN2 (1074:1206:1340)(1123:1245:1369))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND///AND/    Pos: x133y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3622_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1201:1368:1536)(1263:1419:1579))
          (PORT IN8 (1035:1172:1310)(1030:1144:1261))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3622_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (918:1049:1183)(927:1044:1164))
          (PORT IN4 (1895:2113:2336)(1996:2206:2418))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x126y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3627_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (833:965:1099)(821:926:1034))
          (PORT IN8 (782:881:981)(783:871:961))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3627_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1305:1497:1693)(1364:1544:1726))
          (PORT IN3 (1565:1748:1933)(1622:1792:1967))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x121y72
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3629_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1703:1903:2105)(1775:1953:2135))
          (PORT IN5 (1425:1592:1763)(1440:1587:1737))
          (PORT IN6 (1432:1599:1769)(1446:1592:1740))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_AND////    Pos: x114y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3633_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (761:844:927)(757:834:914))
          (PORT IN2 (1557:1741:1928)(1603:1777:1956))
          (PORT IN3 (1741:1945:2156)(1743:1923:2109))
          (PORT IN4 (557:634:711)(572:646:722))
          (PORT IN6 (1188:1337:1487)(1261:1399:1539))
          (PORT IN8 (899:1005:1112)(931:1038:1148))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x103y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3634_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2622:2918:3220)(2756:3022:3292))
          (PORT IN8 (1389:1576:1767)(1414:1594:1776))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///OR/    Pos: x115y79
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3635_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1200:1367:1536)(1178:1313:1452))
          (PORT IN4 (585:669:755)(586:666:748))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x114y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3636_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1354:1509:1665)(1405:1546:1691))
          (PORT IN8 (1333:1503:1675)(1362:1513:1666))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3636_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1474:1631:1790)(1552:1694:1837))
          (PORT IN4 (1732:1918:2108)(1801:1973:2149))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_ORAND////    Pos: x112y85
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a3641_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1496:1670:1848)(1565:1734:1908))
          (PORT IN2 (1399:1590:1785)(1422:1597:1776))
          (PORT IN3 (552:635:720)(535:609:684))
          (PORT IN4 (1451:1615:1781)(1545:1700:1859))
          (PORT IN5 (423:483:544)(403:455:508))
          (PORT IN6 (1585:1778:1974)(1622:1787:1958))
          (PORT IN7 (1433:1610:1792)(1431:1588:1749))
          (PORT IN8 (1456:1626:1800)(1527:1693:1864))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x117y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3642_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (863:975:1088)(857:954:1056))
          (PORT IN7 (938:1071:1207)(967:1093:1220))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///OR/    Pos: x107y87
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3643_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1437:1597:1759)(1452:1582:1717))
          (PORT IN4 (1754:1969:2190)(1791:1980:2178))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x118y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3644_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1631:1800:1971)(1723:1882:2045))
          (PORT IN8 (1711:1885:2063)(1759:1924:2094))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3644_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1541:1709:1881)(1545:1691:1839))
          (PORT IN4 (566:645:726)(584:659:737))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x116y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3650_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1746:1948:2156)(1766:1946:2131))
          (PORT IN2 (912:1033:1155)(931:1048:1168))
          (PORT IN3 (888:1017:1148)(900:1019:1141))
          (PORT IN4 (1241:1406:1575)(1287:1434:1586))
          (PORT IN5 (1397:1566:1740)(1411:1565:1724))
          (PORT IN7 (879:1009:1144)(887:1006:1129))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x113y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3651_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2936:3271:3610)(3121:3434:3752))
          (PORT IN7 (539:613:688)(534:600:668))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///OR/    Pos: x122y74
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3652_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1262:1425:1589)(1326:1476:1629))
          (PORT IN3 (1480:1647:1817)(1496:1640:1790))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND///AND/    Pos: x118y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3653_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2678:2979:3288)(2814:3100:3393))
          (PORT IN8 (1402:1558:1716)(1421:1558:1696))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3653_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1012:1147:1286)(982:1090:1202))
          (PORT IN4 (1613:1796:1981)(1671:1845:2023))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x110y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3659_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1002:1128:1256)(1024:1144:1267))
          (PORT IN2 (579:661:744)(579:654:731))
          (PORT IN4 (748:842:938)(763:849:937))
          (PORT IN7 (601:684:767)(614:692:771))
          (PORT IN8 (766:866:966)(781:871:962))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x114y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3663_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1657:1827:2000)(1706:1862:2023))
          (PORT IN7 (551:639:729)(522:594:667))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3663_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (386:442:500)(356:402:449))
          (PORT IN3 (1502:1695:1893)(1549:1737:1929))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x121y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3665_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (753:863:975)(759:866:975))
          (PORT IN7 (1389:1539:1692)(1406:1539:1675))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///OR/    Pos: x115y69
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3667_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1352:1498:1646)(1384:1517:1652))
          (PORT IN4 (741:826:914)(754:836:920))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x118y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3668_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1006:1154:1307)(1019:1158:1302))
          (PORT IN8 (1793:2010:2230)(1881:2092:2307))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3668_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1223:1360:1500)(1274:1398:1525))
          (PORT IN2 (1702:1912:2124)(1750:1947:2149))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND////    Pos: x114y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3672_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1459:1626:1796)(1471:1632:1796))
          (PORT IN2 (764:860:957)(779:866:956))
          (PORT IN3 (1093:1238:1385)(1139:1267:1397))
          (PORT IN4 (1392:1546:1704)(1458:1615:1776))
          (PORT IN5 (2197:2475:2758)(2305:2569:2839))
          (PORT IN8 (1572:1756:1943)(1677:1853:2035))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x120y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3673_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (940:1075:1213)(960:1094:1231))
          (PORT IN6 (1142:1298:1458)(1189:1342:1497))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_OR////    Pos: x112y74
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3674_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1345:1517:1695)(1386:1556:1729))
          (PORT IN6 (2870:3214:3564)(2979:3286:3599))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_AND///AND/    Pos: x117y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3675_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1295:1464:1637)(1356:1515:1678))
          (PORT IN8 (922:1067:1213)(930:1053:1178))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3675_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1222:1358:1498)(1254:1379:1507))
          (PORT IN2 (912:1041:1174)(937:1060:1186))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND////    Pos: x110y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3680_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (870:1001:1134)(878:994:1112))
          (PORT IN2 (1553:1773:1997)(1567:1761:1962))
          (PORT IN3 (892:1010:1131)(878:984:1093))
          (PORT IN4 (1270:1428:1590)(1302:1455:1610))
          (PORT IN5 (1489:1649:1813)(1543:1699:1859))
          (PORT IN8 (1759:1972:2189)(1845:2059:2276))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x106y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3681_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1282:1432:1588)(1304:1446:1592))
          (PORT IN4 (1475:1686:1903)(1514:1713:1916))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR////    Pos: x115y78
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3682_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (562:642:723)(564:638:714))
          (PORT IN7 (1579:1759:1943)(1578:1738:1902))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x115y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3683_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2147:2378:2614)(2198:2413:2635))
          (PORT IN8 (1709:1942:2179)(1757:1963:2172))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3683_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1416:1590:1767)(1408:1554:1703))
          (PORT IN2 (2165:2380:2602)(2234:2441:2655))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND///AND/    Pos: x114y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3689_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (737:842:948)(752:853:957))
          (PORT IN7 (1167:1299:1433)(1172:1285:1401))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3689_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1072:1195:1320)(1088:1201:1316))
          (PORT IN4 (1489:1685:1885)(1550:1733:1920))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x101y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3694_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1427:1609:1794)(1487:1646:1808))
          (PORT IN4 (1250:1419:1590)(1321:1477:1635))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x123y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3695_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1246:1421:1600)(1315:1488:1663))
          (PORT IN7 (793:913:1036)(784:893:1006))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x108y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3696_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1662:1825:1989)(1742:1897:2053))
          (PORT IN8 (1235:1385:1538)(1243:1377:1514))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x137y98
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3699_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (387:448:510)(383:438:494))
          (PORT IN4 (550:634:720)(531:604:678))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x138y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3700_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (761:867:977)(785:891:998))
          (PORT IN7 (726:827:931)(735:833:933))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x131y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3704_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2765:3070:3387)(2858:3140:3429))
          (PORT IN4 (1300:1452:1608)(1356:1512:1671))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x136y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3705_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1399:1578:1761)(1426:1597:1772))
          (PORT IN7 (594:665:739)(573:633:694))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x133y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3707_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (868:977:1087)(859:953:1050))
          (PORT IN3 (875:987:1101)(866:965:1065))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x133y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3709_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (761:857:956)(757:850:946))
          (PORT IN8 (1139:1278:1422)(1158:1287:1420))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x141y97
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3711_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (975:1100:1230)(1009:1132:1258))
          (PORT IN8 (551:637:724)(560:643:727))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x129y97
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3712_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1203:1381:1560)(1224:1394:1568))
          (PORT IN3 (1100:1254:1409)(1141:1286:1432))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x136y97
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3713_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1104:1256:1414)(1156:1315:1476))
          (PORT IN8 (1082:1223:1368)(1113:1250:1390))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x137y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3714_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (805:902:1001)(800:893:988))
          (PORT IN4 (1202:1358:1517)(1237:1384:1534))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x136y96
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3716_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1685:1861:2042)(1719:1889:2064))
          (PORT IN7 (1568:1729:1895)(1588:1726:1869))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x127y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3717_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1620:1861:2106)(1713:1965:2220))
          (PORT IN6 (604:693:785)(579:650:723))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3717_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (610:697:787)(583:652:723))
          (PORT IN4 (1160:1297:1439)(1211:1336:1462))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x127y101
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3720_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (882:1003:1126)(883:994:1107))
          (PORT IN7 (583:665:749)(574:646:718))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x123y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3721_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (756:857:960)(737:828:921))
          (PORT IN7 (959:1073:1192)(967:1082:1199))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x129y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3722_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1576:1786:1998)(1653:1874:2101))
          (PORT IN4 (552:629:708)(543:615:689))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x128y102
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3723_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1633:1830:2032)(1697:1886:2080))
          (PORT IN7 (400:457:515)(378:422:466))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x126y77
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3724_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1583:1745:1911)(1658:1799:1941))
          (PORT IN7 (1602:1794:1992)(1677:1860:2047))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x127y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3726_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1287:1457:1632)(1345:1509:1677))
          (PORT IN3 (807:912:1020)(819:924:1029))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///XOR/    Pos: x129y101
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3728_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1271:1442:1617)(1302:1464:1628))
          (PORT IN3 (1340:1517:1699)(1399:1565:1734))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///XOR/    Pos: x125y84
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3729_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1554:1728:1907)(1591:1750:1915))
          (PORT IN4 (1283:1447:1613)(1325:1474:1627))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x128y79
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3730_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1595:1787:1986)(1592:1768:1950))
          (PORT IN8 (1928:2141:2357)(2014:2209:2410))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x129y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3731_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (811:910:1011)(809:898:989))
          (PORT IN3 (559:642:728)(540:615:691))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x130y96
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3732_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (955:1081:1209)(967:1092:1219))
          (PORT IN7 (1501:1669:1840)(1509:1664:1823))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x122y82
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3733_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (605:682:759)(616:684:753))
          (PORT IN8 (1407:1557:1710)(1479:1624:1772))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x126y76
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3734_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1997:2233:2475)(2052:2263:2480))
          (PORT IN4 (1395:1584:1776)(1427:1606:1788))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x118y76
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3735_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1254:1424:1597)(1260:1409:1560))
          (PORT IN6 (2429:2708:2994)(2559:2826:3098))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///XOR/    Pos: x119y78
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3736_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1527:1685:1847)(1603:1746:1892))
          (PORT IN4 (1982:2185:2393)(2050:2231:2416))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x114y74
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3737_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1704:1888:2077)(1753:1929:2109))
          (PORT IN8 (1585:1771:1960)(1674:1856:2044))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x140y86
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3738_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (379:435:491)(357:399:442))
          (PORT IN4 (361:421:482)(343:389:436))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x139y91
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3739_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (561:643:726)(562:636:710))
          (PORT IN7 (586:672:760)(577:654:734))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x139y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3741_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (554:628:704)(545:608:671))
          (PORT IN3 (565:641:718)(563:628:693))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x137y97
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3742_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2724:3038:3356)(2794:3083:3378))
          (PORT IN7 (1309:1480:1655)(1374:1541:1711))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x133y90
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3744_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1331:1492:1658)(1406:1562:1722))
          (PORT IN2 (1703:1916:2135)(1774:1983:2198))
          (PORT IN3 (1277:1432:1592)(1285:1431:1579))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///XOR/    Pos: x136y91
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3748_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (4077:4607:5148)(4258:4758:5266))
          (PORT IN3 (776:883:994)(816:921:1029))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x140y90
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3749_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (800:900:1002)(810:904:1001))
          (PORT IN7 (1335:1517:1704)(1394:1567:1746))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x140y88
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3750_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (381:436:492)(367:413:460))
          (PORT IN3 (406:465:525)(392:443:495))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x141y94
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3751_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1285:1457:1632)(1324:1488:1656))
          (PORT IN8 (1209:1380:1555)(1255:1419:1585))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x139y91
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3752_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (376:435:494)(355:401:447))
          (PORT IN4 (557:642:728)(556:626:698))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x141y88
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3756_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (610:683:758)(610:673:738))
          (PORT IN7 (1124:1263:1406)(1154:1286:1422))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x139y83
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3757_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (777:879:983)(814:911:1010))
          (PORT IN3 (924:1060:1198)(948:1075:1204))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x139y87
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3758_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (877:984:1093)(863:956:1051))
          (PORT IN7 (1319:1486:1657)(1331:1484:1639))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x138y93
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3759_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (743:847:952)(749:843:940))
          (PORT IN4 (541:628:715)(535:607:681))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x138y90
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3760_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1048:1189:1334)(1052:1178:1306))
          (PORT IN8 (888:1022:1157)(912:1034:1158))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x137y92
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3761_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1266:1423:1584)(1293:1438:1586))
          (PORT IN4 (376:435:494)(359:403:448))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x130y80
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3762_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1795:1978:2168)(1892:2064:2240))
          (PORT IN3 (604:691:779)(605:685:767))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x139y81
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3764_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1520:1701:1886)(1575:1748:1924))
          (PORT IN8 (1447:1616:1790)(1473:1639:1811))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x135y85
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3766_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1253:1413:1576)(1272:1420:1571))
          (PORT IN3 (1134:1275:1420)(1185:1317:1452))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///XOR/    Pos: x133y80
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3767_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1598:1767:1939)(1700:1859:2023))
          (PORT IN3 (846:955:1068)(816:907:1001))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x132y80
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3768_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1508:1673:1843)(1556:1711:1872))
          (PORT IN8 (1802:1993:2187)(1911:2098:2288))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x138y92
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3769_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (731:828:928)(737:826:916))
          (PORT IN4 (1547:1735:1927)(1597:1782:1974))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x138y95
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3770_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (609:695:783)(612:694:776))
          (PORT IN4 (376:437:498)(374:428:483))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x135y78
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3771_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1955:2170:2392)(2051:2255:2463))
          (PORT IN8 (1534:1719:1908)(1589:1766:1947))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x128y70
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3772_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1632:1825:2022)(1715:1902:2092))
          (PORT IN8 (595:679:763)(599:680:761))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x124y67
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3773_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1544:1738:1936)(1609:1801:1998))
          (PORT IN4 (380:434:489)(351:392:434))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x132y78
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3774_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1645:1872:2101)(1685:1887:2094))
          (PORT IN3 (1841:2026:2216)(1914:2084:2257))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x122y70
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3775_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1242:1408:1578)(1255:1398:1546))
          (PORT IN6 (2610:2906:3209)(2698:2987:3284))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///XOR/    Pos: x70y98
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3778_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1297:1452:1613)(1315:1470:1627))
          (PORT IN2 (1069:1216:1365)(1076:1218:1364))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_XOR////    Pos: x78y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3781_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (374:439:505)(342:393:446))
          (PORT IN6 (377:434:491)(348:391:436))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///XOR/    Pos: x75y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3782_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (935:1056:1180)(954:1076:1203))
          (PORT IN2 (550:626:704)(543:614:686))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND////    Pos: x73y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3784_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (393:455:518)(374:422:472))
          (PORT IN8 (1253:1413:1575)(1282:1436:1591))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x77y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3785_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1096:1241:1391)(1155:1293:1435))
          (PORT IN3 (1625:1830:2039)(1666:1867:2072))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///XOR/    Pos: x68y97
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3788_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (856:977:1099)(863:976:1090))
          (PORT IN2 (1292:1458:1629)(1369:1535:1705))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_XOR////    Pos: x68y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3790_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (356:411:467)(339:382:426))
          (PORT IN8 (729:837:946)(760:867:977))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x67y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3792_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (749:844:941)(752:837:924))
          (PORT IN4 (606:689:773)(607:683:760))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x76y97
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3794_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1001:1126:1253)(1047:1161:1277))
          (PORT IN8 (728:840:955)(735:835:936))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x68y98
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3795_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (874:984:1098)(855:949:1046))
          (PORT IN7 (1218:1353:1491)(1220:1334:1451))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x73y98
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3796_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (581:666:752)(568:644:721))
          (PORT IN4 (1026:1171:1317)(1038:1173:1313))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x74y96
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3798_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1111:1249:1392)(1137:1273:1412))
          (PORT IN7 (1298:1425:1553)(1315:1427:1541))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x71y102
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3799_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (928:1059:1193)(955:1079:1205))
          (PORT IN3 (1367:1551:1739)(1430:1600:1775))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x77y97
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3800_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (392:456:522)(363:413:463))
          (PORT IN7 (1143:1280:1422)(1164:1295:1429))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x108y78
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3801_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1358:1542:1729)(1417:1578:1742))
          (PORT IN3 (1322:1476:1633)(1359:1497:1640))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x70y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3803_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (724:835:946)(713:808:907))
          (PORT IN8 (551:632:715)(536:605:675))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x71y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3805_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (770:871:975)(800:900:1004))
          (PORT IN3 (1485:1664:1847)(1547:1720:1896))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x102y88
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3806_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1803:1986:2172)(1891:2059:2234))
          (PORT IN7 (601:684:767)(614:692:771))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x111y72
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3807_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1565:1764:1965)(1584:1755:1930))
          (PORT IN2 (1718:1921:2130)(1793:1993:2197))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_XOR////    Pos: x76y98
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3808_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1076:1206:1340)(1079:1193:1312))
          (PORT IN7 (1432:1613:1797)(1451:1623:1800))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x78y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3809_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (374:432:491)(346:392:439))
          (PORT IN3 (1451:1634:1821)(1509:1691:1875))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x106y83
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3810_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1384:1586:1792)(1396:1579:1765))
          (PORT IN8 (1630:1801:1977)(1688:1850:2018))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x107y67
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3811_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1446:1627:1812)(1500:1670:1846))
          (PORT IN4 (1788:1996:2210)(1842:2051:2264))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x104y73
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3812_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1695:1893:2092)(1728:1908:2091))
          (PORT IN6 (1039:1173:1308)(1024:1137:1252))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///XOR/    Pos: x101y78
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3813_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1794:1969:2152)(1837:2008:2182))
          (PORT IN4 (1602:1774:1953)(1630:1775:1926))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x102y78
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3814_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1752:1974:2198)(1816:2025:2240))
          (PORT IN6 (1012:1135:1261)(1060:1173:1289))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///XOR/    Pos: x94y66
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3863_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (728:834:943)(723:819:917))
          (PORT IN2 (1750:1961:2176)(1808:2008:2214))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_XOR////    Pos: x99y73
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3864_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (895:1034:1176)(906:1030:1155))
          (PORT IN8 (1557:1705:1857)(1589:1720:1855))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x97y67
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3865_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1025:1155:1289)(1004:1118:1236))
          (PORT IN4 (1294:1436:1581)(1335:1477:1621))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x94y76
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3866_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1296:1451:1611)(1351:1502:1655))
          (PORT IN8 (1498:1676:1856)(1532:1691:1856))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x88y65
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3867_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1298:1468:1642)(1372:1537:1705))
          (PORT IN4 (1273:1447:1625)(1327:1490:1658))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x81y63
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3868_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1415:1589:1767)(1410:1568:1730))
          (PORT IN6 (1364:1515:1668)(1394:1527:1663))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_XOR////    Pos: x94y72
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3869_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1389:1555:1724)(1448:1602:1760))
          (PORT IN8 (1525:1705:1890)(1613:1794:1977))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x85y61
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3870_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (710:821:934)(693:788:885))
          (PORT IN3 (571:655:740)(571:651:733))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x125y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3944_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1551:1759:1970)(1625:1843:2063))
          (PORT IN2 (358:412:467)(343:385:428))
          (PORT IN3 (1270:1439:1611)(1302:1467:1635))
          (PORT IN4 (1709:1932:2159)(1748:1956:2167))
          (PORT IN5 (1397:1565:1737)(1427:1583:1742))
          (PORT IN6 (1490:1690:1895)(1548:1733:1921))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_OR////    Pos: x117y62
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3945_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1289:1437:1588)(1342:1493:1648))
          (PORT IN6 (907:1042:1179)(904:1017:1132))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///AND/    Pos: x134y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3946_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1578:1770:1967)(1658:1849:2043))
          (PORT IN4 (1483:1668:1857)(1553:1724:1898))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR////    Pos: x113y63
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3947_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1358:1519:1685)(1410:1556:1705))
          (PORT IN7 (1356:1532:1711)(1424:1584:1750))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x137y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3948_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1233:1372:1512)(1287:1410:1538))
          (PORT IN7 (1504:1730:1959)(1523:1732:1942))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x134y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3950_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1210:1366:1526)(1228:1371:1519))
          (PORT IN2 (768:862:958)(777:864:953))
          (PORT IN3 (1085:1225:1368)(1107:1240:1375))
          (PORT IN4 (533:616:701)(505:569:635))
          (PORT IN5 (583:657:733)(575:640:706))
          (PORT IN6 (917:1040:1165)(959:1073:1188))
          (PORT IN7 (581:666:754)(561:635:710))
          (PORT IN8 (533:614:698)(509:571:635))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_OR////    Pos: x117y65
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3951_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1204:1362:1527)(1196:1333:1474))
          (PORT IN7 (1223:1353:1486)(1241:1359:1480))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x138y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3952_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1099:1250:1402)(1112:1239:1370))
          (PORT IN7 (1107:1241:1380)(1157:1281:1408))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///OR/    Pos: x127y64
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3953_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1344:1499:1657)(1402:1544:1691))
          (PORT IN4 (1634:1859:2089)(1664:1879:2101))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x120y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3954_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1284:1461:1641)(1269:1414:1564))
          (PORT IN4 (936:1068:1202)(967:1089:1213))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR////    Pos: x140y67
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3955_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1034:1164:1297)(1029:1142:1258))
          (PORT IN7 (1078:1202:1329)(1124:1243:1364))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x135y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3956_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1417:1614:1812)(1478:1649:1824))
          (PORT IN4 (1841:2047:2257)(1905:2109:2320))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR////    Pos: x134y68
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3957_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1721:1923:2128)(1784:1966:2156))
          (PORT IN8 (2092:2370:2651)(2174:2434:2698))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x119y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3958_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (950:1083:1220)(972:1097:1224))
          (PORT IN6 (774:871:969)(794:886:981))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_OR///OR/    Pos: x138y69
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3959_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1438:1625:1817)(1476:1654:1834))
          (PORT IN8 (1094:1248:1404)(1059:1174:1292))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3959_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1373:1580:1789)(1434:1625:1822))
          (PORT IN2 (1514:1732:1953)(1534:1728:1928))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_///AND/    Pos: x140y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3960_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (932:1060:1192)(962:1080:1200))
          (PORT IN2 (406:469:533)(393:447:502))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND////    Pos: x139y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3962_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (561:643:726)(560:629:700))
          (PORT IN7 (1179:1328:1479)(1238:1383:1533))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x137y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3963_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (569:660:753)(546:622:700))
          (PORT IN2 (1558:1749:1942)(1574:1756:1940))
          (PORT IN3 (1578:1774:1973)(1597:1760:1927))
          (PORT IN4 (982:1100:1220)(978:1081:1187))
          (PORT IN5 (1237:1382:1529)(1240:1368:1498))
          (PORT IN6 (560:640:721)(582:661:741))
          (PORT IN7 (857:967:1080)(844:941:1039))
          (PORT IN8 (1446:1634:1828)(1508:1693:1883))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x138y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3964_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1809:2018:2230)(1893:2075:2258))
          (PORT IN4 (1609:1790:1974)(1639:1787:1940))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR////    Pos: x140y72
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3965_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1676:1897:2123)(1727:1925:2129))
          (PORT IN7 (1108:1251:1396)(1150:1280:1412))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x141y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3966_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1200:1359:1522)(1248:1390:1534))
          (PORT IN3 (1201:1346:1496)(1270:1410:1551))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_OR///OR/    Pos: x134y65
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3975_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1561:1736:1916)(1622:1789:1962))
          (PORT IN8 (1941:2158:2379)(1994:2199:2407))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3975_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1935:2211:2493)(2024:2275:2528))
          (PORT IN3 (1280:1431:1586)(1307:1438:1572))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x142y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3976_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1430:1613:1798)(1470:1646:1827))
          (PORT IN4 (1046:1203:1363)(1066:1216:1367))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x139y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3978_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1169:1301:1436)(1171:1284:1400))
          (PORT IN4 (899:1012:1126)(909:1012:1117))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x139y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3979_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (942:1065:1188)(947:1064:1183))
          (PORT IN2 (598:681:764)(589:653:719))
          (PORT IN3 (766:877:989)(796:906:1017))
          (PORT IN4 (1619:1836:2057)(1695:1915:2139))
          (PORT IN5 (920:1055:1192)(938:1060:1184))
          (PORT IN6 (1252:1416:1582)(1287:1439:1593))
          (PORT IN7 (929:1069:1212)(935:1053:1173))
          (PORT IN8 (724:833:944)(718:814:910))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x135y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3980_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1427:1607:1792)(1464:1634:1811))
          (PORT IN7 (1422:1623:1828)(1479:1669:1864))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///OR/    Pos: x138y73
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3981_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1401:1561:1727)(1450:1593:1739))
          (PORT IN4 (1448:1647:1849)(1552:1752:1955))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR////    Pos: x134y66
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3983_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1765:1981:2203)(1868:2088:2311))
          (PORT IN7 (1404:1606:1811)(1480:1673:1867))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x137y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3984_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1877:2148:2425)(1910:2161:2416))
          (PORT IN6 (923:1046:1171)(960:1075:1192))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3984_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1177:1314:1454)(1187:1310:1438))
          (PORT IN4 (1714:1942:2173)(1771:1970:2172))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR///OR/    Pos: x116y62
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3990_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1307:1452:1600)(1313:1440:1571))
          (PORT IN8 (1418:1588:1762)(1506:1668:1831))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3990_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1944:2150:2360)(2003:2208:2419))
          (PORT IN2 (679:794:910)(652:744:838))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND////    Pos: x127y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3991_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2560:2874:3194)(2653:2947:3249))
          (PORT IN7 (1417:1569:1727)(1457:1600:1745))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x121y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3993_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1419:1575:1736)(1489:1645:1804))
          (PORT IN8 (413:472:532)(397:449:503))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x136y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3994_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1257:1410:1567)(1275:1408:1543))
          (PORT IN2 (1395:1586:1778)(1442:1623:1807))
          (PORT IN3 (1363:1520:1679)(1438:1590:1742))
          (PORT IN4 (1135:1257:1383)(1163:1285:1408))
          (PORT IN5 (1470:1623:1783)(1484:1626:1773))
          (PORT IN6 (388:455:522)(368:419:471))
          (PORT IN7 (1428:1611:1799)(1493:1674:1859))
          (PORT IN8 (539:628:719)(519:591:663))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x116y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3995_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1923:2123:2326)(1981:2177:2381))
          (PORT IN4 (1538:1731:1928)(1549:1726:1909))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR////    Pos: x136y72
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3996_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1653:1863:2077)(1738:1950:2167))
          (PORT IN7 (1536:1731:1931)(1557:1734:1916))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x132y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3997_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1522:1700:1881)(1607:1777:1952))
          (PORT IN4 (1342:1503:1666)(1405:1550:1697))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR///OR/    Pos: x139y69
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4006_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1839:2071:2312)(1917:2130:2350))
          (PORT IN8 (1231:1400:1574)(1271:1438:1610))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4006_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1344:1510:1679)(1398:1562:1728))
          (PORT IN3 (1262:1426:1593)(1281:1433:1586))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x130y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4007_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1290:1454:1622)(1339:1495:1652))
          (PORT IN4 (1482:1657:1836)(1499:1647:1799))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x136y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4009_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1619:1808:2000)(1683:1858:2036))
          (PORT IN8 (1579:1744:1913)(1639:1798:1961))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_OR////    Pos: x114y63
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4010_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1338:1498:1661)(1394:1537:1684))
          (PORT IN8 (1229:1379:1532)(1312:1455:1601))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x121y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4011_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1023:1163:1306)(1011:1131:1253))
          (PORT IN8 (1103:1262:1423)(1106:1250:1399))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_OR////    Pos: x127y66
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4012_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1097:1259:1424)(1126:1280:1438))
          (PORT IN8 (720:828:938)(704:796:890))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x118y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4013_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (763:872:984)(763:860:959))
          (PORT IN8 (1208:1353:1502)(1251:1381:1514))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_OR////    Pos: x116y60
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4014_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1427:1615:1805)(1488:1674:1864))
          (PORT IN8 (1225:1372:1520)(1255:1385:1518))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x124y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4015_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1208:1381:1557)(1260:1414:1572))
          (PORT IN3 (1216:1402:1590)(1227:1387:1550))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_OR////    Pos: x122y63
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4018_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (552:623:695)(550:608:668))
          (PORT IN6 (734:831:931)(737:825:914))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///AND/    Pos: x126y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4019_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (721:822:926)(721:817:915))
          (PORT IN4 (1439:1630:1826)(1486:1651:1820))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR////    Pos: x127y63
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4020_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1602:1780:1964)(1648:1810:1976))
          (PORT IN7 (623:713:804)(610:694:780))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x127y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4021_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1383:1534:1688)(1443:1590:1740))
          (PORT IN3 (1565:1779:1996)(1589:1783:1981))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_OR////    Pos: x137y66
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4022_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1485:1708:1935)(1506:1712:1921))
          (PORT IN8 (1189:1354:1521)(1180:1320:1465))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x119y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4023_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (541:624:709)(515:584:654))
          (PORT IN4 (1462:1625:1793)(1551:1700:1854))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR////    Pos: x116y64
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4024_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1402:1588:1780)(1413:1579:1749))
          (PORT IN7 (1894:2130:2370)(1978:2194:2418))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x124y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4025_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1068:1192:1320)(1067:1177:1290))
          (PORT IN4 (1650:1850:2055)(1732:1926:2127))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR////    Pos: x128y61
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4026_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1737:1939:2148)(1816:2014:2216))
          (PORT IN7 (1022:1164:1310)(1014:1131:1252))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x117y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4027_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1421:1568:1720)(1447:1572:1703))
          (PORT IN2 (939:1048:1160)(963:1073:1184))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_OR////    Pos: x115y61
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4028_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1426:1577:1732)(1456:1593:1735))
          (PORT IN7 (1123:1277:1434)(1172:1318:1466))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x124y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4029_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (596:682:770)(570:640:712))
          (PORT IN3 (1196:1365:1534)(1239:1387:1537))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_OR////    Pos: x123y62
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4030_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1119:1257:1396)(1130:1254:1380))
          (PORT IN8 (1213:1382:1552)(1250:1414:1581))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x115y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4031_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1167:1313:1462)(1182:1311:1444))
          (PORT IN3 (1271:1425:1581)(1307:1447:1592))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_OR////    Pos: x126y62
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4034_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1591:1800:2012)(1634:1836:2042))
          (PORT IN7 (994:1145:1297)(997:1127:1259))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x119y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4035_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (586:663:741)(584:649:714))
          (PORT IN4 (1225:1386:1550)(1264:1406:1550))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///OR/    Pos: x115y61
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4036_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2118:2348:2582)(2192:2422:2659))
          (PORT IN2 (905:998:1093)(912:990:1068))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND////    Pos: x123y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4037_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1014:1169:1326)(1005:1134:1267))
          (PORT IN8 (1648:1845:2046)(1651:1819:1993))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///OR/    Pos: x128y63
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4038_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1380:1546:1718)(1363:1509:1661))
          (PORT IN4 (1262:1436:1614)(1266:1420:1576))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x120y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4039_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1333:1484:1638)(1376:1519:1665))
          (PORT IN7 (1004:1118:1235)(1022:1126:1230))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///OR/    Pos: x119y62
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4040_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1091:1204:1318)(1112:1216:1324))
          (PORT IN4 (1058:1188:1320)(1060:1169:1281))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x124y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4041_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (710:793:878)(716:784:853))
          (PORT IN7 (1287:1463:1642)(1345:1509:1676))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x128y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4042_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1778:1982:2189)(1856:2052:2254))
          (PORT IN2 (768:860:953)(782:867:956))
          (PORT IN3 (1314:1475:1640)(1341:1497:1658))
          (PORT IN4 (1169:1315:1465)(1185:1319:1455))
          (PORT IN5 (1779:2011:2245)(1894:2141:2391))
          (PORT IN6 (1440:1601:1767)(1478:1623:1773))
          (PORT IN7 (915:1055:1197)(899:1012:1129))
          (PORT IN8 (1063:1221:1381)(1081:1223:1369))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x138y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4043_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1609:1819:2034)(1648:1851:2059))
          (PORT IN3 (977:1080:1184)(997:1094:1195))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_OR////    Pos: x137y68
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4044_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1416:1606:1799)(1450:1621:1795))
          (PORT IN8 (1266:1440:1616)(1326:1484:1646))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x134y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4045_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1576:1764:1953)(1614:1789:1970))
          (PORT IN8 (1712:1909:2109)(1803:1994:2190))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_OR///OR/    Pos: x121y63
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4054_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1303:1451:1602)(1342:1490:1643))
          (PORT IN6 (891:1010:1133)(938:1056:1174))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4054_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1646:1815:1987)(1688:1838:1994))
          (PORT IN2 (850:951:1055)(847:936:1027))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND////    Pos: x138y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4055_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1998:2260:2525)(2093:2346:2606))
          (PORT IN8 (935:1064:1194)(970:1087:1207))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x124y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4057_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1350:1500:1652)(1417:1567:1722))
          (PORT IN3 (1093:1249:1407)(1093:1230:1372))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x122y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4058_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1267:1413:1564)(1296:1438:1584))
          (PORT IN2 (749:851:954)(764:863:964))
          (PORT IN3 (1722:1937:2155)(1821:2023:2229))
          (PORT IN4 (934:1044:1157)(961:1064:1171))
          (PORT IN5 (1225:1397:1571)(1260:1425:1594))
          (PORT IN6 (742:851:963)(762:860:960))
          (PORT IN7 (1121:1253:1385)(1172:1295:1422))
          (PORT IN8 (700:805:911)(702:793:886))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x122y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4059_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1024:1186:1349)(1016:1149:1286))
          (PORT IN8 (1486:1666:1849)(1534:1711:1891))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4059_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1839:2046:2259)(1891:2083:2279))
          (PORT IN2 (1628:1828:2030)(1704:1901:2102))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_OR////    Pos: x125y63
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4060_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2011:2281:2556)(2074:2335:2602))
          (PORT IN7 (1583:1761:1941)(1632:1798:1970))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x120y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4061_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1145:1303:1466)(1189:1341:1496))
          (PORT IN6 (1068:1198:1330)(1087:1200:1314))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4061_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1478:1653:1832)(1527:1698:1873))
          (PORT IN4 (1229:1391:1556)(1238:1381:1528))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///OR/    Pos: x121y62
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4063_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1005:1127:1252)(1015:1130:1246))
          (PORT IN4 (943:1082:1223)(948:1076:1208))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x116y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4066_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1288:1461:1638)(1330:1478:1630))
          (PORT IN7 (976:1071:1167)(976:1056:1136))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///OR/    Pos: x122y62
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4067_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1298:1458:1623)(1338:1489:1643))
          (PORT IN4 (1022:1176:1334)(1040:1179:1319))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x119y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4068_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1590:1813:2041)(1647:1859:2075))
          (PORT IN8 (1574:1765:1961)(1631:1824:2020))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4068_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1452:1605:1762)(1512:1652:1796))
          (PORT IN3 (577:661:747)(597:678:762))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x102y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4071_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1320:1462:1607)(1342:1475:1613))
          (PORT IN7 (1851:2076:2307)(1972:2196:2426))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x91y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4072_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1599:1800:2004)(1650:1845:2046))
          (PORT IN3 (1085:1229:1376)(1095:1231:1369))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x66y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4073_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1128:1270:1415)(1201:1345:1492))
          (PORT IN3 (572:656:741)(561:638:717))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x70y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4076_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1535:1712:1891)(1569:1739:1912))
          (PORT IN4 (405:461:519)(393:444:496))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR////    Pos: x65y63
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4079_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (392:453:514)(382:437:492))
          (PORT IN7 (1126:1267:1413)(1176:1315:1459))
          (PORT IN8 (1256:1407:1562)(1307:1455:1608))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x117y71
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a4082_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1610:1824:2042)(1636:1822:2009))
          (PORT IN5 (1653:1817:1987)(1691:1834:1982))
          (PORT IN8 (1512:1673:1839)(1566:1718:1875))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x115y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4083_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (940:1076:1217)(979:1113:1248))
          (PORT IN8 (1987:2213:2443)(2100:2324:2553))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x112y75
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a4085_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1874:2081:2293)(1963:2152:2345))
          (PORT IN6 (704:801:901)(709:801:897))
          (PORT IN8 (1730:1902:2078)(1803:1963:2128))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///AND/    Pos: x120y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4088_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1537:1707:1882)(1602:1754:1909))
          (PORT IN4 (594:667:742)(603:668:735))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x110y74
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a4089_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1556:1716:1879)(1623:1764:1908))
          (PORT IN6 (761:873:987)(755:847:941))
          (PORT IN8 (1894:2123:2354)(1962:2178:2398))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND////    Pos: x108y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4093_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (761:867:976)(758:855:954))
          (PORT IN8 (1055:1174:1297)(1082:1191:1302))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x97y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4100_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1574:1757:1946)(1610:1777:1946))
          (PORT IN3 (1126:1267:1411)(1173:1305:1441))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x105y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4101_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (384:442:501)(360:404:449))
          (PORT IN7 (731:840:952)(723:823:925))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x105y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4102_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1405:1574:1746)(1431:1592:1755))
          (PORT IN3 (567:649:732)(547:620:694))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x66y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4103_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1256:1421:1589)(1265:1410:1558))
          (PORT IN7 (402:462:523)(398:450:502))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x69y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4104_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1296:1441:1587)(1339:1480:1626))
          (PORT IN8 (553:641:732)(544:622:702))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x66y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4105_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (586:668:751)(584:663:742))
          (PORT IN4 (936:1074:1214)(974:1103:1234))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x101y65
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a4107_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1876:2074:2277)(1924:2110:2302))
          (PORT IN5 (1344:1504:1667)(1393:1558:1726))
          (PORT IN6 (2027:2270:2518)(2082:2312:2546))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_///ORAND/    Pos: x108y67
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a4109_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (711:826:943)(702:800:900))
          (PORT IN2 (2013:2251:2491)(2076:2291:2512))
          (PORT IN4 (1354:1521:1692)(1416:1567:1722))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_ORAND////    Pos: x99y81
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a4110_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1475:1645:1819)(1570:1737:1906))
          (PORT IN3 (1638:1857:2082)(1668:1864:2063))
          (PORT IN4 (397:457:519)(382:435:489))
          (PORT IN5 (1509:1672:1841)(1568:1727:1891))
          (PORT IN6 (1868:2075:2286)(1921:2100:2283))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///AND/    Pos: x83y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4111_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1053:1186:1322)(1067:1194:1324))
          (PORT IN4 (1834:2033:2234)(1897:2075:2260))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x101y71
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a4112_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1697:1866:2037)(1740:1887:2039))
          (PORT IN5 (1419:1607:1799)(1466:1647:1832))
          (PORT IN6 (2684:3012:3351)(2780:3093:3412))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x108y73
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a4114_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1263:1424:1586)(1294:1445:1600))
          (PORT IN6 (816:914:1014)(820:900:984))
          (PORT IN7 (1713:1915:2123)(1765:1963:2165))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_ORAND////    Pos: x104y86
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a4115_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1117:1270:1427)(1158:1298:1439))
          (PORT IN3 (863:973:1086)(836:923:1014))
          (PORT IN4 (1921:2143:2369)(2038:2254:2474))
          (PORT IN5 (942:1061:1181)(934:1038:1144))
          (PORT IN6 (1777:1969:2165)(1867:2044:2224))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_AND////    Pos: x91y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4116_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1425:1585:1750)(1497:1645:1797))
          (PORT IN8 (1457:1625:1796)(1521:1681:1844))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x105y65
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a4117_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1145:1271:1398)(1175:1289:1406))
          (PORT IN5 (1346:1496:1651)(1403:1540:1680))
          (PORT IN6 (566:654:743)(558:632:708))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x104y67
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a4119_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1112:1251:1391)(1145:1274:1408))
          (PORT IN6 (1627:1810:1999)(1705:1873:2046))
          (PORT IN8 (1063:1223:1386)(1089:1228:1372))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x100y84
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a4120_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1285:1450:1617)(1308:1459:1615))
          (PORT IN3 (1017:1166:1318)(1044:1184:1328))
          (PORT IN4 (1641:1834:2030)(1706:1889:2078))
          (PORT IN5 (951:1080:1214)(992:1113:1236))
          (PORT IN6 (2611:2904:3204)(2730:3014:3306))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///AND/    Pos: x85y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4121_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1277:1435:1594)(1284:1430:1579))
          (PORT IN4 (1641:1825:2012)(1729:1898:2070))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x101y63
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a4122_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1706:1911:2118)(1761:1944:2132))
          (PORT IN7 (1792:2006:2227)(1826:2026:2233))
          (PORT IN8 (1213:1368:1528)(1241:1392:1547))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x110y67
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a4124_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1452:1635:1822)(1487:1659:1837))
          (PORT IN2 (1683:1875:2071)(1784:1968:2157))
          (PORT IN3 (1393:1554:1718)(1440:1586:1737))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_ORAND////    Pos: x95y79
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a4125_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1277:1442:1609)(1328:1486:1648))
          (PORT IN3 (1593:1774:1959)(1619:1791:1964))
          (PORT IN4 (1263:1432:1605)(1308:1465:1627))
          (PORT IN5 (1873:2091:2315)(1924:2121:2324))
          (PORT IN6 (1670:1853:2040)(1691:1848:2012))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///AND/    Pos: x83y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4126_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (932:1069:1209)(959:1086:1217))
          (PORT IN4 (1986:2217:2452)(2104:2327:2554))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x99y71
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a4127_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1698:1883:2070)(1718:1869:2026))
          (PORT IN5 (1553:1741:1932)(1606:1772:1942))
          (PORT IN6 (1215:1376:1540)(1253:1392:1534))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_///ORAND/    Pos: x106y73
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a4129_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (714:817:923)(709:799:890))
          (PORT IN2 (950:1099:1249)(944:1062:1183))
          (PORT IN3 (1252:1401:1555)(1312:1461:1614))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_ORAND////    Pos: x96y85
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a4130_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1020:1140:1261)(1028:1128:1232))
          (PORT IN3 (1549:1727:1908)(1573:1726:1881))
          (PORT IN4 (767:862:958)(794:883:975))
          (PORT IN5 (1368:1539:1714)(1422:1580:1742))
          (PORT IN6 (2008:2220:2437)(2116:2308:2505))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///AND/    Pos: x85y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4131_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1537:1706:1880)(1587:1742:1903))
          (PORT IN4 (1482:1632:1784)(1509:1632:1760))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x103y69
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a4132_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2069:2285:2506)(2150:2352:2562))
          (PORT IN5 (1657:1867:2082)(1741:1932:2129))
          (PORT IN6 (2344:2636:2936)(2390:2661:2936))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_///ORAND/    Pos: x100y69
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a4134_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1899:2156:2415)(1993:2233:2478))
          (PORT IN2 (3233:3624:4025)(3305:3660:4023))
          (PORT IN4 (1799:1991:2189)(1802:1978:2158))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_ORAND////    Pos: x91y71
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a4135_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1075:1203:1331)(1090:1207:1327))
          (PORT IN3 (1252:1389:1529)(1270:1391:1515))
          (PORT IN4 (1845:2077:2314)(1931:2147:2370))
          (PORT IN5 (724:843:963)(694:783:875))
          (PORT IN6 (1581:1744:1910)(1591:1726:1865))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_AND////    Pos: x83y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4136_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1851:2047:2247)(1916:2103:2296))
          (PORT IN8 (2168:2422:2681)(2309:2560:2815))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x137y91
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a4141_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1045:1202:1361)(1059:1206:1357))
          (PORT IN3 (971:1101:1234)(1027:1160:1295))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x138y83
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a4146_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1010:1141:1275)(1012:1131:1254))
          (PORT IN8 (738:844:952)(747:846:946))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x71y100
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a4147_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (541:623:707)(511:573:636))
          (PORT IN5 (919:1040:1163)(914:1029:1149))
          (PORT IN6 (937:1054:1174)(930:1037:1148))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_XOR////    Pos: x76y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a4151_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (762:861:963)(770:867:968))
          (PORT IN6 (573:656:739)(560:631:703))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///AND/    Pos: x94y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4152_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1124:1281:1439)(1131:1270:1412))
          (PORT IN4 (1783:2010:2240)(1831:2051:2274))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x89y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4153_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1837:2034:2236)(1910:2101:2296))
          (PORT IN8 (921:1029:1140)(917:1014:1114))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x160y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4154_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1583:1749:1919)(1663:1820:1979))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a4154_6)
      (DELAY
        (ABSOLUTE
          (PORT OUT2 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x107y128
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4155_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2221:2421:2625)(2361:2551:2746))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a4155_6)
      (DELAY
        (ABSOLUTE
          (PORT OUT2 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x111y128
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4156_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2646:2872:3105)(2808:3026:3248))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a4156_6)
      (DELAY
        (ABSOLUTE
          (PORT OUT2 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x115y128
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4157_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2684:2940:3200)(2862:3108:3360))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a4157_6)
      (DELAY
        (ABSOLUTE
          (PORT OUT2 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x119y128
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4158_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2410:2608:2812)(2555:2737:2924))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a4158_6)
      (DELAY
        (ABSOLUTE
          (PORT OUT2 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x123y128
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4159_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2314:2489:2668)(2435:2592:2752))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a4159_6)
      (DELAY
        (ABSOLUTE
          (PORT OUT2 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x1y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4160_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2077:2235:2397)(2165:2307:2450))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a4160_6)
      (DELAY
        (ABSOLUTE
          (PORT OUT2 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_////Bridge    Pos: x128y60
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4161_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1107:1243:1382)(1116:1249:1388))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (206:216:227)(212:217:222))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x120y79
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4162_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1632:1821:2014)(1694:1875:2060))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x108y79
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4163_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1108:1247:1388)(1106:1221:1340))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x100y85
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4164_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2334:2596:2863)(2468:2709:2957))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x126y74
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4165_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1632:1829:2030)(1685:1867:2055))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x117y78
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4166_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1452:1617:1786)(1504:1664:1828))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x108y82
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4167_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1169:1330:1493)(1220:1365:1512))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x99y81
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4168_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (402:461:520)(392:441:492))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x93y77
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4169_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (772:872:973)(789:877:968))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (207:217:227)(213:217:222))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x97y75
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4170_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (924:1038:1152)(953:1058:1164))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (207:217:227)(213:217:222))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x124y84
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4171_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1444:1617:1794)(1478:1635:1797))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x116y78
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4172_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (374:432:491)(353:399:446))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x101y82
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4173_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1409:1567:1728)(1456:1606:1760))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x109y71
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4174_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1180:1340:1505)(1202:1347:1496))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (207:217:227)(212:217:222))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x69y67
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4175_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1330:1484:1643)(1361:1502:1646))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (207:217:227)(213:217:222))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x67y65
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4176_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (557:637:719)(548:618:689))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x69y72
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4177_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1887:2106:2331)(1978:2197:2419))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (207:217:227)(212:217:222))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x69y88
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4178_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (797:908:1020)(801:901:1002))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x69y86
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4179_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1606:1768:1932)(1627:1769:1914))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x70y72
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4180_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1272:1430:1590)(1338:1487:1639))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x66y81
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4181_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (986:1098:1213)(1015:1114:1215))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (206:216:227)(212:217:222))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x68y76
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4182_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1097:1219:1342)(1150:1268:1389))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (206:216:227)(212:217:222))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x67y70
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4183_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1551:1753:1961)(1594:1785:1981))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x66y74
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4184_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (763:877:993)(771:872:974))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x67y68
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4185_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1402:1549:1700)(1444:1584:1726))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (206:216:227)(212:217:222))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x68y74
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4186_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1197:1334:1471)(1206:1335:1465))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x65y71
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4187_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1221:1391:1565)(1283:1447:1614))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x73y63
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4188_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1870:2092:2320)(1958:2172:2393))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x73y76
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4189_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1552:1753:1957)(1609:1803:2001))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x85y83
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4190_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1702:1893:2088)(1756:1940:2129))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x65y66
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4191_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1562:1763:1971)(1591:1787:1986))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (207:217:227)(213:217:222))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x70y82
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4192_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1298:1469:1643)(1334:1493:1656))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (206:216:227)(212:217:222))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x127y74
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4193_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1549:1729:1913)(1620:1793:1970))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x129y74
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4194_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1211:1371:1535)(1226:1370:1518))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x128y62
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4195_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (935:1050:1169)(911:1003:1099))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x118y58
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4196_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1216:1360:1507)(1241:1367:1494))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x115y71
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4197_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2006:2225:2447)(2044:2237:2432))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x100y88
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4198_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (603:676:751)(610:674:739))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x66y93
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4199_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (747:850:953)(750:839:929))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x132y102
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4200_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1212:1374:1539)(1261:1405:1552))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (206:216:227)(212:217:222))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x133y99
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4201_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (394:457:522)(379:434:491))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x136y102
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4202_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (946:1071:1200)(980:1107:1238))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x144y98
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4203_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (744:853:964)(735:829:925))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x143y99
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4204_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (922:1034:1149)(928:1032:1138))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (207:217:227)(212:217:222))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x130y100
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4205_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (383:442:503)(354:402:450))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x131y99
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4206_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (893:998:1106)(913:1009:1109))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (207:217:227)(212:217:222))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x141y97
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4207_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1140:1303:1470)(1175:1333:1493))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x140y98
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4208_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1016:1147:1282)(1030:1156:1283))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (206:216:227)(212:217:222))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x130y97
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4209_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1523:1687:1857)(1545:1702:1863))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x132y100
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4210_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1286:1448:1615)(1351:1511:1674))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x128y98
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4211_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1167:1321:1479)(1169:1314:1459))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x129y95
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4212_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1119:1252:1390)(1116:1231:1349))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x123y99
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4213_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1241:1382:1525)(1252:1377:1504))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x115y75
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4214_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (963:1070:1180)(977:1069:1164))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x79y67
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4215_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2109:2311:2518)(2204:2398:2596))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x134y92
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4216_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (540:622:705)(523:587:652))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x139y84
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4217_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1368:1540:1716)(1357:1509:1666))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (207:217:227)(212:217:222))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x144y93
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4218_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (997:1135:1277)(990:1105:1222))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x141y89
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4219_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (570:657:746)(582:661:743))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (206:216:227)(212:217:222))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x141y87
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4220_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1292:1461:1633)(1371:1540:1713))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (206:216:227)(212:217:222))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x144y83
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4221_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (724:839:955)(707:805:903))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x139y81
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4222_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1075:1214:1356)(1094:1220:1352))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x139y82
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4223_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (410:466:523)(396:443:492))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (207:217:227)(212:217:222))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x131y85
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4224_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1283:1426:1573)(1340:1471:1603))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x138y84
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4225_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1601:1813:2030)(1683:1895:2114))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x138y83
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4226_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1000:1135:1272)(973:1084:1197))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x136y86
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4227_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (895:1008:1123)(880:973:1068))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (206:216:227)(212:217:222))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x142y85
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4228_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1780:1956:2138)(1813:1978:2149))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x136y88
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4229_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1365:1562:1764)(1404:1584:1769))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x137y84
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4230_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (535:617:700)(555:633:714))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x95y79
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4231_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1907:2095:2287)(2010:2189:2372))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x134y95
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4232_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (568:653:741)(564:635:707))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (206:216:227)(212:217:222))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x70y99
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4233_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (751:850:951)(764:852:942))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x70y100
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4234_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (547:630:715)(518:581:645))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x66y98
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4235_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1303:1465:1628)(1344:1497:1655))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x69y97
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4236_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (596:683:773)(596:674:752))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (207:217:227)(212:217:222))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x66y97
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4237_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1399:1581:1770)(1437:1619:1804))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x67y95
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4238_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (853:970:1090)(833:927:1023))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x67y97
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4239_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1110:1249:1393)(1133:1266:1403))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x67y98
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4240_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (718:826:935)(744:851:960))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x72y100
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4241_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1401:1594:1794)(1457:1639:1824))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x80y98
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4242_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1428:1611:1799)(1481:1652:1827))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (206:216:227)(212:217:222))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x79y95
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4243_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1296:1435:1575)(1315:1432:1553))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (206:216:227)(212:217:222))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x67y91
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4244_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (750:862:975)(754:855:958))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (207:217:227)(213:217:222))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x78y90
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4245_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1115:1241:1368)(1151:1273:1398))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x77y97
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4246_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (581:668:758)(573:651:730))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x68y94
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4247_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1501:1689:1881)(1586:1767:1951))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x83y98
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4248_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1087:1237:1391)(1135:1279:1424))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x82y96
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4249_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (390:448:506)(361:407:454))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x77y88
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4250_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1196:1357:1522)(1167:1295:1426))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x68y85
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4251_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (598:680:764)(605:684:766))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x68y92
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4252_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1277:1424:1575)(1285:1418:1553))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x85y85
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4253_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1605:1789:1977)(1641:1800:1964))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (207:217:227)(212:217:222))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x131y65
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4254_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1840:2037:2237)(1926:2113:2302))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x89y88
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4255_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (806:919:1034)(812:925:1039))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x96y83
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4256_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1392:1562:1736)(1466:1624:1788))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x123y62
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4257_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1460:1631:1806)(1480:1640:1802))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x118y63
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4258_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1107:1236:1369)(1150:1273:1399))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x127y63
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4259_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (592:678:766)(583:665:748))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x141y72
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4260_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1479:1646:1816)(1527:1676:1828))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (207:217:227)(213:217:222))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x140y64
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4261_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1390:1585:1781)(1443:1632:1826))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x128y66
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4262_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (820:930:1042)(827:928:1030))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x132y67
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4263_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1588:1812:2039)(1631:1841:2056))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (206:216:227)(212:217:222))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x124y61
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4264_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (569:655:742)(559:632:706))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x117y60
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4265_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (749:858:970)(741:838:936))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x141y68
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4266_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1499:1672:1852)(1531:1683:1839))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x133y65
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4267_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1144:1274:1407)(1153:1279:1408))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x67y61
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4268_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1068:1210:1353)(1091:1227:1367))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x130y58
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4269_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1429:1620:1816)(1500:1698:1900))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x109y66
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4270_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2448:2676:2909)(2534:2739:2947))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (207:217:227)(213:217:222))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x64y74
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4271_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (556:644:732)(533:600:668))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x63y75
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4272_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1789:2025:2267)(1880:2120:2366))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (207:217:227)(212:217:222))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x139y95
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4273_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1015:1162:1312)(1047:1180:1317))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x137y96
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4274_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1548:1764:1985)(1597:1801:2007))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x135y99
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4275_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (592:677:763)(606:687:769))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x140y93
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4276_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1954:2167:2384)(2018:2220:2427))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x144y89
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4277_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1437:1620:1807)(1488:1659:1834))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x141y88
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4278_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (585:666:749)(574:641:710))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x142y92
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4279_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1511:1717:1929)(1590:1789:1995))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x66y99
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4280_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (566:637:710)(547:606:666))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x66y95
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4281_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (921:1040:1163)(954:1067:1182))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x68y98
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4282_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (585:667:750)(593:669:747))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x120y61
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4283_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (699:788:879)(689:765:842))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (206:216:227)(212:217:222))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x125y63
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4284_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (404:461:519)(395:445:495))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x127y60
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4285_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (563:650:738)(558:628:700))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x131y58
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4286_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1695:1866:2038)(1760:1919:2082))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x68y81
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4287_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1267:1409:1556)(1336:1467:1599))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x77y81
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4288_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2206:2470:2740)(2309:2560:2818))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (206:216:227)(212:217:222))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x136y59
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4289_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (939:1077:1216)(964:1088:1216))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x136y57
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4290_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1981:2193:2409)(2051:2261:2474))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x134y60
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4291_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (749:865:982)(722:815:911))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x87y60
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4292_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (778:878:979)(809:904:1001))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x88y59
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4293_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1914:2131:2354)(2020:2225:2435))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (206:216:227)(212:217:222))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x121y91
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4294_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1635:1839:2047)(1694:1893:2096))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x104y76
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4295_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1953:2169:2386)(2072:2285:2507))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (206:216:227)(212:217:222))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x126y86
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4296_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (559:640:723)(544:615:688))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x86y87
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4297_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1576:1764:1956)(1659:1839:2022))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x87y90
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4298_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1420:1592:1769)(1494:1647:1804))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x83y83
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4299_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1554:1745:1940)(1612:1780:1952))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (207:217:227)(212:217:222))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x104y69
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4300_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1271:1416:1562)(1326:1454:1586))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (206:216:227)(212:217:222))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x117y63
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4301_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1683:1897:2115)(1716:1902:2089))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x112y79
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4302_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1249:1413:1579)(1265:1413:1563))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x112y82
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4303_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (534:616:700)(505:569:635))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x91y76
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4304_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (913:1014:1119)(923:1018:1117))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x79y81
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4305_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1368:1553:1741)(1369:1532:1698))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x103y89
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4306_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (993:1130:1271)(1014:1139:1267))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (207:217:227)(213:217:222))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x117y90
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4307_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1058:1211:1367)(1076:1219:1363))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (207:217:227)(213:217:222))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x121y84
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4308_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1381:1519:1661)(1418:1550:1686))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x109y76
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4309_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (366:420:474)(348:390:433))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x107y79
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4310_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (908:1040:1174)(919:1038:1160))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (207:217:227)(212:217:222))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x124y83
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4311_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1548:1756:1968)(1569:1752:1939))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (206:216:227)(212:217:222))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x116y89
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4312_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (939:1083:1229)(954:1079:1205))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x98y76
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4313_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (716:830:945)(700:793:888))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x108y91
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4314_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1879:2100:2328)(1932:2147:2366))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x99y80
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4315_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1633:1848:2072)(1651:1840:2034))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x93y76
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4316_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (950:1075:1202)(947:1052:1161))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x118y91
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4317_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1071:1203:1337)(1091:1200:1312))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x106y86
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4318_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1730:1966:2208)(1765:1987:2213))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x112y84
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4319_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2182:2390:2603)(2270:2468:2669))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (206:216:227)(212:217:222))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x107y92
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4320_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (914:1032:1151)(935:1032:1132))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (207:217:227)(212:217:222))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x109y80
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4321_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2395:2646:2903)(2469:2700:2938))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x72y62
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4322_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1698:1912:2132)(1753:1942:2133))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x121y88
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4323_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1134:1280:1430)(1181:1317:1456))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x110y89
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4324_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1492:1679:1872)(1525:1697:1873))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x121y82
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4325_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1083:1225:1371)(1106:1242:1381))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (206:216:227)(212:217:222))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x109y94
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4326_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1386:1543:1703)(1420:1560:1705))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x126y83
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4327_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (741:853:966)(738:830:924))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x105y92
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4328_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1054:1174:1297)(1073:1183:1296))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x97y79
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4329_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1010:1162:1317)(1062:1197:1334))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x83y77
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4330_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1841:2031:2226)(1919:2107:2299))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x87y70
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4331_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1524:1709:1898)(1607:1780:1958))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x88y74
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4332_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1336:1512:1692)(1367:1538:1712))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x89y93
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4333_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1283:1431:1581)(1364:1505:1648))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x69y76
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4334_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1218:1370:1527)(1241:1392:1544))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (206:216:227)(212:217:222))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x78y62
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4335_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1420:1583:1750)(1426:1573:1724))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x97y57
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4336_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1694:1902:2114)(1736:1933:2135))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x97y56
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4337_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1375:1570:1769)(1412:1602:1795))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x108y58
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4338_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2016:2254:2500)(2075:2304:2535))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x111y59
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4339_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (587:669:753)(591:670:750))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (207:217:227)(212:217:222))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x116y58
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4340_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1016:1153:1292)(986:1097:1209))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x99y58
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4341_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (726:835:946)(729:829:930))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x111y58
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4342_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (895:996:1098)(910:998:1087))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x101y59
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4343_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (393:457:523)(384:442:500))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x114y57
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4344_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1097:1239:1384)(1147:1281:1418))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x103y58
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4345_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1432:1607:1784)(1440:1606:1776))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x104y58
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4346_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1039:1200:1363)(1067:1211:1360))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x116y61
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4347_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (889:1018:1149)(883:995:1110))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x140y66
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4348_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1626:1831:2041)(1723:1923:2126))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (206:216:227)(212:217:222))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x70y83
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4349_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1092:1215:1340)(1142:1264:1391))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (207:217:227)(212:217:222))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x67y84
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4350_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1392:1584:1780)(1431:1620:1814))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (207:217:227)(212:217:222))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x71y79
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4351_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (562:649:737)(569:647:727))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (207:217:227)(212:217:222))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x69y81
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4352_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (578:661:745)(587:667:748))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x69y78
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4353_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1067:1197:1331)(1089:1218:1349))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x138y99
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4354_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1083:1210:1337)(1112:1226:1342))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (207:217:227)(212:217:222))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x127y102
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4355_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1248:1409:1573)(1325:1497:1673))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x139y97
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4356_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1449:1620:1793)(1484:1645:1810))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x135y97
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4357_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2504:2763:3029)(2551:2782:3022))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x128y102
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4358_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (4872:5450:6041)(4964:5484:6019))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x128y101
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4359_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (7668:8574:9509)(7978:8833:9709))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x132y98
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4360_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3775:4168:4577)(3903:4278:4660))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x141y85
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4361_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1030:1182:1336)(1076:1223:1371))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x141y82
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4362_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (926:1048:1172)(931:1045:1161))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x139y88
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4363_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1279:1458:1640)(1323:1488:1656))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x136y92
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4364_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (382:441:501)(377:432:488))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x138y90
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4365_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (4849:5464:6090)(5061:5636:6221))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x140y90
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4366_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (5101:5669:6249)(5223:5742:6272))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x80y99
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4367_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1377:1547:1722)(1390:1540:1693))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x72y97
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4368_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1365:1530:1698)(1383:1531:1680))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x82y102
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4369_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (912:1040:1171)(933:1048:1166))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x73y102
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4370_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1541:1727:1918)(1604:1784:1968))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x101y65
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4371_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1268:1425:1586)(1324:1467:1612))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x100y82
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4372_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1846:2055:2269)(1912:2103:2300))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x97y63
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4373_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1246:1422:1601)(1231:1385:1543))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x95y67
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4374_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1180:1353:1529)(1186:1338:1493))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x72y90
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4375_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (580:666:754)(573:648:723))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x68y59
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4376_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (893:1015:1139)(890:1002:1114))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (206:216:227)(212:217:222))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x76y73
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4377_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1483:1654:1830)(1563:1723:1887))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x80y70
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4378_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1362:1551:1742)(1404:1565:1730))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x70y56
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4379_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1319:1484:1651)(1390:1544:1699))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x64y62
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4380_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1375:1551:1729)(1440:1611:1785))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x65y59
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4381_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1426:1636:1850)(1479:1663:1851))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x135y61
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4382_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1326:1492:1660)(1365:1527:1696))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x133y60
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4383_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1071:1215:1361)(1073:1207:1343))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x134y58
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4384_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1044:1178:1316)(1044:1165:1290))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x141y64
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4385_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1856:2082:2313)(1875:2074:2280))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x121y58
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4386_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1190:1324:1463)(1183:1305:1429))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x68y75
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4387_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (556:636:718)(566:641:717))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x70y66
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4388_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1290:1456:1624)(1284:1430:1579))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x142y98
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4389_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (952:1074:1199)(976:1096:1219))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x144y100
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4390_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (886:977:1070)(881:955:1033))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x140y101
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4391_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1115:1275:1436)(1155:1302:1453))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x136y93
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4392_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1561:1763:1968)(1618:1795:1980))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x128y100
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4393_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (581:658:736)(561:623:688))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x135y80
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4394_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1788:1972:2160)(1824:1998:2176))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x142y89
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4395_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1288:1462:1640)(1330:1497:1666))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x140y80
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4396_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (783:885:989)(793:887:983))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x64y98
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4397_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (993:1115:1240)(1003:1124:1248))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x93y63
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4398_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1037:1178:1324)(1066:1202:1340))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (207:217:227)(212:217:222))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x142y65
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4399_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1792:2006:2224)(1873:2080:2290))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x122y58
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4400_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1103:1237:1373)(1151:1277:1407))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (206:216:227)(212:217:222))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x92y60
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4401_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (723:828:933)(723:820:920))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (206:216:227)(212:217:222))  // in 5 out 2
    )))
 // C_AND///AND/    Pos: x64y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4478_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1798:1909:2024)(1853:1952:2053))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4478_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2310:2538:2769)(2408:2608:2815))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a4478_6)
      (DELAY
        (ABSOLUTE
          (PORT OUT1 (0:0:0)(0:0:0))
          (PORT OUT2 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH OUT1 COUTX (401:414:428)(400:414:428))  // in 26 out 3
          (IOPATH OUT1 POUTX (376:392:408)(375:391:408))  // in 26 out 6
          (IOPATH OUT2 COUTX (401:414:428)(400:414:428))  // in 27 out 3
          (IOPATH OUT2 POUTX (376:392:408)(375:391:408))  // in 27 out 6
    )))
)
// 
// 
// Min/Max-Timing
//         4154/10      1  min:  100  max:  100
//         4155/10      1  min:  100  max:  100
//         4156/10      1  min:  100  max:  100
//         4157/10      1  min:  100  max:  100
//         4158/10      1  min:  100  max:  100
//         4159/10      1  min:  100  max:  100
//         4160/10      1  min:  100  max:  100
