Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Mar 12 12:50:26 2024
| Host         : DariaIsPeach running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  79          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (34)
6. checking no_output_delay (44)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (34)
-------------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (44)
--------------------------------
 There are 44 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.711        0.000                      0                  272        0.138        0.000                      0                  272        4.500        0.000                       0                    56  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.711        0.000                      0                  272        0.138        0.000                      0                  272        4.500        0.000                       0                    56  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.711ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/reg_152_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[23]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.320ns  (logic 3.024ns (41.309%)  route 4.296ns (58.691%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X8Y38          FDRE                                         r  bd_0_i/hls_inst/U0/reg_152_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/reg_152_reg[1]/Q
                         net (fo=17, routed)          0.955     2.446    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_44_0[1]
    SLICE_X6Y39          LUT6 (Prop_lut6_I2_O)        0.124     2.570 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87/O
                         net (fo=2, routed)           0.660     3.230    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I0_O)        0.124     3.354 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_91/O
                         net (fo=1, routed)           0.000     3.354    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_91_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.904 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000     3.904    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.238 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_43/O[1]
                         net (fo=2, routed)           0.838     5.076    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_43_n_6
    SLICE_X8Y41          LUT3 (Prop_lut3_I2_O)        0.331     5.407 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_15/O
                         net (fo=2, routed)           0.859     6.266    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_15_n_0
    SLICE_X8Y41          LUT4 (Prop_lut4_I0_O)        0.348     6.614 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_19/O
                         net (fo=1, routed)           0.000     6.614    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_19_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.994 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.994    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.309 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_3/O[3]
                         net (fo=33, routed)          0.984     8.293    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/C[15]
    DSP48_X0Y15          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[23]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.924    10.924    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/ap_clk
    DSP48_X0Y15          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y15          DSP48E1 (Setup_dsp48e1_CLK_C[23])
                                                     -1.884     9.005    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                          -8.293    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/reg_152_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[41]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.320ns  (logic 3.024ns (41.309%)  route 4.296ns (58.691%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X8Y38          FDRE                                         r  bd_0_i/hls_inst/U0/reg_152_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/reg_152_reg[1]/Q
                         net (fo=17, routed)          0.955     2.446    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_44_0[1]
    SLICE_X6Y39          LUT6 (Prop_lut6_I2_O)        0.124     2.570 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87/O
                         net (fo=2, routed)           0.660     3.230    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I0_O)        0.124     3.354 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_91/O
                         net (fo=1, routed)           0.000     3.354    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_91_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.904 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000     3.904    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.238 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_43/O[1]
                         net (fo=2, routed)           0.838     5.076    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_43_n_6
    SLICE_X8Y41          LUT3 (Prop_lut3_I2_O)        0.331     5.407 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_15/O
                         net (fo=2, routed)           0.859     6.266    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_15_n_0
    SLICE_X8Y41          LUT4 (Prop_lut4_I0_O)        0.348     6.614 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_19/O
                         net (fo=1, routed)           0.000     6.614    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_19_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.994 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.994    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.309 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_3/O[3]
                         net (fo=33, routed)          0.984     8.293    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/C[15]
    DSP48_X0Y15          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[41]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.924    10.924    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/ap_clk
    DSP48_X0Y15          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y15          DSP48E1 (Setup_dsp48e1_CLK_C[41])
                                                     -1.884     9.005    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                          -8.293    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.725ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/reg_152_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[28]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.307ns  (logic 3.024ns (41.383%)  route 4.283ns (58.617%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X8Y38          FDRE                                         r  bd_0_i/hls_inst/U0/reg_152_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/reg_152_reg[1]/Q
                         net (fo=17, routed)          0.955     2.446    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_44_0[1]
    SLICE_X6Y39          LUT6 (Prop_lut6_I2_O)        0.124     2.570 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87/O
                         net (fo=2, routed)           0.660     3.230    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I0_O)        0.124     3.354 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_91/O
                         net (fo=1, routed)           0.000     3.354    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_91_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.904 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000     3.904    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.238 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_43/O[1]
                         net (fo=2, routed)           0.838     5.076    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_43_n_6
    SLICE_X8Y41          LUT3 (Prop_lut3_I2_O)        0.331     5.407 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_15/O
                         net (fo=2, routed)           0.859     6.266    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_15_n_0
    SLICE_X8Y41          LUT4 (Prop_lut4_I0_O)        0.348     6.614 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_19/O
                         net (fo=1, routed)           0.000     6.614    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_19_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.994 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.994    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.309 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_3/O[3]
                         net (fo=33, routed)          0.971     8.280    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/C[15]
    DSP48_X0Y15          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[28]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.924    10.924    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/ap_clk
    DSP48_X0Y15          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y15          DSP48E1 (Setup_dsp48e1_CLK_C[28])
                                                     -1.884     9.005    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                          -8.280    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.765ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/reg_152_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[26]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.267ns  (logic 3.024ns (41.615%)  route 4.243ns (58.385%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X8Y38          FDRE                                         r  bd_0_i/hls_inst/U0/reg_152_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/reg_152_reg[1]/Q
                         net (fo=17, routed)          0.955     2.446    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_44_0[1]
    SLICE_X6Y39          LUT6 (Prop_lut6_I2_O)        0.124     2.570 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87/O
                         net (fo=2, routed)           0.660     3.230    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I0_O)        0.124     3.354 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_91/O
                         net (fo=1, routed)           0.000     3.354    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_91_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.904 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000     3.904    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.238 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_43/O[1]
                         net (fo=2, routed)           0.838     5.076    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_43_n_6
    SLICE_X8Y41          LUT3 (Prop_lut3_I2_O)        0.331     5.407 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_15/O
                         net (fo=2, routed)           0.859     6.266    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_15_n_0
    SLICE_X8Y41          LUT4 (Prop_lut4_I0_O)        0.348     6.614 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_19/O
                         net (fo=1, routed)           0.000     6.614    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_19_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.994 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.994    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.309 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_3/O[3]
                         net (fo=33, routed)          0.930     8.240    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/C[15]
    DSP48_X0Y15          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[26]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.924    10.924    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/ap_clk
    DSP48_X0Y15          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y15          DSP48E1 (Setup_dsp48e1_CLK_C[26])
                                                     -1.884     9.005    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                          -8.240    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/reg_152_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[30]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.226ns  (logic 3.024ns (41.850%)  route 4.202ns (58.150%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X8Y38          FDRE                                         r  bd_0_i/hls_inst/U0/reg_152_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/reg_152_reg[1]/Q
                         net (fo=17, routed)          0.955     2.446    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_44_0[1]
    SLICE_X6Y39          LUT6 (Prop_lut6_I2_O)        0.124     2.570 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87/O
                         net (fo=2, routed)           0.660     3.230    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I0_O)        0.124     3.354 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_91/O
                         net (fo=1, routed)           0.000     3.354    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_91_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.904 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000     3.904    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.238 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_43/O[1]
                         net (fo=2, routed)           0.838     5.076    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_43_n_6
    SLICE_X8Y41          LUT3 (Prop_lut3_I2_O)        0.331     5.407 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_15/O
                         net (fo=2, routed)           0.859     6.266    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_15_n_0
    SLICE_X8Y41          LUT4 (Prop_lut4_I0_O)        0.348     6.614 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_19/O
                         net (fo=1, routed)           0.000     6.614    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_19_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.994 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.994    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.309 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_3/O[3]
                         net (fo=33, routed)          0.890     8.199    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/C[15]
    DSP48_X0Y15          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[30]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.924    10.924    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/ap_clk
    DSP48_X0Y15          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y15          DSP48E1 (Setup_dsp48e1_CLK_C[30])
                                                     -1.884     9.005    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                          -8.199    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/reg_152_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[20]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.226ns  (logic 3.024ns (41.850%)  route 4.202ns (58.150%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X8Y38          FDRE                                         r  bd_0_i/hls_inst/U0/reg_152_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/reg_152_reg[1]/Q
                         net (fo=17, routed)          0.955     2.446    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_44_0[1]
    SLICE_X6Y39          LUT6 (Prop_lut6_I2_O)        0.124     2.570 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87/O
                         net (fo=2, routed)           0.660     3.230    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I0_O)        0.124     3.354 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_91/O
                         net (fo=1, routed)           0.000     3.354    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_91_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.904 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000     3.904    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.238 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_43/O[1]
                         net (fo=2, routed)           0.838     5.076    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_43_n_6
    SLICE_X8Y41          LUT3 (Prop_lut3_I2_O)        0.331     5.407 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_15/O
                         net (fo=2, routed)           0.859     6.266    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_15_n_0
    SLICE_X8Y41          LUT4 (Prop_lut4_I0_O)        0.348     6.614 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_19/O
                         net (fo=1, routed)           0.000     6.614    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_19_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.994 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.994    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.309 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_3/O[3]
                         net (fo=33, routed)          0.889     8.199    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/C[15]
    DSP48_X0Y15          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[20]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.924    10.924    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/ap_clk
    DSP48_X0Y15          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y15          DSP48E1 (Setup_dsp48e1_CLK_C[20])
                                                     -1.884     9.005    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                          -8.199    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.812ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/reg_152_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[31]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.220ns  (logic 3.024ns (41.885%)  route 4.196ns (58.115%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X8Y38          FDRE                                         r  bd_0_i/hls_inst/U0/reg_152_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/reg_152_reg[1]/Q
                         net (fo=17, routed)          0.955     2.446    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_44_0[1]
    SLICE_X6Y39          LUT6 (Prop_lut6_I2_O)        0.124     2.570 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87/O
                         net (fo=2, routed)           0.660     3.230    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I0_O)        0.124     3.354 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_91/O
                         net (fo=1, routed)           0.000     3.354    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_91_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.904 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000     3.904    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.238 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_43/O[1]
                         net (fo=2, routed)           0.838     5.076    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_43_n_6
    SLICE_X8Y41          LUT3 (Prop_lut3_I2_O)        0.331     5.407 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_15/O
                         net (fo=2, routed)           0.859     6.266    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_15_n_0
    SLICE_X8Y41          LUT4 (Prop_lut4_I0_O)        0.348     6.614 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_19/O
                         net (fo=1, routed)           0.000     6.614    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_19_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.994 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.994    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.309 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_3/O[3]
                         net (fo=33, routed)          0.883     8.193    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/C[15]
    DSP48_X0Y15          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[31]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.924    10.924    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/ap_clk
    DSP48_X0Y15          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y15          DSP48E1 (Setup_dsp48e1_CLK_C[31])
                                                     -1.884     9.005    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                          -8.193    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/reg_152_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[43]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.215ns  (logic 3.024ns (41.912%)  route 4.191ns (58.088%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X8Y38          FDRE                                         r  bd_0_i/hls_inst/U0/reg_152_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/reg_152_reg[1]/Q
                         net (fo=17, routed)          0.955     2.446    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_44_0[1]
    SLICE_X6Y39          LUT6 (Prop_lut6_I2_O)        0.124     2.570 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87/O
                         net (fo=2, routed)           0.660     3.230    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I0_O)        0.124     3.354 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_91/O
                         net (fo=1, routed)           0.000     3.354    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_91_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.904 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000     3.904    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.238 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_43/O[1]
                         net (fo=2, routed)           0.838     5.076    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_43_n_6
    SLICE_X8Y41          LUT3 (Prop_lut3_I2_O)        0.331     5.407 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_15/O
                         net (fo=2, routed)           0.859     6.266    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_15_n_0
    SLICE_X8Y41          LUT4 (Prop_lut4_I0_O)        0.348     6.614 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_19/O
                         net (fo=1, routed)           0.000     6.614    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_19_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.994 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.994    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.309 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_3/O[3]
                         net (fo=33, routed)          0.879     8.188    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/C[15]
    DSP48_X0Y15          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[43]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.924    10.924    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/ap_clk
    DSP48_X0Y15          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y15          DSP48E1 (Setup_dsp48e1_CLK_C[43])
                                                     -1.884     9.005    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                          -8.188    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/reg_152_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[27]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.214ns  (logic 3.024ns (41.916%)  route 4.190ns (58.084%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X8Y38          FDRE                                         r  bd_0_i/hls_inst/U0/reg_152_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/reg_152_reg[1]/Q
                         net (fo=17, routed)          0.955     2.446    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_44_0[1]
    SLICE_X6Y39          LUT6 (Prop_lut6_I2_O)        0.124     2.570 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87/O
                         net (fo=2, routed)           0.660     3.230    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I0_O)        0.124     3.354 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_91/O
                         net (fo=1, routed)           0.000     3.354    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_91_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.904 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000     3.904    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.238 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_43/O[1]
                         net (fo=2, routed)           0.838     5.076    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_43_n_6
    SLICE_X8Y41          LUT3 (Prop_lut3_I2_O)        0.331     5.407 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_15/O
                         net (fo=2, routed)           0.859     6.266    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_15_n_0
    SLICE_X8Y41          LUT4 (Prop_lut4_I0_O)        0.348     6.614 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_19/O
                         net (fo=1, routed)           0.000     6.614    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_19_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.994 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.994    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.309 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_3/O[3]
                         net (fo=33, routed)          0.878     8.187    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/C[15]
    DSP48_X0Y15          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[27]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.924    10.924    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/ap_clk
    DSP48_X0Y15          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y15          DSP48E1 (Setup_dsp48e1_CLK_C[27])
                                                     -1.884     9.005    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                          -8.187    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.836ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/reg_152_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[22]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.196ns  (logic 3.024ns (42.025%)  route 4.172ns (57.975%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X8Y38          FDRE                                         r  bd_0_i/hls_inst/U0/reg_152_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/reg_152_reg[1]/Q
                         net (fo=17, routed)          0.955     2.446    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_44_0[1]
    SLICE_X6Y39          LUT6 (Prop_lut6_I2_O)        0.124     2.570 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87/O
                         net (fo=2, routed)           0.660     3.230    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I0_O)        0.124     3.354 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_91/O
                         net (fo=1, routed)           0.000     3.354    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_91_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.904 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000     3.904    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.238 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_43/O[1]
                         net (fo=2, routed)           0.838     5.076    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_43_n_6
    SLICE_X8Y41          LUT3 (Prop_lut3_I2_O)        0.331     5.407 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_15/O
                         net (fo=2, routed)           0.859     6.266    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_15_n_0
    SLICE_X8Y41          LUT4 (Prop_lut4_I0_O)        0.348     6.614 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_19/O
                         net (fo=1, routed)           0.000     6.614    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_19_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.994 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.994    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.309 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_3/O[3]
                         net (fo=33, routed)          0.859     8.169    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/C[15]
    DSP48_X0Y15          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[22]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.924    10.924    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/ap_clk
    DSP48_X0Y15          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y15          DSP48E1 (Setup_dsp48e1_CLK_C[22])
                                                     -1.884     9.005    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                          -8.169    
  -------------------------------------------------------------------
                         slack                                  0.836    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/add_ln15_6_reg_462_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/add_ln15_6_reg_462_pp0_iter2_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X16Y46         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln15_6_reg_462_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/U0/add_ln15_6_reg_462_reg[3]/Q
                         net (fo=1, routed)           0.056     0.630    bd_0_i/hls_inst/U0/add_ln15_6_reg_462[3]
    SLICE_X16Y46         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln15_6_reg_462_pp0_iter2_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X16Y46         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln15_6_reg_462_pp0_iter2_reg_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X16Y46         FDRE (Hold_fdre_C_D)         0.060     0.492    bd_0_i/hls_inst/U0/add_ln15_6_reg_462_pp0_iter2_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.492    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/i_fu_60_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/i_load_reg_394_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.190ns (66.003%)  route 0.098ns (33.997%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X15Y45         FDRE                                         r  bd_0_i/hls_inst/U0/i_fu_60_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/i_fu_60_reg[1]/Q
                         net (fo=2, routed)           0.098     0.649    bd_0_i/hls_inst/U0/flow_control_loop_pipe_U/i_load_reg_394_reg[1][1]
    SLICE_X14Y45         LUT3 (Prop_lut3_I2_O)        0.049     0.698 r  bd_0_i/hls_inst/U0/flow_control_loop_pipe_U/i_load_reg_394[1]_i_1/O
                         net (fo=1, routed)           0.000     0.698    bd_0_i/hls_inst/U0/ap_sig_allocacmp_i_load[1]
    SLICE_X14Y45         FDRE                                         r  bd_0_i/hls_inst/U0/i_load_reg_394_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X14Y45         FDRE                                         r  bd_0_i/hls_inst/U0/i_load_reg_394_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X14Y45         FDRE (Hold_fdre_C_D)         0.107     0.539    bd_0_i/hls_inst/U0/i_load_reg_394_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/i_fu_60_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/add_ln9_reg_399_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X15Y45         FDRE                                         r  bd_0_i/hls_inst/U0/i_fu_60_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/i_fu_60_reg[1]/Q
                         net (fo=2, routed)           0.098     0.649    bd_0_i/hls_inst/U0/flow_control_loop_pipe_U/i_load_reg_394_reg[1][1]
    SLICE_X14Y45         LUT4 (Prop_lut4_I2_O)        0.045     0.694 r  bd_0_i/hls_inst/U0/flow_control_loop_pipe_U/add_ln9_reg_399[1]_i_1/O
                         net (fo=1, routed)           0.000     0.694    bd_0_i/hls_inst/U0/add_ln9_fu_193_p2[1]
    SLICE_X14Y45         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln9_reg_399_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X14Y45         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln9_reg_399_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X14Y45         FDRE (Hold_fdre_C_D)         0.092     0.524    bd_0_i/hls_inst/U0/add_ln9_reg_399_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.694    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/add_ln15_6_reg_462_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/add_ln15_6_reg_462_pp0_iter2_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.076%)  route 0.120ns (45.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X14Y46         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln15_6_reg_462_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/add_ln15_6_reg_462_reg[1]/Q
                         net (fo=1, routed)           0.120     0.671    bd_0_i/hls_inst/U0/add_ln15_6_reg_462[1]
    SLICE_X14Y46         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln15_6_reg_462_pp0_iter2_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X14Y46         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln15_6_reg_462_pp0_iter2_reg_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X14Y46         FDRE (Hold_fdre_C_D)         0.066     0.498    bd_0_i/hls_inst/U0/add_ln15_6_reg_462_pp0_iter2_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.671    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/sub_ln15_reg_426_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/add_ln15_6_reg_462_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.144%)  route 0.120ns (38.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X15Y46         FDRE                                         r  bd_0_i/hls_inst/U0/sub_ln15_reg_426_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/sub_ln15_reg_426_reg[1]/Q
                         net (fo=4, routed)           0.120     0.671    bd_0_i/hls_inst/U0/sub_ln15_reg_426_reg_n_0_[1]
    SLICE_X14Y46         LUT5 (Prop_lut5_I0_O)        0.048     0.719 r  bd_0_i/hls_inst/U0/add_ln15_6_reg_462[2]_i_1/O
                         net (fo=1, routed)           0.000     0.719    bd_0_i/hls_inst/U0/add_ln15_6_fu_319_p2[2]
    SLICE_X14Y46         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln15_6_reg_462_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X14Y46         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln15_6_reg_462_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X14Y46         FDRE (Hold_fdre_C_D)         0.107     0.539    bd_0_i/hls_inst/U0/add_ln15_6_reg_462_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.719    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/sub_ln15_reg_426_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/add_ln15_6_reg_462_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.213%)  route 0.139ns (42.787%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X15Y46         FDRE                                         r  bd_0_i/hls_inst/U0/sub_ln15_reg_426_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/sub_ln15_reg_426_reg[1]/Q
                         net (fo=4, routed)           0.139     0.690    bd_0_i/hls_inst/U0/sub_ln15_reg_426_reg_n_0_[1]
    SLICE_X16Y46         LUT6 (Prop_lut6_I4_O)        0.045     0.735 r  bd_0_i/hls_inst/U0/add_ln15_6_reg_462[3]_i_1/O
                         net (fo=1, routed)           0.000     0.735    bd_0_i/hls_inst/U0/add_ln15_6_fu_319_p2[3]
    SLICE_X16Y46         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln15_6_reg_462_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X16Y46         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln15_6_reg_462_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X16Y46         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/U0/add_ln15_6_reg_462_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.735    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/sub_ln15_reg_426_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/add_ln15_6_reg_462_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.763%)  route 0.120ns (39.237%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X15Y46         FDRE                                         r  bd_0_i/hls_inst/U0/sub_ln15_reg_426_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/sub_ln15_reg_426_reg[1]/Q
                         net (fo=4, routed)           0.120     0.671    bd_0_i/hls_inst/U0/sub_ln15_reg_426_reg_n_0_[1]
    SLICE_X14Y46         LUT4 (Prop_lut4_I3_O)        0.045     0.716 r  bd_0_i/hls_inst/U0/add_ln15_6_reg_462[1]_i_1/O
                         net (fo=1, routed)           0.000     0.716    bd_0_i/hls_inst/U0/add_ln15_6_fu_319_p2[1]
    SLICE_X14Y46         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln15_6_reg_462_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X14Y46         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln15_6_reg_462_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X14Y46         FDRE (Hold_fdre_C_D)         0.091     0.523    bd_0_i/hls_inst/U0/add_ln15_6_reg_462_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.716    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/j_fu_56_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/icmp_ln11_reg_404_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.220%)  route 0.151ns (44.780%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X15Y45         FDRE                                         r  bd_0_i/hls_inst/U0/j_fu_56_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/j_fu_56_reg[0]/Q
                         net (fo=4, routed)           0.151     0.702    bd_0_i/hls_inst/U0/flow_control_loop_pipe_U/icmp_ln11_reg_404_reg[0][0]
    SLICE_X16Y45         LUT4 (Prop_lut4_I0_O)        0.045     0.747 r  bd_0_i/hls_inst/U0/flow_control_loop_pipe_U/icmp_ln11_reg_404[0]_i_1/O
                         net (fo=1, routed)           0.000     0.747    bd_0_i/hls_inst/U0/flow_control_loop_pipe_U_n_6
    SLICE_X16Y45         FDRE                                         r  bd_0_i/hls_inst/U0/icmp_ln11_reg_404_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X16Y45         FDRE                                         r  bd_0_i/hls_inst/U0/icmp_ln11_reg_404_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X16Y45         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/U0/icmp_ln11_reg_404_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.747    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter2_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter3_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.559%)  route 0.121ns (39.441%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X15Y44         FDRE                                         r  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter2_reg/Q
                         net (fo=6, routed)           0.121     0.672    bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter2
    SLICE_X14Y44         LUT5 (Prop_lut5_I1_O)        0.045     0.717 r  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter3_i_1/O
                         net (fo=1, routed)           0.000     0.717    bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter3_i_1_n_0
    SLICE_X14Y44         FDRE                                         r  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X14Y44         FDRE                                         r  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter3_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X14Y44         FDRE (Hold_fdre_C_D)         0.091     0.523    bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter3_reg
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.717    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/indvar_flatten_fu_64_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/indvar_flatten_fu_64_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X12Y45         FDRE                                         r  bd_0_i/hls_inst/U0/indvar_flatten_fu_64_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45         FDRE (Prop_fdre_C_Q)         0.164     0.574 f  bd_0_i/hls_inst/U0/indvar_flatten_fu_64_reg[0]/Q
                         net (fo=5, routed)           0.149     0.723    bd_0_i/hls_inst/U0/flow_control_loop_pipe_U/Q[0]
    SLICE_X12Y45         LUT2 (Prop_lut2_I0_O)        0.045     0.768 r  bd_0_i/hls_inst/U0/flow_control_loop_pipe_U/indvar_flatten_fu_64[0]_i_1/O
                         net (fo=1, routed)           0.000     0.768    bd_0_i/hls_inst/U0/flow_control_loop_pipe_U_n_3
    SLICE_X12Y45         FDRE                                         r  bd_0_i/hls_inst/U0/indvar_flatten_fu_64_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X12Y45         FDRE                                         r  bd_0_i/hls_inst/U0/indvar_flatten_fu_64_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X12Y45         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/U0/indvar_flatten_fu_64_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.768    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y14   bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y15   bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X17Y45  bd_0_i/hls_inst/U0/add_ln15_6_reg_462_pp0_iter2_reg_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y46  bd_0_i/hls_inst/U0/add_ln15_6_reg_462_pp0_iter2_reg_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y46  bd_0_i/hls_inst/U0/add_ln15_6_reg_462_pp0_iter2_reg_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X16Y46  bd_0_i/hls_inst/U0/add_ln15_6_reg_462_pp0_iter2_reg_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X16Y45  bd_0_i/hls_inst/U0/add_ln15_6_reg_462_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y46  bd_0_i/hls_inst/U0/add_ln15_6_reg_462_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y46  bd_0_i/hls_inst/U0/add_ln15_6_reg_462_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X16Y46  bd_0_i/hls_inst/U0/add_ln15_6_reg_462_reg[3]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X17Y45  bd_0_i/hls_inst/U0/add_ln15_6_reg_462_pp0_iter2_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X17Y45  bd_0_i/hls_inst/U0/add_ln15_6_reg_462_pp0_iter2_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X14Y46  bd_0_i/hls_inst/U0/add_ln15_6_reg_462_pp0_iter2_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X14Y46  bd_0_i/hls_inst/U0/add_ln15_6_reg_462_pp0_iter2_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X14Y46  bd_0_i/hls_inst/U0/add_ln15_6_reg_462_pp0_iter2_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X14Y46  bd_0_i/hls_inst/U0/add_ln15_6_reg_462_pp0_iter2_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X16Y46  bd_0_i/hls_inst/U0/add_ln15_6_reg_462_pp0_iter2_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X16Y46  bd_0_i/hls_inst/U0/add_ln15_6_reg_462_pp0_iter2_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X16Y45  bd_0_i/hls_inst/U0/add_ln15_6_reg_462_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X16Y45  bd_0_i/hls_inst/U0/add_ln15_6_reg_462_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X17Y45  bd_0_i/hls_inst/U0/add_ln15_6_reg_462_pp0_iter2_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X17Y45  bd_0_i/hls_inst/U0/add_ln15_6_reg_462_pp0_iter2_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X14Y46  bd_0_i/hls_inst/U0/add_ln15_6_reg_462_pp0_iter2_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X14Y46  bd_0_i/hls_inst/U0/add_ln15_6_reg_462_pp0_iter2_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X14Y46  bd_0_i/hls_inst/U0/add_ln15_6_reg_462_pp0_iter2_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X14Y46  bd_0_i/hls_inst/U0/add_ln15_6_reg_462_pp0_iter2_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X16Y46  bd_0_i/hls_inst/U0/add_ln15_6_reg_462_pp0_iter2_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X16Y46  bd_0_i/hls_inst/U0/add_ln15_6_reg_462_pp0_iter2_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X16Y45  bd_0_i/hls_inst/U0/add_ln15_6_reg_462_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X16Y45  bd_0_i/hls_inst/U0/add_ln15_6_reg_462_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            a_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.096ns  (logic 0.150ns (7.156%)  route 1.946ns (92.844%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=20, unset)           0.973     0.973    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/ap_start
    SLICE_X10Y40         LUT5 (Prop_lut5_I1_O)        0.150     1.123 r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/b_ce0_INST_0/O
                         net (fo=2, unset)            0.973     2.096    a_ce0
                                                                      r  a_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            b_address1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.096ns  (logic 0.150ns (7.156%)  route 1.946ns (92.844%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=20, unset)           0.973     0.973    bd_0_i/hls_inst/U0/flow_control_loop_pipe_U/ap_start
    SLICE_X16Y45         LUT5 (Prop_lut5_I3_O)        0.150     1.123 r  bd_0_i/hls_inst/U0/flow_control_loop_pipe_U/b_address1[1]_INST_0/O
                         net (fo=0)                   0.973     2.096    b_address1[1]
                                                                      r  b_address1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            b_address1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.096ns  (logic 0.150ns (7.156%)  route 1.946ns (92.844%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=20, unset)           0.973     0.973    bd_0_i/hls_inst/U0/flow_control_loop_pipe_U/ap_start
    SLICE_X16Y45         LUT5 (Prop_lut5_I3_O)        0.150     1.123 r  bd_0_i/hls_inst/U0/flow_control_loop_pipe_U/b_address1[1]_INST_0/O
                         net (fo=0)                   0.973     2.096    b_address1[2]
                                                                      r  b_address1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            b_address1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.096ns  (logic 0.150ns (7.156%)  route 1.946ns (92.844%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=20, unset)           0.973     0.973    bd_0_i/hls_inst/U0/flow_control_loop_pipe_U/ap_start
    SLICE_X16Y45         LUT5 (Prop_lut5_I1_O)        0.150     1.123 r  bd_0_i/hls_inst/U0/flow_control_loop_pipe_U/b_address1[3]_INST_0/O
                         net (fo=1, unset)            0.973     2.096    b_address1[3]
                                                                      r  b_address1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            b_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.096ns  (logic 0.150ns (7.156%)  route 1.946ns (92.844%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=20, unset)           0.973     0.973    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/ap_start
    SLICE_X10Y40         LUT5 (Prop_lut5_I1_O)        0.150     1.123 r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/b_ce0_INST_0/O
                         net (fo=2, unset)            0.973     2.096    b_ce0
                                                                      r  b_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.070ns  (logic 0.124ns (5.990%)  route 1.946ns (94.010%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=20, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_start
    SLICE_X14Y43         LUT5 (Prop_lut5_I4_O)        0.124     1.097 r  bd_0_i/hls_inst/U0/ap_ready_INST_0/O
                         net (fo=0)                   0.973     2.070    ap_ctrl_ready
                                                                      r  ap_ctrl_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            b_address1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.070ns  (logic 0.124ns (5.990%)  route 1.946ns (94.010%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=20, unset)           0.973     0.973    bd_0_i/hls_inst/U0/flow_control_loop_pipe_U/ap_start
    SLICE_X16Y45         LUT5 (Prop_lut5_I3_O)        0.124     1.097 r  bd_0_i/hls_inst/U0/flow_control_loop_pipe_U/b_address1[0]_INST_0/O
                         net (fo=1, unset)            0.973     2.070    b_address1[0]
                                                                      r  b_address1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            b_ce1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.070ns  (logic 0.124ns (5.990%)  route 1.946ns (94.010%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=20, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_start
    SLICE_X13Y44         LUT2 (Prop_lut2_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/U0/b_ce1_INST_0/O
                         net (fo=0)                   0.973     2.070    b_ce1
                                                                      r  b_ce1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.066ns  (logic 0.120ns (5.808%)  route 1.946ns (94.192%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=20, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_start
    SLICE_X13Y44         LUT5 (Prop_lut5_I2_O)        0.120     1.093 r  bd_0_i/hls_inst/U0/ap_idle_INST_0/O
                         net (fo=0)                   0.973     2.066    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            a_ce1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.065ns  (logic 0.119ns (5.763%)  route 1.946ns (94.237%))
  Logic Levels:           1  (LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=20, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_start
    SLICE_X14Y43         LUT4 (Prop_lut4_I0_O)        0.119     1.092 r  bd_0_i/hls_inst/U0/a_ce1_INST_0/O
                         net (fo=0)                   0.973     2.065    a_ce1
                                                                      r  a_ce1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            a_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.864ns  (logic 0.044ns (5.091%)  route 0.820ns (94.909%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=20, unset)           0.410     0.410    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/ap_start
    SLICE_X10Y40         LUT5 (Prop_lut5_I1_O)        0.044     0.454 r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/b_ce0_INST_0/O
                         net (fo=2, unset)            0.410     0.864    a_ce0
                                                                      r  a_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            b_address1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.864ns  (logic 0.044ns (5.091%)  route 0.820ns (94.909%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=20, unset)           0.410     0.410    bd_0_i/hls_inst/U0/flow_control_loop_pipe_U/ap_start
    SLICE_X16Y45         LUT5 (Prop_lut5_I3_O)        0.044     0.454 r  bd_0_i/hls_inst/U0/flow_control_loop_pipe_U/b_address1[1]_INST_0/O
                         net (fo=0)                   0.410     0.864    b_address1[1]
                                                                      r  b_address1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            b_address1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.864ns  (logic 0.044ns (5.091%)  route 0.820ns (94.909%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=20, unset)           0.410     0.410    bd_0_i/hls_inst/U0/flow_control_loop_pipe_U/ap_start
    SLICE_X16Y45         LUT5 (Prop_lut5_I3_O)        0.044     0.454 r  bd_0_i/hls_inst/U0/flow_control_loop_pipe_U/b_address1[1]_INST_0/O
                         net (fo=0)                   0.410     0.864    b_address1[2]
                                                                      r  b_address1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            b_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.864ns  (logic 0.044ns (5.091%)  route 0.820ns (94.909%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=20, unset)           0.410     0.410    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/ap_start
    SLICE_X10Y40         LUT5 (Prop_lut5_I1_O)        0.044     0.454 r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/b_ce0_INST_0/O
                         net (fo=2, unset)            0.410     0.864    b_ce0
                                                                      r  b_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.045ns (5.201%)  route 0.820ns (94.799%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=20, unset)           0.410     0.410    bd_0_i/hls_inst/U0/ap_start
    SLICE_X14Y43         LUT5 (Prop_lut5_I4_O)        0.045     0.455 r  bd_0_i/hls_inst/U0/ap_ready_INST_0/O
                         net (fo=0)                   0.410     0.865    ap_ctrl_ready
                                                                      r  ap_ctrl_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            b_address1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.045ns (5.201%)  route 0.820ns (94.799%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=20, unset)           0.410     0.410    bd_0_i/hls_inst/U0/flow_control_loop_pipe_U/ap_start
    SLICE_X16Y45         LUT5 (Prop_lut5_I3_O)        0.045     0.455 r  bd_0_i/hls_inst/U0/flow_control_loop_pipe_U/b_address1[0]_INST_0/O
                         net (fo=1, unset)            0.410     0.865    b_address1[0]
                                                                      r  b_address1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            b_ce1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.045ns (5.201%)  route 0.820ns (94.799%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=20, unset)           0.410     0.410    bd_0_i/hls_inst/U0/ap_start
    SLICE_X13Y44         LUT2 (Prop_lut2_I1_O)        0.045     0.455 r  bd_0_i/hls_inst/U0/b_ce1_INST_0/O
                         net (fo=0)                   0.410     0.865    b_ce1
                                                                      r  b_ce1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            b_address1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.867ns  (logic 0.047ns (5.419%)  route 0.820ns (94.581%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=20, unset)           0.410     0.410    bd_0_i/hls_inst/U0/flow_control_loop_pipe_U/ap_start
    SLICE_X16Y45         LUT5 (Prop_lut5_I1_O)        0.047     0.457 r  bd_0_i/hls_inst/U0/flow_control_loop_pipe_U/b_address1[3]_INST_0/O
                         net (fo=1, unset)            0.410     0.867    b_address1[3]
                                                                      r  b_address1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            a_ce1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.869ns  (logic 0.049ns (5.637%)  route 0.820ns (94.363%))
  Logic Levels:           1  (LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=20, unset)           0.410     0.410    bd_0_i/hls_inst/U0/ap_start
    SLICE_X14Y43         LUT4 (Prop_lut4_I0_O)        0.049     0.459 r  bd_0_i/hls_inst/U0/a_ce1_INST_0/O
                         net (fo=0)                   0.410     0.869    a_ce1
                                                                      r  a_ce1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.871ns  (logic 0.051ns (5.853%)  route 0.820ns (94.147%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=20, unset)           0.410     0.410    bd_0_i/hls_inst/U0/ap_start
    SLICE_X13Y44         LUT5 (Prop_lut5_I2_O)        0.051     0.461 r  bd_0_i/hls_inst/U0/ap_idle_INST_0/O
                         net (fo=0)                   0.410     0.871    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a_address0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.227ns  (logic 0.934ns (22.095%)  route 3.293ns (77.905%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X14Y43         FDRE                                         r  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=27, routed)          1.729     3.158    bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter1
    SLICE_X14Y45         LUT2 (Prop_lut2_I0_O)        0.152     3.310 r  bd_0_i/hls_inst/U0/a_address0[2]_INST_0_i_1/O
                         net (fo=2, routed)           0.591     3.901    bd_0_i/hls_inst/U0/reg_1471
    SLICE_X14Y46         LUT6 (Prop_lut6_I1_O)        0.326     4.227 r  bd_0_i/hls_inst/U0/a_address0[2]_INST_0/O
                         net (fo=0)                   0.973     5.200    a_address0[2]
                                                                      r  a_address0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a_address0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.948ns  (logic 0.934ns (23.656%)  route 3.014ns (76.344%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X14Y43         FDRE                                         r  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=27, routed)          1.729     3.158    bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter1
    SLICE_X14Y45         LUT2 (Prop_lut2_I0_O)        0.152     3.310 r  bd_0_i/hls_inst/U0/a_address0[2]_INST_0_i_1/O
                         net (fo=2, routed)           0.312     3.622    bd_0_i/hls_inst/U0/reg_1471
    SLICE_X14Y46         LUT6 (Prop_lut6_I1_O)        0.326     3.948 r  bd_0_i/hls_inst/U0/a_address0[1]_INST_0/O
                         net (fo=0)                   0.973     4.921    a_address0[1]
                                                                      r  a_address0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a_address0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.363ns  (logic 0.580ns (17.249%)  route 2.783ns (82.751%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X14Y43         FDRE                                         r  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=27, routed)          1.810     3.239    bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter1
    SLICE_X15Y46         LUT6 (Prop_lut6_I1_O)        0.124     3.363 r  bd_0_i/hls_inst/U0/a_address0[3]_INST_0/O
                         net (fo=0)                   0.973     4.336    a_address0[3]
                                                                      r  a_address0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            res_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.193ns  (logic 0.608ns (19.040%)  route 2.585ns (80.960%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X13Y44         FDSE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDSE (Prop_fdse_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/Q
                         net (fo=53, routed)          1.612     3.041    bd_0_i/hls_inst/U0/ap_CS_fsm_pp0_stage0
    SLICE_X14Y44         LUT2 (Prop_lut2_I0_O)        0.152     3.193 r  bd_0_i/hls_inst/U0/res_we0_INST_0/O
                         net (fo=0)                   0.973     4.166    res_ce0
                                                                      r  res_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            res_we0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.193ns  (logic 0.608ns (19.040%)  route 2.585ns (80.960%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X13Y44         FDSE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDSE (Prop_fdse_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/Q
                         net (fo=53, routed)          1.612     3.041    bd_0_i/hls_inst/U0/ap_CS_fsm_pp0_stage0
    SLICE_X14Y44         LUT2 (Prop_lut2_I0_O)        0.152     3.193 r  bd_0_i/hls_inst/U0/res_we0_INST_0/O
                         net (fo=0)                   0.973     4.166    res_we0
                                                                      r  res_we0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a_ce1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.187ns  (logic 0.608ns (19.077%)  route 2.579ns (80.923%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X13Y44         FDSE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDSE (Prop_fdse_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/Q
                         net (fo=53, routed)          1.606     3.035    bd_0_i/hls_inst/U0/ap_CS_fsm_pp0_stage0
    SLICE_X14Y43         LUT4 (Prop_lut4_I1_O)        0.152     3.187 r  bd_0_i/hls_inst/U0/a_ce1_INST_0/O
                         net (fo=0)                   0.973     4.160    a_ce1
                                                                      r  a_ce1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_ctrl_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.159ns  (logic 0.580ns (18.360%)  route 2.579ns (81.640%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X13Y44         FDSE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDSE (Prop_fdse_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/Q
                         net (fo=53, routed)          1.606     3.035    bd_0_i/hls_inst/U0/ap_CS_fsm_pp0_stage0
    SLICE_X14Y43         LUT5 (Prop_lut5_I3_O)        0.124     3.159 r  bd_0_i/hls_inst/U0/ap_ready_INST_0/O
                         net (fo=0)                   0.973     4.132    ap_ctrl_ready
                                                                      r  ap_ctrl_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_address0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.083ns  (logic 0.606ns (19.656%)  route 2.477ns (80.344%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X14Y43         FDRE                                         r  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=27, routed)          1.504     2.933    bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter1
    SLICE_X15Y45         LUT4 (Prop_lut4_I0_O)        0.150     3.083 r  bd_0_i/hls_inst/U0/b_address0[1]_INST_0/O
                         net (fo=0)                   0.973     4.056    b_address0[1]
                                                                      r  b_address0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_address1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.073ns  (logic 0.605ns (19.690%)  route 2.468ns (80.310%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X13Y44         FDSE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDSE (Prop_fdse_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/Q
                         net (fo=53, routed)          1.495     2.924    bd_0_i/hls_inst/U0/flow_control_loop_pipe_U/ap_loop_init_reg_1[0]
    SLICE_X16Y45         LUT5 (Prop_lut5_I4_O)        0.149     3.073 r  bd_0_i/hls_inst/U0/flow_control_loop_pipe_U/b_address1[1]_INST_0/O
                         net (fo=0)                   0.973     4.046    b_address1[1]
                                                                      r  b_address1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_address1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.073ns  (logic 0.605ns (19.690%)  route 2.468ns (80.310%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X13Y44         FDSE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDSE (Prop_fdse_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/Q
                         net (fo=53, routed)          1.495     2.924    bd_0_i/hls_inst/U0/flow_control_loop_pipe_U/ap_loop_init_reg_1[0]
    SLICE_X16Y45         LUT5 (Prop_lut5_I4_O)        0.149     3.073 r  bd_0_i/hls_inst/U0/flow_control_loop_pipe_U/b_address1[1]_INST_0/O
                         net (fo=0)                   0.973     4.046    b_address1[2]
                                                                      r  b_address1[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            res_d0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.536ns  (logic 0.126ns (23.501%)  route 0.410ns (76.499%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.410     0.410    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/ap_clk
    DSP48_X0Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.126     0.536 r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg/P[0]
                         net (fo=0)                   0.410     0.946    res_d0[0]
                                                                      r  res_d0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            res_d0[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.536ns  (logic 0.126ns (23.501%)  route 0.410ns (76.499%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.410     0.410    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/ap_clk
    DSP48_X0Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.126     0.536 r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg/P[10]
                         net (fo=0)                   0.410     0.946    res_d0[10]
                                                                      r  res_d0[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            res_d0[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.536ns  (logic 0.126ns (23.501%)  route 0.410ns (76.499%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.410     0.410    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/ap_clk
    DSP48_X0Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.126     0.536 r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg/P[11]
                         net (fo=0)                   0.410     0.946    res_d0[11]
                                                                      r  res_d0[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            res_d0[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.536ns  (logic 0.126ns (23.501%)  route 0.410ns (76.499%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.410     0.410    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/ap_clk
    DSP48_X0Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      0.126     0.536 r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg/P[12]
                         net (fo=0)                   0.410     0.946    res_d0[12]
                                                                      r  res_d0[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            res_d0[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.536ns  (logic 0.126ns (23.501%)  route 0.410ns (76.499%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.410     0.410    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/ap_clk
    DSP48_X0Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      0.126     0.536 r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg/P[13]
                         net (fo=0)                   0.410     0.946    res_d0[13]
                                                                      r  res_d0[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            res_d0[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.536ns  (logic 0.126ns (23.501%)  route 0.410ns (76.499%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.410     0.410    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/ap_clk
    DSP48_X0Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.126     0.536 r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg/P[14]
                         net (fo=0)                   0.410     0.946    res_d0[14]
                                                                      r  res_d0[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            res_d0[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.536ns  (logic 0.126ns (23.501%)  route 0.410ns (76.499%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.410     0.410    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/ap_clk
    DSP48_X0Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.126     0.536 r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg/P[15]
                         net (fo=0)                   0.410     0.946    res_d0[15]
                                                                      r  res_d0[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            res_d0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.536ns  (logic 0.126ns (23.501%)  route 0.410ns (76.499%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.410     0.410    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/ap_clk
    DSP48_X0Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.126     0.536 r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg/P[1]
                         net (fo=0)                   0.410     0.946    res_d0[1]
                                                                      r  res_d0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            res_d0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.536ns  (logic 0.126ns (23.501%)  route 0.410ns (76.499%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.410     0.410    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/ap_clk
    DSP48_X0Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.126     0.536 r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg/P[2]
                         net (fo=0)                   0.410     0.946    res_d0[2]
                                                                      r  res_d0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            res_d0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.536ns  (logic 0.126ns (23.501%)  route 0.410ns (76.499%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.410     0.410    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/ap_clk
    DSP48_X0Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.126     0.536 r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg/P[3]
                         net (fo=0)                   0.410     0.946    res_d0[3]
                                                                      r  res_d0[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           150 Endpoints
Min Delay           150 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/indvar_flatten_fu_64_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.638ns  (logic 0.597ns (16.411%)  route 3.041ns (83.589%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=20, unset)           0.973     0.973    bd_0_i/hls_inst/U0/flow_control_loop_pipe_U/ap_start
    SLICE_X12Y45         LUT3 (Prop_lut3_I1_O)        0.124     1.097 f  bd_0_i/hls_inst/U0/flow_control_loop_pipe_U/indvar_flatten_fu_64[3]_i_3/O
                         net (fo=5, routed)           0.445     1.542    bd_0_i/hls_inst/U0/flow_control_loop_pipe_U/indvar_flatten_fu_64[3]_i_3_n_0
    SLICE_X12Y45         LUT5 (Prop_lut5_I3_O)        0.116     1.658 f  bd_0_i/hls_inst/U0/flow_control_loop_pipe_U/icmp_ln9_reg_390[0]_i_1/O
                         net (fo=2, routed)           1.099     2.757    bd_0_i/hls_inst/U0/flow_control_loop_pipe_U/icmp_ln9_fu_175_p2
    SLICE_X12Y45         LUT4 (Prop_lut4_I0_O)        0.357     3.114 r  bd_0_i/hls_inst/U0/flow_control_loop_pipe_U/indvar_flatten_fu_64[3]_i_1/O
                         net (fo=4, routed)           0.524     3.638    bd_0_i/hls_inst/U0/indvar_flatten_fu_64
    SLICE_X12Y45         FDRE                                         r  bd_0_i/hls_inst/U0/indvar_flatten_fu_64_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.924     0.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X12Y45         FDRE                                         r  bd_0_i/hls_inst/U0/indvar_flatten_fu_64_reg[0]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/indvar_flatten_fu_64_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.638ns  (logic 0.597ns (16.411%)  route 3.041ns (83.589%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=20, unset)           0.973     0.973    bd_0_i/hls_inst/U0/flow_control_loop_pipe_U/ap_start
    SLICE_X12Y45         LUT3 (Prop_lut3_I1_O)        0.124     1.097 f  bd_0_i/hls_inst/U0/flow_control_loop_pipe_U/indvar_flatten_fu_64[3]_i_3/O
                         net (fo=5, routed)           0.445     1.542    bd_0_i/hls_inst/U0/flow_control_loop_pipe_U/indvar_flatten_fu_64[3]_i_3_n_0
    SLICE_X12Y45         LUT5 (Prop_lut5_I3_O)        0.116     1.658 f  bd_0_i/hls_inst/U0/flow_control_loop_pipe_U/icmp_ln9_reg_390[0]_i_1/O
                         net (fo=2, routed)           1.099     2.757    bd_0_i/hls_inst/U0/flow_control_loop_pipe_U/icmp_ln9_fu_175_p2
    SLICE_X12Y45         LUT4 (Prop_lut4_I0_O)        0.357     3.114 r  bd_0_i/hls_inst/U0/flow_control_loop_pipe_U/indvar_flatten_fu_64[3]_i_1/O
                         net (fo=4, routed)           0.524     3.638    bd_0_i/hls_inst/U0/indvar_flatten_fu_64
    SLICE_X12Y45         FDRE                                         r  bd_0_i/hls_inst/U0/indvar_flatten_fu_64_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.924     0.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X12Y45         FDRE                                         r  bd_0_i/hls_inst/U0/indvar_flatten_fu_64_reg[1]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/indvar_flatten_fu_64_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.638ns  (logic 0.597ns (16.411%)  route 3.041ns (83.589%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=20, unset)           0.973     0.973    bd_0_i/hls_inst/U0/flow_control_loop_pipe_U/ap_start
    SLICE_X12Y45         LUT3 (Prop_lut3_I1_O)        0.124     1.097 f  bd_0_i/hls_inst/U0/flow_control_loop_pipe_U/indvar_flatten_fu_64[3]_i_3/O
                         net (fo=5, routed)           0.445     1.542    bd_0_i/hls_inst/U0/flow_control_loop_pipe_U/indvar_flatten_fu_64[3]_i_3_n_0
    SLICE_X12Y45         LUT5 (Prop_lut5_I3_O)        0.116     1.658 f  bd_0_i/hls_inst/U0/flow_control_loop_pipe_U/icmp_ln9_reg_390[0]_i_1/O
                         net (fo=2, routed)           1.099     2.757    bd_0_i/hls_inst/U0/flow_control_loop_pipe_U/icmp_ln9_fu_175_p2
    SLICE_X12Y45         LUT4 (Prop_lut4_I0_O)        0.357     3.114 r  bd_0_i/hls_inst/U0/flow_control_loop_pipe_U/indvar_flatten_fu_64[3]_i_1/O
                         net (fo=4, routed)           0.524     3.638    bd_0_i/hls_inst/U0/indvar_flatten_fu_64
    SLICE_X12Y45         FDRE                                         r  bd_0_i/hls_inst/U0/indvar_flatten_fu_64_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.924     0.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X12Y45         FDRE                                         r  bd_0_i/hls_inst/U0/indvar_flatten_fu_64_reg[2]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/indvar_flatten_fu_64_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.638ns  (logic 0.597ns (16.411%)  route 3.041ns (83.589%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=20, unset)           0.973     0.973    bd_0_i/hls_inst/U0/flow_control_loop_pipe_U/ap_start
    SLICE_X12Y45         LUT3 (Prop_lut3_I1_O)        0.124     1.097 f  bd_0_i/hls_inst/U0/flow_control_loop_pipe_U/indvar_flatten_fu_64[3]_i_3/O
                         net (fo=5, routed)           0.445     1.542    bd_0_i/hls_inst/U0/flow_control_loop_pipe_U/indvar_flatten_fu_64[3]_i_3_n_0
    SLICE_X12Y45         LUT5 (Prop_lut5_I3_O)        0.116     1.658 f  bd_0_i/hls_inst/U0/flow_control_loop_pipe_U/icmp_ln9_reg_390[0]_i_1/O
                         net (fo=2, routed)           1.099     2.757    bd_0_i/hls_inst/U0/flow_control_loop_pipe_U/icmp_ln9_fu_175_p2
    SLICE_X12Y45         LUT4 (Prop_lut4_I0_O)        0.357     3.114 r  bd_0_i/hls_inst/U0/flow_control_loop_pipe_U/indvar_flatten_fu_64[3]_i_1/O
                         net (fo=4, routed)           0.524     3.638    bd_0_i/hls_inst/U0/indvar_flatten_fu_64
    SLICE_X12Y45         FDRE                                         r  bd_0_i/hls_inst/U0/indvar_flatten_fu_64_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.924     0.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X12Y45         FDRE                                         r  bd_0_i/hls_inst/U0/indvar_flatten_fu_64_reg[3]/C

Slack:                    inf
  Source:                 a_q1[7]
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.561ns  (logic 0.152ns (5.934%)  route 2.409ns (94.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a_q1[7] (IN)
                         net (fo=0)                   0.973     0.973    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/a_q1[7]
    SLICE_X10Y40         LUT3 (Prop_lut3_I2_O)        0.152     1.125 r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg_i_2/O
                         net (fo=12, routed)          1.436     2.561    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/B[7]
    DSP48_X0Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.924     0.924    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/ap_clk
    DSP48_X0Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg/CLK

Slack:                    inf
  Source:                 a_q1[7]
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.467ns  (logic 0.152ns (6.162%)  route 2.315ns (93.838%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a_q1[7] (IN)
                         net (fo=0)                   0.973     0.973    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/a_q1[7]
    SLICE_X10Y40         LUT3 (Prop_lut3_I2_O)        0.152     1.125 r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg_i_2/O
                         net (fo=12, routed)          1.342     2.467    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/B[7]
    DSP48_X0Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.924     0.924    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/ap_clk
    DSP48_X0Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg/CLK

Slack:                    inf
  Source:                 a_q1[7]
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.372ns  (logic 0.152ns (6.408%)  route 2.220ns (93.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a_q1[7] (IN)
                         net (fo=0)                   0.973     0.973    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/a_q1[7]
    SLICE_X10Y40         LUT3 (Prop_lut3_I2_O)        0.152     1.125 r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg_i_2/O
                         net (fo=12, routed)          1.247     2.372    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/B[7]
    DSP48_X0Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.924     0.924    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/ap_clk
    DSP48_X0Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg/CLK

Slack:                    inf
  Source:                 a_q1[7]
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.326ns  (logic 0.152ns (6.536%)  route 2.174ns (93.464%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a_q1[7] (IN)
                         net (fo=0)                   0.973     0.973    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/a_q1[7]
    SLICE_X10Y40         LUT3 (Prop_lut3_I2_O)        0.152     1.125 r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg_i_2/O
                         net (fo=12, routed)          1.201     2.326    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/B[7]
    DSP48_X0Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.924     0.924    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/ap_clk
    DSP48_X0Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg/CLK

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.320ns  (logic 0.248ns (10.692%)  route 2.072ns (89.308%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=20, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_start
    SLICE_X14Y45         LUT5 (Prop_lut5_I4_O)        0.124     1.097 f  bd_0_i/hls_inst/U0/ap_CS_fsm[1]_i_2/O
                         net (fo=4, routed)           1.099     2.196    bd_0_i/hls_inst/U0/ap_NS_fsm13_out
    SLICE_X13Y44         LUT6 (Prop_lut6_I5_O)        0.124     2.320 r  bd_0_i/hls_inst/U0/ap_CS_fsm[1]_i_1/O
                         net (fo=1, routed)           0.000     2.320    bd_0_i/hls_inst/U0/ap_NS_fsm[1]
    SLICE_X13Y44         FDRE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.924     0.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X13Y44         FDRE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[1]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.318ns  (logic 0.248ns (10.701%)  route 2.070ns (89.299%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=20, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_start
    SLICE_X14Y45         LUT5 (Prop_lut5_I4_O)        0.124     1.097 r  bd_0_i/hls_inst/U0/ap_CS_fsm[1]_i_2/O
                         net (fo=4, routed)           1.097     2.194    bd_0_i/hls_inst/U0/ap_NS_fsm13_out
    SLICE_X13Y44         LUT6 (Prop_lut6_I0_O)        0.124     2.318 r  bd_0_i/hls_inst/U0/ap_CS_fsm[0]_i_1/O
                         net (fo=1, routed)           0.000     2.318    bd_0_i/hls_inst/U0/ap_NS_fsm[0]
    SLICE_X13Y44         FDSE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.924     0.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X13Y44         FDSE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=6, unset)            0.410     0.410    bd_0_i/hls_inst/U0/ap_rst
    SLICE_X13Y44         FDSE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X13Y44         FDSE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/ap_CS_fsm_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=6, unset)            0.410     0.410    bd_0_i/hls_inst/U0/ap_rst
    SLICE_X13Y44         FDRE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X13Y44         FDRE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[1]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=6, unset)            0.410     0.410    bd_0_i/hls_inst/U0/ap_rst
    SLICE_X14Y42         FDRE                                         r  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X14Y42         FDRE                                         r  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter2_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=6, unset)            0.410     0.410    bd_0_i/hls_inst/U0/ap_rst
    SLICE_X15Y44         FDRE                                         r  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X15Y44         FDRE                                         r  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter2_reg/C

Slack:                    inf
  Source:                 b_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/b_load_reg_477_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  b_q0[0] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/U0/b_q0[0]
    SLICE_X7Y40          FDRE                                         r  bd_0_i/hls_inst/U0/b_load_reg_477_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X7Y40          FDRE                                         r  bd_0_i/hls_inst/U0/b_load_reg_477_reg[0]/C

Slack:                    inf
  Source:                 b_q0[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/b_load_reg_477_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  b_q0[1] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/U0/b_q0[1]
    SLICE_X6Y39          FDRE                                         r  bd_0_i/hls_inst/U0/b_load_reg_477_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X6Y39          FDRE                                         r  bd_0_i/hls_inst/U0/b_load_reg_477_reg[1]/C

Slack:                    inf
  Source:                 b_q0[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/b_load_reg_477_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  b_q0[2] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/U0/b_q0[2]
    SLICE_X6Y39          FDRE                                         r  bd_0_i/hls_inst/U0/b_load_reg_477_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X6Y39          FDRE                                         r  bd_0_i/hls_inst/U0/b_load_reg_477_reg[2]/C

Slack:                    inf
  Source:                 b_q0[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/b_load_reg_477_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  b_q0[3] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/U0/b_q0[3]
    SLICE_X6Y39          FDRE                                         r  bd_0_i/hls_inst/U0/b_load_reg_477_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X6Y39          FDRE                                         r  bd_0_i/hls_inst/U0/b_load_reg_477_reg[3]/C

Slack:                    inf
  Source:                 b_q0[4]
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/b_load_reg_477_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  b_q0[4] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/U0/b_q0[4]
    SLICE_X8Y39          FDRE                                         r  bd_0_i/hls_inst/U0/b_load_reg_477_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X8Y39          FDRE                                         r  bd_0_i/hls_inst/U0/b_load_reg_477_reg[4]/C

Slack:                    inf
  Source:                 b_q0[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/b_load_reg_477_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  b_q0[5] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/U0/b_q0[5]
    SLICE_X7Y40          FDRE                                         r  bd_0_i/hls_inst/U0/b_load_reg_477_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X7Y40          FDRE                                         r  bd_0_i/hls_inst/U0/b_load_reg_477_reg[5]/C





