---
authors:
  - TFC
tags:
  - HDLBits
  - Verilog
time: 2025-08-03
---

# m2014 q4j
- 来源：[Exams/m2014 q4j - HDLBits](https://hdlbits.01xz.net/wiki/Exams/m2014_q4j)

### Problem Statement
Implement the following circuit:

[![](https://hdlbits.01xz.net/mw/images/d/d2/Exams_m2014q4j.png)](https://hdlbits.01xz.net/wiki/File:Exams_m2014q4j.png)

("FA" is a full adder)

### Official Solution

```Verilog
module top_module (
	input [3:0] x,
	input [3:0] y,
	output [4:0] sum
);

	// This circuit is a 4-bit ripple-carry adder with carry-out.
	assign sum = x+y;	// Verilog addition automatically produces the carry-out bit.

	// Verilog quirk: Even though the value of (x+y) includes the carry-out, (x+y) is still considered to be a 4-bit number (The max width of the two operands).
	// This is correct:
	// assign sum = (x+y);
	// But this is incorrect:
	// assign sum = {x+y};	// Concatenation operator: This discards the carry-out
endmodule
```

### My Solution

```Verilog
module top_module (
    input [3:0] x,
    input [3:0] y, 
    output [4:0] sum);

    always@(*)begin
        reg [3:0] cout;
        for(int i = 0; i < 4; i++)begin
            if(i == 0)
            {cout[i], sum[i]} = x[i] + y[i];
            else
            {cout[i], sum[i]} = x[i] + y[i] + cout[i-1];
        end
        sum[4] = cout[3];
    end
    
endmodule
```

### Note
- 看来官方解答，发现我的方法有点过于复杂了。