-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Loop_loop_height_pro_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    img_1_data_stream_0_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    img_1_data_stream_0_V_empty_n : IN STD_LOGIC;
    img_1_data_stream_0_V_read : OUT STD_LOGIC;
    Background_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    Background_data_stream_0_V_full_n : IN STD_LOGIC;
    Background_data_stream_0_V_write : OUT STD_LOGIC );
end;


architecture behav of Loop_loop_height_pro_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv9_113 : STD_LOGIC_VECTOR (8 downto 0) := "100010011";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv9_10E : STD_LOGIC_VECTOR (8 downto 0) := "100001110";
    constant ap_const_lv9_4 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_const_lv9_2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_const_lv9_3 : STD_LOGIC_VECTOR (8 downto 0) := "000000011";
    constant ap_const_lv9_1FE : STD_LOGIC_VECTOR (8 downto 0) := "111111110";
    constant ap_const_lv9_10D : STD_LOGIC_VECTOR (8 downto 0) := "100001101";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv9_1FD : STD_LOGIC_VECTOR (8 downto 0) := "111111101";
    constant ap_const_lv9_1FC : STD_LOGIC_VECTOR (8 downto 0) := "111111100";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv9_1E8 : STD_LOGIC_VECTOR (8 downto 0) := "111101000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv10_3FC : STD_LOGIC_VECTOR (9 downto 0) := "1111111100";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv10_1E0 : STD_LOGIC_VECTOR (9 downto 0) := "0111100000";
    constant ap_const_lv9_1DF : STD_LOGIC_VECTOR (8 downto 0) := "111011111";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal img_1_data_stream_0_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal and_ln118_reg_3779 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln899_1_reg_3659 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_reg_3650 : STD_LOGIC_VECTOR (0 downto 0);
    signal Background_data_stream_0_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter28 : STD_LOGIC := '0';
    signal and_ln512_reg_3855 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln512_reg_3855_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal t_V_5_reg_635 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln443_fu_646_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal i_V_fu_652_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal i_V_reg_3645 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln887_fu_658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln457_fu_664_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln457_reg_3654 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln899_1_fu_670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_2_fu_676_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_2_reg_3664 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_4_fu_682_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_4_reg_3668 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_6_fu_688_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_6_reg_3672 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_7_fu_694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_7_reg_3676 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_fu_700_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_3680 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln899_fu_706_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln899_reg_3684 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln493_fu_734_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln493_reg_3696 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln493_1_fu_760_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln493_1_reg_3701 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln493_2_fu_786_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln493_2_reg_3706 : STD_LOGIC_VECTOR (3 downto 0);
    signal and_ln507_fu_824_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln507_reg_3711 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln507_1_fu_836_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln507_1_reg_3716 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln507_2_fu_848_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln507_2_reg_3725 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln507_3_fu_860_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln507_3_reg_3730 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln507_4_fu_872_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln507_4_reg_3735 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln507_5_fu_884_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln507_5_reg_3740 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln507_6_fu_896_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln507_6_reg_3745 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln507_7_fu_908_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln507_7_reg_3750 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln507_8_fu_920_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln507_8_reg_3755 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln507_9_fu_932_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln507_9_reg_3760 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln507_10_fu_944_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln507_10_reg_3765 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_fu_954_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_reg_3770 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state3_pp0_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op267_read_state4 : BOOLEAN;
    signal ap_predicate_op290_read_state4 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter17 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter18 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter19 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter20 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter21 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter22 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter23 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter24 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter25 : BOOLEAN;
    signal ap_block_state29_pp0_stage0_iter26 : BOOLEAN;
    signal ap_block_state30_pp0_stage0_iter27 : BOOLEAN;
    signal ap_block_state31_pp0_stage0_iter28 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln444_reg_3770_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_reg_3770_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_reg_3770_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_reg_3770_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_reg_3770_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_reg_3770_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_reg_3770_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_reg_3770_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_reg_3770_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_reg_3770_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_reg_3770_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_reg_3770_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_reg_3770_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_reg_3770_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_reg_3770_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_reg_3770_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_reg_3770_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_reg_3770_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_reg_3770_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_reg_3770_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_reg_3770_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_reg_3770_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_reg_3770_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_reg_3770_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_reg_3770_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal j_V_fu_960_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal and_ln118_fu_1014_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln458_fu_1057_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln458_reg_3783 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln457_fu_1061_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln457_reg_3788 : STD_LOGIC_VECTOR (0 downto 0);
    signal k_buf_0_val_9_addr_reg_3801 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_10_add_reg_3807 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_11_add_reg_3813 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_12_add_reg_3819 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_13_add_reg_3825 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_14_add_reg_3831 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_15_add_reg_3837 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_16_add_reg_3843 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_17_add_reg_3849 : STD_LOGIC_VECTOR (8 downto 0);
    signal and_ln512_fu_1066_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln512_reg_3855_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln512_reg_3855_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln512_reg_3855_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln512_reg_3855_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln512_reg_3855_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln512_reg_3855_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln512_reg_3855_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln512_reg_3855_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln512_reg_3855_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln512_reg_3855_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln512_reg_3855_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln512_reg_3855_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln512_reg_3855_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln512_reg_3855_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln512_reg_3855_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln512_reg_3855_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln512_reg_3855_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln512_reg_3855_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln512_reg_3855_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln512_reg_3855_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln512_reg_3855_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln512_reg_3855_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln512_reg_3855_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln512_reg_3855_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln512_reg_3855_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln512_reg_3855_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal src_kernel_win_0_va_131_fu_1127_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_131_reg_3859 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_131_reg_3859_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_131_reg_3859_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_131_reg_3859_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_131_reg_3859_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_131_reg_3859_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_131_reg_3859_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_131_reg_3859_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_131_reg_3859_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_131_reg_3859_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_131_reg_3859_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_131_reg_3859_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_131_reg_3859_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_131_reg_3859_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_131_reg_3859_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_131_reg_3859_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_131_reg_3859_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_131_reg_3859_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_131_reg_3859_pp0_iter19_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_131_reg_3859_pp0_iter20_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_131_reg_3859_pp0_iter21_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_131_reg_3859_pp0_iter22_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_131_reg_3859_pp0_iter23_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_131_reg_3859_pp0_iter24_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_131_reg_3859_pp0_iter25_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_123_fu_1450_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_123_reg_3864 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_123_reg_3864_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_123_reg_3864_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_123_reg_3864_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_123_reg_3864_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_123_reg_3864_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_123_reg_3864_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_123_reg_3864_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_123_reg_3864_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_123_reg_3864_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_123_reg_3864_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_123_reg_3864_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_123_reg_3864_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_123_reg_3864_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_123_reg_3864_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_123_reg_3864_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_123_reg_3864_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_123_reg_3864_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_123_reg_3864_pp0_iter19_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_123_reg_3864_pp0_iter20_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_123_reg_3864_pp0_iter21_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_123_reg_3864_pp0_iter22_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_124_fu_1480_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_124_reg_3869 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_124_reg_3869_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_124_reg_3869_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_124_reg_3869_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_124_reg_3869_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_124_reg_3869_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_124_reg_3869_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_124_reg_3869_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_124_reg_3869_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_124_reg_3869_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_124_reg_3869_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_124_reg_3869_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_124_reg_3869_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_124_reg_3869_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_124_reg_3869_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_124_reg_3869_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_124_reg_3869_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_124_reg_3869_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_124_reg_3869_pp0_iter19_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_124_reg_3869_pp0_iter20_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_124_reg_3869_pp0_iter21_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_124_reg_3869_pp0_iter22_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_125_fu_1510_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_125_reg_3876 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_125_reg_3876_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_125_reg_3876_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_125_reg_3876_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_125_reg_3876_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_125_reg_3876_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_125_reg_3876_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_125_reg_3876_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_125_reg_3876_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_125_reg_3876_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_125_reg_3876_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_125_reg_3876_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_125_reg_3876_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_125_reg_3876_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_125_reg_3876_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_125_reg_3876_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_125_reg_3876_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_125_reg_3876_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_126_fu_1538_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_126_reg_3883 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_126_reg_3883_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_126_reg_3883_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_126_reg_3883_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_126_reg_3883_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_126_reg_3883_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_126_reg_3883_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_126_reg_3883_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_126_reg_3883_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_126_reg_3883_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_126_reg_3883_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_126_reg_3883_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_126_reg_3883_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_126_reg_3883_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_126_reg_3883_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_127_fu_1566_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_127_reg_3890 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_127_reg_3890_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_127_reg_3890_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_127_reg_3890_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_127_reg_3890_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_127_reg_3890_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_127_reg_3890_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_127_reg_3890_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_127_reg_3890_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_127_reg_3890_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_127_reg_3890_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_128_fu_1594_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_128_reg_3897 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_128_reg_3897_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_128_reg_3897_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_128_reg_3897_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_128_reg_3897_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_128_reg_3897_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_128_reg_3897_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_129_fu_1622_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_129_reg_3904 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_191_reg_3909 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_192_reg_3915 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_1_fu_1692_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_1_reg_3920 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_2_fu_1700_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln188_2_reg_3925 : STD_LOGIC_VECTOR (0 downto 0);
    signal src_kernel_win_0_va_184_reg_3930 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_184_reg_3930_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_184_reg_3930_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_185_reg_3936 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_185_reg_3936_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_186_reg_3942 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_186_reg_3942_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_187_reg_3948 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_187_reg_3948_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_188_reg_3954 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_189_reg_3960 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_4_fu_1795_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_4_reg_3966 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_6_fu_1870_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_6_reg_3972 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_7_fu_1877_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln188_7_reg_3977 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_9_fu_1904_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_9_reg_3982 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_176_reg_3988 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_176_reg_3988_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_176_reg_3988_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_177_reg_3994 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_177_reg_3994_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_177_reg_3994_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_178_reg_4000 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_178_reg_4000_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_179_reg_4006 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_179_reg_4006_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_180_reg_4012 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_181_reg_4018 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_182_reg_4024 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_11_fu_1951_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_11_reg_4029 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_12_fu_1959_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln188_12_reg_4034 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_14_fu_2047_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_14_reg_4039 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_16_fu_2069_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_16_reg_4045 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_17_fu_2076_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln188_17_reg_4050 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_19_fu_2103_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_19_reg_4055 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_168_reg_4061 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_168_reg_4061_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_168_reg_4061_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_169_reg_4067 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_169_reg_4067_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_170_reg_4073 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_170_reg_4073_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_171_reg_4079 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_172_reg_4085 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_173_reg_4091 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_21_fu_2152_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_21_reg_4096 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_22_fu_2160_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln188_22_reg_4101 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_24_fu_2248_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_24_reg_4106 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_26_fu_2270_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_26_reg_4112 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_27_fu_2277_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln188_27_reg_4117 : STD_LOGIC_VECTOR (0 downto 0);
    signal src_kernel_win_0_va_160_reg_4122 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_160_reg_4122_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_160_reg_4122_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_161_reg_4128 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_161_reg_4128_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_161_reg_4128_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_162_reg_4134 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_162_reg_4134_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_163_reg_4140 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_163_reg_4140_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_164_reg_4146 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_164_reg_4146_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_165_reg_4152 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_166_reg_4158 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_29_fu_2329_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_29_reg_4164 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_31_fu_2412_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_31_reg_4170 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_32_fu_2419_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln188_32_reg_4175 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_34_fu_2446_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_34_reg_4180 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_36_fu_2468_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_36_reg_4186 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_37_fu_2475_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln188_37_reg_4191 : STD_LOGIC_VECTOR (0 downto 0);
    signal src_kernel_win_0_va_152_reg_4196 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_152_reg_4196_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_152_reg_4196_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_153_reg_4202 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_153_reg_4202_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_154_reg_4208 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_154_reg_4208_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_155_reg_4214 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_155_reg_4214_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_156_reg_4220 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_157_reg_4226 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_39_fu_2529_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_39_reg_4232 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_41_fu_2612_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_41_reg_4238 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_42_fu_2619_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln188_42_reg_4243 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_44_fu_2646_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_44_reg_4248 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_46_fu_2668_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_46_reg_4254 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_144_reg_4260 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_144_reg_4260_pp0_iter21_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_144_reg_4260_pp0_iter22_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_145_reg_4266 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_145_reg_4266_pp0_iter21_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_146_reg_4272 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_146_reg_4272_pp0_iter21_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_147_reg_4278 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_148_reg_4284 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_149_reg_4290 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_48_fu_2717_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_48_reg_4295 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_49_fu_2725_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln188_49_reg_4300 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_51_fu_2813_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_51_reg_4305 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_53_fu_2835_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_53_reg_4311 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_54_fu_2842_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln188_54_reg_4316 : STD_LOGIC_VECTOR (0 downto 0);
    signal src_kernel_win_0_va_137_reg_4321 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_137_reg_4321_pp0_iter24_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_137_reg_4321_pp0_iter25_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_138_reg_4327 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_138_reg_4327_pp0_iter24_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_139_reg_4333 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_139_reg_4333_pp0_iter24_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_140_reg_4339 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_140_reg_4339_pp0_iter24_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_141_reg_4345 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_142_reg_4351 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_56_fu_2891_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_56_reg_4357 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_58_fu_2966_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_58_reg_4363 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_59_fu_2973_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln188_59_reg_4368 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_61_fu_3000_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_61_reg_4373 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_132_reg_4379 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_132_reg_4379_pp0_iter27_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_133_reg_4385 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_134_reg_4391 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_135_reg_4397 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_63_fu_3038_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_63_reg_4402 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_64_fu_3046_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln188_64_reg_4407 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_66_fu_3118_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln188_66_reg_4412 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state3 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter24 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter25 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter26 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter27 : STD_LOGIC := '0';
    signal k_buf_0_val_16_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_16_ce0 : STD_LOGIC;
    signal k_buf_0_val_16_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal k_buf_0_val_16_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_16_ce1 : STD_LOGIC;
    signal k_buf_0_val_16_we1 : STD_LOGIC;
    signal k_buf_0_val_16_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal k_buf_0_val_15_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_15_ce0 : STD_LOGIC;
    signal k_buf_0_val_15_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal k_buf_0_val_15_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_15_ce1 : STD_LOGIC;
    signal k_buf_0_val_15_we1 : STD_LOGIC;
    signal k_buf_0_val_15_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal k_buf_0_val_14_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_14_ce0 : STD_LOGIC;
    signal k_buf_0_val_14_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal k_buf_0_val_14_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_14_ce1 : STD_LOGIC;
    signal k_buf_0_val_14_we1 : STD_LOGIC;
    signal k_buf_0_val_14_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal k_buf_0_val_13_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_13_ce0 : STD_LOGIC;
    signal k_buf_0_val_13_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal k_buf_0_val_13_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_13_ce1 : STD_LOGIC;
    signal k_buf_0_val_13_we1 : STD_LOGIC;
    signal k_buf_0_val_13_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal k_buf_0_val_12_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_12_ce0 : STD_LOGIC;
    signal k_buf_0_val_12_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal k_buf_0_val_12_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_12_ce1 : STD_LOGIC;
    signal k_buf_0_val_12_we1 : STD_LOGIC;
    signal k_buf_0_val_12_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal k_buf_0_val_11_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_11_ce0 : STD_LOGIC;
    signal k_buf_0_val_11_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal k_buf_0_val_11_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_11_ce1 : STD_LOGIC;
    signal k_buf_0_val_11_we1 : STD_LOGIC;
    signal k_buf_0_val_11_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal k_buf_0_val_10_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_10_ce0 : STD_LOGIC;
    signal k_buf_0_val_10_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal k_buf_0_val_10_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_10_ce1 : STD_LOGIC;
    signal k_buf_0_val_10_we1 : STD_LOGIC;
    signal k_buf_0_val_10_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal k_buf_0_val_9_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_9_ce0 : STD_LOGIC;
    signal k_buf_0_val_9_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal k_buf_0_val_9_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_9_ce1 : STD_LOGIC;
    signal k_buf_0_val_9_we1 : STD_LOGIC;
    signal k_buf_0_val_17_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_17_ce0 : STD_LOGIC;
    signal k_buf_0_val_17_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal k_buf_0_val_17_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_0_val_17_ce1 : STD_LOGIC;
    signal k_buf_0_val_17_we1 : STD_LOGIC;
    signal k_buf_0_val_17_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal t_V_3_reg_624 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal empty_585_fu_1044_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal src_kernel_win_0_va_fu_114 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_1_fu_118 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_2_fu_122 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_3_fu_126 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_4_fu_130 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_5_fu_134 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_6_fu_138 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_7_fu_142 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_8_fu_146 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_9_fu_150 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_10_fu_154 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_11_fu_158 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_12_fu_162 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_13_fu_166 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_14_fu_170 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_15_fu_174 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_16_fu_178 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_17_fu_182 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_18_fu_186 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_19_fu_190 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_20_fu_194 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_21_fu_198 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_22_fu_202 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_23_fu_206 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_24_fu_210 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_25_fu_214 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_26_fu_218 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_27_fu_222 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_28_fu_226 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_29_fu_230 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_30_fu_234 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_31_fu_238 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_32_fu_242 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_33_fu_246 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_34_fu_250 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_35_fu_254 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_36_fu_258 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_37_fu_262 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_38_fu_266 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_39_fu_270 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_40_fu_274 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_41_fu_278 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_42_fu_282 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_43_fu_286 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_44_fu_290 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_45_fu_294 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_46_fu_298 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_47_fu_302 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_48_fu_306 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_49_fu_310 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_50_fu_314 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_51_fu_318 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_52_fu_322 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_53_fu_326 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_54_fu_330 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_55_fu_334 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_56_fu_338 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_57_fu_342 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_58_fu_346 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_59_fu_350 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_60_fu_354 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_130_fu_1650_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_61_fu_358 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_62_fu_362 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_63_fu_366 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_64_fu_370 : STD_LOGIC_VECTOR (15 downto 0);
    signal src_kernel_win_0_va_65_fu_374 : STD_LOGIC_VECTOR (15 downto 0);
    signal right_border_buf_0_s_fu_378 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_buf_0_val_8_0_fu_1375_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal right_border_buf_0_1_fu_382 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_buf_0_val_7_0_fu_1344_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal right_border_buf_0_2_fu_386 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_buf_0_val_6_0_fu_1313_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal right_border_buf_0_3_fu_390 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_buf_0_val_5_0_fu_1282_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal right_border_buf_0_4_fu_394 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_buf_0_val_4_0_fu_1251_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal right_border_buf_0_5_fu_398 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_buf_0_val_3_0_fu_1220_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal right_border_buf_0_6_fu_402 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_buf_0_val_2_0_fu_1189_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal right_border_buf_0_7_fu_406 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_buf_0_val_1_0_fu_1158_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal right_border_buf_0_8_fu_410 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal add_ln506_1_fu_716_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln506_fu_712_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln118_fu_722_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln493_fu_728_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln506_fu_742_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln118_1_fu_748_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln493_fu_754_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln506_2_fu_768_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln118_2_fu_774_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln493_1_fu_780_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln507_fu_818_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln507_1_fu_830_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln507_2_fu_842_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln493_2_fu_794_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln507_3_fu_854_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln507_4_fu_866_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln493_3_fu_800_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln507_5_fu_878_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln507_6_fu_890_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln493_4_fu_806_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln507_7_fu_902_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln507_8_fu_914_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln493_5_fu_812_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln507_9_fu_926_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln507_10_fu_938_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_966_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln444_fu_950_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ImagLoc_x_fu_982_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_67_fu_994_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln118_3_fu_1008_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln118_fu_1002_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_68_fu_1020_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln451_1_fu_988_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln121_fu_1028_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal x_fu_1036_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln891_fu_976_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln493_1_fu_1098_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_6_fu_1103_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_7_fu_1134_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_8_fu_1165_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9_fu_1196_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_fu_1227_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_fu_1258_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_12_fu_1289_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_13_fu_1320_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_14_fu_1351_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_15_fu_1427_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_fu_1457_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_17_fu_1487_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln507_fu_1517_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln507_1_fu_1524_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln899_fu_1531_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln507_3_fu_1545_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln507_4_fu_1552_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln899_4_fu_1559_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln507_6_fu_1573_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln507_7_fu_1580_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln899_5_fu_1587_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln507_9_fu_1601_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln507_10_fu_1608_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln899_6_fu_1615_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln507_12_fu_1629_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln507_13_fu_1636_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln899_7_fu_1643_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_fu_1672_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_fu_1678_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_1_fu_1686_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_2_fu_1772_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_3_fu_1777_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_3_fu_1782_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_4_fu_1789_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln188_5_fu_1855_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_5_fu_1859_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_6_fu_1865_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_7_fu_1882_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_8_fu_1887_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_8_fu_1892_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_9_fu_1899_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln188_10_fu_1935_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_10_fu_1939_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_11_fu_1945_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_12_fu_2025_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_13_fu_2030_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_13_fu_2035_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_14_fu_2042_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln188_15_fu_2054_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_15_fu_2058_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_16_fu_2064_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_17_fu_2081_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_18_fu_2086_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_18_fu_2091_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_19_fu_2098_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln188_20_fu_2134_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_20_fu_2139_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_21_fu_2146_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_22_fu_2226_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_23_fu_2231_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_23_fu_2236_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_24_fu_2243_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln188_25_fu_2255_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_25_fu_2259_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_26_fu_2265_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_27_fu_2306_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_28_fu_2311_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_28_fu_2316_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_29_fu_2323_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln188_30_fu_2397_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_30_fu_2401_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_31_fu_2407_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_32_fu_2424_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_33_fu_2429_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_33_fu_2434_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_34_fu_2441_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln188_35_fu_2453_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_35_fu_2457_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_36_fu_2463_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_37_fu_2504_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_38_fu_2509_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_38_fu_2515_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_39_fu_2523_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln188_40_fu_2597_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_40_fu_2601_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_41_fu_2607_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_42_fu_2624_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_43_fu_2629_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_43_fu_2634_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_44_fu_2641_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln188_45_fu_2653_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_45_fu_2657_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_46_fu_2663_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln188_47_fu_2699_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_47_fu_2704_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_48_fu_2711_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_49_fu_2791_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_50_fu_2796_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_50_fu_2801_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_51_fu_2808_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln188_52_fu_2820_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_52_fu_2824_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_53_fu_2830_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_54_fu_2868_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_55_fu_2873_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_55_fu_2878_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_56_fu_2885_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln188_57_fu_2951_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_57_fu_2955_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_58_fu_2961_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_59_fu_2978_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_60_fu_2983_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_60_fu_2988_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_61_fu_2995_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln188_62_fu_3022_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_62_fu_3026_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_63_fu_3032_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_64_fu_3096_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_65_fu_3101_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln188_65_fu_3106_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln188_66_fu_3113_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln188_67_fu_3125_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0 : BOOLEAN;
    signal ap_enable_operation_198 : BOOLEAN;
    signal ap_enable_state3_pp0_iter0_stage0 : BOOLEAN;
    signal ap_enable_operation_239 : BOOLEAN;
    signal ap_enable_state4_pp0_iter1_stage0 : BOOLEAN;
    signal ap_predicate_op280_store_state4 : BOOLEAN;
    signal ap_enable_operation_280 : BOOLEAN;
    signal ap_predicate_op291_store_state4 : BOOLEAN;
    signal ap_enable_operation_291 : BOOLEAN;
    signal ap_enable_operation_200 : BOOLEAN;
    signal ap_enable_operation_243 : BOOLEAN;
    signal ap_predicate_op278_store_state4 : BOOLEAN;
    signal ap_enable_operation_278 : BOOLEAN;
    signal ap_predicate_op289_store_state4 : BOOLEAN;
    signal ap_enable_operation_289 : BOOLEAN;
    signal ap_enable_operation_202 : BOOLEAN;
    signal ap_enable_operation_246 : BOOLEAN;
    signal ap_predicate_op276_store_state4 : BOOLEAN;
    signal ap_enable_operation_276 : BOOLEAN;
    signal ap_predicate_op288_store_state4 : BOOLEAN;
    signal ap_enable_operation_288 : BOOLEAN;
    signal ap_enable_operation_204 : BOOLEAN;
    signal ap_enable_operation_249 : BOOLEAN;
    signal ap_predicate_op274_store_state4 : BOOLEAN;
    signal ap_enable_operation_274 : BOOLEAN;
    signal ap_predicate_op287_store_state4 : BOOLEAN;
    signal ap_enable_operation_287 : BOOLEAN;
    signal ap_enable_operation_206 : BOOLEAN;
    signal ap_enable_operation_252 : BOOLEAN;
    signal ap_predicate_op272_store_state4 : BOOLEAN;
    signal ap_enable_operation_272 : BOOLEAN;
    signal ap_predicate_op286_store_state4 : BOOLEAN;
    signal ap_enable_operation_286 : BOOLEAN;
    signal ap_enable_operation_208 : BOOLEAN;
    signal ap_enable_operation_255 : BOOLEAN;
    signal ap_predicate_op271_store_state4 : BOOLEAN;
    signal ap_enable_operation_271 : BOOLEAN;
    signal ap_predicate_op285_store_state4 : BOOLEAN;
    signal ap_enable_operation_285 : BOOLEAN;
    signal ap_enable_operation_210 : BOOLEAN;
    signal ap_enable_operation_258 : BOOLEAN;
    signal ap_predicate_op270_store_state4 : BOOLEAN;
    signal ap_enable_operation_270 : BOOLEAN;
    signal ap_predicate_op284_store_state4 : BOOLEAN;
    signal ap_enable_operation_284 : BOOLEAN;
    signal ap_enable_operation_212 : BOOLEAN;
    signal ap_enable_operation_261 : BOOLEAN;
    signal ap_predicate_op269_store_state4 : BOOLEAN;
    signal ap_enable_operation_269 : BOOLEAN;
    signal ap_predicate_op283_store_state4 : BOOLEAN;
    signal ap_enable_operation_283 : BOOLEAN;
    signal ap_enable_operation_214 : BOOLEAN;
    signal ap_enable_operation_264 : BOOLEAN;
    signal ap_predicate_op268_store_state4 : BOOLEAN;
    signal ap_enable_operation_268 : BOOLEAN;
    signal ap_predicate_op282_store_state4 : BOOLEAN;
    signal ap_enable_operation_282 : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_2705 : BOOLEAN;

    component net_holes_detectic7D IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        din4 : IN STD_LOGIC_VECTOR (15 downto 0);
        din5 : IN STD_LOGIC_VECTOR (15 downto 0);
        din6 : IN STD_LOGIC_VECTOR (15 downto 0);
        din7 : IN STD_LOGIC_VECTOR (15 downto 0);
        din8 : IN STD_LOGIC_VECTOR (15 downto 0);
        din9 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Loop_loop_height_cYC IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    k_buf_0_val_16_U : component Loop_loop_height_cYC
    generic map (
        DataWidth => 16,
        AddressRange => 480,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_16_address0,
        ce0 => k_buf_0_val_16_ce0,
        q0 => k_buf_0_val_16_q0,
        address1 => k_buf_0_val_16_address1,
        ce1 => k_buf_0_val_16_ce1,
        we1 => k_buf_0_val_16_we1,
        d1 => k_buf_0_val_16_d1);

    k_buf_0_val_15_U : component Loop_loop_height_cYC
    generic map (
        DataWidth => 16,
        AddressRange => 480,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_15_address0,
        ce0 => k_buf_0_val_15_ce0,
        q0 => k_buf_0_val_15_q0,
        address1 => k_buf_0_val_15_address1,
        ce1 => k_buf_0_val_15_ce1,
        we1 => k_buf_0_val_15_we1,
        d1 => k_buf_0_val_15_d1);

    k_buf_0_val_14_U : component Loop_loop_height_cYC
    generic map (
        DataWidth => 16,
        AddressRange => 480,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_14_address0,
        ce0 => k_buf_0_val_14_ce0,
        q0 => k_buf_0_val_14_q0,
        address1 => k_buf_0_val_14_address1,
        ce1 => k_buf_0_val_14_ce1,
        we1 => k_buf_0_val_14_we1,
        d1 => k_buf_0_val_14_d1);

    k_buf_0_val_13_U : component Loop_loop_height_cYC
    generic map (
        DataWidth => 16,
        AddressRange => 480,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_13_address0,
        ce0 => k_buf_0_val_13_ce0,
        q0 => k_buf_0_val_13_q0,
        address1 => k_buf_0_val_13_address1,
        ce1 => k_buf_0_val_13_ce1,
        we1 => k_buf_0_val_13_we1,
        d1 => k_buf_0_val_13_d1);

    k_buf_0_val_12_U : component Loop_loop_height_cYC
    generic map (
        DataWidth => 16,
        AddressRange => 480,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_12_address0,
        ce0 => k_buf_0_val_12_ce0,
        q0 => k_buf_0_val_12_q0,
        address1 => k_buf_0_val_12_address1,
        ce1 => k_buf_0_val_12_ce1,
        we1 => k_buf_0_val_12_we1,
        d1 => k_buf_0_val_12_d1);

    k_buf_0_val_11_U : component Loop_loop_height_cYC
    generic map (
        DataWidth => 16,
        AddressRange => 480,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_11_address0,
        ce0 => k_buf_0_val_11_ce0,
        q0 => k_buf_0_val_11_q0,
        address1 => k_buf_0_val_11_address1,
        ce1 => k_buf_0_val_11_ce1,
        we1 => k_buf_0_val_11_we1,
        d1 => k_buf_0_val_11_d1);

    k_buf_0_val_10_U : component Loop_loop_height_cYC
    generic map (
        DataWidth => 16,
        AddressRange => 480,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_10_address0,
        ce0 => k_buf_0_val_10_ce0,
        q0 => k_buf_0_val_10_q0,
        address1 => k_buf_0_val_10_address1,
        ce1 => k_buf_0_val_10_ce1,
        we1 => k_buf_0_val_10_we1,
        d1 => k_buf_0_val_10_d1);

    k_buf_0_val_9_U : component Loop_loop_height_cYC
    generic map (
        DataWidth => 16,
        AddressRange => 480,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_9_address0,
        ce0 => k_buf_0_val_9_ce0,
        q0 => k_buf_0_val_9_q0,
        address1 => k_buf_0_val_9_address1,
        ce1 => k_buf_0_val_9_ce1,
        we1 => k_buf_0_val_9_we1,
        d1 => img_1_data_stream_0_V_dout);

    k_buf_0_val_17_U : component Loop_loop_height_cYC
    generic map (
        DataWidth => 16,
        AddressRange => 480,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_17_address0,
        ce0 => k_buf_0_val_17_ce0,
        q0 => k_buf_0_val_17_q0,
        address1 => k_buf_0_val_17_address1,
        ce1 => k_buf_0_val_17_ce1,
        we1 => k_buf_0_val_17_we1,
        d1 => k_buf_0_val_17_d1);

    net_holes_detectic7D_U113 : component net_holes_detectic7D
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => right_border_buf_0_8_fu_410,
        din1 => ap_const_lv16_0,
        din2 => ap_const_lv16_0,
        din3 => ap_const_lv16_0,
        din4 => ap_const_lv16_0,
        din5 => ap_const_lv16_0,
        din6 => ap_const_lv16_0,
        din7 => ap_const_lv16_0,
        din8 => ap_const_lv16_0,
        din9 => xor_ln493_1_fu_1098_p2,
        dout => tmp_6_fu_1103_p11);

    net_holes_detectic7D_U114 : component net_holes_detectic7D
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => right_border_buf_0_7_fu_406,
        din1 => ap_const_lv16_0,
        din2 => ap_const_lv16_0,
        din3 => ap_const_lv16_0,
        din4 => ap_const_lv16_0,
        din5 => ap_const_lv16_0,
        din6 => ap_const_lv16_0,
        din7 => ap_const_lv16_0,
        din8 => ap_const_lv16_0,
        din9 => xor_ln493_1_fu_1098_p2,
        dout => tmp_7_fu_1134_p11);

    net_holes_detectic7D_U115 : component net_holes_detectic7D
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => right_border_buf_0_6_fu_402,
        din1 => ap_const_lv16_0,
        din2 => ap_const_lv16_0,
        din3 => ap_const_lv16_0,
        din4 => ap_const_lv16_0,
        din5 => ap_const_lv16_0,
        din6 => ap_const_lv16_0,
        din7 => ap_const_lv16_0,
        din8 => ap_const_lv16_0,
        din9 => xor_ln493_1_fu_1098_p2,
        dout => tmp_8_fu_1165_p11);

    net_holes_detectic7D_U116 : component net_holes_detectic7D
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => right_border_buf_0_5_fu_398,
        din1 => ap_const_lv16_0,
        din2 => ap_const_lv16_0,
        din3 => ap_const_lv16_0,
        din4 => ap_const_lv16_0,
        din5 => ap_const_lv16_0,
        din6 => ap_const_lv16_0,
        din7 => ap_const_lv16_0,
        din8 => ap_const_lv16_0,
        din9 => xor_ln493_1_fu_1098_p2,
        dout => tmp_9_fu_1196_p11);

    net_holes_detectic7D_U117 : component net_holes_detectic7D
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => right_border_buf_0_4_fu_394,
        din1 => ap_const_lv16_0,
        din2 => ap_const_lv16_0,
        din3 => ap_const_lv16_0,
        din4 => ap_const_lv16_0,
        din5 => ap_const_lv16_0,
        din6 => ap_const_lv16_0,
        din7 => ap_const_lv16_0,
        din8 => ap_const_lv16_0,
        din9 => xor_ln493_1_fu_1098_p2,
        dout => tmp_10_fu_1227_p11);

    net_holes_detectic7D_U118 : component net_holes_detectic7D
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => right_border_buf_0_3_fu_390,
        din1 => ap_const_lv16_0,
        din2 => ap_const_lv16_0,
        din3 => ap_const_lv16_0,
        din4 => ap_const_lv16_0,
        din5 => ap_const_lv16_0,
        din6 => ap_const_lv16_0,
        din7 => ap_const_lv16_0,
        din8 => ap_const_lv16_0,
        din9 => xor_ln493_1_fu_1098_p2,
        dout => tmp_11_fu_1258_p11);

    net_holes_detectic7D_U119 : component net_holes_detectic7D
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => right_border_buf_0_2_fu_386,
        din1 => ap_const_lv16_0,
        din2 => ap_const_lv16_0,
        din3 => ap_const_lv16_0,
        din4 => ap_const_lv16_0,
        din5 => ap_const_lv16_0,
        din6 => ap_const_lv16_0,
        din7 => ap_const_lv16_0,
        din8 => ap_const_lv16_0,
        din9 => xor_ln493_1_fu_1098_p2,
        dout => tmp_12_fu_1289_p11);

    net_holes_detectic7D_U120 : component net_holes_detectic7D
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => right_border_buf_0_1_fu_382,
        din1 => ap_const_lv16_0,
        din2 => ap_const_lv16_0,
        din3 => ap_const_lv16_0,
        din4 => ap_const_lv16_0,
        din5 => ap_const_lv16_0,
        din6 => ap_const_lv16_0,
        din7 => ap_const_lv16_0,
        din8 => ap_const_lv16_0,
        din9 => xor_ln493_1_fu_1098_p2,
        dout => tmp_13_fu_1320_p11);

    net_holes_detectic7D_U121 : component net_holes_detectic7D
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => right_border_buf_0_s_fu_378,
        din1 => ap_const_lv16_0,
        din2 => ap_const_lv16_0,
        din3 => ap_const_lv16_0,
        din4 => ap_const_lv16_0,
        din5 => ap_const_lv16_0,
        din6 => ap_const_lv16_0,
        din7 => ap_const_lv16_0,
        din8 => ap_const_lv16_0,
        din9 => xor_ln493_1_fu_1098_p2,
        dout => tmp_14_fu_1351_p11);

    net_holes_detectic7D_U122 : component net_holes_detectic7D
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => src_kernel_win_0_va_131_fu_1127_p3,
        din1 => col_buf_0_val_1_0_fu_1158_p3,
        din2 => col_buf_0_val_2_0_fu_1189_p3,
        din3 => col_buf_0_val_3_0_fu_1220_p3,
        din4 => col_buf_0_val_4_0_fu_1251_p3,
        din5 => col_buf_0_val_5_0_fu_1282_p3,
        din6 => col_buf_0_val_6_0_fu_1313_p3,
        din7 => col_buf_0_val_7_0_fu_1344_p3,
        din8 => col_buf_0_val_8_0_fu_1375_p3,
        din9 => select_ln493_reg_3696,
        dout => tmp_15_fu_1427_p11);

    net_holes_detectic7D_U123 : component net_holes_detectic7D
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => src_kernel_win_0_va_131_fu_1127_p3,
        din1 => col_buf_0_val_1_0_fu_1158_p3,
        din2 => col_buf_0_val_2_0_fu_1189_p3,
        din3 => col_buf_0_val_3_0_fu_1220_p3,
        din4 => col_buf_0_val_4_0_fu_1251_p3,
        din5 => col_buf_0_val_5_0_fu_1282_p3,
        din6 => col_buf_0_val_6_0_fu_1313_p3,
        din7 => col_buf_0_val_7_0_fu_1344_p3,
        din8 => col_buf_0_val_8_0_fu_1375_p3,
        din9 => select_ln493_1_reg_3701,
        dout => tmp_16_fu_1457_p11);

    net_holes_detectic7D_U124 : component net_holes_detectic7D
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => src_kernel_win_0_va_131_fu_1127_p3,
        din1 => col_buf_0_val_1_0_fu_1158_p3,
        din2 => col_buf_0_val_2_0_fu_1189_p3,
        din3 => col_buf_0_val_3_0_fu_1220_p3,
        din4 => col_buf_0_val_4_0_fu_1251_p3,
        din5 => col_buf_0_val_5_0_fu_1282_p3,
        din6 => col_buf_0_val_6_0_fu_1313_p3,
        din7 => col_buf_0_val_7_0_fu_1344_p3,
        din8 => col_buf_0_val_8_0_fu_1375_p3,
        din9 => select_ln493_2_reg_3706,
        dout => tmp_17_fu_1487_p11);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((icmp_ln443_fu_646_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((icmp_ln443_fu_646_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state3)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state3);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter24 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter25 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter26 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter27 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter28 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
                elsif (((icmp_ln443_fu_646_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter28 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    t_V_3_reg_624_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
                t_V_3_reg_624 <= i_V_reg_3645;
            elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                t_V_3_reg_624 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;

    t_V_5_reg_635_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_fu_954_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                t_V_5_reg_635 <= j_V_fu_960_p2;
            elsif (((icmp_ln443_fu_646_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                t_V_5_reg_635 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_fu_954_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                and_ln118_reg_3779 <= and_ln118_fu_1014_p2;
                and_ln512_reg_3855 <= and_ln512_fu_1066_p2;
                k_buf_0_val_10_add_reg_3807 <= empty_585_fu_1044_p1(9 - 1 downto 0);
                k_buf_0_val_11_add_reg_3813 <= empty_585_fu_1044_p1(9 - 1 downto 0);
                k_buf_0_val_12_add_reg_3819 <= empty_585_fu_1044_p1(9 - 1 downto 0);
                k_buf_0_val_13_add_reg_3825 <= empty_585_fu_1044_p1(9 - 1 downto 0);
                k_buf_0_val_14_add_reg_3831 <= empty_585_fu_1044_p1(9 - 1 downto 0);
                k_buf_0_val_15_add_reg_3837 <= empty_585_fu_1044_p1(9 - 1 downto 0);
                k_buf_0_val_16_add_reg_3843 <= empty_585_fu_1044_p1(9 - 1 downto 0);
                k_buf_0_val_17_add_reg_3849 <= empty_585_fu_1044_p1(9 - 1 downto 0);
                k_buf_0_val_9_addr_reg_3801 <= empty_585_fu_1044_p1(9 - 1 downto 0);
                or_ln457_reg_3788 <= or_ln457_fu_1061_p2;
                trunc_ln458_reg_3783 <= trunc_ln458_fu_1057_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln443_fu_646_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                and_ln507_10_reg_3765 <= and_ln507_10_fu_944_p2;
                and_ln507_1_reg_3716 <= and_ln507_1_fu_836_p2;
                and_ln507_2_reg_3725 <= and_ln507_2_fu_848_p2;
                and_ln507_3_reg_3730 <= and_ln507_3_fu_860_p2;
                and_ln507_4_reg_3735 <= and_ln507_4_fu_872_p2;
                and_ln507_5_reg_3740 <= and_ln507_5_fu_884_p2;
                and_ln507_6_reg_3745 <= and_ln507_6_fu_896_p2;
                and_ln507_7_reg_3750 <= and_ln507_7_fu_908_p2;
                and_ln507_8_reg_3755 <= and_ln507_8_fu_920_p2;
                and_ln507_9_reg_3760 <= and_ln507_9_fu_932_p2;
                and_ln507_reg_3711 <= and_ln507_fu_824_p2;
                icmp_ln879_2_reg_3664 <= icmp_ln879_2_fu_676_p2;
                icmp_ln879_4_reg_3668 <= icmp_ln879_4_fu_682_p2;
                icmp_ln879_6_reg_3672 <= icmp_ln879_6_fu_688_p2;
                icmp_ln879_7_reg_3676 <= icmp_ln879_7_fu_694_p2;
                icmp_ln879_reg_3680 <= icmp_ln879_fu_700_p2;
                icmp_ln887_reg_3650 <= icmp_ln887_fu_658_p2;
                icmp_ln899_1_reg_3659 <= icmp_ln899_1_fu_670_p2;
                icmp_ln899_reg_3684 <= icmp_ln899_fu_706_p2;
                select_ln493_1_reg_3701 <= select_ln493_1_fu_760_p3;
                select_ln493_2_reg_3706 <= select_ln493_2_fu_786_p3;
                select_ln493_reg_3696 <= select_ln493_fu_734_p3;
                xor_ln457_reg_3654 <= xor_ln457_fu_664_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                and_ln512_reg_3855_pp0_iter10_reg <= and_ln512_reg_3855_pp0_iter9_reg;
                and_ln512_reg_3855_pp0_iter11_reg <= and_ln512_reg_3855_pp0_iter10_reg;
                and_ln512_reg_3855_pp0_iter12_reg <= and_ln512_reg_3855_pp0_iter11_reg;
                and_ln512_reg_3855_pp0_iter13_reg <= and_ln512_reg_3855_pp0_iter12_reg;
                and_ln512_reg_3855_pp0_iter14_reg <= and_ln512_reg_3855_pp0_iter13_reg;
                and_ln512_reg_3855_pp0_iter15_reg <= and_ln512_reg_3855_pp0_iter14_reg;
                and_ln512_reg_3855_pp0_iter16_reg <= and_ln512_reg_3855_pp0_iter15_reg;
                and_ln512_reg_3855_pp0_iter17_reg <= and_ln512_reg_3855_pp0_iter16_reg;
                and_ln512_reg_3855_pp0_iter18_reg <= and_ln512_reg_3855_pp0_iter17_reg;
                and_ln512_reg_3855_pp0_iter19_reg <= and_ln512_reg_3855_pp0_iter18_reg;
                and_ln512_reg_3855_pp0_iter20_reg <= and_ln512_reg_3855_pp0_iter19_reg;
                and_ln512_reg_3855_pp0_iter21_reg <= and_ln512_reg_3855_pp0_iter20_reg;
                and_ln512_reg_3855_pp0_iter22_reg <= and_ln512_reg_3855_pp0_iter21_reg;
                and_ln512_reg_3855_pp0_iter23_reg <= and_ln512_reg_3855_pp0_iter22_reg;
                and_ln512_reg_3855_pp0_iter24_reg <= and_ln512_reg_3855_pp0_iter23_reg;
                and_ln512_reg_3855_pp0_iter25_reg <= and_ln512_reg_3855_pp0_iter24_reg;
                and_ln512_reg_3855_pp0_iter26_reg <= and_ln512_reg_3855_pp0_iter25_reg;
                and_ln512_reg_3855_pp0_iter27_reg <= and_ln512_reg_3855_pp0_iter26_reg;
                and_ln512_reg_3855_pp0_iter2_reg <= and_ln512_reg_3855_pp0_iter1_reg;
                and_ln512_reg_3855_pp0_iter3_reg <= and_ln512_reg_3855_pp0_iter2_reg;
                and_ln512_reg_3855_pp0_iter4_reg <= and_ln512_reg_3855_pp0_iter3_reg;
                and_ln512_reg_3855_pp0_iter5_reg <= and_ln512_reg_3855_pp0_iter4_reg;
                and_ln512_reg_3855_pp0_iter6_reg <= and_ln512_reg_3855_pp0_iter5_reg;
                and_ln512_reg_3855_pp0_iter7_reg <= and_ln512_reg_3855_pp0_iter6_reg;
                and_ln512_reg_3855_pp0_iter8_reg <= and_ln512_reg_3855_pp0_iter7_reg;
                and_ln512_reg_3855_pp0_iter9_reg <= and_ln512_reg_3855_pp0_iter8_reg;
                icmp_ln444_reg_3770_pp0_iter10_reg <= icmp_ln444_reg_3770_pp0_iter9_reg;
                icmp_ln444_reg_3770_pp0_iter11_reg <= icmp_ln444_reg_3770_pp0_iter10_reg;
                icmp_ln444_reg_3770_pp0_iter12_reg <= icmp_ln444_reg_3770_pp0_iter11_reg;
                icmp_ln444_reg_3770_pp0_iter13_reg <= icmp_ln444_reg_3770_pp0_iter12_reg;
                icmp_ln444_reg_3770_pp0_iter14_reg <= icmp_ln444_reg_3770_pp0_iter13_reg;
                icmp_ln444_reg_3770_pp0_iter15_reg <= icmp_ln444_reg_3770_pp0_iter14_reg;
                icmp_ln444_reg_3770_pp0_iter16_reg <= icmp_ln444_reg_3770_pp0_iter15_reg;
                icmp_ln444_reg_3770_pp0_iter17_reg <= icmp_ln444_reg_3770_pp0_iter16_reg;
                icmp_ln444_reg_3770_pp0_iter18_reg <= icmp_ln444_reg_3770_pp0_iter17_reg;
                icmp_ln444_reg_3770_pp0_iter19_reg <= icmp_ln444_reg_3770_pp0_iter18_reg;
                icmp_ln444_reg_3770_pp0_iter20_reg <= icmp_ln444_reg_3770_pp0_iter19_reg;
                icmp_ln444_reg_3770_pp0_iter21_reg <= icmp_ln444_reg_3770_pp0_iter20_reg;
                icmp_ln444_reg_3770_pp0_iter22_reg <= icmp_ln444_reg_3770_pp0_iter21_reg;
                icmp_ln444_reg_3770_pp0_iter23_reg <= icmp_ln444_reg_3770_pp0_iter22_reg;
                icmp_ln444_reg_3770_pp0_iter24_reg <= icmp_ln444_reg_3770_pp0_iter23_reg;
                icmp_ln444_reg_3770_pp0_iter25_reg <= icmp_ln444_reg_3770_pp0_iter24_reg;
                icmp_ln444_reg_3770_pp0_iter2_reg <= icmp_ln444_reg_3770_pp0_iter1_reg;
                icmp_ln444_reg_3770_pp0_iter3_reg <= icmp_ln444_reg_3770_pp0_iter2_reg;
                icmp_ln444_reg_3770_pp0_iter4_reg <= icmp_ln444_reg_3770_pp0_iter3_reg;
                icmp_ln444_reg_3770_pp0_iter5_reg <= icmp_ln444_reg_3770_pp0_iter4_reg;
                icmp_ln444_reg_3770_pp0_iter6_reg <= icmp_ln444_reg_3770_pp0_iter5_reg;
                icmp_ln444_reg_3770_pp0_iter7_reg <= icmp_ln444_reg_3770_pp0_iter6_reg;
                icmp_ln444_reg_3770_pp0_iter8_reg <= icmp_ln444_reg_3770_pp0_iter7_reg;
                icmp_ln444_reg_3770_pp0_iter9_reg <= icmp_ln444_reg_3770_pp0_iter8_reg;
                src_kernel_win_0_va_123_reg_3864_pp0_iter10_reg <= src_kernel_win_0_va_123_reg_3864_pp0_iter9_reg;
                src_kernel_win_0_va_123_reg_3864_pp0_iter11_reg <= src_kernel_win_0_va_123_reg_3864_pp0_iter10_reg;
                src_kernel_win_0_va_123_reg_3864_pp0_iter12_reg <= src_kernel_win_0_va_123_reg_3864_pp0_iter11_reg;
                src_kernel_win_0_va_123_reg_3864_pp0_iter13_reg <= src_kernel_win_0_va_123_reg_3864_pp0_iter12_reg;
                src_kernel_win_0_va_123_reg_3864_pp0_iter14_reg <= src_kernel_win_0_va_123_reg_3864_pp0_iter13_reg;
                src_kernel_win_0_va_123_reg_3864_pp0_iter15_reg <= src_kernel_win_0_va_123_reg_3864_pp0_iter14_reg;
                src_kernel_win_0_va_123_reg_3864_pp0_iter16_reg <= src_kernel_win_0_va_123_reg_3864_pp0_iter15_reg;
                src_kernel_win_0_va_123_reg_3864_pp0_iter17_reg <= src_kernel_win_0_va_123_reg_3864_pp0_iter16_reg;
                src_kernel_win_0_va_123_reg_3864_pp0_iter18_reg <= src_kernel_win_0_va_123_reg_3864_pp0_iter17_reg;
                src_kernel_win_0_va_123_reg_3864_pp0_iter19_reg <= src_kernel_win_0_va_123_reg_3864_pp0_iter18_reg;
                src_kernel_win_0_va_123_reg_3864_pp0_iter20_reg <= src_kernel_win_0_va_123_reg_3864_pp0_iter19_reg;
                src_kernel_win_0_va_123_reg_3864_pp0_iter21_reg <= src_kernel_win_0_va_123_reg_3864_pp0_iter20_reg;
                src_kernel_win_0_va_123_reg_3864_pp0_iter22_reg <= src_kernel_win_0_va_123_reg_3864_pp0_iter21_reg;
                src_kernel_win_0_va_123_reg_3864_pp0_iter2_reg <= src_kernel_win_0_va_123_reg_3864;
                src_kernel_win_0_va_123_reg_3864_pp0_iter3_reg <= src_kernel_win_0_va_123_reg_3864_pp0_iter2_reg;
                src_kernel_win_0_va_123_reg_3864_pp0_iter4_reg <= src_kernel_win_0_va_123_reg_3864_pp0_iter3_reg;
                src_kernel_win_0_va_123_reg_3864_pp0_iter5_reg <= src_kernel_win_0_va_123_reg_3864_pp0_iter4_reg;
                src_kernel_win_0_va_123_reg_3864_pp0_iter6_reg <= src_kernel_win_0_va_123_reg_3864_pp0_iter5_reg;
                src_kernel_win_0_va_123_reg_3864_pp0_iter7_reg <= src_kernel_win_0_va_123_reg_3864_pp0_iter6_reg;
                src_kernel_win_0_va_123_reg_3864_pp0_iter8_reg <= src_kernel_win_0_va_123_reg_3864_pp0_iter7_reg;
                src_kernel_win_0_va_123_reg_3864_pp0_iter9_reg <= src_kernel_win_0_va_123_reg_3864_pp0_iter8_reg;
                src_kernel_win_0_va_124_reg_3869_pp0_iter10_reg <= src_kernel_win_0_va_124_reg_3869_pp0_iter9_reg;
                src_kernel_win_0_va_124_reg_3869_pp0_iter11_reg <= src_kernel_win_0_va_124_reg_3869_pp0_iter10_reg;
                src_kernel_win_0_va_124_reg_3869_pp0_iter12_reg <= src_kernel_win_0_va_124_reg_3869_pp0_iter11_reg;
                src_kernel_win_0_va_124_reg_3869_pp0_iter13_reg <= src_kernel_win_0_va_124_reg_3869_pp0_iter12_reg;
                src_kernel_win_0_va_124_reg_3869_pp0_iter14_reg <= src_kernel_win_0_va_124_reg_3869_pp0_iter13_reg;
                src_kernel_win_0_va_124_reg_3869_pp0_iter15_reg <= src_kernel_win_0_va_124_reg_3869_pp0_iter14_reg;
                src_kernel_win_0_va_124_reg_3869_pp0_iter16_reg <= src_kernel_win_0_va_124_reg_3869_pp0_iter15_reg;
                src_kernel_win_0_va_124_reg_3869_pp0_iter17_reg <= src_kernel_win_0_va_124_reg_3869_pp0_iter16_reg;
                src_kernel_win_0_va_124_reg_3869_pp0_iter18_reg <= src_kernel_win_0_va_124_reg_3869_pp0_iter17_reg;
                src_kernel_win_0_va_124_reg_3869_pp0_iter19_reg <= src_kernel_win_0_va_124_reg_3869_pp0_iter18_reg;
                src_kernel_win_0_va_124_reg_3869_pp0_iter20_reg <= src_kernel_win_0_va_124_reg_3869_pp0_iter19_reg;
                src_kernel_win_0_va_124_reg_3869_pp0_iter21_reg <= src_kernel_win_0_va_124_reg_3869_pp0_iter20_reg;
                src_kernel_win_0_va_124_reg_3869_pp0_iter22_reg <= src_kernel_win_0_va_124_reg_3869_pp0_iter21_reg;
                src_kernel_win_0_va_124_reg_3869_pp0_iter2_reg <= src_kernel_win_0_va_124_reg_3869;
                src_kernel_win_0_va_124_reg_3869_pp0_iter3_reg <= src_kernel_win_0_va_124_reg_3869_pp0_iter2_reg;
                src_kernel_win_0_va_124_reg_3869_pp0_iter4_reg <= src_kernel_win_0_va_124_reg_3869_pp0_iter3_reg;
                src_kernel_win_0_va_124_reg_3869_pp0_iter5_reg <= src_kernel_win_0_va_124_reg_3869_pp0_iter4_reg;
                src_kernel_win_0_va_124_reg_3869_pp0_iter6_reg <= src_kernel_win_0_va_124_reg_3869_pp0_iter5_reg;
                src_kernel_win_0_va_124_reg_3869_pp0_iter7_reg <= src_kernel_win_0_va_124_reg_3869_pp0_iter6_reg;
                src_kernel_win_0_va_124_reg_3869_pp0_iter8_reg <= src_kernel_win_0_va_124_reg_3869_pp0_iter7_reg;
                src_kernel_win_0_va_124_reg_3869_pp0_iter9_reg <= src_kernel_win_0_va_124_reg_3869_pp0_iter8_reg;
                src_kernel_win_0_va_125_reg_3876_pp0_iter10_reg <= src_kernel_win_0_va_125_reg_3876_pp0_iter9_reg;
                src_kernel_win_0_va_125_reg_3876_pp0_iter11_reg <= src_kernel_win_0_va_125_reg_3876_pp0_iter10_reg;
                src_kernel_win_0_va_125_reg_3876_pp0_iter12_reg <= src_kernel_win_0_va_125_reg_3876_pp0_iter11_reg;
                src_kernel_win_0_va_125_reg_3876_pp0_iter13_reg <= src_kernel_win_0_va_125_reg_3876_pp0_iter12_reg;
                src_kernel_win_0_va_125_reg_3876_pp0_iter14_reg <= src_kernel_win_0_va_125_reg_3876_pp0_iter13_reg;
                src_kernel_win_0_va_125_reg_3876_pp0_iter15_reg <= src_kernel_win_0_va_125_reg_3876_pp0_iter14_reg;
                src_kernel_win_0_va_125_reg_3876_pp0_iter16_reg <= src_kernel_win_0_va_125_reg_3876_pp0_iter15_reg;
                src_kernel_win_0_va_125_reg_3876_pp0_iter17_reg <= src_kernel_win_0_va_125_reg_3876_pp0_iter16_reg;
                src_kernel_win_0_va_125_reg_3876_pp0_iter18_reg <= src_kernel_win_0_va_125_reg_3876_pp0_iter17_reg;
                src_kernel_win_0_va_125_reg_3876_pp0_iter2_reg <= src_kernel_win_0_va_125_reg_3876;
                src_kernel_win_0_va_125_reg_3876_pp0_iter3_reg <= src_kernel_win_0_va_125_reg_3876_pp0_iter2_reg;
                src_kernel_win_0_va_125_reg_3876_pp0_iter4_reg <= src_kernel_win_0_va_125_reg_3876_pp0_iter3_reg;
                src_kernel_win_0_va_125_reg_3876_pp0_iter5_reg <= src_kernel_win_0_va_125_reg_3876_pp0_iter4_reg;
                src_kernel_win_0_va_125_reg_3876_pp0_iter6_reg <= src_kernel_win_0_va_125_reg_3876_pp0_iter5_reg;
                src_kernel_win_0_va_125_reg_3876_pp0_iter7_reg <= src_kernel_win_0_va_125_reg_3876_pp0_iter6_reg;
                src_kernel_win_0_va_125_reg_3876_pp0_iter8_reg <= src_kernel_win_0_va_125_reg_3876_pp0_iter7_reg;
                src_kernel_win_0_va_125_reg_3876_pp0_iter9_reg <= src_kernel_win_0_va_125_reg_3876_pp0_iter8_reg;
                src_kernel_win_0_va_126_reg_3883_pp0_iter10_reg <= src_kernel_win_0_va_126_reg_3883_pp0_iter9_reg;
                src_kernel_win_0_va_126_reg_3883_pp0_iter11_reg <= src_kernel_win_0_va_126_reg_3883_pp0_iter10_reg;
                src_kernel_win_0_va_126_reg_3883_pp0_iter12_reg <= src_kernel_win_0_va_126_reg_3883_pp0_iter11_reg;
                src_kernel_win_0_va_126_reg_3883_pp0_iter13_reg <= src_kernel_win_0_va_126_reg_3883_pp0_iter12_reg;
                src_kernel_win_0_va_126_reg_3883_pp0_iter14_reg <= src_kernel_win_0_va_126_reg_3883_pp0_iter13_reg;
                src_kernel_win_0_va_126_reg_3883_pp0_iter15_reg <= src_kernel_win_0_va_126_reg_3883_pp0_iter14_reg;
                src_kernel_win_0_va_126_reg_3883_pp0_iter2_reg <= src_kernel_win_0_va_126_reg_3883;
                src_kernel_win_0_va_126_reg_3883_pp0_iter3_reg <= src_kernel_win_0_va_126_reg_3883_pp0_iter2_reg;
                src_kernel_win_0_va_126_reg_3883_pp0_iter4_reg <= src_kernel_win_0_va_126_reg_3883_pp0_iter3_reg;
                src_kernel_win_0_va_126_reg_3883_pp0_iter5_reg <= src_kernel_win_0_va_126_reg_3883_pp0_iter4_reg;
                src_kernel_win_0_va_126_reg_3883_pp0_iter6_reg <= src_kernel_win_0_va_126_reg_3883_pp0_iter5_reg;
                src_kernel_win_0_va_126_reg_3883_pp0_iter7_reg <= src_kernel_win_0_va_126_reg_3883_pp0_iter6_reg;
                src_kernel_win_0_va_126_reg_3883_pp0_iter8_reg <= src_kernel_win_0_va_126_reg_3883_pp0_iter7_reg;
                src_kernel_win_0_va_126_reg_3883_pp0_iter9_reg <= src_kernel_win_0_va_126_reg_3883_pp0_iter8_reg;
                src_kernel_win_0_va_127_reg_3890_pp0_iter10_reg <= src_kernel_win_0_va_127_reg_3890_pp0_iter9_reg;
                src_kernel_win_0_va_127_reg_3890_pp0_iter11_reg <= src_kernel_win_0_va_127_reg_3890_pp0_iter10_reg;
                src_kernel_win_0_va_127_reg_3890_pp0_iter2_reg <= src_kernel_win_0_va_127_reg_3890;
                src_kernel_win_0_va_127_reg_3890_pp0_iter3_reg <= src_kernel_win_0_va_127_reg_3890_pp0_iter2_reg;
                src_kernel_win_0_va_127_reg_3890_pp0_iter4_reg <= src_kernel_win_0_va_127_reg_3890_pp0_iter3_reg;
                src_kernel_win_0_va_127_reg_3890_pp0_iter5_reg <= src_kernel_win_0_va_127_reg_3890_pp0_iter4_reg;
                src_kernel_win_0_va_127_reg_3890_pp0_iter6_reg <= src_kernel_win_0_va_127_reg_3890_pp0_iter5_reg;
                src_kernel_win_0_va_127_reg_3890_pp0_iter7_reg <= src_kernel_win_0_va_127_reg_3890_pp0_iter6_reg;
                src_kernel_win_0_va_127_reg_3890_pp0_iter8_reg <= src_kernel_win_0_va_127_reg_3890_pp0_iter7_reg;
                src_kernel_win_0_va_127_reg_3890_pp0_iter9_reg <= src_kernel_win_0_va_127_reg_3890_pp0_iter8_reg;
                src_kernel_win_0_va_128_reg_3897_pp0_iter2_reg <= src_kernel_win_0_va_128_reg_3897;
                src_kernel_win_0_va_128_reg_3897_pp0_iter3_reg <= src_kernel_win_0_va_128_reg_3897_pp0_iter2_reg;
                src_kernel_win_0_va_128_reg_3897_pp0_iter4_reg <= src_kernel_win_0_va_128_reg_3897_pp0_iter3_reg;
                src_kernel_win_0_va_128_reg_3897_pp0_iter5_reg <= src_kernel_win_0_va_128_reg_3897_pp0_iter4_reg;
                src_kernel_win_0_va_128_reg_3897_pp0_iter6_reg <= src_kernel_win_0_va_128_reg_3897_pp0_iter5_reg;
                src_kernel_win_0_va_128_reg_3897_pp0_iter7_reg <= src_kernel_win_0_va_128_reg_3897_pp0_iter6_reg;
                src_kernel_win_0_va_131_reg_3859_pp0_iter10_reg <= src_kernel_win_0_va_131_reg_3859_pp0_iter9_reg;
                src_kernel_win_0_va_131_reg_3859_pp0_iter11_reg <= src_kernel_win_0_va_131_reg_3859_pp0_iter10_reg;
                src_kernel_win_0_va_131_reg_3859_pp0_iter12_reg <= src_kernel_win_0_va_131_reg_3859_pp0_iter11_reg;
                src_kernel_win_0_va_131_reg_3859_pp0_iter13_reg <= src_kernel_win_0_va_131_reg_3859_pp0_iter12_reg;
                src_kernel_win_0_va_131_reg_3859_pp0_iter14_reg <= src_kernel_win_0_va_131_reg_3859_pp0_iter13_reg;
                src_kernel_win_0_va_131_reg_3859_pp0_iter15_reg <= src_kernel_win_0_va_131_reg_3859_pp0_iter14_reg;
                src_kernel_win_0_va_131_reg_3859_pp0_iter16_reg <= src_kernel_win_0_va_131_reg_3859_pp0_iter15_reg;
                src_kernel_win_0_va_131_reg_3859_pp0_iter17_reg <= src_kernel_win_0_va_131_reg_3859_pp0_iter16_reg;
                src_kernel_win_0_va_131_reg_3859_pp0_iter18_reg <= src_kernel_win_0_va_131_reg_3859_pp0_iter17_reg;
                src_kernel_win_0_va_131_reg_3859_pp0_iter19_reg <= src_kernel_win_0_va_131_reg_3859_pp0_iter18_reg;
                src_kernel_win_0_va_131_reg_3859_pp0_iter20_reg <= src_kernel_win_0_va_131_reg_3859_pp0_iter19_reg;
                src_kernel_win_0_va_131_reg_3859_pp0_iter21_reg <= src_kernel_win_0_va_131_reg_3859_pp0_iter20_reg;
                src_kernel_win_0_va_131_reg_3859_pp0_iter22_reg <= src_kernel_win_0_va_131_reg_3859_pp0_iter21_reg;
                src_kernel_win_0_va_131_reg_3859_pp0_iter23_reg <= src_kernel_win_0_va_131_reg_3859_pp0_iter22_reg;
                src_kernel_win_0_va_131_reg_3859_pp0_iter24_reg <= src_kernel_win_0_va_131_reg_3859_pp0_iter23_reg;
                src_kernel_win_0_va_131_reg_3859_pp0_iter25_reg <= src_kernel_win_0_va_131_reg_3859_pp0_iter24_reg;
                src_kernel_win_0_va_131_reg_3859_pp0_iter2_reg <= src_kernel_win_0_va_131_reg_3859;
                src_kernel_win_0_va_131_reg_3859_pp0_iter3_reg <= src_kernel_win_0_va_131_reg_3859_pp0_iter2_reg;
                src_kernel_win_0_va_131_reg_3859_pp0_iter4_reg <= src_kernel_win_0_va_131_reg_3859_pp0_iter3_reg;
                src_kernel_win_0_va_131_reg_3859_pp0_iter5_reg <= src_kernel_win_0_va_131_reg_3859_pp0_iter4_reg;
                src_kernel_win_0_va_131_reg_3859_pp0_iter6_reg <= src_kernel_win_0_va_131_reg_3859_pp0_iter5_reg;
                src_kernel_win_0_va_131_reg_3859_pp0_iter7_reg <= src_kernel_win_0_va_131_reg_3859_pp0_iter6_reg;
                src_kernel_win_0_va_131_reg_3859_pp0_iter8_reg <= src_kernel_win_0_va_131_reg_3859_pp0_iter7_reg;
                src_kernel_win_0_va_131_reg_3859_pp0_iter9_reg <= src_kernel_win_0_va_131_reg_3859_pp0_iter8_reg;
                src_kernel_win_0_va_132_reg_4379_pp0_iter27_reg <= src_kernel_win_0_va_132_reg_4379;
                src_kernel_win_0_va_137_reg_4321_pp0_iter24_reg <= src_kernel_win_0_va_137_reg_4321;
                src_kernel_win_0_va_137_reg_4321_pp0_iter25_reg <= src_kernel_win_0_va_137_reg_4321_pp0_iter24_reg;
                src_kernel_win_0_va_138_reg_4327_pp0_iter24_reg <= src_kernel_win_0_va_138_reg_4327;
                src_kernel_win_0_va_139_reg_4333_pp0_iter24_reg <= src_kernel_win_0_va_139_reg_4333;
                src_kernel_win_0_va_140_reg_4339_pp0_iter24_reg <= src_kernel_win_0_va_140_reg_4339;
                src_kernel_win_0_va_144_reg_4260_pp0_iter21_reg <= src_kernel_win_0_va_144_reg_4260;
                src_kernel_win_0_va_144_reg_4260_pp0_iter22_reg <= src_kernel_win_0_va_144_reg_4260_pp0_iter21_reg;
                src_kernel_win_0_va_145_reg_4266_pp0_iter21_reg <= src_kernel_win_0_va_145_reg_4266;
                src_kernel_win_0_va_146_reg_4272_pp0_iter21_reg <= src_kernel_win_0_va_146_reg_4272;
                src_kernel_win_0_va_152_reg_4196_pp0_iter17_reg <= src_kernel_win_0_va_152_reg_4196;
                src_kernel_win_0_va_152_reg_4196_pp0_iter18_reg <= src_kernel_win_0_va_152_reg_4196_pp0_iter17_reg;
                src_kernel_win_0_va_153_reg_4202_pp0_iter17_reg <= src_kernel_win_0_va_153_reg_4202;
                src_kernel_win_0_va_154_reg_4208_pp0_iter17_reg <= src_kernel_win_0_va_154_reg_4208;
                src_kernel_win_0_va_155_reg_4214_pp0_iter17_reg <= src_kernel_win_0_va_155_reg_4214;
                src_kernel_win_0_va_160_reg_4122_pp0_iter13_reg <= src_kernel_win_0_va_160_reg_4122;
                src_kernel_win_0_va_160_reg_4122_pp0_iter14_reg <= src_kernel_win_0_va_160_reg_4122_pp0_iter13_reg;
                src_kernel_win_0_va_161_reg_4128_pp0_iter13_reg <= src_kernel_win_0_va_161_reg_4128;
                src_kernel_win_0_va_161_reg_4128_pp0_iter14_reg <= src_kernel_win_0_va_161_reg_4128_pp0_iter13_reg;
                src_kernel_win_0_va_162_reg_4134_pp0_iter13_reg <= src_kernel_win_0_va_162_reg_4134;
                src_kernel_win_0_va_163_reg_4140_pp0_iter13_reg <= src_kernel_win_0_va_163_reg_4140;
                src_kernel_win_0_va_164_reg_4146_pp0_iter13_reg <= src_kernel_win_0_va_164_reg_4146;
                src_kernel_win_0_va_168_reg_4061_pp0_iter10_reg <= src_kernel_win_0_va_168_reg_4061;
                src_kernel_win_0_va_168_reg_4061_pp0_iter11_reg <= src_kernel_win_0_va_168_reg_4061_pp0_iter10_reg;
                src_kernel_win_0_va_169_reg_4067_pp0_iter10_reg <= src_kernel_win_0_va_169_reg_4067;
                src_kernel_win_0_va_170_reg_4073_pp0_iter10_reg <= src_kernel_win_0_va_170_reg_4073;
                src_kernel_win_0_va_176_reg_3988_pp0_iter6_reg <= src_kernel_win_0_va_176_reg_3988;
                src_kernel_win_0_va_176_reg_3988_pp0_iter7_reg <= src_kernel_win_0_va_176_reg_3988_pp0_iter6_reg;
                src_kernel_win_0_va_177_reg_3994_pp0_iter6_reg <= src_kernel_win_0_va_177_reg_3994;
                src_kernel_win_0_va_177_reg_3994_pp0_iter7_reg <= src_kernel_win_0_va_177_reg_3994_pp0_iter6_reg;
                src_kernel_win_0_va_178_reg_4000_pp0_iter6_reg <= src_kernel_win_0_va_178_reg_4000;
                src_kernel_win_0_va_179_reg_4006_pp0_iter6_reg <= src_kernel_win_0_va_179_reg_4006;
                src_kernel_win_0_va_184_reg_3930_pp0_iter3_reg <= src_kernel_win_0_va_184_reg_3930;
                src_kernel_win_0_va_184_reg_3930_pp0_iter4_reg <= src_kernel_win_0_va_184_reg_3930_pp0_iter3_reg;
                src_kernel_win_0_va_185_reg_3936_pp0_iter3_reg <= src_kernel_win_0_va_185_reg_3936;
                src_kernel_win_0_va_186_reg_3942_pp0_iter3_reg <= src_kernel_win_0_va_186_reg_3942;
                src_kernel_win_0_va_187_reg_3948_pp0_iter3_reg <= src_kernel_win_0_va_187_reg_3948;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                and_ln512_reg_3855_pp0_iter1_reg <= and_ln512_reg_3855;
                icmp_ln444_reg_3770 <= icmp_ln444_fu_954_p2;
                icmp_ln444_reg_3770_pp0_iter1_reg <= icmp_ln444_reg_3770;
                src_kernel_win_0_va_123_reg_3864 <= src_kernel_win_0_va_123_fu_1450_p3;
                src_kernel_win_0_va_124_reg_3869 <= src_kernel_win_0_va_124_fu_1480_p3;
                src_kernel_win_0_va_125_reg_3876 <= src_kernel_win_0_va_125_fu_1510_p3;
                src_kernel_win_0_va_126_reg_3883 <= src_kernel_win_0_va_126_fu_1538_p3;
                src_kernel_win_0_va_127_reg_3890 <= src_kernel_win_0_va_127_fu_1566_p3;
                src_kernel_win_0_va_128_reg_3897 <= src_kernel_win_0_va_128_fu_1594_p3;
                src_kernel_win_0_va_129_reg_3904 <= src_kernel_win_0_va_129_fu_1622_p3;
                src_kernel_win_0_va_131_reg_3859 <= src_kernel_win_0_va_131_fu_1127_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                i_V_reg_3645 <= i_V_fu_652_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln512_reg_3855_pp0_iter4_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln188_12_reg_4034 <= icmp_ln188_12_fu_1959_p2;
                select_ln188_11_reg_4029 <= select_ln188_11_fu_1951_p3;
                src_kernel_win_0_va_176_reg_3988 <= src_kernel_win_0_va_45_fu_294;
                src_kernel_win_0_va_177_reg_3994 <= src_kernel_win_0_va_46_fu_298;
                src_kernel_win_0_va_178_reg_4000 <= src_kernel_win_0_va_47_fu_302;
                src_kernel_win_0_va_179_reg_4006 <= src_kernel_win_0_va_48_fu_306;
                src_kernel_win_0_va_180_reg_4012 <= src_kernel_win_0_va_49_fu_310;
                src_kernel_win_0_va_181_reg_4018 <= src_kernel_win_0_va_50_fu_314;
                src_kernel_win_0_va_182_reg_4024 <= src_kernel_win_0_va_51_fu_318;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln512_reg_3855_pp0_iter6_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln188_17_reg_4050 <= icmp_ln188_17_fu_2076_p2;
                select_ln188_16_reg_4045 <= select_ln188_16_fu_2069_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln512_reg_3855_pp0_iter8_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln188_22_reg_4101 <= icmp_ln188_22_fu_2160_p2;
                select_ln188_21_reg_4096 <= select_ln188_21_fu_2152_p3;
                src_kernel_win_0_va_168_reg_4061 <= src_kernel_win_0_va_37_fu_262;
                src_kernel_win_0_va_169_reg_4067 <= src_kernel_win_0_va_38_fu_266;
                src_kernel_win_0_va_170_reg_4073 <= src_kernel_win_0_va_39_fu_270;
                src_kernel_win_0_va_171_reg_4079 <= src_kernel_win_0_va_40_fu_274;
                src_kernel_win_0_va_172_reg_4085 <= src_kernel_win_0_va_41_fu_278;
                src_kernel_win_0_va_173_reg_4091 <= src_kernel_win_0_va_42_fu_282;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln512_reg_3855_pp0_iter10_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln188_27_reg_4117 <= icmp_ln188_27_fu_2277_p2;
                select_ln188_26_reg_4112 <= select_ln188_26_fu_2270_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln512_reg_3855) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln188_2_reg_3925 <= icmp_ln188_2_fu_1700_p2;
                select_ln188_1_reg_3920 <= select_ln188_1_fu_1692_p3;
                src_kernel_win_0_va_191_reg_3909 <= src_kernel_win_0_va_61_fu_358;
                src_kernel_win_0_va_192_reg_3915 <= src_kernel_win_0_va_62_fu_362;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln512_reg_3855_pp0_iter12_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln188_32_reg_4175 <= icmp_ln188_32_fu_2419_p2;
                select_ln188_31_reg_4170 <= select_ln188_31_fu_2412_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln512_reg_3855_pp0_iter14_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln188_37_reg_4191 <= icmp_ln188_37_fu_2475_p2;
                select_ln188_36_reg_4186 <= select_ln188_36_fu_2468_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln512_reg_3855_pp0_iter16_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln188_42_reg_4243 <= icmp_ln188_42_fu_2619_p2;
                select_ln188_41_reg_4238 <= select_ln188_41_fu_2612_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln512_reg_3855_pp0_iter19_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln188_49_reg_4300 <= icmp_ln188_49_fu_2725_p2;
                select_ln188_48_reg_4295 <= select_ln188_48_fu_2717_p3;
                src_kernel_win_0_va_144_reg_4260 <= src_kernel_win_0_va_13_fu_166;
                src_kernel_win_0_va_145_reg_4266 <= src_kernel_win_0_va_14_fu_170;
                src_kernel_win_0_va_146_reg_4272 <= src_kernel_win_0_va_15_fu_174;
                src_kernel_win_0_va_147_reg_4278 <= src_kernel_win_0_va_16_fu_178;
                src_kernel_win_0_va_148_reg_4284 <= src_kernel_win_0_va_17_fu_182;
                src_kernel_win_0_va_149_reg_4290 <= src_kernel_win_0_va_18_fu_186;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln512_reg_3855_pp0_iter21_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln188_54_reg_4316 <= icmp_ln188_54_fu_2842_p2;
                select_ln188_53_reg_4311 <= select_ln188_53_fu_2835_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln512_reg_3855_pp0_iter23_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln188_59_reg_4368 <= icmp_ln188_59_fu_2973_p2;
                select_ln188_58_reg_4363 <= select_ln188_58_fu_2966_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln512_reg_3855_pp0_iter25_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln188_64_reg_4407 <= icmp_ln188_64_fu_3046_p2;
                select_ln188_63_reg_4402 <= select_ln188_63_fu_3038_p3;
                src_kernel_win_0_va_132_reg_4379 <= src_kernel_win_0_va_1_fu_118;
                src_kernel_win_0_va_133_reg_4385 <= src_kernel_win_0_va_2_fu_122;
                src_kernel_win_0_va_134_reg_4391 <= src_kernel_win_0_va_3_fu_126;
                src_kernel_win_0_va_135_reg_4397 <= src_kernel_win_0_va_4_fu_130;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln512_reg_3855_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln188_7_reg_3977 <= icmp_ln188_7_fu_1877_p2;
                select_ln188_6_reg_3972 <= select_ln188_6_fu_1870_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln887_reg_3650 = ap_const_lv1_1) and (icmp_ln899_1_reg_3659 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3779) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                right_border_buf_0_1_fu_382 <= col_buf_0_val_7_0_fu_1344_p3;
                right_border_buf_0_2_fu_386 <= col_buf_0_val_6_0_fu_1313_p3;
                right_border_buf_0_3_fu_390 <= col_buf_0_val_5_0_fu_1282_p3;
                right_border_buf_0_4_fu_394 <= col_buf_0_val_4_0_fu_1251_p3;
                right_border_buf_0_5_fu_398 <= col_buf_0_val_3_0_fu_1220_p3;
                right_border_buf_0_6_fu_402 <= col_buf_0_val_2_0_fu_1189_p3;
                right_border_buf_0_7_fu_406 <= col_buf_0_val_1_0_fu_1158_p3;
                right_border_buf_0_8_fu_410 <= src_kernel_win_0_va_131_fu_1127_p3;
                right_border_buf_0_s_fu_378 <= col_buf_0_val_8_0_fu_1375_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln512_reg_3855_pp0_iter5_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                select_ln188_14_reg_4039 <= select_ln188_14_fu_2047_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln512_reg_3855_pp0_iter7_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                select_ln188_19_reg_4055 <= select_ln188_19_fu_2103_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln512_reg_3855_pp0_iter9_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                select_ln188_24_reg_4106 <= select_ln188_24_fu_2248_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln512_reg_3855_pp0_iter11_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                select_ln188_29_reg_4164 <= select_ln188_29_fu_2329_p3;
                src_kernel_win_0_va_160_reg_4122 <= src_kernel_win_0_va_29_fu_230;
                src_kernel_win_0_va_161_reg_4128 <= src_kernel_win_0_va_30_fu_234;
                src_kernel_win_0_va_162_reg_4134 <= src_kernel_win_0_va_31_fu_238;
                src_kernel_win_0_va_163_reg_4140 <= src_kernel_win_0_va_32_fu_242;
                src_kernel_win_0_va_164_reg_4146 <= src_kernel_win_0_va_33_fu_246;
                src_kernel_win_0_va_165_reg_4152 <= src_kernel_win_0_va_34_fu_250;
                src_kernel_win_0_va_166_reg_4158 <= src_kernel_win_0_va_35_fu_254;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln512_reg_3855_pp0_iter13_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                select_ln188_34_reg_4180 <= select_ln188_34_fu_2446_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln512_reg_3855_pp0_iter15_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                select_ln188_39_reg_4232 <= select_ln188_39_fu_2529_p3;
                src_kernel_win_0_va_152_reg_4196 <= src_kernel_win_0_va_21_fu_198;
                src_kernel_win_0_va_153_reg_4202 <= src_kernel_win_0_va_22_fu_202;
                src_kernel_win_0_va_154_reg_4208 <= src_kernel_win_0_va_23_fu_206;
                src_kernel_win_0_va_155_reg_4214 <= src_kernel_win_0_va_24_fu_210;
                src_kernel_win_0_va_156_reg_4220 <= src_kernel_win_0_va_25_fu_214;
                src_kernel_win_0_va_157_reg_4226 <= src_kernel_win_0_va_26_fu_218;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln512_reg_3855_pp0_iter17_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                select_ln188_44_reg_4248 <= select_ln188_44_fu_2646_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln512_reg_3855_pp0_iter18_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                select_ln188_46_reg_4254 <= select_ln188_46_fu_2668_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln512_reg_3855_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                select_ln188_4_reg_3966 <= select_ln188_4_fu_1795_p3;
                src_kernel_win_0_va_184_reg_3930 <= src_kernel_win_0_va_53_fu_326;
                src_kernel_win_0_va_185_reg_3936 <= src_kernel_win_0_va_54_fu_330;
                src_kernel_win_0_va_186_reg_3942 <= src_kernel_win_0_va_55_fu_334;
                src_kernel_win_0_va_187_reg_3948 <= src_kernel_win_0_va_56_fu_338;
                src_kernel_win_0_va_188_reg_3954 <= src_kernel_win_0_va_57_fu_342;
                src_kernel_win_0_va_189_reg_3960 <= src_kernel_win_0_va_58_fu_346;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln512_reg_3855_pp0_iter20_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                select_ln188_51_reg_4305 <= select_ln188_51_fu_2813_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln512_reg_3855_pp0_iter22_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                select_ln188_56_reg_4357 <= select_ln188_56_fu_2891_p3;
                src_kernel_win_0_va_137_reg_4321 <= src_kernel_win_0_va_6_fu_138;
                src_kernel_win_0_va_138_reg_4327 <= src_kernel_win_0_va_7_fu_142;
                src_kernel_win_0_va_139_reg_4333 <= src_kernel_win_0_va_8_fu_146;
                src_kernel_win_0_va_140_reg_4339 <= src_kernel_win_0_va_9_fu_150;
                src_kernel_win_0_va_141_reg_4345 <= src_kernel_win_0_va_10_fu_154;
                src_kernel_win_0_va_142_reg_4351 <= src_kernel_win_0_va_11_fu_158;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln512_reg_3855_pp0_iter24_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                select_ln188_61_reg_4373 <= select_ln188_61_fu_3000_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln512_reg_3855_pp0_iter26_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                select_ln188_66_reg_4412 <= select_ln188_66_fu_3118_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln512_reg_3855_pp0_iter3_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                select_ln188_9_reg_3982 <= select_ln188_9_fu_1904_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_reg_3770_pp0_iter22_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_10_fu_154 <= src_kernel_win_0_va_9_fu_150;
                src_kernel_win_0_va_11_fu_158 <= src_kernel_win_0_va_10_fu_154;
                src_kernel_win_0_va_12_fu_162 <= src_kernel_win_0_va_11_fu_158;
                src_kernel_win_0_va_6_fu_138 <= src_kernel_win_0_va_123_reg_3864_pp0_iter22_reg;
                src_kernel_win_0_va_7_fu_142 <= src_kernel_win_0_va_6_fu_138;
                src_kernel_win_0_va_8_fu_146 <= src_kernel_win_0_va_7_fu_142;
                src_kernel_win_0_va_9_fu_150 <= src_kernel_win_0_va_8_fu_146;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_reg_3770_pp0_iter19_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_13_fu_166 <= src_kernel_win_0_va_124_reg_3869_pp0_iter19_reg;
                src_kernel_win_0_va_14_fu_170 <= src_kernel_win_0_va_13_fu_166;
                src_kernel_win_0_va_15_fu_174 <= src_kernel_win_0_va_14_fu_170;
                src_kernel_win_0_va_16_fu_178 <= src_kernel_win_0_va_15_fu_174;
                src_kernel_win_0_va_17_fu_182 <= src_kernel_win_0_va_16_fu_178;
                src_kernel_win_0_va_18_fu_186 <= src_kernel_win_0_va_17_fu_182;
                src_kernel_win_0_va_19_fu_190 <= src_kernel_win_0_va_18_fu_186;
                src_kernel_win_0_va_20_fu_194 <= src_kernel_win_0_va_19_fu_190;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_reg_3770_pp0_iter25_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_1_fu_118 <= src_kernel_win_0_va_fu_114;
                src_kernel_win_0_va_2_fu_122 <= src_kernel_win_0_va_1_fu_118;
                src_kernel_win_0_va_3_fu_126 <= src_kernel_win_0_va_2_fu_122;
                src_kernel_win_0_va_4_fu_130 <= src_kernel_win_0_va_3_fu_126;
                src_kernel_win_0_va_5_fu_134 <= src_kernel_win_0_va_4_fu_130;
                src_kernel_win_0_va_fu_114 <= src_kernel_win_0_va_131_reg_3859_pp0_iter25_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_reg_3770_pp0_iter15_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_21_fu_198 <= src_kernel_win_0_va_125_reg_3876_pp0_iter15_reg;
                src_kernel_win_0_va_22_fu_202 <= src_kernel_win_0_va_21_fu_198;
                src_kernel_win_0_va_23_fu_206 <= src_kernel_win_0_va_22_fu_202;
                src_kernel_win_0_va_24_fu_210 <= src_kernel_win_0_va_23_fu_206;
                src_kernel_win_0_va_25_fu_214 <= src_kernel_win_0_va_24_fu_210;
                src_kernel_win_0_va_26_fu_218 <= src_kernel_win_0_va_25_fu_214;
                src_kernel_win_0_va_27_fu_222 <= src_kernel_win_0_va_26_fu_218;
                src_kernel_win_0_va_28_fu_226 <= src_kernel_win_0_va_27_fu_222;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_reg_3770_pp0_iter11_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_29_fu_230 <= src_kernel_win_0_va_126_reg_3883_pp0_iter11_reg;
                src_kernel_win_0_va_30_fu_234 <= src_kernel_win_0_va_29_fu_230;
                src_kernel_win_0_va_31_fu_238 <= src_kernel_win_0_va_30_fu_234;
                src_kernel_win_0_va_32_fu_242 <= src_kernel_win_0_va_31_fu_238;
                src_kernel_win_0_va_33_fu_246 <= src_kernel_win_0_va_32_fu_242;
                src_kernel_win_0_va_34_fu_250 <= src_kernel_win_0_va_33_fu_246;
                src_kernel_win_0_va_35_fu_254 <= src_kernel_win_0_va_34_fu_250;
                src_kernel_win_0_va_36_fu_258 <= src_kernel_win_0_va_35_fu_254;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_reg_3770_pp0_iter8_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_37_fu_262 <= src_kernel_win_0_va_127_reg_3890_pp0_iter8_reg;
                src_kernel_win_0_va_38_fu_266 <= src_kernel_win_0_va_37_fu_262;
                src_kernel_win_0_va_39_fu_270 <= src_kernel_win_0_va_38_fu_266;
                src_kernel_win_0_va_40_fu_274 <= src_kernel_win_0_va_39_fu_270;
                src_kernel_win_0_va_41_fu_278 <= src_kernel_win_0_va_40_fu_274;
                src_kernel_win_0_va_42_fu_282 <= src_kernel_win_0_va_41_fu_278;
                src_kernel_win_0_va_43_fu_286 <= src_kernel_win_0_va_42_fu_282;
                src_kernel_win_0_va_44_fu_290 <= src_kernel_win_0_va_43_fu_286;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_reg_3770_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_45_fu_294 <= src_kernel_win_0_va_128_reg_3897_pp0_iter4_reg;
                src_kernel_win_0_va_46_fu_298 <= src_kernel_win_0_va_45_fu_294;
                src_kernel_win_0_va_47_fu_302 <= src_kernel_win_0_va_46_fu_298;
                src_kernel_win_0_va_48_fu_306 <= src_kernel_win_0_va_47_fu_302;
                src_kernel_win_0_va_49_fu_310 <= src_kernel_win_0_va_48_fu_306;
                src_kernel_win_0_va_50_fu_314 <= src_kernel_win_0_va_49_fu_310;
                src_kernel_win_0_va_51_fu_318 <= src_kernel_win_0_va_50_fu_314;
                src_kernel_win_0_va_52_fu_322 <= src_kernel_win_0_va_51_fu_318;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_reg_3770_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_53_fu_326 <= src_kernel_win_0_va_129_reg_3904;
                src_kernel_win_0_va_54_fu_330 <= src_kernel_win_0_va_53_fu_326;
                src_kernel_win_0_va_55_fu_334 <= src_kernel_win_0_va_54_fu_330;
                src_kernel_win_0_va_56_fu_338 <= src_kernel_win_0_va_55_fu_334;
                src_kernel_win_0_va_57_fu_342 <= src_kernel_win_0_va_56_fu_338;
                src_kernel_win_0_va_58_fu_346 <= src_kernel_win_0_va_57_fu_342;
                src_kernel_win_0_va_59_fu_350 <= src_kernel_win_0_va_58_fu_346;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_reg_3770 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_60_fu_354 <= src_kernel_win_0_va_130_fu_1650_p3;
                src_kernel_win_0_va_61_fu_358 <= src_kernel_win_0_va_60_fu_354;
                src_kernel_win_0_va_62_fu_362 <= src_kernel_win_0_va_61_fu_358;
                src_kernel_win_0_va_63_fu_366 <= src_kernel_win_0_va_62_fu_362;
                src_kernel_win_0_va_64_fu_370 <= src_kernel_win_0_va_63_fu_366;
                src_kernel_win_0_va_65_fu_374 <= src_kernel_win_0_va_64_fu_370;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter28, icmp_ln443_fu_646_p2, ap_CS_fsm_state2, icmp_ln444_fu_954_p2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter27)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln443_fu_646_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln444_fu_954_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) and not(((ap_enable_reg_pp0_iter27 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter28 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter27 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter28 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln444_fu_954_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state32;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;

    Background_data_stream_0_V_blk_n_assign_proc : process(Background_data_stream_0_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter28, and_ln512_reg_3855_pp0_iter27_reg)
    begin
        if (((ap_const_lv1_1 = and_ln512_reg_3855_pp0_iter27_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter28 = ap_const_logic_1))) then 
            Background_data_stream_0_V_blk_n <= Background_data_stream_0_V_full_n;
        else 
            Background_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    Background_data_stream_0_V_din <= 
        src_kernel_win_0_va_132_reg_4379_pp0_iter27_reg when (icmp_ln188_67_fu_3125_p2(0) = '1') else 
        select_ln188_66_reg_4412;

    Background_data_stream_0_V_write_assign_proc : process(ap_enable_reg_pp0_iter28, and_ln512_reg_3855_pp0_iter27_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_lv1_1 = and_ln512_reg_3855_pp0_iter27_reg) and (ap_enable_reg_pp0_iter28 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            Background_data_stream_0_V_write <= ap_const_logic_1;
        else 
            Background_data_stream_0_V_write <= ap_const_logic_0;
        end if; 
    end process;

    ImagLoc_x_fu_982_p2 <= std_logic_vector(signed(ap_const_lv10_3FC) + signed(zext_ln444_fu_950_p1));
    add_ln451_1_fu_988_p2 <= std_logic_vector(signed(ap_const_lv9_1FC) + signed(t_V_5_reg_635));
    add_ln506_1_fu_716_p2 <= std_logic_vector(signed(ap_const_lv9_1FE) + signed(t_V_3_reg_624));
    add_ln506_2_fu_768_p2 <= std_logic_vector(signed(ap_const_lv9_1FC) + signed(t_V_3_reg_624));
    add_ln506_fu_742_p2 <= std_logic_vector(signed(ap_const_lv9_1FD) + signed(t_V_3_reg_624));
    and_ln118_fu_1014_p2 <= (xor_ln118_fu_1002_p2 and icmp_ln118_3_fu_1008_p2);
    and_ln507_10_fu_944_p2 <= (icmp_ln899_fu_706_p2 and icmp_ln507_10_fu_938_p2);
    and_ln507_1_fu_836_p2 <= (icmp_ln899_fu_706_p2 and icmp_ln507_1_fu_830_p2);
    and_ln507_2_fu_848_p2 <= (icmp_ln899_fu_706_p2 and icmp_ln507_2_fu_842_p2);
    and_ln507_3_fu_860_p2 <= (icmp_ln899_fu_706_p2 and icmp_ln507_3_fu_854_p2);
    and_ln507_4_fu_872_p2 <= (icmp_ln899_fu_706_p2 and icmp_ln507_4_fu_866_p2);
    and_ln507_5_fu_884_p2 <= (icmp_ln899_fu_706_p2 and icmp_ln507_5_fu_878_p2);
    and_ln507_6_fu_896_p2 <= (icmp_ln899_fu_706_p2 and icmp_ln507_6_fu_890_p2);
    and_ln507_7_fu_908_p2 <= (icmp_ln899_fu_706_p2 and icmp_ln507_7_fu_902_p2);
    and_ln507_8_fu_920_p2 <= (icmp_ln899_fu_706_p2 and icmp_ln507_8_fu_914_p2);
    and_ln507_9_fu_932_p2 <= (icmp_ln899_fu_706_p2 and icmp_ln507_9_fu_926_p2);
    and_ln507_fu_824_p2 <= (icmp_ln899_fu_706_p2 and icmp_ln507_fu_818_p2);
    and_ln512_fu_1066_p2 <= (icmp_ln899_1_reg_3659 and icmp_ln891_fu_976_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state32 <= ap_CS_fsm(3);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(img_1_data_stream_0_V_empty_n, Background_data_stream_0_V_full_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter28, and_ln512_reg_3855_pp0_iter27_reg, ap_predicate_op267_read_state4, ap_predicate_op290_read_state4)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_const_lv1_1 = and_ln512_reg_3855_pp0_iter27_reg) and (ap_const_logic_0 = Background_data_stream_0_V_full_n) and (ap_enable_reg_pp0_iter28 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((img_1_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op290_read_state4 = ap_const_boolean_1)) or ((img_1_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op267_read_state4 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(img_1_data_stream_0_V_empty_n, Background_data_stream_0_V_full_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter28, and_ln512_reg_3855_pp0_iter27_reg, ap_predicate_op267_read_state4, ap_predicate_op290_read_state4)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_const_lv1_1 = and_ln512_reg_3855_pp0_iter27_reg) and (ap_const_logic_0 = Background_data_stream_0_V_full_n) and (ap_enable_reg_pp0_iter28 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((img_1_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op290_read_state4 = ap_const_boolean_1)) or ((img_1_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op267_read_state4 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(img_1_data_stream_0_V_empty_n, Background_data_stream_0_V_full_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter28, and_ln512_reg_3855_pp0_iter27_reg, ap_predicate_op267_read_state4, ap_predicate_op290_read_state4)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_const_lv1_1 = and_ln512_reg_3855_pp0_iter27_reg) and (ap_const_logic_0 = Background_data_stream_0_V_full_n) and (ap_enable_reg_pp0_iter28 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((img_1_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op290_read_state4 = ap_const_boolean_1)) or ((img_1_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op267_read_state4 = ap_const_boolean_1)))));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state10_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage0_iter25 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage0_iter26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage0_iter27 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state31_pp0_stage0_iter28_assign_proc : process(Background_data_stream_0_V_full_n, and_ln512_reg_3855_pp0_iter27_reg)
    begin
                ap_block_state31_pp0_stage0_iter28 <= ((ap_const_lv1_1 = and_ln512_reg_3855_pp0_iter27_reg) and (ap_const_logic_0 = Background_data_stream_0_V_full_n));
    end process;

        ap_block_state3_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_pp0_stage0_iter1_assign_proc : process(img_1_data_stream_0_V_empty_n, ap_predicate_op267_read_state4, ap_predicate_op290_read_state4)
    begin
                ap_block_state4_pp0_stage0_iter1 <= (((img_1_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op290_read_state4 = ap_const_boolean_1)) or ((img_1_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op267_read_state4 = ap_const_boolean_1)));
    end process;

        ap_block_state5_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_2705_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, and_ln118_reg_3779)
    begin
                ap_condition_2705 <= ((ap_const_lv1_1 = and_ln118_reg_3779) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_pp0_exit_iter0_state3_assign_proc : process(icmp_ln444_fu_954_p2)
    begin
        if ((icmp_ln444_fu_954_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, icmp_ln443_fu_646_p2, ap_CS_fsm_state2)
    begin
        if (((icmp_ln443_fu_646_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_enable_operation_198_assign_proc : process(icmp_ln444_fu_954_p2)
    begin
                ap_enable_operation_198 <= (icmp_ln444_fu_954_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_200_assign_proc : process(icmp_ln444_fu_954_p2)
    begin
                ap_enable_operation_200 <= (icmp_ln444_fu_954_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_202_assign_proc : process(icmp_ln444_fu_954_p2)
    begin
                ap_enable_operation_202 <= (icmp_ln444_fu_954_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_204_assign_proc : process(icmp_ln444_fu_954_p2)
    begin
                ap_enable_operation_204 <= (icmp_ln444_fu_954_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_206_assign_proc : process(icmp_ln444_fu_954_p2)
    begin
                ap_enable_operation_206 <= (icmp_ln444_fu_954_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_208_assign_proc : process(icmp_ln444_fu_954_p2)
    begin
                ap_enable_operation_208 <= (icmp_ln444_fu_954_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_210_assign_proc : process(icmp_ln444_fu_954_p2)
    begin
                ap_enable_operation_210 <= (icmp_ln444_fu_954_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_212_assign_proc : process(icmp_ln444_fu_954_p2)
    begin
                ap_enable_operation_212 <= (icmp_ln444_fu_954_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_214_assign_proc : process(icmp_ln444_fu_954_p2)
    begin
                ap_enable_operation_214 <= (icmp_ln444_fu_954_p2 = ap_const_lv1_0);
    end process;

        ap_enable_operation_239 <= (ap_const_boolean_1 = ap_const_boolean_1);
        ap_enable_operation_243 <= (ap_const_boolean_1 = ap_const_boolean_1);
        ap_enable_operation_246 <= (ap_const_boolean_1 = ap_const_boolean_1);
        ap_enable_operation_249 <= (ap_const_boolean_1 = ap_const_boolean_1);
        ap_enable_operation_252 <= (ap_const_boolean_1 = ap_const_boolean_1);
        ap_enable_operation_255 <= (ap_const_boolean_1 = ap_const_boolean_1);
        ap_enable_operation_258 <= (ap_const_boolean_1 = ap_const_boolean_1);
        ap_enable_operation_261 <= (ap_const_boolean_1 = ap_const_boolean_1);
        ap_enable_operation_264 <= (ap_const_boolean_1 = ap_const_boolean_1);

    ap_enable_operation_268_assign_proc : process(ap_predicate_op268_store_state4)
    begin
                ap_enable_operation_268 <= (ap_predicate_op268_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_269_assign_proc : process(ap_predicate_op269_store_state4)
    begin
                ap_enable_operation_269 <= (ap_predicate_op269_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_270_assign_proc : process(ap_predicate_op270_store_state4)
    begin
                ap_enable_operation_270 <= (ap_predicate_op270_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_271_assign_proc : process(ap_predicate_op271_store_state4)
    begin
                ap_enable_operation_271 <= (ap_predicate_op271_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_272_assign_proc : process(ap_predicate_op272_store_state4)
    begin
                ap_enable_operation_272 <= (ap_predicate_op272_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_274_assign_proc : process(ap_predicate_op274_store_state4)
    begin
                ap_enable_operation_274 <= (ap_predicate_op274_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_276_assign_proc : process(ap_predicate_op276_store_state4)
    begin
                ap_enable_operation_276 <= (ap_predicate_op276_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_278_assign_proc : process(ap_predicate_op278_store_state4)
    begin
                ap_enable_operation_278 <= (ap_predicate_op278_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_280_assign_proc : process(ap_predicate_op280_store_state4)
    begin
                ap_enable_operation_280 <= (ap_predicate_op280_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_282_assign_proc : process(ap_predicate_op282_store_state4)
    begin
                ap_enable_operation_282 <= (ap_predicate_op282_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_283_assign_proc : process(ap_predicate_op283_store_state4)
    begin
                ap_enable_operation_283 <= (ap_predicate_op283_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_284_assign_proc : process(ap_predicate_op284_store_state4)
    begin
                ap_enable_operation_284 <= (ap_predicate_op284_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_285_assign_proc : process(ap_predicate_op285_store_state4)
    begin
                ap_enable_operation_285 <= (ap_predicate_op285_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_286_assign_proc : process(ap_predicate_op286_store_state4)
    begin
                ap_enable_operation_286 <= (ap_predicate_op286_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_287_assign_proc : process(ap_predicate_op287_store_state4)
    begin
                ap_enable_operation_287 <= (ap_predicate_op287_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_288_assign_proc : process(ap_predicate_op288_store_state4)
    begin
                ap_enable_operation_288 <= (ap_predicate_op288_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_289_assign_proc : process(ap_predicate_op289_store_state4)
    begin
                ap_enable_operation_289 <= (ap_predicate_op289_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_291_assign_proc : process(ap_predicate_op291_store_state4)
    begin
                ap_enable_operation_291 <= (ap_predicate_op291_store_state4 = ap_const_boolean_1);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_state3_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0)
    begin
                ap_enable_state3_pp0_iter0_stage0 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_enable_state4_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_enable_state4_pp0_iter1_stage0 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter28, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25, ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27)
    begin
        if (((ap_enable_reg_pp0_iter27 = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_0) and (ap_enable_reg_pp0_iter25 = ap_const_logic_0) and (ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter28 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op267_read_state4_assign_proc : process(and_ln118_reg_3779, icmp_ln899_1_reg_3659)
    begin
                ap_predicate_op267_read_state4 <= ((icmp_ln899_1_reg_3659 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln118_reg_3779));
    end process;


    ap_predicate_op268_store_state4_assign_proc : process(and_ln118_reg_3779, icmp_ln899_1_reg_3659, icmp_ln879_2_reg_3664)
    begin
                ap_predicate_op268_store_state4 <= ((icmp_ln899_1_reg_3659 = ap_const_lv1_0) and (icmp_ln879_2_reg_3664 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3779));
    end process;


    ap_predicate_op269_store_state4_assign_proc : process(and_ln118_reg_3779, icmp_ln899_1_reg_3659, icmp_ln879_2_reg_3664)
    begin
                ap_predicate_op269_store_state4 <= ((icmp_ln899_1_reg_3659 = ap_const_lv1_0) and (icmp_ln879_2_reg_3664 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3779));
    end process;


    ap_predicate_op270_store_state4_assign_proc : process(and_ln118_reg_3779, icmp_ln899_1_reg_3659, icmp_ln879_2_reg_3664)
    begin
                ap_predicate_op270_store_state4 <= ((icmp_ln899_1_reg_3659 = ap_const_lv1_0) and (icmp_ln879_2_reg_3664 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3779));
    end process;


    ap_predicate_op271_store_state4_assign_proc : process(and_ln118_reg_3779, icmp_ln899_1_reg_3659, icmp_ln879_2_reg_3664)
    begin
                ap_predicate_op271_store_state4 <= ((icmp_ln899_1_reg_3659 = ap_const_lv1_0) and (icmp_ln879_2_reg_3664 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3779));
    end process;


    ap_predicate_op272_store_state4_assign_proc : process(and_ln118_reg_3779, icmp_ln899_1_reg_3659, icmp_ln879_2_reg_3664)
    begin
                ap_predicate_op272_store_state4 <= ((icmp_ln899_1_reg_3659 = ap_const_lv1_0) and (icmp_ln879_2_reg_3664 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3779));
    end process;


    ap_predicate_op274_store_state4_assign_proc : process(and_ln118_reg_3779, icmp_ln899_1_reg_3659, icmp_ln879_4_reg_3668)
    begin
                ap_predicate_op274_store_state4 <= ((icmp_ln899_1_reg_3659 = ap_const_lv1_0) and (icmp_ln879_4_reg_3668 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3779));
    end process;


    ap_predicate_op276_store_state4_assign_proc : process(and_ln118_reg_3779, icmp_ln899_1_reg_3659, icmp_ln879_6_reg_3672)
    begin
                ap_predicate_op276_store_state4 <= ((icmp_ln899_1_reg_3659 = ap_const_lv1_0) and (icmp_ln879_6_reg_3672 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3779));
    end process;


    ap_predicate_op278_store_state4_assign_proc : process(and_ln118_reg_3779, icmp_ln899_1_reg_3659, icmp_ln879_7_reg_3676)
    begin
                ap_predicate_op278_store_state4 <= ((icmp_ln899_1_reg_3659 = ap_const_lv1_0) and (icmp_ln879_7_reg_3676 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3779));
    end process;


    ap_predicate_op280_store_state4_assign_proc : process(and_ln118_reg_3779, icmp_ln899_1_reg_3659, icmp_ln879_reg_3680)
    begin
                ap_predicate_op280_store_state4 <= ((icmp_ln899_1_reg_3659 = ap_const_lv1_0) and (icmp_ln879_reg_3680 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3779));
    end process;


    ap_predicate_op282_store_state4_assign_proc : process(and_ln118_reg_3779, icmp_ln899_1_reg_3659, icmp_ln887_reg_3650)
    begin
                ap_predicate_op282_store_state4 <= ((icmp_ln887_reg_3650 = ap_const_lv1_1) and (icmp_ln899_1_reg_3659 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3779));
    end process;


    ap_predicate_op283_store_state4_assign_proc : process(and_ln118_reg_3779, icmp_ln899_1_reg_3659, icmp_ln887_reg_3650)
    begin
                ap_predicate_op283_store_state4 <= ((icmp_ln887_reg_3650 = ap_const_lv1_1) and (icmp_ln899_1_reg_3659 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3779));
    end process;


    ap_predicate_op284_store_state4_assign_proc : process(and_ln118_reg_3779, icmp_ln899_1_reg_3659, icmp_ln887_reg_3650)
    begin
                ap_predicate_op284_store_state4 <= ((icmp_ln887_reg_3650 = ap_const_lv1_1) and (icmp_ln899_1_reg_3659 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3779));
    end process;


    ap_predicate_op285_store_state4_assign_proc : process(and_ln118_reg_3779, icmp_ln899_1_reg_3659, icmp_ln887_reg_3650)
    begin
                ap_predicate_op285_store_state4 <= ((icmp_ln887_reg_3650 = ap_const_lv1_1) and (icmp_ln899_1_reg_3659 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3779));
    end process;


    ap_predicate_op286_store_state4_assign_proc : process(and_ln118_reg_3779, icmp_ln899_1_reg_3659, icmp_ln887_reg_3650)
    begin
                ap_predicate_op286_store_state4 <= ((icmp_ln887_reg_3650 = ap_const_lv1_1) and (icmp_ln899_1_reg_3659 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3779));
    end process;


    ap_predicate_op287_store_state4_assign_proc : process(and_ln118_reg_3779, icmp_ln899_1_reg_3659, icmp_ln887_reg_3650)
    begin
                ap_predicate_op287_store_state4 <= ((icmp_ln887_reg_3650 = ap_const_lv1_1) and (icmp_ln899_1_reg_3659 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3779));
    end process;


    ap_predicate_op288_store_state4_assign_proc : process(and_ln118_reg_3779, icmp_ln899_1_reg_3659, icmp_ln887_reg_3650)
    begin
                ap_predicate_op288_store_state4 <= ((icmp_ln887_reg_3650 = ap_const_lv1_1) and (icmp_ln899_1_reg_3659 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3779));
    end process;


    ap_predicate_op289_store_state4_assign_proc : process(and_ln118_reg_3779, icmp_ln899_1_reg_3659, icmp_ln887_reg_3650)
    begin
                ap_predicate_op289_store_state4 <= ((icmp_ln887_reg_3650 = ap_const_lv1_1) and (icmp_ln899_1_reg_3659 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3779));
    end process;


    ap_predicate_op290_read_state4_assign_proc : process(and_ln118_reg_3779, icmp_ln899_1_reg_3659, icmp_ln887_reg_3650)
    begin
                ap_predicate_op290_read_state4 <= ((icmp_ln887_reg_3650 = ap_const_lv1_1) and (icmp_ln899_1_reg_3659 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3779));
    end process;


    ap_predicate_op291_store_state4_assign_proc : process(and_ln118_reg_3779, icmp_ln899_1_reg_3659, icmp_ln887_reg_3650)
    begin
                ap_predicate_op291_store_state4 <= ((icmp_ln887_reg_3650 = ap_const_lv1_1) and (icmp_ln899_1_reg_3659 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3779));
    end process;


    ap_ready_assign_proc : process(icmp_ln443_fu_646_p2, ap_CS_fsm_state2)
    begin
        if (((icmp_ln443_fu_646_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    col_buf_0_val_1_0_fu_1158_p3 <= 
        k_buf_0_val_10_q0 when (or_ln457_reg_3788(0) = '1') else 
        tmp_7_fu_1134_p11;
    col_buf_0_val_2_0_fu_1189_p3 <= 
        k_buf_0_val_11_q0 when (or_ln457_reg_3788(0) = '1') else 
        tmp_8_fu_1165_p11;
    col_buf_0_val_3_0_fu_1220_p3 <= 
        k_buf_0_val_12_q0 when (or_ln457_reg_3788(0) = '1') else 
        tmp_9_fu_1196_p11;
    col_buf_0_val_4_0_fu_1251_p3 <= 
        k_buf_0_val_13_q0 when (or_ln457_reg_3788(0) = '1') else 
        tmp_10_fu_1227_p11;
    col_buf_0_val_5_0_fu_1282_p3 <= 
        k_buf_0_val_14_q0 when (or_ln457_reg_3788(0) = '1') else 
        tmp_11_fu_1258_p11;
    col_buf_0_val_6_0_fu_1313_p3 <= 
        k_buf_0_val_15_q0 when (or_ln457_reg_3788(0) = '1') else 
        tmp_12_fu_1289_p11;
    col_buf_0_val_7_0_fu_1344_p3 <= 
        k_buf_0_val_16_q0 when (or_ln457_reg_3788(0) = '1') else 
        tmp_13_fu_1320_p11;
    col_buf_0_val_8_0_fu_1375_p3 <= 
        k_buf_0_val_17_q0 when (or_ln457_reg_3788(0) = '1') else 
        tmp_14_fu_1351_p11;
    empty_585_fu_1044_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_fu_1036_p3),64));
    i_V_fu_652_p2 <= std_logic_vector(unsigned(t_V_3_reg_624) + unsigned(ap_const_lv9_1));
    icmp_ln118_1_fu_748_p2 <= "1" when (unsigned(add_ln506_fu_742_p2) > unsigned(ap_const_lv9_10D)) else "0";
    icmp_ln118_2_fu_774_p2 <= "1" when (unsigned(add_ln506_2_fu_768_p2) > unsigned(ap_const_lv9_10D)) else "0";
    icmp_ln118_3_fu_1008_p2 <= "1" when (signed(ImagLoc_x_fu_982_p2) < signed(ap_const_lv10_1E0)) else "0";
    icmp_ln118_fu_722_p2 <= "1" when (unsigned(add_ln506_1_fu_716_p2) > unsigned(ap_const_lv9_10D)) else "0";
    icmp_ln188_10_fu_1935_p2 <= "1" when (unsigned(src_kernel_win_0_va_184_reg_3930_pp0_iter4_reg) > unsigned(select_ln188_9_reg_3982)) else "0";
    icmp_ln188_11_fu_1945_p2 <= "1" when (unsigned(src_kernel_win_0_va_52_fu_322) > unsigned(select_ln188_10_fu_1939_p3)) else "0";
    icmp_ln188_12_fu_1959_p2 <= "1" when (unsigned(src_kernel_win_0_va_51_fu_318) > unsigned(select_ln188_11_fu_1951_p3)) else "0";
    icmp_ln188_13_fu_2030_p2 <= "1" when (unsigned(src_kernel_win_0_va_181_reg_4018) > unsigned(select_ln188_12_fu_2025_p3)) else "0";
    icmp_ln188_14_fu_2042_p2 <= "1" when (unsigned(src_kernel_win_0_va_180_reg_4012) > unsigned(select_ln188_13_fu_2035_p3)) else "0";
    icmp_ln188_15_fu_2054_p2 <= "1" when (unsigned(src_kernel_win_0_va_179_reg_4006_pp0_iter6_reg) > unsigned(select_ln188_14_reg_4039)) else "0";
    icmp_ln188_16_fu_2064_p2 <= "1" when (unsigned(src_kernel_win_0_va_178_reg_4000_pp0_iter6_reg) > unsigned(select_ln188_15_fu_2058_p3)) else "0";
    icmp_ln188_17_fu_2076_p2 <= "1" when (unsigned(src_kernel_win_0_va_177_reg_3994_pp0_iter6_reg) > unsigned(select_ln188_16_fu_2069_p3)) else "0";
    icmp_ln188_18_fu_2086_p2 <= "1" when (unsigned(src_kernel_win_0_va_176_reg_3988_pp0_iter7_reg) > unsigned(select_ln188_17_fu_2081_p3)) else "0";
    icmp_ln188_19_fu_2098_p2 <= "1" when (unsigned(src_kernel_win_0_va_128_reg_3897_pp0_iter7_reg) > unsigned(select_ln188_18_fu_2091_p3)) else "0";
    icmp_ln188_1_fu_1686_p2 <= "1" when (unsigned(src_kernel_win_0_va_63_fu_366) > unsigned(select_ln188_fu_1678_p3)) else "0";
    icmp_ln188_20_fu_2134_p2 <= "1" when (unsigned(src_kernel_win_0_va_44_fu_290) > unsigned(select_ln188_19_reg_4055)) else "0";
    icmp_ln188_21_fu_2146_p2 <= "1" when (unsigned(src_kernel_win_0_va_43_fu_286) > unsigned(select_ln188_20_fu_2139_p3)) else "0";
    icmp_ln188_22_fu_2160_p2 <= "1" when (unsigned(src_kernel_win_0_va_42_fu_282) > unsigned(select_ln188_21_fu_2152_p3)) else "0";
    icmp_ln188_23_fu_2231_p2 <= "1" when (unsigned(src_kernel_win_0_va_172_reg_4085) > unsigned(select_ln188_22_fu_2226_p3)) else "0";
    icmp_ln188_24_fu_2243_p2 <= "1" when (unsigned(src_kernel_win_0_va_171_reg_4079) > unsigned(select_ln188_23_fu_2236_p3)) else "0";
    icmp_ln188_25_fu_2255_p2 <= "1" when (unsigned(src_kernel_win_0_va_170_reg_4073_pp0_iter10_reg) > unsigned(select_ln188_24_reg_4106)) else "0";
    icmp_ln188_26_fu_2265_p2 <= "1" when (unsigned(src_kernel_win_0_va_169_reg_4067_pp0_iter10_reg) > unsigned(select_ln188_25_fu_2259_p3)) else "0";
    icmp_ln188_27_fu_2277_p2 <= "1" when (unsigned(src_kernel_win_0_va_168_reg_4061_pp0_iter10_reg) > unsigned(select_ln188_26_fu_2270_p3)) else "0";
    icmp_ln188_28_fu_2311_p2 <= "1" when (unsigned(src_kernel_win_0_va_127_reg_3890_pp0_iter11_reg) > unsigned(select_ln188_27_fu_2306_p3)) else "0";
    icmp_ln188_29_fu_2323_p2 <= "1" when (unsigned(src_kernel_win_0_va_36_fu_258) > unsigned(select_ln188_28_fu_2316_p3)) else "0";
    icmp_ln188_2_fu_1700_p2 <= "1" when (unsigned(src_kernel_win_0_va_62_fu_362) > unsigned(select_ln188_1_fu_1692_p3)) else "0";
    icmp_ln188_30_fu_2397_p2 <= "1" when (unsigned(src_kernel_win_0_va_166_reg_4158) > unsigned(select_ln188_29_reg_4164)) else "0";
    icmp_ln188_31_fu_2407_p2 <= "1" when (unsigned(src_kernel_win_0_va_165_reg_4152) > unsigned(select_ln188_30_fu_2401_p3)) else "0";
    icmp_ln188_32_fu_2419_p2 <= "1" when (unsigned(src_kernel_win_0_va_164_reg_4146) > unsigned(select_ln188_31_fu_2412_p3)) else "0";
    icmp_ln188_33_fu_2429_p2 <= "1" when (unsigned(src_kernel_win_0_va_163_reg_4140_pp0_iter13_reg) > unsigned(select_ln188_32_fu_2424_p3)) else "0";
    icmp_ln188_34_fu_2441_p2 <= "1" when (unsigned(src_kernel_win_0_va_162_reg_4134_pp0_iter13_reg) > unsigned(select_ln188_33_fu_2434_p3)) else "0";
    icmp_ln188_35_fu_2453_p2 <= "1" when (unsigned(src_kernel_win_0_va_161_reg_4128_pp0_iter14_reg) > unsigned(select_ln188_34_reg_4180)) else "0";
    icmp_ln188_36_fu_2463_p2 <= "1" when (unsigned(src_kernel_win_0_va_160_reg_4122_pp0_iter14_reg) > unsigned(select_ln188_35_fu_2457_p3)) else "0";
    icmp_ln188_37_fu_2475_p2 <= "1" when (unsigned(src_kernel_win_0_va_126_reg_3883_pp0_iter14_reg) > unsigned(select_ln188_36_fu_2468_p3)) else "0";
    icmp_ln188_38_fu_2509_p2 <= "1" when (unsigned(src_kernel_win_0_va_28_fu_226) > unsigned(select_ln188_37_fu_2504_p3)) else "0";
    icmp_ln188_39_fu_2523_p2 <= "1" when (unsigned(src_kernel_win_0_va_27_fu_222) > unsigned(select_ln188_38_fu_2515_p3)) else "0";
    icmp_ln188_3_fu_1777_p2 <= "1" when (unsigned(src_kernel_win_0_va_191_reg_3909) > unsigned(select_ln188_2_fu_1772_p3)) else "0";
    icmp_ln188_40_fu_2597_p2 <= "1" when (unsigned(src_kernel_win_0_va_157_reg_4226) > unsigned(select_ln188_39_reg_4232)) else "0";
    icmp_ln188_41_fu_2607_p2 <= "1" when (unsigned(src_kernel_win_0_va_156_reg_4220) > unsigned(select_ln188_40_fu_2601_p3)) else "0";
    icmp_ln188_42_fu_2619_p2 <= "1" when (unsigned(src_kernel_win_0_va_155_reg_4214) > unsigned(select_ln188_41_fu_2612_p3)) else "0";
    icmp_ln188_43_fu_2629_p2 <= "1" when (unsigned(src_kernel_win_0_va_154_reg_4208_pp0_iter17_reg) > unsigned(select_ln188_42_fu_2624_p3)) else "0";
    icmp_ln188_44_fu_2641_p2 <= "1" when (unsigned(src_kernel_win_0_va_153_reg_4202_pp0_iter17_reg) > unsigned(select_ln188_43_fu_2634_p3)) else "0";
    icmp_ln188_45_fu_2653_p2 <= "1" when (unsigned(src_kernel_win_0_va_152_reg_4196_pp0_iter18_reg) > unsigned(select_ln188_44_reg_4248)) else "0";
    icmp_ln188_46_fu_2663_p2 <= "1" when (unsigned(src_kernel_win_0_va_125_reg_3876_pp0_iter18_reg) > unsigned(select_ln188_45_fu_2657_p3)) else "0";
    icmp_ln188_47_fu_2699_p2 <= "1" when (unsigned(src_kernel_win_0_va_20_fu_194) > unsigned(select_ln188_46_reg_4254)) else "0";
    icmp_ln188_48_fu_2711_p2 <= "1" when (unsigned(src_kernel_win_0_va_19_fu_190) > unsigned(select_ln188_47_fu_2704_p3)) else "0";
    icmp_ln188_49_fu_2725_p2 <= "1" when (unsigned(src_kernel_win_0_va_18_fu_186) > unsigned(select_ln188_48_fu_2717_p3)) else "0";
    icmp_ln188_4_fu_1789_p2 <= "1" when (unsigned(src_kernel_win_0_va_59_fu_350) > unsigned(select_ln188_3_fu_1782_p3)) else "0";
    icmp_ln188_50_fu_2796_p2 <= "1" when (unsigned(src_kernel_win_0_va_148_reg_4284) > unsigned(select_ln188_49_fu_2791_p3)) else "0";
    icmp_ln188_51_fu_2808_p2 <= "1" when (unsigned(src_kernel_win_0_va_147_reg_4278) > unsigned(select_ln188_50_fu_2801_p3)) else "0";
    icmp_ln188_52_fu_2820_p2 <= "1" when (unsigned(src_kernel_win_0_va_146_reg_4272_pp0_iter21_reg) > unsigned(select_ln188_51_reg_4305)) else "0";
    icmp_ln188_53_fu_2830_p2 <= "1" when (unsigned(src_kernel_win_0_va_145_reg_4266_pp0_iter21_reg) > unsigned(select_ln188_52_fu_2824_p3)) else "0";
    icmp_ln188_54_fu_2842_p2 <= "1" when (unsigned(src_kernel_win_0_va_144_reg_4260_pp0_iter21_reg) > unsigned(select_ln188_53_fu_2835_p3)) else "0";
    icmp_ln188_55_fu_2873_p2 <= "1" when (unsigned(src_kernel_win_0_va_124_reg_3869_pp0_iter22_reg) > unsigned(select_ln188_54_fu_2868_p3)) else "0";
    icmp_ln188_56_fu_2885_p2 <= "1" when (unsigned(src_kernel_win_0_va_12_fu_162) > unsigned(select_ln188_55_fu_2878_p3)) else "0";
    icmp_ln188_57_fu_2951_p2 <= "1" when (unsigned(src_kernel_win_0_va_142_reg_4351) > unsigned(select_ln188_56_reg_4357)) else "0";
    icmp_ln188_58_fu_2961_p2 <= "1" when (unsigned(src_kernel_win_0_va_141_reg_4345) > unsigned(select_ln188_57_fu_2955_p3)) else "0";
    icmp_ln188_59_fu_2973_p2 <= "1" when (unsigned(src_kernel_win_0_va_140_reg_4339) > unsigned(select_ln188_58_fu_2966_p3)) else "0";
    icmp_ln188_5_fu_1855_p2 <= "1" when (unsigned(src_kernel_win_0_va_189_reg_3960) > unsigned(select_ln188_4_reg_3966)) else "0";
    icmp_ln188_60_fu_2983_p2 <= "1" when (unsigned(src_kernel_win_0_va_139_reg_4333_pp0_iter24_reg) > unsigned(select_ln188_59_fu_2978_p3)) else "0";
    icmp_ln188_61_fu_2995_p2 <= "1" when (unsigned(src_kernel_win_0_va_138_reg_4327_pp0_iter24_reg) > unsigned(select_ln188_60_fu_2988_p3)) else "0";
    icmp_ln188_62_fu_3022_p2 <= "1" when (unsigned(src_kernel_win_0_va_137_reg_4321_pp0_iter25_reg) > unsigned(select_ln188_61_reg_4373)) else "0";
    icmp_ln188_63_fu_3032_p2 <= "1" when (unsigned(src_kernel_win_0_va_5_fu_134) > unsigned(select_ln188_62_fu_3026_p3)) else "0";
    icmp_ln188_64_fu_3046_p2 <= "1" when (unsigned(src_kernel_win_0_va_4_fu_130) > unsigned(select_ln188_63_fu_3038_p3)) else "0";
    icmp_ln188_65_fu_3101_p2 <= "1" when (unsigned(src_kernel_win_0_va_134_reg_4391) > unsigned(select_ln188_64_fu_3096_p3)) else "0";
    icmp_ln188_66_fu_3113_p2 <= "1" when (unsigned(src_kernel_win_0_va_133_reg_4385) > unsigned(select_ln188_65_fu_3106_p3)) else "0";
    icmp_ln188_67_fu_3125_p2 <= "1" when (unsigned(src_kernel_win_0_va_132_reg_4379_pp0_iter27_reg) > unsigned(select_ln188_66_reg_4412)) else "0";
    icmp_ln188_6_fu_1865_p2 <= "1" when (unsigned(src_kernel_win_0_va_188_reg_3954) > unsigned(select_ln188_5_fu_1859_p3)) else "0";
    icmp_ln188_7_fu_1877_p2 <= "1" when (unsigned(src_kernel_win_0_va_187_reg_3948) > unsigned(select_ln188_6_fu_1870_p3)) else "0";
    icmp_ln188_8_fu_1887_p2 <= "1" when (unsigned(src_kernel_win_0_va_186_reg_3942_pp0_iter3_reg) > unsigned(select_ln188_7_fu_1882_p3)) else "0";
    icmp_ln188_9_fu_1899_p2 <= "1" when (unsigned(src_kernel_win_0_va_185_reg_3936_pp0_iter3_reg) > unsigned(select_ln188_8_fu_1892_p3)) else "0";
    icmp_ln188_fu_1672_p2 <= "1" when (unsigned(src_kernel_win_0_va_64_fu_370) > unsigned(src_kernel_win_0_va_65_fu_374)) else "0";
    icmp_ln443_fu_646_p2 <= "1" when (t_V_3_reg_624 = ap_const_lv9_113) else "0";
    icmp_ln444_fu_954_p2 <= "1" when (t_V_5_reg_635 = ap_const_lv9_1E8) else "0";
    icmp_ln507_10_fu_938_p2 <= "1" when (sub_ln493_5_fu_812_p2 = ap_const_lv4_4) else "0";
    icmp_ln507_1_fu_830_p2 <= "1" when (trunc_ln506_fu_712_p1 = ap_const_lv4_0) else "0";
    icmp_ln507_2_fu_842_p2 <= "1" when (trunc_ln506_fu_712_p1 = ap_const_lv4_2) else "0";
    icmp_ln507_3_fu_854_p2 <= "1" when (sub_ln493_2_fu_794_p2 = ap_const_lv4_2) else "0";
    icmp_ln507_4_fu_866_p2 <= "1" when (sub_ln493_2_fu_794_p2 = ap_const_lv4_1) else "0";
    icmp_ln507_5_fu_878_p2 <= "1" when (sub_ln493_3_fu_800_p2 = ap_const_lv4_3) else "0";
    icmp_ln507_6_fu_890_p2 <= "1" when (sub_ln493_3_fu_800_p2 = ap_const_lv4_2) else "0";
    icmp_ln507_7_fu_902_p2 <= "1" when (sub_ln493_4_fu_806_p2 = ap_const_lv4_4) else "0";
    icmp_ln507_8_fu_914_p2 <= "1" when (sub_ln493_4_fu_806_p2 = ap_const_lv4_3) else "0";
    icmp_ln507_9_fu_926_p2 <= "1" when (sub_ln493_5_fu_812_p2 = ap_const_lv4_5) else "0";
    icmp_ln507_fu_818_p2 <= "1" when (trunc_ln506_fu_712_p1 = ap_const_lv4_1) else "0";
    icmp_ln879_2_fu_676_p2 <= "1" when (t_V_3_reg_624 = ap_const_lv9_0) else "0";
    icmp_ln879_4_fu_682_p2 <= "1" when (t_V_3_reg_624 = ap_const_lv9_1) else "0";
    icmp_ln879_6_fu_688_p2 <= "1" when (t_V_3_reg_624 = ap_const_lv9_2) else "0";
    icmp_ln879_7_fu_694_p2 <= "1" when (t_V_3_reg_624 = ap_const_lv9_3) else "0";
    icmp_ln879_fu_700_p2 <= "1" when (t_V_3_reg_624 = ap_const_lv9_4) else "0";
    icmp_ln887_fu_658_p2 <= "1" when (unsigned(t_V_3_reg_624) < unsigned(ap_const_lv9_10E)) else "0";
    icmp_ln891_fu_976_p2 <= "0" when (tmp_fu_966_p4 = ap_const_lv6_0) else "1";
    icmp_ln899_1_fu_670_p2 <= "1" when (unsigned(t_V_3_reg_624) > unsigned(ap_const_lv9_4)) else "0";
    icmp_ln899_fu_706_p2 <= "1" when (unsigned(t_V_3_reg_624) > unsigned(ap_const_lv9_10E)) else "0";

    img_1_data_stream_0_V_blk_n_assign_proc : process(img_1_data_stream_0_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, and_ln118_reg_3779, icmp_ln899_1_reg_3659, icmp_ln887_reg_3650)
    begin
        if ((((icmp_ln899_1_reg_3659 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln118_reg_3779) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln887_reg_3650 = ap_const_lv1_1) and (icmp_ln899_1_reg_3659 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3779) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            img_1_data_stream_0_V_blk_n <= img_1_data_stream_0_V_empty_n;
        else 
            img_1_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    img_1_data_stream_0_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op267_read_state4, ap_predicate_op290_read_state4, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op290_read_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op267_read_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            img_1_data_stream_0_V_read <= ap_const_logic_1;
        else 
            img_1_data_stream_0_V_read <= ap_const_logic_0;
        end if; 
    end process;

    j_V_fu_960_p2 <= std_logic_vector(unsigned(t_V_5_reg_635) + unsigned(ap_const_lv9_1));
    k_buf_0_val_10_address0 <= empty_585_fu_1044_p1(9 - 1 downto 0);
    k_buf_0_val_10_address1 <= k_buf_0_val_10_add_reg_3807;

    k_buf_0_val_10_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_10_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_10_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln118_reg_3779, icmp_ln899_1_reg_3659, icmp_ln887_reg_3650, icmp_ln879_7_reg_3676, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln899_1_reg_3659 = ap_const_lv1_0) and (icmp_ln879_7_reg_3676 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3779) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln887_reg_3650 = ap_const_lv1_1) and (icmp_ln899_1_reg_3659 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3779) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_10_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_10_d1_assign_proc : process(img_1_data_stream_0_V_dout, icmp_ln899_1_reg_3659, icmp_ln887_reg_3650, icmp_ln879_7_reg_3676, k_buf_0_val_9_q0, ap_condition_2705)
    begin
        if ((ap_const_boolean_1 = ap_condition_2705)) then
            if (((icmp_ln887_reg_3650 = ap_const_lv1_1) and (icmp_ln899_1_reg_3659 = ap_const_lv1_1))) then 
                k_buf_0_val_10_d1 <= k_buf_0_val_9_q0;
            elsif (((icmp_ln899_1_reg_3659 = ap_const_lv1_0) and (icmp_ln879_7_reg_3676 = ap_const_lv1_1))) then 
                k_buf_0_val_10_d1 <= img_1_data_stream_0_V_dout;
            else 
                k_buf_0_val_10_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            k_buf_0_val_10_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_10_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln118_reg_3779, icmp_ln899_1_reg_3659, icmp_ln887_reg_3650, icmp_ln879_7_reg_3676, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln899_1_reg_3659 = ap_const_lv1_0) and (icmp_ln879_7_reg_3676 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3779) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln887_reg_3650 = ap_const_lv1_1) and (icmp_ln899_1_reg_3659 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3779) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_10_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_10_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_11_address0 <= empty_585_fu_1044_p1(9 - 1 downto 0);
    k_buf_0_val_11_address1 <= k_buf_0_val_11_add_reg_3813;

    k_buf_0_val_11_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_11_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_11_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln118_reg_3779, icmp_ln899_1_reg_3659, icmp_ln887_reg_3650, icmp_ln879_6_reg_3672, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln899_1_reg_3659 = ap_const_lv1_0) and (icmp_ln879_6_reg_3672 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3779) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln887_reg_3650 = ap_const_lv1_1) and (icmp_ln899_1_reg_3659 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3779) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_11_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_11_d1_assign_proc : process(img_1_data_stream_0_V_dout, icmp_ln899_1_reg_3659, icmp_ln887_reg_3650, icmp_ln879_6_reg_3672, k_buf_0_val_10_q0, ap_condition_2705)
    begin
        if ((ap_const_boolean_1 = ap_condition_2705)) then
            if (((icmp_ln887_reg_3650 = ap_const_lv1_1) and (icmp_ln899_1_reg_3659 = ap_const_lv1_1))) then 
                k_buf_0_val_11_d1 <= k_buf_0_val_10_q0;
            elsif (((icmp_ln899_1_reg_3659 = ap_const_lv1_0) and (icmp_ln879_6_reg_3672 = ap_const_lv1_1))) then 
                k_buf_0_val_11_d1 <= img_1_data_stream_0_V_dout;
            else 
                k_buf_0_val_11_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            k_buf_0_val_11_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_11_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln118_reg_3779, icmp_ln899_1_reg_3659, icmp_ln887_reg_3650, icmp_ln879_6_reg_3672, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln899_1_reg_3659 = ap_const_lv1_0) and (icmp_ln879_6_reg_3672 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3779) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln887_reg_3650 = ap_const_lv1_1) and (icmp_ln899_1_reg_3659 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3779) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_11_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_11_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_12_address0 <= empty_585_fu_1044_p1(9 - 1 downto 0);
    k_buf_0_val_12_address1 <= k_buf_0_val_12_add_reg_3819;

    k_buf_0_val_12_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_12_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_12_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln118_reg_3779, icmp_ln899_1_reg_3659, icmp_ln887_reg_3650, icmp_ln879_4_reg_3668, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln899_1_reg_3659 = ap_const_lv1_0) and (icmp_ln879_4_reg_3668 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3779) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln887_reg_3650 = ap_const_lv1_1) and (icmp_ln899_1_reg_3659 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3779) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_12_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_12_d1_assign_proc : process(img_1_data_stream_0_V_dout, icmp_ln899_1_reg_3659, icmp_ln887_reg_3650, icmp_ln879_4_reg_3668, k_buf_0_val_11_q0, ap_condition_2705)
    begin
        if ((ap_const_boolean_1 = ap_condition_2705)) then
            if (((icmp_ln887_reg_3650 = ap_const_lv1_1) and (icmp_ln899_1_reg_3659 = ap_const_lv1_1))) then 
                k_buf_0_val_12_d1 <= k_buf_0_val_11_q0;
            elsif (((icmp_ln899_1_reg_3659 = ap_const_lv1_0) and (icmp_ln879_4_reg_3668 = ap_const_lv1_1))) then 
                k_buf_0_val_12_d1 <= img_1_data_stream_0_V_dout;
            else 
                k_buf_0_val_12_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            k_buf_0_val_12_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_12_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln118_reg_3779, icmp_ln899_1_reg_3659, icmp_ln887_reg_3650, icmp_ln879_4_reg_3668, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln899_1_reg_3659 = ap_const_lv1_0) and (icmp_ln879_4_reg_3668 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3779) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln887_reg_3650 = ap_const_lv1_1) and (icmp_ln899_1_reg_3659 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3779) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_12_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_12_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_13_address0 <= empty_585_fu_1044_p1(9 - 1 downto 0);
    k_buf_0_val_13_address1 <= k_buf_0_val_13_add_reg_3825;

    k_buf_0_val_13_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_13_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_13_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln118_reg_3779, icmp_ln899_1_reg_3659, icmp_ln887_reg_3650, icmp_ln879_2_reg_3664, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln899_1_reg_3659 = ap_const_lv1_0) and (icmp_ln879_2_reg_3664 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3779) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln887_reg_3650 = ap_const_lv1_1) and (icmp_ln899_1_reg_3659 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3779) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_13_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_13_d1_assign_proc : process(img_1_data_stream_0_V_dout, icmp_ln899_1_reg_3659, icmp_ln887_reg_3650, icmp_ln879_2_reg_3664, k_buf_0_val_12_q0, ap_condition_2705)
    begin
        if ((ap_const_boolean_1 = ap_condition_2705)) then
            if (((icmp_ln887_reg_3650 = ap_const_lv1_1) and (icmp_ln899_1_reg_3659 = ap_const_lv1_1))) then 
                k_buf_0_val_13_d1 <= k_buf_0_val_12_q0;
            elsif (((icmp_ln899_1_reg_3659 = ap_const_lv1_0) and (icmp_ln879_2_reg_3664 = ap_const_lv1_1))) then 
                k_buf_0_val_13_d1 <= img_1_data_stream_0_V_dout;
            else 
                k_buf_0_val_13_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            k_buf_0_val_13_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_13_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln118_reg_3779, icmp_ln899_1_reg_3659, icmp_ln887_reg_3650, icmp_ln879_2_reg_3664, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln899_1_reg_3659 = ap_const_lv1_0) and (icmp_ln879_2_reg_3664 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3779) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln887_reg_3650 = ap_const_lv1_1) and (icmp_ln899_1_reg_3659 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3779) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_13_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_13_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_14_address0 <= empty_585_fu_1044_p1(9 - 1 downto 0);
    k_buf_0_val_14_address1 <= k_buf_0_val_14_add_reg_3831;

    k_buf_0_val_14_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_14_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_14_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln118_reg_3779, icmp_ln899_1_reg_3659, icmp_ln887_reg_3650, icmp_ln879_2_reg_3664, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln899_1_reg_3659 = ap_const_lv1_0) and (icmp_ln879_2_reg_3664 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3779) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln887_reg_3650 = ap_const_lv1_1) and (icmp_ln899_1_reg_3659 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3779) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_14_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_14_d1_assign_proc : process(img_1_data_stream_0_V_dout, icmp_ln899_1_reg_3659, icmp_ln887_reg_3650, icmp_ln879_2_reg_3664, k_buf_0_val_13_q0, ap_condition_2705)
    begin
        if ((ap_const_boolean_1 = ap_condition_2705)) then
            if (((icmp_ln887_reg_3650 = ap_const_lv1_1) and (icmp_ln899_1_reg_3659 = ap_const_lv1_1))) then 
                k_buf_0_val_14_d1 <= k_buf_0_val_13_q0;
            elsif (((icmp_ln899_1_reg_3659 = ap_const_lv1_0) and (icmp_ln879_2_reg_3664 = ap_const_lv1_1))) then 
                k_buf_0_val_14_d1 <= img_1_data_stream_0_V_dout;
            else 
                k_buf_0_val_14_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            k_buf_0_val_14_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_14_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln118_reg_3779, icmp_ln899_1_reg_3659, icmp_ln887_reg_3650, icmp_ln879_2_reg_3664, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln899_1_reg_3659 = ap_const_lv1_0) and (icmp_ln879_2_reg_3664 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3779) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln887_reg_3650 = ap_const_lv1_1) and (icmp_ln899_1_reg_3659 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3779) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_14_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_14_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_15_address0 <= empty_585_fu_1044_p1(9 - 1 downto 0);
    k_buf_0_val_15_address1 <= k_buf_0_val_15_add_reg_3837;

    k_buf_0_val_15_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_15_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_15_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln118_reg_3779, icmp_ln899_1_reg_3659, icmp_ln887_reg_3650, icmp_ln879_2_reg_3664, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln899_1_reg_3659 = ap_const_lv1_0) and (icmp_ln879_2_reg_3664 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3779) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln887_reg_3650 = ap_const_lv1_1) and (icmp_ln899_1_reg_3659 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3779) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_15_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_15_d1_assign_proc : process(img_1_data_stream_0_V_dout, icmp_ln899_1_reg_3659, icmp_ln887_reg_3650, icmp_ln879_2_reg_3664, k_buf_0_val_14_q0, ap_condition_2705)
    begin
        if ((ap_const_boolean_1 = ap_condition_2705)) then
            if (((icmp_ln887_reg_3650 = ap_const_lv1_1) and (icmp_ln899_1_reg_3659 = ap_const_lv1_1))) then 
                k_buf_0_val_15_d1 <= k_buf_0_val_14_q0;
            elsif (((icmp_ln899_1_reg_3659 = ap_const_lv1_0) and (icmp_ln879_2_reg_3664 = ap_const_lv1_1))) then 
                k_buf_0_val_15_d1 <= img_1_data_stream_0_V_dout;
            else 
                k_buf_0_val_15_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            k_buf_0_val_15_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_15_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln118_reg_3779, icmp_ln899_1_reg_3659, icmp_ln887_reg_3650, icmp_ln879_2_reg_3664, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln899_1_reg_3659 = ap_const_lv1_0) and (icmp_ln879_2_reg_3664 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3779) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln887_reg_3650 = ap_const_lv1_1) and (icmp_ln899_1_reg_3659 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3779) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_15_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_15_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_16_address0 <= empty_585_fu_1044_p1(9 - 1 downto 0);
    k_buf_0_val_16_address1 <= k_buf_0_val_16_add_reg_3843;

    k_buf_0_val_16_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_16_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_16_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln118_reg_3779, icmp_ln899_1_reg_3659, icmp_ln887_reg_3650, icmp_ln879_2_reg_3664, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln899_1_reg_3659 = ap_const_lv1_0) and (icmp_ln879_2_reg_3664 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3779) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln887_reg_3650 = ap_const_lv1_1) and (icmp_ln899_1_reg_3659 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3779) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_16_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_16_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_16_d1_assign_proc : process(img_1_data_stream_0_V_dout, icmp_ln899_1_reg_3659, icmp_ln887_reg_3650, icmp_ln879_2_reg_3664, k_buf_0_val_15_q0, ap_condition_2705)
    begin
        if ((ap_const_boolean_1 = ap_condition_2705)) then
            if (((icmp_ln887_reg_3650 = ap_const_lv1_1) and (icmp_ln899_1_reg_3659 = ap_const_lv1_1))) then 
                k_buf_0_val_16_d1 <= k_buf_0_val_15_q0;
            elsif (((icmp_ln899_1_reg_3659 = ap_const_lv1_0) and (icmp_ln879_2_reg_3664 = ap_const_lv1_1))) then 
                k_buf_0_val_16_d1 <= img_1_data_stream_0_V_dout;
            else 
                k_buf_0_val_16_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            k_buf_0_val_16_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_16_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln118_reg_3779, icmp_ln899_1_reg_3659, icmp_ln887_reg_3650, icmp_ln879_2_reg_3664, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln899_1_reg_3659 = ap_const_lv1_0) and (icmp_ln879_2_reg_3664 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3779) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln887_reg_3650 = ap_const_lv1_1) and (icmp_ln899_1_reg_3659 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3779) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_16_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_16_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_17_address0 <= empty_585_fu_1044_p1(9 - 1 downto 0);
    k_buf_0_val_17_address1 <= k_buf_0_val_17_add_reg_3849;

    k_buf_0_val_17_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_17_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_17_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln118_reg_3779, icmp_ln899_1_reg_3659, icmp_ln887_reg_3650, icmp_ln879_2_reg_3664, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln899_1_reg_3659 = ap_const_lv1_0) and (icmp_ln879_2_reg_3664 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3779) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln887_reg_3650 = ap_const_lv1_1) and (icmp_ln899_1_reg_3659 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3779) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_17_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_17_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_17_d1_assign_proc : process(img_1_data_stream_0_V_dout, icmp_ln899_1_reg_3659, icmp_ln887_reg_3650, icmp_ln879_2_reg_3664, k_buf_0_val_16_q0, ap_condition_2705)
    begin
        if ((ap_const_boolean_1 = ap_condition_2705)) then
            if (((icmp_ln887_reg_3650 = ap_const_lv1_1) and (icmp_ln899_1_reg_3659 = ap_const_lv1_1))) then 
                k_buf_0_val_17_d1 <= k_buf_0_val_16_q0;
            elsif (((icmp_ln899_1_reg_3659 = ap_const_lv1_0) and (icmp_ln879_2_reg_3664 = ap_const_lv1_1))) then 
                k_buf_0_val_17_d1 <= img_1_data_stream_0_V_dout;
            else 
                k_buf_0_val_17_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            k_buf_0_val_17_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_17_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln118_reg_3779, icmp_ln899_1_reg_3659, icmp_ln887_reg_3650, icmp_ln879_2_reg_3664, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln899_1_reg_3659 = ap_const_lv1_0) and (icmp_ln879_2_reg_3664 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3779) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln887_reg_3650 = ap_const_lv1_1) and (icmp_ln899_1_reg_3659 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3779) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_17_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_17_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_9_address0 <= empty_585_fu_1044_p1(9 - 1 downto 0);
    k_buf_0_val_9_address1 <= k_buf_0_val_9_addr_reg_3801;

    k_buf_0_val_9_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_9_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_9_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln118_reg_3779, icmp_ln899_1_reg_3659, icmp_ln887_reg_3650, icmp_ln879_reg_3680, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln899_1_reg_3659 = ap_const_lv1_0) and (icmp_ln879_reg_3680 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3779) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln887_reg_3650 = ap_const_lv1_1) and (icmp_ln899_1_reg_3659 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3779) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_9_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_9_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln118_reg_3779, icmp_ln899_1_reg_3659, icmp_ln887_reg_3650, icmp_ln879_reg_3680, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln899_1_reg_3659 = ap_const_lv1_0) and (icmp_ln879_reg_3680 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3779) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln887_reg_3650 = ap_const_lv1_1) and (icmp_ln899_1_reg_3659 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_3779) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_9_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_9_we1 <= ap_const_logic_0;
        end if; 
    end process;

    or_ln457_fu_1061_p2 <= (xor_ln457_reg_3654 or icmp_ln118_3_fu_1008_p2);
    select_ln121_fu_1028_p3 <= 
        ap_const_lv9_0 when (tmp_68_fu_1020_p3(0) = '1') else 
        ap_const_lv9_1DF;
    select_ln188_10_fu_1939_p3 <= 
        src_kernel_win_0_va_184_reg_3930_pp0_iter4_reg when (icmp_ln188_10_fu_1935_p2(0) = '1') else 
        select_ln188_9_reg_3982;
    select_ln188_11_fu_1951_p3 <= 
        src_kernel_win_0_va_52_fu_322 when (icmp_ln188_11_fu_1945_p2(0) = '1') else 
        select_ln188_10_fu_1939_p3;
    select_ln188_12_fu_2025_p3 <= 
        src_kernel_win_0_va_182_reg_4024 when (icmp_ln188_12_reg_4034(0) = '1') else 
        select_ln188_11_reg_4029;
    select_ln188_13_fu_2035_p3 <= 
        src_kernel_win_0_va_181_reg_4018 when (icmp_ln188_13_fu_2030_p2(0) = '1') else 
        select_ln188_12_fu_2025_p3;
    select_ln188_14_fu_2047_p3 <= 
        src_kernel_win_0_va_180_reg_4012 when (icmp_ln188_14_fu_2042_p2(0) = '1') else 
        select_ln188_13_fu_2035_p3;
    select_ln188_15_fu_2058_p3 <= 
        src_kernel_win_0_va_179_reg_4006_pp0_iter6_reg when (icmp_ln188_15_fu_2054_p2(0) = '1') else 
        select_ln188_14_reg_4039;
    select_ln188_16_fu_2069_p3 <= 
        src_kernel_win_0_va_178_reg_4000_pp0_iter6_reg when (icmp_ln188_16_fu_2064_p2(0) = '1') else 
        select_ln188_15_fu_2058_p3;
    select_ln188_17_fu_2081_p3 <= 
        src_kernel_win_0_va_177_reg_3994_pp0_iter7_reg when (icmp_ln188_17_reg_4050(0) = '1') else 
        select_ln188_16_reg_4045;
    select_ln188_18_fu_2091_p3 <= 
        src_kernel_win_0_va_176_reg_3988_pp0_iter7_reg when (icmp_ln188_18_fu_2086_p2(0) = '1') else 
        select_ln188_17_fu_2081_p3;
    select_ln188_19_fu_2103_p3 <= 
        src_kernel_win_0_va_128_reg_3897_pp0_iter7_reg when (icmp_ln188_19_fu_2098_p2(0) = '1') else 
        select_ln188_18_fu_2091_p3;
    select_ln188_1_fu_1692_p3 <= 
        src_kernel_win_0_va_63_fu_366 when (icmp_ln188_1_fu_1686_p2(0) = '1') else 
        select_ln188_fu_1678_p3;
    select_ln188_20_fu_2139_p3 <= 
        src_kernel_win_0_va_44_fu_290 when (icmp_ln188_20_fu_2134_p2(0) = '1') else 
        select_ln188_19_reg_4055;
    select_ln188_21_fu_2152_p3 <= 
        src_kernel_win_0_va_43_fu_286 when (icmp_ln188_21_fu_2146_p2(0) = '1') else 
        select_ln188_20_fu_2139_p3;
    select_ln188_22_fu_2226_p3 <= 
        src_kernel_win_0_va_173_reg_4091 when (icmp_ln188_22_reg_4101(0) = '1') else 
        select_ln188_21_reg_4096;
    select_ln188_23_fu_2236_p3 <= 
        src_kernel_win_0_va_172_reg_4085 when (icmp_ln188_23_fu_2231_p2(0) = '1') else 
        select_ln188_22_fu_2226_p3;
    select_ln188_24_fu_2248_p3 <= 
        src_kernel_win_0_va_171_reg_4079 when (icmp_ln188_24_fu_2243_p2(0) = '1') else 
        select_ln188_23_fu_2236_p3;
    select_ln188_25_fu_2259_p3 <= 
        src_kernel_win_0_va_170_reg_4073_pp0_iter10_reg when (icmp_ln188_25_fu_2255_p2(0) = '1') else 
        select_ln188_24_reg_4106;
    select_ln188_26_fu_2270_p3 <= 
        src_kernel_win_0_va_169_reg_4067_pp0_iter10_reg when (icmp_ln188_26_fu_2265_p2(0) = '1') else 
        select_ln188_25_fu_2259_p3;
    select_ln188_27_fu_2306_p3 <= 
        src_kernel_win_0_va_168_reg_4061_pp0_iter11_reg when (icmp_ln188_27_reg_4117(0) = '1') else 
        select_ln188_26_reg_4112;
    select_ln188_28_fu_2316_p3 <= 
        src_kernel_win_0_va_127_reg_3890_pp0_iter11_reg when (icmp_ln188_28_fu_2311_p2(0) = '1') else 
        select_ln188_27_fu_2306_p3;
    select_ln188_29_fu_2329_p3 <= 
        src_kernel_win_0_va_36_fu_258 when (icmp_ln188_29_fu_2323_p2(0) = '1') else 
        select_ln188_28_fu_2316_p3;
    select_ln188_2_fu_1772_p3 <= 
        src_kernel_win_0_va_192_reg_3915 when (icmp_ln188_2_reg_3925(0) = '1') else 
        select_ln188_1_reg_3920;
    select_ln188_30_fu_2401_p3 <= 
        src_kernel_win_0_va_166_reg_4158 when (icmp_ln188_30_fu_2397_p2(0) = '1') else 
        select_ln188_29_reg_4164;
    select_ln188_31_fu_2412_p3 <= 
        src_kernel_win_0_va_165_reg_4152 when (icmp_ln188_31_fu_2407_p2(0) = '1') else 
        select_ln188_30_fu_2401_p3;
    select_ln188_32_fu_2424_p3 <= 
        src_kernel_win_0_va_164_reg_4146_pp0_iter13_reg when (icmp_ln188_32_reg_4175(0) = '1') else 
        select_ln188_31_reg_4170;
    select_ln188_33_fu_2434_p3 <= 
        src_kernel_win_0_va_163_reg_4140_pp0_iter13_reg when (icmp_ln188_33_fu_2429_p2(0) = '1') else 
        select_ln188_32_fu_2424_p3;
    select_ln188_34_fu_2446_p3 <= 
        src_kernel_win_0_va_162_reg_4134_pp0_iter13_reg when (icmp_ln188_34_fu_2441_p2(0) = '1') else 
        select_ln188_33_fu_2434_p3;
    select_ln188_35_fu_2457_p3 <= 
        src_kernel_win_0_va_161_reg_4128_pp0_iter14_reg when (icmp_ln188_35_fu_2453_p2(0) = '1') else 
        select_ln188_34_reg_4180;
    select_ln188_36_fu_2468_p3 <= 
        src_kernel_win_0_va_160_reg_4122_pp0_iter14_reg when (icmp_ln188_36_fu_2463_p2(0) = '1') else 
        select_ln188_35_fu_2457_p3;
    select_ln188_37_fu_2504_p3 <= 
        src_kernel_win_0_va_126_reg_3883_pp0_iter15_reg when (icmp_ln188_37_reg_4191(0) = '1') else 
        select_ln188_36_reg_4186;
    select_ln188_38_fu_2515_p3 <= 
        src_kernel_win_0_va_28_fu_226 when (icmp_ln188_38_fu_2509_p2(0) = '1') else 
        select_ln188_37_fu_2504_p3;
    select_ln188_39_fu_2529_p3 <= 
        src_kernel_win_0_va_27_fu_222 when (icmp_ln188_39_fu_2523_p2(0) = '1') else 
        select_ln188_38_fu_2515_p3;
    select_ln188_3_fu_1782_p3 <= 
        src_kernel_win_0_va_191_reg_3909 when (icmp_ln188_3_fu_1777_p2(0) = '1') else 
        select_ln188_2_fu_1772_p3;
    select_ln188_40_fu_2601_p3 <= 
        src_kernel_win_0_va_157_reg_4226 when (icmp_ln188_40_fu_2597_p2(0) = '1') else 
        select_ln188_39_reg_4232;
    select_ln188_41_fu_2612_p3 <= 
        src_kernel_win_0_va_156_reg_4220 when (icmp_ln188_41_fu_2607_p2(0) = '1') else 
        select_ln188_40_fu_2601_p3;
    select_ln188_42_fu_2624_p3 <= 
        src_kernel_win_0_va_155_reg_4214_pp0_iter17_reg when (icmp_ln188_42_reg_4243(0) = '1') else 
        select_ln188_41_reg_4238;
    select_ln188_43_fu_2634_p3 <= 
        src_kernel_win_0_va_154_reg_4208_pp0_iter17_reg when (icmp_ln188_43_fu_2629_p2(0) = '1') else 
        select_ln188_42_fu_2624_p3;
    select_ln188_44_fu_2646_p3 <= 
        src_kernel_win_0_va_153_reg_4202_pp0_iter17_reg when (icmp_ln188_44_fu_2641_p2(0) = '1') else 
        select_ln188_43_fu_2634_p3;
    select_ln188_45_fu_2657_p3 <= 
        src_kernel_win_0_va_152_reg_4196_pp0_iter18_reg when (icmp_ln188_45_fu_2653_p2(0) = '1') else 
        select_ln188_44_reg_4248;
    select_ln188_46_fu_2668_p3 <= 
        src_kernel_win_0_va_125_reg_3876_pp0_iter18_reg when (icmp_ln188_46_fu_2663_p2(0) = '1') else 
        select_ln188_45_fu_2657_p3;
    select_ln188_47_fu_2704_p3 <= 
        src_kernel_win_0_va_20_fu_194 when (icmp_ln188_47_fu_2699_p2(0) = '1') else 
        select_ln188_46_reg_4254;
    select_ln188_48_fu_2717_p3 <= 
        src_kernel_win_0_va_19_fu_190 when (icmp_ln188_48_fu_2711_p2(0) = '1') else 
        select_ln188_47_fu_2704_p3;
    select_ln188_49_fu_2791_p3 <= 
        src_kernel_win_0_va_149_reg_4290 when (icmp_ln188_49_reg_4300(0) = '1') else 
        select_ln188_48_reg_4295;
    select_ln188_4_fu_1795_p3 <= 
        src_kernel_win_0_va_59_fu_350 when (icmp_ln188_4_fu_1789_p2(0) = '1') else 
        select_ln188_3_fu_1782_p3;
    select_ln188_50_fu_2801_p3 <= 
        src_kernel_win_0_va_148_reg_4284 when (icmp_ln188_50_fu_2796_p2(0) = '1') else 
        select_ln188_49_fu_2791_p3;
    select_ln188_51_fu_2813_p3 <= 
        src_kernel_win_0_va_147_reg_4278 when (icmp_ln188_51_fu_2808_p2(0) = '1') else 
        select_ln188_50_fu_2801_p3;
    select_ln188_52_fu_2824_p3 <= 
        src_kernel_win_0_va_146_reg_4272_pp0_iter21_reg when (icmp_ln188_52_fu_2820_p2(0) = '1') else 
        select_ln188_51_reg_4305;
    select_ln188_53_fu_2835_p3 <= 
        src_kernel_win_0_va_145_reg_4266_pp0_iter21_reg when (icmp_ln188_53_fu_2830_p2(0) = '1') else 
        select_ln188_52_fu_2824_p3;
    select_ln188_54_fu_2868_p3 <= 
        src_kernel_win_0_va_144_reg_4260_pp0_iter22_reg when (icmp_ln188_54_reg_4316(0) = '1') else 
        select_ln188_53_reg_4311;
    select_ln188_55_fu_2878_p3 <= 
        src_kernel_win_0_va_124_reg_3869_pp0_iter22_reg when (icmp_ln188_55_fu_2873_p2(0) = '1') else 
        select_ln188_54_fu_2868_p3;
    select_ln188_56_fu_2891_p3 <= 
        src_kernel_win_0_va_12_fu_162 when (icmp_ln188_56_fu_2885_p2(0) = '1') else 
        select_ln188_55_fu_2878_p3;
    select_ln188_57_fu_2955_p3 <= 
        src_kernel_win_0_va_142_reg_4351 when (icmp_ln188_57_fu_2951_p2(0) = '1') else 
        select_ln188_56_reg_4357;
    select_ln188_58_fu_2966_p3 <= 
        src_kernel_win_0_va_141_reg_4345 when (icmp_ln188_58_fu_2961_p2(0) = '1') else 
        select_ln188_57_fu_2955_p3;
    select_ln188_59_fu_2978_p3 <= 
        src_kernel_win_0_va_140_reg_4339_pp0_iter24_reg when (icmp_ln188_59_reg_4368(0) = '1') else 
        select_ln188_58_reg_4363;
    select_ln188_5_fu_1859_p3 <= 
        src_kernel_win_0_va_189_reg_3960 when (icmp_ln188_5_fu_1855_p2(0) = '1') else 
        select_ln188_4_reg_3966;
    select_ln188_60_fu_2988_p3 <= 
        src_kernel_win_0_va_139_reg_4333_pp0_iter24_reg when (icmp_ln188_60_fu_2983_p2(0) = '1') else 
        select_ln188_59_fu_2978_p3;
    select_ln188_61_fu_3000_p3 <= 
        src_kernel_win_0_va_138_reg_4327_pp0_iter24_reg when (icmp_ln188_61_fu_2995_p2(0) = '1') else 
        select_ln188_60_fu_2988_p3;
    select_ln188_62_fu_3026_p3 <= 
        src_kernel_win_0_va_137_reg_4321_pp0_iter25_reg when (icmp_ln188_62_fu_3022_p2(0) = '1') else 
        select_ln188_61_reg_4373;
    select_ln188_63_fu_3038_p3 <= 
        src_kernel_win_0_va_5_fu_134 when (icmp_ln188_63_fu_3032_p2(0) = '1') else 
        select_ln188_62_fu_3026_p3;
    select_ln188_64_fu_3096_p3 <= 
        src_kernel_win_0_va_135_reg_4397 when (icmp_ln188_64_reg_4407(0) = '1') else 
        select_ln188_63_reg_4402;
    select_ln188_65_fu_3106_p3 <= 
        src_kernel_win_0_va_134_reg_4391 when (icmp_ln188_65_fu_3101_p2(0) = '1') else 
        select_ln188_64_fu_3096_p3;
    select_ln188_66_fu_3118_p3 <= 
        src_kernel_win_0_va_133_reg_4385 when (icmp_ln188_66_fu_3113_p2(0) = '1') else 
        select_ln188_65_fu_3106_p3;
    select_ln188_6_fu_1870_p3 <= 
        src_kernel_win_0_va_188_reg_3954 when (icmp_ln188_6_fu_1865_p2(0) = '1') else 
        select_ln188_5_fu_1859_p3;
    select_ln188_7_fu_1882_p3 <= 
        src_kernel_win_0_va_187_reg_3948_pp0_iter3_reg when (icmp_ln188_7_reg_3977(0) = '1') else 
        select_ln188_6_reg_3972;
    select_ln188_8_fu_1892_p3 <= 
        src_kernel_win_0_va_186_reg_3942_pp0_iter3_reg when (icmp_ln188_8_fu_1887_p2(0) = '1') else 
        select_ln188_7_fu_1882_p3;
    select_ln188_9_fu_1904_p3 <= 
        src_kernel_win_0_va_185_reg_3936_pp0_iter3_reg when (icmp_ln188_9_fu_1899_p2(0) = '1') else 
        select_ln188_8_fu_1892_p3;
    select_ln188_fu_1678_p3 <= 
        src_kernel_win_0_va_64_fu_370 when (icmp_ln188_fu_1672_p2(0) = '1') else 
        src_kernel_win_0_va_65_fu_374;
    select_ln493_1_fu_760_p3 <= 
        ap_const_lv4_0 when (icmp_ln118_1_fu_748_p2(0) = '1') else 
        sub_ln493_fu_754_p2;
    select_ln493_2_fu_786_p3 <= 
        ap_const_lv4_0 when (icmp_ln118_2_fu_774_p2(0) = '1') else 
        sub_ln493_1_fu_780_p2;
    select_ln493_fu_734_p3 <= 
        ap_const_lv4_0 when (icmp_ln118_fu_722_p2(0) = '1') else 
        xor_ln493_fu_728_p2;
    select_ln507_10_fu_1608_p3 <= 
        col_buf_0_val_5_0_fu_1282_p3 when (and_ln507_1_reg_3716(0) = '1') else 
        select_ln507_9_fu_1601_p3;
    select_ln507_12_fu_1629_p3 <= 
        col_buf_0_val_5_0_fu_1282_p3 when (and_ln507_9_reg_3760(0) = '1') else 
        col_buf_0_val_7_0_fu_1344_p3;
    select_ln507_13_fu_1636_p3 <= 
        col_buf_0_val_6_0_fu_1313_p3 when (and_ln507_1_reg_3716(0) = '1') else 
        select_ln507_12_fu_1629_p3;
    select_ln507_1_fu_1524_p3 <= 
        col_buf_0_val_2_0_fu_1189_p3 when (and_ln507_1_reg_3716(0) = '1') else 
        select_ln507_fu_1517_p3;
    select_ln507_3_fu_1545_p3 <= 
        col_buf_0_val_2_0_fu_1189_p3 when (and_ln507_3_reg_3730(0) = '1') else 
        col_buf_0_val_4_0_fu_1251_p3;
    select_ln507_4_fu_1552_p3 <= 
        col_buf_0_val_3_0_fu_1220_p3 when (and_ln507_1_reg_3716(0) = '1') else 
        select_ln507_3_fu_1545_p3;
    select_ln507_6_fu_1573_p3 <= 
        col_buf_0_val_3_0_fu_1220_p3 when (and_ln507_5_reg_3740(0) = '1') else 
        col_buf_0_val_5_0_fu_1282_p3;
    select_ln507_7_fu_1580_p3 <= 
        col_buf_0_val_4_0_fu_1251_p3 when (and_ln507_1_reg_3716(0) = '1') else 
        select_ln507_6_fu_1573_p3;
    select_ln507_9_fu_1601_p3 <= 
        col_buf_0_val_4_0_fu_1251_p3 when (and_ln507_7_reg_3750(0) = '1') else 
        col_buf_0_val_6_0_fu_1313_p3;
    select_ln507_fu_1517_p3 <= 
        col_buf_0_val_1_0_fu_1158_p3 when (and_ln507_reg_3711(0) = '1') else 
        col_buf_0_val_3_0_fu_1220_p3;
    select_ln899_4_fu_1559_p3 <= 
        select_ln507_4_fu_1552_p3 when (icmp_ln899_reg_3684(0) = '1') else 
        col_buf_0_val_5_0_fu_1282_p3;
    select_ln899_5_fu_1587_p3 <= 
        select_ln507_7_fu_1580_p3 when (icmp_ln899_reg_3684(0) = '1') else 
        col_buf_0_val_6_0_fu_1313_p3;
    select_ln899_6_fu_1615_p3 <= 
        select_ln507_10_fu_1608_p3 when (icmp_ln899_reg_3684(0) = '1') else 
        col_buf_0_val_7_0_fu_1344_p3;
    select_ln899_7_fu_1643_p3 <= 
        select_ln507_13_fu_1636_p3 when (icmp_ln899_reg_3684(0) = '1') else 
        col_buf_0_val_8_0_fu_1375_p3;
    select_ln899_fu_1531_p3 <= 
        select_ln507_1_fu_1524_p3 when (icmp_ln899_reg_3684(0) = '1') else 
        col_buf_0_val_4_0_fu_1251_p3;
    src_kernel_win_0_va_123_fu_1450_p3 <= 
        tmp_15_fu_1427_p11 when (icmp_ln899_reg_3684(0) = '1') else 
        col_buf_0_val_1_0_fu_1158_p3;
    src_kernel_win_0_va_124_fu_1480_p3 <= 
        tmp_16_fu_1457_p11 when (icmp_ln899_reg_3684(0) = '1') else 
        col_buf_0_val_2_0_fu_1189_p3;
    src_kernel_win_0_va_125_fu_1510_p3 <= 
        tmp_17_fu_1487_p11 when (icmp_ln899_reg_3684(0) = '1') else 
        col_buf_0_val_3_0_fu_1220_p3;
    src_kernel_win_0_va_126_fu_1538_p3 <= 
        src_kernel_win_0_va_131_fu_1127_p3 when (and_ln507_2_reg_3725(0) = '1') else 
        select_ln899_fu_1531_p3;
    src_kernel_win_0_va_127_fu_1566_p3 <= 
        col_buf_0_val_1_0_fu_1158_p3 when (and_ln507_4_reg_3735(0) = '1') else 
        select_ln899_4_fu_1559_p3;
    src_kernel_win_0_va_128_fu_1594_p3 <= 
        col_buf_0_val_2_0_fu_1189_p3 when (and_ln507_6_reg_3745(0) = '1') else 
        select_ln899_5_fu_1587_p3;
    src_kernel_win_0_va_129_fu_1622_p3 <= 
        col_buf_0_val_3_0_fu_1220_p3 when (and_ln507_8_reg_3755(0) = '1') else 
        select_ln899_6_fu_1615_p3;
    src_kernel_win_0_va_130_fu_1650_p3 <= 
        col_buf_0_val_4_0_fu_1251_p3 when (and_ln507_10_reg_3765(0) = '1') else 
        select_ln899_7_fu_1643_p3;
    src_kernel_win_0_va_131_fu_1127_p3 <= 
        k_buf_0_val_9_q0 when (or_ln457_reg_3788(0) = '1') else 
        tmp_6_fu_1103_p11;
    sub_ln493_1_fu_780_p2 <= std_logic_vector(unsigned(ap_const_lv4_1) - unsigned(trunc_ln506_fu_712_p1));
    sub_ln493_2_fu_794_p2 <= std_logic_vector(unsigned(ap_const_lv4_3) - unsigned(trunc_ln506_fu_712_p1));
    sub_ln493_3_fu_800_p2 <= std_logic_vector(unsigned(ap_const_lv4_4) - unsigned(trunc_ln506_fu_712_p1));
    sub_ln493_4_fu_806_p2 <= std_logic_vector(unsigned(ap_const_lv4_5) - unsigned(trunc_ln506_fu_712_p1));
    sub_ln493_5_fu_812_p2 <= std_logic_vector(unsigned(ap_const_lv4_6) - unsigned(trunc_ln506_fu_712_p1));
    sub_ln493_fu_754_p2 <= std_logic_vector(unsigned(ap_const_lv4_0) - unsigned(trunc_ln506_fu_712_p1));
    tmp_67_fu_994_p3 <= ImagLoc_x_fu_982_p2(9 downto 9);
    tmp_68_fu_1020_p3 <= ImagLoc_x_fu_982_p2(9 downto 9);
    tmp_fu_966_p4 <= t_V_5_reg_635(8 downto 3);
    trunc_ln458_fu_1057_p1 <= x_fu_1036_p3(4 - 1 downto 0);
    trunc_ln506_fu_712_p1 <= t_V_3_reg_624(4 - 1 downto 0);
    x_fu_1036_p3 <= 
        add_ln451_1_fu_988_p2 when (and_ln118_fu_1014_p2(0) = '1') else 
        select_ln121_fu_1028_p3;
    xor_ln118_fu_1002_p2 <= (tmp_67_fu_994_p3 xor ap_const_lv1_1);
    xor_ln457_fu_664_p2 <= (icmp_ln887_fu_658_p2 xor ap_const_lv1_1);
    xor_ln493_1_fu_1098_p2 <= (trunc_ln458_reg_3783 xor ap_const_lv4_F);
    xor_ln493_fu_728_p2 <= (trunc_ln506_fu_712_p1 xor ap_const_lv4_F);
    zext_ln444_fu_950_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_V_5_reg_635),10));
end behav;
