Flow report for capi-precis
Sun Dec  8 15:23:13 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Flow Summary                                                                      ;
+---------------------------------+-------------------------------------------------+
; Flow Status                     ; Successful - Sun Dec  8 15:19:43 2019           ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                   ; capi-precis                                     ;
; Top-level Entity Name           ; psl_fpga                                        ;
; Family                          ; Stratix V                                       ;
; Device                          ; 5SGXMA7H2F35C2                                  ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 67,917 / 234,720 ( 29 % )                       ;
; Total registers                 ; 85959                                           ;
; Total pins                      ; 426 / 664 ( 64 % )                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 7,091,940 / 52,428,800 ( 14 % )                 ;
; Total DSP Blocks                ; 9 / 256 ( 4 % )                                 ;
; Total HSSI STD RX PCSs          ; 11 / 24 ( 46 % )                                ;
; Total HSSI 10G RX PCSs          ; 0 / 24 ( 0 % )                                  ;
; Total HSSI GEN3 RX PCSs         ; 9 / 24 ( 38 % )                                 ;
; Total HSSI PMA RX Deserializers ; 10 / 24 ( 42 % )                                ;
; Total HSSI STD TX PCSs          ; 11 / 24 ( 46 % )                                ;
; Total HSSI 10G TX PCSs          ; 0 / 24 ( 0 % )                                  ;
; Total HSSI GEN3 TX PCSs         ; 9 / 24 ( 38 % )                                 ;
; Total HSSI PMA TX Serializers   ; 11 / 24 ( 46 % )                                ;
; Total HSSI PIPE GEN1_2s         ; 9 / 24 ( 38 % )                                 ;
; Total HSSI GEN3s                ; 9 / 24 ( 38 % )                                 ;
; Total PLLs                      ; 13 / 68 ( 19 % )                                ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 12/08/2019 14:24:29 ;
; Main task         ; Compilation         ;
; Revision Name     ; capi-precis         ;
+-------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                                                                                  ;
+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------+---------------+---------------------------------------+
; Assignment Name                                   ; Value                                                                                                                            ; Default Value      ; Entity Name   ; Section Id                            ;
+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------+---------------+---------------------------------------+
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP               ; On                                                                                                                               ; Off                ; --            ; --                                    ;
; ALLOW_POWER_UP_DONT_CARE                          ; Off                                                                                                                              ; On                 ; --            ; --                                    ;
; COMPILER_SIGNATURE_ID                             ; 233654126158619.157583306927542                                                                                                  ; --                 ; --            ; --                                    ;
; ENABLE_HOLD_BACK_OFF                              ; -- (Not supported for targeted family)                                                                                           ; On                 ; --            ; --                                    ;
; ENABLE_SIGNALTAP                                  ; Off                                                                                                                              ; --                 ; --            ; --                                    ;
; FITTER_EFFORT                                     ; Standard Fit                                                                                                                     ; Auto Fit           ; --            ; --                                    ;
; FIT_ONLY_ONE_ATTEMPT                              ; -- (Not supported for targeted family)                                                                                           ; Off                ; --            ; --                                    ;
; FLOW_ENABLE_RTL_VIEWER                            ; On                                                                                                                               ; Off                ; --            ; --                                    ;
; HDL_MESSAGE_LEVEL                                 ; Level3                                                                                                                           ; Level2             ; --            ; --                                    ;
; INI_VARS                                          ; vpr_net_rr_default_lab_source_level=0;vpr_sp_clk_abs_gband_int=100;vpr_short_path_non_io_guardband_localized_ff_to_ff_factor=0.5 ; --                 ; --            ; --                                    ;
; MAX_CORE_JUNCTION_TEMP                            ; 85                                                                                                                               ; --                 ; --            ; --                                    ;
; MIN_CORE_JUNCTION_TEMP                            ; 0                                                                                                                                ; --                 ; --            ; --                                    ;
; MISC_FILE                                         ; ./psl_fpga/quartus_ip/sfpp_reconfig/synthesis/../sfpp_reconfig.cmp                                                               ; --                 ; --            ; --                                    ;
; MISC_FILE                                         ; ./psl_fpga/quartus_ip/sfpp_reconfig/synthesis/../../sfpp_reconfig.qsys                                                           ; --                 ; --            ; --                                    ;
; MISC_FILE                                         ; ./psl_fpga/quartus_ip/mac36x36/psl_mac36x36.cmp                                                                                  ; --                 ; --            ; --                                    ;
; MISC_FILE                                         ; ./psl_fpga/quartus_ip/gpios/psl_gpo_inst.vhd                                                                                     ; --                 ; --            ; --                                    ;
; MISC_FILE                                         ; ./psl_fpga/quartus_ip/gpios/psl_gpo.cmp                                                                                          ; --                 ; --            ; --                                    ;
; MISC_FILE                                         ; ./psl_fpga/quartus_ip/gpios/psl_gpi_inst.vhd                                                                                     ; --                 ; --            ; --                                    ;
; MISC_FILE                                         ; ./psl_fpga/quartus_ip/gpios/psl_gpi.cmp                                                                                          ; --                 ; --            ; --                                    ;
; MISC_FILE                                         ; ./psl_fpga/quartus_ip/gpios/psl_gpio_inst.vhd                                                                                    ; --                 ; --            ; --                                    ;
; MISC_FILE                                         ; ./psl_fpga/quartus_ip/gpios/psl_gpio.cmp                                                                                         ; --                 ; --            ; --                                    ;
; MISC_FILE                                         ; ./psl_fpga/quartus_ip/pcie_wrap0/synthesis/../pcie_wrap0.cmp                                                                     ; --                 ; --            ; --                                    ;
; MISC_FILE                                         ; ./psl_fpga/quartus_ip/pcie_wrap0/synthesis/../../pcie_wrap0.qsys                                                                 ; --                 ; --            ; --                                    ;
; MISC_FILE                                         ; ./psl_fpga/quartus_ip/clkcntl/psl_clkcntl_inst.vhd                                                                               ; --                 ; --            ; --                                    ;
; MISC_FILE                                         ; ./psl_fpga/quartus_ip/clkcntl/psl_clkcntl.cmp                                                                                    ; --                 ; --            ; --                                    ;
; MISC_FILE                                         ; ./psl_fpga/quartus_ip/sfpp/sfpp_phy.cmp                                                                                          ; --                 ; --            ; --                                    ;
; MUX_RESTRUCTURE                                   ; Off                                                                                                                              ; Auto               ; --            ; --                                    ;
; NOMINAL_CORE_SUPPLY_VOLTAGE                       ; 0.9V                                                                                                                             ; --                 ; --            ; --                                    ;
; NUM_PARALLEL_PROCESSORS                           ; All                                                                                                                              ; --                 ; --            ; --                                    ;
; OPTIMIZATION_MODE                                 ; High Performance Effort                                                                                                          ; Balanced           ; --            ; --                                    ;
; OPTIMIZATION_TECHNIQUE                            ; Speed                                                                                                                            ; Balanced           ; --            ; --                                    ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                   ; Off                                                                                                                              ; Normal compilation ; --            ; --                                    ;
; PARTITION_COLOR                                   ; -- (Not supported for targeted family)                                                                                           ; --                 ; psl_fpga      ; psl_rx:rx                             ;
; PARTITION_COLOR                                   ; -- (Not supported for targeted family)                                                                                           ; --                 ; psl_fpga      ; psl_accel:a0                          ;
; PARTITION_COLOR                                   ; -- (Not supported for targeted family)                                                                                           ; --                 ; psl_fpga      ; psl_jm:jm                             ;
; PARTITION_COLOR                                   ; -- (Not supported for targeted family)                                                                                           ; --                 ; psl_fpga      ; psl:p                                 ;
; PARTITION_COLOR                                   ; -- (Not supported for targeted family)                                                                                           ; --                 ; psl_fpga      ; psl_li:li                             ;
; PARTITION_COLOR                                   ; -- (Not supported for targeted family)                                                                                           ; --                 ; psl_fpga      ; psl_ct:ct                             ;
; PARTITION_COLOR                                   ; -- (Not supported for targeted family)                                                                                           ; --                 ; psl_fpga      ; Top                                   ;
; PARTITION_COLOR                                   ; -- (Not supported for targeted family)                                                                                           ; --                 ; psl_fpga      ; psl_cd:cd                             ;
; PARTITION_COLOR                                   ; -- (Not supported for targeted family)                                                                                           ; --                 ; psl_fpga      ; alt_xcvr_reconfig:alt_xcvr_reconfig_0 ;
; PARTITION_FITTER_PRESERVATION_LEVEL               ; -- (Not supported for targeted family)                                                                                           ; --                 ; psl_fpga      ; psl_rx:rx                             ;
; PARTITION_FITTER_PRESERVATION_LEVEL               ; -- (Not supported for targeted family)                                                                                           ; --                 ; psl_fpga      ; psl_accel:a0                          ;
; PARTITION_FITTER_PRESERVATION_LEVEL               ; -- (Not supported for targeted family)                                                                                           ; --                 ; psl_fpga      ; psl_jm:jm                             ;
; PARTITION_FITTER_PRESERVATION_LEVEL               ; -- (Not supported for targeted family)                                                                                           ; --                 ; psl_fpga      ; psl:p                                 ;
; PARTITION_FITTER_PRESERVATION_LEVEL               ; -- (Not supported for targeted family)                                                                                           ; --                 ; psl_fpga      ; psl_li:li                             ;
; PARTITION_FITTER_PRESERVATION_LEVEL               ; -- (Not supported for targeted family)                                                                                           ; --                 ; psl_fpga      ; psl_ct:ct                             ;
; PARTITION_FITTER_PRESERVATION_LEVEL               ; -- (Not supported for targeted family)                                                                                           ; --                 ; psl_fpga      ; Top                                   ;
; PARTITION_FITTER_PRESERVATION_LEVEL               ; -- (Not supported for targeted family)                                                                                           ; --                 ; psl_fpga      ; psl_cd:cd                             ;
; PARTITION_FITTER_PRESERVATION_LEVEL               ; -- (Not supported for targeted family)                                                                                           ; --                 ; psl_fpga      ; alt_xcvr_reconfig:alt_xcvr_reconfig_0 ;
; PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS       ; -- (Not supported for targeted family)                                                                                           ; --                 ; psl_fpga      ; alt_xcvr_reconfig:alt_xcvr_reconfig_0 ;
; PARTITION_NETLIST_TYPE                            ; -- (Not supported for targeted family)                                                                                           ; --                 ; psl_fpga      ; psl_rx:rx                             ;
; PARTITION_NETLIST_TYPE                            ; -- (Not supported for targeted family)                                                                                           ; --                 ; psl_fpga      ; psl_accel:a0                          ;
; PARTITION_NETLIST_TYPE                            ; -- (Not supported for targeted family)                                                                                           ; --                 ; psl_fpga      ; psl_jm:jm                             ;
; PARTITION_NETLIST_TYPE                            ; -- (Not supported for targeted family)                                                                                           ; --                 ; psl_fpga      ; psl:p                                 ;
; PARTITION_NETLIST_TYPE                            ; -- (Not supported for targeted family)                                                                                           ; --                 ; psl_fpga      ; psl_li:li                             ;
; PARTITION_NETLIST_TYPE                            ; -- (Not supported for targeted family)                                                                                           ; --                 ; psl_fpga      ; psl_ct:ct                             ;
; PARTITION_NETLIST_TYPE                            ; -- (Not supported for targeted family)                                                                                           ; --                 ; psl_fpga      ; Top                                   ;
; PARTITION_NETLIST_TYPE                            ; -- (Not supported for targeted family)                                                                                           ; --                 ; psl_fpga      ; psl_cd:cd                             ;
; PARTITION_NETLIST_TYPE                            ; -- (Not supported for targeted family)                                                                                           ; --                 ; psl_fpga      ; alt_xcvr_reconfig:alt_xcvr_reconfig_0 ;
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING ; On                                                                                                                               ; Off                ; --            ; --                                    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                    ; On                                                                                                                               ; Off                ; --            ; --                                    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA           ; On                                                                                                                               ; Off                ; --            ; --                                    ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION           ; On                                                                                                                               ; Off                ; --            ; --                                    ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING              ; On                                                                                                                               ; Off                ; --            ; --                                    ;
; PLACEMENT_EFFORT_MULTIPLIER                       ; 4                                                                                                                                ; 1.0                ; --            ; --                                    ;
; POWER_BOARD_THERMAL_MODEL                         ; None (CONSERVATIVE)                                                                                                              ; --                 ; --            ; --                                    ;
; POWER_HSSI_VCCHIP_LEFT                            ; Opportunistically power off                                                                                                      ; --                 ; --            ; --                                    ;
; POWER_HSSI_VCCHIP_RIGHT                           ; Opportunistically power off                                                                                                      ; --                 ; --            ; --                                    ;
; POWER_PRESET_COOLING_SOLUTION                     ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                                                                                            ; --                 ; --            ; --                                    ;
; QII_AUTO_PACKED_REGISTERS                         ; Normal                                                                                                                           ; Auto               ; --            ; --                                    ;
; REMOVE_DUPLICATE_REGISTERS                        ; Off                                                                                                                              ; On                 ; --            ; --                                    ;
; ROUTER_CLOCKING_TOPOLOGY_ANALYSIS                 ; On                                                                                                                               ; Off                ; --            ; --                                    ;
; ROUTER_LCELL_INSERTION_AND_LOGIC_DUPLICATION      ; On                                                                                                                               ; Auto               ; --            ; --                                    ;
; ROUTER_TIMING_OPTIMIZATION_LEVEL                  ; MAXIMUM                                                                                                                          ; Normal             ; --            ; --                                    ;
; SAVE_DISK_SPACE                                   ; Off                                                                                                                              ; On                 ; --            ; --                                    ;
; SEED                                              ; 29                                                                                                                               ; 1                  ; --            ; --                                    ;
; SLD_FILE                                          ; ./psl_fpga/quartus_ip/sfpp_reconfig/synthesis/sfpp_reconfig.debuginfo                                                            ; --                 ; --            ; --                                    ;
; SLD_FILE                                          ; ./psl_fpga/quartus_ip/pcie_wrap0/synthesis/pcie_wrap0.debuginfo                                                                  ; --                 ; --            ; --                                    ;
; SLD_INFO                                          ; QSYS_NAME pcie_wrap0 HAS_SOPCINFO 1 GENERATION_ID 1446835481                                                                     ; --                 ; pcie_wrap0    ; --                                    ;
; SLD_INFO                                          ; QSYS_NAME sfpp_reconfig HAS_SOPCINFO 1 GENERATION_ID 1446835337                                                                  ; --                 ; sfpp_reconfig ; --                                    ;
; SOPCINFO_FILE                                     ; ./psl_fpga/quartus_ip/sfpp_reconfig/synthesis/../../sfpp_reconfig.sopcinfo                                                       ; --                 ; --            ; --                                    ;
; SOPCINFO_FILE                                     ; ./psl_fpga/quartus_ip/pcie_wrap0/synthesis/../../pcie_wrap0.sopcinfo                                                             ; --                 ; --            ; --                                    ;
; STATE_MACHINE_PROCESSING                          ; One-Hot                                                                                                                          ; Auto               ; --            ; --                                    ;
; SYNTHESIS_ONLY_QIP                                ; On                                                                                                                               ; --                 ; --            ; --                                    ;
; SYNTHESIS_ONLY_QIP                                ; On                                                                                                                               ; --                 ; --            ; --                                    ;
; SYNTHESIS_ONLY_QIP                                ; On                                                                                                                               ; --                 ; --            ; --                                    ;
; SYNTHESIS_ONLY_QIP                                ; On                                                                                                                               ; --                 ; --            ; --                                    ;
; TOP_LEVEL_ENTITY                                  ; psl_fpga                                                                                                                         ; capi-precis        ; --            ; --                                    ;
; USE_SIGNALTAP_FILE                                ; soft_reconfig.stp                                                                                                                ; --                 ; --            ; --                                    ;
; VCCA_GXBL_USER_VOLTAGE                            ; 3.0V                                                                                                                             ; --                 ; --            ; --                                    ;
; VCCA_GXBR_USER_VOLTAGE                            ; 3.0V                                                                                                                             ; --                 ; --            ; --                                    ;
; VCCR_GXBL_USER_VOLTAGE                            ; 1.0V                                                                                                                             ; --                 ; --            ; --                                    ;
; VCCR_GXBR_USER_VOLTAGE                            ; 1.0V                                                                                                                             ; --                 ; --            ; --                                    ;
; VCCT_GXBL_USER_VOLTAGE                            ; 1.0V                                                                                                                             ; --                 ; --            ; --                                    ;
; VCCT_GXBR_USER_VOLTAGE                            ; 1.0V                                                                                                                             ; --                 ; --            ; --                                    ;
; VERILOG_INPUT_VERSION                             ; SystemVerilog_2005                                                                                                               ; Verilog_2001       ; --            ; --                                    ;
; VERILOG_MACRO                                     ; BUILD_TIMESTAMP=32'd1575833067                                                                                                   ; --                 ; --            ; --                                    ;
; VERILOG_MACRO                                     ; BUILD_VERSION="54d07fb                                                                                                           ; --                 ; --            ; --                                    ;
; VERILOG_SHOW_LMF_MAPPING_MESSAGES                 ; Off                                                                                                                              ; --                 ; --            ; --                                    ;
+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------+---------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:08:49     ; 1.1                     ; 2795 MB             ; 00:09:43                           ;
; Partition Merge      ; 00:00:54     ; 1.0                     ; 2614 MB             ; 00:00:54                           ;
; Fitter               ; 00:45:11     ; 1.2                     ; 9185 MB             ; 01:08:58                           ;
; Timing Analyzer      ; 00:02:34     ; 2.0                     ; 4567 MB             ; 00:04:59                           ;
; Total                ; 00:57:28     ; --                      ; --                  ; 01:24:34                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+--------------------------------------------------------------------------------------+
; Flow OS Summary                                                                      ;
+----------------------+------------------+--------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name      ; OS Version ; Processor type ;
+----------------------+------------------+--------------+------------+----------------+
; Analysis & Synthesis ; ab-XPS           ; Ubuntu 19.10 ; 19         ; x86_64         ;
; Partition Merge      ; ab-XPS           ; Ubuntu 19.10 ; 19         ; x86_64         ;
; Fitter               ; ab-XPS           ; Ubuntu 19.10 ; 19         ; x86_64         ;
; Timing Analyzer      ; ab-XPS           ; Ubuntu 19.10 ; 19         ; x86_64         ;
+----------------------+------------------+--------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --64bit --family=StratixV --part=5SGXMA7H2F35C2 capi-precis
quartus_cdb --64bit --merge=on capi-precis
quartus_fit --64bit --part=5SGXMA7H2F35C2 capi-precis
quartus_sta --64bit --do_report_timing capi-precis



