{
	"version": "1.0",
	"modules": {
		"vector_add_1": {
			"proto_instances": {
				"/axi_mem_intercon/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M00_ACLK"},
						"ARADDR": { "actual": "M00_AXI_araddr"},
						"ARBURST": { "actual": "M00_AXI_arburst"},
						"ARCACHE": { "actual": "M00_AXI_arcache"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "M00_AXI_arlen"},
						"ARLOCK": { "actual": "M00_AXI_arlock[1:0]"},
						"ARPROT": { "actual": "M00_AXI_arprot"},
						"ARQOS": { "actual": "M00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M00_AXI_arready"},
						"ARSIZE": { "actual": "M00_AXI_arsize"},
						"ARVALID": { "actual": "M00_AXI_arvalid"},
						"AWADDR": { "actual": "M00_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "M00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M00_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "M00_AXI_awlen[3:0]"},
						"AWLOCK": { "actual": "M00_AXI_awlock[1:0]"},
						"AWPROT": { "actual": "M00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M00_AXI_awready"},
						"AWSIZE": { "actual": "M00_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "M00_AXI_awvalid"},
						"BREADY": { "actual": "M00_AXI_bready"},
						"BRESP": { "actual": "M00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M00_AXI_bvalid"},
						"RDATA": { "actual": "M00_AXI_rdata"},
						"RLAST": { "actual": "M00_AXI_rlast"},
						"RREADY": { "actual": "M00_AXI_rready"},
						"RRESP": { "actual": "M00_AXI_rresp"},
						"RVALID": { "actual": "M00_AXI_rvalid"},
						"WDATA": { "actual": "M00_AXI_wdata[63:0]"},
						"WLAST": { "actual": "M00_AXI_wlast"},
						"WREADY": { "actual": "M00_AXI_wready"},
						"WSTRB": { "actual": "M00_AXI_wstrb[7:0]"},
						"WVALID": { "actual": "M00_AXI_wvalid"}
					}
				},
				"/axi_mem_intercon/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S00_ACLK"},
						"ARADDR": { "actual": "S00_AXI_araddr"},
						"ARBURST": { "actual": "S00_AXI_arburst"},
						"ARCACHE": { "actual": "S00_AXI_arcache"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S00_AXI_arlen"},
						"ARPROT": { "actual": "S00_AXI_arprot"},
						"ARREADY": { "actual": "S00_AXI_arready"},
						"ARSIZE": { "actual": "S00_AXI_arsize"},
						"ARVALID": { "actual": "S00_AXI_arvalid"},
						"RDATA": { "actual": "S00_AXI_rdata"},
						"RLAST": { "actual": "S00_AXI_rlast"},
						"RREADY": { "actual": "S00_AXI_rready"},
						"RRESP": { "actual": "S00_AXI_rresp"},
						"RVALID": { "actual": "S00_AXI_rvalid"}
					}
				},
				"/axi_mem_intercon/S01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S01_ACLK"},
						"ARADDR": { "actual": "S01_AXI_araddr[63:32]"},
						"ARBURST": { "actual": "S01_AXI_arburst[3:2]"},
						"ARCACHE": { "actual": "S01_AXI_arcache[7:4]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARLEN": { "actual": "S01_AXI_arlen[15:8]"},
						"ARPROT": { "actual": "S01_AXI_arprot[5:3]"},
						"ARREADY": { "actual": "S01_AXI_arready[1:1]"},
						"ARSIZE": { "actual": "S01_AXI_arsize[5:3]"},
						"ARVALID": { "actual": "S01_AXI_arvalid[1:1]"},
						"RDATA": { "actual": "S01_AXI_rdata[63:32]"},
						"RLAST": { "actual": "S01_AXI_rlast[1:1]"},
						"RREADY": { "actual": "S01_AXI_rready[1:1]"},
						"RRESP": { "actual": "S01_AXI_rresp[3:2]"},
						"RVALID": { "actual": "S01_AXI_rvalid[1:1]"}
					}
				},
				"/axi_mem_intercon/S02_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S02_ACLK"},
						"ARESETN": { "actual": "ARESETN"},
						"AWADDR": { "actual": "S02_AXI_awaddr[95:64]"},
						"AWBURST": { "actual": "S02_AXI_awburst[5:4]"},
						"AWCACHE": { "actual": "S02_AXI_awcache[11:8]"},
						"AWLEN": { "actual": "S02_AXI_awlen[23:16]"},
						"AWPROT": { "actual": "S02_AXI_awprot[8:6]"},
						"AWREADY": { "actual": "S02_AXI_awready[2:2]"},
						"AWSIZE": { "actual": "S02_AXI_awsize[8:6]"},
						"AWVALID": { "actual": "S02_AXI_awvalid[2:2]"},
						"BREADY": { "actual": "S02_AXI_bready[2:2]"},
						"BRESP": { "actual": "S02_AXI_bresp[5:4]"},
						"BVALID": { "actual": "S02_AXI_bvalid[2:2]"},
						"WDATA": { "actual": "S02_AXI_wdata[95:64]"},
						"WLAST": { "actual": "S02_AXI_wlast[2:2]"},
						"WREADY": { "actual": "S02_AXI_wready[2:2]"},
						"WSTRB": { "actual": "S02_AXI_wstrb[11:8]"},
						"WVALID": { "actual": "S02_AXI_wvalid[2:2]"}
					}
				},
				"/axi_mem_intercon/m00_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr"},
						"ARBURST": { "actual": "M_AXI_arburst"},
						"ARCACHE": { "actual": "M_AXI_arcache"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen"},
						"ARLOCK": { "actual": "M_AXI_arlock[1:0]"},
						"ARPROT": { "actual": "M_AXI_arprot"},
						"ARQOS": { "actual": "M_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"AWADDR": { "actual": "M_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "M_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_awcache[3:0]"},
						"AWLEN": { "actual": "M_AXI_awlen[3:0]"},
						"AWLOCK": { "actual": "M_AXI_awlock[1:0]"},
						"AWPROT": { "actual": "M_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWSIZE": { "actual": "M_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"RDATA": { "actual": "M_AXI_rdata"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp"},
						"RVALID": { "actual": "M_AXI_rvalid"},
						"WDATA": { "actual": "M_AXI_wdata[63:0]"},
						"WLAST": { "actual": "M_AXI_wlast"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb[7:0]"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/axi_mem_intercon/m00_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr"},
						"ARBURST": { "actual": "S_AXI_arburst"},
						"ARCACHE": { "actual": "S_AXI_arcache"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARID": { "actual": "S_AXI_arid[1:0]"},
						"ARLEN": { "actual": "S_AXI_arlen"},
						"ARLOCK": { "actual": "S_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "S_AXI_arprot"},
						"ARQOS": { "actual": "S_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARREGION": { "actual": "S_AXI_arregion[3:0]"},
						"ARSIZE": { "actual": "S_AXI_arsize"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr[31:0]"},
						"AWBURST": { "actual": "S_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S_AXI_awcache[3:0]"},
						"AWID": { "actual": "S_AXI_awid[1:0]"},
						"AWLEN": { "actual": "S_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "S_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "S_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWREGION": { "actual": "S_AXI_awregion[3:0]"},
						"AWSIZE": { "actual": "S_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BID": { "actual": "S_AXI_bid[1:0]"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata"},
						"RID": { "actual": "S_AXI_rid[1:0]"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata[511:0]"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb[63:0]"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/axi_mem_intercon/m00_couplers/auto_ds/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr"},
						"ARBURST": { "actual": "m_axi_arburst"},
						"ARCACHE": { "actual": "m_axi_arcache"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARLEN": { "actual": "m_axi_arlen"},
						"ARLOCK": { "actual": "m_axi_arlock"},
						"ARPROT": { "actual": "m_axi_arprot"},
						"ARQOS": { "actual": "m_axi_arqos"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARREGION": { "actual": "m_axi_arregion"},
						"ARSIZE": { "actual": "m_axi_arsize"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"AWADDR": { "actual": "m_axi_awaddr"},
						"AWBURST": { "actual": "m_axi_awburst"},
						"AWCACHE": { "actual": "m_axi_awcache"},
						"AWLEN": { "actual": "m_axi_awlen"},
						"AWLOCK": { "actual": "m_axi_awlock"},
						"AWPROT": { "actual": "m_axi_awprot"},
						"AWQOS": { "actual": "m_axi_awqos"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWREGION": { "actual": "m_axi_awregion"},
						"AWSIZE": { "actual": "m_axi_awsize"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"RDATA": { "actual": "m_axi_rdata"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp"},
						"RVALID": { "actual": "m_axi_rvalid"},
						"WDATA": { "actual": "m_axi_wdata"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/axi_mem_intercon/m00_couplers/auto_ds/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr"},
						"ARBURST": { "actual": "s_axi_arburst"},
						"ARCACHE": { "actual": "s_axi_arcache"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARID": { "actual": "s_axi_arid"},
						"ARLEN": { "actual": "s_axi_arlen"},
						"ARLOCK": { "actual": "s_axi_arlock"},
						"ARPROT": { "actual": "s_axi_arprot"},
						"ARQOS": { "actual": "s_axi_arqos"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion"},
						"ARSIZE": { "actual": "s_axi_arsize"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr"},
						"AWBURST": { "actual": "s_axi_awburst"},
						"AWCACHE": { "actual": "s_axi_awcache"},
						"AWID": { "actual": "s_axi_awid"},
						"AWLEN": { "actual": "s_axi_awlen"},
						"AWLOCK": { "actual": "s_axi_awlock"},
						"AWPROT": { "actual": "s_axi_awprot"},
						"AWQOS": { "actual": "s_axi_awqos"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion"},
						"AWSIZE": { "actual": "s_axi_awsize"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BID": { "actual": "s_axi_bid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata"},
						"RID": { "actual": "s_axi_rid"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/axi_mem_intercon/m00_couplers/auto_pc/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr"},
						"ARBURST": { "actual": "m_axi_arburst"},
						"ARCACHE": { "actual": "m_axi_arcache"},
						"ARESETN": { "actual": "aresetn"},
						"ARLEN": { "actual": "m_axi_arlen"},
						"ARLOCK": { "actual": "m_axi_arlock"},
						"ARPROT": { "actual": "m_axi_arprot"},
						"ARQOS": { "actual": "m_axi_arqos"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARSIZE": { "actual": "m_axi_arsize"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"AWADDR": { "actual": "m_axi_awaddr"},
						"AWBURST": { "actual": "m_axi_awburst"},
						"AWCACHE": { "actual": "m_axi_awcache"},
						"AWLEN": { "actual": "m_axi_awlen"},
						"AWLOCK": { "actual": "m_axi_awlock"},
						"AWPROT": { "actual": "m_axi_awprot"},
						"AWQOS": { "actual": "m_axi_awqos"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWSIZE": { "actual": "m_axi_awsize"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"RDATA": { "actual": "m_axi_rdata"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp"},
						"RVALID": { "actual": "m_axi_rvalid"},
						"WDATA": { "actual": "m_axi_wdata"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/axi_mem_intercon/m00_couplers/auto_pc/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr"},
						"ARBURST": { "actual": "s_axi_arburst"},
						"ARCACHE": { "actual": "s_axi_arcache"},
						"ARESETN": { "actual": "aresetn"},
						"ARLEN": { "actual": "s_axi_arlen"},
						"ARLOCK": { "actual": "s_axi_arlock"},
						"ARPROT": { "actual": "s_axi_arprot"},
						"ARQOS": { "actual": "s_axi_arqos"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARREGION": { "actual": "s_axi_arregion"},
						"ARSIZE": { "actual": "s_axi_arsize"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr"},
						"AWBURST": { "actual": "s_axi_awburst"},
						"AWCACHE": { "actual": "s_axi_awcache"},
						"AWLEN": { "actual": "s_axi_awlen"},
						"AWLOCK": { "actual": "s_axi_awlock"},
						"AWPROT": { "actual": "s_axi_awprot"},
						"AWQOS": { "actual": "s_axi_awqos"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWREGION": { "actual": "s_axi_awregion"},
						"AWSIZE": { "actual": "s_axi_awsize"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/axi_mem_intercon/s00_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr"},
						"ARBURST": { "actual": "M_AXI_arburst"},
						"ARCACHE": { "actual": "M_AXI_arcache"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen"},
						"ARPROT": { "actual": "M_AXI_arprot"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARSIZE": { "actual": "M_AXI_arsize"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"RDATA": { "actual": "M_AXI_rdata"},
						"RLAST": { "actual": "M_AXI_rlast"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp"},
						"RVALID": { "actual": "M_AXI_rvalid"}
					}
				},
				"/axi_mem_intercon/s00_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr"},
						"ARBURST": { "actual": "S_AXI_arburst"},
						"ARCACHE": { "actual": "S_AXI_arcache"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen"},
						"ARPROT": { "actual": "S_AXI_arprot"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"RDATA": { "actual": "S_AXI_rdata"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp"},
						"RVALID": { "actual": "S_AXI_rvalid"}
					}
				},
				"/axi_mem_intercon/s01_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[63:32]"},
						"ARBURST": { "actual": "M_AXI_arburst[3:2]"},
						"ARCACHE": { "actual": "M_AXI_arcache[7:4]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARLEN": { "actual": "M_AXI_arlen[15:8]"},
						"ARPROT": { "actual": "M_AXI_arprot[5:3]"},
						"ARREADY": { "actual": "M_AXI_arready[1:1]"},
						"ARSIZE": { "actual": "M_AXI_arsize[5:3]"},
						"ARVALID": { "actual": "M_AXI_arvalid[1:1]"},
						"RDATA": { "actual": "M_AXI_rdata[63:32]"},
						"RLAST": { "actual": "M_AXI_rlast[1:1]"},
						"RREADY": { "actual": "M_AXI_rready[1:1]"},
						"RRESP": { "actual": "M_AXI_rresp[3:2]"},
						"RVALID": { "actual": "M_AXI_rvalid[1:1]"}
					}
				},
				"/axi_mem_intercon/s01_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[63:32]"},
						"ARBURST": { "actual": "S_AXI_arburst[3:2]"},
						"ARCACHE": { "actual": "S_AXI_arcache[7:4]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARLEN": { "actual": "S_AXI_arlen[15:8]"},
						"ARPROT": { "actual": "S_AXI_arprot[5:3]"},
						"ARREADY": { "actual": "S_AXI_arready[1:1]"},
						"ARSIZE": { "actual": "S_AXI_arsize[5:3]"},
						"ARVALID": { "actual": "S_AXI_arvalid[1:1]"},
						"RDATA": { "actual": "S_AXI_rdata[63:32]"},
						"RLAST": { "actual": "S_AXI_rlast[1:1]"},
						"RREADY": { "actual": "S_AXI_rready[1:1]"},
						"RRESP": { "actual": "S_AXI_rresp[3:2]"},
						"RVALID": { "actual": "S_AXI_rvalid[1:1]"}
					}
				},
				"/axi_mem_intercon/s02_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARESETN": { "actual": "M_ARESETN"},
						"AWADDR": { "actual": "M_AXI_awaddr[95:64]"},
						"AWBURST": { "actual": "M_AXI_awburst[5:4]"},
						"AWCACHE": { "actual": "M_AXI_awcache[11:8]"},
						"AWLEN": { "actual": "M_AXI_awlen[23:16]"},
						"AWPROT": { "actual": "M_AXI_awprot[8:6]"},
						"AWREADY": { "actual": "M_AXI_awready[2:2]"},
						"AWSIZE": { "actual": "M_AXI_awsize[8:6]"},
						"AWVALID": { "actual": "M_AXI_awvalid[2:2]"},
						"BREADY": { "actual": "M_AXI_bready[2:2]"},
						"BRESP": { "actual": "M_AXI_bresp[5:4]"},
						"BVALID": { "actual": "M_AXI_bvalid[2:2]"},
						"WDATA": { "actual": "M_AXI_wdata[95:64]"},
						"WLAST": { "actual": "M_AXI_wlast[2:2]"},
						"WREADY": { "actual": "M_AXI_wready[2:2]"},
						"WSTRB": { "actual": "M_AXI_wstrb[11:8]"},
						"WVALID": { "actual": "M_AXI_wvalid[2:2]"}
					}
				},
				"/axi_mem_intercon/s02_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARESETN": { "actual": "S_ARESETN"},
						"AWADDR": { "actual": "S_AXI_awaddr[95:64]"},
						"AWBURST": { "actual": "S_AXI_awburst[5:4]"},
						"AWCACHE": { "actual": "S_AXI_awcache[11:8]"},
						"AWLEN": { "actual": "S_AXI_awlen[23:16]"},
						"AWPROT": { "actual": "S_AXI_awprot[8:6]"},
						"AWREADY": { "actual": "S_AXI_awready[2:2]"},
						"AWSIZE": { "actual": "S_AXI_awsize[8:6]"},
						"AWVALID": { "actual": "S_AXI_awvalid[2:2]"},
						"BREADY": { "actual": "S_AXI_bready[2:2]"},
						"BRESP": { "actual": "S_AXI_bresp[5:4]"},
						"BVALID": { "actual": "S_AXI_bvalid[2:2]"},
						"WDATA": { "actual": "S_AXI_wdata[95:64]"},
						"WLAST": { "actual": "S_AXI_wlast[2:2]"},
						"WREADY": { "actual": "S_AXI_wready[2:2]"},
						"WSTRB": { "actual": "S_AXI_wstrb[11:8]"},
						"WVALID": { "actual": "S_AXI_wvalid[2:2]"}
					}
				},
				"/axi_mem_intercon/xbar/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARBURST": { "actual": "m_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_arcache[3:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "m_axi_arid[1:0]"},
						"ARLEN": { "actual": "m_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_arlock[0:0]"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_arready[0:0]"},
						"ARREGION": { "actual": "m_axi_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_arvalid[0:0]"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "m_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_awcache[3:0]"},
						"AWID": { "actual": "m_axi_awid[1:0]"},
						"AWLEN": { "actual": "m_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_awlock[0:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_awready[0:0]"},
						"AWREGION": { "actual": "m_axi_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_awvalid[0:0]"},
						"BID": { "actual": "m_axi_bid[1:0]"},
						"BREADY": { "actual": "m_axi_bready[0:0]"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid[0:0]"},
						"RDATA": { "actual": "m_axi_rdata[511:0]"},
						"RID": { "actual": "m_axi_rid[1:0]"},
						"RLAST": { "actual": "m_axi_rlast[0:0]"},
						"RREADY": { "actual": "m_axi_rready[0:0]"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid[0:0]"},
						"WDATA": { "actual": "m_axi_wdata[511:0]"},
						"WLAST": { "actual": "m_axi_wlast[0:0]"},
						"WREADY": { "actual": "m_axi_wready[0:0]"},
						"WSTRB": { "actual": "m_axi_wstrb[63:0]"},
						"WVALID": { "actual": "m_axi_wvalid[0:0]"}
					}
				},
				"/axi_mem_intercon/xbar/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARBURST": { "actual": "s_axi_arburst[1:0]"},
						"ARCACHE": { "actual": "s_axi_arcache[3:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[1:0]"},
						"ARLEN": { "actual": "s_axi_arlen[7:0]"},
						"ARLOCK": { "actual": "s_axi_arlock[0:0]"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARQOS": { "actual": "s_axi_arqos[3:0]"},
						"ARREADY": { "actual": "s_axi_arready[0:0]"},
						"ARSIZE": { "actual": "s_axi_arsize[2:0]"},
						"ARVALID": { "actual": "s_axi_arvalid[0:0]"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWBURST": { "actual": "s_axi_awburst[1:0]"},
						"AWCACHE": { "actual": "s_axi_awcache[3:0]"},
						"AWID": { "actual": "s_axi_awid[1:0]"},
						"AWLEN": { "actual": "s_axi_awlen[7:0]"},
						"AWLOCK": { "actual": "s_axi_awlock[0:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWQOS": { "actual": "s_axi_awqos[3:0]"},
						"AWREADY": { "actual": "s_axi_awready[0:0]"},
						"AWSIZE": { "actual": "s_axi_awsize[2:0]"},
						"AWVALID": { "actual": "s_axi_awvalid[0:0]"},
						"BID": { "actual": "s_axi_bid[1:0]"},
						"BREADY": { "actual": "s_axi_bready[0:0]"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid[0:0]"},
						"RDATA": { "actual": "s_axi_rdata[511:0]"},
						"RID": { "actual": "s_axi_rid[1:0]"},
						"RLAST": { "actual": "s_axi_rlast[0:0]"},
						"RREADY": { "actual": "s_axi_rready[0:0]"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid[0:0]"},
						"WDATA": { "actual": "s_axi_wdata[511:0]"},
						"WLAST": { "actual": "s_axi_wlast[0:0]"},
						"WREADY": { "actual": "s_axi_wready[0:0]"},
						"WSTRB": { "actual": "s_axi_wstrb[63:0]"},
						"WVALID": { "actual": "s_axi_wvalid[0:0]"}
					}
				},
				"/axi_mem_intercon/xbar/S01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[63:32]"},
						"ARBURST": { "actual": "s_axi_arburst[3:2]"},
						"ARCACHE": { "actual": "s_axi_arcache[7:4]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[3:2]"},
						"ARLEN": { "actual": "s_axi_arlen[15:8]"},
						"ARLOCK": { "actual": "s_axi_arlock[1:1]"},
						"ARPROT": { "actual": "s_axi_arprot[5:3]"},
						"ARQOS": { "actual": "s_axi_arqos[7:4]"},
						"ARREADY": { "actual": "s_axi_arready[1:1]"},
						"ARSIZE": { "actual": "s_axi_arsize[5:3]"},
						"ARVALID": { "actual": "s_axi_arvalid[1:1]"},
						"AWADDR": { "actual": "s_axi_awaddr[63:32]"},
						"AWBURST": { "actual": "s_axi_awburst[3:2]"},
						"AWCACHE": { "actual": "s_axi_awcache[7:4]"},
						"AWID": { "actual": "s_axi_awid[3:2]"},
						"AWLEN": { "actual": "s_axi_awlen[15:8]"},
						"AWLOCK": { "actual": "s_axi_awlock[1:1]"},
						"AWPROT": { "actual": "s_axi_awprot[5:3]"},
						"AWQOS": { "actual": "s_axi_awqos[7:4]"},
						"AWREADY": { "actual": "s_axi_awready[1:1]"},
						"AWSIZE": { "actual": "s_axi_awsize[5:3]"},
						"AWVALID": { "actual": "s_axi_awvalid[1:1]"},
						"BID": { "actual": "s_axi_bid[3:2]"},
						"BREADY": { "actual": "s_axi_bready[1:1]"},
						"BRESP": { "actual": "s_axi_bresp[3:2]"},
						"BVALID": { "actual": "s_axi_bvalid[1:1]"},
						"RDATA": { "actual": "s_axi_rdata[1023:512]"},
						"RID": { "actual": "s_axi_rid[3:2]"},
						"RLAST": { "actual": "s_axi_rlast[1:1]"},
						"RREADY": { "actual": "s_axi_rready[1:1]"},
						"RRESP": { "actual": "s_axi_rresp[3:2]"},
						"RVALID": { "actual": "s_axi_rvalid[1:1]"},
						"WDATA": { "actual": "s_axi_wdata[1023:512]"},
						"WLAST": { "actual": "s_axi_wlast[1:1]"},
						"WREADY": { "actual": "s_axi_wready[1:1]"},
						"WSTRB": { "actual": "s_axi_wstrb[127:64]"},
						"WVALID": { "actual": "s_axi_wvalid[1:1]"}
					}
				},
				"/axi_mem_intercon/xbar/S02_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[95:64]"},
						"ARBURST": { "actual": "s_axi_arburst[5:4]"},
						"ARCACHE": { "actual": "s_axi_arcache[11:8]"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid[5:4]"},
						"ARLEN": { "actual": "s_axi_arlen[23:16]"},
						"ARLOCK": { "actual": "s_axi_arlock[2:2]"},
						"ARPROT": { "actual": "s_axi_arprot[8:6]"},
						"ARQOS": { "actual": "s_axi_arqos[11:8]"},
						"ARREADY": { "actual": "s_axi_arready[2:2]"},
						"ARSIZE": { "actual": "s_axi_arsize[8:6]"},
						"ARVALID": { "actual": "s_axi_arvalid[2:2]"},
						"AWADDR": { "actual": "s_axi_awaddr[95:64]"},
						"AWBURST": { "actual": "s_axi_awburst[5:4]"},
						"AWCACHE": { "actual": "s_axi_awcache[11:8]"},
						"AWID": { "actual": "s_axi_awid[5:4]"},
						"AWLEN": { "actual": "s_axi_awlen[23:16]"},
						"AWLOCK": { "actual": "s_axi_awlock[2:2]"},
						"AWPROT": { "actual": "s_axi_awprot[8:6]"},
						"AWQOS": { "actual": "s_axi_awqos[11:8]"},
						"AWREADY": { "actual": "s_axi_awready[2:2]"},
						"AWSIZE": { "actual": "s_axi_awsize[8:6]"},
						"AWVALID": { "actual": "s_axi_awvalid[2:2]"},
						"BID": { "actual": "s_axi_bid[5:4]"},
						"BREADY": { "actual": "s_axi_bready[2:2]"},
						"BRESP": { "actual": "s_axi_bresp[5:4]"},
						"BVALID": { "actual": "s_axi_bvalid[2:2]"},
						"RDATA": { "actual": "s_axi_rdata[1535:1024]"},
						"RID": { "actual": "s_axi_rid[5:4]"},
						"RLAST": { "actual": "s_axi_rlast[2:2]"},
						"RREADY": { "actual": "s_axi_rready[2:2]"},
						"RRESP": { "actual": "s_axi_rresp[5:4]"},
						"RVALID": { "actual": "s_axi_rvalid[2:2]"},
						"WDATA": { "actual": "s_axi_wdata[1535:1024]"},
						"WLAST": { "actual": "s_axi_wlast[2:2]"},
						"WREADY": { "actual": "s_axi_wready[2:2]"},
						"WSTRB": { "actual": "s_axi_wstrb[191:128]"},
						"WVALID": { "actual": "s_axi_wvalid[2:2]"}
					}
				},
				"/axis_broadcaster_A/M00_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata[31:0]"},
						"TLAST": { "actual": "m_axis_tlast[0:0]"},
						"TREADY": { "actual": "m_axis_tready[0:0]"},
						"TVALID": { "actual": "m_axis_tvalid[0:0]"}
					}
				},
				"/axis_broadcaster_A/M01_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata[63:32]"},
						"TLAST": { "actual": "m_axis_tlast[1:1]"},
						"TREADY": { "actual": "m_axis_tready[1:1]"},
						"TVALID": { "actual": "m_axis_tvalid[1:1]"}
					}
				},
				"/axis_broadcaster_A/M02_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata[95:64]"},
						"TLAST": { "actual": "m_axis_tlast[2:2]"},
						"TREADY": { "actual": "m_axis_tready[2:2]"},
						"TVALID": { "actual": "m_axis_tvalid[2:2]"}
					}
				},
				"/axis_broadcaster_A/M03_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata[127:96]"},
						"TLAST": { "actual": "m_axis_tlast[3:3]"},
						"TREADY": { "actual": "m_axis_tready[3:3]"},
						"TVALID": { "actual": "m_axis_tvalid[3:3]"}
					}
				},
				"/axis_broadcaster_A/M04_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata[159:128]"},
						"TLAST": { "actual": "m_axis_tlast[4:4]"},
						"TREADY": { "actual": "m_axis_tready[4:4]"},
						"TVALID": { "actual": "m_axis_tvalid[4:4]"}
					}
				},
				"/axis_broadcaster_A/M05_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata[191:160]"},
						"TLAST": { "actual": "m_axis_tlast[5:5]"},
						"TREADY": { "actual": "m_axis_tready[5:5]"},
						"TVALID": { "actual": "m_axis_tvalid[5:5]"}
					}
				},
				"/axis_broadcaster_A/M06_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata[223:192]"},
						"TLAST": { "actual": "m_axis_tlast[6:6]"},
						"TREADY": { "actual": "m_axis_tready[6:6]"},
						"TVALID": { "actual": "m_axis_tvalid[6:6]"}
					}
				},
				"/axis_broadcaster_A/M07_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata[255:224]"},
						"TLAST": { "actual": "m_axis_tlast[7:7]"},
						"TREADY": { "actual": "m_axis_tready[7:7]"},
						"TVALID": { "actual": "m_axis_tvalid[7:7]"}
					}
				},
				"/axis_broadcaster_A/M08_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata[287:256]"},
						"TLAST": { "actual": "m_axis_tlast[8:8]"},
						"TREADY": { "actual": "m_axis_tready[8:8]"},
						"TVALID": { "actual": "m_axis_tvalid[8:8]"}
					}
				},
				"/axis_broadcaster_A/M09_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata[319:288]"},
						"TLAST": { "actual": "m_axis_tlast[9:9]"},
						"TREADY": { "actual": "m_axis_tready[9:9]"},
						"TVALID": { "actual": "m_axis_tvalid[9:9]"}
					}
				},
				"/axis_broadcaster_A/M10_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata[351:320]"},
						"TLAST": { "actual": "m_axis_tlast[10:10]"},
						"TREADY": { "actual": "m_axis_tready[10:10]"},
						"TVALID": { "actual": "m_axis_tvalid[10:10]"}
					}
				},
				"/axis_broadcaster_A/M11_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata[383:352]"},
						"TLAST": { "actual": "m_axis_tlast[11:11]"},
						"TREADY": { "actual": "m_axis_tready[11:11]"},
						"TVALID": { "actual": "m_axis_tvalid[11:11]"}
					}
				},
				"/axis_broadcaster_A/M12_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata[415:384]"},
						"TLAST": { "actual": "m_axis_tlast[12:12]"},
						"TREADY": { "actual": "m_axis_tready[12:12]"},
						"TVALID": { "actual": "m_axis_tvalid[12:12]"}
					}
				},
				"/axis_broadcaster_A/M13_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata[447:416]"},
						"TLAST": { "actual": "m_axis_tlast[13:13]"},
						"TREADY": { "actual": "m_axis_tready[13:13]"},
						"TVALID": { "actual": "m_axis_tvalid[13:13]"}
					}
				},
				"/axis_broadcaster_A/M14_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata[479:448]"},
						"TLAST": { "actual": "m_axis_tlast[14:14]"},
						"TREADY": { "actual": "m_axis_tready[14:14]"},
						"TVALID": { "actual": "m_axis_tvalid[14:14]"}
					}
				},
				"/axis_broadcaster_A/M15_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata[511:480]"},
						"TLAST": { "actual": "m_axis_tlast[15:15]"},
						"TREADY": { "actual": "m_axis_tready[15:15]"},
						"TVALID": { "actual": "m_axis_tvalid[15:15]"}
					}
				},
				"/axis_broadcaster_A/S_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata"},
						"TLAST": { "actual": "s_axis_tlast"},
						"TREADY": { "actual": "s_axis_tready"},
						"TVALID": { "actual": "s_axis_tvalid"}
					}
				},
				"/axis_broadcaster_B/M00_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata[31:0]"},
						"TLAST": { "actual": "m_axis_tlast[0:0]"},
						"TREADY": { "actual": "m_axis_tready[0:0]"},
						"TVALID": { "actual": "m_axis_tvalid[0:0]"}
					}
				},
				"/axis_broadcaster_B/M01_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata[63:32]"},
						"TLAST": { "actual": "m_axis_tlast[1:1]"},
						"TREADY": { "actual": "m_axis_tready[1:1]"},
						"TVALID": { "actual": "m_axis_tvalid[1:1]"}
					}
				},
				"/axis_broadcaster_B/M02_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata[95:64]"},
						"TLAST": { "actual": "m_axis_tlast[2:2]"},
						"TREADY": { "actual": "m_axis_tready[2:2]"},
						"TVALID": { "actual": "m_axis_tvalid[2:2]"}
					}
				},
				"/axis_broadcaster_B/M03_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata[127:96]"},
						"TLAST": { "actual": "m_axis_tlast[3:3]"},
						"TREADY": { "actual": "m_axis_tready[3:3]"},
						"TVALID": { "actual": "m_axis_tvalid[3:3]"}
					}
				},
				"/axis_broadcaster_B/M04_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata[159:128]"},
						"TLAST": { "actual": "m_axis_tlast[4:4]"},
						"TREADY": { "actual": "m_axis_tready[4:4]"},
						"TVALID": { "actual": "m_axis_tvalid[4:4]"}
					}
				},
				"/axis_broadcaster_B/M05_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata[191:160]"},
						"TLAST": { "actual": "m_axis_tlast[5:5]"},
						"TREADY": { "actual": "m_axis_tready[5:5]"},
						"TVALID": { "actual": "m_axis_tvalid[5:5]"}
					}
				},
				"/axis_broadcaster_B/M06_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata[223:192]"},
						"TLAST": { "actual": "m_axis_tlast[6:6]"},
						"TREADY": { "actual": "m_axis_tready[6:6]"},
						"TVALID": { "actual": "m_axis_tvalid[6:6]"}
					}
				},
				"/axis_broadcaster_B/M07_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata[255:224]"},
						"TLAST": { "actual": "m_axis_tlast[7:7]"},
						"TREADY": { "actual": "m_axis_tready[7:7]"},
						"TVALID": { "actual": "m_axis_tvalid[7:7]"}
					}
				},
				"/axis_broadcaster_B/M08_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata[287:256]"},
						"TLAST": { "actual": "m_axis_tlast[8:8]"},
						"TREADY": { "actual": "m_axis_tready[8:8]"},
						"TVALID": { "actual": "m_axis_tvalid[8:8]"}
					}
				},
				"/axis_broadcaster_B/M09_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata[319:288]"},
						"TLAST": { "actual": "m_axis_tlast[9:9]"},
						"TREADY": { "actual": "m_axis_tready[9:9]"},
						"TVALID": { "actual": "m_axis_tvalid[9:9]"}
					}
				},
				"/axis_broadcaster_B/M10_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata[351:320]"},
						"TLAST": { "actual": "m_axis_tlast[10:10]"},
						"TREADY": { "actual": "m_axis_tready[10:10]"},
						"TVALID": { "actual": "m_axis_tvalid[10:10]"}
					}
				},
				"/axis_broadcaster_B/M11_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata[383:352]"},
						"TLAST": { "actual": "m_axis_tlast[11:11]"},
						"TREADY": { "actual": "m_axis_tready[11:11]"},
						"TVALID": { "actual": "m_axis_tvalid[11:11]"}
					}
				},
				"/axis_broadcaster_B/M12_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata[415:384]"},
						"TLAST": { "actual": "m_axis_tlast[12:12]"},
						"TREADY": { "actual": "m_axis_tready[12:12]"},
						"TVALID": { "actual": "m_axis_tvalid[12:12]"}
					}
				},
				"/axis_broadcaster_B/M13_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata[447:416]"},
						"TLAST": { "actual": "m_axis_tlast[13:13]"},
						"TREADY": { "actual": "m_axis_tready[13:13]"},
						"TVALID": { "actual": "m_axis_tvalid[13:13]"}
					}
				},
				"/axis_broadcaster_B/M14_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata[479:448]"},
						"TLAST": { "actual": "m_axis_tlast[14:14]"},
						"TREADY": { "actual": "m_axis_tready[14:14]"},
						"TVALID": { "actual": "m_axis_tvalid[14:14]"}
					}
				},
				"/axis_broadcaster_B/M15_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata[511:480]"},
						"TLAST": { "actual": "m_axis_tlast[15:15]"},
						"TREADY": { "actual": "m_axis_tready[15:15]"},
						"TVALID": { "actual": "m_axis_tvalid[15:15]"}
					}
				},
				"/axis_broadcaster_B/S_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata"},
						"TLAST": { "actual": "s_axis_tlast"},
						"TREADY": { "actual": "s_axis_tready"},
						"TVALID": { "actual": "s_axis_tvalid"}
					}
				},
				"/axis_combiner_0/M_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "m_axis_tdata"},
						"TDEST": { "actual": "m_axis_tdest"},
						"TID": { "actual": "m_axis_tid"},
						"TKEEP": { "actual": "m_axis_tkeep"},
						"TLAST": { "actual": "m_axis_tlast"},
						"TREADY": { "actual": "m_axis_tready"},
						"TSTRB": { "actual": "m_axis_tstrb"},
						"TUSER": { "actual": "m_axis_tuser"},
						"TVALID": { "actual": "m_axis_tvalid"}
					}
				},
				"/axis_combiner_0/S00_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata[31:0]"},
						"TDEST": { "actual": "s_axis_tdest[0:0]"},
						"TID": { "actual": "s_axis_tid[0:0]"},
						"TKEEP": { "actual": "s_axis_tkeep[3:0]"},
						"TLAST": { "actual": "s_axis_tlast[0:0]"},
						"TREADY": { "actual": "s_axis_tready[0:0]"},
						"TSTRB": { "actual": "s_axis_tstrb[3:0]"},
						"TUSER": { "actual": "s_axis_tuser[0:0]"},
						"TVALID": { "actual": "s_axis_tvalid[0:0]"}
					}
				},
				"/axis_combiner_0/S01_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata[63:32]"},
						"TDEST": { "actual": "s_axis_tdest[1:1]"},
						"TID": { "actual": "s_axis_tid[1:1]"},
						"TKEEP": { "actual": "s_axis_tkeep[7:4]"},
						"TLAST": { "actual": "s_axis_tlast[1:1]"},
						"TREADY": { "actual": "s_axis_tready[1:1]"},
						"TSTRB": { "actual": "s_axis_tstrb[7:4]"},
						"TUSER": { "actual": "s_axis_tuser[1:1]"},
						"TVALID": { "actual": "s_axis_tvalid[1:1]"}
					}
				},
				"/axis_combiner_0/S02_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata[95:64]"},
						"TDEST": { "actual": "s_axis_tdest[2:2]"},
						"TID": { "actual": "s_axis_tid[2:2]"},
						"TKEEP": { "actual": "s_axis_tkeep[11:8]"},
						"TLAST": { "actual": "s_axis_tlast[2:2]"},
						"TREADY": { "actual": "s_axis_tready[2:2]"},
						"TSTRB": { "actual": "s_axis_tstrb[11:8]"},
						"TUSER": { "actual": "s_axis_tuser[2:2]"},
						"TVALID": { "actual": "s_axis_tvalid[2:2]"}
					}
				},
				"/axis_combiner_0/S03_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata[127:96]"},
						"TDEST": { "actual": "s_axis_tdest[3:3]"},
						"TID": { "actual": "s_axis_tid[3:3]"},
						"TKEEP": { "actual": "s_axis_tkeep[15:12]"},
						"TLAST": { "actual": "s_axis_tlast[3:3]"},
						"TREADY": { "actual": "s_axis_tready[3:3]"},
						"TSTRB": { "actual": "s_axis_tstrb[15:12]"},
						"TUSER": { "actual": "s_axis_tuser[3:3]"},
						"TVALID": { "actual": "s_axis_tvalid[3:3]"}
					}
				},
				"/axis_combiner_0/S04_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata[159:128]"},
						"TDEST": { "actual": "s_axis_tdest[4:4]"},
						"TID": { "actual": "s_axis_tid[4:4]"},
						"TKEEP": { "actual": "s_axis_tkeep[19:16]"},
						"TLAST": { "actual": "s_axis_tlast[4:4]"},
						"TREADY": { "actual": "s_axis_tready[4:4]"},
						"TSTRB": { "actual": "s_axis_tstrb[19:16]"},
						"TUSER": { "actual": "s_axis_tuser[4:4]"},
						"TVALID": { "actual": "s_axis_tvalid[4:4]"}
					}
				},
				"/axis_combiner_0/S05_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata[191:160]"},
						"TDEST": { "actual": "s_axis_tdest[5:5]"},
						"TID": { "actual": "s_axis_tid[5:5]"},
						"TKEEP": { "actual": "s_axis_tkeep[23:20]"},
						"TLAST": { "actual": "s_axis_tlast[5:5]"},
						"TREADY": { "actual": "s_axis_tready[5:5]"},
						"TSTRB": { "actual": "s_axis_tstrb[23:20]"},
						"TUSER": { "actual": "s_axis_tuser[5:5]"},
						"TVALID": { "actual": "s_axis_tvalid[5:5]"}
					}
				},
				"/axis_combiner_0/S06_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata[223:192]"},
						"TDEST": { "actual": "s_axis_tdest[6:6]"},
						"TID": { "actual": "s_axis_tid[6:6]"},
						"TKEEP": { "actual": "s_axis_tkeep[27:24]"},
						"TLAST": { "actual": "s_axis_tlast[6:6]"},
						"TREADY": { "actual": "s_axis_tready[6:6]"},
						"TSTRB": { "actual": "s_axis_tstrb[27:24]"},
						"TUSER": { "actual": "s_axis_tuser[6:6]"},
						"TVALID": { "actual": "s_axis_tvalid[6:6]"}
					}
				},
				"/axis_combiner_0/S07_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata[255:224]"},
						"TDEST": { "actual": "s_axis_tdest[7:7]"},
						"TID": { "actual": "s_axis_tid[7:7]"},
						"TKEEP": { "actual": "s_axis_tkeep[31:28]"},
						"TLAST": { "actual": "s_axis_tlast[7:7]"},
						"TREADY": { "actual": "s_axis_tready[7:7]"},
						"TSTRB": { "actual": "s_axis_tstrb[31:28]"},
						"TUSER": { "actual": "s_axis_tuser[7:7]"},
						"TVALID": { "actual": "s_axis_tvalid[7:7]"}
					}
				},
				"/axis_combiner_0/S08_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata[287:256]"},
						"TDEST": { "actual": "s_axis_tdest[8:8]"},
						"TID": { "actual": "s_axis_tid[8:8]"},
						"TKEEP": { "actual": "s_axis_tkeep[35:32]"},
						"TLAST": { "actual": "s_axis_tlast[8:8]"},
						"TREADY": { "actual": "s_axis_tready[8:8]"},
						"TSTRB": { "actual": "s_axis_tstrb[35:32]"},
						"TUSER": { "actual": "s_axis_tuser[8:8]"},
						"TVALID": { "actual": "s_axis_tvalid[8:8]"}
					}
				},
				"/axis_combiner_0/S09_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata[319:288]"},
						"TDEST": { "actual": "s_axis_tdest[9:9]"},
						"TID": { "actual": "s_axis_tid[9:9]"},
						"TKEEP": { "actual": "s_axis_tkeep[39:36]"},
						"TLAST": { "actual": "s_axis_tlast[9:9]"},
						"TREADY": { "actual": "s_axis_tready[9:9]"},
						"TSTRB": { "actual": "s_axis_tstrb[39:36]"},
						"TUSER": { "actual": "s_axis_tuser[9:9]"},
						"TVALID": { "actual": "s_axis_tvalid[9:9]"}
					}
				},
				"/axis_combiner_0/S10_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata[351:320]"},
						"TDEST": { "actual": "s_axis_tdest[10:10]"},
						"TID": { "actual": "s_axis_tid[10:10]"},
						"TKEEP": { "actual": "s_axis_tkeep[43:40]"},
						"TLAST": { "actual": "s_axis_tlast[10:10]"},
						"TREADY": { "actual": "s_axis_tready[10:10]"},
						"TSTRB": { "actual": "s_axis_tstrb[43:40]"},
						"TUSER": { "actual": "s_axis_tuser[10:10]"},
						"TVALID": { "actual": "s_axis_tvalid[10:10]"}
					}
				},
				"/axis_combiner_0/S11_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata[383:352]"},
						"TDEST": { "actual": "s_axis_tdest[11:11]"},
						"TID": { "actual": "s_axis_tid[11:11]"},
						"TKEEP": { "actual": "s_axis_tkeep[47:44]"},
						"TLAST": { "actual": "s_axis_tlast[11:11]"},
						"TREADY": { "actual": "s_axis_tready[11:11]"},
						"TSTRB": { "actual": "s_axis_tstrb[47:44]"},
						"TUSER": { "actual": "s_axis_tuser[11:11]"},
						"TVALID": { "actual": "s_axis_tvalid[11:11]"}
					}
				},
				"/axis_combiner_0/S12_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata[415:384]"},
						"TDEST": { "actual": "s_axis_tdest[12:12]"},
						"TID": { "actual": "s_axis_tid[12:12]"},
						"TKEEP": { "actual": "s_axis_tkeep[51:48]"},
						"TLAST": { "actual": "s_axis_tlast[12:12]"},
						"TREADY": { "actual": "s_axis_tready[12:12]"},
						"TSTRB": { "actual": "s_axis_tstrb[51:48]"},
						"TUSER": { "actual": "s_axis_tuser[12:12]"},
						"TVALID": { "actual": "s_axis_tvalid[12:12]"}
					}
				},
				"/axis_combiner_0/S13_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata[447:416]"},
						"TDEST": { "actual": "s_axis_tdest[13:13]"},
						"TID": { "actual": "s_axis_tid[13:13]"},
						"TKEEP": { "actual": "s_axis_tkeep[55:52]"},
						"TLAST": { "actual": "s_axis_tlast[13:13]"},
						"TREADY": { "actual": "s_axis_tready[13:13]"},
						"TSTRB": { "actual": "s_axis_tstrb[55:52]"},
						"TUSER": { "actual": "s_axis_tuser[13:13]"},
						"TVALID": { "actual": "s_axis_tvalid[13:13]"}
					}
				},
				"/axis_combiner_0/S14_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata[479:448]"},
						"TDEST": { "actual": "s_axis_tdest[14:14]"},
						"TID": { "actual": "s_axis_tid[14:14]"},
						"TKEEP": { "actual": "s_axis_tkeep[59:56]"},
						"TLAST": { "actual": "s_axis_tlast[14:14]"},
						"TREADY": { "actual": "s_axis_tready[14:14]"},
						"TSTRB": { "actual": "s_axis_tstrb[59:56]"},
						"TUSER": { "actual": "s_axis_tuser[14:14]"},
						"TVALID": { "actual": "s_axis_tvalid[14:14]"}
					}
				},
				"/axis_combiner_0/S15_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "s_axis_tdata[511:480]"},
						"TDEST": { "actual": "s_axis_tdest[15:15]"},
						"TID": { "actual": "s_axis_tid[15:15]"},
						"TKEEP": { "actual": "s_axis_tkeep[63:60]"},
						"TLAST": { "actual": "s_axis_tlast[15:15]"},
						"TREADY": { "actual": "s_axis_tready[15:15]"},
						"TSTRB": { "actual": "s_axis_tstrb[63:60]"},
						"TUSER": { "actual": "s_axis_tuser[15:15]"},
						"TVALID": { "actual": "s_axis_tvalid[15:15]"}
					}
				},
				"/processing_system7_0/M_AXI_GP0": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_AXI_GP0_ACLK"},
						"ARADDR": { "actual": "M_AXI_GP0_ARADDR"},
						"ARBURST": { "actual": "M_AXI_GP0_ARBURST"},
						"ARCACHE": { "actual": "M_AXI_GP0_ARCACHE"},
						"ARID": { "actual": "M_AXI_GP0_ARID"},
						"ARLEN": { "actual": "M_AXI_GP0_ARLEN"},
						"ARLOCK": { "actual": "M_AXI_GP0_ARLOCK"},
						"ARPROT": { "actual": "M_AXI_GP0_ARPROT"},
						"ARQOS": { "actual": "M_AXI_GP0_ARQOS"},
						"ARREADY": { "actual": "M_AXI_GP0_ARREADY"},
						"ARSIZE": { "actual": "M_AXI_GP0_ARSIZE"},
						"ARVALID": { "actual": "M_AXI_GP0_ARVALID"},
						"AWADDR": { "actual": "M_AXI_GP0_AWADDR"},
						"AWBURST": { "actual": "M_AXI_GP0_AWBURST"},
						"AWCACHE": { "actual": "M_AXI_GP0_AWCACHE"},
						"AWID": { "actual": "M_AXI_GP0_AWID"},
						"AWLEN": { "actual": "M_AXI_GP0_AWLEN"},
						"AWLOCK": { "actual": "M_AXI_GP0_AWLOCK"},
						"AWPROT": { "actual": "M_AXI_GP0_AWPROT"},
						"AWQOS": { "actual": "M_AXI_GP0_AWQOS"},
						"AWREADY": { "actual": "M_AXI_GP0_AWREADY"},
						"AWSIZE": { "actual": "M_AXI_GP0_AWSIZE"},
						"AWVALID": { "actual": "M_AXI_GP0_AWVALID"},
						"BID": { "actual": "M_AXI_GP0_BID"},
						"BREADY": { "actual": "M_AXI_GP0_BREADY"},
						"BRESP": { "actual": "M_AXI_GP0_BRESP"},
						"BVALID": { "actual": "M_AXI_GP0_BVALID"},
						"RDATA": { "actual": "M_AXI_GP0_RDATA"},
						"RID": { "actual": "M_AXI_GP0_RID"},
						"RLAST": { "actual": "M_AXI_GP0_RLAST"},
						"RREADY": { "actual": "M_AXI_GP0_RREADY"},
						"RRESP": { "actual": "M_AXI_GP0_RRESP"},
						"RVALID": { "actual": "M_AXI_GP0_RVALID"},
						"WDATA": { "actual": "M_AXI_GP0_WDATA"},
						"WID": { "actual": "M_AXI_GP0_WID"},
						"WLAST": { "actual": "M_AXI_GP0_WLAST"},
						"WREADY": { "actual": "M_AXI_GP0_WREADY"},
						"WSTRB": { "actual": "M_AXI_GP0_WSTRB"},
						"WVALID": { "actual": "M_AXI_GP0_WVALID"}
					}
				},
				"/processing_system7_0/S_AXI_ACP": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_AXI_ACP_ACLK"},
						"ARADDR": { "actual": "S_AXI_ACP_ARADDR"},
						"ARBURST": { "actual": "S_AXI_ACP_ARBURST"},
						"ARCACHE": { "actual": "S_AXI_ACP_ARCACHE"},
						"ARID": { "actual": "S_AXI_ACP_ARID"},
						"ARLEN": { "actual": "S_AXI_ACP_ARLEN"},
						"ARLOCK": { "actual": "S_AXI_ACP_ARLOCK"},
						"ARPROT": { "actual": "S_AXI_ACP_ARPROT"},
						"ARQOS": { "actual": "S_AXI_ACP_ARQOS"},
						"ARREADY": { "actual": "S_AXI_ACP_ARREADY"},
						"ARSIZE": { "actual": "S_AXI_ACP_ARSIZE"},
						"ARUSER": { "actual": "S_AXI_ACP_ARUSER"},
						"ARVALID": { "actual": "S_AXI_ACP_ARVALID"},
						"AWADDR": { "actual": "S_AXI_ACP_AWADDR"},
						"AWBURST": { "actual": "S_AXI_ACP_AWBURST"},
						"AWCACHE": { "actual": "S_AXI_ACP_AWCACHE"},
						"AWID": { "actual": "S_AXI_ACP_AWID"},
						"AWLEN": { "actual": "S_AXI_ACP_AWLEN"},
						"AWLOCK": { "actual": "S_AXI_ACP_AWLOCK"},
						"AWPROT": { "actual": "S_AXI_ACP_AWPROT"},
						"AWQOS": { "actual": "S_AXI_ACP_AWQOS"},
						"AWREADY": { "actual": "S_AXI_ACP_AWREADY"},
						"AWSIZE": { "actual": "S_AXI_ACP_AWSIZE"},
						"AWUSER": { "actual": "S_AXI_ACP_AWUSER"},
						"AWVALID": { "actual": "S_AXI_ACP_AWVALID"},
						"BID": { "actual": "S_AXI_ACP_BID"},
						"BREADY": { "actual": "S_AXI_ACP_BREADY"},
						"BRESP": { "actual": "S_AXI_ACP_BRESP"},
						"BVALID": { "actual": "S_AXI_ACP_BVALID"},
						"RDATA": { "actual": "S_AXI_ACP_RDATA"},
						"RID": { "actual": "S_AXI_ACP_RID"},
						"RLAST": { "actual": "S_AXI_ACP_RLAST"},
						"RREADY": { "actual": "S_AXI_ACP_RREADY"},
						"RRESP": { "actual": "S_AXI_ACP_RRESP"},
						"RVALID": { "actual": "S_AXI_ACP_RVALID"},
						"WDATA": { "actual": "S_AXI_ACP_WDATA"},
						"WID": { "actual": "S_AXI_ACP_WID"},
						"WLAST": { "actual": "S_AXI_ACP_WLAST"},
						"WREADY": { "actual": "S_AXI_ACP_WREADY"},
						"WSTRB": { "actual": "S_AXI_ACP_WSTRB"},
						"WVALID": { "actual": "S_AXI_ACP_WVALID"}
					}
				},
				"/ps7_0_axi_periph/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M00_ACLK"},
						"ARADDR": { "actual": "M00_AXI_araddr"},
						"ARESETN": { "actual": "ARESETN"},
						"ARREADY": { "actual": "M00_AXI_arready"},
						"ARVALID": { "actual": "M00_AXI_arvalid"},
						"AWADDR": { "actual": "M00_AXI_awaddr"},
						"AWREADY": { "actual": "M00_AXI_awready"},
						"AWVALID": { "actual": "M00_AXI_awvalid"},
						"BREADY": { "actual": "M00_AXI_bready"},
						"BRESP": { "actual": "M00_AXI_bresp"},
						"BVALID": { "actual": "M00_AXI_bvalid"},
						"RDATA": { "actual": "M00_AXI_rdata"},
						"RREADY": { "actual": "M00_AXI_rready"},
						"RRESP": { "actual": "M00_AXI_rresp"},
						"RVALID": { "actual": "M00_AXI_rvalid"},
						"WDATA": { "actual": "M00_AXI_wdata"},
						"WREADY": { "actual": "M00_AXI_wready"},
						"WSTRB": { "actual": "M00_AXI_wstrb"},
						"WVALID": { "actual": "M00_AXI_wvalid"}
					}
				},
				"/ps7_0_axi_periph/M01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M01_ACLK"},
						"ARADDR": { "actual": "M01_AXI_araddr[63:32]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARREADY": { "actual": "M01_AXI_arready[1:1]"},
						"ARVALID": { "actual": "M01_AXI_arvalid[1:1]"},
						"AWADDR": { "actual": "M01_AXI_awaddr[63:32]"},
						"AWREADY": { "actual": "M01_AXI_awready[1:1]"},
						"AWVALID": { "actual": "M01_AXI_awvalid[1:1]"},
						"BREADY": { "actual": "M01_AXI_bready[1:1]"},
						"BRESP": { "actual": "M01_AXI_bresp[3:2]"},
						"BVALID": { "actual": "M01_AXI_bvalid[1:1]"},
						"RDATA": { "actual": "M01_AXI_rdata[63:32]"},
						"RREADY": { "actual": "M01_AXI_rready[1:1]"},
						"RRESP": { "actual": "M01_AXI_rresp[3:2]"},
						"RVALID": { "actual": "M01_AXI_rvalid[1:1]"},
						"WDATA": { "actual": "M01_AXI_wdata[63:32]"},
						"WREADY": { "actual": "M01_AXI_wready[1:1]"},
						"WVALID": { "actual": "M01_AXI_wvalid[1:1]"}
					}
				},
				"/ps7_0_axi_periph/M02_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M02_ACLK"},
						"ARADDR": { "actual": "M02_AXI_araddr[95:64]"},
						"ARESETN": { "actual": "ARESETN"},
						"ARREADY": { "actual": "M02_AXI_arready[2:2]"},
						"ARVALID": { "actual": "M02_AXI_arvalid[2:2]"},
						"AWADDR": { "actual": "M02_AXI_awaddr[95:64]"},
						"AWREADY": { "actual": "M02_AXI_awready[2:2]"},
						"AWVALID": { "actual": "M02_AXI_awvalid[2:2]"},
						"BREADY": { "actual": "M02_AXI_bready[2:2]"},
						"BRESP": { "actual": "M02_AXI_bresp[5:4]"},
						"BVALID": { "actual": "M02_AXI_bvalid[2:2]"},
						"RDATA": { "actual": "M02_AXI_rdata[95:64]"},
						"RREADY": { "actual": "M02_AXI_rready[2:2]"},
						"RRESP": { "actual": "M02_AXI_rresp[5:4]"},
						"RVALID": { "actual": "M02_AXI_rvalid[2:2]"},
						"WDATA": { "actual": "M02_AXI_wdata[95:64]"},
						"WREADY": { "actual": "M02_AXI_wready[2:2]"},
						"WVALID": { "actual": "M02_AXI_wvalid[2:2]"}
					}
				},
				"/ps7_0_axi_periph/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S00_ACLK"},
						"ARADDR": { "actual": "S00_AXI_araddr"},
						"ARBURST": { "actual": "S00_AXI_arburst"},
						"ARCACHE": { "actual": "S00_AXI_arcache"},
						"ARESETN": { "actual": "ARESETN"},
						"ARID": { "actual": "S00_AXI_arid"},
						"ARLEN": { "actual": "S00_AXI_arlen"},
						"ARLOCK": { "actual": "S00_AXI_arlock"},
						"ARPROT": { "actual": "S00_AXI_arprot"},
						"ARQOS": { "actual": "S00_AXI_arqos"},
						"ARREADY": { "actual": "S00_AXI_arready"},
						"ARSIZE": { "actual": "S00_AXI_arsize"},
						"ARVALID": { "actual": "S00_AXI_arvalid"},
						"AWADDR": { "actual": "S00_AXI_awaddr"},
						"AWBURST": { "actual": "S00_AXI_awburst"},
						"AWCACHE": { "actual": "S00_AXI_awcache"},
						"AWID": { "actual": "S00_AXI_awid"},
						"AWLEN": { "actual": "S00_AXI_awlen"},
						"AWLOCK": { "actual": "S00_AXI_awlock"},
						"AWPROT": { "actual": "S00_AXI_awprot"},
						"AWQOS": { "actual": "S00_AXI_awqos"},
						"AWREADY": { "actual": "S00_AXI_awready"},
						"AWSIZE": { "actual": "S00_AXI_awsize"},
						"AWVALID": { "actual": "S00_AXI_awvalid"},
						"BID": { "actual": "S00_AXI_bid"},
						"BREADY": { "actual": "S00_AXI_bready"},
						"BRESP": { "actual": "S00_AXI_bresp"},
						"BVALID": { "actual": "S00_AXI_bvalid"},
						"RDATA": { "actual": "S00_AXI_rdata"},
						"RID": { "actual": "S00_AXI_rid"},
						"RLAST": { "actual": "S00_AXI_rlast"},
						"RREADY": { "actual": "S00_AXI_rready"},
						"RRESP": { "actual": "S00_AXI_rresp"},
						"RVALID": { "actual": "S00_AXI_rvalid"},
						"WDATA": { "actual": "S00_AXI_wdata"},
						"WID": { "actual": "S00_AXI_wid"},
						"WLAST": { "actual": "S00_AXI_wlast"},
						"WREADY": { "actual": "S00_AXI_wready"},
						"WSTRB": { "actual": "S00_AXI_wstrb"},
						"WVALID": { "actual": "S00_AXI_wvalid"}
					}
				},
				"/ps7_0_axi_periph/m00_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"AWADDR": { "actual": "M_AXI_awaddr"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"RDATA": { "actual": "M_AXI_rdata"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp"},
						"RVALID": { "actual": "M_AXI_rvalid"},
						"WDATA": { "actual": "M_AXI_wdata"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/ps7_0_axi_periph/m00_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/ps7_0_axi_periph/m01_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[63:32]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARREADY": { "actual": "M_AXI_arready[1:1]"},
						"ARVALID": { "actual": "M_AXI_arvalid[1:1]"},
						"AWADDR": { "actual": "M_AXI_awaddr[63:32]"},
						"AWREADY": { "actual": "M_AXI_awready[1:1]"},
						"AWVALID": { "actual": "M_AXI_awvalid[1:1]"},
						"BREADY": { "actual": "M_AXI_bready[1:1]"},
						"BRESP": { "actual": "M_AXI_bresp[3:2]"},
						"BVALID": { "actual": "M_AXI_bvalid[1:1]"},
						"RDATA": { "actual": "M_AXI_rdata[63:32]"},
						"RREADY": { "actual": "M_AXI_rready[1:1]"},
						"RRESP": { "actual": "M_AXI_rresp[3:2]"},
						"RVALID": { "actual": "M_AXI_rvalid[1:1]"},
						"WDATA": { "actual": "M_AXI_wdata[63:32]"},
						"WREADY": { "actual": "M_AXI_wready[1:1]"},
						"WVALID": { "actual": "M_AXI_wvalid[1:1]"}
					}
				},
				"/ps7_0_axi_periph/m01_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[63:32]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARREADY": { "actual": "S_AXI_arready[1:1]"},
						"ARVALID": { "actual": "S_AXI_arvalid[1:1]"},
						"AWADDR": { "actual": "S_AXI_awaddr[63:32]"},
						"AWREADY": { "actual": "S_AXI_awready[1:1]"},
						"AWVALID": { "actual": "S_AXI_awvalid[1:1]"},
						"BREADY": { "actual": "S_AXI_bready[1:1]"},
						"BRESP": { "actual": "S_AXI_bresp[3:2]"},
						"BVALID": { "actual": "S_AXI_bvalid[1:1]"},
						"RDATA": { "actual": "S_AXI_rdata[63:32]"},
						"RREADY": { "actual": "S_AXI_rready[1:1]"},
						"RRESP": { "actual": "S_AXI_rresp[3:2]"},
						"RVALID": { "actual": "S_AXI_rvalid[1:1]"},
						"WDATA": { "actual": "S_AXI_wdata[63:32]"},
						"WREADY": { "actual": "S_AXI_wready[1:1]"},
						"WVALID": { "actual": "S_AXI_wvalid[1:1]"}
					}
				},
				"/ps7_0_axi_periph/m02_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr[95:64]"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARREADY": { "actual": "M_AXI_arready[2:2]"},
						"ARVALID": { "actual": "M_AXI_arvalid[2:2]"},
						"AWADDR": { "actual": "M_AXI_awaddr[95:64]"},
						"AWREADY": { "actual": "M_AXI_awready[2:2]"},
						"AWVALID": { "actual": "M_AXI_awvalid[2:2]"},
						"BREADY": { "actual": "M_AXI_bready[2:2]"},
						"BRESP": { "actual": "M_AXI_bresp[5:4]"},
						"BVALID": { "actual": "M_AXI_bvalid[2:2]"},
						"RDATA": { "actual": "M_AXI_rdata[95:64]"},
						"RREADY": { "actual": "M_AXI_rready[2:2]"},
						"RRESP": { "actual": "M_AXI_rresp[5:4]"},
						"RVALID": { "actual": "M_AXI_rvalid[2:2]"},
						"WDATA": { "actual": "M_AXI_wdata[95:64]"},
						"WREADY": { "actual": "M_AXI_wready[2:2]"},
						"WVALID": { "actual": "M_AXI_wvalid[2:2]"}
					}
				},
				"/ps7_0_axi_periph/m02_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr[95:64]"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARREADY": { "actual": "S_AXI_arready[2:2]"},
						"ARVALID": { "actual": "S_AXI_arvalid[2:2]"},
						"AWADDR": { "actual": "S_AXI_awaddr[95:64]"},
						"AWREADY": { "actual": "S_AXI_awready[2:2]"},
						"AWVALID": { "actual": "S_AXI_awvalid[2:2]"},
						"BREADY": { "actual": "S_AXI_bready[2:2]"},
						"BRESP": { "actual": "S_AXI_bresp[5:4]"},
						"BVALID": { "actual": "S_AXI_bvalid[2:2]"},
						"RDATA": { "actual": "S_AXI_rdata[95:64]"},
						"RREADY": { "actual": "S_AXI_rready[2:2]"},
						"RRESP": { "actual": "S_AXI_rresp[5:4]"},
						"RVALID": { "actual": "S_AXI_rvalid[2:2]"},
						"WDATA": { "actual": "S_AXI_wdata[95:64]"},
						"WREADY": { "actual": "S_AXI_wready[2:2]"},
						"WVALID": { "actual": "S_AXI_wvalid[2:2]"}
					}
				},
				"/ps7_0_axi_periph/s00_couplers/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "M_ACLK"},
						"ARADDR": { "actual": "M_AXI_araddr"},
						"ARESETN": { "actual": "M_ARESETN"},
						"ARPROT": { "actual": "M_AXI_arprot"},
						"ARREADY": { "actual": "M_AXI_arready"},
						"ARVALID": { "actual": "M_AXI_arvalid"},
						"AWADDR": { "actual": "M_AXI_awaddr"},
						"AWPROT": { "actual": "M_AXI_awprot"},
						"AWREADY": { "actual": "M_AXI_awready"},
						"AWVALID": { "actual": "M_AXI_awvalid"},
						"BREADY": { "actual": "M_AXI_bready"},
						"BRESP": { "actual": "M_AXI_bresp"},
						"BVALID": { "actual": "M_AXI_bvalid"},
						"RDATA": { "actual": "M_AXI_rdata"},
						"RREADY": { "actual": "M_AXI_rready"},
						"RRESP": { "actual": "M_AXI_rresp"},
						"RVALID": { "actual": "M_AXI_rvalid"},
						"WDATA": { "actual": "M_AXI_wdata"},
						"WREADY": { "actual": "M_AXI_wready"},
						"WSTRB": { "actual": "M_AXI_wstrb"},
						"WVALID": { "actual": "M_AXI_wvalid"}
					}
				},
				"/ps7_0_axi_periph/s00_couplers/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_ACLK"},
						"ARADDR": { "actual": "S_AXI_araddr"},
						"ARBURST": { "actual": "S_AXI_arburst"},
						"ARCACHE": { "actual": "S_AXI_arcache"},
						"ARESETN": { "actual": "S_ARESETN"},
						"ARID": { "actual": "S_AXI_arid"},
						"ARLEN": { "actual": "S_AXI_arlen"},
						"ARLOCK": { "actual": "S_AXI_arlock"},
						"ARPROT": { "actual": "S_AXI_arprot"},
						"ARQOS": { "actual": "S_AXI_arqos"},
						"ARREADY": { "actual": "S_AXI_arready"},
						"ARSIZE": { "actual": "S_AXI_arsize"},
						"ARVALID": { "actual": "S_AXI_arvalid"},
						"AWADDR": { "actual": "S_AXI_awaddr"},
						"AWBURST": { "actual": "S_AXI_awburst"},
						"AWCACHE": { "actual": "S_AXI_awcache"},
						"AWID": { "actual": "S_AXI_awid"},
						"AWLEN": { "actual": "S_AXI_awlen"},
						"AWLOCK": { "actual": "S_AXI_awlock"},
						"AWPROT": { "actual": "S_AXI_awprot"},
						"AWQOS": { "actual": "S_AXI_awqos"},
						"AWREADY": { "actual": "S_AXI_awready"},
						"AWSIZE": { "actual": "S_AXI_awsize"},
						"AWVALID": { "actual": "S_AXI_awvalid"},
						"BID": { "actual": "S_AXI_bid"},
						"BREADY": { "actual": "S_AXI_bready"},
						"BRESP": { "actual": "S_AXI_bresp"},
						"BVALID": { "actual": "S_AXI_bvalid"},
						"RDATA": { "actual": "S_AXI_rdata"},
						"RID": { "actual": "S_AXI_rid"},
						"RLAST": { "actual": "S_AXI_rlast"},
						"RREADY": { "actual": "S_AXI_rready"},
						"RRESP": { "actual": "S_AXI_rresp"},
						"RVALID": { "actual": "S_AXI_rvalid"},
						"WDATA": { "actual": "S_AXI_wdata"},
						"WID": { "actual": "S_AXI_wid"},
						"WLAST": { "actual": "S_AXI_wlast"},
						"WREADY": { "actual": "S_AXI_wready"},
						"WSTRB": { "actual": "S_AXI_wstrb"},
						"WVALID": { "actual": "S_AXI_wvalid"}
					}
				},
				"/ps7_0_axi_periph/s00_couplers/auto_pc/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "m_axi_arprot"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"AWADDR": { "actual": "m_axi_awaddr"},
						"AWPROT": { "actual": "m_axi_awprot"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"RDATA": { "actual": "m_axi_rdata"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp"},
						"RVALID": { "actual": "m_axi_rvalid"},
						"WDATA": { "actual": "m_axi_wdata"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/ps7_0_axi_periph/s00_couplers/auto_pc/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr"},
						"ARBURST": { "actual": "s_axi_arburst"},
						"ARCACHE": { "actual": "s_axi_arcache"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "s_axi_arid"},
						"ARLEN": { "actual": "s_axi_arlen"},
						"ARLOCK": { "actual": "s_axi_arlock"},
						"ARPROT": { "actual": "s_axi_arprot"},
						"ARQOS": { "actual": "s_axi_arqos"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARSIZE": { "actual": "s_axi_arsize"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr"},
						"AWBURST": { "actual": "s_axi_awburst"},
						"AWCACHE": { "actual": "s_axi_awcache"},
						"AWID": { "actual": "s_axi_awid"},
						"AWLEN": { "actual": "s_axi_awlen"},
						"AWLOCK": { "actual": "s_axi_awlock"},
						"AWPROT": { "actual": "s_axi_awprot"},
						"AWQOS": { "actual": "s_axi_awqos"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWSIZE": { "actual": "s_axi_awsize"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BID": { "actual": "s_axi_bid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata"},
						"RID": { "actual": "s_axi_rid"},
						"RLAST": { "actual": "s_axi_rlast"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata"},
						"WID": { "actual": "s_axi_wid"},
						"WLAST": { "actual": "s_axi_wlast"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/ps7_0_axi_periph/xbar/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr[31:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "m_axi_arprot[2:0]"},
						"ARREADY": { "actual": "m_axi_arready[0:0]"},
						"ARVALID": { "actual": "m_axi_arvalid[0:0]"},
						"AWADDR": { "actual": "m_axi_awaddr[31:0]"},
						"AWPROT": { "actual": "m_axi_awprot[2:0]"},
						"AWREADY": { "actual": "m_axi_awready[0:0]"},
						"AWVALID": { "actual": "m_axi_awvalid[0:0]"},
						"BREADY": { "actual": "m_axi_bready[0:0]"},
						"BRESP": { "actual": "m_axi_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_bvalid[0:0]"},
						"RDATA": { "actual": "m_axi_rdata[31:0]"},
						"RREADY": { "actual": "m_axi_rready[0:0]"},
						"RRESP": { "actual": "m_axi_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_rvalid[0:0]"},
						"WDATA": { "actual": "m_axi_wdata[31:0]"},
						"WREADY": { "actual": "m_axi_wready[0:0]"},
						"WSTRB": { "actual": "m_axi_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_wvalid[0:0]"}
					}
				},
				"/ps7_0_axi_periph/xbar/M01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr[63:32]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "m_axi_arprot[5:3]"},
						"ARREADY": { "actual": "m_axi_arready[1:1]"},
						"ARVALID": { "actual": "m_axi_arvalid[1:1]"},
						"AWADDR": { "actual": "m_axi_awaddr[63:32]"},
						"AWPROT": { "actual": "m_axi_awprot[5:3]"},
						"AWREADY": { "actual": "m_axi_awready[1:1]"},
						"AWVALID": { "actual": "m_axi_awvalid[1:1]"},
						"BREADY": { "actual": "m_axi_bready[1:1]"},
						"BRESP": { "actual": "m_axi_bresp[3:2]"},
						"BVALID": { "actual": "m_axi_bvalid[1:1]"},
						"RDATA": { "actual": "m_axi_rdata[63:32]"},
						"RREADY": { "actual": "m_axi_rready[1:1]"},
						"RRESP": { "actual": "m_axi_rresp[3:2]"},
						"RVALID": { "actual": "m_axi_rvalid[1:1]"},
						"WDATA": { "actual": "m_axi_wdata[63:32]"},
						"WREADY": { "actual": "m_axi_wready[1:1]"},
						"WSTRB": { "actual": "m_axi_wstrb[7:4]"},
						"WVALID": { "actual": "m_axi_wvalid[1:1]"}
					}
				},
				"/ps7_0_axi_periph/xbar/M02_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "m_axi_araddr[95:64]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "m_axi_arprot[8:6]"},
						"ARREADY": { "actual": "m_axi_arready[2:2]"},
						"ARVALID": { "actual": "m_axi_arvalid[2:2]"},
						"AWADDR": { "actual": "m_axi_awaddr[95:64]"},
						"AWPROT": { "actual": "m_axi_awprot[8:6]"},
						"AWREADY": { "actual": "m_axi_awready[2:2]"},
						"AWVALID": { "actual": "m_axi_awvalid[2:2]"},
						"BREADY": { "actual": "m_axi_bready[2:2]"},
						"BRESP": { "actual": "m_axi_bresp[5:4]"},
						"BVALID": { "actual": "m_axi_bvalid[2:2]"},
						"RDATA": { "actual": "m_axi_rdata[95:64]"},
						"RREADY": { "actual": "m_axi_rready[2:2]"},
						"RRESP": { "actual": "m_axi_rresp[5:4]"},
						"RVALID": { "actual": "m_axi_rvalid[2:2]"},
						"WDATA": { "actual": "m_axi_wdata[95:64]"},
						"WREADY": { "actual": "m_axi_wready[2:2]"},
						"WSTRB": { "actual": "m_axi_wstrb[11:8]"},
						"WVALID": { "actual": "m_axi_wvalid[2:2]"}
					}
				},
				"/ps7_0_axi_periph/xbar/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready[0:0]"},
						"ARVALID": { "actual": "s_axi_arvalid[0:0]"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready[0:0]"},
						"AWVALID": { "actual": "s_axi_awvalid[0:0]"},
						"BREADY": { "actual": "s_axi_bready[0:0]"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid[0:0]"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_rready[0:0]"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid[0:0]"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_wready[0:0]"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid[0:0]"}
					}
				},
				"/vector_add/in_data_A_0": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "in_data_A_0_TDATA"},
						"TDEST": { "actual": "in_data_A_0_TDEST"},
						"TID": { "actual": "in_data_A_0_TID"},
						"TKEEP": { "actual": "in_data_A_0_TKEEP"},
						"TLAST": { "actual": "in_data_A_0_TLAST"},
						"TREADY": { "actual": "in_data_A_0_TREADY"},
						"TSTRB": { "actual": "in_data_A_0_TSTRB"},
						"TUSER": { "actual": "in_data_A_0_TUSER"},
						"TVALID": { "actual": "in_data_A_0_TVALID"}
					}
				},
				"/vector_add/in_data_A_1": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "in_data_A_1_TDATA"},
						"TDEST": { "actual": "in_data_A_1_TDEST"},
						"TID": { "actual": "in_data_A_1_TID"},
						"TKEEP": { "actual": "in_data_A_1_TKEEP"},
						"TLAST": { "actual": "in_data_A_1_TLAST"},
						"TREADY": { "actual": "in_data_A_1_TREADY"},
						"TSTRB": { "actual": "in_data_A_1_TSTRB"},
						"TUSER": { "actual": "in_data_A_1_TUSER"},
						"TVALID": { "actual": "in_data_A_1_TVALID"}
					}
				},
				"/vector_add/in_data_A_10": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "in_data_A_10_TDATA"},
						"TDEST": { "actual": "in_data_A_10_TDEST"},
						"TID": { "actual": "in_data_A_10_TID"},
						"TKEEP": { "actual": "in_data_A_10_TKEEP"},
						"TLAST": { "actual": "in_data_A_10_TLAST"},
						"TREADY": { "actual": "in_data_A_10_TREADY"},
						"TSTRB": { "actual": "in_data_A_10_TSTRB"},
						"TUSER": { "actual": "in_data_A_10_TUSER"},
						"TVALID": { "actual": "in_data_A_10_TVALID"}
					}
				},
				"/vector_add/in_data_A_11": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "in_data_A_11_TDATA"},
						"TDEST": { "actual": "in_data_A_11_TDEST"},
						"TID": { "actual": "in_data_A_11_TID"},
						"TKEEP": { "actual": "in_data_A_11_TKEEP"},
						"TLAST": { "actual": "in_data_A_11_TLAST"},
						"TREADY": { "actual": "in_data_A_11_TREADY"},
						"TSTRB": { "actual": "in_data_A_11_TSTRB"},
						"TUSER": { "actual": "in_data_A_11_TUSER"},
						"TVALID": { "actual": "in_data_A_11_TVALID"}
					}
				},
				"/vector_add/in_data_A_12": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "in_data_A_12_TDATA"},
						"TDEST": { "actual": "in_data_A_12_TDEST"},
						"TID": { "actual": "in_data_A_12_TID"},
						"TKEEP": { "actual": "in_data_A_12_TKEEP"},
						"TLAST": { "actual": "in_data_A_12_TLAST"},
						"TREADY": { "actual": "in_data_A_12_TREADY"},
						"TSTRB": { "actual": "in_data_A_12_TSTRB"},
						"TUSER": { "actual": "in_data_A_12_TUSER"},
						"TVALID": { "actual": "in_data_A_12_TVALID"}
					}
				},
				"/vector_add/in_data_A_13": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "in_data_A_13_TDATA"},
						"TDEST": { "actual": "in_data_A_13_TDEST"},
						"TID": { "actual": "in_data_A_13_TID"},
						"TKEEP": { "actual": "in_data_A_13_TKEEP"},
						"TLAST": { "actual": "in_data_A_13_TLAST"},
						"TREADY": { "actual": "in_data_A_13_TREADY"},
						"TSTRB": { "actual": "in_data_A_13_TSTRB"},
						"TUSER": { "actual": "in_data_A_13_TUSER"},
						"TVALID": { "actual": "in_data_A_13_TVALID"}
					}
				},
				"/vector_add/in_data_A_14": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "in_data_A_14_TDATA"},
						"TDEST": { "actual": "in_data_A_14_TDEST"},
						"TID": { "actual": "in_data_A_14_TID"},
						"TKEEP": { "actual": "in_data_A_14_TKEEP"},
						"TLAST": { "actual": "in_data_A_14_TLAST"},
						"TREADY": { "actual": "in_data_A_14_TREADY"},
						"TSTRB": { "actual": "in_data_A_14_TSTRB"},
						"TUSER": { "actual": "in_data_A_14_TUSER"},
						"TVALID": { "actual": "in_data_A_14_TVALID"}
					}
				},
				"/vector_add/in_data_A_15": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "in_data_A_15_TDATA"},
						"TDEST": { "actual": "in_data_A_15_TDEST"},
						"TID": { "actual": "in_data_A_15_TID"},
						"TKEEP": { "actual": "in_data_A_15_TKEEP"},
						"TLAST": { "actual": "in_data_A_15_TLAST"},
						"TREADY": { "actual": "in_data_A_15_TREADY"},
						"TSTRB": { "actual": "in_data_A_15_TSTRB"},
						"TUSER": { "actual": "in_data_A_15_TUSER"},
						"TVALID": { "actual": "in_data_A_15_TVALID"}
					}
				},
				"/vector_add/in_data_A_2": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "in_data_A_2_TDATA"},
						"TDEST": { "actual": "in_data_A_2_TDEST"},
						"TID": { "actual": "in_data_A_2_TID"},
						"TKEEP": { "actual": "in_data_A_2_TKEEP"},
						"TLAST": { "actual": "in_data_A_2_TLAST"},
						"TREADY": { "actual": "in_data_A_2_TREADY"},
						"TSTRB": { "actual": "in_data_A_2_TSTRB"},
						"TUSER": { "actual": "in_data_A_2_TUSER"},
						"TVALID": { "actual": "in_data_A_2_TVALID"}
					}
				},
				"/vector_add/in_data_A_3": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "in_data_A_3_TDATA"},
						"TDEST": { "actual": "in_data_A_3_TDEST"},
						"TID": { "actual": "in_data_A_3_TID"},
						"TKEEP": { "actual": "in_data_A_3_TKEEP"},
						"TLAST": { "actual": "in_data_A_3_TLAST"},
						"TREADY": { "actual": "in_data_A_3_TREADY"},
						"TSTRB": { "actual": "in_data_A_3_TSTRB"},
						"TUSER": { "actual": "in_data_A_3_TUSER"},
						"TVALID": { "actual": "in_data_A_3_TVALID"}
					}
				},
				"/vector_add/in_data_A_4": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "in_data_A_4_TDATA"},
						"TDEST": { "actual": "in_data_A_4_TDEST"},
						"TID": { "actual": "in_data_A_4_TID"},
						"TKEEP": { "actual": "in_data_A_4_TKEEP"},
						"TLAST": { "actual": "in_data_A_4_TLAST"},
						"TREADY": { "actual": "in_data_A_4_TREADY"},
						"TSTRB": { "actual": "in_data_A_4_TSTRB"},
						"TUSER": { "actual": "in_data_A_4_TUSER"},
						"TVALID": { "actual": "in_data_A_4_TVALID"}
					}
				},
				"/vector_add/in_data_A_5": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "in_data_A_5_TDATA"},
						"TDEST": { "actual": "in_data_A_5_TDEST"},
						"TID": { "actual": "in_data_A_5_TID"},
						"TKEEP": { "actual": "in_data_A_5_TKEEP"},
						"TLAST": { "actual": "in_data_A_5_TLAST"},
						"TREADY": { "actual": "in_data_A_5_TREADY"},
						"TSTRB": { "actual": "in_data_A_5_TSTRB"},
						"TUSER": { "actual": "in_data_A_5_TUSER"},
						"TVALID": { "actual": "in_data_A_5_TVALID"}
					}
				},
				"/vector_add/in_data_A_6": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "in_data_A_6_TDATA"},
						"TDEST": { "actual": "in_data_A_6_TDEST"},
						"TID": { "actual": "in_data_A_6_TID"},
						"TKEEP": { "actual": "in_data_A_6_TKEEP"},
						"TLAST": { "actual": "in_data_A_6_TLAST"},
						"TREADY": { "actual": "in_data_A_6_TREADY"},
						"TSTRB": { "actual": "in_data_A_6_TSTRB"},
						"TUSER": { "actual": "in_data_A_6_TUSER"},
						"TVALID": { "actual": "in_data_A_6_TVALID"}
					}
				},
				"/vector_add/in_data_A_7": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "in_data_A_7_TDATA"},
						"TDEST": { "actual": "in_data_A_7_TDEST"},
						"TID": { "actual": "in_data_A_7_TID"},
						"TKEEP": { "actual": "in_data_A_7_TKEEP"},
						"TLAST": { "actual": "in_data_A_7_TLAST"},
						"TREADY": { "actual": "in_data_A_7_TREADY"},
						"TSTRB": { "actual": "in_data_A_7_TSTRB"},
						"TUSER": { "actual": "in_data_A_7_TUSER"},
						"TVALID": { "actual": "in_data_A_7_TVALID"}
					}
				},
				"/vector_add/in_data_A_8": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "in_data_A_8_TDATA"},
						"TDEST": { "actual": "in_data_A_8_TDEST"},
						"TID": { "actual": "in_data_A_8_TID"},
						"TKEEP": { "actual": "in_data_A_8_TKEEP"},
						"TLAST": { "actual": "in_data_A_8_TLAST"},
						"TREADY": { "actual": "in_data_A_8_TREADY"},
						"TSTRB": { "actual": "in_data_A_8_TSTRB"},
						"TUSER": { "actual": "in_data_A_8_TUSER"},
						"TVALID": { "actual": "in_data_A_8_TVALID"}
					}
				},
				"/vector_add/in_data_A_9": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "in_data_A_9_TDATA"},
						"TDEST": { "actual": "in_data_A_9_TDEST"},
						"TID": { "actual": "in_data_A_9_TID"},
						"TKEEP": { "actual": "in_data_A_9_TKEEP"},
						"TLAST": { "actual": "in_data_A_9_TLAST"},
						"TREADY": { "actual": "in_data_A_9_TREADY"},
						"TSTRB": { "actual": "in_data_A_9_TSTRB"},
						"TUSER": { "actual": "in_data_A_9_TUSER"},
						"TVALID": { "actual": "in_data_A_9_TVALID"}
					}
				},
				"/vector_add/in_data_B_0": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "in_data_B_0_TDATA"},
						"TDEST": { "actual": "in_data_B_0_TDEST"},
						"TID": { "actual": "in_data_B_0_TID"},
						"TKEEP": { "actual": "in_data_B_0_TKEEP"},
						"TLAST": { "actual": "in_data_B_0_TLAST"},
						"TREADY": { "actual": "in_data_B_0_TREADY"},
						"TSTRB": { "actual": "in_data_B_0_TSTRB"},
						"TUSER": { "actual": "in_data_B_0_TUSER"},
						"TVALID": { "actual": "in_data_B_0_TVALID"}
					}
				},
				"/vector_add/in_data_B_1": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "in_data_B_1_TDATA"},
						"TDEST": { "actual": "in_data_B_1_TDEST"},
						"TID": { "actual": "in_data_B_1_TID"},
						"TKEEP": { "actual": "in_data_B_1_TKEEP"},
						"TLAST": { "actual": "in_data_B_1_TLAST"},
						"TREADY": { "actual": "in_data_B_1_TREADY"},
						"TSTRB": { "actual": "in_data_B_1_TSTRB"},
						"TUSER": { "actual": "in_data_B_1_TUSER"},
						"TVALID": { "actual": "in_data_B_1_TVALID"}
					}
				},
				"/vector_add/in_data_B_10": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "in_data_B_10_TDATA"},
						"TDEST": { "actual": "in_data_B_10_TDEST"},
						"TID": { "actual": "in_data_B_10_TID"},
						"TKEEP": { "actual": "in_data_B_10_TKEEP"},
						"TLAST": { "actual": "in_data_B_10_TLAST"},
						"TREADY": { "actual": "in_data_B_10_TREADY"},
						"TSTRB": { "actual": "in_data_B_10_TSTRB"},
						"TUSER": { "actual": "in_data_B_10_TUSER"},
						"TVALID": { "actual": "in_data_B_10_TVALID"}
					}
				},
				"/vector_add/in_data_B_11": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "in_data_B_11_TDATA"},
						"TDEST": { "actual": "in_data_B_11_TDEST"},
						"TID": { "actual": "in_data_B_11_TID"},
						"TKEEP": { "actual": "in_data_B_11_TKEEP"},
						"TLAST": { "actual": "in_data_B_11_TLAST"},
						"TREADY": { "actual": "in_data_B_11_TREADY"},
						"TSTRB": { "actual": "in_data_B_11_TSTRB"},
						"TUSER": { "actual": "in_data_B_11_TUSER"},
						"TVALID": { "actual": "in_data_B_11_TVALID"}
					}
				},
				"/vector_add/in_data_B_12": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "in_data_B_12_TDATA"},
						"TDEST": { "actual": "in_data_B_12_TDEST"},
						"TID": { "actual": "in_data_B_12_TID"},
						"TKEEP": { "actual": "in_data_B_12_TKEEP"},
						"TLAST": { "actual": "in_data_B_12_TLAST"},
						"TREADY": { "actual": "in_data_B_12_TREADY"},
						"TSTRB": { "actual": "in_data_B_12_TSTRB"},
						"TUSER": { "actual": "in_data_B_12_TUSER"},
						"TVALID": { "actual": "in_data_B_12_TVALID"}
					}
				},
				"/vector_add/in_data_B_13": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "in_data_B_13_TDATA"},
						"TDEST": { "actual": "in_data_B_13_TDEST"},
						"TID": { "actual": "in_data_B_13_TID"},
						"TKEEP": { "actual": "in_data_B_13_TKEEP"},
						"TLAST": { "actual": "in_data_B_13_TLAST"},
						"TREADY": { "actual": "in_data_B_13_TREADY"},
						"TSTRB": { "actual": "in_data_B_13_TSTRB"},
						"TUSER": { "actual": "in_data_B_13_TUSER"},
						"TVALID": { "actual": "in_data_B_13_TVALID"}
					}
				},
				"/vector_add/in_data_B_14": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "in_data_B_14_TDATA"},
						"TDEST": { "actual": "in_data_B_14_TDEST"},
						"TID": { "actual": "in_data_B_14_TID"},
						"TKEEP": { "actual": "in_data_B_14_TKEEP"},
						"TLAST": { "actual": "in_data_B_14_TLAST"},
						"TREADY": { "actual": "in_data_B_14_TREADY"},
						"TSTRB": { "actual": "in_data_B_14_TSTRB"},
						"TUSER": { "actual": "in_data_B_14_TUSER"},
						"TVALID": { "actual": "in_data_B_14_TVALID"}
					}
				},
				"/vector_add/in_data_B_15": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "in_data_B_15_TDATA"},
						"TDEST": { "actual": "in_data_B_15_TDEST"},
						"TID": { "actual": "in_data_B_15_TID"},
						"TKEEP": { "actual": "in_data_B_15_TKEEP"},
						"TLAST": { "actual": "in_data_B_15_TLAST"},
						"TREADY": { "actual": "in_data_B_15_TREADY"},
						"TSTRB": { "actual": "in_data_B_15_TSTRB"},
						"TUSER": { "actual": "in_data_B_15_TUSER"},
						"TVALID": { "actual": "in_data_B_15_TVALID"}
					}
				},
				"/vector_add/in_data_B_2": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "in_data_B_2_TDATA"},
						"TDEST": { "actual": "in_data_B_2_TDEST"},
						"TID": { "actual": "in_data_B_2_TID"},
						"TKEEP": { "actual": "in_data_B_2_TKEEP"},
						"TLAST": { "actual": "in_data_B_2_TLAST"},
						"TREADY": { "actual": "in_data_B_2_TREADY"},
						"TSTRB": { "actual": "in_data_B_2_TSTRB"},
						"TUSER": { "actual": "in_data_B_2_TUSER"},
						"TVALID": { "actual": "in_data_B_2_TVALID"}
					}
				},
				"/vector_add/in_data_B_3": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "in_data_B_3_TDATA"},
						"TDEST": { "actual": "in_data_B_3_TDEST"},
						"TID": { "actual": "in_data_B_3_TID"},
						"TKEEP": { "actual": "in_data_B_3_TKEEP"},
						"TLAST": { "actual": "in_data_B_3_TLAST"},
						"TREADY": { "actual": "in_data_B_3_TREADY"},
						"TSTRB": { "actual": "in_data_B_3_TSTRB"},
						"TUSER": { "actual": "in_data_B_3_TUSER"},
						"TVALID": { "actual": "in_data_B_3_TVALID"}
					}
				},
				"/vector_add/in_data_B_4": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "in_data_B_4_TDATA"},
						"TDEST": { "actual": "in_data_B_4_TDEST"},
						"TID": { "actual": "in_data_B_4_TID"},
						"TKEEP": { "actual": "in_data_B_4_TKEEP"},
						"TLAST": { "actual": "in_data_B_4_TLAST"},
						"TREADY": { "actual": "in_data_B_4_TREADY"},
						"TSTRB": { "actual": "in_data_B_4_TSTRB"},
						"TUSER": { "actual": "in_data_B_4_TUSER"},
						"TVALID": { "actual": "in_data_B_4_TVALID"}
					}
				},
				"/vector_add/in_data_B_5": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "in_data_B_5_TDATA"},
						"TDEST": { "actual": "in_data_B_5_TDEST"},
						"TID": { "actual": "in_data_B_5_TID"},
						"TKEEP": { "actual": "in_data_B_5_TKEEP"},
						"TLAST": { "actual": "in_data_B_5_TLAST"},
						"TREADY": { "actual": "in_data_B_5_TREADY"},
						"TSTRB": { "actual": "in_data_B_5_TSTRB"},
						"TUSER": { "actual": "in_data_B_5_TUSER"},
						"TVALID": { "actual": "in_data_B_5_TVALID"}
					}
				},
				"/vector_add/in_data_B_6": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "in_data_B_6_TDATA"},
						"TDEST": { "actual": "in_data_B_6_TDEST"},
						"TID": { "actual": "in_data_B_6_TID"},
						"TKEEP": { "actual": "in_data_B_6_TKEEP"},
						"TLAST": { "actual": "in_data_B_6_TLAST"},
						"TREADY": { "actual": "in_data_B_6_TREADY"},
						"TSTRB": { "actual": "in_data_B_6_TSTRB"},
						"TUSER": { "actual": "in_data_B_6_TUSER"},
						"TVALID": { "actual": "in_data_B_6_TVALID"}
					}
				},
				"/vector_add/in_data_B_7": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "in_data_B_7_TDATA"},
						"TDEST": { "actual": "in_data_B_7_TDEST"},
						"TID": { "actual": "in_data_B_7_TID"},
						"TKEEP": { "actual": "in_data_B_7_TKEEP"},
						"TLAST": { "actual": "in_data_B_7_TLAST"},
						"TREADY": { "actual": "in_data_B_7_TREADY"},
						"TSTRB": { "actual": "in_data_B_7_TSTRB"},
						"TUSER": { "actual": "in_data_B_7_TUSER"},
						"TVALID": { "actual": "in_data_B_7_TVALID"}
					}
				},
				"/vector_add/in_data_B_8": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "in_data_B_8_TDATA"},
						"TDEST": { "actual": "in_data_B_8_TDEST"},
						"TID": { "actual": "in_data_B_8_TID"},
						"TKEEP": { "actual": "in_data_B_8_TKEEP"},
						"TLAST": { "actual": "in_data_B_8_TLAST"},
						"TREADY": { "actual": "in_data_B_8_TREADY"},
						"TSTRB": { "actual": "in_data_B_8_TSTRB"},
						"TUSER": { "actual": "in_data_B_8_TUSER"},
						"TVALID": { "actual": "in_data_B_8_TVALID"}
					}
				},
				"/vector_add/in_data_B_9": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "in_data_B_9_TDATA"},
						"TDEST": { "actual": "in_data_B_9_TDEST"},
						"TID": { "actual": "in_data_B_9_TID"},
						"TKEEP": { "actual": "in_data_B_9_TKEEP"},
						"TLAST": { "actual": "in_data_B_9_TLAST"},
						"TREADY": { "actual": "in_data_B_9_TREADY"},
						"TSTRB": { "actual": "in_data_B_9_TSTRB"},
						"TUSER": { "actual": "in_data_B_9_TUSER"},
						"TVALID": { "actual": "in_data_B_9_TVALID"}
					}
				},
				"/vector_add/out_data_0": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "out_data_0_TDATA"},
						"TDEST": { "actual": "out_data_0_TDEST"},
						"TID": { "actual": "out_data_0_TID"},
						"TKEEP": { "actual": "out_data_0_TKEEP"},
						"TLAST": { "actual": "out_data_0_TLAST"},
						"TREADY": { "actual": "out_data_0_TREADY"},
						"TSTRB": { "actual": "out_data_0_TSTRB"},
						"TUSER": { "actual": "out_data_0_TUSER"},
						"TVALID": { "actual": "out_data_0_TVALID"}
					}
				},
				"/vector_add/out_data_1": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "out_data_1_TDATA"},
						"TDEST": { "actual": "out_data_1_TDEST"},
						"TID": { "actual": "out_data_1_TID"},
						"TKEEP": { "actual": "out_data_1_TKEEP"},
						"TLAST": { "actual": "out_data_1_TLAST"},
						"TREADY": { "actual": "out_data_1_TREADY"},
						"TSTRB": { "actual": "out_data_1_TSTRB"},
						"TUSER": { "actual": "out_data_1_TUSER"},
						"TVALID": { "actual": "out_data_1_TVALID"}
					}
				},
				"/vector_add/out_data_10": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "out_data_10_TDATA"},
						"TDEST": { "actual": "out_data_10_TDEST"},
						"TID": { "actual": "out_data_10_TID"},
						"TKEEP": { "actual": "out_data_10_TKEEP"},
						"TLAST": { "actual": "out_data_10_TLAST"},
						"TREADY": { "actual": "out_data_10_TREADY"},
						"TSTRB": { "actual": "out_data_10_TSTRB"},
						"TUSER": { "actual": "out_data_10_TUSER"},
						"TVALID": { "actual": "out_data_10_TVALID"}
					}
				},
				"/vector_add/out_data_11": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "out_data_11_TDATA"},
						"TDEST": { "actual": "out_data_11_TDEST"},
						"TID": { "actual": "out_data_11_TID"},
						"TKEEP": { "actual": "out_data_11_TKEEP"},
						"TLAST": { "actual": "out_data_11_TLAST"},
						"TREADY": { "actual": "out_data_11_TREADY"},
						"TSTRB": { "actual": "out_data_11_TSTRB"},
						"TUSER": { "actual": "out_data_11_TUSER"},
						"TVALID": { "actual": "out_data_11_TVALID"}
					}
				},
				"/vector_add/out_data_12": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "out_data_12_TDATA"},
						"TDEST": { "actual": "out_data_12_TDEST"},
						"TID": { "actual": "out_data_12_TID"},
						"TKEEP": { "actual": "out_data_12_TKEEP"},
						"TLAST": { "actual": "out_data_12_TLAST"},
						"TREADY": { "actual": "out_data_12_TREADY"},
						"TSTRB": { "actual": "out_data_12_TSTRB"},
						"TUSER": { "actual": "out_data_12_TUSER"},
						"TVALID": { "actual": "out_data_12_TVALID"}
					}
				},
				"/vector_add/out_data_13": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "out_data_13_TDATA"},
						"TDEST": { "actual": "out_data_13_TDEST"},
						"TID": { "actual": "out_data_13_TID"},
						"TKEEP": { "actual": "out_data_13_TKEEP"},
						"TLAST": { "actual": "out_data_13_TLAST"},
						"TREADY": { "actual": "out_data_13_TREADY"},
						"TSTRB": { "actual": "out_data_13_TSTRB"},
						"TUSER": { "actual": "out_data_13_TUSER"},
						"TVALID": { "actual": "out_data_13_TVALID"}
					}
				},
				"/vector_add/out_data_14": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "out_data_14_TDATA"},
						"TDEST": { "actual": "out_data_14_TDEST"},
						"TID": { "actual": "out_data_14_TID"},
						"TKEEP": { "actual": "out_data_14_TKEEP"},
						"TLAST": { "actual": "out_data_14_TLAST"},
						"TREADY": { "actual": "out_data_14_TREADY"},
						"TSTRB": { "actual": "out_data_14_TSTRB"},
						"TUSER": { "actual": "out_data_14_TUSER"},
						"TVALID": { "actual": "out_data_14_TVALID"}
					}
				},
				"/vector_add/out_data_15": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "out_data_15_TDATA"},
						"TDEST": { "actual": "out_data_15_TDEST"},
						"TID": { "actual": "out_data_15_TID"},
						"TKEEP": { "actual": "out_data_15_TKEEP"},
						"TLAST": { "actual": "out_data_15_TLAST"},
						"TREADY": { "actual": "out_data_15_TREADY"},
						"TSTRB": { "actual": "out_data_15_TSTRB"},
						"TUSER": { "actual": "out_data_15_TUSER"},
						"TVALID": { "actual": "out_data_15_TVALID"}
					}
				},
				"/vector_add/out_data_2": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "out_data_2_TDATA"},
						"TDEST": { "actual": "out_data_2_TDEST"},
						"TID": { "actual": "out_data_2_TID"},
						"TKEEP": { "actual": "out_data_2_TKEEP"},
						"TLAST": { "actual": "out_data_2_TLAST"},
						"TREADY": { "actual": "out_data_2_TREADY"},
						"TSTRB": { "actual": "out_data_2_TSTRB"},
						"TUSER": { "actual": "out_data_2_TUSER"},
						"TVALID": { "actual": "out_data_2_TVALID"}
					}
				},
				"/vector_add/out_data_3": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "out_data_3_TDATA"},
						"TDEST": { "actual": "out_data_3_TDEST"},
						"TID": { "actual": "out_data_3_TID"},
						"TKEEP": { "actual": "out_data_3_TKEEP"},
						"TLAST": { "actual": "out_data_3_TLAST"},
						"TREADY": { "actual": "out_data_3_TREADY"},
						"TSTRB": { "actual": "out_data_3_TSTRB"},
						"TUSER": { "actual": "out_data_3_TUSER"},
						"TVALID": { "actual": "out_data_3_TVALID"}
					}
				},
				"/vector_add/out_data_4": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "out_data_4_TDATA"},
						"TDEST": { "actual": "out_data_4_TDEST"},
						"TID": { "actual": "out_data_4_TID"},
						"TKEEP": { "actual": "out_data_4_TKEEP"},
						"TLAST": { "actual": "out_data_4_TLAST"},
						"TREADY": { "actual": "out_data_4_TREADY"},
						"TSTRB": { "actual": "out_data_4_TSTRB"},
						"TUSER": { "actual": "out_data_4_TUSER"},
						"TVALID": { "actual": "out_data_4_TVALID"}
					}
				},
				"/vector_add/out_data_5": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "out_data_5_TDATA"},
						"TDEST": { "actual": "out_data_5_TDEST"},
						"TID": { "actual": "out_data_5_TID"},
						"TKEEP": { "actual": "out_data_5_TKEEP"},
						"TLAST": { "actual": "out_data_5_TLAST"},
						"TREADY": { "actual": "out_data_5_TREADY"},
						"TSTRB": { "actual": "out_data_5_TSTRB"},
						"TUSER": { "actual": "out_data_5_TUSER"},
						"TVALID": { "actual": "out_data_5_TVALID"}
					}
				},
				"/vector_add/out_data_6": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "out_data_6_TDATA"},
						"TDEST": { "actual": "out_data_6_TDEST"},
						"TID": { "actual": "out_data_6_TID"},
						"TKEEP": { "actual": "out_data_6_TKEEP"},
						"TLAST": { "actual": "out_data_6_TLAST"},
						"TREADY": { "actual": "out_data_6_TREADY"},
						"TSTRB": { "actual": "out_data_6_TSTRB"},
						"TUSER": { "actual": "out_data_6_TUSER"},
						"TVALID": { "actual": "out_data_6_TVALID"}
					}
				},
				"/vector_add/out_data_7": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "out_data_7_TDATA"},
						"TDEST": { "actual": "out_data_7_TDEST"},
						"TID": { "actual": "out_data_7_TID"},
						"TKEEP": { "actual": "out_data_7_TKEEP"},
						"TLAST": { "actual": "out_data_7_TLAST"},
						"TREADY": { "actual": "out_data_7_TREADY"},
						"TSTRB": { "actual": "out_data_7_TSTRB"},
						"TUSER": { "actual": "out_data_7_TUSER"},
						"TVALID": { "actual": "out_data_7_TVALID"}
					}
				},
				"/vector_add/out_data_8": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "out_data_8_TDATA"},
						"TDEST": { "actual": "out_data_8_TDEST"},
						"TID": { "actual": "out_data_8_TID"},
						"TKEEP": { "actual": "out_data_8_TKEEP"},
						"TLAST": { "actual": "out_data_8_TLAST"},
						"TREADY": { "actual": "out_data_8_TREADY"},
						"TSTRB": { "actual": "out_data_8_TSTRB"},
						"TUSER": { "actual": "out_data_8_TUSER"},
						"TVALID": { "actual": "out_data_8_TVALID"}
					}
				},
				"/vector_add/out_data_9": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "out_data_9_TDATA"},
						"TDEST": { "actual": "out_data_9_TDEST"},
						"TID": { "actual": "out_data_9_TID"},
						"TKEEP": { "actual": "out_data_9_TKEEP"},
						"TLAST": { "actual": "out_data_9_TLAST"},
						"TREADY": { "actual": "out_data_9_TREADY"},
						"TSTRB": { "actual": "out_data_9_TSTRB"},
						"TUSER": { "actual": "out_data_9_TUSER"},
						"TVALID": { "actual": "out_data_9_TVALID"}
					}
				},
				"/vector_add/s_axi_AXILiteS": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "s_axi_AXILiteS_ARADDR"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARREADY": { "actual": "s_axi_AXILiteS_ARREADY"},
						"ARVALID": { "actual": "s_axi_AXILiteS_ARVALID"},
						"AWADDR": { "actual": "s_axi_AXILiteS_AWADDR"},
						"AWREADY": { "actual": "s_axi_AXILiteS_AWREADY"},
						"AWVALID": { "actual": "s_axi_AXILiteS_AWVALID"},
						"BREADY": { "actual": "s_axi_AXILiteS_BREADY"},
						"BRESP": { "actual": "s_axi_AXILiteS_BRESP"},
						"BVALID": { "actual": "s_axi_AXILiteS_BVALID"},
						"RDATA": { "actual": "s_axi_AXILiteS_RDATA"},
						"RREADY": { "actual": "s_axi_AXILiteS_RREADY"},
						"RRESP": { "actual": "s_axi_AXILiteS_RRESP"},
						"RVALID": { "actual": "s_axi_AXILiteS_RVALID"},
						"WDATA": { "actual": "s_axi_AXILiteS_WDATA"},
						"WREADY": { "actual": "s_axi_AXILiteS_WREADY"},
						"WSTRB": { "actual": "s_axi_AXILiteS_WSTRB"},
						"WVALID": { "actual": "s_axi_AXILiteS_WVALID"}
					}
				},
				"/vector_add_dma_A/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/vector_add_dma_A/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/vector_add_dma_A/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				},
				"/vector_add_dma_B/M_AXIS_MM2S": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"TDATA": { "actual": "m_axis_mm2s_tdata"},
						"TKEEP": { "actual": "m_axis_mm2s_tkeep"},
						"TLAST": { "actual": "m_axis_mm2s_tlast"},
						"TREADY": { "actual": "m_axis_mm2s_tready"},
						"TVALID": { "actual": "m_axis_mm2s_tvalid"}
					}
				},
				"/vector_add_dma_B/M_AXI_MM2S": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_mm2s_aclk"},
						"ARADDR": { "actual": "m_axi_mm2s_araddr"},
						"ARBURST": { "actual": "m_axi_mm2s_arburst"},
						"ARCACHE": { "actual": "m_axi_mm2s_arcache"},
						"ARESETN": { "actual": "mm2s_prmry_reset_out_n"},
						"ARLEN": { "actual": "m_axi_mm2s_arlen"},
						"ARPROT": { "actual": "m_axi_mm2s_arprot"},
						"ARREADY": { "actual": "m_axi_mm2s_arready"},
						"ARSIZE": { "actual": "m_axi_mm2s_arsize"},
						"ARVALID": { "actual": "m_axi_mm2s_arvalid"},
						"RDATA": { "actual": "m_axi_mm2s_rdata"},
						"RLAST": { "actual": "m_axi_mm2s_rlast"},
						"RREADY": { "actual": "m_axi_mm2s_rready"},
						"RRESP": { "actual": "m_axi_mm2s_rresp"},
						"RVALID": { "actual": "m_axi_mm2s_rvalid"}
					}
				},
				"/vector_add_dma_B/M_AXI_S2MM": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"AWADDR": { "actual": "m_axi_s2mm_awaddr"},
						"AWBURST": { "actual": "m_axi_s2mm_awburst"},
						"AWCACHE": { "actual": "m_axi_s2mm_awcache"},
						"AWLEN": { "actual": "m_axi_s2mm_awlen"},
						"AWPROT": { "actual": "m_axi_s2mm_awprot"},
						"AWREADY": { "actual": "m_axi_s2mm_awready"},
						"AWSIZE": { "actual": "m_axi_s2mm_awsize"},
						"AWVALID": { "actual": "m_axi_s2mm_awvalid"},
						"BREADY": { "actual": "m_axi_s2mm_bready"},
						"BRESP": { "actual": "m_axi_s2mm_bresp"},
						"BVALID": { "actual": "m_axi_s2mm_bvalid"},
						"WDATA": { "actual": "m_axi_s2mm_wdata"},
						"WLAST": { "actual": "m_axi_s2mm_wlast"},
						"WREADY": { "actual": "m_axi_s2mm_wready"},
						"WSTRB": { "actual": "m_axi_s2mm_wstrb"},
						"WVALID": { "actual": "m_axi_s2mm_wvalid"}
					}
				},
				"/vector_add_dma_B/S_AXIS_S2MM": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_s2mm_aclk"},
						"ARESETN": { "actual": "s2mm_prmry_reset_out_n"},
						"TDATA": { "actual": "s_axis_s2mm_tdata"},
						"TKEEP": { "actual": "s_axis_s2mm_tkeep"},
						"TLAST": { "actual": "s_axis_s2mm_tlast"},
						"TREADY": { "actual": "s_axis_s2mm_tready"},
						"TVALID": { "actual": "s_axis_s2mm_tvalid"}
					}
				},
				"/vector_add_dma_B/S_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_lite_aclk"},
						"ARADDR": { "actual": "s_axi_lite_araddr"},
						"ARESETN": { "actual": "axi_resetn"},
						"ARREADY": { "actual": "s_axi_lite_arready"},
						"ARVALID": { "actual": "s_axi_lite_arvalid"},
						"AWADDR": { "actual": "s_axi_lite_awaddr"},
						"AWREADY": { "actual": "s_axi_lite_awready"},
						"AWVALID": { "actual": "s_axi_lite_awvalid"},
						"BREADY": { "actual": "s_axi_lite_bready"},
						"BRESP": { "actual": "s_axi_lite_bresp"},
						"BVALID": { "actual": "s_axi_lite_bvalid"},
						"RDATA": { "actual": "s_axi_lite_rdata"},
						"RREADY": { "actual": "s_axi_lite_rready"},
						"RRESP": { "actual": "s_axi_lite_rresp"},
						"RVALID": { "actual": "s_axi_lite_rvalid"},
						"WDATA": { "actual": "s_axi_lite_wdata"},
						"WREADY": { "actual": "s_axi_lite_wready"},
						"WVALID": { "actual": "s_axi_lite_wvalid"}
					}
				}
			}
		}
	}
}
