
*** Running vivado
    with args -log base_APPROX_LOG_MOD_0_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source base_APPROX_LOG_MOD_0_3.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source base_APPROX_LOG_MOD_0_3.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1110.438 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/Vivado/FFT_VIDEO/FFT_VIDEO_2048.xpr/FFT_VIDEO_2048/FFT_VIDEO_2048.ipdefs/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.2/data/ip'.
Command: synth_design -top base_APPROX_LOG_MOD_0_3 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'base_APPROX_LOG_MOD_0_3' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16140
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1176.262 ; gain = 65.824
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'base_APPROX_LOG_MOD_0_3' [g:/Vivado/FFT_VIDEO/FFT_VIDEO_2048.xpr/FFT_VIDEO_2048/FFT_VIDEO_2048.srcs/sources_1/bd/base/ip/base_APPROX_LOG_MOD_0_3/synth/base_APPROX_LOG_MOD_0_3.v:58]
INFO: [Synth 8-6157] synthesizing module 'APPROX_LOG_MOD' [G:/Vivado/FFT_VIDEO/FFT_VIDEO_2048.xpr/FFT_VIDEO_2048/FFT_VIDEO_2048.srcs/sources_1/new/APPROX_LOG_MOD.v:28]
	Parameter DATA_IN_WIDTH bound to: 48 - type: integer 
	Parameter DATA_OUT_WIDTH bound to: 32 - type: integer 
	Parameter PADDING bound to: 8 - type: integer 
	Parameter i_ln2 bound to: 16'b0010111000101011 
	Parameter i_ln2_2 bound to: 16'b0001011100010101 
	Parameter i_ln2_3 bound to: 16'b0000111101100100 
INFO: [Synth 8-6155] done synthesizing module 'APPROX_LOG_MOD' (1#1) [G:/Vivado/FFT_VIDEO/FFT_VIDEO_2048.xpr/FFT_VIDEO_2048/FFT_VIDEO_2048.srcs/sources_1/new/APPROX_LOG_MOD.v:28]
INFO: [Synth 8-6155] done synthesizing module 'base_APPROX_LOG_MOD_0_3' (2#1) [g:/Vivado/FFT_VIDEO/FFT_VIDEO_2048.xpr/FFT_VIDEO_2048/FFT_VIDEO_2048.srcs/sources_1/bd/base/ip/base_APPROX_LOG_MOD_0_3/synth/base_APPROX_LOG_MOD_0_3.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1234.547 ; gain = 124.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1234.547 ; gain = 124.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1234.547 ; gain = 124.109
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1234.547 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1343.098 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.577 . Memory (MB): peak = 1343.098 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:36 . Memory (MB): peak = 1343.098 ; gain = 232.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:36 . Memory (MB): peak = 1343.098 ; gain = 232.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:36 . Memory (MB): peak = 1343.098 ; gain = 232.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:37 . Memory (MB): peak = 1343.098 ; gain = 232.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   48 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	               13 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP inst/II_order_2_reg, operation Mode is: (A2*B2)'.
DSP Report: register inst/I_order_1_reg is absorbed into DSP inst/II_order_2_reg.
DSP Report: register inst/I_order_1_reg is absorbed into DSP inst/II_order_2_reg.
DSP Report: register inst/II_order_2_reg is absorbed into DSP inst/II_order_2_reg.
DSP Report: operator inst/II_order_20 is absorbed into DSP inst/II_order_2_reg.
DSP Report: Generating DSP inst/III_order_3_reg, operation Mode is: (A2*B)'.
DSP Report: register inst/I_order_1_reg is absorbed into DSP inst/III_order_3_reg.
DSP Report: register inst/III_order_3_reg is absorbed into DSP inst/III_order_3_reg.
DSP Report: operator inst/III_order_30 is absorbed into DSP inst/III_order_3_reg.
DSP Report: Generating DSP inst/data_out_2_reg, operation Mode is: (C'+(A:0x2e2b)*B2)'.
DSP Report: register inst/I_order_1_reg is absorbed into DSP inst/data_out_2_reg.
DSP Report: register inst/data_out_1_reg is absorbed into DSP inst/data_out_2_reg.
DSP Report: register inst/data_out_2_reg is absorbed into DSP inst/data_out_2_reg.
DSP Report: operator inst/data_out_20 is absorbed into DSP inst/data_out_2_reg.
DSP Report: operator inst/data_out_21 is absorbed into DSP inst/data_out_2_reg.
DSP Report: Generating DSP inst/data_out_3_reg, operation Mode is: PCIN-A*(B:0x1715).
DSP Report: register inst/data_out_3_reg is absorbed into DSP inst/data_out_3_reg.
DSP Report: operator inst/data_out_30 is absorbed into DSP inst/data_out_3_reg.
DSP Report: operator inst/data_out_31 is absorbed into DSP inst/data_out_3_reg.
DSP Report: Generating DSP inst/data_out_4_reg, operation Mode is: PCIN+A*(B:0xf64).
DSP Report: register inst/data_out_4_reg is absorbed into DSP inst/data_out_4_reg.
DSP Report: operator inst/data_out_40 is absorbed into DSP inst/data_out_4_reg.
DSP Report: operator inst/data_out_41 is absorbed into DSP inst/data_out_4_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 1343.098 ; gain = 232.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+---------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|APPROX_LOG_MOD | (A2*B2)'            | 13     | 13     | -      | -      | 26     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|APPROX_LOG_MOD | (A2*B)'             | 13     | 13     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|APPROX_LOG_MOD | (C'+(A:0x2e2b)*B2)' | 13     | 14     | 32     | -      | 32     | 1    | 0    | 1    | -    | -     | 0    | 1    | 
|APPROX_LOG_MOD | PCIN-A*(B:0x1715)   | 13     | 13     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|APPROX_LOG_MOD | PCIN+A*(B:0xf64)    | 13     | 12     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+---------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:55 . Memory (MB): peak = 1377.219 ; gain = 266.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:55 . Memory (MB): peak = 1377.516 ; gain = 267.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:56 . Memory (MB): peak = 1406.121 ; gain = 295.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:59 . Memory (MB): peak = 1410.582 ; gain = 300.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:59 . Memory (MB): peak = 1410.582 ; gain = 300.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:59 . Memory (MB): peak = 1410.582 ; gain = 300.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:59 . Memory (MB): peak = 1410.582 ; gain = 300.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:59 . Memory (MB): peak = 1410.582 ; gain = 300.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:59 . Memory (MB): peak = 1410.582 ; gain = 300.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name             | RTL Name             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|base_APPROX_LOG_MOD_0_3 | inst/tlast_4_reg     | 5      | 1     | NO           | YES                | YES               | 1      | 0       | 
|base_APPROX_LOG_MOD_0_3 | inst/tuser_4_reg[15] | 5      | 16    | NO           | YES                | YES               | 16     | 0       | 
|base_APPROX_LOG_MOD_0_3 | inst/tvalid_4_reg    | 5      | 1     | NO           | YES                | YES               | 1      | 0       | 
+------------------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    12|
|2     |DSP48E1 |     5|
|6     |LUT1    |     2|
|7     |LUT2    |     4|
|8     |LUT3    |    19|
|9     |LUT4    |    17|
|10    |LUT5    |    44|
|11    |LUT6    |    98|
|12    |SRL16E  |    18|
|13    |FDRE    |    90|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:59 . Memory (MB): peak = 1410.582 ; gain = 300.145
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:49 . Memory (MB): peak = 1410.582 ; gain = 191.594
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:01:00 . Memory (MB): peak = 1410.582 ; gain = 300.145
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1422.602 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1422.602 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:01:12 . Memory (MB): peak = 1422.602 ; gain = 312.164
INFO: [Common 17-1381] The checkpoint 'G:/Vivado/FFT_VIDEO/FFT_VIDEO_2048.xpr/FFT_VIDEO_2048/FFT_VIDEO_2048.runs/base_APPROX_LOG_MOD_0_3_synth_1/base_APPROX_LOG_MOD_0_3.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Common 17-1381] The checkpoint 'G:/Vivado/FFT_VIDEO/FFT_VIDEO_2048.xpr/FFT_VIDEO_2048/FFT_VIDEO_2048.runs/base_APPROX_LOG_MOD_0_3_synth_1/base_APPROX_LOG_MOD_0_3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file base_APPROX_LOG_MOD_0_3_utilization_synth.rpt -pb base_APPROX_LOG_MOD_0_3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jul 10 21:15:51 2021...
