// Seed: 124570239
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    input id_2,
    input logic id_3,
    output id_4,
    input id_5,
    output id_6,
    input logic id_7,
    input id_8,
    output logic id_9,
    input logic id_10,
    output id_11
);
  defparam id_12.id_13 = ~id_12; defparam id_14.id_15 = 1;
  assign id_11 = 1'b0;
  logic id_16 = id_5;
endmodule
