#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x12465b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1246740 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x12372d0 .functor NOT 1, L_0x12a8070, C4<0>, C4<0>, C4<0>;
L_0x12a7e50 .functor XOR 2, L_0x12a7d10, L_0x12a7db0, C4<00>, C4<00>;
L_0x12a7f60 .functor XOR 2, L_0x12a7e50, L_0x12a7ec0, C4<00>, C4<00>;
v0x129e3c0_0 .net *"_ivl_10", 1 0, L_0x12a7ec0;  1 drivers
v0x129e4c0_0 .net *"_ivl_12", 1 0, L_0x12a7f60;  1 drivers
v0x129e5a0_0 .net *"_ivl_2", 1 0, L_0x12a1730;  1 drivers
v0x129e660_0 .net *"_ivl_4", 1 0, L_0x12a7d10;  1 drivers
v0x129e740_0 .net *"_ivl_6", 1 0, L_0x12a7db0;  1 drivers
v0x129e870_0 .net *"_ivl_8", 1 0, L_0x12a7e50;  1 drivers
v0x129e950_0 .net "a", 0 0, v0x1298600_0;  1 drivers
v0x129e9f0_0 .net "b", 0 0, v0x12986a0_0;  1 drivers
v0x129ea90_0 .net "c", 0 0, v0x1298740_0;  1 drivers
v0x129eb30_0 .var "clk", 0 0;
v0x129ebd0_0 .net "d", 0 0, v0x1298880_0;  1 drivers
v0x129ec70_0 .net "out_pos_dut", 0 0, L_0x12a7920;  1 drivers
v0x129ed10_0 .net "out_pos_ref", 0 0, L_0x12a0240;  1 drivers
v0x129edb0_0 .net "out_sop_dut", 0 0, L_0x12a1c40;  1 drivers
v0x129ee50_0 .net "out_sop_ref", 0 0, L_0x1272db0;  1 drivers
v0x129eef0_0 .var/2u "stats1", 223 0;
v0x129ef90_0 .var/2u "strobe", 0 0;
v0x129f030_0 .net "tb_match", 0 0, L_0x12a8070;  1 drivers
v0x129f100_0 .net "tb_mismatch", 0 0, L_0x12372d0;  1 drivers
v0x129f1a0_0 .net "wavedrom_enable", 0 0, v0x1298b50_0;  1 drivers
v0x129f270_0 .net "wavedrom_title", 511 0, v0x1298bf0_0;  1 drivers
L_0x12a1730 .concat [ 1 1 0 0], L_0x12a0240, L_0x1272db0;
L_0x12a7d10 .concat [ 1 1 0 0], L_0x12a0240, L_0x1272db0;
L_0x12a7db0 .concat [ 1 1 0 0], L_0x12a7920, L_0x12a1c40;
L_0x12a7ec0 .concat [ 1 1 0 0], L_0x12a0240, L_0x1272db0;
L_0x12a8070 .cmp/eeq 2, L_0x12a1730, L_0x12a7f60;
S_0x12468d0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1246740;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x12376b0 .functor AND 1, v0x1298740_0, v0x1298880_0, C4<1>, C4<1>;
L_0x1237a90 .functor NOT 1, v0x1298600_0, C4<0>, C4<0>, C4<0>;
L_0x1237e70 .functor NOT 1, v0x12986a0_0, C4<0>, C4<0>, C4<0>;
L_0x12380f0 .functor AND 1, L_0x1237a90, L_0x1237e70, C4<1>, C4<1>;
L_0x1251140 .functor AND 1, L_0x12380f0, v0x1298740_0, C4<1>, C4<1>;
L_0x1272db0 .functor OR 1, L_0x12376b0, L_0x1251140, C4<0>, C4<0>;
L_0x129f6c0 .functor NOT 1, v0x12986a0_0, C4<0>, C4<0>, C4<0>;
L_0x129f730 .functor OR 1, L_0x129f6c0, v0x1298880_0, C4<0>, C4<0>;
L_0x129f840 .functor AND 1, v0x1298740_0, L_0x129f730, C4<1>, C4<1>;
L_0x129f900 .functor NOT 1, v0x1298600_0, C4<0>, C4<0>, C4<0>;
L_0x129f9d0 .functor OR 1, L_0x129f900, v0x12986a0_0, C4<0>, C4<0>;
L_0x129fa40 .functor AND 1, L_0x129f840, L_0x129f9d0, C4<1>, C4<1>;
L_0x129fbc0 .functor NOT 1, v0x12986a0_0, C4<0>, C4<0>, C4<0>;
L_0x129fc30 .functor OR 1, L_0x129fbc0, v0x1298880_0, C4<0>, C4<0>;
L_0x129fb50 .functor AND 1, v0x1298740_0, L_0x129fc30, C4<1>, C4<1>;
L_0x129fdc0 .functor NOT 1, v0x1298600_0, C4<0>, C4<0>, C4<0>;
L_0x129fec0 .functor OR 1, L_0x129fdc0, v0x1298880_0, C4<0>, C4<0>;
L_0x129ff80 .functor AND 1, L_0x129fb50, L_0x129fec0, C4<1>, C4<1>;
L_0x12a0130 .functor XNOR 1, L_0x129fa40, L_0x129ff80, C4<0>, C4<0>;
v0x1236c00_0 .net *"_ivl_0", 0 0, L_0x12376b0;  1 drivers
v0x1237000_0 .net *"_ivl_12", 0 0, L_0x129f6c0;  1 drivers
v0x12373e0_0 .net *"_ivl_14", 0 0, L_0x129f730;  1 drivers
v0x12377c0_0 .net *"_ivl_16", 0 0, L_0x129f840;  1 drivers
v0x1237ba0_0 .net *"_ivl_18", 0 0, L_0x129f900;  1 drivers
v0x1237f80_0 .net *"_ivl_2", 0 0, L_0x1237a90;  1 drivers
v0x1238200_0 .net *"_ivl_20", 0 0, L_0x129f9d0;  1 drivers
v0x1296b70_0 .net *"_ivl_24", 0 0, L_0x129fbc0;  1 drivers
v0x1296c50_0 .net *"_ivl_26", 0 0, L_0x129fc30;  1 drivers
v0x1296d30_0 .net *"_ivl_28", 0 0, L_0x129fb50;  1 drivers
v0x1296e10_0 .net *"_ivl_30", 0 0, L_0x129fdc0;  1 drivers
v0x1296ef0_0 .net *"_ivl_32", 0 0, L_0x129fec0;  1 drivers
v0x1296fd0_0 .net *"_ivl_36", 0 0, L_0x12a0130;  1 drivers
L_0x7f05520a9018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1297090_0 .net *"_ivl_38", 0 0, L_0x7f05520a9018;  1 drivers
v0x1297170_0 .net *"_ivl_4", 0 0, L_0x1237e70;  1 drivers
v0x1297250_0 .net *"_ivl_6", 0 0, L_0x12380f0;  1 drivers
v0x1297330_0 .net *"_ivl_8", 0 0, L_0x1251140;  1 drivers
v0x1297410_0 .net "a", 0 0, v0x1298600_0;  alias, 1 drivers
v0x12974d0_0 .net "b", 0 0, v0x12986a0_0;  alias, 1 drivers
v0x1297590_0 .net "c", 0 0, v0x1298740_0;  alias, 1 drivers
v0x1297650_0 .net "d", 0 0, v0x1298880_0;  alias, 1 drivers
v0x1297710_0 .net "out_pos", 0 0, L_0x12a0240;  alias, 1 drivers
v0x12977d0_0 .net "out_sop", 0 0, L_0x1272db0;  alias, 1 drivers
v0x1297890_0 .net "pos0", 0 0, L_0x129fa40;  1 drivers
v0x1297950_0 .net "pos1", 0 0, L_0x129ff80;  1 drivers
L_0x12a0240 .functor MUXZ 1, L_0x7f05520a9018, L_0x129fa40, L_0x12a0130, C4<>;
S_0x1297ad0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1246740;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1298600_0 .var "a", 0 0;
v0x12986a0_0 .var "b", 0 0;
v0x1298740_0 .var "c", 0 0;
v0x12987e0_0 .net "clk", 0 0, v0x129eb30_0;  1 drivers
v0x1298880_0 .var "d", 0 0;
v0x1298970_0 .var/2u "fail", 0 0;
v0x1298a10_0 .var/2u "fail1", 0 0;
v0x1298ab0_0 .net "tb_match", 0 0, L_0x12a8070;  alias, 1 drivers
v0x1298b50_0 .var "wavedrom_enable", 0 0;
v0x1298bf0_0 .var "wavedrom_title", 511 0;
E_0x1244f20/0 .event negedge, v0x12987e0_0;
E_0x1244f20/1 .event posedge, v0x12987e0_0;
E_0x1244f20 .event/or E_0x1244f20/0, E_0x1244f20/1;
S_0x1297e00 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1297ad0;
 .timescale -12 -12;
v0x1298040_0 .var/2s "i", 31 0;
E_0x1244dc0 .event posedge, v0x12987e0_0;
S_0x1298140 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1297ad0;
 .timescale -12 -12;
v0x1298340_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1298420 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1297ad0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1298dd0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1246740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x12a03f0 .functor NOT 1, v0x1298600_0, C4<0>, C4<0>, C4<0>;
L_0x12a0480 .functor NOT 1, v0x12986a0_0, C4<0>, C4<0>, C4<0>;
L_0x12a0620 .functor AND 1, L_0x12a03f0, L_0x12a0480, C4<1>, C4<1>;
L_0x12a0730 .functor NOT 1, v0x1298740_0, C4<0>, C4<0>, C4<0>;
L_0x12a08e0 .functor AND 1, L_0x12a0620, L_0x12a0730, C4<1>, C4<1>;
L_0x12a09f0 .functor NOT 1, v0x1298880_0, C4<0>, C4<0>, C4<0>;
L_0x12a0bb0 .functor AND 1, L_0x12a08e0, L_0x12a09f0, C4<1>, C4<1>;
L_0x12a0cc0 .functor NOT 1, v0x1298600_0, C4<0>, C4<0>, C4<0>;
L_0x12a0e90 .functor NOT 1, v0x12986a0_0, C4<0>, C4<0>, C4<0>;
L_0x12a0f00 .functor AND 1, L_0x12a0cc0, L_0x12a0e90, C4<1>, C4<1>;
L_0x12a1070 .functor AND 1, L_0x12a0f00, v0x1298740_0, C4<1>, C4<1>;
L_0x12a10e0 .functor NOT 1, v0x1298880_0, C4<0>, C4<0>, C4<0>;
L_0x12a11c0 .functor AND 1, L_0x12a1070, L_0x12a10e0, C4<1>, C4<1>;
L_0x12a12d0 .functor OR 1, L_0x12a0bb0, L_0x12a11c0, C4<0>, C4<0>;
L_0x12a1150 .functor NOT 1, v0x12986a0_0, C4<0>, C4<0>, C4<0>;
L_0x12a1460 .functor AND 1, v0x1298600_0, L_0x12a1150, C4<1>, C4<1>;
L_0x12a15b0 .functor AND 1, L_0x12a1460, v0x1298740_0, C4<1>, C4<1>;
L_0x12a1670 .functor AND 1, L_0x12a15b0, v0x1298880_0, C4<1>, C4<1>;
L_0x12a17d0 .functor OR 1, L_0x12a12d0, L_0x12a1670, C4<0>, C4<0>;
L_0x12a18e0 .functor AND 1, v0x1298600_0, v0x12986a0_0, C4<1>, C4<1>;
L_0x12a1a00 .functor AND 1, L_0x12a18e0, v0x1298740_0, C4<1>, C4<1>;
L_0x12a1ac0 .functor AND 1, L_0x12a1a00, v0x1298880_0, C4<1>, C4<1>;
L_0x12a1c40 .functor OR 1, L_0x12a17d0, L_0x12a1ac0, C4<0>, C4<0>;
L_0x12a1da0 .functor OR 1, v0x1298600_0, v0x12986a0_0, C4<0>, C4<0>;
L_0x12a1ee0 .functor OR 1, L_0x12a1da0, v0x1298740_0, C4<0>, C4<0>;
L_0x12a1fa0 .functor OR 1, L_0x12a1ee0, v0x1298880_0, C4<0>, C4<0>;
L_0x12a2140 .functor OR 1, v0x1298600_0, v0x12986a0_0, C4<0>, C4<0>;
L_0x12a21b0 .functor NOT 1, v0x1298740_0, C4<0>, C4<0>, C4<0>;
L_0x12a2310 .functor OR 1, L_0x12a2140, L_0x12a21b0, C4<0>, C4<0>;
L_0x12a2420 .functor NOT 1, v0x1298880_0, C4<0>, C4<0>, C4<0>;
L_0x12a2590 .functor OR 1, L_0x12a2310, L_0x12a2420, C4<0>, C4<0>;
L_0x12a26a0 .functor AND 1, L_0x12a1fa0, L_0x12a2590, C4<1>, C4<1>;
L_0x12a28c0 .functor NOT 1, v0x12986a0_0, C4<0>, C4<0>, C4<0>;
L_0x12a2930 .functor OR 1, v0x1298600_0, L_0x12a28c0, C4<0>, C4<0>;
L_0x12a2b10 .functor OR 1, L_0x12a2930, v0x1298740_0, C4<0>, C4<0>;
L_0x12a2bd0 .functor NOT 1, v0x1298880_0, C4<0>, C4<0>, C4<0>;
L_0x12a2d70 .functor OR 1, L_0x12a2b10, L_0x12a2bd0, C4<0>, C4<0>;
L_0x12a2e80 .functor AND 1, L_0x12a26a0, L_0x12a2d70, C4<1>, C4<1>;
L_0x12a2c40 .functor NOT 1, v0x12986a0_0, C4<0>, C4<0>, C4<0>;
L_0x12a2cb0 .functor OR 1, v0x1298600_0, L_0x12a2c40, C4<0>, C4<0>;
L_0x12a30e0 .functor NOT 1, v0x1298740_0, C4<0>, C4<0>, C4<0>;
L_0x12a3150 .functor OR 1, L_0x12a2cb0, L_0x12a30e0, C4<0>, C4<0>;
L_0x12a33c0 .functor OR 1, L_0x12a3150, v0x1298880_0, C4<0>, C4<0>;
L_0x12a3480 .functor AND 1, L_0x12a2e80, L_0x12a33c0, C4<1>, C4<1>;
L_0x12a3700 .functor NOT 1, v0x12986a0_0, C4<0>, C4<0>, C4<0>;
L_0x12a3770 .functor OR 1, v0x1298600_0, L_0x12a3700, C4<0>, C4<0>;
L_0x12a39b0 .functor NOT 1, v0x1298740_0, C4<0>, C4<0>, C4<0>;
L_0x12a3c30 .functor OR 1, L_0x12a3770, L_0x12a39b0, C4<0>, C4<0>;
L_0x12a3ed0 .functor NOT 1, v0x1298880_0, C4<0>, C4<0>, C4<0>;
L_0x12a4150 .functor OR 1, L_0x12a3c30, L_0x12a3ed0, C4<0>, C4<0>;
L_0x12a4400 .functor AND 1, L_0x12a3480, L_0x12a4150, C4<1>, C4<1>;
L_0x12a4510 .functor NOT 1, v0x1298600_0, C4<0>, C4<0>, C4<0>;
L_0x12a4940 .functor OR 1, L_0x12a4510, v0x12986a0_0, C4<0>, C4<0>;
L_0x12a4a00 .functor NOT 1, v0x1298740_0, C4<0>, C4<0>, C4<0>;
L_0x12a4c30 .functor OR 1, L_0x12a4940, L_0x12a4a00, C4<0>, C4<0>;
L_0x12a4d40 .functor NOT 1, v0x1298880_0, C4<0>, C4<0>, C4<0>;
L_0x12a4f80 .functor OR 1, L_0x12a4c30, L_0x12a4d40, C4<0>, C4<0>;
L_0x12a5090 .functor AND 1, L_0x12a4400, L_0x12a4f80, C4<1>, C4<1>;
L_0x12a5380 .functor NOT 1, v0x1298600_0, C4<0>, C4<0>, C4<0>;
L_0x12a53f0 .functor NOT 1, v0x12986a0_0, C4<0>, C4<0>, C4<0>;
L_0x12a5650 .functor OR 1, L_0x12a5380, L_0x12a53f0, C4<0>, C4<0>;
L_0x12a5760 .functor OR 1, L_0x12a5650, v0x1298740_0, C4<0>, C4<0>;
L_0x12a5a20 .functor NOT 1, v0x1298880_0, C4<0>, C4<0>, C4<0>;
L_0x12a5a90 .functor OR 1, L_0x12a5760, L_0x12a5a20, C4<0>, C4<0>;
L_0x12a5db0 .functor AND 1, L_0x12a5090, L_0x12a5a90, C4<1>, C4<1>;
L_0x12a5ec0 .functor NOT 1, v0x1298600_0, C4<0>, C4<0>, C4<0>;
L_0x12a6150 .functor NOT 1, v0x12986a0_0, C4<0>, C4<0>, C4<0>;
L_0x12a61c0 .functor OR 1, L_0x12a5ec0, L_0x12a6150, C4<0>, C4<0>;
L_0x12a6500 .functor NOT 1, v0x1298740_0, C4<0>, C4<0>, C4<0>;
L_0x12a6570 .functor OR 1, L_0x12a61c0, L_0x12a6500, C4<0>, C4<0>;
L_0x12a68c0 .functor OR 1, L_0x12a6570, v0x1298880_0, C4<0>, C4<0>;
L_0x12a6980 .functor AND 1, L_0x12a5db0, L_0x12a68c0, C4<1>, C4<1>;
L_0x12a6ce0 .functor NOT 1, v0x1298600_0, C4<0>, C4<0>, C4<0>;
L_0x12a6d50 .functor NOT 1, v0x12986a0_0, C4<0>, C4<0>, C4<0>;
L_0x12a7020 .functor OR 1, L_0x12a6ce0, L_0x12a6d50, C4<0>, C4<0>;
L_0x12a7130 .functor NOT 1, v0x1298740_0, C4<0>, C4<0>, C4<0>;
L_0x12a7410 .functor OR 1, L_0x12a7020, L_0x12a7130, C4<0>, C4<0>;
L_0x12a7520 .functor NOT 1, v0x1298880_0, C4<0>, C4<0>, C4<0>;
L_0x12a7810 .functor OR 1, L_0x12a7410, L_0x12a7520, C4<0>, C4<0>;
L_0x12a7920 .functor AND 1, L_0x12a6980, L_0x12a7810, C4<1>, C4<1>;
v0x1298f90_0 .net *"_ivl_0", 0 0, L_0x12a03f0;  1 drivers
v0x1299070_0 .net *"_ivl_10", 0 0, L_0x12a09f0;  1 drivers
v0x1299150_0 .net *"_ivl_100", 0 0, L_0x12a4400;  1 drivers
v0x1299240_0 .net *"_ivl_102", 0 0, L_0x12a4510;  1 drivers
v0x1299320_0 .net *"_ivl_104", 0 0, L_0x12a4940;  1 drivers
v0x1299450_0 .net *"_ivl_106", 0 0, L_0x12a4a00;  1 drivers
v0x1299530_0 .net *"_ivl_108", 0 0, L_0x12a4c30;  1 drivers
v0x1299610_0 .net *"_ivl_110", 0 0, L_0x12a4d40;  1 drivers
v0x12996f0_0 .net *"_ivl_112", 0 0, L_0x12a4f80;  1 drivers
v0x1299860_0 .net *"_ivl_114", 0 0, L_0x12a5090;  1 drivers
v0x1299940_0 .net *"_ivl_116", 0 0, L_0x12a5380;  1 drivers
v0x1299a20_0 .net *"_ivl_118", 0 0, L_0x12a53f0;  1 drivers
v0x1299b00_0 .net *"_ivl_12", 0 0, L_0x12a0bb0;  1 drivers
v0x1299be0_0 .net *"_ivl_120", 0 0, L_0x12a5650;  1 drivers
v0x1299cc0_0 .net *"_ivl_122", 0 0, L_0x12a5760;  1 drivers
v0x1299da0_0 .net *"_ivl_124", 0 0, L_0x12a5a20;  1 drivers
v0x1299e80_0 .net *"_ivl_126", 0 0, L_0x12a5a90;  1 drivers
v0x129a070_0 .net *"_ivl_128", 0 0, L_0x12a5db0;  1 drivers
v0x129a150_0 .net *"_ivl_130", 0 0, L_0x12a5ec0;  1 drivers
v0x129a230_0 .net *"_ivl_132", 0 0, L_0x12a6150;  1 drivers
v0x129a310_0 .net *"_ivl_134", 0 0, L_0x12a61c0;  1 drivers
v0x129a3f0_0 .net *"_ivl_136", 0 0, L_0x12a6500;  1 drivers
v0x129a4d0_0 .net *"_ivl_138", 0 0, L_0x12a6570;  1 drivers
v0x129a5b0_0 .net *"_ivl_14", 0 0, L_0x12a0cc0;  1 drivers
v0x129a690_0 .net *"_ivl_140", 0 0, L_0x12a68c0;  1 drivers
v0x129a770_0 .net *"_ivl_142", 0 0, L_0x12a6980;  1 drivers
v0x129a850_0 .net *"_ivl_144", 0 0, L_0x12a6ce0;  1 drivers
v0x129a930_0 .net *"_ivl_146", 0 0, L_0x12a6d50;  1 drivers
v0x129aa10_0 .net *"_ivl_148", 0 0, L_0x12a7020;  1 drivers
v0x129aaf0_0 .net *"_ivl_150", 0 0, L_0x12a7130;  1 drivers
v0x129abd0_0 .net *"_ivl_152", 0 0, L_0x12a7410;  1 drivers
v0x129acb0_0 .net *"_ivl_154", 0 0, L_0x12a7520;  1 drivers
v0x129ad90_0 .net *"_ivl_156", 0 0, L_0x12a7810;  1 drivers
v0x129b080_0 .net *"_ivl_16", 0 0, L_0x12a0e90;  1 drivers
v0x129b160_0 .net *"_ivl_18", 0 0, L_0x12a0f00;  1 drivers
v0x129b240_0 .net *"_ivl_2", 0 0, L_0x12a0480;  1 drivers
v0x129b320_0 .net *"_ivl_20", 0 0, L_0x12a1070;  1 drivers
v0x129b400_0 .net *"_ivl_22", 0 0, L_0x12a10e0;  1 drivers
v0x129b4e0_0 .net *"_ivl_24", 0 0, L_0x12a11c0;  1 drivers
v0x129b5c0_0 .net *"_ivl_26", 0 0, L_0x12a12d0;  1 drivers
v0x129b6a0_0 .net *"_ivl_28", 0 0, L_0x12a1150;  1 drivers
v0x129b780_0 .net *"_ivl_30", 0 0, L_0x12a1460;  1 drivers
v0x129b860_0 .net *"_ivl_32", 0 0, L_0x12a15b0;  1 drivers
v0x129b940_0 .net *"_ivl_34", 0 0, L_0x12a1670;  1 drivers
v0x129ba20_0 .net *"_ivl_36", 0 0, L_0x12a17d0;  1 drivers
v0x129bb00_0 .net *"_ivl_38", 0 0, L_0x12a18e0;  1 drivers
v0x129bbe0_0 .net *"_ivl_4", 0 0, L_0x12a0620;  1 drivers
v0x129bcc0_0 .net *"_ivl_40", 0 0, L_0x12a1a00;  1 drivers
v0x129bda0_0 .net *"_ivl_42", 0 0, L_0x12a1ac0;  1 drivers
v0x129be80_0 .net *"_ivl_46", 0 0, L_0x12a1da0;  1 drivers
v0x129bf60_0 .net *"_ivl_48", 0 0, L_0x12a1ee0;  1 drivers
v0x129c040_0 .net *"_ivl_50", 0 0, L_0x12a1fa0;  1 drivers
v0x129c120_0 .net *"_ivl_52", 0 0, L_0x12a2140;  1 drivers
v0x129c200_0 .net *"_ivl_54", 0 0, L_0x12a21b0;  1 drivers
v0x129c2e0_0 .net *"_ivl_56", 0 0, L_0x12a2310;  1 drivers
v0x129c3c0_0 .net *"_ivl_58", 0 0, L_0x12a2420;  1 drivers
v0x129c4a0_0 .net *"_ivl_6", 0 0, L_0x12a0730;  1 drivers
v0x129c580_0 .net *"_ivl_60", 0 0, L_0x12a2590;  1 drivers
v0x129c660_0 .net *"_ivl_62", 0 0, L_0x12a26a0;  1 drivers
v0x129c740_0 .net *"_ivl_64", 0 0, L_0x12a28c0;  1 drivers
v0x129c820_0 .net *"_ivl_66", 0 0, L_0x12a2930;  1 drivers
v0x129c900_0 .net *"_ivl_68", 0 0, L_0x12a2b10;  1 drivers
v0x129c9e0_0 .net *"_ivl_70", 0 0, L_0x12a2bd0;  1 drivers
v0x129cac0_0 .net *"_ivl_72", 0 0, L_0x12a2d70;  1 drivers
v0x129cba0_0 .net *"_ivl_74", 0 0, L_0x12a2e80;  1 drivers
v0x129d090_0 .net *"_ivl_76", 0 0, L_0x12a2c40;  1 drivers
v0x129d170_0 .net *"_ivl_78", 0 0, L_0x12a2cb0;  1 drivers
v0x129d250_0 .net *"_ivl_8", 0 0, L_0x12a08e0;  1 drivers
v0x129d330_0 .net *"_ivl_80", 0 0, L_0x12a30e0;  1 drivers
v0x129d410_0 .net *"_ivl_82", 0 0, L_0x12a3150;  1 drivers
v0x129d4f0_0 .net *"_ivl_84", 0 0, L_0x12a33c0;  1 drivers
v0x129d5d0_0 .net *"_ivl_86", 0 0, L_0x12a3480;  1 drivers
v0x129d6b0_0 .net *"_ivl_88", 0 0, L_0x12a3700;  1 drivers
v0x129d790_0 .net *"_ivl_90", 0 0, L_0x12a3770;  1 drivers
v0x129d870_0 .net *"_ivl_92", 0 0, L_0x12a39b0;  1 drivers
v0x129d950_0 .net *"_ivl_94", 0 0, L_0x12a3c30;  1 drivers
v0x129da30_0 .net *"_ivl_96", 0 0, L_0x12a3ed0;  1 drivers
v0x129db10_0 .net *"_ivl_98", 0 0, L_0x12a4150;  1 drivers
v0x129dbf0_0 .net "a", 0 0, v0x1298600_0;  alias, 1 drivers
v0x129dc90_0 .net "b", 0 0, v0x12986a0_0;  alias, 1 drivers
v0x129dd80_0 .net "c", 0 0, v0x1298740_0;  alias, 1 drivers
v0x129de70_0 .net "d", 0 0, v0x1298880_0;  alias, 1 drivers
v0x129df60_0 .net "out_pos", 0 0, L_0x12a7920;  alias, 1 drivers
v0x129e020_0 .net "out_sop", 0 0, L_0x12a1c40;  alias, 1 drivers
S_0x129e1a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1246740;
 .timescale -12 -12;
E_0x122c9f0 .event anyedge, v0x129ef90_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x129ef90_0;
    %nor/r;
    %assign/vec4 v0x129ef90_0, 0;
    %wait E_0x122c9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1297ad0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1298970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1298a10_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1297ad0;
T_4 ;
    %wait E_0x1244f20;
    %load/vec4 v0x1298ab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1298970_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1297ad0;
T_5 ;
    %wait E_0x1244dc0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1298880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1298740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12986a0_0, 0;
    %assign/vec4 v0x1298600_0, 0;
    %wait E_0x1244dc0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1298880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1298740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12986a0_0, 0;
    %assign/vec4 v0x1298600_0, 0;
    %wait E_0x1244dc0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1298880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1298740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12986a0_0, 0;
    %assign/vec4 v0x1298600_0, 0;
    %wait E_0x1244dc0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1298880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1298740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12986a0_0, 0;
    %assign/vec4 v0x1298600_0, 0;
    %wait E_0x1244dc0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1298880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1298740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12986a0_0, 0;
    %assign/vec4 v0x1298600_0, 0;
    %wait E_0x1244dc0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1298880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1298740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12986a0_0, 0;
    %assign/vec4 v0x1298600_0, 0;
    %wait E_0x1244dc0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1298880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1298740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12986a0_0, 0;
    %assign/vec4 v0x1298600_0, 0;
    %wait E_0x1244dc0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1298880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1298740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12986a0_0, 0;
    %assign/vec4 v0x1298600_0, 0;
    %wait E_0x1244dc0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1298880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1298740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12986a0_0, 0;
    %assign/vec4 v0x1298600_0, 0;
    %wait E_0x1244dc0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1298880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1298740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12986a0_0, 0;
    %assign/vec4 v0x1298600_0, 0;
    %wait E_0x1244dc0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1298880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1298740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12986a0_0, 0;
    %assign/vec4 v0x1298600_0, 0;
    %wait E_0x1244dc0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1298880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1298740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12986a0_0, 0;
    %assign/vec4 v0x1298600_0, 0;
    %wait E_0x1244dc0;
    %load/vec4 v0x1298970_0;
    %store/vec4 v0x1298a10_0, 0, 1;
    %fork t_1, S_0x1297e00;
    %jmp t_0;
    .scope S_0x1297e00;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1298040_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1298040_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1244dc0;
    %load/vec4 v0x1298040_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1298880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1298740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12986a0_0, 0;
    %assign/vec4 v0x1298600_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1298040_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1298040_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1297ad0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1244f20;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1298880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1298740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12986a0_0, 0;
    %assign/vec4 v0x1298600_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1298970_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1298a10_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1246740;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129eb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129ef90_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1246740;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x129eb30_0;
    %inv;
    %store/vec4 v0x129eb30_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1246740;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x12987e0_0, v0x129f100_0, v0x129e950_0, v0x129e9f0_0, v0x129ea90_0, v0x129ebd0_0, v0x129ee50_0, v0x129edb0_0, v0x129ed10_0, v0x129ec70_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1246740;
T_9 ;
    %load/vec4 v0x129eef0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x129eef0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x129eef0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x129eef0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x129eef0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x129eef0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x129eef0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x129eef0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x129eef0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x129eef0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1246740;
T_10 ;
    %wait E_0x1244f20;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x129eef0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x129eef0_0, 4, 32;
    %load/vec4 v0x129f030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x129eef0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x129eef0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x129eef0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x129eef0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x129ee50_0;
    %load/vec4 v0x129ee50_0;
    %load/vec4 v0x129edb0_0;
    %xor;
    %load/vec4 v0x129ee50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x129eef0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x129eef0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x129eef0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x129eef0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x129ed10_0;
    %load/vec4 v0x129ed10_0;
    %load/vec4 v0x129ec70_0;
    %xor;
    %load/vec4 v0x129ed10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x129eef0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x129eef0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x129eef0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x129eef0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/ece241_2013_q2/iter2/response2/top_module.sv";
