

================================================================
== Vivado HLS Report for 'macc_par_convs'
================================================================
* Date:           Mon Oct 16 17:29:10 2017

* Version:        2017.2 (Build 1909853 on Wed Aug 23 11:51:38 MDT 2017)
* Project:        maccell
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-1-i-es1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.36|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  22107649|  22107649|  22107650|  22107650|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+----------+----------+----------+-----------+-----------+------+----------+
        |             |       Latency       | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+----------+----------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  22107648|  22107648|      3112|          -|          -|  7104|    no    |
        | + Loop 1.1  |      3109|      3109|        16|         14|          1|   222|    yes   |
        +-------------+----------+----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 14, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 19
* Pipeline: 1
  Pipeline-0: II = 14, D = 16, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond_flatten)
3 --> 
	19  / (tmp_4)
	4  / (!tmp_4)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	3  / true
19 --> 
	2  / true
* FSM state operations: 

 <State 1>: 0.76ns
ST_1: StgValue_20 (30)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([32 x i32]* %B_26), !map !22

ST_1: StgValue_21 (31)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([32 x i32]* %B_25), !map !28

ST_1: StgValue_22 (32)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([32 x i32]* %B_24), !map !34

ST_1: StgValue_23 (33)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap([32 x i32]* %B_23), !map !40

ST_1: StgValue_24 (34)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap([32 x i32]* %B_22), !map !46

ST_1: StgValue_25 (35)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap([32 x i32]* %B_21), !map !52

ST_1: StgValue_26 (36)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap([32 x i32]* %B_20), !map !58

ST_1: StgValue_27 (37)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap([32 x i32]* %B_19), !map !64

ST_1: StgValue_28 (38)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap([32 x i32]* %B_18), !map !70

ST_1: StgValue_29 (39)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap([32 x i32]* %B_17), !map !76

ST_1: StgValue_30 (40)  [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap([32 x i32]* %B_16), !map !82

ST_1: StgValue_31 (41)  [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap([32 x i32]* %B_15), !map !88

ST_1: StgValue_32 (42)  [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap([32 x i32]* %B_14), !map !94

ST_1: StgValue_33 (43)  [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap([32 x i32]* %B_13), !map !100

ST_1: StgValue_34 (44)  [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap([32 x i32]* %B_12), !map !106

ST_1: StgValue_35 (45)  [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecBitsMap([32 x i32]* %B_11), !map !112

ST_1: StgValue_36 (46)  [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecBitsMap([32 x i32]* %B_10), !map !118

ST_1: StgValue_37 (47)  [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecBitsMap([32 x i32]* %B_9), !map !124

ST_1: StgValue_38 (48)  [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecBitsMap([32 x i32]* %B_8), !map !130

ST_1: StgValue_39 (49)  [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecBitsMap([32 x i32]* %B_7), !map !136

ST_1: StgValue_40 (50)  [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecBitsMap([32 x i32]* %B_6), !map !142

ST_1: StgValue_41 (51)  [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecBitsMap([32 x i32]* %B_5), !map !148

ST_1: StgValue_42 (52)  [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecBitsMap([32 x i32]* %B_4), !map !154

ST_1: StgValue_43 (53)  [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecBitsMap([32 x i32]* %B_3), !map !160

ST_1: StgValue_44 (54)  [1/1] 0.00ns
:24  call void (...)* @_ssdm_op_SpecBitsMap([32 x i32]* %B_2), !map !166

ST_1: StgValue_45 (55)  [1/1] 0.00ns
:25  call void (...)* @_ssdm_op_SpecBitsMap([32 x i32]* %B_1), !map !172

ST_1: StgValue_46 (56)  [1/1] 0.00ns
:26  call void (...)* @_ssdm_op_SpecBitsMap([32 x i32]* %B_0), !map !178

ST_1: StgValue_47 (57)  [1/1] 0.00ns
:27  call void (...)* @_ssdm_op_SpecBitsMap([150528 x i32]* %A) nounwind, !map !184

ST_1: StgValue_48 (58)  [1/1] 0.00ns
:28  call void (...)* @_ssdm_op_SpecBitsMap([1577088 x i32]* %C) nounwind, !map !190

ST_1: StgValue_49 (59)  [1/1] 0.00ns
:29  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @macc_par_convs_str) nounwind

ST_1: StgValue_50 (60)  [1/1] 0.00ns
:30  call void (...)* @_ssdm_op_SpecInterface([150528 x i32]* %A, [5 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19) nounwind

ST_1: StgValue_51 (61)  [1/1] 0.00ns
:31  call void (...)* @_ssdm_op_SpecInterface([32 x i32]* %B_0, [32 x i32]* %B_1, [32 x i32]* %B_2, [32 x i32]* %B_3, [32 x i32]* %B_4, [32 x i32]* %B_5, [32 x i32]* %B_6, [32 x i32]* %B_7, [32 x i32]* %B_8, [32 x i32]* %B_9, [32 x i32]* %B_10, [32 x i32]* %B_11, [32 x i32]* %B_12, [32 x i32]* %B_13, [32 x i32]* %B_14, [32 x i32]* %B_15, [32 x i32]* %B_16, [32 x i32]* %B_17, [32 x i32]* %B_18, [32 x i32]* %B_19, [32 x i32]* %B_20, [32 x i32]* %B_21, [32 x i32]* %B_22, [32 x i32]* %B_23, [32 x i32]* %B_24, [32 x i32]* %B_25, [32 x i32]* %B_26, [5 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19) nounwind

ST_1: StgValue_52 (62)  [1/1] 0.00ns
:32  call void (...)* @_ssdm_op_SpecInterface([1577088 x i32]* %C, [5 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19) nounwind

ST_1: StgValue_53 (63)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:21
:33  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str210, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [9 x i8]* @p_str311, [1 x i8]* @p_str19, [1 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19) nounwind

ST_1: StgValue_54 (64)  [1/1] 0.76ns  loc: maccell/src/macc_par_convs.cpp:26
:34  br label %.preheader


 <State 2>: 4.28ns
ST_2: indvar_flatten (66)  [1/1] 0.00ns
.preheader:0  %indvar_flatten = phi i13 [ 0, %0 ], [ %indvar_flatten_next, %.preheader.loopexit ]

ST_2: channel_out (67)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:41
.preheader:1  %channel_out = phi i6 [ 0, %0 ], [ %tmp_1_mid2_v_v, %.preheader.loopexit ]

ST_2: shift_x (68)  [1/1] 0.00ns
.preheader:2  %shift_x = phi i8 [ 0, %0 ], [ %center_x, %.preheader.loopexit ]

ST_2: exitcond_flatten (69)  [1/1] 0.86ns
.preheader:3  %exitcond_flatten = icmp eq i13 %indvar_flatten, -1088

ST_2: indvar_flatten_next (70)  [1/1] 0.98ns
.preheader:4  %indvar_flatten_next = add i13 %indvar_flatten, 1

ST_2: StgValue_60 (71)  [1/1] 0.00ns
.preheader:5  br i1 %exitcond_flatten, label %3, label %.preheader.preheader

ST_2: empty_3 (73)  [1/1] 0.00ns
.preheader.preheader:0  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7104, i64 7104, i64 7104)

ST_2: tmp_2 (74)  [1/1] 0.86ns  loc: maccell/src/macc_par_convs.cpp:28
.preheader.preheader:1  %tmp_2 = icmp eq i8 %shift_x, -34

ST_2: shift_x_mid2 (75)  [1/1] 0.55ns  loc: maccell/src/macc_par_convs.cpp:28
.preheader.preheader:2  %shift_x_mid2 = select i1 %tmp_2, i8 0, i8 %shift_x

ST_2: channel_out_s (76)  [1/1] 0.89ns  loc: maccell/src/macc_par_convs.cpp:26
.preheader.preheader:3  %channel_out_s = add i6 %channel_out, 1

ST_2: tmp_1_mid2_v_v (77)  [1/1] 0.55ns  loc: maccell/src/macc_par_convs.cpp:41
.preheader.preheader:4  %tmp_1_mid2_v_v = select i1 %tmp_2, i6 %channel_out_s, i6 %channel_out

ST_2: tmp_1_mid2_v (78)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:41
.preheader.preheader:5  %tmp_1_mid2_v = zext i6 %tmp_1_mid2_v_v to i21

ST_2: tmp_1_mid2 (79)  [1/1] 2.85ns  loc: maccell/src/macc_par_convs.cpp:41
.preheader.preheader:6  %tmp_1_mid2 = mul i21 %tmp_1_mid2_v, 49284

ST_2: channel_out2_mid2 (80)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:41
.preheader.preheader:7  %channel_out2_mid2 = zext i6 %tmp_1_mid2_v_v to i64

ST_2: shift_x_cast1 (81)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:28
.preheader.preheader:8  %shift_x_cast1 = zext i8 %shift_x_mid2 to i10

ST_2: shift_x_cast2 (82)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:28
.preheader.preheader:9  %shift_x_cast2 = zext i8 %shift_x_mid2 to i17

ST_2: shift_x_cast (83)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:28
.preheader.preheader:10  %shift_x_cast = zext i8 %shift_x_mid2 to i9

ST_2: output_x_coords (84)  [1/1] 2.08ns  loc: maccell/src/macc_par_convs.cpp:32
.preheader.preheader:11  %output_x_coords = mul i17 %shift_x_cast2, 222

ST_2: output_x_coords_cast (85)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:32
.preheader.preheader:12  %output_x_coords_cast = zext i17 %output_x_coords to i21

ST_2: p_shl (86)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:72
.preheader.preheader:13  %p_shl = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %shift_x_mid2, i8 0)

ST_2: p_shl12_cast (87)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:72
.preheader.preheader:14  %p_shl12_cast = zext i16 %p_shl to i17

ST_2: p_shl1 (88)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:72
.preheader.preheader:15  %p_shl1 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %shift_x_mid2, i5 0)

ST_2: p_shl13_cast (89)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:72
.preheader.preheader:16  %p_shl13_cast = zext i13 %p_shl1 to i17

ST_2: tmp_s (90)  [1/1] 1.02ns  loc: maccell/src/macc_par_convs.cpp:72
.preheader.preheader:17  %tmp_s = sub i17 %p_shl12_cast, %p_shl13_cast

ST_2: center_x (91)  [1/1] 0.91ns  loc: maccell/src/macc_par_convs.cpp:72
.preheader.preheader:18  %center_x = add i8 %shift_x_mid2, 1

ST_2: p_shl12_0_1 (92)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:72
.preheader.preheader:19  %p_shl12_0_1 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %center_x, i8 0)

ST_2: p_shl12_0_1_cast (93)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:72
.preheader.preheader:20  %p_shl12_0_1_cast = zext i16 %p_shl12_0_1 to i17

ST_2: p_shl13_0_1 (94)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:72
.preheader.preheader:21  %p_shl13_0_1 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %center_x, i5 0)

ST_2: p_shl13_0_1_cast (95)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:72
.preheader.preheader:22  %p_shl13_0_1_cast = zext i13 %p_shl13_0_1 to i17

ST_2: tmp_10_0_1 (96)  [1/1] 1.02ns  loc: maccell/src/macc_par_convs.cpp:72
.preheader.preheader:23  %tmp_10_0_1 = sub i17 %p_shl12_0_1_cast, %p_shl13_0_1_cast

ST_2: tmp_8_0_2 (97)  [1/1] 0.91ns  loc: maccell/src/macc_par_convs.cpp:72
.preheader.preheader:24  %tmp_8_0_2 = add i8 %shift_x_mid2, 2

ST_2: p_shl12_0_2 (98)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:72
.preheader.preheader:25  %p_shl12_0_2 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_8_0_2, i8 0)

ST_2: p_shl12_0_2_cast (99)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:72
.preheader.preheader:26  %p_shl12_0_2_cast = zext i16 %p_shl12_0_2 to i17

ST_2: p_shl13_0_2 (100)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:72
.preheader.preheader:27  %p_shl13_0_2 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_8_0_2, i5 0)

ST_2: p_shl13_0_2_cast (101)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:72
.preheader.preheader:28  %p_shl13_0_2_cast = zext i13 %p_shl13_0_2 to i17

ST_2: tmp_10_0_2 (102)  [1/1] 1.02ns  loc: maccell/src/macc_par_convs.cpp:72
.preheader.preheader:29  %tmp_10_0_2 = sub i17 %p_shl12_0_2_cast, %p_shl13_0_2_cast

ST_2: tmp_8_1 (103)  [1/1] 0.92ns  loc: maccell/src/macc_par_convs.cpp:72
.preheader.preheader:30  %tmp_8_1 = add i9 %shift_x_cast, 224

ST_2: p_shl12_1 (104)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:72
.preheader.preheader:31  %p_shl12_1 = call i17 @_ssdm_op_BitConcatenate.i17.i9.i8(i9 %tmp_8_1, i8 0)

ST_2: p_shl13_1 (105)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:72
.preheader.preheader:32  %p_shl13_1 = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %tmp_8_1, i5 0)

ST_2: p_shl13_1_cast (106)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:72
.preheader.preheader:33  %p_shl13_1_cast = zext i14 %p_shl13_1 to i17

ST_2: tmp_10_1 (107)  [1/1] 1.03ns  loc: maccell/src/macc_par_convs.cpp:72
.preheader.preheader:34  %tmp_10_1 = sub i17 %p_shl12_1, %p_shl13_1_cast

ST_2: tmp_8_1_1 (108)  [1/1] 0.92ns  loc: maccell/src/macc_par_convs.cpp:72
.preheader.preheader:35  %tmp_8_1_1 = add i9 %shift_x_cast, 225

ST_2: p_shl12_1_1 (109)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:72
.preheader.preheader:36  %p_shl12_1_1 = call i17 @_ssdm_op_BitConcatenate.i17.i9.i8(i9 %tmp_8_1_1, i8 0)

ST_2: p_shl13_1_1 (110)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:72
.preheader.preheader:37  %p_shl13_1_1 = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %tmp_8_1_1, i5 0)

ST_2: p_shl13_1_1_cast (111)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:72
.preheader.preheader:38  %p_shl13_1_1_cast = zext i14 %p_shl13_1_1 to i17

ST_2: tmp_10_1_1 (112)  [1/1] 1.03ns  loc: maccell/src/macc_par_convs.cpp:72
.preheader.preheader:39  %tmp_10_1_1 = sub i17 %p_shl12_1_1, %p_shl13_1_1_cast

ST_2: tmp_8_1_2 (113)  [1/1] 0.92ns  loc: maccell/src/macc_par_convs.cpp:72
.preheader.preheader:40  %tmp_8_1_2 = add i9 %shift_x_cast, 226

ST_2: p_shl12_1_2 (114)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:72
.preheader.preheader:41  %p_shl12_1_2 = call i17 @_ssdm_op_BitConcatenate.i17.i9.i8(i9 %tmp_8_1_2, i8 0)

ST_2: p_shl13_1_2 (115)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:72
.preheader.preheader:42  %p_shl13_1_2 = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %tmp_8_1_2, i5 0)

ST_2: p_shl13_1_2_cast (116)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:72
.preheader.preheader:43  %p_shl13_1_2_cast = zext i14 %p_shl13_1_2 to i17

ST_2: tmp_10_1_2 (117)  [1/1] 1.03ns  loc: maccell/src/macc_par_convs.cpp:72
.preheader.preheader:44  %tmp_10_1_2 = sub i17 %p_shl12_1_2, %p_shl13_1_2_cast

ST_2: tmp_8_2 (118)  [1/1] 0.93ns  loc: maccell/src/macc_par_convs.cpp:72
.preheader.preheader:45  %tmp_8_2 = add i10 %shift_x_cast1, 448

ST_2: p_shl12_2 (119)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:72
.preheader.preheader:46  %p_shl12_2 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_8_2, i8 0)

ST_2: p_shl13_2 (120)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:72
.preheader.preheader:47  %p_shl13_2 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %tmp_8_2, i5 0)

ST_2: p_shl13_2_cast (121)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:72
.preheader.preheader:48  %p_shl13_2_cast = zext i15 %p_shl13_2 to i18

ST_2: tmp_10_2 (122)  [1/1] 1.04ns  loc: maccell/src/macc_par_convs.cpp:72
.preheader.preheader:49  %tmp_10_2 = sub i18 %p_shl12_2, %p_shl13_2_cast

ST_2: tmp_8_2_1 (123)  [1/1] 0.93ns  loc: maccell/src/macc_par_convs.cpp:72
.preheader.preheader:50  %tmp_8_2_1 = add i10 %shift_x_cast1, 449

ST_2: p_shl12_2_1 (124)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:72
.preheader.preheader:51  %p_shl12_2_1 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_8_2_1, i8 0)

ST_2: p_shl13_2_1 (125)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:72
.preheader.preheader:52  %p_shl13_2_1 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %tmp_8_2_1, i5 0)

ST_2: p_shl13_2_1_cast (126)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:72
.preheader.preheader:53  %p_shl13_2_1_cast = zext i15 %p_shl13_2_1 to i18

ST_2: tmp_10_2_1 (127)  [1/1] 1.04ns  loc: maccell/src/macc_par_convs.cpp:72
.preheader.preheader:54  %tmp_10_2_1 = sub i18 %p_shl12_2_1, %p_shl13_2_1_cast

ST_2: tmp_8_2_2 (128)  [1/1] 0.93ns  loc: maccell/src/macc_par_convs.cpp:72
.preheader.preheader:55  %tmp_8_2_2 = add i10 %shift_x_cast1, 450

ST_2: p_shl12_2_2 (129)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:72
.preheader.preheader:56  %p_shl12_2_2 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_8_2_2, i8 0)

ST_2: p_shl13_2_2 (130)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:72
.preheader.preheader:57  %p_shl13_2_2 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %tmp_8_2_2, i5 0)

ST_2: p_shl13_2_2_cast (131)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:72
.preheader.preheader:58  %p_shl13_2_2_cast = zext i15 %p_shl13_2_2 to i18

ST_2: tmp_10_2_2 (132)  [1/1] 1.04ns  loc: maccell/src/macc_par_convs.cpp:72
.preheader.preheader:59  %tmp_10_2_2 = sub i18 %p_shl12_2_2, %p_shl13_2_2_cast

ST_2: B_0_addr (133)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:41
.preheader.preheader:60  %B_0_addr = getelementptr [32 x i32]* %B_0, i64 0, i64 %channel_out2_mid2

ST_2: B_1_addr (134)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:41
.preheader.preheader:61  %B_1_addr = getelementptr [32 x i32]* %B_1, i64 0, i64 %channel_out2_mid2

ST_2: B_2_addr (135)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:41
.preheader.preheader:62  %B_2_addr = getelementptr [32 x i32]* %B_2, i64 0, i64 %channel_out2_mid2

ST_2: B_3_addr (136)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:41
.preheader.preheader:63  %B_3_addr = getelementptr [32 x i32]* %B_3, i64 0, i64 %channel_out2_mid2

ST_2: B_4_addr (137)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:41
.preheader.preheader:64  %B_4_addr = getelementptr [32 x i32]* %B_4, i64 0, i64 %channel_out2_mid2

ST_2: B_5_addr (138)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:41
.preheader.preheader:65  %B_5_addr = getelementptr [32 x i32]* %B_5, i64 0, i64 %channel_out2_mid2

ST_2: B_6_addr (139)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:41
.preheader.preheader:66  %B_6_addr = getelementptr [32 x i32]* %B_6, i64 0, i64 %channel_out2_mid2

ST_2: B_7_addr (140)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:41
.preheader.preheader:67  %B_7_addr = getelementptr [32 x i32]* %B_7, i64 0, i64 %channel_out2_mid2

ST_2: B_8_addr (141)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:41
.preheader.preheader:68  %B_8_addr = getelementptr [32 x i32]* %B_8, i64 0, i64 %channel_out2_mid2

ST_2: B_9_addr (142)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:41
.preheader.preheader:69  %B_9_addr = getelementptr [32 x i32]* %B_9, i64 0, i64 %channel_out2_mid2

ST_2: B_10_addr (143)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:41
.preheader.preheader:70  %B_10_addr = getelementptr [32 x i32]* %B_10, i64 0, i64 %channel_out2_mid2

ST_2: B_11_addr (144)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:41
.preheader.preheader:71  %B_11_addr = getelementptr [32 x i32]* %B_11, i64 0, i64 %channel_out2_mid2

ST_2: B_12_addr (145)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:41
.preheader.preheader:72  %B_12_addr = getelementptr [32 x i32]* %B_12, i64 0, i64 %channel_out2_mid2

ST_2: B_13_addr (146)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:41
.preheader.preheader:73  %B_13_addr = getelementptr [32 x i32]* %B_13, i64 0, i64 %channel_out2_mid2

ST_2: B_14_addr (147)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:41
.preheader.preheader:74  %B_14_addr = getelementptr [32 x i32]* %B_14, i64 0, i64 %channel_out2_mid2

ST_2: B_15_addr (148)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:41
.preheader.preheader:75  %B_15_addr = getelementptr [32 x i32]* %B_15, i64 0, i64 %channel_out2_mid2

ST_2: B_16_addr (149)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:41
.preheader.preheader:76  %B_16_addr = getelementptr [32 x i32]* %B_16, i64 0, i64 %channel_out2_mid2

ST_2: B_17_addr (150)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:41
.preheader.preheader:77  %B_17_addr = getelementptr [32 x i32]* %B_17, i64 0, i64 %channel_out2_mid2

ST_2: B_18_addr (151)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:41
.preheader.preheader:78  %B_18_addr = getelementptr [32 x i32]* %B_18, i64 0, i64 %channel_out2_mid2

ST_2: B_19_addr (152)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:41
.preheader.preheader:79  %B_19_addr = getelementptr [32 x i32]* %B_19, i64 0, i64 %channel_out2_mid2

ST_2: B_20_addr (153)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:41
.preheader.preheader:80  %B_20_addr = getelementptr [32 x i32]* %B_20, i64 0, i64 %channel_out2_mid2

ST_2: B_21_addr (154)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:41
.preheader.preheader:81  %B_21_addr = getelementptr [32 x i32]* %B_21, i64 0, i64 %channel_out2_mid2

ST_2: B_22_addr (155)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:41
.preheader.preheader:82  %B_22_addr = getelementptr [32 x i32]* %B_22, i64 0, i64 %channel_out2_mid2

ST_2: B_23_addr (156)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:41
.preheader.preheader:83  %B_23_addr = getelementptr [32 x i32]* %B_23, i64 0, i64 %channel_out2_mid2

ST_2: B_24_addr (157)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:41
.preheader.preheader:84  %B_24_addr = getelementptr [32 x i32]* %B_24, i64 0, i64 %channel_out2_mid2

ST_2: B_25_addr (158)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:41
.preheader.preheader:85  %B_25_addr = getelementptr [32 x i32]* %B_25, i64 0, i64 %channel_out2_mid2

ST_2: B_26_addr (159)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:41
.preheader.preheader:86  %B_26_addr = getelementptr [32 x i32]* %B_26, i64 0, i64 %channel_out2_mid2

ST_2: StgValue_148 (160)  [1/1] 0.76ns  loc: maccell/src/macc_par_convs.cpp:33
.preheader.preheader:87  br label %1

ST_2: StgValue_149 (380)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:90
:0  ret void


 <State 3>: 3.41ns
ST_3: shift_y (162)  [1/1] 0.00ns
:0  %shift_y = phi i8 [ 0, %.preheader.preheader ], [ %center_y, %2 ]

ST_3: tmp_4 (163)  [1/1] 0.86ns  loc: maccell/src/macc_par_convs.cpp:33
:1  %tmp_4 = icmp eq i8 %shift_y, -34

ST_3: center_y (164)  [1/1] 0.91ns  loc: maccell/src/macc_par_convs.cpp:33
:2  %center_y = add i8 %shift_y, 1

ST_3: StgValue_153 (165)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:33
:3  br i1 %tmp_4, label %.preheader.loopexit, label %2

ST_3: shift_y_cast (167)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:33
:0  %shift_y_cast = zext i8 %shift_y to i18

ST_3: shift_y_cast1 (168)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:33
:1  %shift_y_cast1 = zext i8 %shift_y to i17

ST_3: shift_y_cast2 (169)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:33
:2  %shift_y_cast2 = zext i8 %shift_y to i21

ST_3: tmp1 (173)  [1/1] 0.42ns  loc: maccell/src/macc_par_convs.cpp:41
:6  %tmp1 = add i21 %tmp_1_mid2, %shift_y_cast2

ST_3: output_coords (174)  [1/1] 0.42ns  loc: maccell/src/macc_par_convs.cpp:41
:7  %output_coords = add i21 %tmp1, %output_x_coords_cast

ST_3: input_coords (175)  [1/1] 1.03ns  loc: maccell/src/macc_par_convs.cpp:72
:8  %input_coords = add i17 %tmp_s, %shift_y_cast1

ST_3: input_coords_0_cast (176)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:72
:9  %input_coords_0_cast = sext i17 %input_coords to i32

ST_3: tmp_1 (177)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:78
:10  %tmp_1 = zext i32 %input_coords_0_cast to i64

ST_3: A_addr (178)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:78
:11  %A_addr = getelementptr [150528 x i32]* %A, i64 0, i64 %tmp_1

ST_3: A_load (179)  [2/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:12  %A_load = load i32* %A_addr, align 4

ST_3: B_0_load (180)  [2/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:13  %B_0_load = load i32* %B_0_addr, align 4

ST_3: input_coords_0_0_2 (189)  [1/1] 1.03ns  loc: maccell/src/macc_par_convs.cpp:72
:22  %input_coords_0_0_2 = add i17 %input_coords, 2

ST_3: input_coords_0_0_2_c (190)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:72
:23  %input_coords_0_0_2_c = sext i17 %input_coords_0_0_2 to i32

ST_3: tmp_14_0_0_2 (191)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:78
:24  %tmp_14_0_0_2 = zext i32 %input_coords_0_0_2_c to i64

ST_3: A_addr_2 (192)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:78
:25  %A_addr_2 = getelementptr [150528 x i32]* %A, i64 0, i64 %tmp_14_0_0_2

ST_3: A_load_2 (193)  [2/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:26  %A_load_2 = load i32* %A_addr_2, align 4

ST_3: B_2_load (194)  [2/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:27  %B_2_load = load i32* %B_2_addr, align 4

ST_3: input_coords_2 (292)  [1/1] 1.04ns  loc: maccell/src/macc_par_convs.cpp:72
:125  %input_coords_2 = add i18 %tmp_10_2, %shift_y_cast

ST_3: input_coords_2_1 (310)  [1/1] 1.04ns  loc: maccell/src/macc_par_convs.cpp:72
:143  %input_coords_2_1 = add i18 %tmp_10_2_1, %shift_y_cast

ST_3: input_coords_2_2 (328)  [1/1] 1.04ns  loc: maccell/src/macc_par_convs.cpp:72
:161  %input_coords_2_2 = add i18 %tmp_10_2_2, %shift_y_cast


 <State 4>: 6.44ns
ST_4: A_load (179)  [1/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:12  %A_load = load i32* %A_addr, align 4

ST_4: B_0_load (180)  [1/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:13  %B_0_load = load i32* %B_0_addr, align 4

ST_4: tmp_5 (181)  [1/1] 3.88ns  loc: maccell/src/macc_par_convs.cpp:78
:14  %tmp_5 = mul nsw i32 %B_0_load, %A_load

ST_4: A_load_2 (193)  [1/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:26  %A_load_2 = load i32* %A_addr_2, align 4

ST_4: B_2_load (194)  [1/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:27  %B_2_load = load i32* %B_2_addr, align 4

ST_4: tmp_16_0_0_2 (195)  [1/1] 3.88ns  loc: maccell/src/macc_par_convs.cpp:78
:28  %tmp_16_0_0_2 = mul nsw i32 %B_2_load, %A_load_2

ST_4: input_coords_0_1 (196)  [1/1] 1.03ns  loc: maccell/src/macc_par_convs.cpp:72
:29  %input_coords_0_1 = add i17 %tmp_10_0_1, %shift_y_cast1

ST_4: input_coords_0_1_1 (203)  [1/1] 1.03ns  loc: maccell/src/macc_par_convs.cpp:72
:36  %input_coords_0_1_1 = add i17 %input_coords_0_1, 1

ST_4: input_coords_0_1_1_c (204)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:72
:37  %input_coords_0_1_1_c = sext i17 %input_coords_0_1_1 to i32

ST_4: tmp_14_0_1_1 (205)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:78
:38  %tmp_14_0_1_1 = zext i32 %input_coords_0_1_1_c to i64

ST_4: A_addr_4 (206)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:78
:39  %A_addr_4 = getelementptr [150528 x i32]* %A, i64 0, i64 %tmp_14_0_1_1

ST_4: A_load_4 (207)  [2/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:40  %A_load_4 = load i32* %A_addr_4, align 4

ST_4: B_4_load (208)  [2/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:41  %B_4_load = load i32* %B_4_addr, align 4

ST_4: input_coords_0_1_2 (210)  [1/1] 1.03ns  loc: maccell/src/macc_par_convs.cpp:72
:43  %input_coords_0_1_2 = add i17 %input_coords_0_1, 2

ST_4: input_coords_0_1_2_c (211)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:72
:44  %input_coords_0_1_2_c = sext i17 %input_coords_0_1_2 to i32

ST_4: tmp_14_0_1_2 (212)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:78
:45  %tmp_14_0_1_2 = zext i32 %input_coords_0_1_2_c to i64

ST_4: A_addr_5 (213)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:78
:46  %A_addr_5 = getelementptr [150528 x i32]* %A, i64 0, i64 %tmp_14_0_1_2

ST_4: A_load_5 (214)  [2/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:47  %A_load_5 = load i32* %A_addr_5, align 4

ST_4: B_5_load (215)  [2/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:48  %B_5_load = load i32* %B_5_addr, align 4

ST_4: input_coords_0_2 (217)  [1/1] 1.03ns  loc: maccell/src/macc_par_convs.cpp:72
:50  %input_coords_0_2 = add i17 %tmp_10_0_2, %shift_y_cast1

ST_4: input_coords_1 (238)  [1/1] 1.03ns  loc: maccell/src/macc_par_convs.cpp:72
:71  %input_coords_1 = add i17 %tmp_10_1, %shift_y_cast1

ST_4: input_coords_1_1 (256)  [1/1] 1.03ns  loc: maccell/src/macc_par_convs.cpp:72
:89  %input_coords_1_1 = add i17 %tmp_10_1_1, %shift_y_cast1

ST_4: input_coords_1_2 (274)  [1/1] 1.03ns  loc: maccell/src/macc_par_convs.cpp:72
:107  %input_coords_1_2 = add i17 %tmp_10_1_2, %shift_y_cast1

ST_4: tmp5 (346)  [1/1] 1.20ns  loc: maccell/src/macc_par_convs.cpp:78
:179  %tmp5 = add i32 %tmp_5, %tmp_16_0_0_2


 <State 5>: 5.23ns
ST_5: A_load_4 (207)  [1/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:40  %A_load_4 = load i32* %A_addr_4, align 4

ST_5: B_4_load (208)  [1/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:41  %B_4_load = load i32* %B_4_addr, align 4

ST_5: tmp_16_0_1_1 (209)  [1/1] 3.88ns  loc: maccell/src/macc_par_convs.cpp:78
:42  %tmp_16_0_1_1 = mul nsw i32 %B_4_load, %A_load_4

ST_5: A_load_5 (214)  [1/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:47  %A_load_5 = load i32* %A_addr_5, align 4

ST_5: B_5_load (215)  [1/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:48  %B_5_load = load i32* %B_5_addr, align 4

ST_5: tmp_16_0_1_2 (216)  [1/1] 3.88ns  loc: maccell/src/macc_par_convs.cpp:78
:49  %tmp_16_0_1_2 = mul nsw i32 %B_5_load, %A_load_5

ST_5: input_coords_0_2_1 (224)  [1/1] 1.03ns  loc: maccell/src/macc_par_convs.cpp:72
:57  %input_coords_0_2_1 = add i17 %input_coords_0_2, 1

ST_5: input_coords_0_2_1_c (225)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:72
:58  %input_coords_0_2_1_c = sext i17 %input_coords_0_2_1 to i32

ST_5: tmp_14_0_2_1 (226)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:78
:59  %tmp_14_0_2_1 = zext i32 %input_coords_0_2_1_c to i64

ST_5: A_addr_7 (227)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:78
:60  %A_addr_7 = getelementptr [150528 x i32]* %A, i64 0, i64 %tmp_14_0_2_1

ST_5: A_load_7 (228)  [2/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:61  %A_load_7 = load i32* %A_addr_7, align 4

ST_5: B_7_load (229)  [2/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:62  %B_7_load = load i32* %B_7_addr, align 4

ST_5: input_coords_0_2_2 (231)  [1/1] 1.03ns  loc: maccell/src/macc_par_convs.cpp:72
:64  %input_coords_0_2_2 = add i17 %input_coords_0_2, 2

ST_5: input_coords_0_2_2_c (232)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:72
:65  %input_coords_0_2_2_c = sext i17 %input_coords_0_2_2 to i32

ST_5: tmp_14_0_2_2 (233)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:78
:66  %tmp_14_0_2_2 = zext i32 %input_coords_0_2_2_c to i64

ST_5: A_addr_8 (234)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:78
:67  %A_addr_8 = getelementptr [150528 x i32]* %A, i64 0, i64 %tmp_14_0_2_2

ST_5: A_load_8 (235)  [2/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:68  %A_load_8 = load i32* %A_addr_8, align 4

ST_5: B_8_load (236)  [2/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:69  %B_8_load = load i32* %B_8_addr, align 4


 <State 6>: 6.44ns
ST_6: A_load_7 (228)  [1/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:61  %A_load_7 = load i32* %A_addr_7, align 4

ST_6: B_7_load (229)  [1/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:62  %B_7_load = load i32* %B_7_addr, align 4

ST_6: tmp_16_0_2_1 (230)  [1/1] 3.88ns  loc: maccell/src/macc_par_convs.cpp:78
:63  %tmp_16_0_2_1 = mul nsw i32 %B_7_load, %A_load_7

ST_6: A_load_8 (235)  [1/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:68  %A_load_8 = load i32* %A_addr_8, align 4

ST_6: B_8_load (236)  [1/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:69  %B_8_load = load i32* %B_8_addr, align 4

ST_6: tmp_16_0_2_2 (237)  [1/1] 3.88ns  loc: maccell/src/macc_par_convs.cpp:78
:70  %tmp_16_0_2_2 = mul nsw i32 %B_8_load, %A_load_8

ST_6: tmp_14_1 (239)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:78
:72  %tmp_14_1 = zext i17 %input_coords_1 to i64

ST_6: A_addr_9 (240)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:78
:73  %A_addr_9 = getelementptr [150528 x i32]* %A, i64 0, i64 %tmp_14_1

ST_6: A_load_9 (241)  [2/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:74  %A_load_9 = load i32* %A_addr_9, align 4

ST_6: B_9_load (242)  [2/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:75  %B_9_load = load i32* %B_9_addr, align 4

ST_6: input_coords_1_0_1 (244)  [1/1] 1.03ns  loc: maccell/src/macc_par_convs.cpp:72
:77  %input_coords_1_0_1 = add i17 %input_coords_1, 1

ST_6: tmp_14_1_0_1 (245)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:78
:78  %tmp_14_1_0_1 = zext i17 %input_coords_1_0_1 to i64

ST_6: A_addr_10 (246)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:78
:79  %A_addr_10 = getelementptr [150528 x i32]* %A, i64 0, i64 %tmp_14_1_0_1

ST_6: A_load_10 (247)  [2/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:80  %A_load_10 = load i32* %A_addr_10, align 4

ST_6: B_10_load (248)  [2/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:81  %B_10_load = load i32* %B_10_addr, align 4

ST_6: tmp (351)  [1/1] 1.20ns  loc: maccell/src/macc_par_convs.cpp:78
:184  %tmp = add i32 %tmp_16_0_2_1, %tmp_16_0_2_2


 <State 7>: 5.23ns
ST_7: A_load_9 (241)  [1/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:74  %A_load_9 = load i32* %A_addr_9, align 4

ST_7: B_9_load (242)  [1/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:75  %B_9_load = load i32* %B_9_addr, align 4

ST_7: tmp_16_1 (243)  [1/1] 3.88ns  loc: maccell/src/macc_par_convs.cpp:78
:76  %tmp_16_1 = mul nsw i32 %B_9_load, %A_load_9

ST_7: A_load_10 (247)  [1/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:80  %A_load_10 = load i32* %A_addr_10, align 4

ST_7: B_10_load (248)  [1/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:81  %B_10_load = load i32* %B_10_addr, align 4

ST_7: tmp_16_1_0_1 (249)  [1/1] 3.88ns  loc: maccell/src/macc_par_convs.cpp:78
:82  %tmp_16_1_0_1 = mul nsw i32 %B_10_load, %A_load_10

ST_7: input_coords_1_0_2 (250)  [1/1] 1.03ns  loc: maccell/src/macc_par_convs.cpp:72
:83  %input_coords_1_0_2 = add i17 %input_coords_1, 2

ST_7: tmp_14_1_0_2 (251)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:78
:84  %tmp_14_1_0_2 = zext i17 %input_coords_1_0_2 to i64

ST_7: A_addr_11 (252)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:78
:85  %A_addr_11 = getelementptr [150528 x i32]* %A, i64 0, i64 %tmp_14_1_0_2

ST_7: A_load_11 (253)  [2/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:86  %A_load_11 = load i32* %A_addr_11, align 4

ST_7: B_11_load (254)  [2/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:87  %B_11_load = load i32* %B_11_addr, align 4

ST_7: tmp_14_1_1 (257)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:78
:90  %tmp_14_1_1 = zext i17 %input_coords_1_1 to i64

ST_7: A_addr_12 (258)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:78
:91  %A_addr_12 = getelementptr [150528 x i32]* %A, i64 0, i64 %tmp_14_1_1

ST_7: A_load_12 (259)  [2/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:92  %A_load_12 = load i32* %A_addr_12, align 4

ST_7: B_12_load (260)  [2/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:93  %B_12_load = load i32* %B_12_addr, align 4


 <State 8>: 6.88ns
ST_8: A_load_11 (253)  [1/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:86  %A_load_11 = load i32* %A_addr_11, align 4

ST_8: B_11_load (254)  [1/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:87  %B_11_load = load i32* %B_11_addr, align 4

ST_8: tmp_16_1_0_2 (255)  [1/1] 3.88ns  loc: maccell/src/macc_par_convs.cpp:78
:88  %tmp_16_1_0_2 = mul nsw i32 %B_11_load, %A_load_11

ST_8: A_load_12 (259)  [1/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:92  %A_load_12 = load i32* %A_addr_12, align 4

ST_8: B_12_load (260)  [1/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:93  %B_12_load = load i32* %B_12_addr, align 4

ST_8: tmp_16_1_1 (261)  [1/1] 3.88ns  loc: maccell/src/macc_par_convs.cpp:78
:94  %tmp_16_1_1 = mul nsw i32 %B_12_load, %A_load_12

ST_8: input_coords_1_1_2 (268)  [1/1] 1.03ns  loc: maccell/src/macc_par_convs.cpp:72
:101  %input_coords_1_1_2 = add i17 %input_coords_1_1, 2

ST_8: tmp_14_1_1_2 (269)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:78
:102  %tmp_14_1_1_2 = zext i17 %input_coords_1_1_2 to i64

ST_8: A_addr_14 (270)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:78
:103  %A_addr_14 = getelementptr [150528 x i32]* %A, i64 0, i64 %tmp_14_1_1_2

ST_8: A_load_14 (271)  [2/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:104  %A_load_14 = load i32* %A_addr_14, align 4

ST_8: B_14_load (272)  [2/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:105  %B_14_load = load i32* %B_14_addr, align 4

ST_8: tmp_14_1_2 (275)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:78
:108  %tmp_14_1_2 = zext i17 %input_coords_1_2 to i64

ST_8: A_addr_15 (276)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:78
:109  %A_addr_15 = getelementptr [150528 x i32]* %A, i64 0, i64 %tmp_14_1_2

ST_8: A_load_15 (277)  [2/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:110  %A_load_15 = load i32* %A_addr_15, align 4

ST_8: B_15_load (278)  [2/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:111  %B_15_load = load i32* %B_15_addr, align 4

ST_8: tmp10 (353)  [1/1] 0.44ns  loc: maccell/src/macc_par_convs.cpp:78
:186  %tmp10 = add i32 %tmp_16_1, %tmp_16_1_0_1

ST_8: tmp12 (354)  [1/1] 1.20ns  loc: maccell/src/macc_par_convs.cpp:78
:187  %tmp12 = add i32 %tmp_16_1_0_2, %tmp_16_1_1

ST_8: tmp11 (355)  [1/1] 0.44ns  loc: maccell/src/macc_par_convs.cpp:78
:188  %tmp11 = add i32 %tmp12, %tmp10


 <State 9>: 5.23ns
ST_9: A_load_14 (271)  [1/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:104  %A_load_14 = load i32* %A_addr_14, align 4

ST_9: B_14_load (272)  [1/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:105  %B_14_load = load i32* %B_14_addr, align 4

ST_9: tmp_16_1_1_2 (273)  [1/1] 3.88ns  loc: maccell/src/macc_par_convs.cpp:78
:106  %tmp_16_1_1_2 = mul nsw i32 %B_14_load, %A_load_14

ST_9: A_load_15 (277)  [1/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:110  %A_load_15 = load i32* %A_addr_15, align 4

ST_9: B_15_load (278)  [1/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:111  %B_15_load = load i32* %B_15_addr, align 4

ST_9: tmp_16_1_2 (279)  [1/1] 3.88ns  loc: maccell/src/macc_par_convs.cpp:78
:112  %tmp_16_1_2 = mul nsw i32 %B_15_load, %A_load_15

ST_9: input_coords_1_2_1 (280)  [1/1] 1.03ns  loc: maccell/src/macc_par_convs.cpp:72
:113  %input_coords_1_2_1 = add i17 %input_coords_1_2, 1

ST_9: tmp_14_1_2_1 (281)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:78
:114  %tmp_14_1_2_1 = zext i17 %input_coords_1_2_1 to i64

ST_9: A_addr_16 (282)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:78
:115  %A_addr_16 = getelementptr [150528 x i32]* %A, i64 0, i64 %tmp_14_1_2_1

ST_9: A_load_16 (283)  [2/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:116  %A_load_16 = load i32* %A_addr_16, align 4

ST_9: B_16_load (284)  [2/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:117  %B_16_load = load i32* %B_16_addr, align 4

ST_9: input_coords_1_2_2 (286)  [1/1] 1.03ns  loc: maccell/src/macc_par_convs.cpp:72
:119  %input_coords_1_2_2 = add i17 %input_coords_1_2, 2

ST_9: tmp_14_1_2_2 (287)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:78
:120  %tmp_14_1_2_2 = zext i17 %input_coords_1_2_2 to i64

ST_9: A_addr_17 (288)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:78
:121  %A_addr_17 = getelementptr [150528 x i32]* %A, i64 0, i64 %tmp_14_1_2_2

ST_9: A_load_17 (289)  [2/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:122  %A_load_17 = load i32* %A_addr_17, align 4

ST_9: B_17_load (290)  [2/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:123  %B_17_load = load i32* %B_17_addr, align 4


 <State 10>: 5.23ns
ST_10: A_load_16 (283)  [1/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:116  %A_load_16 = load i32* %A_addr_16, align 4

ST_10: B_16_load (284)  [1/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:117  %B_16_load = load i32* %B_16_addr, align 4

ST_10: tmp_16_1_2_1 (285)  [1/1] 3.88ns  loc: maccell/src/macc_par_convs.cpp:78
:118  %tmp_16_1_2_1 = mul nsw i32 %B_16_load, %A_load_16

ST_10: A_load_17 (289)  [1/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:122  %A_load_17 = load i32* %A_addr_17, align 4

ST_10: B_17_load (290)  [1/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:123  %B_17_load = load i32* %B_17_addr, align 4

ST_10: tmp_16_1_2_2 (291)  [1/1] 3.88ns  loc: maccell/src/macc_par_convs.cpp:78
:124  %tmp_16_1_2_2 = mul nsw i32 %B_17_load, %A_load_17

ST_10: tmp_14_2 (293)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:78
:126  %tmp_14_2 = zext i18 %input_coords_2 to i64

ST_10: A_addr_18 (294)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:78
:127  %A_addr_18 = getelementptr [150528 x i32]* %A, i64 0, i64 %tmp_14_2

ST_10: A_load_18 (295)  [2/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:128  %A_load_18 = load i32* %A_addr_18, align 4

ST_10: B_18_load (296)  [2/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:129  %B_18_load = load i32* %B_18_addr, align 4

ST_10: input_coords_2_0_1 (298)  [1/1] 1.04ns  loc: maccell/src/macc_par_convs.cpp:72
:131  %input_coords_2_0_1 = add i18 %input_coords_2, 1

ST_10: tmp_14_2_0_1 (299)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:78
:132  %tmp_14_2_0_1 = zext i18 %input_coords_2_0_1 to i64

ST_10: A_addr_19 (300)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:78
:133  %A_addr_19 = getelementptr [150528 x i32]* %A, i64 0, i64 %tmp_14_2_0_1

ST_10: A_load_19 (301)  [2/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:134  %A_load_19 = load i32* %A_addr_19, align 4

ST_10: B_19_load (302)  [2/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:135  %B_19_load = load i32* %B_19_addr, align 4


 <State 11>: 6.88ns
ST_11: A_load_18 (295)  [1/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:128  %A_load_18 = load i32* %A_addr_18, align 4

ST_11: B_18_load (296)  [1/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:129  %B_18_load = load i32* %B_18_addr, align 4

ST_11: tmp_16_2 (297)  [1/1] 3.88ns  loc: maccell/src/macc_par_convs.cpp:78
:130  %tmp_16_2 = mul nsw i32 %B_18_load, %A_load_18

ST_11: A_load_19 (301)  [1/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:134  %A_load_19 = load i32* %A_addr_19, align 4

ST_11: B_19_load (302)  [1/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:135  %B_19_load = load i32* %B_19_addr, align 4

ST_11: tmp_16_2_0_1 (303)  [1/1] 3.88ns  loc: maccell/src/macc_par_convs.cpp:78
:136  %tmp_16_2_0_1 = mul nsw i32 %B_19_load, %A_load_19

ST_11: tmp_14_2_1 (311)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:78
:144  %tmp_14_2_1 = zext i18 %input_coords_2_1 to i64

ST_11: A_addr_21 (312)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:78
:145  %A_addr_21 = getelementptr [150528 x i32]* %A, i64 0, i64 %tmp_14_2_1

ST_11: A_load_21 (313)  [2/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:146  %A_load_21 = load i32* %A_addr_21, align 4

ST_11: B_21_load (314)  [2/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:147  %B_21_load = load i32* %B_21_addr, align 4

ST_11: input_coords_2_1_1 (316)  [1/1] 1.04ns  loc: maccell/src/macc_par_convs.cpp:72
:149  %input_coords_2_1_1 = add i18 %input_coords_2_1, 1

ST_11: tmp_14_2_1_1 (317)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:78
:150  %tmp_14_2_1_1 = zext i18 %input_coords_2_1_1 to i64

ST_11: A_addr_22 (318)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:78
:151  %A_addr_22 = getelementptr [150528 x i32]* %A, i64 0, i64 %tmp_14_2_1_1

ST_11: A_load_22 (319)  [2/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:152  %A_load_22 = load i32* %A_addr_22, align 4

ST_11: B_22_load (320)  [2/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:153  %B_22_load = load i32* %B_22_addr, align 4

ST_11: tmp17 (360)  [1/1] 0.44ns  loc: maccell/src/macc_par_convs.cpp:78
:193  %tmp17 = add i32 %tmp_16_1_2_1, %tmp_16_1_2_2

ST_11: tmp19 (361)  [1/1] 1.20ns  loc: maccell/src/macc_par_convs.cpp:78
:194  %tmp19 = add i32 %tmp_16_2, %tmp_16_2_0_1

ST_11: tmp18 (362)  [1/1] 0.44ns  loc: maccell/src/macc_par_convs.cpp:78
:195  %tmp18 = add i32 %tmp19, %tmp17


 <State 12>: 6.44ns
ST_12: A_load_21 (313)  [1/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:146  %A_load_21 = load i32* %A_addr_21, align 4

ST_12: B_21_load (314)  [1/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:147  %B_21_load = load i32* %B_21_addr, align 4

ST_12: tmp_16_2_1 (315)  [1/1] 3.88ns  loc: maccell/src/macc_par_convs.cpp:78
:148  %tmp_16_2_1 = mul nsw i32 %B_21_load, %A_load_21

ST_12: A_load_22 (319)  [1/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:152  %A_load_22 = load i32* %A_addr_22, align 4

ST_12: B_22_load (320)  [1/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:153  %B_22_load = load i32* %B_22_addr, align 4

ST_12: tmp_16_2_1_1 (321)  [1/1] 3.88ns  loc: maccell/src/macc_par_convs.cpp:78
:154  %tmp_16_2_1_1 = mul nsw i32 %B_22_load, %A_load_22

ST_12: input_coords_2_1_2 (322)  [1/1] 1.04ns  loc: maccell/src/macc_par_convs.cpp:72
:155  %input_coords_2_1_2 = add i18 %input_coords_2_1, 2

ST_12: tmp_14_2_1_2 (323)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:78
:156  %tmp_14_2_1_2 = zext i18 %input_coords_2_1_2 to i64

ST_12: A_addr_23 (324)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:78
:157  %A_addr_23 = getelementptr [150528 x i32]* %A, i64 0, i64 %tmp_14_2_1_2

ST_12: A_load_23 (325)  [2/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:158  %A_load_23 = load i32* %A_addr_23, align 4

ST_12: B_23_load (326)  [2/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:159  %B_23_load = load i32* %B_23_addr, align 4

ST_12: tmp_14_2_2 (329)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:78
:162  %tmp_14_2_2 = zext i18 %input_coords_2_2 to i64

ST_12: A_addr_24 (330)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:78
:163  %A_addr_24 = getelementptr [150528 x i32]* %A, i64 0, i64 %tmp_14_2_2

ST_12: A_load_24 (331)  [2/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:164  %A_load_24 = load i32* %A_addr_24, align 4

ST_12: B_24_load (332)  [2/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:165  %B_24_load = load i32* %B_24_addr, align 4

ST_12: tmp20 (364)  [1/1] 1.20ns  loc: maccell/src/macc_par_convs.cpp:78
:197  %tmp20 = add i32 %tmp_16_2_1, %tmp_16_2_1_1


 <State 13>: 5.23ns
ST_13: A_load_23 (325)  [1/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:158  %A_load_23 = load i32* %A_addr_23, align 4

ST_13: B_23_load (326)  [1/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:159  %B_23_load = load i32* %B_23_addr, align 4

ST_13: tmp_16_2_1_2 (327)  [1/1] 3.88ns  loc: maccell/src/macc_par_convs.cpp:78
:160  %tmp_16_2_1_2 = mul nsw i32 %B_23_load, %A_load_23

ST_13: A_load_24 (331)  [1/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:164  %A_load_24 = load i32* %A_addr_24, align 4

ST_13: B_24_load (332)  [1/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:165  %B_24_load = load i32* %B_24_addr, align 4

ST_13: tmp_16_2_2 (333)  [1/1] 3.88ns  loc: maccell/src/macc_par_convs.cpp:78
:166  %tmp_16_2_2 = mul nsw i32 %B_24_load, %A_load_24

ST_13: input_coords_2_2_1 (334)  [1/1] 1.04ns  loc: maccell/src/macc_par_convs.cpp:72
:167  %input_coords_2_2_1 = add i18 %input_coords_2_2, 1

ST_13: tmp_14_2_2_1 (335)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:78
:168  %tmp_14_2_2_1 = zext i18 %input_coords_2_2_1 to i64

ST_13: A_addr_25 (336)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:78
:169  %A_addr_25 = getelementptr [150528 x i32]* %A, i64 0, i64 %tmp_14_2_2_1

ST_13: A_load_25 (337)  [2/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:170  %A_load_25 = load i32* %A_addr_25, align 4

ST_13: B_25_load (338)  [2/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:171  %B_25_load = load i32* %B_25_addr, align 4

ST_13: input_coords_2_2_2 (340)  [1/1] 1.04ns  loc: maccell/src/macc_par_convs.cpp:72
:173  %input_coords_2_2_2 = add i18 %input_coords_2_2, 2

ST_13: tmp_14_2_2_2 (341)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:78
:174  %tmp_14_2_2_2 = zext i18 %input_coords_2_2_2 to i64

ST_13: A_addr_26 (342)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:78
:175  %A_addr_26 = getelementptr [150528 x i32]* %A, i64 0, i64 %tmp_14_2_2_2

ST_13: A_load_26 (343)  [2/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:176  %A_load_26 = load i32* %A_addr_26, align 4

ST_13: B_26_load (344)  [2/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:177  %B_26_load = load i32* %B_26_addr, align 4


 <State 14>: 6.88ns
ST_14: input_coords_0_0_1 (182)  [1/1] 1.03ns  loc: maccell/src/macc_par_convs.cpp:72
:15  %input_coords_0_0_1 = add i17 %input_coords, 1

ST_14: input_coords_0_0_1_c (183)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:72
:16  %input_coords_0_0_1_c = sext i17 %input_coords_0_0_1 to i32

ST_14: tmp_14_0_0_1 (184)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:78
:17  %tmp_14_0_0_1 = zext i32 %input_coords_0_0_1_c to i64

ST_14: A_addr_1 (185)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:78
:18  %A_addr_1 = getelementptr [150528 x i32]* %A, i64 0, i64 %tmp_14_0_0_1

ST_14: A_load_1 (186)  [2/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:19  %A_load_1 = load i32* %A_addr_1, align 4

ST_14: B_1_load (187)  [2/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:20  %B_1_load = load i32* %B_1_addr, align 4

ST_14: input_coords_0_1_cas (197)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:72
:30  %input_coords_0_1_cas = sext i17 %input_coords_0_1 to i32

ST_14: tmp_14_0_1 (198)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:78
:31  %tmp_14_0_1 = zext i32 %input_coords_0_1_cas to i64

ST_14: A_addr_3 (199)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:78
:32  %A_addr_3 = getelementptr [150528 x i32]* %A, i64 0, i64 %tmp_14_0_1

ST_14: A_load_3 (200)  [2/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:33  %A_load_3 = load i32* %A_addr_3, align 4

ST_14: B_3_load (201)  [2/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:34  %B_3_load = load i32* %B_3_addr, align 4

ST_14: A_load_25 (337)  [1/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:170  %A_load_25 = load i32* %A_addr_25, align 4

ST_14: B_25_load (338)  [1/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:171  %B_25_load = load i32* %B_25_addr, align 4

ST_14: tmp_16_2_2_1 (339)  [1/1] 3.88ns  loc: maccell/src/macc_par_convs.cpp:78
:172  %tmp_16_2_2_1 = mul nsw i32 %B_25_load, %A_load_25

ST_14: A_load_26 (343)  [1/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:176  %A_load_26 = load i32* %A_addr_26, align 4

ST_14: B_26_load (344)  [1/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:177  %B_26_load = load i32* %B_26_addr, align 4

ST_14: tmp_16_2_2_2 (345)  [1/1] 3.88ns  loc: maccell/src/macc_par_convs.cpp:78
:178  %tmp_16_2_2_2 = mul nsw i32 %B_26_load, %A_load_26

ST_14: tmp23 (366)  [1/1] 0.44ns  loc: maccell/src/macc_par_convs.cpp:78
:199  %tmp23 = add i32 %tmp_16_2_1_2, %tmp_16_2_2

ST_14: tmp25 (367)  [1/1] 1.20ns  loc: maccell/src/macc_par_convs.cpp:78
:200  %tmp25 = add i32 %tmp_16_2_2_1, %tmp_16_2_2_2

ST_14: tmp24 (368)  [1/1] 0.44ns  loc: maccell/src/macc_par_convs.cpp:78
:201  %tmp24 = add i32 %tmp25, %tmp23


 <State 15>: 6.12ns
ST_15: A_load_1 (186)  [1/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:19  %A_load_1 = load i32* %A_addr_1, align 4

ST_15: B_1_load (187)  [1/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:20  %B_1_load = load i32* %B_1_addr, align 4

ST_15: tmp_16_0_0_1 (188)  [1/1] 3.88ns  loc: maccell/src/macc_par_convs.cpp:78
:21  %tmp_16_0_0_1 = mul nsw i32 %B_1_load, %A_load_1

ST_15: A_load_3 (200)  [1/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:33  %A_load_3 = load i32* %A_addr_3, align 4

ST_15: B_3_load (201)  [1/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:34  %B_3_load = load i32* %B_3_addr, align 4

ST_15: tmp_16_0_1 (202)  [1/1] 3.88ns  loc: maccell/src/macc_par_convs.cpp:78
:35  %tmp_16_0_1 = mul nsw i32 %B_3_load, %A_load_3

ST_15: input_coords_0_2_cas (218)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:72
:51  %input_coords_0_2_cas = sext i17 %input_coords_0_2 to i32

ST_15: tmp_14_0_2 (219)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:78
:52  %tmp_14_0_2 = zext i32 %input_coords_0_2_cas to i64

ST_15: A_addr_6 (220)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:78
:53  %A_addr_6 = getelementptr [150528 x i32]* %A, i64 0, i64 %tmp_14_0_2

ST_15: A_load_6 (221)  [2/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:54  %A_load_6 = load i32* %A_addr_6, align 4

ST_15: B_6_load (222)  [2/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:55  %B_6_load = load i32* %B_6_addr, align 4

ST_15: input_coords_1_1_1 (262)  [1/1] 1.03ns  loc: maccell/src/macc_par_convs.cpp:72
:95  %input_coords_1_1_1 = add i17 %input_coords_1_1, 1

ST_15: tmp_14_1_1_1 (263)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:78
:96  %tmp_14_1_1_1 = zext i17 %input_coords_1_1_1 to i64

ST_15: A_addr_13 (264)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:78
:97  %A_addr_13 = getelementptr [150528 x i32]* %A, i64 0, i64 %tmp_14_1_1_1

ST_15: A_load_13 (265)  [2/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:98  %A_load_13 = load i32* %A_addr_13, align 4

ST_15: B_13_load (266)  [2/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:99  %B_13_load = load i32* %B_13_addr, align 4

ST_15: tmp4 (347)  [1/1] 0.44ns  loc: maccell/src/macc_par_convs.cpp:78
:180  %tmp4 = add i32 %tmp5, %tmp_16_0_0_1

ST_15: tmp7 (348)  [1/1] 0.44ns  loc: maccell/src/macc_par_convs.cpp:78
:181  %tmp7 = add i32 %tmp_16_0_1_1, %tmp_16_0_1_2

ST_15: tmp6 (349)  [1/1] 0.44ns  loc: maccell/src/macc_par_convs.cpp:78
:182  %tmp6 = add i32 %tmp7, %tmp_16_0_1

ST_15: tmp3 (350)  [1/1] 0.44ns  loc: maccell/src/macc_par_convs.cpp:78
:183  %tmp3 = add i32 %tmp6, %tmp4


 <State 16>: 6.12ns
ST_16: A_load_6 (221)  [1/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:54  %A_load_6 = load i32* %A_addr_6, align 4

ST_16: B_6_load (222)  [1/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:55  %B_6_load = load i32* %B_6_addr, align 4

ST_16: tmp_16_0_2 (223)  [1/1] 3.88ns  loc: maccell/src/macc_par_convs.cpp:78
:56  %tmp_16_0_2 = mul nsw i32 %B_6_load, %A_load_6

ST_16: A_load_13 (265)  [1/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:98  %A_load_13 = load i32* %A_addr_13, align 4

ST_16: B_13_load (266)  [1/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:99  %B_13_load = load i32* %B_13_addr, align 4

ST_16: tmp_16_1_1_1 (267)  [1/1] 3.88ns  loc: maccell/src/macc_par_convs.cpp:78
:100  %tmp_16_1_1_1 = mul nsw i32 %B_13_load, %A_load_13

ST_16: input_coords_2_0_2 (304)  [1/1] 1.04ns  loc: maccell/src/macc_par_convs.cpp:72
:137  %input_coords_2_0_2 = add i18 %input_coords_2, 2

ST_16: tmp_14_2_0_2 (305)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:78
:138  %tmp_14_2_0_2 = zext i18 %input_coords_2_0_2 to i64

ST_16: A_addr_20 (306)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:78
:139  %A_addr_20 = getelementptr [150528 x i32]* %A, i64 0, i64 %tmp_14_2_0_2

ST_16: A_load_20 (307)  [2/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:140  %A_load_20 = load i32* %A_addr_20, align 4

ST_16: B_20_load (308)  [2/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:141  %B_20_load = load i32* %B_20_addr, align 4

ST_16: tmp9 (352)  [1/1] 0.44ns  loc: maccell/src/macc_par_convs.cpp:78
:185  %tmp9 = add i32 %tmp, %tmp_16_0_2

ST_16: tmp8 (356)  [1/1] 0.44ns  loc: maccell/src/macc_par_convs.cpp:78
:189  %tmp8 = add i32 %tmp11, %tmp9

ST_16: tmp13 (358)  [1/1] 0.44ns  loc: maccell/src/macc_par_convs.cpp:78
:191  %tmp13 = add i32 %tmp_16_1_1_2, %tmp_16_1_2

ST_16: tmp16 (359)  [1/1] 0.44ns  loc: maccell/src/macc_par_convs.cpp:78
:192  %tmp16 = add i32 %tmp13, %tmp_16_1_1_1


 <State 17>: 8.36ns
ST_17: A_load_20 (307)  [1/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:140  %A_load_20 = load i32* %A_addr_20, align 4

ST_17: B_20_load (308)  [1/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:78
:141  %B_20_load = load i32* %B_20_addr, align 4

ST_17: tmp_16_2_0_2 (309)  [1/1] 3.88ns  loc: maccell/src/macc_par_convs.cpp:78
:142  %tmp_16_2_0_2 = mul nsw i32 %B_20_load, %A_load_20

ST_17: tmp2 (357)  [1/1] 0.44ns  loc: maccell/src/macc_par_convs.cpp:78
:190  %tmp2 = add i32 %tmp8, %tmp3

ST_17: tmp15 (363)  [1/1] 0.44ns  loc: maccell/src/macc_par_convs.cpp:78
:196  %tmp15 = add i32 %tmp18, %tmp16

ST_17: tmp22 (365)  [1/1] 0.44ns  loc: maccell/src/macc_par_convs.cpp:78
:198  %tmp22 = add i32 %tmp20, %tmp_16_2_0_2

ST_17: tmp21 (369)  [1/1] 0.44ns  loc: maccell/src/macc_par_convs.cpp:78
:202  %tmp21 = add i32 %tmp24, %tmp22

ST_17: tmp14 (370)  [1/1] 0.44ns  loc: maccell/src/macc_par_convs.cpp:78
:203  %tmp14 = add i32 %tmp21, %tmp15

ST_17: result_3_2_2_2 (371)  [1/1] 0.44ns  loc: maccell/src/macc_par_convs.cpp:78
:204  %result_3_2_2_2 = add nsw i32 %tmp14, %tmp2

ST_17: tmp_7 (372)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:85
:205  %tmp_7 = zext i21 %output_coords to i64

ST_17: C_addr (373)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:85
:206  %C_addr = getelementptr [1577088 x i32]* %C, i64 0, i64 %tmp_7

ST_17: StgValue_412 (374)  [2/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:85
:207  store i32 %result_3_2_2_2, i32* %C_addr, align 4


 <State 18>: 1.35ns
ST_18: empty (170)  [1/1] 0.00ns
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 222, i64 222, i64 222) nounwind

ST_18: tmp_3 (171)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:34
:4  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str513) nounwind

ST_18: StgValue_415 (172)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:35
:5  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str19) nounwind

ST_18: StgValue_416 (374)  [1/2] 1.35ns  loc: maccell/src/macc_par_convs.cpp:85
:207  store i32 %result_3_2_2_2, i32* %C_addr, align 4

ST_18: empty_2 (375)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:87
:208  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str513, i32 %tmp_3) nounwind

ST_18: StgValue_418 (376)  [1/1] 0.00ns  loc: maccell/src/macc_par_convs.cpp:33
:209  br label %1


 <State 19>: 0.00ns
ST_19: StgValue_419 (378)  [1/1] 0.00ns
.preheader.loopexit:0  br label %.preheader



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [66]  (0.755 ns)

 <State 2>: 4.28ns
The critical path consists of the following:
	'phi' operation ('channel_out', maccell/src/macc_par_convs.cpp:41) with incoming values : ('tmp_1_mid2_v_v', maccell/src/macc_par_convs.cpp:41) [67]  (0 ns)
	'add' operation ('channel_out_s', maccell/src/macc_par_convs.cpp:26) [76]  (0.887 ns)
	'select' operation ('tmp_1_mid2_v_v', maccell/src/macc_par_convs.cpp:41) [77]  (0.55 ns)
	'mul' operation ('tmp_1_mid2', maccell/src/macc_par_convs.cpp:41) [79]  (2.85 ns)

 <State 3>: 3.41ns
The critical path consists of the following:
	'phi' operation ('center_y') with incoming values : ('center_y', maccell/src/macc_par_convs.cpp:33) [162]  (0 ns)
	'add' operation ('input_coords', maccell/src/macc_par_convs.cpp:72) [175]  (1.03 ns)
	'add' operation ('input_coords_0_0_2', maccell/src/macc_par_convs.cpp:72) [189]  (1.03 ns)
	'getelementptr' operation ('A_addr_2', maccell/src/macc_par_convs.cpp:78) [192]  (0 ns)
	'load' operation ('A_load_2', maccell/src/macc_par_convs.cpp:78) on array 'A' [193]  (1.35 ns)

 <State 4>: 6.44ns
The critical path consists of the following:
	'load' operation ('A_load', maccell/src/macc_par_convs.cpp:78) on array 'A' [179]  (1.35 ns)
	'mul' operation ('tmp_5', maccell/src/macc_par_convs.cpp:78) [181]  (3.88 ns)
	'add' operation ('tmp5', maccell/src/macc_par_convs.cpp:78) [346]  (1.2 ns)

 <State 5>: 5.23ns
The critical path consists of the following:
	'load' operation ('A_load_4', maccell/src/macc_par_convs.cpp:78) on array 'A' [207]  (1.35 ns)
	'mul' operation ('tmp_16_0_1_1', maccell/src/macc_par_convs.cpp:78) [209]  (3.88 ns)

 <State 6>: 6.44ns
The critical path consists of the following:
	'load' operation ('A_load_7', maccell/src/macc_par_convs.cpp:78) on array 'A' [228]  (1.35 ns)
	'mul' operation ('tmp_16_0_2_1', maccell/src/macc_par_convs.cpp:78) [230]  (3.88 ns)
	'add' operation ('tmp', maccell/src/macc_par_convs.cpp:78) [351]  (1.2 ns)

 <State 7>: 5.23ns
The critical path consists of the following:
	'load' operation ('A_load_9', maccell/src/macc_par_convs.cpp:78) on array 'A' [241]  (1.35 ns)
	'mul' operation ('tmp_16_1', maccell/src/macc_par_convs.cpp:78) [243]  (3.88 ns)

 <State 8>: 6.88ns
The critical path consists of the following:
	'load' operation ('A_load_11', maccell/src/macc_par_convs.cpp:78) on array 'A' [253]  (1.35 ns)
	'mul' operation ('tmp_16_1_0_2', maccell/src/macc_par_convs.cpp:78) [255]  (3.88 ns)
	'add' operation ('tmp12', maccell/src/macc_par_convs.cpp:78) [354]  (1.2 ns)
	'add' operation ('tmp11', maccell/src/macc_par_convs.cpp:78) [355]  (0.445 ns)

 <State 9>: 5.23ns
The critical path consists of the following:
	'load' operation ('A_load_14', maccell/src/macc_par_convs.cpp:78) on array 'A' [271]  (1.35 ns)
	'mul' operation ('tmp_16_1_1_2', maccell/src/macc_par_convs.cpp:78) [273]  (3.88 ns)

 <State 10>: 5.23ns
The critical path consists of the following:
	'load' operation ('A_load_16', maccell/src/macc_par_convs.cpp:78) on array 'A' [283]  (1.35 ns)
	'mul' operation ('tmp_16_1_2_1', maccell/src/macc_par_convs.cpp:78) [285]  (3.88 ns)

 <State 11>: 6.88ns
The critical path consists of the following:
	'load' operation ('A_load_18', maccell/src/macc_par_convs.cpp:78) on array 'A' [295]  (1.35 ns)
	'mul' operation ('tmp_16_2', maccell/src/macc_par_convs.cpp:78) [297]  (3.88 ns)
	'add' operation ('tmp19', maccell/src/macc_par_convs.cpp:78) [361]  (1.2 ns)
	'add' operation ('tmp18', maccell/src/macc_par_convs.cpp:78) [362]  (0.445 ns)

 <State 12>: 6.44ns
The critical path consists of the following:
	'load' operation ('A_load_21', maccell/src/macc_par_convs.cpp:78) on array 'A' [313]  (1.35 ns)
	'mul' operation ('tmp_16_2_1', maccell/src/macc_par_convs.cpp:78) [315]  (3.88 ns)
	'add' operation ('tmp20', maccell/src/macc_par_convs.cpp:78) [364]  (1.2 ns)

 <State 13>: 5.23ns
The critical path consists of the following:
	'load' operation ('A_load_23', maccell/src/macc_par_convs.cpp:78) on array 'A' [325]  (1.35 ns)
	'mul' operation ('tmp_16_2_1_2', maccell/src/macc_par_convs.cpp:78) [327]  (3.88 ns)

 <State 14>: 6.88ns
The critical path consists of the following:
	'load' operation ('A_load_25', maccell/src/macc_par_convs.cpp:78) on array 'A' [337]  (1.35 ns)
	'mul' operation ('tmp_16_2_2_1', maccell/src/macc_par_convs.cpp:78) [339]  (3.88 ns)
	'add' operation ('tmp25', maccell/src/macc_par_convs.cpp:78) [367]  (1.2 ns)
	'add' operation ('tmp24', maccell/src/macc_par_convs.cpp:78) [368]  (0.445 ns)

 <State 15>: 6.12ns
The critical path consists of the following:
	'load' operation ('A_load_1', maccell/src/macc_par_convs.cpp:78) on array 'A' [186]  (1.35 ns)
	'mul' operation ('tmp_16_0_0_1', maccell/src/macc_par_convs.cpp:78) [188]  (3.88 ns)
	'add' operation ('tmp4', maccell/src/macc_par_convs.cpp:78) [347]  (0.445 ns)
	'add' operation ('tmp3', maccell/src/macc_par_convs.cpp:78) [350]  (0.445 ns)

 <State 16>: 6.12ns
The critical path consists of the following:
	'load' operation ('A_load_6', maccell/src/macc_par_convs.cpp:78) on array 'A' [221]  (1.35 ns)
	'mul' operation ('tmp_16_0_2', maccell/src/macc_par_convs.cpp:78) [223]  (3.88 ns)
	'add' operation ('tmp9', maccell/src/macc_par_convs.cpp:78) [352]  (0.445 ns)
	'add' operation ('tmp8', maccell/src/macc_par_convs.cpp:78) [356]  (0.445 ns)

 <State 17>: 8.36ns
The critical path consists of the following:
	'load' operation ('A_load_20', maccell/src/macc_par_convs.cpp:78) on array 'A' [307]  (1.35 ns)
	'mul' operation ('tmp_16_2_0_2', maccell/src/macc_par_convs.cpp:78) [309]  (3.88 ns)
	'add' operation ('tmp22', maccell/src/macc_par_convs.cpp:78) [365]  (0.445 ns)
	'add' operation ('tmp21', maccell/src/macc_par_convs.cpp:78) [369]  (0.445 ns)
	'add' operation ('tmp14', maccell/src/macc_par_convs.cpp:78) [370]  (0.445 ns)
	'add' operation ('result_3_2_2_2', maccell/src/macc_par_convs.cpp:78) [371]  (0.445 ns)
	'store' operation (maccell/src/macc_par_convs.cpp:85) of variable 'result_3_2_2_2', maccell/src/macc_par_convs.cpp:78 on array 'C' [374]  (1.35 ns)

 <State 18>: 1.35ns
The critical path consists of the following:
	'store' operation (maccell/src/macc_par_convs.cpp:85) of variable 'result_3_2_2_2', maccell/src/macc_par_convs.cpp:78 on array 'C' [374]  (1.35 ns)

 <State 19>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
