<profile>
    <ReportVersion>
        <Version>2021.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcvu9p-flgb2104-2-i</Part>
        <TopModelName>CnnKernel</TopModelName>
        <TargetClockPeriod>4.00</TargetClockPeriod>
        <ClockUncertainty>1.08</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>3338516585</Best-caseLatency>
            <Average-caseLatency>3359303785</Average-caseLatency>
            <Worst-caseLatency>3379972201</Worst-caseLatency>
            <Best-caseRealTimeLatency>13.354 sec</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>13.437 sec</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>13.520 sec</Worst-caseRealTimeLatency>
            <Interval-min>3338516586</Interval-min>
            <Interval-max>3379972202</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>250</BRAM_18K>
            <DSP>48</DSP>
            <FF>24454</FF>
            <LUT>44095</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4320</BRAM_18K>
            <DSP>6840</DSP>
            <FF>2364480</FF>
            <LUT>1182240</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>CnnKernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>CnnKernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>CnnKernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>CnnKernel</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_CnnKernel_YourCode_fu_176</InstName>
                    <ModuleName>CnnKernel_YourCode</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>176</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599</InstName>
                            <ModuleName>CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>599</ID>
                            <BindInstances>item_4_fu_467_p2 real_index_fu_477_p2 mul_21ns_23ns_43_1_1_U2 mul_21ns_23ns_43_1_1_U3</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655</InstName>
                            <ModuleName>CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>655</ID>
                            <BindInstances>add_ln183_fu_563_p2 add_ln185_fu_577_p2 sub_ln189_fu_656_p2 add_ln189_fu_694_p2 add_ln189_1_fu_703_p2 add_ln189_2_fu_715_p2 add_ln189_3_fu_727_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1_fu_720</InstName>
                            <ModuleName>CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>720</ID>
                            <BindInstances>add_ln51_1_fu_94_p2 add_ln51_fu_106_p2 sub_ln53_fu_173_p2 add_ln53_fu_182_p2 add_ln52_fu_134_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726</InstName>
                            <ModuleName>CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>726</ID>
                            <BindInstances>indvars_iv_next396_fu_8171_p2 empty_136_fu_8176_p2 empty_137_fu_8181_p2 empty_138_fu_8186_p2 mul_7ns_9ns_15_1_1_U81 mul_7ns_9ns_15_1_1_U84 mul_7ns_9ns_15_1_1_U85 mul_7ns_9ns_15_1_1_U86 mul_7ns_9ns_15_1_1_U87 add_ln58_1_fu_7868_p2 add_ln58_fu_7883_p2 sub_ln1171_fu_8490_p2 mul_9ns_6ns_14_1_1_U88 add_ln58_2_fu_8043_p2 indvars_iv_next396_dup_fu_7929_p2 empty_139_fu_8102_p2 indvars_iv_next396_mid1_fu_8324_p2 p_mid169_fu_8329_p2 p_mid171_fu_8334_p2 p_mid173_fu_8339_p2 mul_7ns_9ns_15_1_1_U82 add_ln1171_fu_8502_p2 sub_ln1171_1_fu_8536_p2 mul_mul_18s_5ns_18_4_1_U97 add_ln1171_1_fu_8542_p2 sub_ln1171_2_fu_8575_p2 mul_mul_14ns_5ns_18_4_1_U98 mul_7ns_9ns_15_1_1_U89 add_ln1171_2_fu_8587_p2 sub_ln1171_3_fu_8621_p2 mul_mul_18s_5ns_18_4_1_U99 add_ln1171_3_fu_8627_p2 sub_ln1171_4_fu_8660_p2 mul_mul_14ns_5ns_18_4_1_U100 mul_7ns_9ns_15_1_1_U90 add_ln1171_4_fu_8672_p2 sub_ln1171_5_fu_8706_p2 mul_mul_18s_5ns_18_4_1_U101 add_ln1171_5_fu_8712_p2 sub_ln1171_6_fu_8745_p2 mul_mul_14ns_5ns_18_4_1_U102 mul_7ns_9ns_15_1_1_U91 add_ln1171_6_fu_8757_p2 sub_ln1171_7_fu_8791_p2 mul_mul_18s_5ns_18_4_1_U103 add_ln1171_7_fu_8797_p2 sub_ln1171_8_fu_8830_p2 mul_mul_14ns_5ns_18_4_1_U104 mul_7ns_9ns_15_1_1_U92 add_ln1171_8_fu_8842_p2 sub_ln1171_9_fu_8876_p2 mul_mul_18s_5ns_18_4_1_U105 add_ln1171_9_fu_8882_p2 sub_ln1171_10_fu_8915_p2 mul_mul_14ns_5ns_18_4_1_U106 empty_140_fu_8141_p2 mul_7ns_9ns_15_1_1_U93 add_ln1171_10_fu_9044_p2 add_ln1171_11_fu_9054_p2 add_ln1171_12_fu_9064_p2 add_ln1171_13_fu_9074_p2 add_ln1171_14_fu_9084_p2 add_ln1171_15_fu_9094_p2 add_ln1171_16_fu_9107_p2 add_ln1171_17_fu_9120_p2 add_ln1171_18_fu_9133_p2 add_ln1171_19_fu_9146_p2 add_ln1171_20_fu_9159_p2 add_ln1171_21_fu_9172_p2 add_ln1171_22_fu_9185_p2 add_ln1171_23_fu_9198_p2 add_ln1171_24_fu_9211_p2 add_ln1171_25_fu_9224_p2 add_ln1171_26_fu_9249_p2 add_ln1171_27_fu_9274_p2 add_ln1171_28_fu_9299_p2 add_ln1171_29_fu_9324_p2 mac_muladd_8ns_8s_23s_23_4_1_U107 mac_muladd_8ns_8s_23s_23_4_1_U107 add_ln67_fu_7969_p2 mul_7ns_9ns_15_1_1_U83 add_ln1171_30_fu_9352_p2 add_ln1171_31_fu_9362_p2 add_ln1171_32_fu_9372_p2 add_ln1171_33_fu_9382_p2 add_ln1171_34_fu_9392_p2 add_ln1171_35_fu_9402_p2 add_ln1171_36_fu_9415_p2 add_ln1171_37_fu_9428_p2 add_ln1171_38_fu_9441_p2 add_ln1171_39_fu_9454_p2 add_ln1171_40_fu_9467_p2 add_ln1171_41_fu_9480_p2 add_ln1171_42_fu_9493_p2 add_ln1171_43_fu_9506_p2 add_ln1171_44_fu_9519_p2 add_ln1171_45_fu_9532_p2 add_ln1171_46_fu_9557_p2 add_ln1171_47_fu_9582_p2 add_ln1171_48_fu_9607_p2 add_ln1171_49_fu_9632_p2 mac_muladd_8ns_8s_23s_23_4_1_U108 mac_muladd_8ns_8s_23s_23_4_1_U108 add_ln67_1_fu_8940_p2 mul_7ns_9ns_15_1_1_U94 add_ln1171_50_fu_9660_p2 add_ln1171_51_fu_9670_p2 add_ln1171_52_fu_9680_p2 add_ln1171_53_fu_9690_p2 add_ln1171_54_fu_9700_p2 add_ln1171_55_fu_9710_p2 add_ln1171_56_fu_9723_p2 add_ln1171_57_fu_9736_p2 add_ln1171_58_fu_9749_p2 add_ln1171_59_fu_9762_p2 add_ln1171_60_fu_9775_p2 add_ln1171_61_fu_9788_p2 add_ln1171_62_fu_9801_p2 add_ln1171_63_fu_9814_p2 add_ln1171_64_fu_9827_p2 add_ln1171_65_fu_9840_p2 add_ln1171_66_fu_9865_p2 add_ln1171_67_fu_9890_p2 add_ln1171_68_fu_9915_p2 add_ln1171_69_fu_9940_p2 mac_muladd_8ns_8s_23s_23_4_1_U109 mac_muladd_8ns_8s_23s_23_4_1_U109 add_ln67_2_fu_8965_p2 mul_7ns_9ns_15_1_1_U95 add_ln1171_70_fu_9968_p2 add_ln1171_71_fu_9978_p2 add_ln1171_72_fu_9988_p2 add_ln1171_73_fu_9998_p2 add_ln1171_74_fu_10008_p2 add_ln1171_75_fu_10018_p2 add_ln1171_76_fu_10031_p2 add_ln1171_77_fu_10044_p2 add_ln1171_78_fu_10057_p2 add_ln1171_79_fu_10070_p2 add_ln1171_80_fu_10083_p2 add_ln1171_81_fu_10096_p2 add_ln1171_82_fu_10109_p2 add_ln1171_83_fu_10122_p2 add_ln1171_84_fu_10135_p2 add_ln1171_85_fu_10148_p2 add_ln1171_86_fu_10173_p2 add_ln1171_87_fu_10198_p2 add_ln1171_88_fu_10223_p2 add_ln1171_89_fu_10248_p2 mac_muladd_8ns_8s_23s_23_4_1_U110 mac_muladd_8ns_8s_23s_23_4_1_U110 add_ln67_3_fu_8990_p2 mul_7ns_9ns_15_1_1_U96 add_ln1171_90_fu_10276_p2 add_ln1171_91_fu_10286_p2 add_ln1171_92_fu_10296_p2 add_ln1171_93_fu_10306_p2 add_ln1171_94_fu_10316_p2 add_ln1171_95_fu_10326_p2 add_ln1171_96_fu_10339_p2 add_ln1171_97_fu_10352_p2 add_ln1171_98_fu_10365_p2 add_ln1171_99_fu_10378_p2 add_ln1171_100_fu_10391_p2 add_ln1171_101_fu_10404_p2 add_ln1171_102_fu_10417_p2 add_ln1171_103_fu_10430_p2 add_ln1171_104_fu_10443_p2 add_ln1171_105_fu_10456_p2 add_ln1171_106_fu_10481_p2 add_ln1171_107_fu_10506_p2 add_ln1171_108_fu_10531_p2 add_ln1171_109_fu_10556_p2 mac_muladd_8ns_8s_23s_23_4_1_U111 mac_muladd_8ns_8s_23s_23_4_1_U111 mac_muladd_8ns_8s_23s_23_4_1_U112 mac_muladd_8ns_8s_23s_23_4_1_U112 mac_muladd_8ns_8s_23s_23_4_1_U113 mac_muladd_8ns_8s_23s_23_4_1_U113 mac_muladd_8ns_8s_23s_23_4_1_U114 mac_muladd_8ns_8s_23s_23_4_1_U114 mac_muladd_8ns_8s_23s_23_4_1_U115 mac_muladd_8ns_8s_23s_23_4_1_U115 mac_muladd_8ns_8s_23s_23_4_1_U116 mac_muladd_8ns_8s_23s_23_4_1_U116 mac_muladd_8ns_8s_23s_23_4_1_U117 mac_muladd_8ns_8s_23s_23_4_1_U117 mac_muladd_8ns_8s_23s_23_4_1_U118 mac_muladd_8ns_8s_23s_23_4_1_U118 mac_muladd_8ns_8s_23s_23_4_1_U119 mac_muladd_8ns_8s_23s_23_4_1_U119 mac_muladd_8ns_8s_23s_23_4_1_U120 mac_muladd_8ns_8s_23s_23_4_1_U120 mac_muladd_8ns_8s_23s_23_4_1_U121 mac_muladd_8ns_8s_23s_23_4_1_U121 mac_muladd_8ns_8s_23s_23_4_1_U122 mac_muladd_8ns_8s_23s_23_4_1_U122 mac_muladd_8ns_8s_23s_23_4_1_U123 mac_muladd_8ns_8s_23s_23_4_1_U123 mac_muladd_8ns_8s_23s_23_4_1_U124 mac_muladd_8ns_8s_23s_23_4_1_U124 mac_muladd_8ns_8s_23s_23_4_1_U125 mac_muladd_8ns_8s_23s_23_4_1_U125 mac_muladd_8ns_8s_23s_23_4_1_U126 mac_muladd_8ns_8s_23s_23_4_1_U126 mac_muladd_8ns_8s_23s_23_4_1_U127 mac_muladd_8ns_8s_23s_23_4_1_U127 mac_muladd_8ns_8s_23s_23_4_1_U128 mac_muladd_8ns_8s_23s_23_4_1_U128 mac_muladd_8ns_8s_23s_23_4_1_U129 mac_muladd_8ns_8s_23s_23_4_1_U129 mac_muladd_8ns_8s_23s_23_4_1_U130 mac_muladd_8ns_8s_23s_23_4_1_U130 mac_muladd_8ns_8s_23s_23_4_1_U131 mac_muladd_8ns_8s_23s_23_4_1_U131 add_ln59_fu_7978_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_CnnKernel_YourCode_Pipeline_relu_VITIS_LOOP_76_6_fu_833</InstName>
                            <ModuleName>CnnKernel_YourCode_Pipeline_relu_VITIS_LOOP_76_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>833</ID>
                            <BindInstances>add_ln75_1_fu_102_p2 add_ln75_fu_114_p2 sub_ln1548_fu_181_p2 add_ln1548_fu_190_p2 add_ln76_fu_142_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7_fu_839</InstName>
                            <ModuleName>CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>839</ID>
                            <BindInstances>add_ln83_1_fu_200_p2 add_ln83_fu_212_p2 add_ln85_fu_395_p2 sub_ln85_1_fu_420_p2 sub_ln86_fu_286_p2 sub_ln86_1_fu_318_p2 add_ln85_1_fu_429_p2 add_ln86_fu_335_p2 add_ln86_1_fu_346_p2 add_ln87_fu_367_p2 add_ln87_1_fu_373_p2 add_ln84_fu_240_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_220_3_fu_848</InstName>
                            <ModuleName>CnnKernel_YourCode_Pipeline_VITIS_LOOP_220_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>848</ID>
                            <BindInstances>item_2_fu_183_p2 add_ln222_fu_197_p2 sub_ln225_fu_253_p2 add_ln225_fu_262_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln122_fu_903_p2 add_ln33_3_fu_948_p2 add_ln33_2_fu_960_p2 add_ln36_2_fu_994_p2 sub_ln163_fu_1040_p2 add_ln166_fu_1050_p2 add_ln163_2_fu_1099_p2 add_ln163_fu_1105_p2 add_ln163_1_fu_1111_p2 sub_ln189_fu_1343_p2 mul_9ns_6ns_14_1_1_U206 mul_mul_9ns_16ns_24_4_1_U209 mul_7ns_9ns_15_1_1_U205 add_ln166_1_fu_1183_p2 add_ln166_5_fu_1192_p2 add_ln166_7_fu_1197_p2 add_ln166_8_fu_1212_p2 add_ln166_9_fu_1221_p2 add_ln171_fu_1243_p2 sub_ln171_fu_1252_p2 add_ln166_2_fu_1273_p2 add_ln166_3_fu_1363_p2 ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1_U210 ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1_U210 ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1_U210 add_ln166_6_fu_1281_p2 add_ln167_fu_1372_p2 add_ln169_fu_1296_p2 mul_7ns_9ns_15_1_1_U207 add_ln189_fu_1423_p2 sub_ln189_1_fu_1456_p2 mul_mul_16s_5ns_18_4_1_U211 add_ln189_1_fu_1462_p2 sub_ln189_2_fu_1495_p2 mul_mul_14ns_5ns_18_4_1_U212 add_ln171_1_fu_1517_p2 add_ln164_fu_1523_p2 add_ln164_1_fu_1528_p2 add_ln42_fu_1547_p2 sub_ln85_fu_1604_p2 mul_mul_9ns_14ns_22_4_1_U213 add_ln203_1_fu_1637_p2 add_ln203_fu_1669_p2 sub_ln225_fu_1800_p2 mul_mul_9ns_14ns_22_4_1_U214 add_ln225_fu_1813_p2 sub_ln225_1_fu_1839_p2 add_ln206_fu_1715_p2 sub_ln206_fu_1744_p2 add_ln206_1_fu_1754_p2 add_ln207_fu_1845_p2 sub_ln208_fu_1850_p2 sub_ln208_1_fu_1869_p2 add_ln209_fu_1885_p2 sub_ln209_fu_1898_p2 sub_ln209_1_fu_1917_p2 add_ln211_fu_1961_p2 add_ln218_fu_1982_p2 add_ln211_1_fu_2001_p2 add_ln204_fu_2007_p2 add_ln36_fu_1657_p2 add_ln36_1_fu_1663_p2 add_ln33_fu_1063_p2 add_ln33_1_fu_1069_p2 weight_V_0_0_U weight_V_0_1_U weight_V_0_2_U weight_V_0_3_U weight_V_0_4_U weight_V_1_0_U weight_V_1_1_U weight_V_1_2_U weight_V_1_3_U weight_V_1_4_U weight_V_2_0_U weight_V_2_1_U weight_V_2_2_U weight_V_2_3_U weight_V_2_4_U weight_V_3_0_U weight_V_3_1_U weight_V_3_2_U weight_V_3_3_U weight_V_3_4_U weight_V_4_0_U weight_V_4_1_U weight_V_4_2_U weight_V_4_3_U weight_V_4_4_U input_V_0_0_U input_V_0_1_U input_V_0_2_U input_V_0_3_U input_V_0_4_U input_V_1_0_U input_V_1_1_U input_V_1_2_U input_V_1_3_U input_V_1_4_U input_V_2_0_U input_V_2_1_U input_V_2_2_U input_V_2_3_U input_V_2_4_U input_V_3_0_U input_V_3_1_U input_V_3_2_U input_V_3_3_U input_V_3_4_U input_V_4_0_U input_V_4_1_U input_V_4_2_U input_V_4_3_U input_V_4_4_U C_V_U output_V_U</BindInstances>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1</Name>
            <Loops>
                <VITIS_LOOP_125_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.560</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>89</Best-caseLatency>
                    <Average-caseLatency>89</Average-caseLatency>
                    <Worst-caseLatency>89</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.356 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.356 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.356 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>89</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_125_1>
                        <Name>VITIS_LOOP_125_1</Name>
                        <TripCount>64</TripCount>
                        <Latency>87</Latency>
                        <AbsoluteTimeLatency>0.348 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>25</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_125_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2343</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3944</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_125_1" OPTYPE="add" PRAGMA="" RTLNAME="item_4_fu_467_p2" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:125" URAM="0" VARIABLE="item_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_125_1" OPTYPE="add" PRAGMA="" RTLNAME="real_index_fu_477_p2" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:127" URAM="0" VARIABLE="real_index"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_125_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_21ns_23ns_43_1_1_U2" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:127" URAM="0" VARIABLE="mul183"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_125_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_21ns_23ns_43_1_1_U3" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:129" URAM="0" VARIABLE="mul_ln129"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3</Name>
            <Loops>
                <VITIS_LOOP_183_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.413</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>136</Best-caseLatency>
                    <Average-caseLatency>136</Average-caseLatency>
                    <Worst-caseLatency>136</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.544 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.544 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.544 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>136</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_183_3>
                        <Name>VITIS_LOOP_183_3</Name>
                        <TripCount>64</TripCount>
                        <Latency>134</Latency>
                        <AbsoluteTimeLatency>0.536 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>72</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_183_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4951</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>6006</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_183_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln183_fu_563_p2" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:183" URAM="0" VARIABLE="add_ln183"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_183_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln185_fu_577_p2" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:185" URAM="0" VARIABLE="add_ln185"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_183_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln189_fu_656_p2" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:189" URAM="0" VARIABLE="sub_ln189"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_183_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln189_fu_694_p2" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:189" URAM="0" VARIABLE="add_ln189"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_183_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln189_1_fu_703_p2" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:189" URAM="0" VARIABLE="add_ln189_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_183_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln189_2_fu_715_p2" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:189" URAM="0" VARIABLE="add_ln189_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_183_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln189_3_fu_727_p2" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:189" URAM="0" VARIABLE="add_ln189_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1</Name>
            <Loops>
                <set_bias_VITIS_LOOP_52_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.001</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12546</Best-caseLatency>
                    <Average-caseLatency>12546</Average-caseLatency>
                    <Worst-caseLatency>12546</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.184 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.184 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.184 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12546</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <set_bias_VITIS_LOOP_52_1>
                        <Name>set_bias_VITIS_LOOP_52_1</Name>
                        <TripCount>12544</TripCount>
                        <Latency>12544</Latency>
                        <AbsoluteTimeLatency>50.176 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </set_bias_VITIS_LOOP_52_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>45</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>191</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="set_bias_VITIS_LOOP_52_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_1_fu_94_p2" SOURCE="/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:51" URAM="0" VARIABLE="add_ln51_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="set_bias_VITIS_LOOP_52_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_106_p2" SOURCE="/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:51" URAM="0" VARIABLE="add_ln51"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="set_bias_VITIS_LOOP_52_1" OPTYPE="add" PRAGMA="" RTLNAME="sub_ln53_fu_173_p2" SOURCE="/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:53" URAM="0" VARIABLE="sub_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="set_bias_VITIS_LOOP_52_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_182_p2" SOURCE="/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="set_bias_VITIS_LOOP_52_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_134_p2" SOURCE="/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:52" URAM="0" VARIABLE="add_ln52"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3</Name>
            <Loops>
                <conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.880</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3211304</Best-caseLatency>
                    <Average-caseLatency>3211304</Average-caseLatency>
                    <Worst-caseLatency>3211304</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.845 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.845 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.845 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3211304</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3>
                        <Name>conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3</Name>
                        <TripCount>3211264</TripCount>
                        <Latency>3211302</Latency>
                        <AbsoluteTimeLatency>12.845 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>40</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>35</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>8270</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>13544</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next396_fu_8171_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next396"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_136_fu_8176_p2" SOURCE="" URAM="0" VARIABLE="empty_136"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_137_fu_8181_p2" SOURCE="" URAM="0" VARIABLE="empty_137"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_138_fu_8186_p2" SOURCE="" URAM="0" VARIABLE="empty_138"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U81" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U84" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U85" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U86" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U87" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_1_fu_7868_p2" SOURCE="/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:58" URAM="0" VARIABLE="add_ln58_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_7883_p2" SOURCE="/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:58" URAM="0" VARIABLE="add_ln58"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1171_fu_8490_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="sub_ln1171"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_6ns_14_1_1_U88" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_2_fu_8043_p2" SOURCE="/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:58" URAM="0" VARIABLE="add_ln58_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next396_dup_fu_7929_p2" SOURCE="/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:58" URAM="0" VARIABLE="indvars_iv_next396_dup"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_139_fu_8102_p2" SOURCE="/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:59" URAM="0" VARIABLE="empty_139"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next396_mid1_fu_8324_p2" SOURCE="/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:58" URAM="0" VARIABLE="indvars_iv_next396_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid169_fu_8329_p2" SOURCE="/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:58" URAM="0" VARIABLE="p_mid169"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid171_fu_8334_p2" SOURCE="/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:58" URAM="0" VARIABLE="p_mid171"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid173_fu_8339_p2" SOURCE="/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:58" URAM="0" VARIABLE="p_mid173"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U82" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_fu_8502_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1171_1_fu_8536_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="sub_ln1171_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_5ns_18_4_1_U97" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_1_fu_8542_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1171_2_fu_8575_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="sub_ln1171_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_14ns_5ns_18_4_1_U98" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U89" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_2_fu_8587_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1171_3_fu_8621_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="sub_ln1171_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_5ns_18_4_1_U99" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_3_fu_8627_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1171_4_fu_8660_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="sub_ln1171_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_14ns_5ns_18_4_1_U100" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U90" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_4_fu_8672_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1171_5_fu_8706_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="sub_ln1171_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_5ns_18_4_1_U101" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_5_fu_8712_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1171_6_fu_8745_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="sub_ln1171_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_14ns_5ns_18_4_1_U102" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U91" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_6_fu_8757_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1171_7_fu_8791_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="sub_ln1171_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_5ns_18_4_1_U103" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_16"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_7_fu_8797_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1171_8_fu_8830_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="sub_ln1171_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_14ns_5ns_18_4_1_U104" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_17"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U92" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_18"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_8_fu_8842_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1171_9_fu_8876_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="sub_ln1171_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_5ns_18_4_1_U105" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_19"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_9_fu_8882_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1171_10_fu_8915_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="sub_ln1171_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_14ns_5ns_18_4_1_U106" SOURCE="/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:59" URAM="0" VARIABLE="mul_ln59"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_140_fu_8141_p2" SOURCE="/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:59" URAM="0" VARIABLE="empty_140"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U93" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_20"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_10_fu_9044_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_11_fu_9054_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_12_fu_9064_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_13_fu_9074_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_14_fu_9084_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_15_fu_9094_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_16_fu_9107_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_16"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_17_fu_9120_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_17"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_18_fu_9133_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_18"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_19_fu_9146_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_19"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_20_fu_9159_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_20"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_21_fu_9172_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_21"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_22_fu_9185_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_22"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_23_fu_9198_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_23"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_24_fu_9211_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_24"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_25_fu_9224_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_25"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_26_fu_9249_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_26"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_27_fu_9274_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_27"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_28_fu_9299_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_28"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_29_fu_9324_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_29"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_23s_23_4_1_U107" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_24"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_23s_23_4_1_U107" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_7969_p2" SOURCE="/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:67" URAM="0" VARIABLE="add_ln67"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U83" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_22"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_30_fu_9352_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_30"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_31_fu_9362_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_31"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_32_fu_9372_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_32"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_33_fu_9382_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_33"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_34_fu_9392_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_34"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_35_fu_9402_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_35"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_36_fu_9415_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_36"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_37_fu_9428_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_37"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_38_fu_9441_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_38"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_39_fu_9454_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_39"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_40_fu_9467_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_40"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_41_fu_9480_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_41"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_42_fu_9493_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_42"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_43_fu_9506_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_43"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_44_fu_9519_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_44"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_45_fu_9532_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_45"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_46_fu_9557_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_46"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_47_fu_9582_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_47"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_48_fu_9607_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_48"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_49_fu_9632_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_49"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_23s_23_4_1_U108" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_23"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_23s_23_4_1_U108" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_1_fu_8940_p2" SOURCE="/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:67" URAM="0" VARIABLE="add_ln67_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U94" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_24"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_50_fu_9660_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_50"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_51_fu_9670_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_51"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_52_fu_9680_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_52"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_53_fu_9690_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_53"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_54_fu_9700_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_54"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_55_fu_9710_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_55"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_56_fu_9723_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_56"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_57_fu_9736_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_57"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_58_fu_9749_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_58"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_59_fu_9762_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_59"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_60_fu_9775_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_60"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_61_fu_9788_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_61"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_62_fu_9801_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_62"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_63_fu_9814_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_63"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_64_fu_9827_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_64"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_65_fu_9840_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_65"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_66_fu_9865_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_66"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_67_fu_9890_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_67"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_68_fu_9915_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_68"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_69_fu_9940_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_69"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_23s_23_4_1_U109" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_22"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_23s_23_4_1_U109" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_2_fu_8965_p2" SOURCE="/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:67" URAM="0" VARIABLE="add_ln67_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U95" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_26"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_70_fu_9968_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_70"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_71_fu_9978_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_71"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_72_fu_9988_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_72"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_73_fu_9998_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_73"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_74_fu_10008_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_74"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_75_fu_10018_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_75"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_76_fu_10031_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_76"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_77_fu_10044_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_77"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_78_fu_10057_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_78"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_79_fu_10070_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_79"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_80_fu_10083_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_80"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_81_fu_10096_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_81"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_82_fu_10109_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_82"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_83_fu_10122_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_83"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_84_fu_10135_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_84"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_85_fu_10148_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_85"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_86_fu_10173_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_86"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_87_fu_10198_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_87"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_88_fu_10223_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_88"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_89_fu_10248_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_89"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_23s_23_4_1_U110" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_21"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_23s_23_4_1_U110" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_3_fu_8990_p2" SOURCE="/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:67" URAM="0" VARIABLE="add_ln67_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U96" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_28"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_90_fu_10276_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_90"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_91_fu_10286_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_91"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_92_fu_10296_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_92"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_93_fu_10306_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_93"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_94_fu_10316_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_94"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_95_fu_10326_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_95"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_96_fu_10339_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_96"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_97_fu_10352_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_97"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_98_fu_10365_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_98"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_99_fu_10378_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_99"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_100_fu_10391_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_100"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_101_fu_10404_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_101"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_102_fu_10417_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_102"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_103_fu_10430_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_103"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_104_fu_10443_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_104"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_105_fu_10456_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_105"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_106_fu_10481_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_106"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_107_fu_10506_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_107"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_108_fu_10531_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_108"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_109_fu_10556_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171_109"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_23s_23_4_1_U111" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_20"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_23s_23_4_1_U111" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_23s_23_4_1_U112" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_19"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_23s_23_4_1_U112" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_23s_23_4_1_U113" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_18"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_23s_23_4_1_U113" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_23s_23_4_1_U114" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_17"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_23s_23_4_1_U114" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_23s_23_4_1_U115" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_16"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_23s_23_4_1_U115" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_23s_23_4_1_U116" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_23s_23_4_1_U116" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_23s_23_4_1_U117" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_23s_23_4_1_U117" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_23s_23_4_1_U118" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_23s_23_4_1_U118" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_23s_23_4_1_U119" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_23s_23_4_1_U119" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_23s_23_4_1_U120" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_23s_23_4_1_U120" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_23s_23_4_1_U121" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_23s_23_4_1_U121" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_23s_23_4_1_U122" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_23s_23_4_1_U122" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_23s_23_4_1_U123" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_23s_23_4_1_U123" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_16"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_23s_23_4_1_U124" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_23s_23_4_1_U124" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_17"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_23s_23_4_1_U125" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_23s_23_4_1_U125" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_18"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_23s_23_4_1_U126" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_23s_23_4_1_U126" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_19"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_23s_23_4_1_U127" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_23s_23_4_1_U127" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_20"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_23s_23_4_1_U128" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_23s_23_4_1_U128" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_21"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_23s_23_4_1_U129" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_23s_23_4_1_U129" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_22"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_23s_23_4_1_U130" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_23s_23_4_1_U130" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_23"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_23s_23_4_1_U131" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_23s_23_4_1_U131" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_24"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_7978_p2" SOURCE="/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:59" URAM="0" VARIABLE="add_ln59"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CnnKernel_YourCode_Pipeline_relu_VITIS_LOOP_76_6</Name>
            <Loops>
                <relu_VITIS_LOOP_76_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12547</Best-caseLatency>
                    <Average-caseLatency>12547</Average-caseLatency>
                    <Worst-caseLatency>12547</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.188 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.188 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.188 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12547</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <relu_VITIS_LOOP_76_6>
                        <Name>relu_VITIS_LOOP_76_6</Name>
                        <TripCount>12544</TripCount>
                        <Latency>12545</Latency>
                        <AbsoluteTimeLatency>50.180 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </relu_VITIS_LOOP_76_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>61</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>191</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="relu_VITIS_LOOP_76_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_1_fu_102_p2" SOURCE="/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:75" URAM="0" VARIABLE="add_ln75_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="relu_VITIS_LOOP_76_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_114_p2" SOURCE="/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:75" URAM="0" VARIABLE="add_ln75"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="relu_VITIS_LOOP_76_6" OPTYPE="add" PRAGMA="" RTLNAME="sub_ln1548_fu_181_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1548" URAM="0" VARIABLE="sub_ln1548"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="relu_VITIS_LOOP_76_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1548_fu_190_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1548" URAM="0" VARIABLE="add_ln1548"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="relu_VITIS_LOOP_76_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_142_p2" SOURCE="/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:76" URAM="0" VARIABLE="add_ln76"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7</Name>
            <Loops>
                <maxpool_VITIS_LOOP_84_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.891</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6276</Best-caseLatency>
                    <Average-caseLatency>6276</Average-caseLatency>
                    <Worst-caseLatency>6276</Worst-caseLatency>
                    <Best-caseRealTimeLatency>25.104 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>25.104 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>25.104 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6276</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <maxpool_VITIS_LOOP_84_7>
                        <Name>maxpool_VITIS_LOOP_84_7</Name>
                        <TripCount>3136</TripCount>
                        <Latency>6274</Latency>
                        <AbsoluteTimeLatency>25.096 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </maxpool_VITIS_LOOP_84_7>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>477</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="maxpool_VITIS_LOOP_84_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_1_fu_200_p2" SOURCE="/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:83" URAM="0" VARIABLE="add_ln83_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="maxpool_VITIS_LOOP_84_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_fu_212_p2" SOURCE="/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:83" URAM="0" VARIABLE="add_ln83"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="maxpool_VITIS_LOOP_84_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_395_p2" SOURCE="/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:85" URAM="0" VARIABLE="add_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="maxpool_VITIS_LOOP_84_7" OPTYPE="add" PRAGMA="" RTLNAME="sub_ln85_1_fu_420_p2" SOURCE="/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:85" URAM="0" VARIABLE="sub_ln85_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="maxpool_VITIS_LOOP_84_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln86_fu_286_p2" SOURCE="/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:86" URAM="0" VARIABLE="sub_ln86"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="maxpool_VITIS_LOOP_84_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln86_1_fu_318_p2" SOURCE="/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:86" URAM="0" VARIABLE="sub_ln86_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="maxpool_VITIS_LOOP_84_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_1_fu_429_p2" SOURCE="/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:85" URAM="0" VARIABLE="add_ln85_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="maxpool_VITIS_LOOP_84_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_fu_335_p2" SOURCE="/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:86" URAM="0" VARIABLE="add_ln86"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="maxpool_VITIS_LOOP_84_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_1_fu_346_p2" SOURCE="/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:86" URAM="0" VARIABLE="add_ln86_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="maxpool_VITIS_LOOP_84_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_fu_367_p2" SOURCE="/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:87" URAM="0" VARIABLE="add_ln87"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="maxpool_VITIS_LOOP_84_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_1_fu_373_p2" SOURCE="/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:87" URAM="0" VARIABLE="add_ln87_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="maxpool_VITIS_LOOP_84_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_fu_240_p2" SOURCE="/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:84" URAM="0" VARIABLE="add_ln84"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CnnKernel_YourCode_Pipeline_VITIS_LOOP_220_3</Name>
            <Loops>
                <VITIS_LOOP_220_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.763</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>103</Best-caseLatency>
                    <Average-caseLatency>103</Average-caseLatency>
                    <Worst-caseLatency>103</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.412 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.412 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.412 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>103</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_220_3>
                        <Name>VITIS_LOOP_220_3</Name>
                        <TripCount>64</TripCount>
                        <Latency>101</Latency>
                        <AbsoluteTimeLatency>0.404 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>39</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_220_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3100</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>11598</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_220_3" OPTYPE="add" PRAGMA="" RTLNAME="item_2_fu_183_p2" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:220" URAM="0" VARIABLE="item_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_220_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln222_fu_197_p2" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:222" URAM="0" VARIABLE="add_ln222"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_220_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln225_fu_253_p2" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:225" URAM="0" VARIABLE="sub_ln225"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_220_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_fu_262_p2" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:225" URAM="0" VARIABLE="add_ln225"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CnnKernel_YourCode</Name>
            <Loops>
                <read_weight/>
                <main_loop_tile_h>
                    <main_loop_tile_w>
                        <read_input_VITIS_LOOP_164_1>
                            <VITIS_LOOP_171_2/>
                        </read_input_VITIS_LOOP_164_1>
                        <main_loop_i/>
                        <write_output_VITIS_LOOP_204_1>
                            <VITIS_LOOP_211_2/>
                        </write_output_VITIS_LOOP_204_1>
                    </main_loop_tile_w>
                </main_loop_tile_h>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3338516583</Best-caseLatency>
                    <Average-caseLatency>3359303783</Average-caseLatency>
                    <Worst-caseLatency>3379972199</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.354 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.437 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.520 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3338516583 ~ 3379972199</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <read_weight>
                        <Name>read_weight</Name>
                        <TripCount>25600</TripCount>
                        <Latency>2380800</Latency>
                        <AbsoluteTimeLatency>9.523 ms</AbsoluteTimeLatency>
                        <IterationLatency>93</IterationLatency>
                        <PipelineDepth>93</PipelineDepth>
                        <PipelineType>no</PipelineType>
                    </read_weight>
                    <main_loop_tile_h>
                        <Name>main_loop_tile_h</Name>
                        <TripCount>2</TripCount>
                        <Latency>3336135712 ~ 3377591328</Latency>
                        <AbsoluteTimeLatency>13.345 sec ~ 13.510 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>1668067856</min>
                                <max>1688795664</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>1668067856 ~ 1688795664</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <main_loop_tile_w>
                            <Name>main_loop_tile_w</Name>
                            <TripCount>2</TripCount>
                            <Latency>1668067854 ~ 1688795662</Latency>
                            <AbsoluteTimeLatency>6.672 sec ~ 6.755 sec</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>834033927</min>
                                    <max>844397831</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>834033927 ~ 844397831</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <read_input_VITIS_LOOP_164_1>
                                <Name>read_input_VITIS_LOOP_164_1</Name>
                                <TripCount>29696</TripCount>
                                <Latency>237568 ~ 10601472</Latency>
                                <AbsoluteTimeLatency>0.950 ms ~ 42.406 ms</AbsoluteTimeLatency>
                                <IterationLatency>
                                    <range>
                                        <min>8</min>
                                        <max>357</max>
                                    </range>
                                </IterationLatency>
                                <PipelineDepth>8 ~ 357</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <VITIS_LOOP_171_2>
                                    <Name>VITIS_LOOP_171_2</Name>
                                    <TripCount>2</TripCount>
                                    <Latency>280</Latency>
                                    <AbsoluteTimeLatency>1.120 us</AbsoluteTimeLatency>
                                    <IterationLatency>140</IterationLatency>
                                    <PipelineDepth>140</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                </VITIS_LOOP_171_2>
                            </read_input_VITIS_LOOP_164_1>
                            <main_loop_i>
                                <Name>main_loop_i</Name>
                                <TripCount>256</TripCount>
                                <Latency>830126336</Latency>
                                <AbsoluteTimeLatency>3.321 sec</AbsoluteTimeLatency>
                                <IterationLatency>3242681</IterationLatency>
                                <PipelineDepth>3242681</PipelineDepth>
                                <PipelineType>no</PipelineType>
                            </main_loop_i>
                            <write_output_VITIS_LOOP_204_1>
                                <Name>write_output_VITIS_LOOP_204_1</Name>
                                <TripCount>14336</TripCount>
                                <Latency>3670019</Latency>
                                <AbsoluteTimeLatency>14.680 ms</AbsoluteTimeLatency>
                                <IterationLatency>256</IterationLatency>
                                <PipelineDepth>256</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <VITIS_LOOP_211_2>
                                    <Name>VITIS_LOOP_211_2</Name>
                                    <TripCount>1</TripCount>
                                    <Latency>246</Latency>
                                    <AbsoluteTimeLatency>0.984 us</AbsoluteTimeLatency>
                                    <IterationLatency>246</IterationLatency>
                                    <PipelineDepth>246</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                </VITIS_LOOP_211_2>
                            </write_output_VITIS_LOOP_204_1>
                        </main_loop_tile_w>
                    </main_loop_tile_h>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>220</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>5</UTIL_BRAM>
                    <DSP>48</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>22523</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>41882</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="read_weight" OPTYPE="add" PRAGMA="" RTLNAME="add_ln122_fu_903_p2" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:122" URAM="0" VARIABLE="add_ln122"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop_tile_h" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_3_fu_948_p2" SOURCE="/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:33" URAM="0" VARIABLE="add_ln33_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop_tile_h" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_2_fu_960_p2" SOURCE="/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:33" URAM="0" VARIABLE="add_ln33_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop_tile_h" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_2_fu_994_p2" SOURCE="/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:36" URAM="0" VARIABLE="add_ln36_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop_tile_h" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln163_fu_1040_p2" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:163" URAM="0" VARIABLE="sub_ln163"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop_tile_h" OPTYPE="add" PRAGMA="" RTLNAME="add_ln166_fu_1050_p2" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:166" URAM="0" VARIABLE="add_ln166"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop_tile_h" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_2_fu_1099_p2" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:163" URAM="0" VARIABLE="add_ln163_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop_tile_h" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_fu_1105_p2" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:163" URAM="0" VARIABLE="add_ln163"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop_tile_h" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_1_fu_1111_p2" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:163" URAM="0" VARIABLE="add_ln163_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop_tile_h" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln189_fu_1343_p2" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:189" URAM="0" VARIABLE="sub_ln189"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="main_loop_tile_h" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_6ns_14_1_1_U206" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:189" URAM="0" VARIABLE="mul_ln189"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="main_loop_tile_h" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_16ns_24_4_1_U209" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:163" URAM="0" VARIABLE="mul_ln163"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop_tile_h" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U205" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:166" URAM="0" VARIABLE="mul_ln166"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop_tile_h" OPTYPE="add" PRAGMA="" RTLNAME="add_ln166_1_fu_1183_p2" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:166" URAM="0" VARIABLE="add_ln166_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="main_loop_tile_h" OPTYPE="add" PRAGMA="" RTLNAME="add_ln166_5_fu_1192_p2" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:166" URAM="0" VARIABLE="add_ln166_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="main_loop_tile_h" OPTYPE="add" PRAGMA="" RTLNAME="add_ln166_7_fu_1197_p2" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:166" URAM="0" VARIABLE="add_ln166_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop_tile_h" OPTYPE="add" PRAGMA="" RTLNAME="add_ln166_8_fu_1212_p2" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:166" URAM="0" VARIABLE="add_ln166_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop_tile_h" OPTYPE="add" PRAGMA="" RTLNAME="add_ln166_9_fu_1221_p2" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:166" URAM="0" VARIABLE="add_ln166_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop_tile_h" OPTYPE="add" PRAGMA="" RTLNAME="add_ln171_fu_1243_p2" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:171" URAM="0" VARIABLE="add_ln171"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop_tile_h" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln171_fu_1252_p2" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:171" URAM="0" VARIABLE="sub_ln171"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop_tile_h" OPTYPE="add" PRAGMA="" RTLNAME="add_ln166_2_fu_1273_p2" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:166" URAM="0" VARIABLE="add_ln166_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop_tile_h" OPTYPE="add" PRAGMA="" RTLNAME="add_ln166_3_fu_1363_p2" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:166" URAM="0" VARIABLE="add_ln166_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="main_loop_tile_h" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1_U210" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:166" URAM="0" VARIABLE="add_ln166_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="main_loop_tile_h" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1_U210" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:166" URAM="0" VARIABLE="mul_ln166_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="main_loop_tile_h" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1_U210" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:166" URAM="0" VARIABLE="add_ln166_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop_tile_h" OPTYPE="add" PRAGMA="" RTLNAME="add_ln166_6_fu_1281_p2" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:166" URAM="0" VARIABLE="add_ln166_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop_tile_h" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_fu_1372_p2" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:167" URAM="0" VARIABLE="add_ln167"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop_tile_h" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_fu_1296_p2" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:169" URAM="0" VARIABLE="add_ln169"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop_tile_h" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_1_1_U207" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:189" URAM="0" VARIABLE="mul_ln189_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop_tile_h" OPTYPE="add" PRAGMA="" RTLNAME="add_ln189_fu_1423_p2" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:189" URAM="0" VARIABLE="add_ln189"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop_tile_h" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln189_1_fu_1456_p2" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:189" URAM="0" VARIABLE="sub_ln189_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="main_loop_tile_h" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_5ns_18_4_1_U211" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:189" URAM="0" VARIABLE="mul_ln189_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop_tile_h" OPTYPE="add" PRAGMA="" RTLNAME="add_ln189_1_fu_1462_p2" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:189" URAM="0" VARIABLE="add_ln189_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop_tile_h" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln189_2_fu_1495_p2" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:189" URAM="0" VARIABLE="sub_ln189_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="main_loop_tile_h" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_14ns_5ns_18_4_1_U212" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:171" URAM="0" VARIABLE="mul_ln171"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop_tile_h" OPTYPE="add" PRAGMA="" RTLNAME="add_ln171_1_fu_1517_p2" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:171" URAM="0" VARIABLE="add_ln171_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop_tile_h" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_fu_1523_p2" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:164" URAM="0" VARIABLE="add_ln164"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop_tile_h" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_1_fu_1528_p2" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:164" URAM="0" VARIABLE="add_ln164_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop_tile_h" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_1547_p2" SOURCE="/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:42" URAM="0" VARIABLE="add_ln42"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop_tile_h" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln85_fu_1604_p2" SOURCE="/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:85" URAM="0" VARIABLE="sub_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="main_loop_tile_h" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_14ns_22_4_1_U213" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:206" URAM="0" VARIABLE="mul_ln206"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop_tile_h" OPTYPE="add" PRAGMA="" RTLNAME="add_ln203_1_fu_1637_p2" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:203" URAM="0" VARIABLE="add_ln203_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop_tile_h" OPTYPE="add" PRAGMA="" RTLNAME="add_ln203_fu_1669_p2" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:203" URAM="0" VARIABLE="add_ln203"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop_tile_h" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln225_fu_1800_p2" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:225" URAM="0" VARIABLE="sub_ln225"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="main_loop_tile_h" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_9ns_14ns_22_4_1_U214" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:206" URAM="0" VARIABLE="mul_ln206_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop_tile_h" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_fu_1813_p2" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:225" URAM="0" VARIABLE="add_ln225"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop_tile_h" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln225_1_fu_1839_p2" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:225" URAM="0" VARIABLE="sub_ln225_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop_tile_h" OPTYPE="add" PRAGMA="" RTLNAME="add_ln206_fu_1715_p2" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:206" URAM="0" VARIABLE="add_ln206"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop_tile_h" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln206_fu_1744_p2" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:206" URAM="0" VARIABLE="sub_ln206"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop_tile_h" OPTYPE="add" PRAGMA="" RTLNAME="add_ln206_1_fu_1754_p2" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:206" URAM="0" VARIABLE="add_ln206_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop_tile_h" OPTYPE="add" PRAGMA="" RTLNAME="add_ln207_fu_1845_p2" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:207" URAM="0" VARIABLE="add_ln207"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop_tile_h" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln208_fu_1850_p2" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:208" URAM="0" VARIABLE="sub_ln208"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop_tile_h" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln208_1_fu_1869_p2" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:208" URAM="0" VARIABLE="sub_ln208_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop_tile_h" OPTYPE="add" PRAGMA="" RTLNAME="add_ln209_fu_1885_p2" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:209" URAM="0" VARIABLE="add_ln209"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop_tile_h" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln209_fu_1898_p2" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:209" URAM="0" VARIABLE="sub_ln209"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop_tile_h" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln209_1_fu_1917_p2" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:209" URAM="0" VARIABLE="sub_ln209_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop_tile_h" OPTYPE="add" PRAGMA="" RTLNAME="add_ln211_fu_1961_p2" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:211" URAM="0" VARIABLE="add_ln211"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop_tile_h" OPTYPE="add" PRAGMA="" RTLNAME="add_ln218_fu_1982_p2" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:218" URAM="0" VARIABLE="add_ln218"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop_tile_h" OPTYPE="add" PRAGMA="" RTLNAME="add_ln211_1_fu_2001_p2" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:211" URAM="0" VARIABLE="add_ln211_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop_tile_h" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_fu_2007_p2" SOURCE="/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:204" URAM="0" VARIABLE="add_ln204"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop_tile_h" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_1657_p2" SOURCE="/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:36" URAM="0" VARIABLE="add_ln36"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop_tile_h" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_1_fu_1663_p2" SOURCE="/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:36" URAM="0" VARIABLE="add_ln36_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop_tile_h" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_1063_p2" SOURCE="/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop_tile_h" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_1_fu_1069_p2" SOURCE="/home/centos/CS133-lab4/lab4/cnn-krnl.cpp:33" URAM="0" VARIABLE="add_ln33_1"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_V_0_0_U" SOURCE="" URAM="0" VARIABLE="weight_V_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_V_0_1_U" SOURCE="" URAM="0" VARIABLE="weight_V_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_V_0_2_U" SOURCE="" URAM="0" VARIABLE="weight_V_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_V_0_3_U" SOURCE="" URAM="0" VARIABLE="weight_V_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_V_0_4_U" SOURCE="" URAM="0" VARIABLE="weight_V_0_4"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_V_1_0_U" SOURCE="" URAM="0" VARIABLE="weight_V_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_V_1_1_U" SOURCE="" URAM="0" VARIABLE="weight_V_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_V_1_2_U" SOURCE="" URAM="0" VARIABLE="weight_V_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_V_1_3_U" SOURCE="" URAM="0" VARIABLE="weight_V_1_3"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_V_1_4_U" SOURCE="" URAM="0" VARIABLE="weight_V_1_4"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_V_2_0_U" SOURCE="" URAM="0" VARIABLE="weight_V_2_0"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_V_2_1_U" SOURCE="" URAM="0" VARIABLE="weight_V_2_1"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_V_2_2_U" SOURCE="" URAM="0" VARIABLE="weight_V_2_2"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_V_2_3_U" SOURCE="" URAM="0" VARIABLE="weight_V_2_3"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_V_2_4_U" SOURCE="" URAM="0" VARIABLE="weight_V_2_4"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_V_3_0_U" SOURCE="" URAM="0" VARIABLE="weight_V_3_0"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_V_3_1_U" SOURCE="" URAM="0" VARIABLE="weight_V_3_1"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_V_3_2_U" SOURCE="" URAM="0" VARIABLE="weight_V_3_2"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_V_3_3_U" SOURCE="" URAM="0" VARIABLE="weight_V_3_3"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_V_3_4_U" SOURCE="" URAM="0" VARIABLE="weight_V_3_4"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_V_4_0_U" SOURCE="" URAM="0" VARIABLE="weight_V_4_0"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_V_4_1_U" SOURCE="" URAM="0" VARIABLE="weight_V_4_1"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_V_4_2_U" SOURCE="" URAM="0" VARIABLE="weight_V_4_2"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_V_4_3_U" SOURCE="" URAM="0" VARIABLE="weight_V_4_3"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_V_4_4_U" SOURCE="" URAM="0" VARIABLE="weight_V_4_4"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_V_0_0_U" SOURCE="" URAM="0" VARIABLE="input_V_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_V_0_1_U" SOURCE="" URAM="0" VARIABLE="input_V_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_V_0_2_U" SOURCE="" URAM="0" VARIABLE="input_V_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_V_0_3_U" SOURCE="" URAM="0" VARIABLE="input_V_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_V_0_4_U" SOURCE="" URAM="0" VARIABLE="input_V_0_4"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_V_1_0_U" SOURCE="" URAM="0" VARIABLE="input_V_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_V_1_1_U" SOURCE="" URAM="0" VARIABLE="input_V_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_V_1_2_U" SOURCE="" URAM="0" VARIABLE="input_V_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_V_1_3_U" SOURCE="" URAM="0" VARIABLE="input_V_1_3"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_V_1_4_U" SOURCE="" URAM="0" VARIABLE="input_V_1_4"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_V_2_0_U" SOURCE="" URAM="0" VARIABLE="input_V_2_0"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_V_2_1_U" SOURCE="" URAM="0" VARIABLE="input_V_2_1"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_V_2_2_U" SOURCE="" URAM="0" VARIABLE="input_V_2_2"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_V_2_3_U" SOURCE="" URAM="0" VARIABLE="input_V_2_3"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_V_2_4_U" SOURCE="" URAM="0" VARIABLE="input_V_2_4"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_V_3_0_U" SOURCE="" URAM="0" VARIABLE="input_V_3_0"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_V_3_1_U" SOURCE="" URAM="0" VARIABLE="input_V_3_1"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_V_3_2_U" SOURCE="" URAM="0" VARIABLE="input_V_3_2"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_V_3_3_U" SOURCE="" URAM="0" VARIABLE="input_V_3_3"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_V_3_4_U" SOURCE="" URAM="0" VARIABLE="input_V_3_4"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_V_4_0_U" SOURCE="" URAM="0" VARIABLE="input_V_4_0"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_V_4_1_U" SOURCE="" URAM="0" VARIABLE="input_V_4_1"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_V_4_2_U" SOURCE="" URAM="0" VARIABLE="input_V_4_2"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_V_4_3_U" SOURCE="" URAM="0" VARIABLE="input_V_4_3"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_V_4_4_U" SOURCE="" URAM="0" VARIABLE="input_V_4_4"/>
                <BindNode BINDTYPE="storage" BRAM="16" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="C_V_U" SOURCE="" URAM="0" VARIABLE="C_V"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_V_U" SOURCE="" URAM="0" VARIABLE="output_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CnnKernel</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3338516585</Best-caseLatency>
                    <Average-caseLatency>3359303785</Average-caseLatency>
                    <Worst-caseLatency>3379972201</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.354 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.437 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.520 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3338516586 ~ 3379972202</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>250</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>5</UTIL_BRAM>
                    <DSP>48</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>24454</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>44095</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export disable_deadlock_detection="1" ipname="CnnKernel"/>
        <config_interface m_axi_conservative_mode="1"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="input" index="0" direction="inout" srcType="ap_uint&lt;512&gt; const *" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="input_r_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="input_r_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="weight" index="1" direction="inout" srcType="ap_uint&lt;512&gt; const *" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="weight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="weight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="bias" index="2" direction="inout" srcType="ap_uint&lt;512&gt; const *" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="bias_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="bias_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output" index="3" direction="inout" srcType="ap_uint&lt;512&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="output_r_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="output_r_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                        <field offset="10" width="22" name="RESERVED_4" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="input_r_1" access="W" description="Data signal of input_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_r" access="W" description="Bit 31 to 0 of input_r"/>
                    </fields>
                </register>
                <register offset="0x14" name="input_r_2" access="W" description="Data signal of input_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_r" access="W" description="Bit 63 to 32 of input_r"/>
                    </fields>
                </register>
                <register offset="0x1c" name="weight_1" access="W" description="Data signal of weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="weight" access="W" description="Bit 31 to 0 of weight"/>
                    </fields>
                </register>
                <register offset="0x20" name="weight_2" access="W" description="Data signal of weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="weight" access="W" description="Bit 63 to 32 of weight"/>
                    </fields>
                </register>
                <register offset="0x28" name="bias_1" access="W" description="Data signal of bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="bias" access="W" description="Bit 31 to 0 of bias"/>
                    </fields>
                </register>
                <register offset="0x2c" name="bias_2" access="W" description="Data signal of bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="bias" access="W" description="Bit 63 to 32 of bias"/>
                    </fields>
                </register>
                <register offset="0x34" name="output_r_1" access="W" description="Data signal of output_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_r" access="W" description="Bit 31 to 0 of output_r"/>
                    </fields>
                </register>
                <register offset="0x38" name="output_r_2" access="W" description="Data signal of output_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_r" access="W" description="Bit 63 to 32 of output_r"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="weight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="bias"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="input"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="input"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="weight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="weight"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="bias"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="output"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="output"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_gmem">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16</column>
                </table>
            </item>
            <item name="S_AXILITE">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_chain</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input">inout, ap_uint&lt;512&gt; const *</column>
                    <column name="weight">inout, ap_uint&lt;512&gt; const *</column>
                    <column name="bias">inout, ap_uint&lt;512&gt; const *</column>
                    <column name="output">inout, ap_uint&lt;512&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Name, HW Type, HW Usage, HW Info</keys>
                    <column name="input">m_axi_gmem, interface, , </column>
                    <column name="input">s_axi_control input_r_1, register, offset, offset=0x10 range=32</column>
                    <column name="input">s_axi_control input_r_2, register, offset, offset=0x14 range=32</column>
                    <column name="weight">m_axi_gmem, interface, , </column>
                    <column name="weight">s_axi_control weight_1, register, offset, offset=0x1c range=32</column>
                    <column name="weight">s_axi_control weight_2, register, offset, offset=0x20 range=32</column>
                    <column name="bias">m_axi_gmem, interface, , </column>
                    <column name="bias">s_axi_control bias_1, register, offset, offset=0x28 range=32</column>
                    <column name="bias">s_axi_control bias_2, register, offset, offset=0x2c range=32</column>
                    <column name="output">m_axi_gmem, interface, , </column>
                    <column name="output">s_axi_control output_r_1, register, offset, offset=0x34 range=32</column>
                    <column name="output">s_axi_control output_r_2, register, offset, offset=0x38 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0">
            <item name="Burst Summary">
                <table>
                    <keys size="4">HW Interface, Loop, Message, Location</keys>
                    <column name="m_axi_gmem">read_weight, Multiple burst reads of length 25600 and bit width 512. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., /home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:122:3</column>
                    <column name="m_axi_gmem">VITIS_LOOP_171_2, Multiple burst reads of variable length and bit width 512. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., /home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:171:25</column>
                </table>
            </item>
        </section>
    </ReportBurst>
</profile>

