top: shiftRegTop

include_all_verilog_files: True

clocks:
  - name: clk
    period:  1.241
