# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do NN_AND_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/yoons/Desktop/FPGA_NeuralNet/modules {C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:41:11 on Jun 01,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/yoons/Desktop/FPGA_NeuralNet/modules" C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/mod_sigmoid.sv 
# -- Compiling module mod_sigmoid
# 
# Top level modules:
# 	mod_sigmoid
# End time: 02:41:11 on Jun 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/yoons/Desktop/FPGA_NeuralNet/modules {C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/sigmoid_ROM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:41:11 on Jun 01,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/yoons/Desktop/FPGA_NeuralNet/modules" C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/sigmoid_ROM.sv 
# -- Compiling module sigmoid_ROM
# 
# Top level modules:
# 	sigmoid_ROM
# End time: 02:41:11 on Jun 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/yoons/Desktop/FPGA_NeuralNet/modules {C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/testbench_sigmoid.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:41:11 on Jun 01,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/yoons/Desktop/FPGA_NeuralNet/modules" C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/testbench_sigmoid.sv 
# -- Compiling module testbench_sigmoid
# 
# Top level modules:
# 	testbench_sigmoid
# End time: 02:41:11 on Jun 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_sigmoid
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_sigmoid 
# Start time: 02:41:11 on Jun 01,2021
# Loading sv_std.std
# Loading work.testbench_sigmoid
# Loading work.mod_sigmoid
# Loading work.sigmoid_ROM
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# 0.000998
# 0.500000
# 1.000000
# 0.000000
# 0.119203
# 0.500000
# 0.731059
# 1.000000
# Sigmoid(                  250): 0.000000
# 0.000000
# 0.119203
# 0.500000
# 0.731059
# 1.000000
# Sigmoid(                    1): 0.000000
# 0.000000
# 0.119203
# 0.500000
# 0.731059
# 1.000000
# Sigmoid(                    5): 0.731059
# 0.000000
# 0.119203
# 0.500000
# 0.731059
# 1.000000
# Sigmoid(                   10): 0.993307
# 0.000000
# 0.119203
# 0.500000
# 0.731059
# 1.000000
# Sigmoid(                   50): 0.999955
# 0.000000
# 0.119203
# 0.500000
# 0.731059
# 1.000000
# Sigmoid(                    0): 1.000000
# 0.000000
# 0.119203
# 0.500000
# 0.731059
# 1.000000
# Sigmoid(                   -1): 0.500000
# 0.000000
# 0.119203
# 0.500000
# 0.731059
# 1.000000
# Sigmoid(                   -5): 0.268941
# 0.000000
# 0.119203
# 0.500000
# 0.731059
# 1.000000
# Sigmoid(                  -10): 0.006693
# 0.000000
# 0.119203
# 0.500000
# 0.731059
# 1.000000
# Sigmoid(                  -50): 0.000045
# 0.000000
# 0.119203
# 0.500000
# 0.731059
# 1.000000
# ** Note: $finish    : C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/testbench_sigmoid.sv(62)
#    Time: 210 ns  Iteration: 0  Instance: /testbench_sigmoid
# 1
# Break in NamedBeginStat TEST_VECTORS at C:/Users/yoons/Desktop/FPGA_NeuralNet/modules/testbench_sigmoid.sv line 62
# End time: 02:42:54 on Jun 01,2021, Elapsed time: 0:01:43
# Errors: 0, Warnings: 0
