
ArcadeIT_Ver020_F469_CMSIS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001b4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001e14  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001f50  08001fd4  08001fd4  00011fd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003f24  08003f24  00020064  2**0
                  CONTENTS
  4 .ARM          00000000  08003f24  08003f24  00020064  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003f24  08003f24  00020064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003f24  08003f24  00013f24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003f28  08003f28  00013f28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000064  20000000  08003f2c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000120  20000064  08003f90  00020064  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000184  08003f90  00020184  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020064  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009fb2  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001821  00000000  00000000  0002a046  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000350  00000000  00000000  0002b868  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000002e0  00000000  00000000  0002bbb8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002321f  00000000  00000000  0002be98  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00005d16  00000000  00000000  0004f0b7  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000b914b  00000000  00000000  00054dcd  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0010df18  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000099c  00000000  00000000  0010df94  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_loc    00000ca3  00000000  00000000  0010e930  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000064 	.word	0x20000064
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08001fbc 	.word	0x08001fbc

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000068 	.word	0x20000068
 80001fc:	08001fbc 	.word	0x08001fbc

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <main>:
// /////////////////////////////////////////////////////////////////////////////
// "M A I N"   E N T R Y   P O I N T
// /////////////////////////////////////////////////////////////////////////////

int main(void)
{
 80002a0:	b508      	push	{r3, lr}
  ArcadeIT_Test_Bench();
 80002a2:	f000 fbdf 	bl	8000a64 <ArcadeIT_Test_Bench>

  return 0;

} // End main.
 80002a6:	2000      	movs	r0, #0
 80002a8:	bd08      	pop	{r3, pc}

080002aa <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80002aa:	4770      	bx	lr

080002ac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80002ac:	e7fe      	b.n	80002ac <HardFault_Handler>

080002ae <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80002ae:	e7fe      	b.n	80002ae <MemManage_Handler>

080002b0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80002b0:	e7fe      	b.n	80002b0 <BusFault_Handler>

080002b2 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80002b2:	e7fe      	b.n	80002b2 <UsageFault_Handler>

080002b4 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80002b4:	4770      	bx	lr

080002b6 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80002b6:	4770      	bx	lr

080002b8 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80002b8:	4770      	bx	lr
	...

080002bc <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80002bc:	b508      	push	{r3, lr}
 80002be:	4603      	mov	r3, r0
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80002c0:	4a0b      	ldr	r2, [pc, #44]	; (80002f0 <_sbrk+0x34>)
 80002c2:	6812      	ldr	r2, [r2, #0]
 80002c4:	b142      	cbz	r2, 80002d8 <_sbrk+0x1c>
		heap_end = &end;

	prev_heap_end = heap_end;
 80002c6:	4a0a      	ldr	r2, [pc, #40]	; (80002f0 <_sbrk+0x34>)
 80002c8:	6810      	ldr	r0, [r2, #0]
	if (heap_end + incr > stack_ptr)
 80002ca:	4403      	add	r3, r0
 80002cc:	466a      	mov	r2, sp
 80002ce:	4293      	cmp	r3, r2
 80002d0:	d806      	bhi.n	80002e0 <_sbrk+0x24>
	{
		errno = ENOMEM;
		return (caddr_t) -1;
	}

	heap_end += incr;
 80002d2:	4a07      	ldr	r2, [pc, #28]	; (80002f0 <_sbrk+0x34>)
 80002d4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
}
 80002d6:	bd08      	pop	{r3, pc}
		heap_end = &end;
 80002d8:	4a05      	ldr	r2, [pc, #20]	; (80002f0 <_sbrk+0x34>)
 80002da:	4906      	ldr	r1, [pc, #24]	; (80002f4 <_sbrk+0x38>)
 80002dc:	6011      	str	r1, [r2, #0]
 80002de:	e7f2      	b.n	80002c6 <_sbrk+0xa>
		errno = ENOMEM;
 80002e0:	f001 fa3c 	bl	800175c <__errno>
 80002e4:	230c      	movs	r3, #12
 80002e6:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 80002e8:	f04f 30ff 	mov.w	r0, #4294967295
 80002ec:	e7f3      	b.n	80002d6 <_sbrk+0x1a>
 80002ee:	bf00      	nop
 80002f0:	20000080 	.word	0x20000080
 80002f4:	20000188 	.word	0x20000188

080002f8 <Reset_Handler>:
*/

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:   ldr   sp, =_estack     /* set stack pointer */
 80002f8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000330 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80002fc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80002fe:	e003      	b.n	8000308 <LoopCopyDataInit>

08000300 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000300:	4b0c      	ldr	r3, [pc, #48]	; (8000334 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000302:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000304:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000306:	3104      	adds	r1, #4

08000308 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000308:	480b      	ldr	r0, [pc, #44]	; (8000338 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800030a:	4b0c      	ldr	r3, [pc, #48]	; (800033c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800030c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800030e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000310:	d3f6      	bcc.n	8000300 <CopyDataInit>
  ldr  r2, =_sbss
 8000312:	4a0b      	ldr	r2, [pc, #44]	; (8000340 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000314:	e002      	b.n	800031c <LoopFillZerobss>

08000316 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000316:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000318:	f842 3b04 	str.w	r3, [r2], #4

0800031c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800031c:	4b09      	ldr	r3, [pc, #36]	; (8000344 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800031e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000320:	d3f9      	bcc.n	8000316 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  ArcadeIT_System_Init //SystemInit
 8000322:	f000 faad 	bl	8000880 <ArcadeIT_System_Init>
/* Call static constructors */
    bl __libc_init_array
 8000326:	f001 fa1f 	bl	8001768 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800032a:	f7ff ffb9 	bl	80002a0 <main>
  bx  lr    
 800032e:	4770      	bx	lr
Reset_Handler:   ldr   sp, =_estack     /* set stack pointer */
 8000330:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 8000334:	08003f2c 	.word	0x08003f2c
  ldr  r0, =_sdata
 8000338:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800033c:	20000064 	.word	0x20000064
  ldr  r2, =_sbss
 8000340:	20000064 	.word	0x20000064
  ldr  r3, = _ebss
 8000344:	20000184 	.word	0x20000184

08000348 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000348:	e7fe      	b.n	8000348 <ADC_IRQHandler>
	...

0800034c <color_set>:

// /////////////////////////////////////////////////////////////////////////////
// Functions.
// /////////////////////////////////////////////////////////////////////////////
void color_set(uint8_t pColorForeground, uint8_t pColorBackground)
{
 800034c:	b500      	push	{lr}
 800034e:	b0c1      	sub	sp, #260	; 0x104
  char s[256];
  sprintf(s, ANSI_COLOR_256_FGBG, pColorForeground, pColorBackground);
 8000350:	460b      	mov	r3, r1
 8000352:	4602      	mov	r2, r0
 8000354:	4904      	ldr	r1, [pc, #16]	; (8000368 <color_set+0x1c>)
 8000356:	4668      	mov	r0, sp
 8000358:	f001 fa2a 	bl	80017b0 <siprintf>
  ArcadeIT_Serial_Port_String_Send(s);
 800035c:	4668      	mov	r0, sp
 800035e:	f000 ff97 	bl	8001290 <ArcadeIT_Serial_Port_String_Send>

} // end color_set
 8000362:	b041      	add	sp, #260	; 0x104
 8000364:	f85d fb04 	ldr.w	pc, [sp], #4
 8000368:	08002018 	.word	0x08002018

0800036c <cursor_at>:

// -----------------------------------------------------------------------------
void cursor_at(uint8_t x, uint8_t y)
{
 800036c:	b500      	push	{lr}
 800036e:	b0c1      	sub	sp, #260	; 0x104
  char s[256];
  sprintf(s, CURSOR_SET, y, x);
 8000370:	4603      	mov	r3, r0
 8000372:	460a      	mov	r2, r1
 8000374:	4904      	ldr	r1, [pc, #16]	; (8000388 <cursor_at+0x1c>)
 8000376:	4668      	mov	r0, sp
 8000378:	f001 fa1a 	bl	80017b0 <siprintf>
  ArcadeIT_Serial_Port_String_Send(s);
 800037c:	4668      	mov	r0, sp
 800037e:	f000 ff87 	bl	8001290 <ArcadeIT_Serial_Port_String_Send>

} // end cursor_at
 8000382:	b041      	add	sp, #260	; 0x104
 8000384:	f85d fb04 	ldr.w	pc, [sp], #4
 8000388:	08002030 	.word	0x08002030

0800038c <label_draw>:
// -----------------------------------------------------------------------------
void label_draw(
    label_t *pLabel,
    frame_t *pFrame
        )
{
 800038c:	b538      	push	{r3, r4, r5, lr}
 800038e:	4604      	mov	r4, r0
 8000390:	460d      	mov	r5, r1
  //  __0 label 1_________
  // |                    |
  cursor_at(pLabel->x, pLabel->y);
 8000392:	f990 0000 	ldrsb.w	r0, [r0]
 8000396:	f994 1001 	ldrsb.w	r1, [r4, #1]
 800039a:	b2c9      	uxtb	r1, r1
 800039c:	b2c0      	uxtb	r0, r0
 800039e:	f7ff ffe5 	bl	800036c <cursor_at>

  if (pFrame != NULL)
 80003a2:	b315      	cbz	r5, 80003ea <label_draw+0x5e>
    color_set(pFrame->cf, pFrame->cb);
 80003a4:	7969      	ldrb	r1, [r5, #5]
 80003a6:	7928      	ldrb	r0, [r5, #4]
 80003a8:	f7ff ffd0 	bl	800034c <color_set>
  else
    color_set(pLabel->cf, pLabel->cb);

  ArcadeIT_Serial_Port_String_Send(FONT_GFX_ON);
 80003ac:	4811      	ldr	r0, [pc, #68]	; (80003f4 <label_draw+0x68>)
 80003ae:	f000 ff6f 	bl	8001290 <ArcadeIT_Serial_Port_String_Send>
  ArcadeIT_Serial_Port_Char_Send(pLabel->skin[LABEL_LEFT]);
 80003b2:	68a3      	ldr	r3, [r4, #8]
 80003b4:	7858      	ldrb	r0, [r3, #1]
 80003b6:	f000 ff61 	bl	800127c <ArcadeIT_Serial_Port_Char_Send>

  if (pFrame != NULL)
 80003ba:	b11d      	cbz	r5, 80003c4 <label_draw+0x38>
    color_set(pLabel->cf, pLabel->cb);
 80003bc:	78e1      	ldrb	r1, [r4, #3]
 80003be:	78a0      	ldrb	r0, [r4, #2]
 80003c0:	f7ff ffc4 	bl	800034c <color_set>

  ArcadeIT_Serial_Port_String_Send(FONT_GFX_OFF);
 80003c4:	480c      	ldr	r0, [pc, #48]	; (80003f8 <label_draw+0x6c>)
 80003c6:	f000 ff63 	bl	8001290 <ArcadeIT_Serial_Port_String_Send>
  ArcadeIT_Serial_Port_String_Send(pLabel->text);
 80003ca:	6860      	ldr	r0, [r4, #4]
 80003cc:	f000 ff60 	bl	8001290 <ArcadeIT_Serial_Port_String_Send>
  ArcadeIT_Serial_Port_String_Send(FONT_GFX_ON);
 80003d0:	4808      	ldr	r0, [pc, #32]	; (80003f4 <label_draw+0x68>)
 80003d2:	f000 ff5d 	bl	8001290 <ArcadeIT_Serial_Port_String_Send>

  if (pFrame != NULL)
 80003d6:	b11d      	cbz	r5, 80003e0 <label_draw+0x54>
    color_set(pFrame->cf, pFrame->cb);
 80003d8:	7969      	ldrb	r1, [r5, #5]
 80003da:	7928      	ldrb	r0, [r5, #4]
 80003dc:	f7ff ffb6 	bl	800034c <color_set>

  ArcadeIT_Serial_Port_Char_Send(pLabel->skin[LABEL_RIGHT]);
 80003e0:	68a3      	ldr	r3, [r4, #8]
 80003e2:	7898      	ldrb	r0, [r3, #2]
 80003e4:	f000 ff4a 	bl	800127c <ArcadeIT_Serial_Port_Char_Send>

} // end label_draw
 80003e8:	bd38      	pop	{r3, r4, r5, pc}
    color_set(pLabel->cf, pLabel->cb);
 80003ea:	78e1      	ldrb	r1, [r4, #3]
 80003ec:	78a0      	ldrb	r0, [r4, #2]
 80003ee:	f7ff ffad 	bl	800034c <color_set>
 80003f2:	e7db      	b.n	80003ac <label_draw+0x20>
 80003f4:	0800203c 	.word	0x0800203c
 80003f8:	08002040 	.word	0x08002040

080003fc <frame_draw>:

// -----------------------------------------------------------------------------
void frame_draw(
        frame_t* pFrame
        )
{
 80003fc:	b570      	push	{r4, r5, r6, lr}
 80003fe:	4605      	mov	r5, r0
  color_set(pFrame->cf, pFrame->cb);
 8000400:	7941      	ldrb	r1, [r0, #5]
 8000402:	7900      	ldrb	r0, [r0, #4]
 8000404:	f7ff ffa2 	bl	800034c <color_set>
  cursor_at(pFrame->x1, pFrame->y1);
 8000408:	7869      	ldrb	r1, [r5, #1]
 800040a:	7828      	ldrb	r0, [r5, #0]
 800040c:	f7ff ffae 	bl	800036c <cursor_at>

  ArcadeIT_Serial_Port_String_Send(FONT_GFX_ON);
 8000410:	482a      	ldr	r0, [pc, #168]	; (80004bc <frame_draw+0xc0>)
 8000412:	f000 ff3d 	bl	8001290 <ArcadeIT_Serial_Port_String_Send>
  // ----

  //  ____________________
  // |                    |
  ArcadeIT_Serial_Port_Char_Send(pFrame->skin[FRAME_CORNER_UPPER_LEFT]);
 8000416:	696b      	ldr	r3, [r5, #20]
 8000418:	78d8      	ldrb	r0, [r3, #3]
 800041a:	f000 ff2f 	bl	800127c <ArcadeIT_Serial_Port_Char_Send>
  for (uint8_t x = pFrame->x1 + 1; x < pFrame->x2; x++)
 800041e:	782c      	ldrb	r4, [r5, #0]
 8000420:	3401      	adds	r4, #1
 8000422:	b2e4      	uxtb	r4, r4
 8000424:	e005      	b.n	8000432 <frame_draw+0x36>
  {
    ArcadeIT_Serial_Port_Char_Send(pFrame->skin[FRAME_EDGE_UPPER_HORIZONTAL]);
 8000426:	696b      	ldr	r3, [r5, #20]
 8000428:	79d8      	ldrb	r0, [r3, #7]
 800042a:	f000 ff27 	bl	800127c <ArcadeIT_Serial_Port_Char_Send>
  for (uint8_t x = pFrame->x1 + 1; x < pFrame->x2; x++)
 800042e:	3401      	adds	r4, #1
 8000430:	b2e4      	uxtb	r4, r4
 8000432:	78ab      	ldrb	r3, [r5, #2]
 8000434:	42a3      	cmp	r3, r4
 8000436:	d8f6      	bhi.n	8000426 <frame_draw+0x2a>

  } // end for
  ArcadeIT_Serial_Port_Char_Send(pFrame->skin[FRAME_CORNER_UPPER_RIGHT]);
 8000438:	696b      	ldr	r3, [r5, #20]
 800043a:	7898      	ldrb	r0, [r3, #2]
 800043c:	f000 ff1e 	bl	800127c <ArcadeIT_Serial_Port_Char_Send>

  // |                    |
  for (uint8_t y = pFrame->y1 + 1; y < pFrame->y2; y++)
 8000440:	786e      	ldrb	r6, [r5, #1]
 8000442:	3601      	adds	r6, #1
 8000444:	b2f6      	uxtb	r6, r6
 8000446:	e00e      	b.n	8000466 <frame_draw+0x6a>
    cursor_at(pFrame->x1, y);
    ArcadeIT_Serial_Port_Char_Send(pFrame->skin[FRAME_EDGE_LEFT_VERTICAL]);

    for (uint8_t x = pFrame->x1 + 1; x < pFrame->x2; x++)
    {
      ArcadeIT_Serial_Port_Char_Send(pFrame->skin[FRAME_SPACE]);
 8000448:	696b      	ldr	r3, [r5, #20]
 800044a:	7818      	ldrb	r0, [r3, #0]
 800044c:	f000 ff16 	bl	800127c <ArcadeIT_Serial_Port_Char_Send>
    for (uint8_t x = pFrame->x1 + 1; x < pFrame->x2; x++)
 8000450:	3401      	adds	r4, #1
 8000452:	b2e4      	uxtb	r4, r4
 8000454:	78ab      	ldrb	r3, [r5, #2]
 8000456:	42a3      	cmp	r3, r4
 8000458:	d8f6      	bhi.n	8000448 <frame_draw+0x4c>

    } // end for
    ArcadeIT_Serial_Port_Char_Send(pFrame->skin[FRAME_EDGE_RIGHT_VERTICAL]);
 800045a:	696b      	ldr	r3, [r5, #20]
 800045c:	7a18      	ldrb	r0, [r3, #8]
 800045e:	f000 ff0d 	bl	800127c <ArcadeIT_Serial_Port_Char_Send>
  for (uint8_t y = pFrame->y1 + 1; y < pFrame->y2; y++)
 8000462:	3601      	adds	r6, #1
 8000464:	b2f6      	uxtb	r6, r6
 8000466:	78e9      	ldrb	r1, [r5, #3]
 8000468:	42b1      	cmp	r1, r6
 800046a:	d90b      	bls.n	8000484 <frame_draw+0x88>
    cursor_at(pFrame->x1, y);
 800046c:	4631      	mov	r1, r6
 800046e:	7828      	ldrb	r0, [r5, #0]
 8000470:	f7ff ff7c 	bl	800036c <cursor_at>
    ArcadeIT_Serial_Port_Char_Send(pFrame->skin[FRAME_EDGE_LEFT_VERTICAL]);
 8000474:	696b      	ldr	r3, [r5, #20]
 8000476:	7998      	ldrb	r0, [r3, #6]
 8000478:	f000 ff00 	bl	800127c <ArcadeIT_Serial_Port_Char_Send>
    for (uint8_t x = pFrame->x1 + 1; x < pFrame->x2; x++)
 800047c:	782c      	ldrb	r4, [r5, #0]
 800047e:	3401      	adds	r4, #1
 8000480:	b2e4      	uxtb	r4, r4
 8000482:	e7e7      	b.n	8000454 <frame_draw+0x58>

  } // end for

  // |_____________________|
  cursor_at(pFrame->x1, pFrame->y2);
 8000484:	7828      	ldrb	r0, [r5, #0]
 8000486:	f7ff ff71 	bl	800036c <cursor_at>
  ArcadeIT_Serial_Port_Char_Send(pFrame->skin[FRAME_CORNER_LOWER_LEFT]);
 800048a:	696b      	ldr	r3, [r5, #20]
 800048c:	7918      	ldrb	r0, [r3, #4]
 800048e:	f000 fef5 	bl	800127c <ArcadeIT_Serial_Port_Char_Send>
  for (uint8_t x = pFrame->x1 + 1; x < pFrame->x2; x++)
 8000492:	782c      	ldrb	r4, [r5, #0]
 8000494:	3401      	adds	r4, #1
 8000496:	b2e4      	uxtb	r4, r4
 8000498:	e005      	b.n	80004a6 <frame_draw+0xaa>
  {
    ArcadeIT_Serial_Port_Char_Send(pFrame->skin[FRAME_EDGE_LOWER_HORIZONTAL]);
 800049a:	696b      	ldr	r3, [r5, #20]
 800049c:	7958      	ldrb	r0, [r3, #5]
 800049e:	f000 feed 	bl	800127c <ArcadeIT_Serial_Port_Char_Send>
  for (uint8_t x = pFrame->x1 + 1; x < pFrame->x2; x++)
 80004a2:	3401      	adds	r4, #1
 80004a4:	b2e4      	uxtb	r4, r4
 80004a6:	78ab      	ldrb	r3, [r5, #2]
 80004a8:	42a3      	cmp	r3, r4
 80004aa:	d8f6      	bhi.n	800049a <frame_draw+0x9e>

  } // end for
  ArcadeIT_Serial_Port_Char_Send(pFrame->skin[FRAME_CORNER_LOWER_RIGHT]);
 80004ac:	696b      	ldr	r3, [r5, #20]
 80004ae:	7858      	ldrb	r0, [r3, #1]
 80004b0:	f000 fee4 	bl	800127c <ArcadeIT_Serial_Port_Char_Send>

  // ----
  ArcadeIT_Serial_Port_String_Send(FONT_GFX_OFF);
 80004b4:	4802      	ldr	r0, [pc, #8]	; (80004c0 <frame_draw+0xc4>)
 80004b6:	f000 feeb 	bl	8001290 <ArcadeIT_Serial_Port_String_Send>

} // end frame_draw
 80004ba:	bd70      	pop	{r4, r5, r6, pc}
 80004bc:	0800203c 	.word	0x0800203c
 80004c0:	08002040 	.word	0x08002040

080004c4 <slider_h_calculate_marker_position>:

// -----------------------------------------------------------------------------
void slider_h_calculate_marker_position(slider_h_t * pSlider)
{
  pSlider->x_marker_previously = pSlider->x_marker;
 80004c4:	7d03      	ldrb	r3, [r0, #20]
 80004c6:	7543      	strb	r3, [r0, #21]
  pSlider->x_marker = (uint8_t) (pSlider->x1 + 1 + ((pSlider->value - pSlider->value_min + 1) / (float) (pSlider->value_max - pSlider->value_min + 1) * (pSlider->x2 - 1 - pSlider->x1 - 1)));
 80004c8:	f990 2000 	ldrsb.w	r2, [r0]
 80004cc:	1c53      	adds	r3, r2, #1
 80004ce:	ee07 3a10 	vmov	s14, r3
 80004d2:	ed90 6a03 	vldr	s12, [r0, #12]
 80004d6:	edd0 5a01 	vldr	s11, [r0, #4]
 80004da:	ee36 6a65 	vsub.f32	s12, s12, s11
 80004de:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80004e2:	ee36 6a27 	vadd.f32	s12, s12, s15
 80004e6:	edd0 6a02 	vldr	s13, [r0, #8]
 80004ea:	ee76 6ae5 	vsub.f32	s13, s13, s11
 80004ee:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80004f2:	eec6 5a26 	vdiv.f32	s11, s12, s13
 80004f6:	f990 3001 	ldrsb.w	r3, [r0, #1]
 80004fa:	3b01      	subs	r3, #1
 80004fc:	1a9b      	subs	r3, r3, r2
 80004fe:	3b01      	subs	r3, #1
 8000500:	ee07 3a90 	vmov	s15, r3
 8000504:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000508:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800050c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8000510:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000514:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000518:	ee17 3a90 	vmov	r3, s15
 800051c:	7503      	strb	r3, [r0, #20]

} // end slider_h_calculate_marker_position
 800051e:	4770      	bx	lr

08000520 <slider_h_draw>:

// -----------------------------------------------------------------------------
void slider_h_draw(
        slider_h_t *pSlider // the pointer to a structure of a slider
        )
{
 8000520:	b538      	push	{r3, r4, r5, lr}
 8000522:	4605      	mov	r5, r0
    cursor_at(pSlider->x1, pSlider->y);
 8000524:	f990 0000 	ldrsb.w	r0, [r0]
 8000528:	f995 1002 	ldrsb.w	r1, [r5, #2]
 800052c:	b2c9      	uxtb	r1, r1
 800052e:	b2c0      	uxtb	r0, r0
 8000530:	f7ff ff1c 	bl	800036c <cursor_at>

    ArcadeIT_Serial_Port_String_Send(FONT_GFX_ON);
 8000534:	481e      	ldr	r0, [pc, #120]	; (80005b0 <slider_h_draw+0x90>)
 8000536:	f000 feab 	bl	8001290 <ArcadeIT_Serial_Port_String_Send>
    // ----

    color_set(pSlider->skin[SLIDER_H_ARROW_LEFT_FG], pSlider->skin[SLIDER_H_ARROW_LEFT_BG]);
 800053a:	69ab      	ldr	r3, [r5, #24]
 800053c:	7899      	ldrb	r1, [r3, #2]
 800053e:	7858      	ldrb	r0, [r3, #1]
 8000540:	f7ff ff04 	bl	800034c <color_set>
    ArcadeIT_Serial_Port_Char_Send(pSlider->skin[SLIDER_H_ARROW_LEFT]);
 8000544:	69ab      	ldr	r3, [r5, #24]
 8000546:	7818      	ldrb	r0, [r3, #0]
 8000548:	f000 fe98 	bl	800127c <ArcadeIT_Serial_Port_Char_Send>

    color_set(pSlider->skin[SLIDER_H_BLOCK_FG], pSlider->skin[SLIDER_H_BLOCK_BG]);
 800054c:	69ab      	ldr	r3, [r5, #24]
 800054e:	7a19      	ldrb	r1, [r3, #8]
 8000550:	79d8      	ldrb	r0, [r3, #7]
 8000552:	f7ff fefb 	bl	800034c <color_set>
    for (uint8_t x = pSlider->x1 + 1; x < pSlider->x2; x++)
 8000556:	782c      	ldrb	r4, [r5, #0]
 8000558:	3401      	adds	r4, #1
 800055a:	b2e4      	uxtb	r4, r4
 800055c:	e00f      	b.n	800057e <slider_h_draw+0x5e>
    {
        if (x == pSlider->x_marker)
          {
          color_set(pSlider->skin[SLIDER_MARKER_FG], pSlider->skin[SLIDER_MARKER_BG]);
 800055e:	69ab      	ldr	r3, [r5, #24]
 8000560:	7d19      	ldrb	r1, [r3, #20]
 8000562:	7cd8      	ldrb	r0, [r3, #19]
 8000564:	f7ff fef2 	bl	800034c <color_set>
          ArcadeIT_Serial_Port_Char_Send(pSlider->skin[SLIDER_MARKER]);
 8000568:	69ab      	ldr	r3, [r5, #24]
 800056a:	7c98      	ldrb	r0, [r3, #18]
 800056c:	f000 fe86 	bl	800127c <ArcadeIT_Serial_Port_Char_Send>
          color_set(pSlider->skin[SLIDER_H_BLOCK_FG], pSlider->skin[SLIDER_H_BLOCK_BG]);
 8000570:	69ab      	ldr	r3, [r5, #24]
 8000572:	7a19      	ldrb	r1, [r3, #8]
 8000574:	79d8      	ldrb	r0, [r3, #7]
 8000576:	f7ff fee9 	bl	800034c <color_set>
    for (uint8_t x = pSlider->x1 + 1; x < pSlider->x2; x++)
 800057a:	3401      	adds	r4, #1
 800057c:	b2e4      	uxtb	r4, r4
 800057e:	f995 3001 	ldrsb.w	r3, [r5, #1]
 8000582:	429c      	cmp	r4, r3
 8000584:	da07      	bge.n	8000596 <slider_h_draw+0x76>
        if (x == pSlider->x_marker)
 8000586:	7d2b      	ldrb	r3, [r5, #20]
 8000588:	42a3      	cmp	r3, r4
 800058a:	d0e8      	beq.n	800055e <slider_h_draw+0x3e>
          }
        else
          ArcadeIT_Serial_Port_Char_Send(pSlider->skin[SLIDER_H_BLOCK]);
 800058c:	69ab      	ldr	r3, [r5, #24]
 800058e:	7998      	ldrb	r0, [r3, #6]
 8000590:	f000 fe74 	bl	800127c <ArcadeIT_Serial_Port_Char_Send>
 8000594:	e7f1      	b.n	800057a <slider_h_draw+0x5a>

    } // end for
    color_set(pSlider->skin[SLIDER_H_ARROW_RIGHT_FG], pSlider->skin[SLIDER_H_ARROW_RIGHT_BG]);
 8000596:	69ab      	ldr	r3, [r5, #24]
 8000598:	7959      	ldrb	r1, [r3, #5]
 800059a:	7918      	ldrb	r0, [r3, #4]
 800059c:	f7ff fed6 	bl	800034c <color_set>
    ArcadeIT_Serial_Port_Char_Send(pSlider->skin[SLIDER_H_ARROW_RIGHT]);
 80005a0:	69ab      	ldr	r3, [r5, #24]
 80005a2:	78d8      	ldrb	r0, [r3, #3]
 80005a4:	f000 fe6a 	bl	800127c <ArcadeIT_Serial_Port_Char_Send>

    // ----
    ArcadeIT_Serial_Port_String_Send(FONT_GFX_OFF);
 80005a8:	4802      	ldr	r0, [pc, #8]	; (80005b4 <slider_h_draw+0x94>)
 80005aa:	f000 fe71 	bl	8001290 <ArcadeIT_Serial_Port_String_Send>

} // end slider_draw
 80005ae:	bd38      	pop	{r3, r4, r5, pc}
 80005b0:	0800203c 	.word	0x0800203c
 80005b4:	08002040 	.word	0x08002040

080005b8 <slider_h_refresh>:

// -----------------------------------------------------------------------------
void slider_h_refresh(
    slider_h_t *pSlider
    )
{
 80005b8:	b510      	push	{r4, lr}
 80005ba:	4604      	mov	r4, r0
    slider_h_calculate_marker_position(pSlider);
 80005bc:	f7ff ff82 	bl	80004c4 <slider_h_calculate_marker_position>

    if (pSlider->x_marker != pSlider->x_marker_previously) slider_h_draw(pSlider);
 80005c0:	7d22      	ldrb	r2, [r4, #20]
 80005c2:	7d63      	ldrb	r3, [r4, #21]
 80005c4:	429a      	cmp	r2, r3
 80005c6:	d002      	beq.n	80005ce <slider_h_refresh+0x16>
 80005c8:	4620      	mov	r0, r4
 80005ca:	f7ff ffa9 	bl	8000520 <slider_h_draw>

} // end slider_h_refresh
 80005ce:	bd10      	pop	{r4, pc}

080005d0 <slider_v_calculate_marker_position>:

// -----------------------------------------------------------------------------
void slider_v_calculate_marker_position(slider_v_t * pSlider)
{
  pSlider->y_marker_previously = pSlider->y_marker;
 80005d0:	7d03      	ldrb	r3, [r0, #20]
 80005d2:	7543      	strb	r3, [r0, #21]
  pSlider->y_marker = (uint8_t) (pSlider->y1 + 1 + ((pSlider->value - pSlider->value_min + 1) / (float) (pSlider->value_max - pSlider->value_min + 1) * (pSlider->y2 - 1 - pSlider->y1 - 1)));
 80005d4:	f990 2001 	ldrsb.w	r2, [r0, #1]
 80005d8:	1c53      	adds	r3, r2, #1
 80005da:	ee07 3a10 	vmov	s14, r3
 80005de:	ed90 6a03 	vldr	s12, [r0, #12]
 80005e2:	edd0 5a01 	vldr	s11, [r0, #4]
 80005e6:	ee36 6a65 	vsub.f32	s12, s12, s11
 80005ea:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80005ee:	ee36 6a27 	vadd.f32	s12, s12, s15
 80005f2:	edd0 6a02 	vldr	s13, [r0, #8]
 80005f6:	ee76 6ae5 	vsub.f32	s13, s13, s11
 80005fa:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80005fe:	eec6 5a26 	vdiv.f32	s11, s12, s13
 8000602:	f990 3002 	ldrsb.w	r3, [r0, #2]
 8000606:	3b01      	subs	r3, #1
 8000608:	1a9b      	subs	r3, r3, r2
 800060a:	3b01      	subs	r3, #1
 800060c:	ee07 3a90 	vmov	s15, r3
 8000610:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000614:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8000618:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800061c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000620:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000624:	ee17 3a90 	vmov	r3, s15
 8000628:	7503      	strb	r3, [r0, #20]

} // end slider_v_calculate_marker_position
 800062a:	4770      	bx	lr

0800062c <slider_v_draw>:

// -----------------------------------------------------------------------------
void slider_v_draw(
        slider_v_t *pSlider // the pointer to a structure of a slider
        )
{
 800062c:	b538      	push	{r3, r4, r5, lr}
 800062e:	4605      	mov	r5, r0
    cursor_at(pSlider->x, pSlider->y1);
 8000630:	f990 0000 	ldrsb.w	r0, [r0]
 8000634:	f995 1001 	ldrsb.w	r1, [r5, #1]
 8000638:	b2c9      	uxtb	r1, r1
 800063a:	b2c0      	uxtb	r0, r0
 800063c:	f7ff fe96 	bl	800036c <cursor_at>

    ArcadeIT_Serial_Port_String_Send(FONT_GFX_ON);
 8000640:	4824      	ldr	r0, [pc, #144]	; (80006d4 <slider_v_draw+0xa8>)
 8000642:	f000 fe25 	bl	8001290 <ArcadeIT_Serial_Port_String_Send>
    // ----

    color_set(pSlider->skin[SLIDER_V_ARROW_UP_FG], pSlider->skin[SLIDER_V_ARROW_UP_BG]);
 8000646:	69ab      	ldr	r3, [r5, #24]
 8000648:	7ad9      	ldrb	r1, [r3, #11]
 800064a:	7a98      	ldrb	r0, [r3, #10]
 800064c:	f7ff fe7e 	bl	800034c <color_set>
    ArcadeIT_Serial_Port_Char_Send(pSlider->skin[SLIDER_V_ARROW_UP]);
 8000650:	69ab      	ldr	r3, [r5, #24]
 8000652:	7a58      	ldrb	r0, [r3, #9]
 8000654:	f000 fe12 	bl	800127c <ArcadeIT_Serial_Port_Char_Send>

    color_set(pSlider->skin[SLIDER_V_BLOCK_FG], pSlider->skin[SLIDER_V_BLOCK_BG]);
 8000658:	69ab      	ldr	r3, [r5, #24]
 800065a:	7c59      	ldrb	r1, [r3, #17]
 800065c:	7c18      	ldrb	r0, [r3, #16]
 800065e:	f7ff fe75 	bl	800034c <color_set>
    uint8_t y;
    for (y = pSlider->y1 + 1; y < pSlider->y2; y++)
 8000662:	786c      	ldrb	r4, [r5, #1]
 8000664:	3401      	adds	r4, #1
 8000666:	b2e4      	uxtb	r4, r4
 8000668:	e00f      	b.n	800068a <slider_v_draw+0x5e>
    {
      cursor_at(pSlider->x, y);

      if (y == pSlider->y_marker)
        {
        color_set(pSlider->skin[SLIDER_MARKER_FG], pSlider->skin[SLIDER_MARKER_BG]);
 800066a:	69ab      	ldr	r3, [r5, #24]
 800066c:	7d19      	ldrb	r1, [r3, #20]
 800066e:	7cd8      	ldrb	r0, [r3, #19]
 8000670:	f7ff fe6c 	bl	800034c <color_set>
        ArcadeIT_Serial_Port_Char_Send(pSlider->skin[SLIDER_MARKER]);
 8000674:	69ab      	ldr	r3, [r5, #24]
 8000676:	7c98      	ldrb	r0, [r3, #18]
 8000678:	f000 fe00 	bl	800127c <ArcadeIT_Serial_Port_Char_Send>
        color_set(pSlider->skin[SLIDER_V_BLOCK_FG], pSlider->skin[SLIDER_V_BLOCK_BG]);
 800067c:	69ab      	ldr	r3, [r5, #24]
 800067e:	7c59      	ldrb	r1, [r3, #17]
 8000680:	7c18      	ldrb	r0, [r3, #16]
 8000682:	f7ff fe63 	bl	800034c <color_set>
    for (y = pSlider->y1 + 1; y < pSlider->y2; y++)
 8000686:	3401      	adds	r4, #1
 8000688:	b2e4      	uxtb	r4, r4
 800068a:	f995 3002 	ldrsb.w	r3, [r5, #2]
 800068e:	429c      	cmp	r4, r3
 8000690:	da0d      	bge.n	80006ae <slider_v_draw+0x82>
      cursor_at(pSlider->x, y);
 8000692:	f995 0000 	ldrsb.w	r0, [r5]
 8000696:	4621      	mov	r1, r4
 8000698:	b2c0      	uxtb	r0, r0
 800069a:	f7ff fe67 	bl	800036c <cursor_at>
      if (y == pSlider->y_marker)
 800069e:	7d2b      	ldrb	r3, [r5, #20]
 80006a0:	42a3      	cmp	r3, r4
 80006a2:	d0e2      	beq.n	800066a <slider_v_draw+0x3e>
        }
      else
        ArcadeIT_Serial_Port_Char_Send(pSlider->skin[SLIDER_V_BLOCK]);
 80006a4:	69ab      	ldr	r3, [r5, #24]
 80006a6:	7bd8      	ldrb	r0, [r3, #15]
 80006a8:	f000 fde8 	bl	800127c <ArcadeIT_Serial_Port_Char_Send>
 80006ac:	e7eb      	b.n	8000686 <slider_v_draw+0x5a>

    } // end for

    cursor_at(pSlider->x, y);
 80006ae:	f995 0000 	ldrsb.w	r0, [r5]
 80006b2:	4621      	mov	r1, r4
 80006b4:	b2c0      	uxtb	r0, r0
 80006b6:	f7ff fe59 	bl	800036c <cursor_at>

    color_set(pSlider->skin[SLIDER_V_ARROW_DOWN_FG], pSlider->skin[SLIDER_V_ARROW_DOWN_BG]);
 80006ba:	69ab      	ldr	r3, [r5, #24]
 80006bc:	7b99      	ldrb	r1, [r3, #14]
 80006be:	7b58      	ldrb	r0, [r3, #13]
 80006c0:	f7ff fe44 	bl	800034c <color_set>
    ArcadeIT_Serial_Port_Char_Send(pSlider->skin[SLIDER_V_ARROW_DOWN]);
 80006c4:	69ab      	ldr	r3, [r5, #24]
 80006c6:	7b18      	ldrb	r0, [r3, #12]
 80006c8:	f000 fdd8 	bl	800127c <ArcadeIT_Serial_Port_Char_Send>

    // ----
    ArcadeIT_Serial_Port_String_Send(FONT_GFX_OFF);
 80006cc:	4802      	ldr	r0, [pc, #8]	; (80006d8 <slider_v_draw+0xac>)
 80006ce:	f000 fddf 	bl	8001290 <ArcadeIT_Serial_Port_String_Send>

} // end slider_draw
 80006d2:	bd38      	pop	{r3, r4, r5, pc}
 80006d4:	0800203c 	.word	0x0800203c
 80006d8:	08002040 	.word	0x08002040

080006dc <slider_v_refresh>:

// -----------------------------------------------------------------------------
void slider_v_refresh(
    slider_v_t *pSlider
    )
{
 80006dc:	b510      	push	{r4, lr}
 80006de:	4604      	mov	r4, r0
    slider_v_calculate_marker_position(pSlider);
 80006e0:	f7ff ff76 	bl	80005d0 <slider_v_calculate_marker_position>

    if (pSlider->y_marker != pSlider->y_marker_previously) slider_v_draw(pSlider);
 80006e4:	7d22      	ldrb	r2, [r4, #20]
 80006e6:	7d63      	ldrb	r3, [r4, #21]
 80006e8:	429a      	cmp	r2, r3
 80006ea:	d002      	beq.n	80006f2 <slider_v_refresh+0x16>
 80006ec:	4620      	mov	r0, r4
 80006ee:	f7ff ff9d 	bl	800062c <slider_v_draw>

} // end slider_v_refresh
 80006f2:	bd10      	pop	{r4, pc}

080006f4 <window_draw>:

// -----------------------------------------------------------------------------
void window_draw(
    window_t *pWindow // the pointer to a structure of a window
    )
{
 80006f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80006f8:	b098      	sub	sp, #96	; 0x60
 80006fa:	4605      	mov	r5, r0
  label_t  title     = {pWindow->x + 1, pWindow->y, 220, 18, pWindow->title, LABEL_SKIN4_ANSI};
 80006fc:	7904      	ldrb	r4, [r0, #4]
 80006fe:	1c67      	adds	r7, r4, #1
 8000700:	b27f      	sxtb	r7, r7
 8000702:	f88d 7054 	strb.w	r7, [sp, #84]	; 0x54
 8000706:	f990 3005 	ldrsb.w	r3, [r0, #5]
 800070a:	f88d 3055 	strb.w	r3, [sp, #85]	; 0x55
 800070e:	23dc      	movs	r3, #220	; 0xdc
 8000710:	f88d 3056 	strb.w	r3, [sp, #86]	; 0x56
 8000714:	2212      	movs	r2, #18
 8000716:	f88d 2057 	strb.w	r2, [sp, #87]	; 0x57
 800071a:	6803      	ldr	r3, [r0, #0]
 800071c:	9316      	str	r3, [sp, #88]	; 0x58
 800071e:	4b3d      	ldr	r3, [pc, #244]	; (8000814 <window_draw+0x120>)
 8000720:	9317      	str	r3, [sp, #92]	; 0x5c

  frame_t  frame     = {
 8000722:	f88d 403c 	strb.w	r4, [sp, #60]	; 0x3c
      pWindow->x, pWindow->y,
 8000726:	7946      	ldrb	r6, [r0, #5]
  frame_t  frame     = {
 8000728:	f88d 603d 	strb.w	r6, [sp, #61]	; 0x3d
      pWindow->x + pWindow->width, pWindow->y + pWindow->height,
 800072c:	7983      	ldrb	r3, [r0, #6]
 800072e:	441c      	add	r4, r3
 8000730:	b2e4      	uxtb	r4, r4
  frame_t  frame     = {
 8000732:	f88d 403e 	strb.w	r4, [sp, #62]	; 0x3e
      pWindow->x + pWindow->width, pWindow->y + pWindow->height,
 8000736:	79c3      	ldrb	r3, [r0, #7]
 8000738:	4433      	add	r3, r6
 800073a:	b2db      	uxtb	r3, r3
  frame_t  frame     = {
 800073c:	f88d 303f 	strb.w	r3, [sp, #63]	; 0x3f
 8000740:	211b      	movs	r1, #27
 8000742:	f88d 1040 	strb.w	r1, [sp, #64]	; 0x40
 8000746:	f88d 2041 	strb.w	r2, [sp, #65]	; 0x41
 800074a:	f10d 0c44 	add.w	ip, sp, #68	; 0x44
 800074e:	aa18      	add	r2, sp, #96	; 0x60
 8000750:	e912 0007 	ldmdb	r2, {r0, r1, r2}
 8000754:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
 8000758:	4a2f      	ldr	r2, [pc, #188]	; (8000818 <window_draw+0x124>)
 800075a:	9214      	str	r2, [sp, #80]	; 0x50
      27, 18,
      title,
      FRAME_SKIN_ANSI
  };

  slider_h_t sliderh = {pWindow->x + 1, pWindow->x + pWindow->width - 1 - (pWindow->flags & WINDOW_SLIDER_H ? 1 : 0), pWindow->y + pWindow->height - 1, false, 0.0, 10.0, 2.0, 0.0, 0, 0, SLIDER_SKIN_ANSI};
 800075c:	f88d 7020 	strb.w	r7, [sp, #32]
 8000760:	7e2f      	ldrb	r7, [r5, #24]
 8000762:	f007 0201 	and.w	r2, r7, #1
 8000766:	1aa2      	subs	r2, r4, r2
 8000768:	3a01      	subs	r2, #1
 800076a:	f88d 2021 	strb.w	r2, [sp, #33]	; 0x21
 800076e:	1e5a      	subs	r2, r3, #1
 8000770:	f88d 2022 	strb.w	r2, [sp, #34]	; 0x22
 8000774:	2200      	movs	r2, #0
 8000776:	f88d 2023 	strb.w	r2, [sp, #35]	; 0x23
 800077a:	2000      	movs	r0, #0
 800077c:	9009      	str	r0, [sp, #36]	; 0x24
 800077e:	f8df 809c 	ldr.w	r8, [pc, #156]	; 800081c <window_draw+0x128>
 8000782:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 8000786:	f04f 4e80 	mov.w	lr, #1073741824	; 0x40000000
 800078a:	f8cd e02c 	str.w	lr, [sp, #44]	; 0x2c
 800078e:	900c      	str	r0, [sp, #48]	; 0x30
 8000790:	f88d 2034 	strb.w	r2, [sp, #52]	; 0x34
 8000794:	f88d 2035 	strb.w	r2, [sp, #53]	; 0x35
 8000798:	f8df c084 	ldr.w	ip, [pc, #132]	; 8000820 <window_draw+0x12c>
 800079c:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
  slider_v_t sliderv = {pWindow->x + pWindow->width - 1, pWindow->y + 1, pWindow->y + pWindow->height - 1 - (pWindow->flags & WINDOW_SLIDER_V ? 1 : 0), false, 0.0, 10.0, 2.0, 0.0, 0, 0, SLIDER_SKIN_ANSI};
 80007a0:	3c01      	subs	r4, #1
 80007a2:	f88d 4004 	strb.w	r4, [sp, #4]
 80007a6:	1c71      	adds	r1, r6, #1
 80007a8:	f88d 1005 	strb.w	r1, [sp, #5]
 80007ac:	f3c7 0740 	ubfx	r7, r7, #1, #1
 80007b0:	1bdb      	subs	r3, r3, r7
 80007b2:	3b01      	subs	r3, #1
 80007b4:	f88d 3006 	strb.w	r3, [sp, #6]
 80007b8:	f88d 2007 	strb.w	r2, [sp, #7]
 80007bc:	9002      	str	r0, [sp, #8]
 80007be:	f8cd 800c 	str.w	r8, [sp, #12]
 80007c2:	f8cd e010 	str.w	lr, [sp, #16]
 80007c6:	9005      	str	r0, [sp, #20]
 80007c8:	f88d 2018 	strb.w	r2, [sp, #24]
 80007cc:	f88d 2019 	strb.w	r2, [sp, #25]
 80007d0:	f8cd c01c 	str.w	ip, [sp, #28]

  frame_draw(&frame);
 80007d4:	a80f      	add	r0, sp, #60	; 0x3c
 80007d6:	f7ff fe11 	bl	80003fc <frame_draw>

  if (pWindow->flags & WINDOW_TITLE)
 80007da:	7e2b      	ldrb	r3, [r5, #24]
 80007dc:	f013 0f04 	tst.w	r3, #4
 80007e0:	d10a      	bne.n	80007f8 <window_draw+0x104>
    label_draw(&title, &frame);

  if (pWindow->flags & WINDOW_SLIDER_H)
 80007e2:	7e2b      	ldrb	r3, [r5, #24]
 80007e4:	f013 0f01 	tst.w	r3, #1
 80007e8:	d10b      	bne.n	8000802 <window_draw+0x10e>
    slider_h_refresh(&sliderh);

  if (pWindow->flags & WINDOW_SLIDER_V)
 80007ea:	7e2b      	ldrb	r3, [r5, #24]
 80007ec:	f013 0f02 	tst.w	r3, #2
 80007f0:	d10b      	bne.n	800080a <window_draw+0x116>
    slider_v_refresh(&sliderv);

} // end window_draw
 80007f2:	b018      	add	sp, #96	; 0x60
 80007f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    label_draw(&title, &frame);
 80007f8:	a90f      	add	r1, sp, #60	; 0x3c
 80007fa:	a815      	add	r0, sp, #84	; 0x54
 80007fc:	f7ff fdc6 	bl	800038c <label_draw>
 8000800:	e7ef      	b.n	80007e2 <window_draw+0xee>
    slider_h_refresh(&sliderh);
 8000802:	a808      	add	r0, sp, #32
 8000804:	f7ff fed8 	bl	80005b8 <slider_h_refresh>
 8000808:	e7ef      	b.n	80007ea <window_draw+0xf6>
    slider_v_refresh(&sliderv);
 800080a:	a801      	add	r0, sp, #4
 800080c:	f7ff ff66 	bl	80006dc <slider_v_refresh>
} // end window_draw
 8000810:	e7ef      	b.n	80007f2 <window_draw+0xfe>
 8000812:	bf00      	nop
 8000814:	08002044 	.word	0x08002044
 8000818:	08002048 	.word	0x08002048
 800081c:	41200000 	.word	0x41200000
 8000820:	08003de8 	.word	0x08003de8

08000824 <ArcadeIT_SysTick_Init>:

} // end ArcadeIT_SysTick_Deinit

// -----------------------------------------------------------------------------
int ArcadeIT_SysTick_Init (void)
{
 8000824:	b508      	push	{r3, lr}
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 8000826:	4b0c      	ldr	r3, [pc, #48]	; (8000858 <ArcadeIT_SysTick_Init+0x34>)
 8000828:	4a0c      	ldr	r2, [pc, #48]	; (800085c <ArcadeIT_SysTick_Init+0x38>)
 800082a:	605a      	str	r2, [r3, #4]
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 800082c:	4a0c      	ldr	r2, [pc, #48]	; (8000860 <ArcadeIT_SysTick_Init+0x3c>)
 800082e:	21f0      	movs	r1, #240	; 0xf0
 8000830:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8000834:	2100      	movs	r1, #0
 8000836:	6099      	str	r1, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000838:	2107      	movs	r1, #7
 800083a:	6019      	str	r1, [r3, #0]
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 800083c:	23c0      	movs	r3, #192	; 0xc0
 800083e:	f882 3023 	strb.w	r3, [r2, #35]	; 0x23
  lRetStatus = SysTick_Config(ARCADEIT_HCLKS_PER_MS);

  // Sets the priority of the interrupt
  NVIC_SetPriority (SysTick_IRQn, NVIC_SYSTICK_PRIORITY << 2);

  if (gDevices & ARCADEIT_DEVICE_SERIAL)
 8000842:	4b08      	ldr	r3, [pc, #32]	; (8000864 <ArcadeIT_SysTick_Init+0x40>)
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 800084a:	d101      	bne.n	8000850 <ArcadeIT_SysTick_Init+0x2c>
  } // End if.

  // And return the status.
  return lRetStatus;

} // end ArcadeIT_SysTick_Init.
 800084c:	2000      	movs	r0, #0
 800084e:	bd08      	pop	{r3, pc}
    ArcadeIT_Serial_Port_String_Send (TEXT_SYSTICK_INITED);
 8000850:	4805      	ldr	r0, [pc, #20]	; (8000868 <ArcadeIT_SysTick_Init+0x44>)
 8000852:	f000 fd1d 	bl	8001290 <ArcadeIT_Serial_Port_String_Send>
 8000856:	e7f9      	b.n	800084c <ArcadeIT_SysTick_Init+0x28>
 8000858:	e000e010 	.word	0xe000e010
 800085c:	0002bf1f 	.word	0x0002bf1f
 8000860:	e000ed00 	.word	0xe000ed00
 8000864:	20000084 	.word	0x20000084
 8000868:	08003d0c 	.word	0x08003d0c

0800086c <ArcadeIT_System_Delay>:
   * PARAMETERS:  See above.
   * RETURNS:     Nothing
   */

  // Get the parameter from the parameters pointer.
  gSystemTimer = pDelay;
 800086c:	4b03      	ldr	r3, [pc, #12]	; (800087c <ArcadeIT_System_Delay+0x10>)
 800086e:	6018      	str	r0, [r3, #0]
  while (gSystemTimer);
 8000870:	4b02      	ldr	r3, [pc, #8]	; (800087c <ArcadeIT_System_Delay+0x10>)
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	2b00      	cmp	r3, #0
 8000876:	d1fb      	bne.n	8000870 <ArcadeIT_System_Delay+0x4>

} // end ArcadeIT_System_Delay.
 8000878:	4770      	bx	lr
 800087a:	bf00      	nop
 800087c:	20000094 	.word	0x20000094

08000880 <ArcadeIT_System_Init>:

// -----------------------------------------------------------------------------
void ArcadeIT_System_Init (void)
{
 8000880:	b082      	sub	sp, #8
   * DESCRIPTION: This function initializes the core of the system
   * PARAMETERS:  None.
   * RETURNS:     Nothing.
   */

  __IO uint32_t lStartUpCounter = 0;
 8000882:	2300      	movs	r3, #0
 8000884:	9301      	str	r3, [sp, #4]

  SCB->AIRCR = ((uint32_t)0x05FA0000) | NVIC_PriorityGroup_2; // Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup 2 value
 8000886:	4b38      	ldr	r3, [pc, #224]	; (8000968 <ArcadeIT_System_Init+0xe8>)
 8000888:	4a38      	ldr	r2, [pc, #224]	; (800096c <ArcadeIT_System_Init+0xec>)
 800088a:	60da      	str	r2, [r3, #12]
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  // FPU settings: set CP10 and CP11 Full Access
 800088c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8000890:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8000894:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET;     // Vector Table Relocation in Internal FLASH
 8000898:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800089c:	609a      	str	r2, [r3, #8]

  // In ArcadeIT PLL (clocked by HSE) is used as System clock source
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800089e:	4a34      	ldr	r2, [pc, #208]	; (8000970 <ArcadeIT_System_Init+0xf0>)
 80008a0:	6813      	ldr	r3, [r2, #0]
 80008a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80008a6:	6013      	str	r3, [r2, #0]

  // Wait till HSE is ready and if Time out is reached exit
  while(((RCC->CR & RCC_CR_HSERDY) == 0) && (++lStartUpCounter != HSE_STARTUP_TIMEOUT));
 80008a8:	4b31      	ldr	r3, [pc, #196]	; (8000970 <ArcadeIT_System_Init+0xf0>)
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80008b0:	d105      	bne.n	80008be <ArcadeIT_System_Init+0x3e>
 80008b2:	9b01      	ldr	r3, [sp, #4]
 80008b4:	3301      	adds	r3, #1
 80008b6:	9301      	str	r3, [sp, #4]
 80008b8:	4a2e      	ldr	r2, [pc, #184]	; (8000974 <ArcadeIT_System_Init+0xf4>)
 80008ba:	4293      	cmp	r3, r2
 80008bc:	d1f4      	bne.n	80008a8 <ArcadeIT_System_Init+0x28>

  if (RCC->CR & RCC_CR_HSERDY)
 80008be:	4b2c      	ldr	r3, [pc, #176]	; (8000970 <ArcadeIT_System_Init+0xf0>)
 80008c0:	681b      	ldr	r3, [r3, #0]
 80008c2:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80008c6:	d046      	beq.n	8000956 <ArcadeIT_System_Init+0xd6>
  {
    // Select regulator voltage output Scale 1 mode
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80008c8:	4b29      	ldr	r3, [pc, #164]	; (8000970 <ArcadeIT_System_Init+0xf0>)
 80008ca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80008cc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80008d0:	641a      	str	r2, [r3, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 80008d2:	4929      	ldr	r1, [pc, #164]	; (8000978 <ArcadeIT_System_Init+0xf8>)
 80008d4:	680a      	ldr	r2, [r1, #0]
 80008d6:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 80008da:	600a      	str	r2, [r1, #0]
    // HCLK = SYSCLK / 1
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 80008dc:	689a      	ldr	r2, [r3, #8]
 80008de:	609a      	str	r2, [r3, #8]
    // PCLK2 = HCLK / 2
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 80008e0:	689a      	ldr	r2, [r3, #8]
 80008e2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80008e6:	609a      	str	r2, [r3, #8]
    // PCLK1 = HCLK / 4
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4; // 0x00001400U
 80008e8:	689a      	ldr	r2, [r3, #8]
 80008ea:	f442 52a0 	orr.w	r2, r2, #5120	; 0x1400
 80008ee:	609a      	str	r2, [r3, #8]
    // Configure the main PLL
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) - 1) << 16) | (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);
 80008f0:	4a22      	ldr	r2, [pc, #136]	; (800097c <ArcadeIT_System_Init+0xfc>)
 80008f2:	605a      	str	r2, [r3, #4]
    // Enable the main PLL
    RCC->CR |= RCC_CR_PLLON;
 80008f4:	681a      	ldr	r2, [r3, #0]
 80008f6:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80008fa:	601a      	str	r2, [r3, #0]
    // Wait till the main PLL is ready
    while((RCC->CR & RCC_CR_PLLRDY) == 0) {}
 80008fc:	4b1c      	ldr	r3, [pc, #112]	; (8000970 <ArcadeIT_System_Init+0xf0>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000904:	d0fa      	beq.n	80008fc <ArcadeIT_System_Init+0x7c>
    // Enable the Over-drive to extend the clock frequency to 180 Mhz
    PWR->CR |= PWR_CR_ODEN;
 8000906:	4a1c      	ldr	r2, [pc, #112]	; (8000978 <ArcadeIT_System_Init+0xf8>)
 8000908:	6813      	ldr	r3, [r2, #0]
 800090a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800090e:	6013      	str	r3, [r2, #0]
    while((PWR->CSR & PWR_CSR_ODRDY) == 0) {}
 8000910:	4b19      	ldr	r3, [pc, #100]	; (8000978 <ArcadeIT_System_Init+0xf8>)
 8000912:	685b      	ldr	r3, [r3, #4]
 8000914:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8000918:	d0fa      	beq.n	8000910 <ArcadeIT_System_Init+0x90>
    PWR->CR |= PWR_CR_ODSWEN;
 800091a:	4a17      	ldr	r2, [pc, #92]	; (8000978 <ArcadeIT_System_Init+0xf8>)
 800091c:	6813      	ldr	r3, [r2, #0]
 800091e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000922:	6013      	str	r3, [r2, #0]
    while((PWR->CSR & PWR_CSR_ODSWRDY) == 0) {}
 8000924:	4b14      	ldr	r3, [pc, #80]	; (8000978 <ArcadeIT_System_Init+0xf8>)
 8000926:	685b      	ldr	r3, [r3, #4]
 8000928:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800092c:	d0fa      	beq.n	8000924 <ArcadeIT_System_Init+0xa4>
    // Configure Flash prefetch, Instruction cache, Data cache and wait state
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 800092e:	4b14      	ldr	r3, [pc, #80]	; (8000980 <ArcadeIT_System_Init+0x100>)
 8000930:	f240 7205 	movw	r2, #1797	; 0x705
 8000934:	601a      	str	r2, [r3, #0]
    // Select the main PLL as system clock source
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8000936:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 800093a:	689a      	ldr	r2, [r3, #8]
 800093c:	f022 0203 	bic.w	r2, r2, #3
 8000940:	609a      	str	r2, [r3, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8000942:	689a      	ldr	r2, [r3, #8]
 8000944:	f042 0202 	orr.w	r2, r2, #2
 8000948:	609a      	str	r2, [r3, #8]
    // Wait till the main PLL is used as system clock source
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL) {}
 800094a:	4b09      	ldr	r3, [pc, #36]	; (8000970 <ArcadeIT_System_Init+0xf0>)
 800094c:	689b      	ldr	r3, [r3, #8]
 800094e:	f003 030c 	and.w	r3, r3, #12
 8000952:	2b08      	cmp	r3, #8
 8000954:	d1f9      	bne.n	800094a <ArcadeIT_System_Init+0xca>
    // configuration. User can add here some code to deal with this error

  } // end if

  // HCLK counter, DWT struct is defined inside the core_cm4.h file
  DWT->CTRL |= 1;  // enable the counter
 8000956:	4b0b      	ldr	r3, [pc, #44]	; (8000984 <ArcadeIT_System_Init+0x104>)
 8000958:	681a      	ldr	r2, [r3, #0]
 800095a:	f042 0201 	orr.w	r2, r2, #1
 800095e:	601a      	str	r2, [r3, #0]
  DWT->CYCCNT = 0; // reset the counter
 8000960:	2200      	movs	r2, #0
 8000962:	605a      	str	r2, [r3, #4]

} // end ArcadeIT_System_Init.
 8000964:	b002      	add	sp, #8
 8000966:	4770      	bx	lr
 8000968:	e000ed00 	.word	0xe000ed00
 800096c:	05fa0500 	.word	0x05fa0500
 8000970:	40023800 	.word	0x40023800
 8000974:	15752a00 	.word	0x15752a00
 8000978:	40007000 	.word	0x40007000
 800097c:	07402d04 	.word	0x07402d04
 8000980:	40023c00 	.word	0x40023c00
 8000984:	e0001000 	.word	0xe0001000

08000988 <ArcadeIT_SysTick_Handler>:

} // end ArcadeIT_If_VBlank.

// -----------------------------------------------------------------------------
void ArcadeIT_SysTick_Handler (void)
{
 8000988:	b508      	push	{r3, lr}
   * PARAMETERS:  TimeDivider: this is the number to divide the system clock by (i.e. 1000: MSec, 1000000: MicroSec... ).
   * RETURNS:     Nothing
   */

  // Decrement timers synchronized to the MCU in ms.
  gSystemTick++;
 800098a:	4a0d      	ldr	r2, [pc, #52]	; (80009c0 <ArcadeIT_SysTick_Handler+0x38>)
 800098c:	6813      	ldr	r3, [r2, #0]
 800098e:	3301      	adds	r3, #1
 8000990:	6013      	str	r3, [r2, #0]

  if (gSecondaryTimer > 0)
 8000992:	4b0c      	ldr	r3, [pc, #48]	; (80009c4 <ArcadeIT_SysTick_Handler+0x3c>)
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	b11b      	cbz	r3, 80009a0 <ArcadeIT_SysTick_Handler+0x18>
    gSecondaryTimer--;
 8000998:	4a0a      	ldr	r2, [pc, #40]	; (80009c4 <ArcadeIT_SysTick_Handler+0x3c>)
 800099a:	6813      	ldr	r3, [r2, #0]
 800099c:	3b01      	subs	r3, #1
 800099e:	6013      	str	r3, [r2, #0]

  if (gSystemTimer > 0)
 80009a0:	4b09      	ldr	r3, [pc, #36]	; (80009c8 <ArcadeIT_SysTick_Handler+0x40>)
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	b11b      	cbz	r3, 80009ae <ArcadeIT_SysTick_Handler+0x26>
    gSystemTimer--;
 80009a6:	4a08      	ldr	r2, [pc, #32]	; (80009c8 <ArcadeIT_SysTick_Handler+0x40>)
 80009a8:	6813      	ldr	r3, [r2, #0]
 80009aa:	3b01      	subs	r3, #1
 80009ac:	6013      	str	r3, [r2, #0]

  // Run the tasks scheduler.
  if (gUnits & ARCADEIT_UNIT_SCHEDULER)
 80009ae:	4b07      	ldr	r3, [pc, #28]	; (80009cc <ArcadeIT_SysTick_Handler+0x44>)
 80009b0:	681b      	ldr	r3, [r3, #0]
 80009b2:	f413 7f80 	tst.w	r3, #256	; 0x100
 80009b6:	d100      	bne.n	80009ba <ArcadeIT_SysTick_Handler+0x32>
  {
      ArcadeIT_Scheduler_Update ();

  } // End if.

} // end ArcadeIT_SysTick_Handler.
 80009b8:	bd08      	pop	{r3, pc}
      ArcadeIT_Scheduler_Update ();
 80009ba:	f000 fe6b 	bl	8001694 <ArcadeIT_Scheduler_Update>
} // end ArcadeIT_SysTick_Handler.
 80009be:	e7fb      	b.n	80009b8 <ArcadeIT_SysTick_Handler+0x30>
 80009c0:	20000090 	.word	0x20000090
 80009c4:	20000088 	.word	0x20000088
 80009c8:	20000094 	.word	0x20000094
 80009cc:	20000098 	.word	0x20000098

080009d0 <SysTick_Handler>:

void SysTick_Handler(void)
{
 80009d0:	b508      	push	{r3, lr}
  ArcadeIT_SysTick_Handler();
 80009d2:	f7ff ffd9 	bl	8000988 <ArcadeIT_SysTick_Handler>

} // End SysTick_Handler.
 80009d6:	bd08      	pop	{r3, pc}

080009d8 <ArcadeIT_ArcadeIT_Start>:

} // end ArcadeIT_PowerUP_Systems

// /////////////////////////////////////////////////////////////////////////////
void ArcadeIT_ArcadeIT_Start (void)
{
 80009d8:	b508      	push	{r3, lr}
   * PARAMETERS:  None.
   * RETURNS:     Nothing
   */

  // ---------------------------------------------------------------------------
  if (gDevices & ARCADEIT_DEVICE_SERIAL)
 80009da:	4b1e      	ldr	r3, [pc, #120]	; (8000a54 <ArcadeIT_ArcadeIT_Start+0x7c>)
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 80009e2:	d11e      	bne.n	8000a22 <ArcadeIT_ArcadeIT_Start+0x4a>

  } // End if.
  // ---------------------------------------------------------------------------
  // Clock and timer system. Thjis must be called before the SD card initialization.
  // 1ms System Tick timer.
  ArcadeIT_SysTick_Init ();
 80009e4:	f7ff ff1e 	bl	8000824 <ArcadeIT_SysTick_Init>

  // ---------------------------------------------------------------------------
  if (gDevices & ARCADEIT_DEVICE_TESTPADS)
 80009e8:	4b1a      	ldr	r3, [pc, #104]	; (8000a54 <ArcadeIT_ArcadeIT_Start+0x7c>)
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80009f0:	d11c      	bne.n	8000a2c <ArcadeIT_ArcadeIT_Start+0x54>
    //ArcadeIT_TestPad_Init (RCC_MCO2Source_PLLCLK, RCC_MCO2Div_4); // 45 MHz
    //ArcadeIT_TestPad_Init (RCC_MCO2Source_HSE, RCC_MCO2Div_1);    //  8 MHz

  } // End if.
  // ---------------------------------------------------------------------------
  if (gDevices & ARCADEIT_DEVICE_STATUSLED)
 80009f2:	4b18      	ldr	r3, [pc, #96]	; (8000a54 <ArcadeIT_ArcadeIT_Start+0x7c>)
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 80009fa:	d11d      	bne.n	8000a38 <ArcadeIT_ArcadeIT_Start+0x60>

  } // End if.
  // ---------------------------------------------------------------------------
  // Systems scheduler task. This must be set AFTER the Systick has been initialized
  // because uses the ISR function that is handled by the Systick.
  if (gUnits & ARCADEIT_UNIT_SCHEDULER)
 80009fc:	4b16      	ldr	r3, [pc, #88]	; (8000a58 <ArcadeIT_ArcadeIT_Start+0x80>)
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	f413 7f80 	tst.w	r3, #256	; 0x100
 8000a04:	d11b      	bne.n	8000a3e <ArcadeIT_ArcadeIT_Start+0x66>
    ArcadeIT_Scheduler_Task_Init ();

  } // End if.
  // ---------------------------------------------------------------------------
  // Start the SPI Port
  if (gDevices & ARCADEIT_DEVICE_SPI1)
 8000a06:	4b13      	ldr	r3, [pc, #76]	; (8000a54 <ArcadeIT_ArcadeIT_Start+0x7c>)
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	f013 0f10 	tst.w	r3, #16
 8000a0e:	d119      	bne.n	8000a44 <ArcadeIT_ArcadeIT_Start+0x6c>
    {
      ArcadeIT_SPI_Port_Init ();

    } // End if.
  // ---------------------------------------------------------------------------
  if (gDevices & ARCADEIT_DEVICE_I2C)
 8000a10:	4b10      	ldr	r3, [pc, #64]	; (8000a54 <ArcadeIT_ArcadeIT_Start+0x7c>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	f013 0f20 	tst.w	r3, #32
 8000a18:	d117      	bne.n	8000a4a <ArcadeIT_ArcadeIT_Start+0x72>
    ArcadeIT_I2C_Port_Init(100000);

  } // End if.

  // ---------------------------------------------------------------------------
  ArcadeIT_Serial_Port_String_Send(CURSOR_NEWLINE);
 8000a1a:	4810      	ldr	r0, [pc, #64]	; (8000a5c <ArcadeIT_ArcadeIT_Start+0x84>)
 8000a1c:	f000 fc38 	bl	8001290 <ArcadeIT_Serial_Port_String_Send>

} // End ArcadeIT_Start
 8000a20:	bd08      	pop	{r3, pc}
    ArcadeIT_Serial_Port_Init (SYS_SERIAL_SPEED);
 8000a22:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 8000a26:	f000 fc3d 	bl	80012a4 <ArcadeIT_Serial_Port_Init>
 8000a2a:	e7db      	b.n	80009e4 <ArcadeIT_ArcadeIT_Start+0xc>
    ArcadeIT_TestPad_Init (RCC_MCO2Source_SYSCLK, RCC_MCO2Div_4);  //  45 MHz
 8000a2c:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
 8000a30:	2000      	movs	r0, #0
 8000a32:	f000 fd8d 	bl	8001550 <ArcadeIT_TestPad_Init>
 8000a36:	e7dc      	b.n	80009f2 <ArcadeIT_ArcadeIT_Start+0x1a>
    ArcadeIT_Status_LEDS_Init ();
 8000a38:	f000 fcf6 	bl	8001428 <ArcadeIT_Status_LEDS_Init>
 8000a3c:	e7de      	b.n	80009fc <ArcadeIT_ArcadeIT_Start+0x24>
    ArcadeIT_Scheduler_Task_Init ();
 8000a3e:	f000 fdcb 	bl	80015d8 <ArcadeIT_Scheduler_Task_Init>
 8000a42:	e7e0      	b.n	8000a06 <ArcadeIT_ArcadeIT_Start+0x2e>
      ArcadeIT_SPI_Port_Init ();
 8000a44:	f000 fb2c 	bl	80010a0 <ArcadeIT_SPI_Port_Init>
 8000a48:	e7e2      	b.n	8000a10 <ArcadeIT_ArcadeIT_Start+0x38>
    ArcadeIT_I2C_Port_Init(100000);
 8000a4a:	4805      	ldr	r0, [pc, #20]	; (8000a60 <ArcadeIT_ArcadeIT_Start+0x88>)
 8000a4c:	f000 fa6c 	bl	8000f28 <ArcadeIT_I2C_Port_Init>
 8000a50:	e7e3      	b.n	8000a1a <ArcadeIT_ArcadeIT_Start+0x42>
 8000a52:	bf00      	nop
 8000a54:	20000084 	.word	0x20000084
 8000a58:	20000098 	.word	0x20000098
 8000a5c:	08003d24 	.word	0x08003d24
 8000a60:	000186a0 	.word	0x000186a0

08000a64 <ArcadeIT_Test_Bench>:

// ////////////////////////////////////////////////////////////////////////////
void ArcadeIT_Test_Bench (void)
{
 8000a64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000a68:	f5ad 7d12 	sub.w	sp, sp, #584	; 0x248
  // The following variables hold the flags that start the features/peripherals
  // of the ArcadeIT System. It could be possible to configure the ArcadeIT System from a
  // *.ini text file on the SD Card, or other sources.

  // System features.
  gUnits = NONE
 8000a6c:	4b40      	ldr	r3, [pc, #256]	; (8000b70 <ArcadeIT_Test_Bench+0x10c>)
 8000a6e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000a72:	601a      	str	r2, [r3, #0]
      //| ARCADEIT_UNIT_RTC           // Real time clock
      //| ARCADEIT_UNIT_DMM           // The custom ArcadeIt Dynamic Memory Manager
        | ARCADEIT_UNIT_SCHEDULER     // The task scheduler system.
      ;

  gStorage = NONE
 8000a74:	2400      	movs	r4, #0
 8000a76:	4b3f      	ldr	r3, [pc, #252]	; (8000b74 <ArcadeIT_Test_Bench+0x110>)
 8000a78:	601c      	str	r4, [r3, #0]
      //| ARCADEIT_STORAGE_RAM_DISK     // Ram disk with a FAT File system on the SRAM expansion
      //| ARCADEIT_STORAGE_SD_CARD_SPI1 // File system FAT on SD Card over the SPI1 port
      ;

  gDevices = NONE
 8000a7a:	4b3f      	ldr	r3, [pc, #252]	; (8000b78 <ArcadeIT_Test_Bench+0x114>)
 8000a7c:	4a3f      	ldr	r2, [pc, #252]	; (8000b7c <ArcadeIT_Test_Bench+0x118>)
 8000a7e:	601a      	str	r2, [r3, #0]
        | ARCADEIT_DEVICE_SERIAL        // Serial port USART 2
        | ARCADEIT_DEVICE_STATUSLED     // Two Status LEDs
        | ARCADEIT_DEVICE_TESTPADS      // System clock test pads
       ;

  ArcadeIT_ArcadeIT_Start();
 8000a80:	f7ff ffaa 	bl	80009d8 <ArcadeIT_ArcadeIT_Start>

#ifdef TEST // Test suite
  // ===========================================================================
  // Status LEDs
  for (uint8_t lCycles = 0; lCycles < 4; lCycles++)
 8000a84:	e00b      	b.n	8000a9e <ArcadeIT_Test_Bench+0x3a>
  {
    ArcadeIT_Status_LED1_Toggle();
 8000a86:	f000 fd31 	bl	80014ec <ArcadeIT_Status_LED1_Toggle>
    ArcadeIT_System_Delay(250);
 8000a8a:	20fa      	movs	r0, #250	; 0xfa
 8000a8c:	f7ff feee 	bl	800086c <ArcadeIT_System_Delay>
    ArcadeIT_Status_LED2_Toggle();
 8000a90:	f000 fd40 	bl	8001514 <ArcadeIT_Status_LED2_Toggle>
    ArcadeIT_System_Delay(250);
 8000a94:	20fa      	movs	r0, #250	; 0xfa
 8000a96:	f7ff fee9 	bl	800086c <ArcadeIT_System_Delay>
  for (uint8_t lCycles = 0; lCycles < 4; lCycles++)
 8000a9a:	3401      	adds	r4, #1
 8000a9c:	b2e4      	uxtb	r4, r4
 8000a9e:	2c03      	cmp	r4, #3
 8000aa0:	d9f1      	bls.n	8000a86 <ArcadeIT_Test_Bench+0x22>

  } // End if.
  // --------------------------------------------------------------------------
  // We setup the scheduler to blink the Status LED 1 at 1Hz (every seconds).

  if (gUnits & ARCADEIT_UNIT_SCHEDULER)
 8000aa2:	4b33      	ldr	r3, [pc, #204]	; (8000b70 <ArcadeIT_Test_Bench+0x10c>)
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	f413 7f80 	tst.w	r3, #256	; 0x100
 8000aaa:	d00d      	beq.n	8000ac8 <ArcadeIT_Test_Bench+0x64>
  {
    if (gDevices & ARCADEIT_DEVICE_STATUSLED)
 8000aac:	4b32      	ldr	r3, [pc, #200]	; (8000b78 <ArcadeIT_Test_Bench+0x114>)
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8000ab4:	d008      	beq.n	8000ac8 <ArcadeIT_Test_Bench+0x64>
    {
          ArcadeIT_Scheduler_Task_Set (
 8000ab6:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000aba:	9300      	str	r3, [sp, #0]
 8000abc:	2300      	movs	r3, #0
 8000abe:	461a      	mov	r2, r3
 8000ac0:	492f      	ldr	r1, [pc, #188]	; (8000b80 <ArcadeIT_Test_Bench+0x11c>)
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	f000 fda2 	bl	800160c <ArcadeIT_Scheduler_Task_Set>
  // --------------------------------------------------------------------------
  char lString[256];

  // --------------------------------------------------------------------------
  // Shows 256 colors over the serial terminal
  if (gDevices & ARCADEIT_DEVICE_SERIAL)
 8000ac8:	4b2b      	ldr	r3, [pc, #172]	; (8000b78 <ArcadeIT_Test_Bench+0x114>)
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8000ad0:	d037      	beq.n	8000b42 <ArcadeIT_Test_Bench+0xde>
  {
    ArcadeIT_System_Delay(5000);
 8000ad2:	f241 3088 	movw	r0, #5000	; 0x1388
 8000ad6:	f7ff fec9 	bl	800086c <ArcadeIT_System_Delay>
    ArcadeIT_Serial_Port_String_Send(RESET_DEVICE);
 8000ada:	482a      	ldr	r0, [pc, #168]	; (8000b84 <ArcadeIT_Test_Bench+0x120>)
 8000adc:	f000 fbd8 	bl	8001290 <ArcadeIT_Serial_Port_String_Send>
    ArcadeIT_Status_LED2_Toggle();
 8000ae0:	f000 fd18 	bl	8001514 <ArcadeIT_Status_LED2_Toggle>

    ArcadeIT_Serial_Port_String_Send("ANSI colors table on serial terminal:\n\r");
 8000ae4:	4828      	ldr	r0, [pc, #160]	; (8000b88 <ArcadeIT_Test_Bench+0x124>)
 8000ae6:	f000 fbd3 	bl	8001290 <ArcadeIT_Serial_Port_String_Send>
    ArcadeIT_Serial_Port_String_Send(CURSOR_OFF);
 8000aea:	4828      	ldr	r0, [pc, #160]	; (8000b8c <ArcadeIT_Test_Bench+0x128>)
 8000aec:	f000 fbd0 	bl	8001290 <ArcadeIT_Serial_Port_String_Send>

    for (uint8_t lRow = 0; lRow < 16; lRow++)
 8000af0:	2400      	movs	r4, #0
 8000af2:	e01a      	b.n	8000b2a <ArcadeIT_Test_Bench+0xc6>
    {
      for (uint8_t lCol = 0; lCol < 16; lCol++)
      {
        sprintf(lString, ATTR_COLOR_256_BG, lRow * 16 + lCol);
 8000af4:	eb05 1604 	add.w	r6, r5, r4, lsl #4
 8000af8:	4632      	mov	r2, r6
 8000afa:	4925      	ldr	r1, [pc, #148]	; (8000b90 <ArcadeIT_Test_Bench+0x12c>)
 8000afc:	a852      	add	r0, sp, #328	; 0x148
 8000afe:	f000 fe57 	bl	80017b0 <siprintf>
        ArcadeIT_Serial_Port_String_Send(lString);
 8000b02:	a852      	add	r0, sp, #328	; 0x148
 8000b04:	f000 fbc4 	bl	8001290 <ArcadeIT_Serial_Port_String_Send>
        sprintf(lString, " %03d ", lRow * 16 + lCol);
 8000b08:	4632      	mov	r2, r6
 8000b0a:	4922      	ldr	r1, [pc, #136]	; (8000b94 <ArcadeIT_Test_Bench+0x130>)
 8000b0c:	a852      	add	r0, sp, #328	; 0x148
 8000b0e:	f000 fe4f 	bl	80017b0 <siprintf>
        ArcadeIT_Serial_Port_String_Send(lString);
 8000b12:	a852      	add	r0, sp, #328	; 0x148
 8000b14:	f000 fbbc 	bl	8001290 <ArcadeIT_Serial_Port_String_Send>
      for (uint8_t lCol = 0; lCol < 16; lCol++)
 8000b18:	3501      	adds	r5, #1
 8000b1a:	b2ed      	uxtb	r5, r5
 8000b1c:	2d0f      	cmp	r5, #15
 8000b1e:	d9e9      	bls.n	8000af4 <ArcadeIT_Test_Bench+0x90>

      } // end for

      ArcadeIT_Serial_Port_String_Send(CURSOR_NEWLINE);
 8000b20:	481d      	ldr	r0, [pc, #116]	; (8000b98 <ArcadeIT_Test_Bench+0x134>)
 8000b22:	f000 fbb5 	bl	8001290 <ArcadeIT_Serial_Port_String_Send>
    for (uint8_t lRow = 0; lRow < 16; lRow++)
 8000b26:	3401      	adds	r4, #1
 8000b28:	b2e4      	uxtb	r4, r4
 8000b2a:	2c0f      	cmp	r4, #15
 8000b2c:	d801      	bhi.n	8000b32 <ArcadeIT_Test_Bench+0xce>
      for (uint8_t lCol = 0; lCol < 16; lCol++)
 8000b2e:	2500      	movs	r5, #0
 8000b30:	e7f4      	b.n	8000b1c <ArcadeIT_Test_Bench+0xb8>

    } // end for

    ArcadeIT_Serial_Port_String_Send(CURSOR_NEWLINE);
 8000b32:	4819      	ldr	r0, [pc, #100]	; (8000b98 <ArcadeIT_Test_Bench+0x134>)
 8000b34:	f000 fbac 	bl	8001290 <ArcadeIT_Serial_Port_String_Send>
    ArcadeIT_Serial_Port_String_Send(CURSOR_ON);
 8000b38:	4818      	ldr	r0, [pc, #96]	; (8000b9c <ArcadeIT_Test_Bench+0x138>)
 8000b3a:	f000 fba9 	bl	8001290 <ArcadeIT_Serial_Port_String_Send>
    ArcadeIT_Status_LED2_Toggle();
 8000b3e:	f000 fce9 	bl	8001514 <ArcadeIT_Status_LED2_Toggle>

  } // End if.

  // --------------------------------------------------------------------------
  // Shows ANSI artwork over the serial terminal
  if (gDevices & ARCADEIT_DEVICE_SERIAL)
 8000b42:	4b0d      	ldr	r3, [pc, #52]	; (8000b78 <ArcadeIT_Test_Bench+0x114>)
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8000b4a:	d040      	beq.n	8000bce <ArcadeIT_Test_Bench+0x16a>
  {
    ArcadeIT_System_Delay(5000);
 8000b4c:	f241 3088 	movw	r0, #5000	; 0x1388
 8000b50:	f7ff fe8c 	bl	800086c <ArcadeIT_System_Delay>
    ArcadeIT_Serial_Port_String_Send(RESET_DEVICE);
 8000b54:	480b      	ldr	r0, [pc, #44]	; (8000b84 <ArcadeIT_Test_Bench+0x120>)
 8000b56:	f000 fb9b 	bl	8001290 <ArcadeIT_Serial_Port_String_Send>
    ArcadeIT_Status_LED2_Toggle();
 8000b5a:	f000 fcdb 	bl	8001514 <ArcadeIT_Status_LED2_Toggle>

    ArcadeIT_Serial_Port_String_Send("ANSI art on serial terminal:\n\r");
 8000b5e:	4810      	ldr	r0, [pc, #64]	; (8000ba0 <ArcadeIT_Test_Bench+0x13c>)
 8000b60:	f000 fb96 	bl	8001290 <ArcadeIT_Serial_Port_String_Send>
    ArcadeIT_Serial_Port_String_Send(CURSOR_OFF);
 8000b64:	4809      	ldr	r0, [pc, #36]	; (8000b8c <ArcadeIT_Test_Bench+0x128>)
 8000b66:	f000 fb93 	bl	8001290 <ArcadeIT_Serial_Port_String_Send>

    unsigned char *lANSIArtPtr = (unsigned char *)&gANSIDemo1[0];
    for (uint16_t lChar = 0; lChar < 7352; lChar++)
 8000b6a:	2400      	movs	r4, #0
    unsigned char *lANSIArtPtr = (unsigned char *)&gANSIDemo1[0];
 8000b6c:	4b0d      	ldr	r3, [pc, #52]	; (8000ba4 <ArcadeIT_Test_Bench+0x140>)
    for (uint16_t lChar = 0; lChar < 7352; lChar++)
 8000b6e:	e022      	b.n	8000bb6 <ArcadeIT_Test_Bench+0x152>
 8000b70:	20000098 	.word	0x20000098
 8000b74:	2000008c 	.word	0x2000008c
 8000b78:	20000084 	.word	0x20000084
 8000b7c:	00034030 	.word	0x00034030
 8000b80:	080014ed 	.word	0x080014ed
 8000b84:	08003d40 	.word	0x08003d40
 8000b88:	08003d44 	.word	0x08003d44
 8000b8c:	08003d6c 	.word	0x08003d6c
 8000b90:	08003d74 	.word	0x08003d74
 8000b94:	08003d80 	.word	0x08003d80
 8000b98:	08003d24 	.word	0x08003d24
 8000b9c:	08003d88 	.word	0x08003d88
 8000ba0:	08003d90 	.word	0x08003d90
 8000ba4:	08002054 	.word	0x08002054
    {
      ArcadeIT_Serial_Port_Char_Send(*lANSIArtPtr++);
 8000ba8:	1c5d      	adds	r5, r3, #1
 8000baa:	7818      	ldrb	r0, [r3, #0]
 8000bac:	f000 fb66 	bl	800127c <ArcadeIT_Serial_Port_Char_Send>
    for (uint16_t lChar = 0; lChar < 7352; lChar++)
 8000bb0:	3401      	adds	r4, #1
 8000bb2:	b2a4      	uxth	r4, r4
      ArcadeIT_Serial_Port_Char_Send(*lANSIArtPtr++);
 8000bb4:	462b      	mov	r3, r5
    for (uint16_t lChar = 0; lChar < 7352; lChar++)
 8000bb6:	f641 42b7 	movw	r2, #7351	; 0x1cb7
 8000bba:	4294      	cmp	r4, r2
 8000bbc:	d9f4      	bls.n	8000ba8 <ArcadeIT_Test_Bench+0x144>

    } // end for

    ArcadeIT_Serial_Port_String_Send(CURSOR_NEWLINE);
 8000bbe:	488a      	ldr	r0, [pc, #552]	; (8000de8 <ArcadeIT_Test_Bench+0x384>)
 8000bc0:	f000 fb66 	bl	8001290 <ArcadeIT_Serial_Port_String_Send>
    ArcadeIT_Serial_Port_String_Send(CURSOR_ON);
 8000bc4:	4889      	ldr	r0, [pc, #548]	; (8000dec <ArcadeIT_Test_Bench+0x388>)
 8000bc6:	f000 fb63 	bl	8001290 <ArcadeIT_Serial_Port_String_Send>
    ArcadeIT_Status_LED2_Toggle();
 8000bca:	f000 fca3 	bl	8001514 <ArcadeIT_Status_LED2_Toggle>

  } // End if.

  // --------------------------------------------------------------------------
  // Shows terminal TUI ANSI widgets demo over the serial terminal
  if (gDevices & ARCADEIT_DEVICE_SERIAL)
 8000bce:	4b88      	ldr	r3, [pc, #544]	; (8000df0 <ArcadeIT_Test_Bench+0x38c>)
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8000bd6:	d072      	beq.n	8000cbe <ArcadeIT_Test_Bench+0x25a>
  {
    ArcadeIT_System_Delay(5000);
 8000bd8:	f241 3088 	movw	r0, #5000	; 0x1388
 8000bdc:	f7ff fe46 	bl	800086c <ArcadeIT_System_Delay>
    ArcadeIT_Serial_Port_String_Send(RESET_DEVICE);
 8000be0:	4884      	ldr	r0, [pc, #528]	; (8000df4 <ArcadeIT_Test_Bench+0x390>)
 8000be2:	f000 fb55 	bl	8001290 <ArcadeIT_Serial_Port_String_Send>
    ArcadeIT_Status_LED2_Toggle();
 8000be6:	f000 fc95 	bl	8001514 <ArcadeIT_Status_LED2_Toggle>

    ArcadeIT_Serial_Port_String_Send("TUI widgets for serial terminal:\n\r");
 8000bea:	4883      	ldr	r0, [pc, #524]	; (8000df8 <ArcadeIT_Test_Bench+0x394>)
 8000bec:	f000 fb50 	bl	8001290 <ArcadeIT_Serial_Port_String_Send>
    ArcadeIT_Serial_Port_String_Send(CURSOR_OFF);
 8000bf0:	4882      	ldr	r0, [pc, #520]	; (8000dfc <ArcadeIT_Test_Bench+0x398>)
 8000bf2:	f000 fb4d 	bl	8001290 <ArcadeIT_Serial_Port_String_Send>

    label_t  title1   = {1, 0, 220, 18, "OUTPUT1", LABEL_SKIN4_ANSI};
 8000bf6:	ab02      	add	r3, sp, #8
 8000bf8:	4c81      	ldr	r4, [pc, #516]	; (8000e00 <ArcadeIT_Test_Bench+0x39c>)
 8000bfa:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000bfe:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    frame_t  window1 = {1, 1, 40, 10, 27, 18, title1, FRAME_SKIN_ANSI};
 8000c02:	2701      	movs	r7, #1
 8000c04:	f88d 7014 	strb.w	r7, [sp, #20]
 8000c08:	f88d 7015 	strb.w	r7, [sp, #21]
 8000c0c:	2228      	movs	r2, #40	; 0x28
 8000c0e:	f88d 2016 	strb.w	r2, [sp, #22]
 8000c12:	f04f 080a 	mov.w	r8, #10
 8000c16:	f88d 8017 	strb.w	r8, [sp, #23]
 8000c1a:	221b      	movs	r2, #27
 8000c1c:	f88d 2018 	strb.w	r2, [sp, #24]
 8000c20:	2212      	movs	r2, #18
 8000c22:	f88d 2019 	strb.w	r2, [sp, #25]
 8000c26:	ad07      	add	r5, sp, #28
 8000c28:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000c2c:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8000c30:	4b74      	ldr	r3, [pc, #464]	; (8000e04 <ArcadeIT_Test_Bench+0x3a0>)
 8000c32:	930a      	str	r3, [sp, #40]	; 0x28
    slider_h_t sliderh1 = {2, 39, 9, false, 0.0, 10.0, 2.0, 0.0, 0, 0, SLIDER_SKIN_ANSI};
 8000c34:	ad0b      	add	r5, sp, #44	; 0x2c
 8000c36:	f104 060c 	add.w	r6, r4, #12
 8000c3a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000c3c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c3e:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 8000c42:	e885 0007 	stmia.w	r5, {r0, r1, r2}
    slider_v_t sliderv1 = {38, 2, 9, false, 0.0, 10.0, 2.0, 0.0, 0, 0, SLIDER_SKIN_ANSI};
 8000c46:	ad12      	add	r5, sp, #72	; 0x48
 8000c48:	3428      	adds	r4, #40	; 0x28
 8000c4a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c4c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c4e:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000c52:	e885 0007 	stmia.w	r5, {r0, r1, r2}

    ArcadeIT_System_Delay(2000);
 8000c56:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000c5a:	f7ff fe07 	bl	800086c <ArcadeIT_System_Delay>
    ArcadeIT_Status_LED2_Toggle();
 8000c5e:	f000 fc59 	bl	8001514 <ArcadeIT_Status_LED2_Toggle>

    frame_draw(&window1);
 8000c62:	a805      	add	r0, sp, #20
 8000c64:	f7ff fbca 	bl	80003fc <frame_draw>

    slider_h_refresh(&sliderh1);
 8000c68:	a80b      	add	r0, sp, #44	; 0x2c
 8000c6a:	f7ff fca5 	bl	80005b8 <slider_h_refresh>
    slider_v_refresh(&sliderv1);
 8000c6e:	a812      	add	r0, sp, #72	; 0x48
 8000c70:	f7ff fd34 	bl	80006dc <slider_v_refresh>

    char lBufferfg[100], lBufferbg[100];
    uint8_t lFlags = WINDOW_SLIDER_H | WINDOW_SLIDER_V | WINDOW_TITLE;
    window_t window2 = {"Window", 1, 6, 20, 10, 0, 0, WINDOW_SKIN_ANSI, lBufferfg, lBufferbg, lFlags};
 8000c74:	4b64      	ldr	r3, [pc, #400]	; (8000e08 <ArcadeIT_Test_Bench+0x3a4>)
 8000c76:	9319      	str	r3, [sp, #100]	; 0x64
 8000c78:	f88d 7068 	strb.w	r7, [sp, #104]	; 0x68
 8000c7c:	2306      	movs	r3, #6
 8000c7e:	f88d 3069 	strb.w	r3, [sp, #105]	; 0x69
 8000c82:	2314      	movs	r3, #20
 8000c84:	f88d 306a 	strb.w	r3, [sp, #106]	; 0x6a
 8000c88:	f88d 806b 	strb.w	r8, [sp, #107]	; 0x6b
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	f88d 306c 	strb.w	r3, [sp, #108]	; 0x6c
 8000c92:	f88d 306d 	strb.w	r3, [sp, #109]	; 0x6d
 8000c96:	4b5d      	ldr	r3, [pc, #372]	; (8000e0c <ArcadeIT_Test_Bench+0x3a8>)
 8000c98:	931c      	str	r3, [sp, #112]	; 0x70
 8000c9a:	ab20      	add	r3, sp, #128	; 0x80
 8000c9c:	931d      	str	r3, [sp, #116]	; 0x74
 8000c9e:	ab39      	add	r3, sp, #228	; 0xe4
 8000ca0:	931e      	str	r3, [sp, #120]	; 0x78
 8000ca2:	2307      	movs	r3, #7
 8000ca4:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
    window_draw(&window2);
 8000ca8:	a819      	add	r0, sp, #100	; 0x64
 8000caa:	f7ff fd23 	bl	80006f4 <window_draw>

    ArcadeIT_Serial_Port_String_Send(CURSOR_NEWLINE);
 8000cae:	484e      	ldr	r0, [pc, #312]	; (8000de8 <ArcadeIT_Test_Bench+0x384>)
 8000cb0:	f000 faee 	bl	8001290 <ArcadeIT_Serial_Port_String_Send>
    ArcadeIT_Serial_Port_String_Send(CURSOR_ON);
 8000cb4:	484d      	ldr	r0, [pc, #308]	; (8000dec <ArcadeIT_Test_Bench+0x388>)
 8000cb6:	f000 faeb 	bl	8001290 <ArcadeIT_Serial_Port_String_Send>
    ArcadeIT_Status_LED2_Toggle();
 8000cba:	f000 fc2b 	bl	8001514 <ArcadeIT_Status_LED2_Toggle>

  } // End if.

  // ---------------------------------------------------------------------------
  // I2C Tests
  if (gDevices & ARCADEIT_DEVICE_I2C)
 8000cbe:	4b4c      	ldr	r3, [pc, #304]	; (8000df0 <ArcadeIT_Test_Bench+0x38c>)
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	f013 0f20 	tst.w	r3, #32
 8000cc6:	f000 8084 	beq.w	8000dd2 <ArcadeIT_Test_Bench+0x36e>
      ===                          ===           ===   |     |
      GND                          GND           GND   +-----+
                                                         I2C
       */

    uint8_t lDataRead = 0x0, lDataToWrite = 0xA5;
 8000cca:	2200      	movs	r2, #0
 8000ccc:	f88d 20e4 	strb.w	r2, [sp, #228]	; 0xe4
    uint16_t lAddress = 0x0000;

    if (gDevices & ARCADEIT_DEVICE_SERIAL)
 8000cd0:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8000cd4:	d014      	beq.n	8000d00 <ArcadeIT_Test_Bench+0x29c>
    {
      ArcadeIT_System_Delay(5000);
 8000cd6:	f241 3088 	movw	r0, #5000	; 0x1388
 8000cda:	f7ff fdc7 	bl	800086c <ArcadeIT_System_Delay>
      ArcadeIT_Serial_Port_String_Send(RESET_DEVICE);
 8000cde:	4845      	ldr	r0, [pc, #276]	; (8000df4 <ArcadeIT_Test_Bench+0x390>)
 8000ce0:	f000 fad6 	bl	8001290 <ArcadeIT_Serial_Port_String_Send>
      ArcadeIT_Status_LED2_Toggle();
 8000ce4:	f000 fc16 	bl	8001514 <ArcadeIT_Status_LED2_Toggle>

      ArcadeIT_Serial_Port_String_Send("I2C test for EEPROM:\n\r");
 8000ce8:	4849      	ldr	r0, [pc, #292]	; (8000e10 <ArcadeIT_Test_Bench+0x3ac>)
 8000cea:	f000 fad1 	bl	8001290 <ArcadeIT_Serial_Port_String_Send>

      sprintf(lString, "Writing '0x%02X' to memory @ 0x%04X ", lDataToWrite, lAddress);
 8000cee:	2300      	movs	r3, #0
 8000cf0:	22a5      	movs	r2, #165	; 0xa5
 8000cf2:	4948      	ldr	r1, [pc, #288]	; (8000e14 <ArcadeIT_Test_Bench+0x3b0>)
 8000cf4:	a852      	add	r0, sp, #328	; 0x148
 8000cf6:	f000 fd5b 	bl	80017b0 <siprintf>
      ArcadeIT_Serial_Port_String_Send(lString);
 8000cfa:	a852      	add	r0, sp, #328	; 0x148
 8000cfc:	f000 fac8 	bl	8001290 <ArcadeIT_Serial_Port_String_Send>

    } // end if

    // Write byte to the memory starting from address 0
    // Start condition
    ArcadeIT_I2C_StartCommunication();
 8000d00:	f000 f8bc 	bl	8000e7c <ArcadeIT_I2C_StartCommunication>
    ArcadeIT_I2C_WaitEvent(I2C_EVENT_MASTER_MODE_SELECT);
 8000d04:	4844      	ldr	r0, [pc, #272]	; (8000e18 <ArcadeIT_Test_Bench+0x3b4>)
 8000d06:	f000 f8a7 	bl	8000e58 <ArcadeIT_I2C_WaitEvent>
    // Send byte: Control byte
    ArcadeIT_I2C_Send7bitAddress(0xA0, I2C_Direction_Transmitter);
 8000d0a:	2100      	movs	r1, #0
 8000d0c:	20a0      	movs	r0, #160	; 0xa0
 8000d0e:	f000 f8d1 	bl	8000eb4 <ArcadeIT_I2C_Send7bitAddress>
    ArcadeIT_I2C_WaitEvent(I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED);
 8000d12:	4842      	ldr	r0, [pc, #264]	; (8000e1c <ArcadeIT_Test_Bench+0x3b8>)
 8000d14:	f000 f8a0 	bl	8000e58 <ArcadeIT_I2C_WaitEvent>
    // Send bytes: Set internal 16-bit address
    ArcadeIT_I2C_Send(lAddress >> 8);
 8000d18:	2000      	movs	r0, #0
 8000d1a:	f000 f8d7 	bl	8000ecc <ArcadeIT_I2C_Send>
    ArcadeIT_I2C_Send(lAddress & 0xFF);
 8000d1e:	2000      	movs	r0, #0
 8000d20:	f000 f8d4 	bl	8000ecc <ArcadeIT_I2C_Send>
    // Send byte: Data byte
    ArcadeIT_I2C_Send(lDataToWrite);
 8000d24:	20a5      	movs	r0, #165	; 0xa5
 8000d26:	f000 f8d1 	bl	8000ecc <ArcadeIT_I2C_Send>
    // End condition
    ArcadeIT_I2C_EndCommunication();
 8000d2a:	f000 f8bb 	bl	8000ea4 <ArcadeIT_I2C_EndCommunication>
    // Wait for internal write operation completed
    ArcadeIT_System_Delay(5);
 8000d2e:	2005      	movs	r0, #5
 8000d30:	f7ff fd9c 	bl	800086c <ArcadeIT_System_Delay>

    if (gDevices & ARCADEIT_DEVICE_SERIAL)
 8000d34:	4b2e      	ldr	r3, [pc, #184]	; (8000df0 <ArcadeIT_Test_Bench+0x38c>)
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8000d3c:	d00a      	beq.n	8000d54 <ArcadeIT_Test_Bench+0x2f0>
    {
      ArcadeIT_Serial_Port_String_Send("-> done!\r\n");
 8000d3e:	4838      	ldr	r0, [pc, #224]	; (8000e20 <ArcadeIT_Test_Bench+0x3bc>)
 8000d40:	f000 faa6 	bl	8001290 <ArcadeIT_Serial_Port_String_Send>

      sprintf(lString, "Reading memory @ 0x%04X ", lAddress);
 8000d44:	2200      	movs	r2, #0
 8000d46:	4937      	ldr	r1, [pc, #220]	; (8000e24 <ArcadeIT_Test_Bench+0x3c0>)
 8000d48:	a852      	add	r0, sp, #328	; 0x148
 8000d4a:	f000 fd31 	bl	80017b0 <siprintf>
      ArcadeIT_Serial_Port_String_Send(lString);
 8000d4e:	a852      	add	r0, sp, #328	; 0x148
 8000d50:	f000 fa9e 	bl	8001290 <ArcadeIT_Serial_Port_String_Send>

    } // end if

    // Read byte to the memory starting from address 0
    // Start condition
    ArcadeIT_I2C_StartCommunication();
 8000d54:	f000 f892 	bl	8000e7c <ArcadeIT_I2C_StartCommunication>
    ArcadeIT_I2C_WaitEvent(I2C_EVENT_MASTER_MODE_SELECT);
 8000d58:	4c2f      	ldr	r4, [pc, #188]	; (8000e18 <ArcadeIT_Test_Bench+0x3b4>)
 8000d5a:	4620      	mov	r0, r4
 8000d5c:	f000 f87c 	bl	8000e58 <ArcadeIT_I2C_WaitEvent>
    // Send byte: Control byte
    ArcadeIT_I2C_Send7bitAddress(0xA0, I2C_Direction_Transmitter);
 8000d60:	2100      	movs	r1, #0
 8000d62:	20a0      	movs	r0, #160	; 0xa0
 8000d64:	f000 f8a6 	bl	8000eb4 <ArcadeIT_I2C_Send7bitAddress>
    ArcadeIT_I2C_WaitEvent(I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED);
 8000d68:	482c      	ldr	r0, [pc, #176]	; (8000e1c <ArcadeIT_Test_Bench+0x3b8>)
 8000d6a:	f000 f875 	bl	8000e58 <ArcadeIT_I2C_WaitEvent>
    // Send bytes: Set internal 16-bit address
    ArcadeIT_I2C_Send(lAddress >> 8);
 8000d6e:	2000      	movs	r0, #0
 8000d70:	f000 f8ac 	bl	8000ecc <ArcadeIT_I2C_Send>
    ArcadeIT_I2C_Send(lAddress & 0xFF);
 8000d74:	2000      	movs	r0, #0
 8000d76:	f000 f8a9 	bl	8000ecc <ArcadeIT_I2C_Send>
    // Address set, restart communication to switch master in receive mode
    ArcadeIT_I2C_StartCommunication();
 8000d7a:	f000 f87f 	bl	8000e7c <ArcadeIT_I2C_StartCommunication>
    ArcadeIT_I2C_WaitEvent(I2C_EVENT_MASTER_MODE_SELECT);
 8000d7e:	4620      	mov	r0, r4
 8000d80:	f000 f86a 	bl	8000e58 <ArcadeIT_I2C_WaitEvent>
    // Send byte: Control byte
    ArcadeIT_I2C_Send7bitAddress(0xA0, I2C_Direction_Receiver);
 8000d84:	2101      	movs	r1, #1
 8000d86:	20a0      	movs	r0, #160	; 0xa0
 8000d88:	f000 f894 	bl	8000eb4 <ArcadeIT_I2C_Send7bitAddress>
    // receive a byte without sending an Acknowledge
    ArcadeIT_I2C_Receive(&lDataRead, I2C_NOACK);
 8000d8c:	2100      	movs	r1, #0
 8000d8e:	a839      	add	r0, sp, #228	; 0xe4
 8000d90:	f000 f8a8 	bl	8000ee4 <ArcadeIT_I2C_Receive>
    // End condition
    ArcadeIT_I2C_EndCommunication();
 8000d94:	f000 f886 	bl	8000ea4 <ArcadeIT_I2C_EndCommunication>

    if (gDevices & ARCADEIT_DEVICE_SERIAL)
 8000d98:	4b15      	ldr	r3, [pc, #84]	; (8000df0 <ArcadeIT_Test_Bench+0x38c>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8000da0:	d015      	beq.n	8000dce <ArcadeIT_Test_Bench+0x36a>
    {
      sprintf(lString, "-> 0x%02X, ", lDataRead);
 8000da2:	f89d 20e4 	ldrb.w	r2, [sp, #228]	; 0xe4
 8000da6:	4920      	ldr	r1, [pc, #128]	; (8000e28 <ArcadeIT_Test_Bench+0x3c4>)
 8000da8:	a852      	add	r0, sp, #328	; 0x148
 8000daa:	f000 fd01 	bl	80017b0 <siprintf>
      ArcadeIT_Serial_Port_String_Send(lString);
 8000dae:	a852      	add	r0, sp, #328	; 0x148
 8000db0:	f000 fa6e 	bl	8001290 <ArcadeIT_Serial_Port_String_Send>

      ArcadeIT_Serial_Port_String_Send(lDataRead == lDataToWrite ? "correct\r\n" : "wrong!\r\n");
 8000db4:	f89d 30e4 	ldrb.w	r3, [sp, #228]	; 0xe4
 8000db8:	2ba5      	cmp	r3, #165	; 0xa5
 8000dba:	d112      	bne.n	8000de2 <ArcadeIT_Test_Bench+0x37e>
 8000dbc:	481b      	ldr	r0, [pc, #108]	; (8000e2c <ArcadeIT_Test_Bench+0x3c8>)
 8000dbe:	f000 fa67 	bl	8001290 <ArcadeIT_Serial_Port_String_Send>

      ArcadeIT_Serial_Port_String_Send(CURSOR_NEWLINE);
 8000dc2:	4809      	ldr	r0, [pc, #36]	; (8000de8 <ArcadeIT_Test_Bench+0x384>)
 8000dc4:	f000 fa64 	bl	8001290 <ArcadeIT_Serial_Port_String_Send>
      ArcadeIT_Serial_Port_String_Send(CURSOR_ON);
 8000dc8:	4808      	ldr	r0, [pc, #32]	; (8000dec <ArcadeIT_Test_Bench+0x388>)
 8000dca:	f000 fa61 	bl	8001290 <ArcadeIT_Serial_Port_String_Send>
    } // end if

    ArcadeIT_Status_LED2_Toggle();
 8000dce:	f000 fba1 	bl	8001514 <ArcadeIT_Status_LED2_Toggle>

  while (1)
  {

    // Periodic tasks
    if (gUnits & ARCADEIT_UNIT_SCHEDULER)
 8000dd2:	4b17      	ldr	r3, [pc, #92]	; (8000e30 <ArcadeIT_Test_Bench+0x3cc>)
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	f413 7f80 	tst.w	r3, #256	; 0x100
 8000dda:	d0fa      	beq.n	8000dd2 <ArcadeIT_Test_Bench+0x36e>
    {
      ArcadeIT_Scheduler_Run ();
 8000ddc:	f000 fc9e 	bl	800171c <ArcadeIT_Scheduler_Run>
 8000de0:	e7f7      	b.n	8000dd2 <ArcadeIT_Test_Bench+0x36e>
      ArcadeIT_Serial_Port_String_Send(lDataRead == lDataToWrite ? "correct\r\n" : "wrong!\r\n");
 8000de2:	4814      	ldr	r0, [pc, #80]	; (8000e34 <ArcadeIT_Test_Bench+0x3d0>)
 8000de4:	e7eb      	b.n	8000dbe <ArcadeIT_Test_Bench+0x35a>
 8000de6:	bf00      	nop
 8000de8:	08003d24 	.word	0x08003d24
 8000dec:	08003d88 	.word	0x08003d88
 8000df0:	20000084 	.word	0x20000084
 8000df4:	08003d40 	.word	0x08003d40
 8000df8:	08003db0 	.word	0x08003db0
 8000dfc:	08003d6c 	.word	0x08003d6c
 8000e00:	08001fd4 	.word	0x08001fd4
 8000e04:	08002048 	.word	0x08002048
 8000e08:	08003dd4 	.word	0x08003dd4
 8000e0c:	08003ddc 	.word	0x08003ddc
 8000e10:	08003e00 	.word	0x08003e00
 8000e14:	08003e18 	.word	0x08003e18
 8000e18:	00030001 	.word	0x00030001
 8000e1c:	00070082 	.word	0x00070082
 8000e20:	08003e40 	.word	0x08003e40
 8000e24:	08003e4c 	.word	0x08003e4c
 8000e28:	08003e68 	.word	0x08003e68
 8000e2c:	08003d28 	.word	0x08003d28
 8000e30:	20000098 	.word	0x20000098
 8000e34:	08003d34 	.word	0x08003d34

08000e38 <ArcadeIT_I2C_CheckEvent>:
   */

  uint32_t lastevent = 0;

  // Get the last event value from I2C status register
  lastevent = (I2C2->SR1 | (I2C2->SR2 << 16)) & FLAG_MASK;
 8000e38:	4a06      	ldr	r2, [pc, #24]	; (8000e54 <ArcadeIT_I2C_CheckEvent+0x1c>)
 8000e3a:	6953      	ldr	r3, [r2, #20]
 8000e3c:	6992      	ldr	r2, [r2, #24]
 8000e3e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e42:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000

  // Return status
  return (lastevent & pEvent) == pEvent ? 1 : 0;
 8000e46:	ea30 0303 	bics.w	r3, r0, r3

} // end ArcadeIT_I2C_CheckEvent
 8000e4a:	bf0c      	ite	eq
 8000e4c:	2001      	moveq	r0, #1
 8000e4e:	2000      	movne	r0, #0
 8000e50:	4770      	bx	lr
 8000e52:	bf00      	nop
 8000e54:	40005800 	.word	0x40005800

08000e58 <ArcadeIT_I2C_WaitEvent>:

// -----------------------------------------------------------------------------
int8_t ArcadeIT_I2C_WaitEvent(
    uint32_t pEvent // the event flags
    )
{
 8000e58:	b538      	push	{r3, r4, r5, lr}
 8000e5a:	4605      	mov	r5, r0
   * RETURNS:     Nothing.
   */

  int8_t lResult = 1;

  int32_t lTimeoutTimer = I2C_TIMEOUT_TIME;
 8000e5c:	4c06      	ldr	r4, [pc, #24]	; (8000e78 <ArcadeIT_I2C_WaitEvent+0x20>)

  // waits until the event happens on the status registers
  while(ArcadeIT_I2C_CheckEvent(pEvent)==0)
 8000e5e:	4628      	mov	r0, r5
 8000e60:	f7ff ffea 	bl	8000e38 <ArcadeIT_I2C_CheckEvent>
 8000e64:	b920      	cbnz	r0, 8000e70 <ArcadeIT_I2C_WaitEvent+0x18>
  {
    if (lTimeoutTimer-- < 0)
 8000e66:	1e63      	subs	r3, r4, #1
 8000e68:	2c00      	cmp	r4, #0
 8000e6a:	db03      	blt.n	8000e74 <ArcadeIT_I2C_WaitEvent+0x1c>
 8000e6c:	461c      	mov	r4, r3
 8000e6e:	e7f6      	b.n	8000e5e <ArcadeIT_I2C_WaitEvent+0x6>
  int8_t lResult = 1;
 8000e70:	2001      	movs	r0, #1

  } // end while

  return lResult;

} // end ArcadeIT_I2C_WaitEvent
 8000e72:	bd38      	pop	{r3, r4, r5, pc}
      lResult = 0;
 8000e74:	2000      	movs	r0, #0
 8000e76:	e7fc      	b.n	8000e72 <ArcadeIT_I2C_WaitEvent+0x1a>
 8000e78:	0aba9500 	.word	0x0aba9500

08000e7c <ArcadeIT_I2C_StartCommunication>:

// -----------------------------------------------------------------------------
int8_t ArcadeIT_I2C_StartCommunication(void)
{
 8000e7c:	b508      	push	{r3, lr}
   * RETURNS:     Nothing.
   */

  int8_t lResult = 0;

  while(I2C2->SR2 & I2C_FLAG_BUSY); // wait for bus free
 8000e7e:	4b07      	ldr	r3, [pc, #28]	; (8000e9c <ArcadeIT_I2C_StartCommunication+0x20>)
 8000e80:	699b      	ldr	r3, [r3, #24]
 8000e82:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8000e86:	d1fa      	bne.n	8000e7e <ArcadeIT_I2C_StartCommunication+0x2>

  // Generate a START condition
  I2C2->CR1 |= I2C_CR1_START;
 8000e88:	4a04      	ldr	r2, [pc, #16]	; (8000e9c <ArcadeIT_I2C_StartCommunication+0x20>)
 8000e8a:	6813      	ldr	r3, [r2, #0]
 8000e8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e90:	6013      	str	r3, [r2, #0]

  // Wait until the Master gets the control of the line
  lResult = ArcadeIT_I2C_WaitEvent(I2C_EVENT_MASTER_MODE_SELECT);
 8000e92:	4803      	ldr	r0, [pc, #12]	; (8000ea0 <ArcadeIT_I2C_StartCommunication+0x24>)
 8000e94:	f7ff ffe0 	bl	8000e58 <ArcadeIT_I2C_WaitEvent>

  return lResult;

} // end ArcadeIT_I2C_StartCommunication
 8000e98:	bd08      	pop	{r3, pc}
 8000e9a:	bf00      	nop
 8000e9c:	40005800 	.word	0x40005800
 8000ea0:	00030001 	.word	0x00030001

08000ea4 <ArcadeIT_I2C_EndCommunication>:
   * PARAMETERS:  None.
   * RETURNS:     Nothing.
   */

  // Generate a STOP condition
  I2C2->CR1 |= I2C_CR1_STOP;
 8000ea4:	4a02      	ldr	r2, [pc, #8]	; (8000eb0 <ArcadeIT_I2C_EndCommunication+0xc>)
 8000ea6:	6813      	ldr	r3, [r2, #0]
 8000ea8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000eac:	6013      	str	r3, [r2, #0]

} // end ArcadeIT_I2C_EndCommunication
 8000eae:	4770      	bx	lr
 8000eb0:	40005800 	.word	0x40005800

08000eb4 <ArcadeIT_I2C_Send7bitAddress>:
   */

  int8_t lResult = 1;

  // Test on the direction to set/reset the read/write bit
  if (pDirection != I2C_Direction_Transmitter)
 8000eb4:	b929      	cbnz	r1, 8000ec2 <ArcadeIT_I2C_Send7bitAddress+0xe>
    pAddress |= I2C_OAR1_ADD0;
  }
  else
  {
    // Reset the address bit0 for write
    pAddress &= (uint8_t)~((uint8_t)I2C_OAR1_ADD0);
 8000eb6:	f000 00fe 	and.w	r0, r0, #254	; 0xfe
  }

  // Send the address
  I2C2->DR = pAddress;
 8000eba:	4b03      	ldr	r3, [pc, #12]	; (8000ec8 <ArcadeIT_I2C_Send7bitAddress+0x14>)
 8000ebc:	6118      	str	r0, [r3, #16]

  return lResult;

} // end ArcadeIT_I2C_Send7bitAddress
 8000ebe:	2001      	movs	r0, #1
 8000ec0:	4770      	bx	lr
    pAddress |= I2C_OAR1_ADD0;
 8000ec2:	f040 0001 	orr.w	r0, r0, #1
 8000ec6:	e7f8      	b.n	8000eba <ArcadeIT_I2C_Send7bitAddress+0x6>
 8000ec8:	40005800 	.word	0x40005800

08000ecc <ArcadeIT_I2C_Send>:

// -----------------------------------------------------------------------------
int8_t ArcadeIT_I2C_Send(
    uint8_t pData       // byte data to send
    )
{
 8000ecc:	b508      	push	{r3, lr}
   * RETURNS:     Nothing.
   */

  int8_t lResult = 0;

  I2C2->DR = pData;
 8000ece:	4b03      	ldr	r3, [pc, #12]	; (8000edc <ArcadeIT_I2C_Send+0x10>)
 8000ed0:	6118      	str	r0, [r3, #16]

  // wait for I2Cx EV8_2, byte has been transmitted
  lResult = ArcadeIT_I2C_WaitEvent(I2C_EVENT_MASTER_BYTE_TRANSMITTED);
 8000ed2:	4803      	ldr	r0, [pc, #12]	; (8000ee0 <ArcadeIT_I2C_Send+0x14>)
 8000ed4:	f7ff ffc0 	bl	8000e58 <ArcadeIT_I2C_WaitEvent>

  return lResult;

} // end ArcadeIT_I2C_Send
 8000ed8:	bd08      	pop	{r3, pc}
 8000eda:	bf00      	nop
 8000edc:	40005800 	.word	0x40005800
 8000ee0:	00070084 	.word	0x00070084

08000ee4 <ArcadeIT_I2C_Receive>:
// -----------------------------------------------------------------------------
int8_t ArcadeIT_I2C_Receive(
    uint8_t *pData,       // ponter to byte where to store the received data
    uint8_t pAcknowledge  // flag to enable or disable the acknowledge event
    )
{
 8000ee4:	b510      	push	{r4, lr}
 8000ee6:	4604      	mov	r4, r0
   * RETURNS:     Nothing.
   */

  int8_t lResult = 0;

  if(pAcknowledge)
 8000ee8:	b169      	cbz	r1, 8000f06 <ArcadeIT_I2C_Receive+0x22>
    I2C2->CR1 |= I2C_CR1_ACK;
 8000eea:	4a0d      	ldr	r2, [pc, #52]	; (8000f20 <ArcadeIT_I2C_Receive+0x3c>)
 8000eec:	6813      	ldr	r3, [r2, #0]
 8000eee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000ef2:	6013      	str	r3, [r2, #0]
  else
    I2C2->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_ACK);

  lResult = ArcadeIT_I2C_WaitEvent(I2C_EVENT_MASTER_BYTE_RECEIVED);
 8000ef4:	480b      	ldr	r0, [pc, #44]	; (8000f24 <ArcadeIT_I2C_Receive+0x40>)
 8000ef6:	f7ff ffaf 	bl	8000e58 <ArcadeIT_I2C_WaitEvent>

  if (lResult)
 8000efa:	4603      	mov	r3, r0
 8000efc:	b958      	cbnz	r0, 8000f16 <ArcadeIT_I2C_Receive+0x32>
    *pData = (uint8_t)I2C2->DR;
  else
    *pData = 0;
 8000efe:	2200      	movs	r2, #0
 8000f00:	7022      	strb	r2, [r4, #0]

  return lResult;

} // end ArcadeIT_I2C_Receive
 8000f02:	4618      	mov	r0, r3
 8000f04:	bd10      	pop	{r4, pc}
    I2C2->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_ACK);
 8000f06:	4a06      	ldr	r2, [pc, #24]	; (8000f20 <ArcadeIT_I2C_Receive+0x3c>)
 8000f08:	6813      	ldr	r3, [r2, #0]
 8000f0a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000f0e:	041b      	lsls	r3, r3, #16
 8000f10:	0c1b      	lsrs	r3, r3, #16
 8000f12:	6013      	str	r3, [r2, #0]
 8000f14:	e7ee      	b.n	8000ef4 <ArcadeIT_I2C_Receive+0x10>
    *pData = (uint8_t)I2C2->DR;
 8000f16:	4a02      	ldr	r2, [pc, #8]	; (8000f20 <ArcadeIT_I2C_Receive+0x3c>)
 8000f18:	6912      	ldr	r2, [r2, #16]
 8000f1a:	7022      	strb	r2, [r4, #0]
 8000f1c:	e7f1      	b.n	8000f02 <ArcadeIT_I2C_Receive+0x1e>
 8000f1e:	bf00      	nop
 8000f20:	40005800 	.word	0x40005800
 8000f24:	00030040 	.word	0x00030040

08000f28 <ArcadeIT_I2C_Port_Init>:

// -----------------------------------------------------------------------------
void ArcadeIT_I2C_Port_Init(
    uint32_t pClock     // The frequency clock of the I2C device
    )
{
 8000f28:	b538      	push	{r3, r4, r5, lr}
 8000f2a:	4605      	mov	r5, r0
  uint32_t lPinPosition;

  // configure the pins of the I2C
  lPinPosition = (SYS_I2C_SCL_PIN_NO * 2);

  if ((RCC->AHB1ENR & RCC_AHB1Periph_GPIOH) == FALSE) RCC->AHB1ENR |= RCC_AHB1Periph_GPIOH;
 8000f2c:	4b55      	ldr	r3, [pc, #340]	; (8001084 <ArcadeIT_I2C_Port_Init+0x15c>)
 8000f2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f30:	f013 0f80 	tst.w	r3, #128	; 0x80
 8000f34:	d104      	bne.n	8000f40 <ArcadeIT_I2C_Port_Init+0x18>
 8000f36:	4a53      	ldr	r2, [pc, #332]	; (8001084 <ArcadeIT_I2C_Port_Init+0x15c>)
 8000f38:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8000f3a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f3e:	6313      	str	r3, [r2, #48]	; 0x30
  if ((RCC->APB1ENR & RCC_APB1Periph_I2C2) == FALSE) RCC->APB1ENR |= RCC_APB1Periph_I2C2;
 8000f40:	4b50      	ldr	r3, [pc, #320]	; (8001084 <ArcadeIT_I2C_Port_Init+0x15c>)
 8000f42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f44:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8000f48:	d104      	bne.n	8000f54 <ArcadeIT_I2C_Port_Init+0x2c>
 8000f4a:	4a4e      	ldr	r2, [pc, #312]	; (8001084 <ArcadeIT_I2C_Port_Init+0x15c>)
 8000f4c:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8000f4e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000f52:	6413      	str	r3, [r2, #64]	; 0x40

  // Configure the pin PH4 as alternate function 4 (I2C SCL).
  SYS_I2C_SCL_PER->MODER   &= ~GPIO_MODER_MODER4;
 8000f54:	4b4c      	ldr	r3, [pc, #304]	; (8001088 <ArcadeIT_I2C_Port_Init+0x160>)
 8000f56:	681a      	ldr	r2, [r3, #0]
 8000f58:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8000f5c:	601a      	str	r2, [r3, #0]
  SYS_I2C_SCL_PER->MODER   |= (((uint32_t)GPIO_Mode_AF) << lPinPosition);
 8000f5e:	681a      	ldr	r2, [r3, #0]
 8000f60:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000f64:	601a      	str	r2, [r3, #0]
  SYS_I2C_SCL_PER->OSPEEDR &= ~GPIO_OSPEEDER_OSPEEDR4;
 8000f66:	689a      	ldr	r2, [r3, #8]
 8000f68:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8000f6c:	609a      	str	r2, [r3, #8]
  SYS_I2C_SCL_PER->OSPEEDR |= ((uint32_t)(GPIO_Speed_2MHz) << lPinPosition);
 8000f6e:	689a      	ldr	r2, [r3, #8]
 8000f70:	609a      	str	r2, [r3, #8]
  SYS_I2C_SCL_PER->OTYPER  &= ~GPIO_OTYPER_OT_4;
 8000f72:	685a      	ldr	r2, [r3, #4]
 8000f74:	f022 0210 	bic.w	r2, r2, #16
 8000f78:	605a      	str	r2, [r3, #4]
  SYS_I2C_SCL_PER->OTYPER  |= (uint16_t)(GPIO_OType_OD << SYS_I2C_SCL_PIN_NO);
 8000f7a:	685a      	ldr	r2, [r3, #4]
 8000f7c:	f042 0210 	orr.w	r2, r2, #16
 8000f80:	605a      	str	r2, [r3, #4]
  SYS_I2C_SCL_PER->PUPDR   &= ~GPIO_PUPDR_PUPDR4;
 8000f82:	68da      	ldr	r2, [r3, #12]
 8000f84:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8000f88:	60da      	str	r2, [r3, #12]
  SYS_I2C_SCL_PER->PUPDR   |= (((uint32_t)GPIO_PuPd_NOPULL) << lPinPosition);
 8000f8a:	68da      	ldr	r2, [r3, #12]
 8000f8c:	60da      	str	r2, [r3, #12]
  SYS_I2C_SCL_PER->AFR[0]  &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)SYS_I2C_SCL_PIN_NO & (uint32_t)0x07) * 4));
 8000f8e:	6a1a      	ldr	r2, [r3, #32]
 8000f90:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
 8000f94:	621a      	str	r2, [r3, #32]
  SYS_I2C_SCL_PER->AFR[0]  |= ((uint32_t)(SYS_I2C_AF) << ((uint32_t)((uint32_t)SYS_I2C_SCL_PIN_NO & (uint32_t)0x07) * 4));
 8000f96:	6a1a      	ldr	r2, [r3, #32]
 8000f98:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8000f9c:	621a      	str	r2, [r3, #32]

  lPinPosition = (SYS_I2C_SDA_PIN_NO * 2);

  // Configure the pin PH5 as alternate function 4 (I2C SDA).
  SYS_I2C_SDA_PER->MODER   &= ~GPIO_MODER_MODER5;
 8000f9e:	681a      	ldr	r2, [r3, #0]
 8000fa0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8000fa4:	601a      	str	r2, [r3, #0]
  SYS_I2C_SDA_PER->MODER   |= (((uint32_t)GPIO_Mode_AF) << lPinPosition);
 8000fa6:	681a      	ldr	r2, [r3, #0]
 8000fa8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000fac:	601a      	str	r2, [r3, #0]
  SYS_I2C_SDA_PER->OSPEEDR &= ~GPIO_OSPEEDER_OSPEEDR5;
 8000fae:	689a      	ldr	r2, [r3, #8]
 8000fb0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8000fb4:	609a      	str	r2, [r3, #8]
  SYS_I2C_SDA_PER->OSPEEDR |= ((uint32_t)(GPIO_Speed_2MHz) << lPinPosition);
 8000fb6:	689a      	ldr	r2, [r3, #8]
 8000fb8:	609a      	str	r2, [r3, #8]
  SYS_I2C_SDA_PER->OTYPER  &= ~GPIO_OTYPER_OT_5;
 8000fba:	685a      	ldr	r2, [r3, #4]
 8000fbc:	f022 0220 	bic.w	r2, r2, #32
 8000fc0:	605a      	str	r2, [r3, #4]
  SYS_I2C_SDA_PER->OTYPER  |= (uint16_t)(GPIO_OType_OD << SYS_I2C_SDA_PIN_NO);
 8000fc2:	685a      	ldr	r2, [r3, #4]
 8000fc4:	f042 0220 	orr.w	r2, r2, #32
 8000fc8:	605a      	str	r2, [r3, #4]
  SYS_I2C_SDA_PER->PUPDR   &= ~GPIO_PUPDR_PUPDR5;
 8000fca:	68da      	ldr	r2, [r3, #12]
 8000fcc:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8000fd0:	60da      	str	r2, [r3, #12]
  SYS_I2C_SDA_PER->PUPDR   |= (((uint32_t)GPIO_PuPd_NOPULL) << lPinPosition);
 8000fd2:	68da      	ldr	r2, [r3, #12]
 8000fd4:	60da      	str	r2, [r3, #12]
  SYS_I2C_SDA_PER->AFR[0] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)SYS_I2C_SDA_PIN_NO & (uint32_t)0x07) * 4)) ;
 8000fd6:	6a1a      	ldr	r2, [r3, #32]
 8000fd8:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8000fdc:	621a      	str	r2, [r3, #32]
  SYS_I2C_SDA_PER->AFR[0] |= ((uint32_t)(SYS_I2C_AF) << ((uint32_t)((uint32_t)SYS_I2C_SDA_PIN_NO & (uint32_t)0x07) * 4));
 8000fde:	6a1a      	ldr	r2, [r3, #32]
 8000fe0:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8000fe4:	621a      	str	r2, [r3, #32]

  // reset the I2C peripheral
  I2C2->CR1 |= I2C_CR1_SWRST;
 8000fe6:	4c29      	ldr	r4, [pc, #164]	; (800108c <ArcadeIT_I2C_Port_Init+0x164>)
 8000fe8:	6823      	ldr	r3, [r4, #0]
 8000fea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000fee:	6023      	str	r3, [r4, #0]
  ArcadeIT_System_Delay(1000);
 8000ff0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ff4:	f7ff fc3a 	bl	800086c <ArcadeIT_System_Delay>
  I2C2->CR1 = 0x0;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	6023      	str	r3, [r4, #0]

  // configure the I2C port
  I2C2->CR1 &= ~I2C_CR1_PE;
 8000ffc:	6823      	ldr	r3, [r4, #0]
 8000ffe:	f023 0301 	bic.w	r3, r3, #1
 8001002:	6023      	str	r3, [r4, #0]
  uint16_t result = 0x04;
  uint8_t lDuty = I2C_DUTY_2;

  freqrange = (apbclock / 1000000);

  I2C2->CR2 &= ~I2C_CR2_FREQ;
 8001004:	6863      	ldr	r3, [r4, #4]
 8001006:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800100a:	6063      	str	r3, [r4, #4]
  I2C2->CR2 |= freqrange;
 800100c:	6863      	ldr	r3, [r4, #4]
 800100e:	f043 032d 	orr.w	r3, r3, #45	; 0x2d
 8001012:	6063      	str	r3, [r4, #4]

  // Configure speed in standard mode
  if (pClock <= 100000)
 8001014:	4b1e      	ldr	r3, [pc, #120]	; (8001090 <ArcadeIT_I2C_Port_Init+0x168>)
 8001016:	429d      	cmp	r5, r3
 8001018:	d81f      	bhi.n	800105a <ArcadeIT_I2C_Port_Init+0x132>
  {
    // Standard mode speed calculate
    result = (uint16_t)(apbclock / (pClock << 1));
 800101a:	006d      	lsls	r5, r5, #1
 800101c:	481d      	ldr	r0, [pc, #116]	; (8001094 <ArcadeIT_I2C_Port_Init+0x16c>)
 800101e:	fbb0 f0f5 	udiv	r0, r0, r5
 8001022:	b280      	uxth	r0, r0

    // Test if CCR value is under 0x4
    if (result < 0x04)
 8001024:	2803      	cmp	r0, #3
 8001026:	d800      	bhi.n	800102a <ArcadeIT_I2C_Port_Init+0x102>
    {
      // Set minimum allowed value
      result = 0x04;
 8001028:	2004      	movs	r0, #4

    // Set speed value for standard mode
    tmpreg |= result;

    // Set Maximum Rise Time for standard mode
    I2C2->TRISE = freqrange + 1;
 800102a:	4b18      	ldr	r3, [pc, #96]	; (800108c <ArcadeIT_I2C_Port_Init+0x164>)
 800102c:	222e      	movs	r2, #46	; 0x2e
 800102e:	621a      	str	r2, [r3, #32]
    // Set Maximum Rise Time for fast mode
    I2C2->TRISE = (uint16_t)(((freqrange * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);

  } // End if.

  I2C2->CCR = tmpreg;
 8001030:	4b16      	ldr	r3, [pc, #88]	; (800108c <ArcadeIT_I2C_Port_Init+0x164>)
 8001032:	61d8      	str	r0, [r3, #28]
  I2C2->OAR1 = I2C_AcknowledgedAddress_7bit;
 8001034:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001038:	609a      	str	r2, [r3, #8]
  I2C2->OAR2 = 0;
 800103a:	2200      	movs	r2, #0
 800103c:	60da      	str	r2, [r3, #12]
  I2C2->CR1 |= I2C_CR1_ACK;
 800103e:	681a      	ldr	r2, [r3, #0]
 8001040:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001044:	601a      	str	r2, [r3, #0]
  I2C2->CR1 |= I2C_CR1_PE;
 8001046:	681a      	ldr	r2, [r3, #0]
 8001048:	f042 0201 	orr.w	r2, r2, #1
 800104c:	601a      	str	r2, [r3, #0]

  // Shows a message to serial port as debug
  if (gDevices & ARCADEIT_DEVICE_SERIAL)
 800104e:	4b12      	ldr	r3, [pc, #72]	; (8001098 <ArcadeIT_I2C_Port_Init+0x170>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8001056:	d111      	bne.n	800107c <ArcadeIT_I2C_Port_Init+0x154>
  {
    ArcadeIT_Serial_Port_String_Send(TEXT_I2C_INITED);

  } // End if.

} // end ArcadeIT_I2C_Port_Init
 8001058:	bd38      	pop	{r3, r4, r5, pc}
      result = (uint16_t)(apbclock / (pClock * 3));
 800105a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800105e:	480d      	ldr	r0, [pc, #52]	; (8001094 <ArcadeIT_I2C_Port_Init+0x16c>)
 8001060:	fbb0 f5f5 	udiv	r5, r0, r5
 8001064:	b2a8      	uxth	r0, r5
    if ((result & I2C_CCR_CCR) == 0)
 8001066:	f3c5 050b 	ubfx	r5, r5, #0, #12
 800106a:	b90d      	cbnz	r5, 8001070 <ArcadeIT_I2C_Port_Init+0x148>
      result |= (uint16_t)0x0001;
 800106c:	f040 0001 	orr.w	r0, r0, #1
    tmpreg |= (uint16_t)(result | I2C_CCR_FS);
 8001070:	f440 4000 	orr.w	r0, r0, #32768	; 0x8000
    I2C2->TRISE = (uint16_t)(((freqrange * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);
 8001074:	4b05      	ldr	r3, [pc, #20]	; (800108c <ArcadeIT_I2C_Port_Init+0x164>)
 8001076:	220e      	movs	r2, #14
 8001078:	621a      	str	r2, [r3, #32]
 800107a:	e7d9      	b.n	8001030 <ArcadeIT_I2C_Port_Init+0x108>
    ArcadeIT_Serial_Port_String_Send(TEXT_I2C_INITED);
 800107c:	4807      	ldr	r0, [pc, #28]	; (800109c <ArcadeIT_I2C_Port_Init+0x174>)
 800107e:	f000 f907 	bl	8001290 <ArcadeIT_Serial_Port_String_Send>
} // end ArcadeIT_I2C_Port_Init
 8001082:	e7e9      	b.n	8001058 <ArcadeIT_I2C_Port_Init+0x130>
 8001084:	40023800 	.word	0x40023800
 8001088:	40021c00 	.word	0x40021c00
 800108c:	40005800 	.word	0x40005800
 8001090:	000186a0 	.word	0x000186a0
 8001094:	02aea540 	.word	0x02aea540
 8001098:	20000084 	.word	0x20000084
 800109c:	08003e7c 	.word	0x08003e7c

080010a0 <ArcadeIT_SPI_Port_Init>:

} // End ArcadeIT_SPI_Port_Write_Buffer.
#endif
// /////////////////////////////////////////////////////////////////////////////
int ArcadeIT_SPI_Port_Init (void)
{
 80010a0:	b508      	push	{r3, lr}
   * PARAMETERS:  None.
   * RETURNS:     Nothing.
   */

  // Enable GPIOs used by the SPI.
  if ((RCC->AHB1ENR & RCC_AHB1Periph_GPIOA) == FALSE) RCC->AHB1ENR |= RCC_AHB1Periph_GPIOA;
 80010a2:	4b72      	ldr	r3, [pc, #456]	; (800126c <ArcadeIT_SPI_Port_Init+0x1cc>)
 80010a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010a6:	f013 0f01 	tst.w	r3, #1
 80010aa:	d104      	bne.n	80010b6 <ArcadeIT_SPI_Port_Init+0x16>
 80010ac:	4a6f      	ldr	r2, [pc, #444]	; (800126c <ArcadeIT_SPI_Port_Init+0x1cc>)
 80010ae:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80010b0:	f043 0301 	orr.w	r3, r3, #1
 80010b4:	6313      	str	r3, [r2, #48]	; 0x30
  if ((RCC->AHB1ENR & RCC_AHB1Periph_GPIOC) == FALSE) RCC->AHB1ENR |= RCC_AHB1Periph_GPIOC;
 80010b6:	4b6d      	ldr	r3, [pc, #436]	; (800126c <ArcadeIT_SPI_Port_Init+0x1cc>)
 80010b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ba:	f013 0f04 	tst.w	r3, #4
 80010be:	d104      	bne.n	80010ca <ArcadeIT_SPI_Port_Init+0x2a>
 80010c0:	4a6a      	ldr	r2, [pc, #424]	; (800126c <ArcadeIT_SPI_Port_Init+0x1cc>)
 80010c2:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80010c4:	f043 0304 	orr.w	r3, r3, #4
 80010c8:	6313      	str	r3, [r2, #48]	; 0x30
  if ((RCC->AHB1ENR & RCC_AHB1Periph_GPIOD) == FALSE) RCC->AHB1ENR |= RCC_AHB1Periph_GPIOD;
 80010ca:	4b68      	ldr	r3, [pc, #416]	; (800126c <ArcadeIT_SPI_Port_Init+0x1cc>)
 80010cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ce:	f013 0f08 	tst.w	r3, #8
 80010d2:	d104      	bne.n	80010de <ArcadeIT_SPI_Port_Init+0x3e>
 80010d4:	4a65      	ldr	r2, [pc, #404]	; (800126c <ArcadeIT_SPI_Port_Init+0x1cc>)
 80010d6:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80010d8:	f043 0308 	orr.w	r3, r3, #8
 80010dc:	6313      	str	r3, [r2, #48]	; 0x30
  if ((RCC->APB2ENR & RCC_APB2Periph_SPI1) == FALSE) RCC->APB2ENR |= RCC_APB2Periph_SPI1;
 80010de:	4b63      	ldr	r3, [pc, #396]	; (800126c <ArcadeIT_SPI_Port_Init+0x1cc>)
 80010e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010e2:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 80010e6:	d104      	bne.n	80010f2 <ArcadeIT_SPI_Port_Init+0x52>
 80010e8:	4a60      	ldr	r2, [pc, #384]	; (800126c <ArcadeIT_SPI_Port_Init+0x1cc>)
 80010ea:	6c53      	ldr	r3, [r2, #68]	; 0x44
 80010ec:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80010f0:	6453      	str	r3, [r2, #68]	; 0x44
  uint32_t lPinPosition;

  // Configure the output line SCK as alternate function.
  lPinPosition = (SYS_SD_SPI_SCK_PIN_NO * 2);

  SYS_SD_SPI_SCK_PER->MODER   &= ~GPIO_MODER_MODER5;
 80010f2:	4b5f      	ldr	r3, [pc, #380]	; (8001270 <ArcadeIT_SPI_Port_Init+0x1d0>)
 80010f4:	681a      	ldr	r2, [r3, #0]
 80010f6:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80010fa:	601a      	str	r2, [r3, #0]
  SYS_SD_SPI_SCK_PER->MODER   |= (((uint32_t)GPIO_Mode_AF) << lPinPosition);
 80010fc:	681a      	ldr	r2, [r3, #0]
 80010fe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001102:	601a      	str	r2, [r3, #0]
  SYS_SD_SPI_SCK_PER->OSPEEDR &= ~GPIO_OSPEEDER_OSPEEDR5;
 8001104:	689a      	ldr	r2, [r3, #8]
 8001106:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800110a:	609a      	str	r2, [r3, #8]
  SYS_SD_SPI_SCK_PER->OSPEEDR |= ((uint32_t)(GPIO_Speed_100MHz) << lPinPosition);
 800110c:	689a      	ldr	r2, [r3, #8]
 800110e:	f442 6240 	orr.w	r2, r2, #3072	; 0xc00
 8001112:	609a      	str	r2, [r3, #8]
  SYS_SD_SPI_SCK_PER->OTYPER  &= ~GPIO_OTYPER_OT_5;
 8001114:	685a      	ldr	r2, [r3, #4]
 8001116:	f022 0220 	bic.w	r2, r2, #32
 800111a:	605a      	str	r2, [r3, #4]
  SYS_SD_SPI_SCK_PER->OTYPER  |= (uint16_t)(GPIO_OType_OD << SYS_SD_SPI_SCK_PIN_NO);
 800111c:	685a      	ldr	r2, [r3, #4]
 800111e:	f042 0220 	orr.w	r2, r2, #32
 8001122:	605a      	str	r2, [r3, #4]
  SYS_SD_SPI_SCK_PER->PUPDR   &= ~GPIO_PUPDR_PUPDR5;
 8001124:	68da      	ldr	r2, [r3, #12]
 8001126:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800112a:	60da      	str	r2, [r3, #12]
  SYS_SD_SPI_SCK_PER->PUPDR   |= (((uint32_t)GPIO_PuPd_DOWN) << lPinPosition);
 800112c:	68da      	ldr	r2, [r3, #12]
 800112e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001132:	60da      	str	r2, [r3, #12]
  SYS_SD_SPI_SCK_PER->AFR[0]  &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)SYS_SD_SPI_SCK_PIN_NO & (uint32_t)0x07) * 4));
 8001134:	6a1a      	ldr	r2, [r3, #32]
 8001136:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800113a:	621a      	str	r2, [r3, #32]
  SYS_SD_SPI_SCK_PER->AFR[0]  |= ((uint32_t)(SYS_SD_SPI_AF) << ((uint32_t)((uint32_t)SYS_SD_SPI_SCK_PIN_NO & (uint32_t)0x07) * 4));
 800113c:	6a1a      	ldr	r2, [r3, #32]
 800113e:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8001142:	621a      	str	r2, [r3, #32]

  // Configure the output line MOSI as alternate function.
  lPinPosition = (SYS_SD_SPI_MOSI_PIN_NO * 2);

  SYS_SD_SPI_MOSI_PER->MODER   &= ~GPIO_MODER_MODER7;
 8001144:	681a      	ldr	r2, [r3, #0]
 8001146:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800114a:	601a      	str	r2, [r3, #0]
  SYS_SD_SPI_MOSI_PER->MODER   |= (((uint32_t)GPIO_Mode_AF) << lPinPosition);
 800114c:	681a      	ldr	r2, [r3, #0]
 800114e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001152:	601a      	str	r2, [r3, #0]
  SYS_SD_SPI_MOSI_PER->OSPEEDR &= ~GPIO_OSPEEDER_OSPEEDR7;
 8001154:	689a      	ldr	r2, [r3, #8]
 8001156:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800115a:	609a      	str	r2, [r3, #8]
  SYS_SD_SPI_MOSI_PER->OSPEEDR |= ((uint32_t)(GPIO_Speed_100MHz) << lPinPosition);
 800115c:	689a      	ldr	r2, [r3, #8]
 800115e:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8001162:	609a      	str	r2, [r3, #8]
  SYS_SD_SPI_MOSI_PER->OTYPER  &= ~GPIO_OTYPER_OT_7;
 8001164:	685a      	ldr	r2, [r3, #4]
 8001166:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800116a:	605a      	str	r2, [r3, #4]
  SYS_SD_SPI_MOSI_PER->OTYPER  |= (uint16_t)(GPIO_OType_OD << SYS_SD_SPI_MOSI_PIN_NO);
 800116c:	685a      	ldr	r2, [r3, #4]
 800116e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001172:	605a      	str	r2, [r3, #4]
  SYS_SD_SPI_MOSI_PER->PUPDR   &= ~GPIO_PUPDR_PUPDR7;
 8001174:	68da      	ldr	r2, [r3, #12]
 8001176:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800117a:	60da      	str	r2, [r3, #12]
  SYS_SD_SPI_MOSI_PER->PUPDR   |= (((uint32_t)GPIO_PuPd_DOWN) << lPinPosition);
 800117c:	68da      	ldr	r2, [r3, #12]
 800117e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001182:	60da      	str	r2, [r3, #12]
  SYS_SD_SPI_MOSI_PER->AFR[0]  &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)SYS_SD_SPI_MOSI_PIN_NO & (uint32_t)0x07) * 4));
 8001184:	6a1a      	ldr	r2, [r3, #32]
 8001186:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 800118a:	621a      	str	r2, [r3, #32]
  SYS_SD_SPI_MOSI_PER->AFR[0]  |= ((uint32_t)(SYS_SD_SPI_AF) << ((uint32_t)((uint32_t)SYS_SD_SPI_MOSI_PIN_NO & (uint32_t)0x07) * 4));
 800118c:	6a1a      	ldr	r2, [r3, #32]
 800118e:	f042 42a0 	orr.w	r2, r2, #1342177280	; 0x50000000
 8001192:	621a      	str	r2, [r3, #32]

  // Configure the output line MOSI as alternate function.
  lPinPosition = (SYS_SD_SPI_MOSI_PIN_NO * 2);

  SYS_SD_SPI_MOSI_PER->MODER   &= ~GPIO_MODER_MODER7;
 8001194:	681a      	ldr	r2, [r3, #0]
 8001196:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800119a:	601a      	str	r2, [r3, #0]
  SYS_SD_SPI_MOSI_PER->MODER   |= (((uint32_t)GPIO_Mode_AF) << lPinPosition);
 800119c:	681a      	ldr	r2, [r3, #0]
 800119e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80011a2:	601a      	str	r2, [r3, #0]
  SYS_SD_SPI_MOSI_PER->OSPEEDR &= ~GPIO_OSPEEDER_OSPEEDR7;
 80011a4:	689a      	ldr	r2, [r3, #8]
 80011a6:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 80011aa:	609a      	str	r2, [r3, #8]
  SYS_SD_SPI_MOSI_PER->OSPEEDR |= ((uint32_t)(GPIO_Speed_100MHz) << lPinPosition);
 80011ac:	689a      	ldr	r2, [r3, #8]
 80011ae:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 80011b2:	609a      	str	r2, [r3, #8]
  SYS_SD_SPI_MOSI_PER->OTYPER  &= ~GPIO_OTYPER_OT_7;
 80011b4:	685a      	ldr	r2, [r3, #4]
 80011b6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80011ba:	605a      	str	r2, [r3, #4]
  SYS_SD_SPI_MOSI_PER->OTYPER  |= (uint16_t)(GPIO_OType_OD << SYS_SD_SPI_MOSI_PIN_NO);
 80011bc:	685a      	ldr	r2, [r3, #4]
 80011be:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80011c2:	605a      	str	r2, [r3, #4]
  SYS_SD_SPI_MOSI_PER->PUPDR   &= ~GPIO_PUPDR_PUPDR7;
 80011c4:	68da      	ldr	r2, [r3, #12]
 80011c6:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 80011ca:	60da      	str	r2, [r3, #12]
  SYS_SD_SPI_MOSI_PER->PUPDR   |= (((uint32_t)GPIO_PuPd_DOWN) << lPinPosition);
 80011cc:	68da      	ldr	r2, [r3, #12]
 80011ce:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80011d2:	60da      	str	r2, [r3, #12]
  SYS_SD_SPI_MOSI_PER->AFR[0]  &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)SYS_SD_SPI_MOSI_PIN_NO & (uint32_t)0x07) * 4));
 80011d4:	6a1a      	ldr	r2, [r3, #32]
 80011d6:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 80011da:	621a      	str	r2, [r3, #32]
  SYS_SD_SPI_MOSI_PER->AFR[0]  |= ((uint32_t)(SYS_SD_SPI_AF) << ((uint32_t)((uint32_t)SYS_SD_SPI_MOSI_PIN_NO & (uint32_t)0x07) * 4));
 80011dc:	6a1a      	ldr	r2, [r3, #32]
 80011de:	f042 42a0 	orr.w	r2, r2, #1342177280	; 0x50000000
 80011e2:	621a      	str	r2, [r3, #32]

  // Configure the output line CS as a normal output GPIO.
  lPinPosition = (SYS_SD_SPI_CS_PIN_NO * 2);

  SYS_SD_SPI_CS_PER->MODER   &= ~GPIO_MODER_MODER4;
 80011e4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80011e8:	681a      	ldr	r2, [r3, #0]
 80011ea:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80011ee:	601a      	str	r2, [r3, #0]
  SYS_SD_SPI_CS_PER->MODER   |= (((uint32_t)GPIO_Mode_OUT) << lPinPosition);
 80011f0:	681a      	ldr	r2, [r3, #0]
 80011f2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80011f6:	601a      	str	r2, [r3, #0]
  SYS_SD_SPI_CS_PER->OSPEEDR &= ~GPIO_OSPEEDER_OSPEEDR4;
 80011f8:	689a      	ldr	r2, [r3, #8]
 80011fa:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80011fe:	609a      	str	r2, [r3, #8]
  SYS_SD_SPI_CS_PER->OSPEEDR |= ((uint32_t)(GPIO_Speed_100MHz) << lPinPosition);
 8001200:	689a      	ldr	r2, [r3, #8]
 8001202:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8001206:	609a      	str	r2, [r3, #8]
  SYS_SD_SPI_CS_PER->OTYPER  &= ~GPIO_OTYPER_OT_4;
 8001208:	685a      	ldr	r2, [r3, #4]
 800120a:	f022 0210 	bic.w	r2, r2, #16
 800120e:	605a      	str	r2, [r3, #4]
  SYS_SD_SPI_CS_PER->OTYPER  |= (uint16_t)(GPIO_OType_PP << SYS_SD_SPI_CS_PIN_NO);
 8001210:	685a      	ldr	r2, [r3, #4]
 8001212:	605a      	str	r2, [r3, #4]
  SYS_SD_SPI_CS_PER->PUPDR   &= ~GPIO_PUPDR_PUPDR4;
 8001214:	68da      	ldr	r2, [r3, #12]
 8001216:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800121a:	60da      	str	r2, [r3, #12]
  SYS_SD_SPI_CS_PER->PUPDR   |= (((uint32_t)GPIO_PuPd_UP) << lPinPosition);
 800121c:	68da      	ldr	r2, [r3, #12]
 800121e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001222:	60da      	str	r2, [r3, #12]

  // Initially the SPI port has 4 multiplexed lines to use as CS.
  // CS1 0 1 0 1
  SYS_SPI_CS_HIGH();
 8001224:	695a      	ldr	r2, [r3, #20]
 8001226:	f042 0210 	orr.w	r2, r2, #16
 800122a:	615a      	str	r2, [r3, #20]
  NVIC_Init(&lNVIC_InitStructure);
  #endif

  // SPI configuration.
  // Reset SPI
  RCC->APB2RSTR |= RCC_APB2Periph_SPI1;
 800122c:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 8001230:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001232:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001236:	625a      	str	r2, [r3, #36]	; 0x24
  RCC->APB2RSTR &= ~RCC_APB2Periph_SPI1;
 8001238:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800123a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800123e:	625a      	str	r2, [r3, #36]	; 0x24

  SYS_SD_SPI_PORT->CR1 |=
 8001240:	f5a3 3384 	sub.w	r3, r3, #67584	; 0x10800
 8001244:	681a      	ldr	r2, [r3, #0]
 8001246:	f442 7241 	orr.w	r2, r2, #772	; 0x304
 800124a:	601a      	str	r2, [r3, #0]
                         | SPI_CPHA_1Edge
                         | SPI_NSS_Soft
                         | SYS_SD_SPI_SPEED
                         | SPI_FirstBit_MSB);

  SYS_SD_SPI_PORT->CR1 |= SPI_CR1_SPE;
 800124c:	681a      	ldr	r2, [r3, #0]
 800124e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001252:	601a      	str	r2, [r3, #0]
  lDMA_InitStructure.DMA_Channel = SYS_SD_SPI_DMA_MISO_STREAM_CH;
  lDMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralToMemory;
  DMA_Init(SYS_SD_SPI_DMA_MISO_STREAM, &lDMA_InitStructure);
#endif

  if (gDevices & ARCADEIT_DEVICE_SERIAL)
 8001254:	4b07      	ldr	r3, [pc, #28]	; (8001274 <ArcadeIT_SPI_Port_Init+0x1d4>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 800125c:	d101      	bne.n	8001262 <ArcadeIT_SPI_Port_Init+0x1c2>

  } // End if.

  return TRUE;

} // End ArcadeIT_SPI_Port_Init.
 800125e:	2001      	movs	r0, #1
 8001260:	bd08      	pop	{r3, pc}
    ArcadeIT_Serial_Port_String_Send(TEXT_SPI_PORT_INITED);
 8001262:	4805      	ldr	r0, [pc, #20]	; (8001278 <ArcadeIT_SPI_Port_Init+0x1d8>)
 8001264:	f000 f814 	bl	8001290 <ArcadeIT_Serial_Port_String_Send>
 8001268:	e7f9      	b.n	800125e <ArcadeIT_SPI_Port_Init+0x1be>
 800126a:	bf00      	nop
 800126c:	40023800 	.word	0x40023800
 8001270:	40020000 	.word	0x40020000
 8001274:	20000084 	.word	0x20000084
 8001278:	08003e90 	.word	0x08003e90

0800127c <ArcadeIT_Serial_Port_Char_Send>:
   * RETURNS:     Nothing.
   */

  // wait until data register is empty. The status register should have the flag
  // Transmit data register empty
  while ((SYS_SERIAL_PORT->SR & SYS_SERIAL_FLAG_TXE) == RESET);
 800127c:	4b03      	ldr	r3, [pc, #12]	; (800128c <ArcadeIT_Serial_Port_Char_Send+0x10>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	f013 0f80 	tst.w	r3, #128	; 0x80
 8001284:	d0fa      	beq.n	800127c <ArcadeIT_Serial_Port_Char_Send>

  // send the character. We put the data into the data register so that the USART
  // start transmit it.
  SYS_SERIAL_PORT->DR = (pCharacter & (uint16_t)0x01FF);
 8001286:	4b01      	ldr	r3, [pc, #4]	; (800128c <ArcadeIT_Serial_Port_Char_Send+0x10>)
 8001288:	6058      	str	r0, [r3, #4]

} // End ArcadeIT_Serial_Port_Char_Send.
 800128a:	4770      	bx	lr
 800128c:	40004400 	.word	0x40004400

08001290 <ArcadeIT_Serial_Port_String_Send>:
// -----------------------------------------------------------------------------
void ArcadeIT_Serial_Port_String_Send
(
    char *pString   // The string to send character by character to the serial port.
)
{
 8001290:	b510      	push	{r4, lr}
   */

  // while not NULL transmit next character.
  char lCharacter;

  while ((lCharacter = *((char*)pString++)) != 0)
 8001292:	e002      	b.n	800129a <ArcadeIT_Serial_Port_String_Send+0xa>
  {
    ArcadeIT_Serial_Port_Char_Send (lCharacter);
 8001294:	f7ff fff2 	bl	800127c <ArcadeIT_Serial_Port_Char_Send>
  while ((lCharacter = *((char*)pString++)) != 0)
 8001298:	4620      	mov	r0, r4
 800129a:	1c44      	adds	r4, r0, #1
 800129c:	7800      	ldrb	r0, [r0, #0]
 800129e:	2800      	cmp	r0, #0
 80012a0:	d1f8      	bne.n	8001294 <ArcadeIT_Serial_Port_String_Send+0x4>

  } // End while.

} // End ArcadeIT_Serial_Port_String_Send.
 80012a2:	bd10      	pop	{r4, pc}

080012a4 <ArcadeIT_Serial_Port_Init>:
// -----------------------------------------------------------------------------
void ArcadeIT_Serial_Port_Init
(
    uint32_t pBaud   // Baud rate to set the serial port to.
)
{
 80012a4:	b508      	push	{r3, lr}
   */

  uint32_t lPinPosition;

  // ArcadeIT_Serial_Port_Init
  if ((RCC->AHB1ENR & RCC_AHB1Periph_GPIOA) == FALSE) RCC->AHB1ENR |= RCC_AHB1Periph_GPIOA;
 80012a6:	4b59      	ldr	r3, [pc, #356]	; (800140c <ArcadeIT_Serial_Port_Init+0x168>)
 80012a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012aa:	f013 0f01 	tst.w	r3, #1
 80012ae:	d104      	bne.n	80012ba <ArcadeIT_Serial_Port_Init+0x16>
 80012b0:	4a56      	ldr	r2, [pc, #344]	; (800140c <ArcadeIT_Serial_Port_Init+0x168>)
 80012b2:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80012b4:	f043 0301 	orr.w	r3, r3, #1
 80012b8:	6313      	str	r3, [r2, #48]	; 0x30
  if ((RCC->APB1ENR & RCC_APB1Periph_USART2) == FALSE) RCC->APB1ENR |= RCC_APB1Periph_USART2;
 80012ba:	4b54      	ldr	r3, [pc, #336]	; (800140c <ArcadeIT_Serial_Port_Init+0x168>)
 80012bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012be:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80012c2:	d104      	bne.n	80012ce <ArcadeIT_Serial_Port_Init+0x2a>
 80012c4:	4a51      	ldr	r2, [pc, #324]	; (800140c <ArcadeIT_Serial_Port_Init+0x168>)
 80012c6:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80012c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80012cc:	6413      	str	r3, [r2, #64]	; 0x40
  if ((RCC->AHB1ENR & RCC_AHB1Periph_DMA1) == FALSE) RCC->AHB1ENR |= RCC_AHB1Periph_DMA1;
 80012ce:	4b4f      	ldr	r3, [pc, #316]	; (800140c <ArcadeIT_Serial_Port_Init+0x168>)
 80012d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012d2:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 80012d6:	d104      	bne.n	80012e2 <ArcadeIT_Serial_Port_Init+0x3e>
 80012d8:	4a4c      	ldr	r2, [pc, #304]	; (800140c <ArcadeIT_Serial_Port_Init+0x168>)
 80012da:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80012dc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80012e0:	6313      	str	r3, [r2, #48]	; 0x30

  // Configure the pin PA2 as alternate function 7 (USART Tx).
  lPinPosition = (SYS_SERIAL_TX_PIN_NO * 2);
  SYS_SERIAL_TX_PER->MODER   &= ~GPIO_MODER_MODER2;
 80012e2:	4b4b      	ldr	r3, [pc, #300]	; (8001410 <ArcadeIT_Serial_Port_Init+0x16c>)
 80012e4:	681a      	ldr	r2, [r3, #0]
 80012e6:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 80012ea:	601a      	str	r2, [r3, #0]
  SYS_SERIAL_TX_PER->MODER   |= (((uint32_t)GPIO_Mode_AF) << lPinPosition);
 80012ec:	681a      	ldr	r2, [r3, #0]
 80012ee:	f042 0220 	orr.w	r2, r2, #32
 80012f2:	601a      	str	r2, [r3, #0]
  SYS_SERIAL_TX_PER->OSPEEDR &= ~GPIO_OSPEEDER_OSPEEDR2;
 80012f4:	689a      	ldr	r2, [r3, #8]
 80012f6:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 80012fa:	609a      	str	r2, [r3, #8]
  SYS_SERIAL_TX_PER->OSPEEDR |= ((uint32_t)(GPIO_Speed_50MHz) << lPinPosition);
 80012fc:	689a      	ldr	r2, [r3, #8]
 80012fe:	f042 0220 	orr.w	r2, r2, #32
 8001302:	609a      	str	r2, [r3, #8]
  SYS_SERIAL_TX_PER->OTYPER  &= ~GPIO_OTYPER_OT_2;
 8001304:	685a      	ldr	r2, [r3, #4]
 8001306:	f022 0204 	bic.w	r2, r2, #4
 800130a:	605a      	str	r2, [r3, #4]
  SYS_SERIAL_TX_PER->OTYPER  |= (uint16_t)(GPIO_OType_PP << SYS_SERIAL_TX_PIN_NO);
 800130c:	685a      	ldr	r2, [r3, #4]
 800130e:	605a      	str	r2, [r3, #4]
  SYS_SERIAL_TX_PER->PUPDR   &= ~GPIO_PUPDR_PUPDR2;
 8001310:	68da      	ldr	r2, [r3, #12]
 8001312:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8001316:	60da      	str	r2, [r3, #12]
  SYS_SERIAL_TX_PER->PUPDR   |= (((uint32_t)GPIO_PuPd_NOPULL) << lPinPosition);
 8001318:	68da      	ldr	r2, [r3, #12]
 800131a:	60da      	str	r2, [r3, #12]
  SYS_SERIAL_TX_PER->AFR[0] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)SYS_SERIAL_TX_PIN_NO & (uint32_t)0x07) * 4));
 800131c:	6a1a      	ldr	r2, [r3, #32]
 800131e:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 8001322:	621a      	str	r2, [r3, #32]
  SYS_SERIAL_TX_PER->AFR[0] |=  ((uint32_t)(SYS_SERIAL_TX_AF) << ((uint32_t)((uint32_t)SYS_SERIAL_TX_PIN_NO & (uint32_t)0x07) * 4));
 8001324:	6a1a      	ldr	r2, [r3, #32]
 8001326:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 800132a:	621a      	str	r2, [r3, #32]

  // Configure the pin PA3 as alternate function 7 (USART Rx).
  lPinPosition = (SYS_SERIAL_RX_PIN_NO * 2);
  SYS_SERIAL_RX_PER->MODER   &= ~GPIO_MODER_MODER3;
 800132c:	681a      	ldr	r2, [r3, #0]
 800132e:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8001332:	601a      	str	r2, [r3, #0]
  SYS_SERIAL_RX_PER->MODER   |= (((uint32_t)GPIO_Mode_AF) << lPinPosition);
 8001334:	681a      	ldr	r2, [r3, #0]
 8001336:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800133a:	601a      	str	r2, [r3, #0]
  SYS_SERIAL_RX_PER->OSPEEDR &= ~GPIO_OSPEEDER_OSPEEDR3;
 800133c:	689a      	ldr	r2, [r3, #8]
 800133e:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8001342:	609a      	str	r2, [r3, #8]
  SYS_SERIAL_RX_PER->OSPEEDR |= ((uint32_t)(GPIO_Speed_50MHz) << lPinPosition);
 8001344:	689a      	ldr	r2, [r3, #8]
 8001346:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800134a:	609a      	str	r2, [r3, #8]
  SYS_SERIAL_RX_PER->OTYPER  &= ~GPIO_OTYPER_OT_3;
 800134c:	685a      	ldr	r2, [r3, #4]
 800134e:	f022 0208 	bic.w	r2, r2, #8
 8001352:	605a      	str	r2, [r3, #4]
  SYS_SERIAL_RX_PER->OTYPER  |= (uint16_t)(GPIO_OType_PP << SYS_SERIAL_RX_PIN_NO);
 8001354:	685a      	ldr	r2, [r3, #4]
 8001356:	605a      	str	r2, [r3, #4]
  SYS_SERIAL_RX_PER->PUPDR   &= ~GPIO_PUPDR_PUPDR3;
 8001358:	68da      	ldr	r2, [r3, #12]
 800135a:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800135e:	60da      	str	r2, [r3, #12]
  SYS_SERIAL_RX_PER->PUPDR   |= (((uint32_t)GPIO_PuPd_NOPULL) << lPinPosition);
 8001360:	68da      	ldr	r2, [r3, #12]
 8001362:	60da      	str	r2, [r3, #12]
  SYS_SERIAL_RX_PER->AFR[0] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)SYS_SERIAL_RX_PIN_NO & (uint32_t)0x07) * 4)) ;
 8001364:	6a1a      	ldr	r2, [r3, #32]
 8001366:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
 800136a:	621a      	str	r2, [r3, #32]
  SYS_SERIAL_RX_PER->AFR[0] |= ((uint32_t)(SYS_SERIAL_RX_AF) << ((uint32_t)((uint32_t)SYS_SERIAL_RX_PIN_NO & (uint32_t)0x07) * 4));
 800136c:	6a1a      	ldr	r2, [r3, #32]
 800136e:	f442 42e0 	orr.w	r2, r2, #28672	; 0x7000
 8001372:	621a      	str	r2, [r3, #32]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
  uint32_t integerdivider = 0x00;
  uint32_t fractionaldivider = 0x00;

  // USART CR2 Configuration
  tmpreg = SYS_SERIAL_PORT->CR2;
 8001374:	f5a3 33de 	sub.w	r3, r3, #113664	; 0x1bc00
 8001378:	691a      	ldr	r2, [r3, #16]
 800137a:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800137e:	0412      	lsls	r2, r2, #16
 8001380:	0c12      	lsrs	r2, r2, #16
  // Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
  // Set STOP[13:12] bits according to USART_StopBits value
  tmpreg |= (uint32_t)SYS_SERIAL_StopBits_1;

  // Write to USART CR2
  SYS_SERIAL_PORT->CR2 = (uint16_t)tmpreg;
 8001382:	611a      	str	r2, [r3, #16]

  // USART CR1 Configuration
  tmpreg = SYS_SERIAL_PORT->CR1;
 8001384:	68da      	ldr	r2, [r3, #12]
  tmpreg = (uint32_t)(SYS_SERIAL_WordLength_8b
                    | SYS_SERIAL_Parity_No
                    |(SYS_SERIAL_Mode_Rx | SYS_SERIAL_Mode_Tx));

  // Write to USART CR1
  SYS_SERIAL_PORT->CR1 = (uint16_t)tmpreg;
 8001386:	220c      	movs	r2, #12
 8001388:	60da      	str	r2, [r3, #12]

  // USART CR3 Configuration
  tmpreg = SYS_SERIAL_PORT->CR3;
 800138a:	695a      	ldr	r2, [r3, #20]
 800138c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001390:	0412      	lsls	r2, r2, #16
 8001392:	0c12      	lsrs	r2, r2, #16
  // Configure the USART HFC :
  //   Set CTSE and RTSE bits according to USART_HardwareFlowControl value
  tmpreg |= SYS_SERIAL_HardwareFlowControl_None;

  // Write to USART CR3
  SYS_SERIAL_PORT->CR3 = (uint16_t)tmpreg;
 8001394:	615a      	str	r2, [r3, #20]

  // Configure the USART Baud Rate
  apbclock = (((HSE_VALUE / PLL_M) * PLL_N) / PLL_P) >> 2; // for the ArcadeIT! should be 45MHz

  // Determine the integer part
  if ((SYS_SERIAL_PORT->CR1 & USART_CR1_OVER8) != 0)
 8001396:	68db      	ldr	r3, [r3, #12]
 8001398:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 800139c:	d026      	beq.n	80013ec <ArcadeIT_Serial_Port_Init+0x148>
  {
    // Integer part computing in case Oversampling mode is 8 Samples
    integerdivider = ((25 * apbclock) / (2 * pBaud));
 800139e:	0040      	lsls	r0, r0, #1
 80013a0:	4b1c      	ldr	r3, [pc, #112]	; (8001414 <ArcadeIT_Serial_Port_Init+0x170>)
 80013a2:	fbb3 f3f0 	udiv	r3, r3, r0
    integerdivider = ((25 * apbclock) / (4 * pBaud));
    // 25 * 45000000 / 4 * 115200
    // 1125000000 / 460800
    // 2441
  }
  tmpreg = (integerdivider / 100) << 4;
 80013a6:	4a1c      	ldr	r2, [pc, #112]	; (8001418 <ArcadeIT_Serial_Port_Init+0x174>)
 80013a8:	fba2 1203 	umull	r1, r2, r2, r3
 80013ac:	0952      	lsrs	r2, r2, #5
 80013ae:	0111      	lsls	r1, r2, #4
  // 2441 / 100 * 16
  // 24 * 16 (FOUND 24, we already shift this left of 4 bits to create room for fraction)
  // 384 (0x18 << 4 = 0x180)

  // Determine the fractional part
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 80013b0:	2064      	movs	r0, #100	; 0x64
 80013b2:	fb02 3010 	mls	r0, r2, r0, r3
  // 2441 - 38400 / 16
  // 2441 - 2400
  // 41 (FOUND 41)

  // Implement the fractional part in the register
  if ((SYS_SERIAL_PORT->CR1 & USART_CR1_OVER8) != 0)
 80013b6:	4b19      	ldr	r3, [pc, #100]	; (800141c <ArcadeIT_Serial_Port_Init+0x178>)
 80013b8:	68db      	ldr	r3, [r3, #12]
 80013ba:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 80013be:	d11a      	bne.n	80013f6 <ArcadeIT_Serial_Port_Init+0x152>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
  }
  else // if ((USARTx->CR1 & USART_CR1_OVER8) == 0)
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 80013c0:	0100      	lsls	r0, r0, #4
 80013c2:	3032      	adds	r0, #50	; 0x32
 80013c4:	4b14      	ldr	r3, [pc, #80]	; (8001418 <ArcadeIT_Serial_Port_Init+0x174>)
 80013c6:	fba3 3000 	umull	r3, r0, r3, r0
 80013ca:	f3c0 1043 	ubfx	r0, r0, #5, #4
 80013ce:	4308      	orrs	r0, r1
 80013d0:	b280      	uxth	r0, r0
    // mmmmmmmmm   ffff
    // 0x180     |  0x7
  }

  // Write to USART BRR register
  SYS_SERIAL_PORT->BRR = (uint16_t)tmpreg;
 80013d2:	4b12      	ldr	r3, [pc, #72]	; (800141c <ArcadeIT_Serial_Port_Init+0x178>)
 80013d4:	6098      	str	r0, [r3, #8]

  // Enable the USART2
  SYS_SERIAL_PORT->CR1 |= USART_CR1_UE;
 80013d6:	68da      	ldr	r2, [r3, #12]
 80013d8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80013dc:	60da      	str	r2, [r3, #12]

  ArcadeIT_Serial_Port_String_Send(RESET_DEVICE);
 80013de:	4810      	ldr	r0, [pc, #64]	; (8001420 <ArcadeIT_Serial_Port_Init+0x17c>)
 80013e0:	f7ff ff56 	bl	8001290 <ArcadeIT_Serial_Port_String_Send>

  ArcadeIT_Serial_Port_String_Send(TEXT_SERIAL_PORT_INITED);
 80013e4:	480f      	ldr	r0, [pc, #60]	; (8001424 <ArcadeIT_Serial_Port_Init+0x180>)
 80013e6:	f7ff ff53 	bl	8001290 <ArcadeIT_Serial_Port_String_Send>

} // End ArcadeIT_Serial_Port_Init.
 80013ea:	bd08      	pop	{r3, pc}
    integerdivider = ((25 * apbclock) / (4 * pBaud));
 80013ec:	0080      	lsls	r0, r0, #2
 80013ee:	4b09      	ldr	r3, [pc, #36]	; (8001414 <ArcadeIT_Serial_Port_Init+0x170>)
 80013f0:	fbb3 f3f0 	udiv	r3, r3, r0
 80013f4:	e7d7      	b.n	80013a6 <ArcadeIT_Serial_Port_Init+0x102>
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 80013f6:	00c3      	lsls	r3, r0, #3
 80013f8:	3332      	adds	r3, #50	; 0x32
 80013fa:	4807      	ldr	r0, [pc, #28]	; (8001418 <ArcadeIT_Serial_Port_Init+0x174>)
 80013fc:	fba0 2303 	umull	r2, r3, r0, r3
 8001400:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8001404:	ea43 0001 	orr.w	r0, r3, r1
 8001408:	e7e2      	b.n	80013d0 <ArcadeIT_Serial_Port_Init+0x12c>
 800140a:	bf00      	nop
 800140c:	40023800 	.word	0x40023800
 8001410:	40020000 	.word	0x40020000
 8001414:	430e2340 	.word	0x430e2340
 8001418:	51eb851f 	.word	0x51eb851f
 800141c:	40004400 	.word	0x40004400
 8001420:	08003d40 	.word	0x08003d40
 8001424:	08003ea4 	.word	0x08003ea4

08001428 <ArcadeIT_Status_LEDS_Init>:

// //////////////////////////////////////////////////////////////////////////////
// Functions.
// //////////////////////////////////////////////////////////////////////////////
void ArcadeIT_Status_LEDS_Init(void)
{
 8001428:	b508      	push	{r3, lr}
 */

  uint32_t lPinPosition = 0;

  // Turn on the MCU peripheral by enabling its Clock.
  if ((RCC->AHB1ENR & RCC_AHB1Periph_GPIOH) == FALSE) RCC->AHB1ENR |= RCC_AHB1Periph_GPIOH;
 800142a:	4b2c      	ldr	r3, [pc, #176]	; (80014dc <ArcadeIT_Status_LEDS_Init+0xb4>)
 800142c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800142e:	f013 0f80 	tst.w	r3, #128	; 0x80
 8001432:	d104      	bne.n	800143e <ArcadeIT_Status_LEDS_Init+0x16>
 8001434:	4a29      	ldr	r2, [pc, #164]	; (80014dc <ArcadeIT_Status_LEDS_Init+0xb4>)
 8001436:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001438:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800143c:	6313      	str	r3, [r2, #48]	; 0x30
  // level as default.
  // -----------------------
  lPinPosition = (SYS_STATUS_LED1_PIN_NO * 2); // the position is a multiple of 2

  // GPIO pin(PH2) in output
  SYS_STATUS_LED1_PER->MODER   &= ~GPIO_MODER_MODER2;
 800143e:	4b28      	ldr	r3, [pc, #160]	; (80014e0 <ArcadeIT_Status_LEDS_Init+0xb8>)
 8001440:	681a      	ldr	r2, [r3, #0]
 8001442:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8001446:	601a      	str	r2, [r3, #0]
  SYS_STATUS_LED1_PER->MODER   |= (((uint32_t)GPIO_Mode_OUT) << lPinPosition);
 8001448:	681a      	ldr	r2, [r3, #0]
 800144a:	f042 0210 	orr.w	r2, r2, #16
 800144e:	601a      	str	r2, [r3, #0]
  SYS_STATUS_LED1_PER->OSPEEDR &= ~GPIO_OSPEEDER_OSPEEDR2;
 8001450:	689a      	ldr	r2, [r3, #8]
 8001452:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8001456:	609a      	str	r2, [r3, #8]
  SYS_STATUS_LED1_PER->OSPEEDR |= ((uint32_t)(GPIO_Speed_100MHz) << lPinPosition);
 8001458:	689a      	ldr	r2, [r3, #8]
 800145a:	f042 0230 	orr.w	r2, r2, #48	; 0x30
 800145e:	609a      	str	r2, [r3, #8]
  SYS_STATUS_LED1_PER->OTYPER  &= ~GPIO_OTYPER_OT_2;
 8001460:	685a      	ldr	r2, [r3, #4]
 8001462:	f022 0204 	bic.w	r2, r2, #4
 8001466:	605a      	str	r2, [r3, #4]
  SYS_STATUS_LED1_PER->OTYPER  |= (uint16_t)(GPIO_OType_PP << SYS_STATUS_LED1_PIN_NO);
 8001468:	685a      	ldr	r2, [r3, #4]
 800146a:	605a      	str	r2, [r3, #4]
  SYS_STATUS_LED1_PER->PUPDR   &= ~GPIO_PUPDR_PUPDR2;
 800146c:	68da      	ldr	r2, [r3, #12]
 800146e:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8001472:	60da      	str	r2, [r3, #12]
  SYS_STATUS_LED1_PER->PUPDR   |= (((uint32_t)GPIO_PuPd_DOWN) << lPinPosition);
 8001474:	68da      	ldr	r2, [r3, #12]
 8001476:	f042 0220 	orr.w	r2, r2, #32
 800147a:	60da      	str	r2, [r3, #12]

  // -----------------------
  lPinPosition = (SYS_STATUS_LED2_PIN_NO * 2); // the position is a multiple of 2

  // GPIO pin(PH3) in output
  SYS_STATUS_LED2_PER->MODER   &= ~GPIO_MODER_MODER3;
 800147c:	681a      	ldr	r2, [r3, #0]
 800147e:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8001482:	601a      	str	r2, [r3, #0]
  SYS_STATUS_LED2_PER->MODER   |= (((uint32_t)GPIO_Mode_OUT) << lPinPosition);
 8001484:	681a      	ldr	r2, [r3, #0]
 8001486:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800148a:	601a      	str	r2, [r3, #0]
  SYS_STATUS_LED2_PER->OSPEEDR &= ~GPIO_OSPEEDER_OSPEEDR3;
 800148c:	689a      	ldr	r2, [r3, #8]
 800148e:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8001492:	609a      	str	r2, [r3, #8]
  SYS_STATUS_LED2_PER->OSPEEDR |= ((uint32_t)(GPIO_Speed_100MHz) << lPinPosition);
 8001494:	689a      	ldr	r2, [r3, #8]
 8001496:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 800149a:	609a      	str	r2, [r3, #8]
  SYS_STATUS_LED2_PER->OTYPER  &= ~GPIO_OTYPER_OT_3;
 800149c:	685a      	ldr	r2, [r3, #4]
 800149e:	f022 0208 	bic.w	r2, r2, #8
 80014a2:	605a      	str	r2, [r3, #4]
  SYS_STATUS_LED2_PER->OTYPER  |= (uint16_t)(GPIO_OType_PP << SYS_STATUS_LED2_PIN_NO);
 80014a4:	685a      	ldr	r2, [r3, #4]
 80014a6:	605a      	str	r2, [r3, #4]
  SYS_STATUS_LED2_PER->PUPDR   &= ~GPIO_PUPDR_PUPDR3;
 80014a8:	68da      	ldr	r2, [r3, #12]
 80014aa:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80014ae:	60da      	str	r2, [r3, #12]
  SYS_STATUS_LED2_PER->PUPDR   |= (((uint32_t)GPIO_PuPd_DOWN) << lPinPosition);
 80014b0:	68da      	ldr	r2, [r3, #12]
 80014b2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80014b6:	60da      	str	r2, [r3, #12]

  // -----------------------
  // Put LEDs line LOW.
  SYS_STATUS_LED1_PER->ODR &= ~(SYS_STATUS_LED1_PIN);
 80014b8:	695a      	ldr	r2, [r3, #20]
 80014ba:	f022 0204 	bic.w	r2, r2, #4
 80014be:	615a      	str	r2, [r3, #20]
  SYS_STATUS_LED2_PER->ODR &= ~(SYS_STATUS_LED2_PIN);
 80014c0:	695a      	ldr	r2, [r3, #20]
 80014c2:	f022 0208 	bic.w	r2, r2, #8
 80014c6:	615a      	str	r2, [r3, #20]

  // Shows a message to serial port as debug
  if (gDevices & ARCADEIT_DEVICE_SERIAL)
 80014c8:	4b06      	ldr	r3, [pc, #24]	; (80014e4 <ArcadeIT_Status_LEDS_Init+0xbc>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 80014d0:	d100      	bne.n	80014d4 <ArcadeIT_Status_LEDS_Init+0xac>
  {
    ArcadeIT_Serial_Port_String_Send(TEXT_STATUS_LEDS_INITED);

  } // End if.

} // End ArcadeIT_Status_LEDS_Init.
 80014d2:	bd08      	pop	{r3, pc}
    ArcadeIT_Serial_Port_String_Send(TEXT_STATUS_LEDS_INITED);
 80014d4:	4804      	ldr	r0, [pc, #16]	; (80014e8 <ArcadeIT_Status_LEDS_Init+0xc0>)
 80014d6:	f7ff fedb 	bl	8001290 <ArcadeIT_Serial_Port_String_Send>
} // End ArcadeIT_Status_LEDS_Init.
 80014da:	e7fa      	b.n	80014d2 <ArcadeIT_Status_LEDS_Init+0xaa>
 80014dc:	40023800 	.word	0x40023800
 80014e0:	40021c00 	.word	0x40021c00
 80014e4:	20000084 	.word	0x20000084
 80014e8:	08003ebc 	.word	0x08003ebc

080014ec <ArcadeIT_Status_LED1_Toggle>:
  * PARAMETERS:  None.
  * RETURNS:     Nothing.
  */

  // Set LEDs line LOW or HIGH depending the current status of the LED.
  if (GPIOH->ODR & SYS_STATUS_LED1_PIN)
 80014ec:	4b08      	ldr	r3, [pc, #32]	; (8001510 <ArcadeIT_Status_LED1_Toggle+0x24>)
 80014ee:	695b      	ldr	r3, [r3, #20]
 80014f0:	f013 0f04 	tst.w	r3, #4
 80014f4:	d105      	bne.n	8001502 <ArcadeIT_Status_LED1_Toggle+0x16>
  {
    GPIOH->ODR &= ~(SYS_STATUS_LED1_PIN);
  }
  else
  {
    GPIOH->ODR |= SYS_STATUS_LED1_PIN;
 80014f6:	4a06      	ldr	r2, [pc, #24]	; (8001510 <ArcadeIT_Status_LED1_Toggle+0x24>)
 80014f8:	6953      	ldr	r3, [r2, #20]
 80014fa:	f043 0304 	orr.w	r3, r3, #4
 80014fe:	6153      	str	r3, [r2, #20]

  } // End if.

} // End ArcadeIT_Status_LED1_Toggle.
 8001500:	4770      	bx	lr
    GPIOH->ODR &= ~(SYS_STATUS_LED1_PIN);
 8001502:	4a03      	ldr	r2, [pc, #12]	; (8001510 <ArcadeIT_Status_LED1_Toggle+0x24>)
 8001504:	6953      	ldr	r3, [r2, #20]
 8001506:	f023 0304 	bic.w	r3, r3, #4
 800150a:	6153      	str	r3, [r2, #20]
 800150c:	4770      	bx	lr
 800150e:	bf00      	nop
 8001510:	40021c00 	.word	0x40021c00

08001514 <ArcadeIT_Status_LED2_Toggle>:
  * PARAMETERS:  None.
  * RETURNS:     Nothing.
  */

  // Set LEDs line LOW or HIGH depending the current status of the LED.
  if (SYS_STATUS_LED2_PER->ODR & SYS_STATUS_LED2_PIN)
 8001514:	4b08      	ldr	r3, [pc, #32]	; (8001538 <ArcadeIT_Status_LED2_Toggle+0x24>)
 8001516:	695b      	ldr	r3, [r3, #20]
 8001518:	f013 0f08 	tst.w	r3, #8
 800151c:	d105      	bne.n	800152a <ArcadeIT_Status_LED2_Toggle+0x16>
  {
    SYS_STATUS_LED2_PER->ODR &= ~(SYS_STATUS_LED2_PIN);
  }
  else
  {
    SYS_STATUS_LED2_PER->ODR |= SYS_STATUS_LED2_PIN;
 800151e:	4a06      	ldr	r2, [pc, #24]	; (8001538 <ArcadeIT_Status_LED2_Toggle+0x24>)
 8001520:	6953      	ldr	r3, [r2, #20]
 8001522:	f043 0308 	orr.w	r3, r3, #8
 8001526:	6153      	str	r3, [r2, #20]

  } // End if.

} // End ArcadeIT_Status_LED2_Toggle.
 8001528:	4770      	bx	lr
    SYS_STATUS_LED2_PER->ODR &= ~(SYS_STATUS_LED2_PIN);
 800152a:	4a03      	ldr	r2, [pc, #12]	; (8001538 <ArcadeIT_Status_LED2_Toggle+0x24>)
 800152c:	6953      	ldr	r3, [r2, #20]
 800152e:	f023 0308 	bic.w	r3, r3, #8
 8001532:	6153      	str	r3, [r2, #20]
 8001534:	4770      	bx	lr
 8001536:	bf00      	nop
 8001538:	40021c00 	.word	0x40021c00

0800153c <ArcadeIT_TestPad_Set>:
  *  RCC_MCO2Div_4
  *  RCC_MCO2Div_5
  *
  */

  uint32_t lTmpReg = RCC->CFGR;
 800153c:	4a03      	ldr	r2, [pc, #12]	; (800154c <ArcadeIT_TestPad_Set+0x10>)
 800153e:	6893      	ldr	r3, [r2, #8]
  lTmpReg  &= CFGR_MCO2_RESET_MASK;                 // Clear MCO2 and MCO2PRE[2:0] bits
 8001540:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
  lTmpReg  |= pFrequencySystem | pFrequencyDivider; // Select MCO2 clock source and prescaler
 8001544:	4301      	orrs	r1, r0
 8001546:	4319      	orrs	r1, r3
  RCC->CFGR = lTmpReg;
 8001548:	6091      	str	r1, [r2, #8]

} // End ArcadeIT_TestPad_Set.
 800154a:	4770      	bx	lr
 800154c:	40023800 	.word	0x40023800

08001550 <ArcadeIT_TestPad_Init>:
void ArcadeIT_TestPad_Init
(
    uint32_t pFrequencySystem,  // What frequency source to test.
    uint32_t pFrequencyDivider  // What divider to test.
)
{
 8001550:	b508      	push	{r3, lr}
  * RETURNS:     Nothing.
  */

  uint32_t lPinPosition;

  if ((RCC->AHB1ENR & RCC_AHB1Periph_GPIOC) == FALSE) RCC->AHB1ENR |= RCC_AHB1Periph_GPIOC;
 8001552:	4b1d      	ldr	r3, [pc, #116]	; (80015c8 <ArcadeIT_TestPad_Init+0x78>)
 8001554:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001556:	f013 0f04 	tst.w	r3, #4
 800155a:	d104      	bne.n	8001566 <ArcadeIT_TestPad_Init+0x16>
 800155c:	4a1a      	ldr	r2, [pc, #104]	; (80015c8 <ArcadeIT_TestPad_Init+0x78>)
 800155e:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001560:	f043 0304 	orr.w	r3, r3, #4
 8001564:	6313      	str	r3, [r2, #48]	; 0x30

  // Configure pin PC9 in alternate function 0 (MCO2)
  lPinPosition = (SYS_TESTPADS_PIN_NO * 2);

  SYS_TESTPADS_PER->MODER   &= ~GPIO_MODER_MODER9;
 8001566:	4b19      	ldr	r3, [pc, #100]	; (80015cc <ArcadeIT_TestPad_Init+0x7c>)
 8001568:	681a      	ldr	r2, [r3, #0]
 800156a:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 800156e:	601a      	str	r2, [r3, #0]
  SYS_TESTPADS_PER->MODER   |= (((uint32_t)GPIO_Mode_AF) << lPinPosition);
 8001570:	681a      	ldr	r2, [r3, #0]
 8001572:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001576:	601a      	str	r2, [r3, #0]

  // Maximum frequency allowed is 100MHz, so keep it in mind when you want
  // to test 180MHz, you have to set the divider at least 2
  SYS_TESTPADS_PER->OSPEEDR &= ~GPIO_OSPEEDER_OSPEEDR9;
 8001578:	689a      	ldr	r2, [r3, #8]
 800157a:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 800157e:	609a      	str	r2, [r3, #8]
  SYS_TESTPADS_PER->OSPEEDR |= ((uint32_t)(GPIO_Speed_100MHz) << lPinPosition);
 8001580:	689a      	ldr	r2, [r3, #8]
 8001582:	f442 2240 	orr.w	r2, r2, #786432	; 0xc0000
 8001586:	609a      	str	r2, [r3, #8]
  SYS_TESTPADS_PER->OTYPER  &= ~GPIO_OTYPER_OT_9;
 8001588:	685a      	ldr	r2, [r3, #4]
 800158a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800158e:	605a      	str	r2, [r3, #4]
  SYS_TESTPADS_PER->OTYPER  |= (uint16_t)(GPIO_OType_PP << SYS_TESTPADS_PIN_NO);
 8001590:	685a      	ldr	r2, [r3, #4]
 8001592:	605a      	str	r2, [r3, #4]
  SYS_TESTPADS_PER->PUPDR   &= ~GPIO_PUPDR_PUPDR9;
 8001594:	68da      	ldr	r2, [r3, #12]
 8001596:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 800159a:	60da      	str	r2, [r3, #12]
  SYS_TESTPADS_PER->PUPDR   |= (((uint32_t)GPIO_PuPd_UP) << lPinPosition);
 800159c:	68da      	ldr	r2, [r3, #12]
 800159e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80015a2:	60da      	str	r2, [r3, #12]
  SYS_TESTPADS_PER->AFR[1] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)SYS_TESTPADS_PIN_NO & (uint32_t)0x07) * 4));
 80015a4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80015a6:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80015aa:	625a      	str	r2, [r3, #36]	; 0x24
  SYS_TESTPADS_PER->AFR[1] |=  ((uint32_t)(SYS_TESTPADS_AF) << ((uint32_t)((uint32_t)SYS_TESTPADS_PIN_NO & (uint32_t)0x07) * 4));
 80015ac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80015ae:	625a      	str	r2, [r3, #36]	; 0x24

  ArcadeIT_TestPad_Set(pFrequencySystem, pFrequencyDivider);
 80015b0:	f7ff ffc4 	bl	800153c <ArcadeIT_TestPad_Set>

  // Shows a message to serial port as debug
  if (gDevices & ARCADEIT_DEVICE_SERIAL)
 80015b4:	4b06      	ldr	r3, [pc, #24]	; (80015d0 <ArcadeIT_TestPad_Init+0x80>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 80015bc:	d100      	bne.n	80015c0 <ArcadeIT_TestPad_Init+0x70>
    // Starts and configure the serial port.
    ArcadeIT_Serial_Port_String_Send(TEXT_TEST_PADS_INITED);

  } // End if.

} // End ArcadeIT_TestPads_Init.
 80015be:	bd08      	pop	{r3, pc}
    ArcadeIT_Serial_Port_String_Send(TEXT_TEST_PADS_INITED);
 80015c0:	4804      	ldr	r0, [pc, #16]	; (80015d4 <ArcadeIT_TestPad_Init+0x84>)
 80015c2:	f7ff fe65 	bl	8001290 <ArcadeIT_Serial_Port_String_Send>
} // End ArcadeIT_TestPads_Init.
 80015c6:	e7fa      	b.n	80015be <ArcadeIT_TestPad_Init+0x6e>
 80015c8:	40023800 	.word	0x40023800
 80015cc:	40020800 	.word	0x40020800
 80015d0:	20000084 	.word	0x20000084
 80015d4:	08003ed4 	.word	0x08003ed4

080015d8 <ArcadeIT_Scheduler_Task_Init>:
  PARMS:        See above.
  RETURNS:      Nothing.
  */

  uint8_t lTask = 0;
  for (lTask = 0; lTask < ARCADEIT_SCHEDULER_MAX_TASKS; lTask++)
 80015d8:	2300      	movs	r3, #0
 80015da:	2b04      	cmp	r3, #4
 80015dc:	d812      	bhi.n	8001604 <ArcadeIT_Scheduler_Task_Init+0x2c>
{
 80015de:	b410      	push	{r4}
  {
    gArcadeITTasks[lTask].current_cycle = 0;
 80015e0:	4c09      	ldr	r4, [pc, #36]	; (8001608 <ArcadeIT_Scheduler_Task_Init+0x30>)
 80015e2:	202c      	movs	r0, #44	; 0x2c
 80015e4:	fb00 f003 	mul.w	r0, r0, r3
 80015e8:	1821      	adds	r1, r4, r0
 80015ea:	2200      	movs	r2, #0
 80015ec:	604a      	str	r2, [r1, #4]
    gArcadeITTasks[lTask].cycles = 0;
 80015ee:	5022      	str	r2, [r4, r0]
    gArcadeITTasks[lTask].time_period = 0;
 80015f0:	608a      	str	r2, [r1, #8]
    gArcadeITTasks[lTask].time_current = 0;
 80015f2:	60ca      	str	r2, [r1, #12]
    gArcadeITTasks[lTask].function = NULL;
 80015f4:	610a      	str	r2, [r1, #16]
  for (lTask = 0; lTask < ARCADEIT_SCHEDULER_MAX_TASKS; lTask++)
 80015f6:	3301      	adds	r3, #1
 80015f8:	b2db      	uxtb	r3, r3
 80015fa:	2b04      	cmp	r3, #4
 80015fc:	d9f0      	bls.n	80015e0 <ArcadeIT_Scheduler_Task_Init+0x8>
  {
    //ArcadeIT_Serial_Port_String_Send(TEXT_SCHEDULER_INITED);

  } // End if.

} // End ArcadeIT_Scheduler_Task_Init.
 80015fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001602:	4770      	bx	lr
 8001604:	4770      	bx	lr
 8001606:	bf00      	nop
 8001608:	200000a4 	.word	0x200000a4

0800160c <ArcadeIT_Scheduler_Task_Set>:
  void *pFunctionPtr,        // The pointer to the function to execute.
  void *pParameters,         // The pointer to the parameters used by the function.
  uint32_t pCycles,          // The number of time that this task has to be executed. 0 = infinite.
  uint32_t pTimePeriod       // The time period in ms to elapse before the next execution.
)
{
 800160c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800160e:	469e      	mov	lr, r3
 8001610:	9f05      	ldr	r7, [sp, #20]
  DESCRIPTION:  Setup a scheduled task.
  PARMS:        See above.
  RETURNS:      Nothing.
  */

  if (pParameters != NULL)
 8001612:	b1f2      	cbz	r2, 8001652 <ArcadeIT_Scheduler_Task_Set+0x46>
 8001614:	4616      	mov	r6, r2
  {
    gArcadeITTasks[id].num_parameters = ((uint32_t*)pParameters)[PAR_1];
 8001616:	6814      	ldr	r4, [r2, #0]
 8001618:	4684      	mov	ip, r0
 800161a:	4d15      	ldr	r5, [pc, #84]	; (8001670 <ArcadeIT_Scheduler_Task_Set+0x64>)
 800161c:	222c      	movs	r2, #44	; 0x2c
 800161e:	fb02 5200 	mla	r2, r2, r0, r5
 8001622:	7514      	strb	r4, [r2, #20]

    // Copy parameters.
    uint8_t lPars = 0;
    for (lPars = 0; lPars < gArcadeITTasks[id].num_parameters+1; lPars++)
 8001624:	2400      	movs	r4, #0
 8001626:	e00c      	b.n	8001642 <ArcadeIT_Scheduler_Task_Set+0x36>
    {
      gArcadeITTasks[id].parameters[lPars] = ((uint32_t*)pParameters)[lPars];
 8001628:	eb0c 028c 	add.w	r2, ip, ip, lsl #2
 800162c:	eb0c 0242 	add.w	r2, ip, r2, lsl #1
 8001630:	4422      	add	r2, r4
 8001632:	3206      	adds	r2, #6
 8001634:	4d0e      	ldr	r5, [pc, #56]	; (8001670 <ArcadeIT_Scheduler_Task_Set+0x64>)
 8001636:	f856 3024 	ldr.w	r3, [r6, r4, lsl #2]
 800163a:	f845 3022 	str.w	r3, [r5, r2, lsl #2]
    for (lPars = 0; lPars < gArcadeITTasks[id].num_parameters+1; lPars++)
 800163e:	3401      	adds	r4, #1
 8001640:	b2e4      	uxtb	r4, r4
 8001642:	4d0b      	ldr	r5, [pc, #44]	; (8001670 <ArcadeIT_Scheduler_Task_Set+0x64>)
 8001644:	222c      	movs	r2, #44	; 0x2c
 8001646:	fb02 520c 	mla	r2, r2, ip, r5
 800164a:	7d12      	ldrb	r2, [r2, #20]
 800164c:	3201      	adds	r2, #1
 800164e:	4294      	cmp	r4, r2
 8001650:	dbea      	blt.n	8001628 <ArcadeIT_Scheduler_Task_Set+0x1c>

    } // End for.

  } // End if.

  gArcadeITTasks[id].current_cycle = 0;
 8001652:	4d07      	ldr	r5, [pc, #28]	; (8001670 <ArcadeIT_Scheduler_Task_Set+0x64>)
 8001654:	222c      	movs	r2, #44	; 0x2c
 8001656:	fb02 f000 	mul.w	r0, r2, r0
 800165a:	182a      	adds	r2, r5, r0
 800165c:	2400      	movs	r4, #0
 800165e:	6054      	str	r4, [r2, #4]
  gArcadeITTasks[id].cycles = pCycles;
 8001660:	f845 e000 	str.w	lr, [r5, r0]
  gArcadeITTasks[id].time_period = pTimePeriod;
 8001664:	6097      	str	r7, [r2, #8]
  gArcadeITTasks[id].time_current = gArcadeITTasks[id].time_period;
 8001666:	60d7      	str	r7, [r2, #12]
  gArcadeITTasks[id].function = pFunctionPtr;
 8001668:	6111      	str	r1, [r2, #16]
  gArcadeITTasks[id].execute = FALSE;
 800166a:	f882 4028 	strb.w	r4, [r2, #40]	; 0x28

} // End ArcadeIT_Scheduler_Task_Set.
 800166e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001670:	200000a4 	.word	0x200000a4

08001674 <ArcadeIT_Scheduler_Task_Unset>:
  DESCRIPTION:  Reset a scheduled task.
  PARMS:        See above.
  RETURNS:      Nothing.
  */

  gArcadeITTasks[id].current_cycle = 0;
 8001674:	4906      	ldr	r1, [pc, #24]	; (8001690 <ArcadeIT_Scheduler_Task_Unset+0x1c>)
 8001676:	232c      	movs	r3, #44	; 0x2c
 8001678:	fb03 f000 	mul.w	r0, r3, r0
 800167c:	180a      	adds	r2, r1, r0
 800167e:	2300      	movs	r3, #0
 8001680:	6053      	str	r3, [r2, #4]
  gArcadeITTasks[id].cycles = 0;
 8001682:	500b      	str	r3, [r1, r0]
  gArcadeITTasks[id].time_period = 0;
 8001684:	6093      	str	r3, [r2, #8]
  gArcadeITTasks[id].time_current = 0;
 8001686:	60d3      	str	r3, [r2, #12]
  gArcadeITTasks[id].function = NULL;
 8001688:	6113      	str	r3, [r2, #16]
  gArcadeITTasks[id].execute = FALSE;
 800168a:	f882 3028 	strb.w	r3, [r2, #40]	; 0x28

} // End ArcadeIT_Scheduler_Task_Unset.
 800168e:	4770      	bx	lr
 8001690:	200000a4 	.word	0x200000a4

08001694 <ArcadeIT_Scheduler_Update>:

// /////////////////////////////////////////////////////////////////////////////
void ArcadeIT_Scheduler_Update(void)
{
 8001694:	b538      	push	{r3, r4, r5, lr}
  PARMS:        See above.
  RETURNS:      Nothing.
  */

  uint8_t lTask = 0;
  for (lTask = 0; lTask < ARCADEIT_SCHEDULER_MAX_TASKS; lTask++)
 8001696:	2400      	movs	r4, #0
 8001698:	e007      	b.n	80016aa <ArcadeIT_Scheduler_Update+0x16>

            } // End if.
          }
          else
          {
            gArcadeITTasks[lTask].time_current = gArcadeITTasks[lTask].time_period;
 800169a:	4b1f      	ldr	r3, [pc, #124]	; (8001718 <ArcadeIT_Scheduler_Update+0x84>)
 800169c:	222c      	movs	r2, #44	; 0x2c
 800169e:	fb02 3104 	mla	r1, r2, r4, r3
 80016a2:	688b      	ldr	r3, [r1, #8]
 80016a4:	60cb      	str	r3, [r1, #12]
  for (lTask = 0; lTask < ARCADEIT_SCHEDULER_MAX_TASKS; lTask++)
 80016a6:	3401      	adds	r4, #1
 80016a8:	b2e4      	uxtb	r4, r4
 80016aa:	2c04      	cmp	r4, #4
 80016ac:	d833      	bhi.n	8001716 <ArcadeIT_Scheduler_Update+0x82>
    if (gArcadeITTasks[lTask].function != NULL)
 80016ae:	4621      	mov	r1, r4
 80016b0:	4a19      	ldr	r2, [pc, #100]	; (8001718 <ArcadeIT_Scheduler_Update+0x84>)
 80016b2:	232c      	movs	r3, #44	; 0x2c
 80016b4:	fb03 2304 	mla	r3, r3, r4, r2
 80016b8:	691b      	ldr	r3, [r3, #16]
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d0f3      	beq.n	80016a6 <ArcadeIT_Scheduler_Update+0x12>
      if (gArcadeITTasks[lTask].execute == FALSE)
 80016be:	232c      	movs	r3, #44	; 0x2c
 80016c0:	fb03 2304 	mla	r3, r3, r4, r2
 80016c4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d1ec      	bne.n	80016a6 <ArcadeIT_Scheduler_Update+0x12>
        gArcadeITTasks[lTask].time_current--;
 80016cc:	4613      	mov	r3, r2
 80016ce:	222c      	movs	r2, #44	; 0x2c
 80016d0:	fb02 3204 	mla	r2, r2, r4, r3
 80016d4:	68d3      	ldr	r3, [r2, #12]
 80016d6:	3b01      	subs	r3, #1
 80016d8:	60d3      	str	r3, [r2, #12]
        if (gArcadeITTasks[lTask].time_current == 0)
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d1e3      	bne.n	80016a6 <ArcadeIT_Scheduler_Update+0x12>
          gArcadeITTasks[lTask].execute = TRUE;
 80016de:	4a0e      	ldr	r2, [pc, #56]	; (8001718 <ArcadeIT_Scheduler_Update+0x84>)
 80016e0:	232c      	movs	r3, #44	; 0x2c
 80016e2:	fb03 f304 	mul.w	r3, r3, r4
 80016e6:	18d0      	adds	r0, r2, r3
 80016e8:	2501      	movs	r5, #1
 80016ea:	f880 5028 	strb.w	r5, [r0, #40]	; 0x28
          if (gArcadeITTasks[lTask].cycles)
 80016ee:	58d3      	ldr	r3, [r2, r3]
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d0d2      	beq.n	800169a <ArcadeIT_Scheduler_Update+0x6>
            gArcadeITTasks[lTask].time_current = gArcadeITTasks[lTask].time_period;
 80016f4:	4610      	mov	r0, r2
 80016f6:	232c      	movs	r3, #44	; 0x2c
 80016f8:	fb03 f101 	mul.w	r1, r3, r1
 80016fc:	440a      	add	r2, r1
 80016fe:	6893      	ldr	r3, [r2, #8]
 8001700:	60d3      	str	r3, [r2, #12]
            gArcadeITTasks[lTask].current_cycle++;
 8001702:	6853      	ldr	r3, [r2, #4]
 8001704:	442b      	add	r3, r5
 8001706:	6053      	str	r3, [r2, #4]
            if (gArcadeITTasks[lTask].current_cycle == gArcadeITTasks[lTask].cycles)
 8001708:	5842      	ldr	r2, [r0, r1]
 800170a:	4293      	cmp	r3, r2
 800170c:	d1cb      	bne.n	80016a6 <ArcadeIT_Scheduler_Update+0x12>
              ArcadeIT_Scheduler_Task_Unset(lTask);
 800170e:	4620      	mov	r0, r4
 8001710:	f7ff ffb0 	bl	8001674 <ArcadeIT_Scheduler_Task_Unset>
 8001714:	e7c7      	b.n	80016a6 <ArcadeIT_Scheduler_Update+0x12>

    } // End if.

  } // End for.

} // End ArcadeIT_Scheduler_Update.
 8001716:	bd38      	pop	{r3, r4, r5, pc}
 8001718:	200000a4 	.word	0x200000a4

0800171c <ArcadeIT_Scheduler_Run>:

// /////////////////////////////////////////////////////////////////////////////
void ArcadeIT_Scheduler_Run(void)
{
 800171c:	b538      	push	{r3, r4, r5, lr}
  PARMS:        See above.
  RETURNS:      Nothing.
  */

  uint8_t lTask = 0;
  for (lTask = 0; lTask < ARCADEIT_SCHEDULER_MAX_TASKS; lTask++)
 800171e:	2400      	movs	r4, #0
 8001720:	e001      	b.n	8001726 <ArcadeIT_Scheduler_Run+0xa>
 8001722:	3401      	adds	r4, #1
 8001724:	b2e4      	uxtb	r4, r4
 8001726:	2c04      	cmp	r4, #4
 8001728:	d814      	bhi.n	8001754 <ArcadeIT_Scheduler_Run+0x38>
  {
    if (gArcadeITTasks[lTask].execute)
 800172a:	4a0b      	ldr	r2, [pc, #44]	; (8001758 <ArcadeIT_Scheduler_Run+0x3c>)
 800172c:	232c      	movs	r3, #44	; 0x2c
 800172e:	fb03 2304 	mla	r3, r3, r4, r2
 8001732:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8001736:	2b00      	cmp	r3, #0
 8001738:	d0f3      	beq.n	8001722 <ArcadeIT_Scheduler_Run+0x6>
    {
        // Here we call the function set for this task.
        gArcadeITTasks[lTask].function(gArcadeITTasks[lTask].parameters);
 800173a:	4610      	mov	r0, r2
 800173c:	232c      	movs	r3, #44	; 0x2c
 800173e:	fb03 f304 	mul.w	r3, r3, r4
 8001742:	18d5      	adds	r5, r2, r3
 8001744:	692a      	ldr	r2, [r5, #16]
 8001746:	3318      	adds	r3, #24
 8001748:	4418      	add	r0, r3
 800174a:	4790      	blx	r2

        // Unmark the function.
        gArcadeITTasks[lTask].execute = FALSE;
 800174c:	2300      	movs	r3, #0
 800174e:	f885 3028 	strb.w	r3, [r5, #40]	; 0x28
 8001752:	e7e6      	b.n	8001722 <ArcadeIT_Scheduler_Run+0x6>

    } // End if.

  } // End for.

} // End ArcadeIT_Scheduler_Run.
 8001754:	bd38      	pop	{r3, r4, r5, pc}
 8001756:	bf00      	nop
 8001758:	200000a4 	.word	0x200000a4

0800175c <__errno>:
 800175c:	4b01      	ldr	r3, [pc, #4]	; (8001764 <__errno+0x8>)
 800175e:	6818      	ldr	r0, [r3, #0]
 8001760:	4770      	bx	lr
 8001762:	bf00      	nop
 8001764:	20000000 	.word	0x20000000

08001768 <__libc_init_array>:
 8001768:	b570      	push	{r4, r5, r6, lr}
 800176a:	4e0d      	ldr	r6, [pc, #52]	; (80017a0 <__libc_init_array+0x38>)
 800176c:	4c0d      	ldr	r4, [pc, #52]	; (80017a4 <__libc_init_array+0x3c>)
 800176e:	1ba4      	subs	r4, r4, r6
 8001770:	10a4      	asrs	r4, r4, #2
 8001772:	2500      	movs	r5, #0
 8001774:	42a5      	cmp	r5, r4
 8001776:	d109      	bne.n	800178c <__libc_init_array+0x24>
 8001778:	4e0b      	ldr	r6, [pc, #44]	; (80017a8 <__libc_init_array+0x40>)
 800177a:	4c0c      	ldr	r4, [pc, #48]	; (80017ac <__libc_init_array+0x44>)
 800177c:	f000 fc1e 	bl	8001fbc <_init>
 8001780:	1ba4      	subs	r4, r4, r6
 8001782:	10a4      	asrs	r4, r4, #2
 8001784:	2500      	movs	r5, #0
 8001786:	42a5      	cmp	r5, r4
 8001788:	d105      	bne.n	8001796 <__libc_init_array+0x2e>
 800178a:	bd70      	pop	{r4, r5, r6, pc}
 800178c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001790:	4798      	blx	r3
 8001792:	3501      	adds	r5, #1
 8001794:	e7ee      	b.n	8001774 <__libc_init_array+0xc>
 8001796:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800179a:	4798      	blx	r3
 800179c:	3501      	adds	r5, #1
 800179e:	e7f2      	b.n	8001786 <__libc_init_array+0x1e>
 80017a0:	08003f24 	.word	0x08003f24
 80017a4:	08003f24 	.word	0x08003f24
 80017a8:	08003f24 	.word	0x08003f24
 80017ac:	08003f28 	.word	0x08003f28

080017b0 <siprintf>:
 80017b0:	b40e      	push	{r1, r2, r3}
 80017b2:	b500      	push	{lr}
 80017b4:	b09c      	sub	sp, #112	; 0x70
 80017b6:	ab1d      	add	r3, sp, #116	; 0x74
 80017b8:	9002      	str	r0, [sp, #8]
 80017ba:	9006      	str	r0, [sp, #24]
 80017bc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80017c0:	4809      	ldr	r0, [pc, #36]	; (80017e8 <siprintf+0x38>)
 80017c2:	9107      	str	r1, [sp, #28]
 80017c4:	9104      	str	r1, [sp, #16]
 80017c6:	4909      	ldr	r1, [pc, #36]	; (80017ec <siprintf+0x3c>)
 80017c8:	f853 2b04 	ldr.w	r2, [r3], #4
 80017cc:	9105      	str	r1, [sp, #20]
 80017ce:	6800      	ldr	r0, [r0, #0]
 80017d0:	9301      	str	r3, [sp, #4]
 80017d2:	a902      	add	r1, sp, #8
 80017d4:	f000 f866 	bl	80018a4 <_svfiprintf_r>
 80017d8:	9b02      	ldr	r3, [sp, #8]
 80017da:	2200      	movs	r2, #0
 80017dc:	701a      	strb	r2, [r3, #0]
 80017de:	b01c      	add	sp, #112	; 0x70
 80017e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80017e4:	b003      	add	sp, #12
 80017e6:	4770      	bx	lr
 80017e8:	20000000 	.word	0x20000000
 80017ec:	ffff0208 	.word	0xffff0208

080017f0 <__ssputs_r>:
 80017f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80017f4:	688e      	ldr	r6, [r1, #8]
 80017f6:	429e      	cmp	r6, r3
 80017f8:	4682      	mov	sl, r0
 80017fa:	460c      	mov	r4, r1
 80017fc:	4690      	mov	r8, r2
 80017fe:	4699      	mov	r9, r3
 8001800:	d837      	bhi.n	8001872 <__ssputs_r+0x82>
 8001802:	898a      	ldrh	r2, [r1, #12]
 8001804:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8001808:	d031      	beq.n	800186e <__ssputs_r+0x7e>
 800180a:	6825      	ldr	r5, [r4, #0]
 800180c:	6909      	ldr	r1, [r1, #16]
 800180e:	1a6f      	subs	r7, r5, r1
 8001810:	6965      	ldr	r5, [r4, #20]
 8001812:	2302      	movs	r3, #2
 8001814:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001818:	fb95 f5f3 	sdiv	r5, r5, r3
 800181c:	f109 0301 	add.w	r3, r9, #1
 8001820:	443b      	add	r3, r7
 8001822:	429d      	cmp	r5, r3
 8001824:	bf38      	it	cc
 8001826:	461d      	movcc	r5, r3
 8001828:	0553      	lsls	r3, r2, #21
 800182a:	d530      	bpl.n	800188e <__ssputs_r+0x9e>
 800182c:	4629      	mov	r1, r5
 800182e:	f000 fb2b 	bl	8001e88 <_malloc_r>
 8001832:	4606      	mov	r6, r0
 8001834:	b950      	cbnz	r0, 800184c <__ssputs_r+0x5c>
 8001836:	230c      	movs	r3, #12
 8001838:	f8ca 3000 	str.w	r3, [sl]
 800183c:	89a3      	ldrh	r3, [r4, #12]
 800183e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001842:	81a3      	strh	r3, [r4, #12]
 8001844:	f04f 30ff 	mov.w	r0, #4294967295
 8001848:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800184c:	463a      	mov	r2, r7
 800184e:	6921      	ldr	r1, [r4, #16]
 8001850:	f000 faa8 	bl	8001da4 <memcpy>
 8001854:	89a3      	ldrh	r3, [r4, #12]
 8001856:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800185a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800185e:	81a3      	strh	r3, [r4, #12]
 8001860:	6126      	str	r6, [r4, #16]
 8001862:	6165      	str	r5, [r4, #20]
 8001864:	443e      	add	r6, r7
 8001866:	1bed      	subs	r5, r5, r7
 8001868:	6026      	str	r6, [r4, #0]
 800186a:	60a5      	str	r5, [r4, #8]
 800186c:	464e      	mov	r6, r9
 800186e:	454e      	cmp	r6, r9
 8001870:	d900      	bls.n	8001874 <__ssputs_r+0x84>
 8001872:	464e      	mov	r6, r9
 8001874:	4632      	mov	r2, r6
 8001876:	4641      	mov	r1, r8
 8001878:	6820      	ldr	r0, [r4, #0]
 800187a:	f000 fa9e 	bl	8001dba <memmove>
 800187e:	68a3      	ldr	r3, [r4, #8]
 8001880:	1b9b      	subs	r3, r3, r6
 8001882:	60a3      	str	r3, [r4, #8]
 8001884:	6823      	ldr	r3, [r4, #0]
 8001886:	441e      	add	r6, r3
 8001888:	6026      	str	r6, [r4, #0]
 800188a:	2000      	movs	r0, #0
 800188c:	e7dc      	b.n	8001848 <__ssputs_r+0x58>
 800188e:	462a      	mov	r2, r5
 8001890:	f000 fb54 	bl	8001f3c <_realloc_r>
 8001894:	4606      	mov	r6, r0
 8001896:	2800      	cmp	r0, #0
 8001898:	d1e2      	bne.n	8001860 <__ssputs_r+0x70>
 800189a:	6921      	ldr	r1, [r4, #16]
 800189c:	4650      	mov	r0, sl
 800189e:	f000 faa5 	bl	8001dec <_free_r>
 80018a2:	e7c8      	b.n	8001836 <__ssputs_r+0x46>

080018a4 <_svfiprintf_r>:
 80018a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80018a8:	461d      	mov	r5, r3
 80018aa:	898b      	ldrh	r3, [r1, #12]
 80018ac:	061f      	lsls	r7, r3, #24
 80018ae:	b09d      	sub	sp, #116	; 0x74
 80018b0:	4680      	mov	r8, r0
 80018b2:	460c      	mov	r4, r1
 80018b4:	4616      	mov	r6, r2
 80018b6:	d50f      	bpl.n	80018d8 <_svfiprintf_r+0x34>
 80018b8:	690b      	ldr	r3, [r1, #16]
 80018ba:	b96b      	cbnz	r3, 80018d8 <_svfiprintf_r+0x34>
 80018bc:	2140      	movs	r1, #64	; 0x40
 80018be:	f000 fae3 	bl	8001e88 <_malloc_r>
 80018c2:	6020      	str	r0, [r4, #0]
 80018c4:	6120      	str	r0, [r4, #16]
 80018c6:	b928      	cbnz	r0, 80018d4 <_svfiprintf_r+0x30>
 80018c8:	230c      	movs	r3, #12
 80018ca:	f8c8 3000 	str.w	r3, [r8]
 80018ce:	f04f 30ff 	mov.w	r0, #4294967295
 80018d2:	e0c8      	b.n	8001a66 <_svfiprintf_r+0x1c2>
 80018d4:	2340      	movs	r3, #64	; 0x40
 80018d6:	6163      	str	r3, [r4, #20]
 80018d8:	2300      	movs	r3, #0
 80018da:	9309      	str	r3, [sp, #36]	; 0x24
 80018dc:	2320      	movs	r3, #32
 80018de:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80018e2:	2330      	movs	r3, #48	; 0x30
 80018e4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80018e8:	9503      	str	r5, [sp, #12]
 80018ea:	f04f 0b01 	mov.w	fp, #1
 80018ee:	4637      	mov	r7, r6
 80018f0:	463d      	mov	r5, r7
 80018f2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80018f6:	b10b      	cbz	r3, 80018fc <_svfiprintf_r+0x58>
 80018f8:	2b25      	cmp	r3, #37	; 0x25
 80018fa:	d13e      	bne.n	800197a <_svfiprintf_r+0xd6>
 80018fc:	ebb7 0a06 	subs.w	sl, r7, r6
 8001900:	d00b      	beq.n	800191a <_svfiprintf_r+0x76>
 8001902:	4653      	mov	r3, sl
 8001904:	4632      	mov	r2, r6
 8001906:	4621      	mov	r1, r4
 8001908:	4640      	mov	r0, r8
 800190a:	f7ff ff71 	bl	80017f0 <__ssputs_r>
 800190e:	3001      	adds	r0, #1
 8001910:	f000 80a4 	beq.w	8001a5c <_svfiprintf_r+0x1b8>
 8001914:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001916:	4453      	add	r3, sl
 8001918:	9309      	str	r3, [sp, #36]	; 0x24
 800191a:	783b      	ldrb	r3, [r7, #0]
 800191c:	2b00      	cmp	r3, #0
 800191e:	f000 809d 	beq.w	8001a5c <_svfiprintf_r+0x1b8>
 8001922:	2300      	movs	r3, #0
 8001924:	f04f 32ff 	mov.w	r2, #4294967295
 8001928:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800192c:	9304      	str	r3, [sp, #16]
 800192e:	9307      	str	r3, [sp, #28]
 8001930:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8001934:	931a      	str	r3, [sp, #104]	; 0x68
 8001936:	462f      	mov	r7, r5
 8001938:	2205      	movs	r2, #5
 800193a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800193e:	4850      	ldr	r0, [pc, #320]	; (8001a80 <_svfiprintf_r+0x1dc>)
 8001940:	f7fe fc5e 	bl	8000200 <memchr>
 8001944:	9b04      	ldr	r3, [sp, #16]
 8001946:	b9d0      	cbnz	r0, 800197e <_svfiprintf_r+0xda>
 8001948:	06d9      	lsls	r1, r3, #27
 800194a:	bf44      	itt	mi
 800194c:	2220      	movmi	r2, #32
 800194e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8001952:	071a      	lsls	r2, r3, #28
 8001954:	bf44      	itt	mi
 8001956:	222b      	movmi	r2, #43	; 0x2b
 8001958:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800195c:	782a      	ldrb	r2, [r5, #0]
 800195e:	2a2a      	cmp	r2, #42	; 0x2a
 8001960:	d015      	beq.n	800198e <_svfiprintf_r+0xea>
 8001962:	9a07      	ldr	r2, [sp, #28]
 8001964:	462f      	mov	r7, r5
 8001966:	2000      	movs	r0, #0
 8001968:	250a      	movs	r5, #10
 800196a:	4639      	mov	r1, r7
 800196c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001970:	3b30      	subs	r3, #48	; 0x30
 8001972:	2b09      	cmp	r3, #9
 8001974:	d94d      	bls.n	8001a12 <_svfiprintf_r+0x16e>
 8001976:	b1b8      	cbz	r0, 80019a8 <_svfiprintf_r+0x104>
 8001978:	e00f      	b.n	800199a <_svfiprintf_r+0xf6>
 800197a:	462f      	mov	r7, r5
 800197c:	e7b8      	b.n	80018f0 <_svfiprintf_r+0x4c>
 800197e:	4a40      	ldr	r2, [pc, #256]	; (8001a80 <_svfiprintf_r+0x1dc>)
 8001980:	1a80      	subs	r0, r0, r2
 8001982:	fa0b f000 	lsl.w	r0, fp, r0
 8001986:	4318      	orrs	r0, r3
 8001988:	9004      	str	r0, [sp, #16]
 800198a:	463d      	mov	r5, r7
 800198c:	e7d3      	b.n	8001936 <_svfiprintf_r+0x92>
 800198e:	9a03      	ldr	r2, [sp, #12]
 8001990:	1d11      	adds	r1, r2, #4
 8001992:	6812      	ldr	r2, [r2, #0]
 8001994:	9103      	str	r1, [sp, #12]
 8001996:	2a00      	cmp	r2, #0
 8001998:	db01      	blt.n	800199e <_svfiprintf_r+0xfa>
 800199a:	9207      	str	r2, [sp, #28]
 800199c:	e004      	b.n	80019a8 <_svfiprintf_r+0x104>
 800199e:	4252      	negs	r2, r2
 80019a0:	f043 0302 	orr.w	r3, r3, #2
 80019a4:	9207      	str	r2, [sp, #28]
 80019a6:	9304      	str	r3, [sp, #16]
 80019a8:	783b      	ldrb	r3, [r7, #0]
 80019aa:	2b2e      	cmp	r3, #46	; 0x2e
 80019ac:	d10c      	bne.n	80019c8 <_svfiprintf_r+0x124>
 80019ae:	787b      	ldrb	r3, [r7, #1]
 80019b0:	2b2a      	cmp	r3, #42	; 0x2a
 80019b2:	d133      	bne.n	8001a1c <_svfiprintf_r+0x178>
 80019b4:	9b03      	ldr	r3, [sp, #12]
 80019b6:	1d1a      	adds	r2, r3, #4
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	9203      	str	r2, [sp, #12]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	bfb8      	it	lt
 80019c0:	f04f 33ff 	movlt.w	r3, #4294967295
 80019c4:	3702      	adds	r7, #2
 80019c6:	9305      	str	r3, [sp, #20]
 80019c8:	4d2e      	ldr	r5, [pc, #184]	; (8001a84 <_svfiprintf_r+0x1e0>)
 80019ca:	7839      	ldrb	r1, [r7, #0]
 80019cc:	2203      	movs	r2, #3
 80019ce:	4628      	mov	r0, r5
 80019d0:	f7fe fc16 	bl	8000200 <memchr>
 80019d4:	b138      	cbz	r0, 80019e6 <_svfiprintf_r+0x142>
 80019d6:	2340      	movs	r3, #64	; 0x40
 80019d8:	1b40      	subs	r0, r0, r5
 80019da:	fa03 f000 	lsl.w	r0, r3, r0
 80019de:	9b04      	ldr	r3, [sp, #16]
 80019e0:	4303      	orrs	r3, r0
 80019e2:	3701      	adds	r7, #1
 80019e4:	9304      	str	r3, [sp, #16]
 80019e6:	7839      	ldrb	r1, [r7, #0]
 80019e8:	4827      	ldr	r0, [pc, #156]	; (8001a88 <_svfiprintf_r+0x1e4>)
 80019ea:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80019ee:	2206      	movs	r2, #6
 80019f0:	1c7e      	adds	r6, r7, #1
 80019f2:	f7fe fc05 	bl	8000200 <memchr>
 80019f6:	2800      	cmp	r0, #0
 80019f8:	d038      	beq.n	8001a6c <_svfiprintf_r+0x1c8>
 80019fa:	4b24      	ldr	r3, [pc, #144]	; (8001a8c <_svfiprintf_r+0x1e8>)
 80019fc:	bb13      	cbnz	r3, 8001a44 <_svfiprintf_r+0x1a0>
 80019fe:	9b03      	ldr	r3, [sp, #12]
 8001a00:	3307      	adds	r3, #7
 8001a02:	f023 0307 	bic.w	r3, r3, #7
 8001a06:	3308      	adds	r3, #8
 8001a08:	9303      	str	r3, [sp, #12]
 8001a0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001a0c:	444b      	add	r3, r9
 8001a0e:	9309      	str	r3, [sp, #36]	; 0x24
 8001a10:	e76d      	b.n	80018ee <_svfiprintf_r+0x4a>
 8001a12:	fb05 3202 	mla	r2, r5, r2, r3
 8001a16:	2001      	movs	r0, #1
 8001a18:	460f      	mov	r7, r1
 8001a1a:	e7a6      	b.n	800196a <_svfiprintf_r+0xc6>
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	3701      	adds	r7, #1
 8001a20:	9305      	str	r3, [sp, #20]
 8001a22:	4619      	mov	r1, r3
 8001a24:	250a      	movs	r5, #10
 8001a26:	4638      	mov	r0, r7
 8001a28:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001a2c:	3a30      	subs	r2, #48	; 0x30
 8001a2e:	2a09      	cmp	r2, #9
 8001a30:	d903      	bls.n	8001a3a <_svfiprintf_r+0x196>
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d0c8      	beq.n	80019c8 <_svfiprintf_r+0x124>
 8001a36:	9105      	str	r1, [sp, #20]
 8001a38:	e7c6      	b.n	80019c8 <_svfiprintf_r+0x124>
 8001a3a:	fb05 2101 	mla	r1, r5, r1, r2
 8001a3e:	2301      	movs	r3, #1
 8001a40:	4607      	mov	r7, r0
 8001a42:	e7f0      	b.n	8001a26 <_svfiprintf_r+0x182>
 8001a44:	ab03      	add	r3, sp, #12
 8001a46:	9300      	str	r3, [sp, #0]
 8001a48:	4622      	mov	r2, r4
 8001a4a:	4b11      	ldr	r3, [pc, #68]	; (8001a90 <_svfiprintf_r+0x1ec>)
 8001a4c:	a904      	add	r1, sp, #16
 8001a4e:	4640      	mov	r0, r8
 8001a50:	f3af 8000 	nop.w
 8001a54:	f1b0 3fff 	cmp.w	r0, #4294967295
 8001a58:	4681      	mov	r9, r0
 8001a5a:	d1d6      	bne.n	8001a0a <_svfiprintf_r+0x166>
 8001a5c:	89a3      	ldrh	r3, [r4, #12]
 8001a5e:	065b      	lsls	r3, r3, #25
 8001a60:	f53f af35 	bmi.w	80018ce <_svfiprintf_r+0x2a>
 8001a64:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001a66:	b01d      	add	sp, #116	; 0x74
 8001a68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001a6c:	ab03      	add	r3, sp, #12
 8001a6e:	9300      	str	r3, [sp, #0]
 8001a70:	4622      	mov	r2, r4
 8001a72:	4b07      	ldr	r3, [pc, #28]	; (8001a90 <_svfiprintf_r+0x1ec>)
 8001a74:	a904      	add	r1, sp, #16
 8001a76:	4640      	mov	r0, r8
 8001a78:	f000 f882 	bl	8001b80 <_printf_i>
 8001a7c:	e7ea      	b.n	8001a54 <_svfiprintf_r+0x1b0>
 8001a7e:	bf00      	nop
 8001a80:	08003ef0 	.word	0x08003ef0
 8001a84:	08003ef6 	.word	0x08003ef6
 8001a88:	08003efa 	.word	0x08003efa
 8001a8c:	00000000 	.word	0x00000000
 8001a90:	080017f1 	.word	0x080017f1

08001a94 <_printf_common>:
 8001a94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001a98:	4691      	mov	r9, r2
 8001a9a:	461f      	mov	r7, r3
 8001a9c:	688a      	ldr	r2, [r1, #8]
 8001a9e:	690b      	ldr	r3, [r1, #16]
 8001aa0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001aa4:	4293      	cmp	r3, r2
 8001aa6:	bfb8      	it	lt
 8001aa8:	4613      	movlt	r3, r2
 8001aaa:	f8c9 3000 	str.w	r3, [r9]
 8001aae:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8001ab2:	4606      	mov	r6, r0
 8001ab4:	460c      	mov	r4, r1
 8001ab6:	b112      	cbz	r2, 8001abe <_printf_common+0x2a>
 8001ab8:	3301      	adds	r3, #1
 8001aba:	f8c9 3000 	str.w	r3, [r9]
 8001abe:	6823      	ldr	r3, [r4, #0]
 8001ac0:	0699      	lsls	r1, r3, #26
 8001ac2:	bf42      	ittt	mi
 8001ac4:	f8d9 3000 	ldrmi.w	r3, [r9]
 8001ac8:	3302      	addmi	r3, #2
 8001aca:	f8c9 3000 	strmi.w	r3, [r9]
 8001ace:	6825      	ldr	r5, [r4, #0]
 8001ad0:	f015 0506 	ands.w	r5, r5, #6
 8001ad4:	d107      	bne.n	8001ae6 <_printf_common+0x52>
 8001ad6:	f104 0a19 	add.w	sl, r4, #25
 8001ada:	68e3      	ldr	r3, [r4, #12]
 8001adc:	f8d9 2000 	ldr.w	r2, [r9]
 8001ae0:	1a9b      	subs	r3, r3, r2
 8001ae2:	42ab      	cmp	r3, r5
 8001ae4:	dc28      	bgt.n	8001b38 <_printf_common+0xa4>
 8001ae6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8001aea:	6822      	ldr	r2, [r4, #0]
 8001aec:	3300      	adds	r3, #0
 8001aee:	bf18      	it	ne
 8001af0:	2301      	movne	r3, #1
 8001af2:	0692      	lsls	r2, r2, #26
 8001af4:	d42d      	bmi.n	8001b52 <_printf_common+0xbe>
 8001af6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001afa:	4639      	mov	r1, r7
 8001afc:	4630      	mov	r0, r6
 8001afe:	47c0      	blx	r8
 8001b00:	3001      	adds	r0, #1
 8001b02:	d020      	beq.n	8001b46 <_printf_common+0xb2>
 8001b04:	6823      	ldr	r3, [r4, #0]
 8001b06:	68e5      	ldr	r5, [r4, #12]
 8001b08:	f8d9 2000 	ldr.w	r2, [r9]
 8001b0c:	f003 0306 	and.w	r3, r3, #6
 8001b10:	2b04      	cmp	r3, #4
 8001b12:	bf08      	it	eq
 8001b14:	1aad      	subeq	r5, r5, r2
 8001b16:	68a3      	ldr	r3, [r4, #8]
 8001b18:	6922      	ldr	r2, [r4, #16]
 8001b1a:	bf0c      	ite	eq
 8001b1c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001b20:	2500      	movne	r5, #0
 8001b22:	4293      	cmp	r3, r2
 8001b24:	bfc4      	itt	gt
 8001b26:	1a9b      	subgt	r3, r3, r2
 8001b28:	18ed      	addgt	r5, r5, r3
 8001b2a:	f04f 0900 	mov.w	r9, #0
 8001b2e:	341a      	adds	r4, #26
 8001b30:	454d      	cmp	r5, r9
 8001b32:	d11a      	bne.n	8001b6a <_printf_common+0xd6>
 8001b34:	2000      	movs	r0, #0
 8001b36:	e008      	b.n	8001b4a <_printf_common+0xb6>
 8001b38:	2301      	movs	r3, #1
 8001b3a:	4652      	mov	r2, sl
 8001b3c:	4639      	mov	r1, r7
 8001b3e:	4630      	mov	r0, r6
 8001b40:	47c0      	blx	r8
 8001b42:	3001      	adds	r0, #1
 8001b44:	d103      	bne.n	8001b4e <_printf_common+0xba>
 8001b46:	f04f 30ff 	mov.w	r0, #4294967295
 8001b4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001b4e:	3501      	adds	r5, #1
 8001b50:	e7c3      	b.n	8001ada <_printf_common+0x46>
 8001b52:	18e1      	adds	r1, r4, r3
 8001b54:	1c5a      	adds	r2, r3, #1
 8001b56:	2030      	movs	r0, #48	; 0x30
 8001b58:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8001b5c:	4422      	add	r2, r4
 8001b5e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8001b62:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8001b66:	3302      	adds	r3, #2
 8001b68:	e7c5      	b.n	8001af6 <_printf_common+0x62>
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	4622      	mov	r2, r4
 8001b6e:	4639      	mov	r1, r7
 8001b70:	4630      	mov	r0, r6
 8001b72:	47c0      	blx	r8
 8001b74:	3001      	adds	r0, #1
 8001b76:	d0e6      	beq.n	8001b46 <_printf_common+0xb2>
 8001b78:	f109 0901 	add.w	r9, r9, #1
 8001b7c:	e7d8      	b.n	8001b30 <_printf_common+0x9c>
	...

08001b80 <_printf_i>:
 8001b80:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001b84:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8001b88:	460c      	mov	r4, r1
 8001b8a:	7e09      	ldrb	r1, [r1, #24]
 8001b8c:	b085      	sub	sp, #20
 8001b8e:	296e      	cmp	r1, #110	; 0x6e
 8001b90:	4617      	mov	r7, r2
 8001b92:	4606      	mov	r6, r0
 8001b94:	4698      	mov	r8, r3
 8001b96:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8001b98:	f000 80b3 	beq.w	8001d02 <_printf_i+0x182>
 8001b9c:	d822      	bhi.n	8001be4 <_printf_i+0x64>
 8001b9e:	2963      	cmp	r1, #99	; 0x63
 8001ba0:	d036      	beq.n	8001c10 <_printf_i+0x90>
 8001ba2:	d80a      	bhi.n	8001bba <_printf_i+0x3a>
 8001ba4:	2900      	cmp	r1, #0
 8001ba6:	f000 80b9 	beq.w	8001d1c <_printf_i+0x19c>
 8001baa:	2958      	cmp	r1, #88	; 0x58
 8001bac:	f000 8083 	beq.w	8001cb6 <_printf_i+0x136>
 8001bb0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001bb4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8001bb8:	e032      	b.n	8001c20 <_printf_i+0xa0>
 8001bba:	2964      	cmp	r1, #100	; 0x64
 8001bbc:	d001      	beq.n	8001bc2 <_printf_i+0x42>
 8001bbe:	2969      	cmp	r1, #105	; 0x69
 8001bc0:	d1f6      	bne.n	8001bb0 <_printf_i+0x30>
 8001bc2:	6820      	ldr	r0, [r4, #0]
 8001bc4:	6813      	ldr	r3, [r2, #0]
 8001bc6:	0605      	lsls	r5, r0, #24
 8001bc8:	f103 0104 	add.w	r1, r3, #4
 8001bcc:	d52a      	bpl.n	8001c24 <_printf_i+0xa4>
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	6011      	str	r1, [r2, #0]
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	da03      	bge.n	8001bde <_printf_i+0x5e>
 8001bd6:	222d      	movs	r2, #45	; 0x2d
 8001bd8:	425b      	negs	r3, r3
 8001bda:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8001bde:	486f      	ldr	r0, [pc, #444]	; (8001d9c <_printf_i+0x21c>)
 8001be0:	220a      	movs	r2, #10
 8001be2:	e039      	b.n	8001c58 <_printf_i+0xd8>
 8001be4:	2973      	cmp	r1, #115	; 0x73
 8001be6:	f000 809d 	beq.w	8001d24 <_printf_i+0x1a4>
 8001bea:	d808      	bhi.n	8001bfe <_printf_i+0x7e>
 8001bec:	296f      	cmp	r1, #111	; 0x6f
 8001bee:	d020      	beq.n	8001c32 <_printf_i+0xb2>
 8001bf0:	2970      	cmp	r1, #112	; 0x70
 8001bf2:	d1dd      	bne.n	8001bb0 <_printf_i+0x30>
 8001bf4:	6823      	ldr	r3, [r4, #0]
 8001bf6:	f043 0320 	orr.w	r3, r3, #32
 8001bfa:	6023      	str	r3, [r4, #0]
 8001bfc:	e003      	b.n	8001c06 <_printf_i+0x86>
 8001bfe:	2975      	cmp	r1, #117	; 0x75
 8001c00:	d017      	beq.n	8001c32 <_printf_i+0xb2>
 8001c02:	2978      	cmp	r1, #120	; 0x78
 8001c04:	d1d4      	bne.n	8001bb0 <_printf_i+0x30>
 8001c06:	2378      	movs	r3, #120	; 0x78
 8001c08:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8001c0c:	4864      	ldr	r0, [pc, #400]	; (8001da0 <_printf_i+0x220>)
 8001c0e:	e055      	b.n	8001cbc <_printf_i+0x13c>
 8001c10:	6813      	ldr	r3, [r2, #0]
 8001c12:	1d19      	adds	r1, r3, #4
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	6011      	str	r1, [r2, #0]
 8001c18:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001c1c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001c20:	2301      	movs	r3, #1
 8001c22:	e08c      	b.n	8001d3e <_printf_i+0x1be>
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	6011      	str	r1, [r2, #0]
 8001c28:	f010 0f40 	tst.w	r0, #64	; 0x40
 8001c2c:	bf18      	it	ne
 8001c2e:	b21b      	sxthne	r3, r3
 8001c30:	e7cf      	b.n	8001bd2 <_printf_i+0x52>
 8001c32:	6813      	ldr	r3, [r2, #0]
 8001c34:	6825      	ldr	r5, [r4, #0]
 8001c36:	1d18      	adds	r0, r3, #4
 8001c38:	6010      	str	r0, [r2, #0]
 8001c3a:	0628      	lsls	r0, r5, #24
 8001c3c:	d501      	bpl.n	8001c42 <_printf_i+0xc2>
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	e002      	b.n	8001c48 <_printf_i+0xc8>
 8001c42:	0668      	lsls	r0, r5, #25
 8001c44:	d5fb      	bpl.n	8001c3e <_printf_i+0xbe>
 8001c46:	881b      	ldrh	r3, [r3, #0]
 8001c48:	4854      	ldr	r0, [pc, #336]	; (8001d9c <_printf_i+0x21c>)
 8001c4a:	296f      	cmp	r1, #111	; 0x6f
 8001c4c:	bf14      	ite	ne
 8001c4e:	220a      	movne	r2, #10
 8001c50:	2208      	moveq	r2, #8
 8001c52:	2100      	movs	r1, #0
 8001c54:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8001c58:	6865      	ldr	r5, [r4, #4]
 8001c5a:	60a5      	str	r5, [r4, #8]
 8001c5c:	2d00      	cmp	r5, #0
 8001c5e:	f2c0 8095 	blt.w	8001d8c <_printf_i+0x20c>
 8001c62:	6821      	ldr	r1, [r4, #0]
 8001c64:	f021 0104 	bic.w	r1, r1, #4
 8001c68:	6021      	str	r1, [r4, #0]
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d13d      	bne.n	8001cea <_printf_i+0x16a>
 8001c6e:	2d00      	cmp	r5, #0
 8001c70:	f040 808e 	bne.w	8001d90 <_printf_i+0x210>
 8001c74:	4665      	mov	r5, ip
 8001c76:	2a08      	cmp	r2, #8
 8001c78:	d10b      	bne.n	8001c92 <_printf_i+0x112>
 8001c7a:	6823      	ldr	r3, [r4, #0]
 8001c7c:	07db      	lsls	r3, r3, #31
 8001c7e:	d508      	bpl.n	8001c92 <_printf_i+0x112>
 8001c80:	6923      	ldr	r3, [r4, #16]
 8001c82:	6862      	ldr	r2, [r4, #4]
 8001c84:	429a      	cmp	r2, r3
 8001c86:	bfde      	ittt	le
 8001c88:	2330      	movle	r3, #48	; 0x30
 8001c8a:	f805 3c01 	strble.w	r3, [r5, #-1]
 8001c8e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8001c92:	ebac 0305 	sub.w	r3, ip, r5
 8001c96:	6123      	str	r3, [r4, #16]
 8001c98:	f8cd 8000 	str.w	r8, [sp]
 8001c9c:	463b      	mov	r3, r7
 8001c9e:	aa03      	add	r2, sp, #12
 8001ca0:	4621      	mov	r1, r4
 8001ca2:	4630      	mov	r0, r6
 8001ca4:	f7ff fef6 	bl	8001a94 <_printf_common>
 8001ca8:	3001      	adds	r0, #1
 8001caa:	d14d      	bne.n	8001d48 <_printf_i+0x1c8>
 8001cac:	f04f 30ff 	mov.w	r0, #4294967295
 8001cb0:	b005      	add	sp, #20
 8001cb2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001cb6:	4839      	ldr	r0, [pc, #228]	; (8001d9c <_printf_i+0x21c>)
 8001cb8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8001cbc:	6813      	ldr	r3, [r2, #0]
 8001cbe:	6821      	ldr	r1, [r4, #0]
 8001cc0:	1d1d      	adds	r5, r3, #4
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	6015      	str	r5, [r2, #0]
 8001cc6:	060a      	lsls	r2, r1, #24
 8001cc8:	d50b      	bpl.n	8001ce2 <_printf_i+0x162>
 8001cca:	07ca      	lsls	r2, r1, #31
 8001ccc:	bf44      	itt	mi
 8001cce:	f041 0120 	orrmi.w	r1, r1, #32
 8001cd2:	6021      	strmi	r1, [r4, #0]
 8001cd4:	b91b      	cbnz	r3, 8001cde <_printf_i+0x15e>
 8001cd6:	6822      	ldr	r2, [r4, #0]
 8001cd8:	f022 0220 	bic.w	r2, r2, #32
 8001cdc:	6022      	str	r2, [r4, #0]
 8001cde:	2210      	movs	r2, #16
 8001ce0:	e7b7      	b.n	8001c52 <_printf_i+0xd2>
 8001ce2:	064d      	lsls	r5, r1, #25
 8001ce4:	bf48      	it	mi
 8001ce6:	b29b      	uxthmi	r3, r3
 8001ce8:	e7ef      	b.n	8001cca <_printf_i+0x14a>
 8001cea:	4665      	mov	r5, ip
 8001cec:	fbb3 f1f2 	udiv	r1, r3, r2
 8001cf0:	fb02 3311 	mls	r3, r2, r1, r3
 8001cf4:	5cc3      	ldrb	r3, [r0, r3]
 8001cf6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8001cfa:	460b      	mov	r3, r1
 8001cfc:	2900      	cmp	r1, #0
 8001cfe:	d1f5      	bne.n	8001cec <_printf_i+0x16c>
 8001d00:	e7b9      	b.n	8001c76 <_printf_i+0xf6>
 8001d02:	6813      	ldr	r3, [r2, #0]
 8001d04:	6825      	ldr	r5, [r4, #0]
 8001d06:	6961      	ldr	r1, [r4, #20]
 8001d08:	1d18      	adds	r0, r3, #4
 8001d0a:	6010      	str	r0, [r2, #0]
 8001d0c:	0628      	lsls	r0, r5, #24
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	d501      	bpl.n	8001d16 <_printf_i+0x196>
 8001d12:	6019      	str	r1, [r3, #0]
 8001d14:	e002      	b.n	8001d1c <_printf_i+0x19c>
 8001d16:	066a      	lsls	r2, r5, #25
 8001d18:	d5fb      	bpl.n	8001d12 <_printf_i+0x192>
 8001d1a:	8019      	strh	r1, [r3, #0]
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	6123      	str	r3, [r4, #16]
 8001d20:	4665      	mov	r5, ip
 8001d22:	e7b9      	b.n	8001c98 <_printf_i+0x118>
 8001d24:	6813      	ldr	r3, [r2, #0]
 8001d26:	1d19      	adds	r1, r3, #4
 8001d28:	6011      	str	r1, [r2, #0]
 8001d2a:	681d      	ldr	r5, [r3, #0]
 8001d2c:	6862      	ldr	r2, [r4, #4]
 8001d2e:	2100      	movs	r1, #0
 8001d30:	4628      	mov	r0, r5
 8001d32:	f7fe fa65 	bl	8000200 <memchr>
 8001d36:	b108      	cbz	r0, 8001d3c <_printf_i+0x1bc>
 8001d38:	1b40      	subs	r0, r0, r5
 8001d3a:	6060      	str	r0, [r4, #4]
 8001d3c:	6863      	ldr	r3, [r4, #4]
 8001d3e:	6123      	str	r3, [r4, #16]
 8001d40:	2300      	movs	r3, #0
 8001d42:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001d46:	e7a7      	b.n	8001c98 <_printf_i+0x118>
 8001d48:	6923      	ldr	r3, [r4, #16]
 8001d4a:	462a      	mov	r2, r5
 8001d4c:	4639      	mov	r1, r7
 8001d4e:	4630      	mov	r0, r6
 8001d50:	47c0      	blx	r8
 8001d52:	3001      	adds	r0, #1
 8001d54:	d0aa      	beq.n	8001cac <_printf_i+0x12c>
 8001d56:	6823      	ldr	r3, [r4, #0]
 8001d58:	079b      	lsls	r3, r3, #30
 8001d5a:	d413      	bmi.n	8001d84 <_printf_i+0x204>
 8001d5c:	68e0      	ldr	r0, [r4, #12]
 8001d5e:	9b03      	ldr	r3, [sp, #12]
 8001d60:	4298      	cmp	r0, r3
 8001d62:	bfb8      	it	lt
 8001d64:	4618      	movlt	r0, r3
 8001d66:	e7a3      	b.n	8001cb0 <_printf_i+0x130>
 8001d68:	2301      	movs	r3, #1
 8001d6a:	464a      	mov	r2, r9
 8001d6c:	4639      	mov	r1, r7
 8001d6e:	4630      	mov	r0, r6
 8001d70:	47c0      	blx	r8
 8001d72:	3001      	adds	r0, #1
 8001d74:	d09a      	beq.n	8001cac <_printf_i+0x12c>
 8001d76:	3501      	adds	r5, #1
 8001d78:	68e3      	ldr	r3, [r4, #12]
 8001d7a:	9a03      	ldr	r2, [sp, #12]
 8001d7c:	1a9b      	subs	r3, r3, r2
 8001d7e:	42ab      	cmp	r3, r5
 8001d80:	dcf2      	bgt.n	8001d68 <_printf_i+0x1e8>
 8001d82:	e7eb      	b.n	8001d5c <_printf_i+0x1dc>
 8001d84:	2500      	movs	r5, #0
 8001d86:	f104 0919 	add.w	r9, r4, #25
 8001d8a:	e7f5      	b.n	8001d78 <_printf_i+0x1f8>
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d1ac      	bne.n	8001cea <_printf_i+0x16a>
 8001d90:	7803      	ldrb	r3, [r0, #0]
 8001d92:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001d96:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001d9a:	e76c      	b.n	8001c76 <_printf_i+0xf6>
 8001d9c:	08003f01 	.word	0x08003f01
 8001da0:	08003f12 	.word	0x08003f12

08001da4 <memcpy>:
 8001da4:	b510      	push	{r4, lr}
 8001da6:	1e43      	subs	r3, r0, #1
 8001da8:	440a      	add	r2, r1
 8001daa:	4291      	cmp	r1, r2
 8001dac:	d100      	bne.n	8001db0 <memcpy+0xc>
 8001dae:	bd10      	pop	{r4, pc}
 8001db0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001db4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8001db8:	e7f7      	b.n	8001daa <memcpy+0x6>

08001dba <memmove>:
 8001dba:	4288      	cmp	r0, r1
 8001dbc:	b510      	push	{r4, lr}
 8001dbe:	eb01 0302 	add.w	r3, r1, r2
 8001dc2:	d807      	bhi.n	8001dd4 <memmove+0x1a>
 8001dc4:	1e42      	subs	r2, r0, #1
 8001dc6:	4299      	cmp	r1, r3
 8001dc8:	d00a      	beq.n	8001de0 <memmove+0x26>
 8001dca:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001dce:	f802 4f01 	strb.w	r4, [r2, #1]!
 8001dd2:	e7f8      	b.n	8001dc6 <memmove+0xc>
 8001dd4:	4283      	cmp	r3, r0
 8001dd6:	d9f5      	bls.n	8001dc4 <memmove+0xa>
 8001dd8:	1881      	adds	r1, r0, r2
 8001dda:	1ad2      	subs	r2, r2, r3
 8001ddc:	42d3      	cmn	r3, r2
 8001dde:	d100      	bne.n	8001de2 <memmove+0x28>
 8001de0:	bd10      	pop	{r4, pc}
 8001de2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8001de6:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8001dea:	e7f7      	b.n	8001ddc <memmove+0x22>

08001dec <_free_r>:
 8001dec:	b538      	push	{r3, r4, r5, lr}
 8001dee:	4605      	mov	r5, r0
 8001df0:	2900      	cmp	r1, #0
 8001df2:	d045      	beq.n	8001e80 <_free_r+0x94>
 8001df4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001df8:	1f0c      	subs	r4, r1, #4
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	bfb8      	it	lt
 8001dfe:	18e4      	addlt	r4, r4, r3
 8001e00:	f000 f8d2 	bl	8001fa8 <__malloc_lock>
 8001e04:	4a1f      	ldr	r2, [pc, #124]	; (8001e84 <_free_r+0x98>)
 8001e06:	6813      	ldr	r3, [r2, #0]
 8001e08:	4610      	mov	r0, r2
 8001e0a:	b933      	cbnz	r3, 8001e1a <_free_r+0x2e>
 8001e0c:	6063      	str	r3, [r4, #4]
 8001e0e:	6014      	str	r4, [r2, #0]
 8001e10:	4628      	mov	r0, r5
 8001e12:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001e16:	f000 b8c8 	b.w	8001faa <__malloc_unlock>
 8001e1a:	42a3      	cmp	r3, r4
 8001e1c:	d90c      	bls.n	8001e38 <_free_r+0x4c>
 8001e1e:	6821      	ldr	r1, [r4, #0]
 8001e20:	1862      	adds	r2, r4, r1
 8001e22:	4293      	cmp	r3, r2
 8001e24:	bf04      	itt	eq
 8001e26:	681a      	ldreq	r2, [r3, #0]
 8001e28:	685b      	ldreq	r3, [r3, #4]
 8001e2a:	6063      	str	r3, [r4, #4]
 8001e2c:	bf04      	itt	eq
 8001e2e:	1852      	addeq	r2, r2, r1
 8001e30:	6022      	streq	r2, [r4, #0]
 8001e32:	6004      	str	r4, [r0, #0]
 8001e34:	e7ec      	b.n	8001e10 <_free_r+0x24>
 8001e36:	4613      	mov	r3, r2
 8001e38:	685a      	ldr	r2, [r3, #4]
 8001e3a:	b10a      	cbz	r2, 8001e40 <_free_r+0x54>
 8001e3c:	42a2      	cmp	r2, r4
 8001e3e:	d9fa      	bls.n	8001e36 <_free_r+0x4a>
 8001e40:	6819      	ldr	r1, [r3, #0]
 8001e42:	1858      	adds	r0, r3, r1
 8001e44:	42a0      	cmp	r0, r4
 8001e46:	d10b      	bne.n	8001e60 <_free_r+0x74>
 8001e48:	6820      	ldr	r0, [r4, #0]
 8001e4a:	4401      	add	r1, r0
 8001e4c:	1858      	adds	r0, r3, r1
 8001e4e:	4282      	cmp	r2, r0
 8001e50:	6019      	str	r1, [r3, #0]
 8001e52:	d1dd      	bne.n	8001e10 <_free_r+0x24>
 8001e54:	6810      	ldr	r0, [r2, #0]
 8001e56:	6852      	ldr	r2, [r2, #4]
 8001e58:	605a      	str	r2, [r3, #4]
 8001e5a:	4401      	add	r1, r0
 8001e5c:	6019      	str	r1, [r3, #0]
 8001e5e:	e7d7      	b.n	8001e10 <_free_r+0x24>
 8001e60:	d902      	bls.n	8001e68 <_free_r+0x7c>
 8001e62:	230c      	movs	r3, #12
 8001e64:	602b      	str	r3, [r5, #0]
 8001e66:	e7d3      	b.n	8001e10 <_free_r+0x24>
 8001e68:	6820      	ldr	r0, [r4, #0]
 8001e6a:	1821      	adds	r1, r4, r0
 8001e6c:	428a      	cmp	r2, r1
 8001e6e:	bf04      	itt	eq
 8001e70:	6811      	ldreq	r1, [r2, #0]
 8001e72:	6852      	ldreq	r2, [r2, #4]
 8001e74:	6062      	str	r2, [r4, #4]
 8001e76:	bf04      	itt	eq
 8001e78:	1809      	addeq	r1, r1, r0
 8001e7a:	6021      	streq	r1, [r4, #0]
 8001e7c:	605c      	str	r4, [r3, #4]
 8001e7e:	e7c7      	b.n	8001e10 <_free_r+0x24>
 8001e80:	bd38      	pop	{r3, r4, r5, pc}
 8001e82:	bf00      	nop
 8001e84:	2000009c 	.word	0x2000009c

08001e88 <_malloc_r>:
 8001e88:	b570      	push	{r4, r5, r6, lr}
 8001e8a:	1ccd      	adds	r5, r1, #3
 8001e8c:	f025 0503 	bic.w	r5, r5, #3
 8001e90:	3508      	adds	r5, #8
 8001e92:	2d0c      	cmp	r5, #12
 8001e94:	bf38      	it	cc
 8001e96:	250c      	movcc	r5, #12
 8001e98:	2d00      	cmp	r5, #0
 8001e9a:	4606      	mov	r6, r0
 8001e9c:	db01      	blt.n	8001ea2 <_malloc_r+0x1a>
 8001e9e:	42a9      	cmp	r1, r5
 8001ea0:	d903      	bls.n	8001eaa <_malloc_r+0x22>
 8001ea2:	230c      	movs	r3, #12
 8001ea4:	6033      	str	r3, [r6, #0]
 8001ea6:	2000      	movs	r0, #0
 8001ea8:	bd70      	pop	{r4, r5, r6, pc}
 8001eaa:	f000 f87d 	bl	8001fa8 <__malloc_lock>
 8001eae:	4a21      	ldr	r2, [pc, #132]	; (8001f34 <_malloc_r+0xac>)
 8001eb0:	6814      	ldr	r4, [r2, #0]
 8001eb2:	4621      	mov	r1, r4
 8001eb4:	b991      	cbnz	r1, 8001edc <_malloc_r+0x54>
 8001eb6:	4c20      	ldr	r4, [pc, #128]	; (8001f38 <_malloc_r+0xb0>)
 8001eb8:	6823      	ldr	r3, [r4, #0]
 8001eba:	b91b      	cbnz	r3, 8001ec4 <_malloc_r+0x3c>
 8001ebc:	4630      	mov	r0, r6
 8001ebe:	f000 f863 	bl	8001f88 <_sbrk_r>
 8001ec2:	6020      	str	r0, [r4, #0]
 8001ec4:	4629      	mov	r1, r5
 8001ec6:	4630      	mov	r0, r6
 8001ec8:	f000 f85e 	bl	8001f88 <_sbrk_r>
 8001ecc:	1c43      	adds	r3, r0, #1
 8001ece:	d124      	bne.n	8001f1a <_malloc_r+0x92>
 8001ed0:	230c      	movs	r3, #12
 8001ed2:	6033      	str	r3, [r6, #0]
 8001ed4:	4630      	mov	r0, r6
 8001ed6:	f000 f868 	bl	8001faa <__malloc_unlock>
 8001eda:	e7e4      	b.n	8001ea6 <_malloc_r+0x1e>
 8001edc:	680b      	ldr	r3, [r1, #0]
 8001ede:	1b5b      	subs	r3, r3, r5
 8001ee0:	d418      	bmi.n	8001f14 <_malloc_r+0x8c>
 8001ee2:	2b0b      	cmp	r3, #11
 8001ee4:	d90f      	bls.n	8001f06 <_malloc_r+0x7e>
 8001ee6:	600b      	str	r3, [r1, #0]
 8001ee8:	50cd      	str	r5, [r1, r3]
 8001eea:	18cc      	adds	r4, r1, r3
 8001eec:	4630      	mov	r0, r6
 8001eee:	f000 f85c 	bl	8001faa <__malloc_unlock>
 8001ef2:	f104 000b 	add.w	r0, r4, #11
 8001ef6:	1d23      	adds	r3, r4, #4
 8001ef8:	f020 0007 	bic.w	r0, r0, #7
 8001efc:	1ac3      	subs	r3, r0, r3
 8001efe:	d0d3      	beq.n	8001ea8 <_malloc_r+0x20>
 8001f00:	425a      	negs	r2, r3
 8001f02:	50e2      	str	r2, [r4, r3]
 8001f04:	e7d0      	b.n	8001ea8 <_malloc_r+0x20>
 8001f06:	428c      	cmp	r4, r1
 8001f08:	684b      	ldr	r3, [r1, #4]
 8001f0a:	bf16      	itet	ne
 8001f0c:	6063      	strne	r3, [r4, #4]
 8001f0e:	6013      	streq	r3, [r2, #0]
 8001f10:	460c      	movne	r4, r1
 8001f12:	e7eb      	b.n	8001eec <_malloc_r+0x64>
 8001f14:	460c      	mov	r4, r1
 8001f16:	6849      	ldr	r1, [r1, #4]
 8001f18:	e7cc      	b.n	8001eb4 <_malloc_r+0x2c>
 8001f1a:	1cc4      	adds	r4, r0, #3
 8001f1c:	f024 0403 	bic.w	r4, r4, #3
 8001f20:	42a0      	cmp	r0, r4
 8001f22:	d005      	beq.n	8001f30 <_malloc_r+0xa8>
 8001f24:	1a21      	subs	r1, r4, r0
 8001f26:	4630      	mov	r0, r6
 8001f28:	f000 f82e 	bl	8001f88 <_sbrk_r>
 8001f2c:	3001      	adds	r0, #1
 8001f2e:	d0cf      	beq.n	8001ed0 <_malloc_r+0x48>
 8001f30:	6025      	str	r5, [r4, #0]
 8001f32:	e7db      	b.n	8001eec <_malloc_r+0x64>
 8001f34:	2000009c 	.word	0x2000009c
 8001f38:	200000a0 	.word	0x200000a0

08001f3c <_realloc_r>:
 8001f3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f3e:	4607      	mov	r7, r0
 8001f40:	4614      	mov	r4, r2
 8001f42:	460e      	mov	r6, r1
 8001f44:	b921      	cbnz	r1, 8001f50 <_realloc_r+0x14>
 8001f46:	4611      	mov	r1, r2
 8001f48:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8001f4c:	f7ff bf9c 	b.w	8001e88 <_malloc_r>
 8001f50:	b922      	cbnz	r2, 8001f5c <_realloc_r+0x20>
 8001f52:	f7ff ff4b 	bl	8001dec <_free_r>
 8001f56:	4625      	mov	r5, r4
 8001f58:	4628      	mov	r0, r5
 8001f5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001f5c:	f000 f826 	bl	8001fac <_malloc_usable_size_r>
 8001f60:	42a0      	cmp	r0, r4
 8001f62:	d20f      	bcs.n	8001f84 <_realloc_r+0x48>
 8001f64:	4621      	mov	r1, r4
 8001f66:	4638      	mov	r0, r7
 8001f68:	f7ff ff8e 	bl	8001e88 <_malloc_r>
 8001f6c:	4605      	mov	r5, r0
 8001f6e:	2800      	cmp	r0, #0
 8001f70:	d0f2      	beq.n	8001f58 <_realloc_r+0x1c>
 8001f72:	4631      	mov	r1, r6
 8001f74:	4622      	mov	r2, r4
 8001f76:	f7ff ff15 	bl	8001da4 <memcpy>
 8001f7a:	4631      	mov	r1, r6
 8001f7c:	4638      	mov	r0, r7
 8001f7e:	f7ff ff35 	bl	8001dec <_free_r>
 8001f82:	e7e9      	b.n	8001f58 <_realloc_r+0x1c>
 8001f84:	4635      	mov	r5, r6
 8001f86:	e7e7      	b.n	8001f58 <_realloc_r+0x1c>

08001f88 <_sbrk_r>:
 8001f88:	b538      	push	{r3, r4, r5, lr}
 8001f8a:	4c06      	ldr	r4, [pc, #24]	; (8001fa4 <_sbrk_r+0x1c>)
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	4605      	mov	r5, r0
 8001f90:	4608      	mov	r0, r1
 8001f92:	6023      	str	r3, [r4, #0]
 8001f94:	f7fe f992 	bl	80002bc <_sbrk>
 8001f98:	1c43      	adds	r3, r0, #1
 8001f9a:	d102      	bne.n	8001fa2 <_sbrk_r+0x1a>
 8001f9c:	6823      	ldr	r3, [r4, #0]
 8001f9e:	b103      	cbz	r3, 8001fa2 <_sbrk_r+0x1a>
 8001fa0:	602b      	str	r3, [r5, #0]
 8001fa2:	bd38      	pop	{r3, r4, r5, pc}
 8001fa4:	20000180 	.word	0x20000180

08001fa8 <__malloc_lock>:
 8001fa8:	4770      	bx	lr

08001faa <__malloc_unlock>:
 8001faa:	4770      	bx	lr

08001fac <_malloc_usable_size_r>:
 8001fac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001fb0:	1f18      	subs	r0, r3, #4
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	bfbc      	itt	lt
 8001fb6:	580b      	ldrlt	r3, [r1, r0]
 8001fb8:	18c0      	addlt	r0, r0, r3
 8001fba:	4770      	bx	lr

08001fbc <_init>:
 8001fbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001fbe:	bf00      	nop
 8001fc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001fc2:	bc08      	pop	{r3}
 8001fc4:	469e      	mov	lr, r3
 8001fc6:	4770      	bx	lr

08001fc8 <_fini>:
 8001fc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001fca:	bf00      	nop
 8001fcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001fce:	bc08      	pop	{r3}
 8001fd0:	469e      	mov	lr, r3
 8001fd2:	4770      	bx	lr
