# compile vhdl design source files
vhdl xil_defaultlib  "../../../project_2.srcs/sources_1/imports/new/Registers.vhd"
vhdl xil_defaultlib  "../../../project_2.srcs/sources_1/imports/new/Outputs.vhd"
vhdl xil_defaultlib  "../../../project_2.srcs/sources_1/imports/new/Mem_E.vhd"
vhdl xil_defaultlib  "../../../project_2.srcs/sources_1/imports/new/Mem_dE.vhd"
vhdl xil_defaultlib  "../../../project_2.srcs/sources_1/imports/new/FL_Controller.vhd"
vhdl xil_defaultlib  "../../../project_2.srcs/sim_1/imports/new/tb_FL_Controller.vhd"

# Do not sort compile order
nosort
