// Seed: 958857874
module module_0 (
    input tri1 id_0,
    input tri0 id_1
);
  always_ff id_3 = -1;
  genvar id_4;
  assign id_3 = -1'b0 || -1;
  assign id_3 = id_1;
  assign id_3 = -1;
  assign id_3 = id_0;
  tri0 id_5 = id_1;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    input tri id_2,
    output wand id_3,
    input supply0 id_4,
    input wand id_5,
    input wor id_6,
    output logic id_7,
    input tri1 id_8,
    output wire id_9,
    input wire id_10,
    output supply1 id_11,
    output tri id_12,
    input tri id_13,
    id_15
);
  always id_7 <= #1 -1;
  module_0 modCall_1 (
      id_8,
      id_6
  );
  assign modCall_1.type_0 = 0;
  wire id_16;
  assign id_3 = id_8;
endmodule
