// Seed: 1039467776
module module_0 (
    input tri1 id_0,
    input wor  id_1,
    input tri  id_2
);
  logic id_4;
  ;
  parameter id_5 = ~1;
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    input tri0 id_2,
    output supply0 id_3
);
  logic id_5;
  wire  id_6;
  ;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
  logic id_7;
  ;
endmodule
module module_2 (
    input wor id_0,
    input tri0 id_1,
    output uwire id_2,
    input uwire id_3,
    input tri1 id_4,
    input supply0 id_5,
    input wire id_6,
    input wand id_7,
    input tri0 id_8,
    input tri0 id_9[1 : 1 'h0],
    input wand id_10,
    input tri id_11,
    output tri0 id_12,
    input wire id_13,
    output supply0 id_14,
    input uwire id_15,
    input wand id_16
);
  genvar id_18;
  xor primCall (id_14, id_8, id_5, id_9, id_11, id_3, id_13, id_15, id_7, id_16, id_1);
  module_0 modCall_1 (
      id_4,
      id_16,
      id_6
  );
endmodule
