{
    "meta": {
        "description": "Table of opcodes and argument formats for MIPS type processors"
    },
    "directives": {
        "ignore": [
            "file",
            "section",
            "previous",
            "nan",
            "module",
            "abicalls",
            "text",
            "globl",
            "data",
            "align",
            "type",
            "size",
            "set",
            "ent",
            "type",
            "frame",
            "mask",
            "fmask",
            "set",
            "end",
            "size"
        ]
    },
    "instructions": {
        "r_type": {
            "sll": {
                "arg_format": "rd,rt,shamt",
                "opcode": 0,
                "func": 0
            },
            "srl": {
                "arg_format": "rd,rt,shamt",
                "opcode": 0,
                "func": 0
            },
            "sra": {
                "arg_format": "rd,rt,shamt",
                "opcode": 0,
                "func": 0
            },
            "sllv": {
                "arg_format": "rd,rt,rs",
                "opcode": 0,
                "func": 0
            },
            "srlv": {
                "arg_format": "rd,rt,rs",
                "opcode": 0,
                "func": 0
            },
            "srav": {
                "arg_format": "rd,rt,rs",
                "opcode": 0,
                "func": 0
            },
            "jr": {
                "arg_format": "rs",
                "opcode": 0,
                "func": 0
            },
            "jalr": {
                "arg_format": "rd,rs",
                "opcode": 0,
                "func": 0
            },
            "syscall": {
                "arg_format": "",
                "opcode": 0,
                "func": 0
            },
            "mfhi": {
                "arg_format": "rd",
                "opcode": 0,
                "func": 0
            },
            "mthi": {
                "arg_format": "rs",
                "opcode": 0,
                "func": 0
            },
            "mflo": {
                "arg_format": "rd",
                "opcode": 0,
                "func": 0
            },
            "mtlo": {
                "arg_format": "rs",
                "opcode": 0,
                "func": 0
            },
            "mult": {
                "arg_format": "",
                "opcode": 0,
                "func": 0
            },
            "multu": {
                "arg_format": "",
                "opcode": 0,
                "func": 0
            },
            "div": {
                "arg_format": "",
                "opcode": 0,
                "func": 0
            },
            "divu": {
                "arg_format": "",
                "opcode": 0,
                "func": 0
            },
            "add": {
                "arg_format": "",
                "opcode": 0,
                "func": 0
            },
            "addu": {
                "arg_format": "",
                "opcode": 0,
                "func": 0
            },
            "sub": {
                "arg_format": "",
                "opcode": 0,
                "func": 0
            },
            "subu": {
                "arg_format": "",
                "opcode": 0,
                "func": 0
            },
            "and": {
                "arg_format": "",
                "opcode": 0,
                "func": 0
            },
            "or": {
                "arg_format": "",
                "opcode": 0,
                "func": 0
            },
            "xor": {
                "arg_format": "",
                "opcode": 0,
                "func": 0
            },
            "nor": {
                "arg_format": "",
                "opcode": 0,
                "func": 0
            },
            "slt": {
                "arg_format": "",
                "opcode": 0,
                "func": 0
            },
            "sltu": {
                "arg_format": "",
                "opcode": 0,
                "func": 0
            }
        },
        "i_type": {
            "beq": {
                "arg_format": "rs,rt,imm",
                "opcode": 4
            },
            "bne": {
                "arg_format": "rs,rt,imm",
                "opcode": 5
            },
            "blez": {
                "arg_format": "rs,imm",
                "opcode": 6
            },
            "bgtz": {
                "arg_format": "rs,imm",
                "opcode": 7
            },
            "addi": {
                "arg_format": "rs,rt,imm",
                "opcode": 8
            },
            "addiu": {
                "arg_format": "rs,rt,imm",
                "opcode": 9
            },
            "slti": {
                "arg_format": "rs,rt,imm",
                "opcode": 10
            },
            "sltiu": {
                "arg_format": "rs,rt,imm",
                "opcode": 11
            },
            "andi": {
                "arg_format": "rs,rt,imm",
                "opcode": 12
            },
            "ori": {
                "arg_format": "rs,rt,imm",
                "opcode": 13
            },
            "xori": {
                "arg_format": "rs,rt,imm",
                "opcode": 14
            },
            "lui": {
                "arg_format": "rt,imm",
                "opcode": 15
            },
            "lb": {
                "arg_format": "rt,imm+rs",
                "opcode": 32
            },
            "lh": {
                "arg_format": "rt,imm+rs",
                "opcode": 33
            },
            "lw": {
                "arg_format": "rt,imm+rs",
                "opcode": 34
            },
            "lbu": {
                "arg_format": "rt,imm+rs",
                "opcode": 36
            },
            "lhu": {
                "arg_format": "rt,imm+rs",
                "opcode": 37
            },
            "sb": {
                "arg_format": "rt,imm+rs",
                "opcode": 40
            },
            "sh": {
                "arg_format": "rt,imm+rs",
                "opcode": 41
            },
            "sw": {
                "arg_format": "rt,imm+rs",
                "opcode": 43
            }
        }
    }
}
