/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  reg [6:0] _06_;
  reg [2:0] _07_;
  wire [7:0] _08_;
  wire [6:0] _09_;
  wire [15:0] _10_;
  reg [8:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire [8:0] celloutsig_0_1z;
  wire [10:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [17:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [5:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [36:0] celloutsig_0_28z;
  wire [4:0] celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [13:0] celloutsig_0_34z;
  reg [7:0] celloutsig_0_35z;
  wire [21:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [4:0] celloutsig_0_39z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_48z;
  wire [4:0] celloutsig_0_49z;
  wire celloutsig_0_51z;
  wire [4:0] celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire [2:0] celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire [12:0] celloutsig_0_5z;
  wire [13:0] celloutsig_0_62z;
  wire celloutsig_0_64z;
  wire celloutsig_0_65z;
  wire celloutsig_0_6z;
  wire [10:0] celloutsig_0_71z;
  wire [22:0] celloutsig_0_77z;
  wire celloutsig_0_82z;
  reg [11:0] celloutsig_0_83z;
  wire [8:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire [9:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [21:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = ~(celloutsig_1_3z[4] & celloutsig_1_1z);
  assign celloutsig_0_16z = ~(celloutsig_0_13z | celloutsig_0_5z[4]);
  assign celloutsig_0_21z = ~(celloutsig_0_17z | celloutsig_0_11z);
  assign celloutsig_0_31z = ~((celloutsig_0_27z | _00_) & _01_);
  assign celloutsig_0_32z = ~((celloutsig_0_26z | celloutsig_0_27z) & celloutsig_0_30z);
  assign celloutsig_0_42z = ~((celloutsig_0_25z[2] | celloutsig_0_28z[16]) & celloutsig_0_16z);
  assign celloutsig_0_43z = ~((celloutsig_0_0z[3] | celloutsig_0_1z[4]) & celloutsig_0_34z[6]);
  assign celloutsig_0_53z = ~((celloutsig_0_9z | celloutsig_0_2z[1]) & celloutsig_0_39z[2]);
  assign celloutsig_0_6z = ~((celloutsig_0_1z[6] | celloutsig_0_3z[5]) & celloutsig_0_1z[1]);
  assign celloutsig_0_65z = ~((celloutsig_0_64z | celloutsig_0_19z[0]) & celloutsig_0_30z);
  assign celloutsig_0_11z = ~((celloutsig_0_2z[2] | _02_) & celloutsig_0_1z[7]);
  assign celloutsig_0_13z = ~((celloutsig_0_9z | celloutsig_0_10z) & celloutsig_0_12z);
  assign celloutsig_0_30z = ~((celloutsig_0_28z[22] | _03_) & celloutsig_0_8z[7]);
  assign celloutsig_0_58z = celloutsig_0_31z | celloutsig_0_9z;
  assign celloutsig_0_24z = celloutsig_0_2z[0] | celloutsig_0_18z[2];
  assign celloutsig_0_9z = _05_ ^ celloutsig_0_6z;
  assign celloutsig_1_10z = in_data[106:100] + { celloutsig_1_3z[5:0], celloutsig_1_1z };
  reg [7:0] _28_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[0])
    if (!clkin_data[0]) _28_ <= 8'h00;
    else _28_ <= in_data[23:16];
  assign { _00_, _05_, _08_[5:4], _01_, _03_, _08_[1:0] } = _28_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[0])
    if (clkin_data[0]) _06_ <= 7'h00;
    else _06_ <= celloutsig_0_28z[26:20];
  always_ff @(negedge clkin_data[64], posedge clkin_data[0])
    if (clkin_data[0]) _07_ <= 3'h0;
    else _07_ <= celloutsig_0_28z[23:21];
  reg [6:0] _31_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[0])
    if (!clkin_data[0]) _31_ <= 7'h00;
    else _31_ <= { celloutsig_0_3z[6:3], celloutsig_0_3z[5:3] };
  assign { _09_[6:4], _02_, _09_[2:0] } = _31_;
  reg [15:0] _32_;
  always_ff @(posedge clkin_data[64], negedge clkin_data[0])
    if (!clkin_data[0]) _32_ <= 16'h0000;
    else _32_ <= { celloutsig_0_8z[6:3], celloutsig_0_0z, celloutsig_0_2z };
  assign { _10_[15:12], _04_, _10_[10:0] } = _32_;
  assign celloutsig_0_36z = { celloutsig_0_1z[3], _10_[15:12], _04_, _10_[10:0], celloutsig_0_12z, celloutsig_0_18z } / { 1'h1, celloutsig_0_8z[4:0], _10_[15:12], _04_, _10_[10:0] };
  assign celloutsig_0_5z = { celloutsig_0_0z[6:0], celloutsig_0_2z, celloutsig_0_2z } / { 1'h1, _03_, _08_[1:0], celloutsig_0_1z };
  assign celloutsig_0_52z = { celloutsig_0_19z, celloutsig_0_43z, celloutsig_0_13z } / { 1'h1, celloutsig_0_35z[4:1] };
  assign celloutsig_0_55z = { celloutsig_0_5z[3], celloutsig_0_10z, celloutsig_0_24z } / { 1'h1, celloutsig_0_36z[6:5] };
  assign celloutsig_0_62z = { celloutsig_0_54z, celloutsig_0_31z, celloutsig_0_24z, celloutsig_0_49z, celloutsig_0_56z, celloutsig_0_27z, celloutsig_0_48z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_48z } / { 1'h1, celloutsig_0_28z[24:15], celloutsig_0_58z, celloutsig_0_16z, celloutsig_0_44z };
  assign celloutsig_0_19z = celloutsig_0_0z[4:2] / { 1'h1, celloutsig_0_13z, celloutsig_0_13z };
  assign celloutsig_0_20z = { celloutsig_0_18z[3], celloutsig_0_12z, celloutsig_0_0z } / { 1'h1, in_data[44:42], celloutsig_0_3z[6:3], celloutsig_0_3z[5:3] };
  assign celloutsig_0_28z = { celloutsig_0_1z[5:0], celloutsig_0_2z, _00_, _05_, _08_[5:4], _01_, _03_, _08_[1:0], celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_11z } / { 1'h1, in_data[82:47] };
  assign celloutsig_0_10z = { celloutsig_0_1z[6:3], _09_[6:4], _02_, _09_[2:0] } >= { in_data[70:68], _00_, _05_, _08_[5:4], _01_, _03_, _08_[1:0] };
  assign celloutsig_0_44z = celloutsig_0_5z <= { celloutsig_0_3z[6:3], celloutsig_0_14z, celloutsig_0_35z };
  assign celloutsig_0_59z = { celloutsig_0_29z[4:3], celloutsig_0_44z } <= celloutsig_0_52z[2:0];
  assign celloutsig_0_12z = { _00_, _05_, _08_[5:4], _01_, _03_, _08_[1:0] } <= { celloutsig_0_3z[5], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_9z };
  assign celloutsig_1_0z = in_data[162:156] || in_data[188:182];
  assign celloutsig_1_4z = { in_data[109:104], celloutsig_1_2z[4:1], celloutsig_1_2z[1] } || celloutsig_1_3z[20:10];
  assign celloutsig_0_48z = celloutsig_0_1z[5:1] < { _06_[6:5], celloutsig_0_33z, celloutsig_0_6z, celloutsig_0_12z };
  assign celloutsig_0_15z = celloutsig_0_5z[9:3] < celloutsig_0_5z[7:1];
  assign celloutsig_0_34z = celloutsig_0_23z[14:1] * { _01_, celloutsig_0_24z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_49z = celloutsig_0_34z[10:6] * celloutsig_0_23z[6:2];
  assign celloutsig_0_71z = { in_data[0], celloutsig_0_59z, celloutsig_0_31z, celloutsig_0_18z, celloutsig_0_26z, celloutsig_0_45z, celloutsig_0_53z, celloutsig_0_24z } * { _06_[4], celloutsig_0_55z, celloutsig_0_3z[6:3], celloutsig_0_3z[5:3] };
  assign celloutsig_0_2z = in_data[75:73] * in_data[29:27];
  assign celloutsig_0_25z = { celloutsig_0_19z[1:0], celloutsig_0_2z, celloutsig_0_6z } * in_data[46:41];
  assign celloutsig_0_33z = { celloutsig_0_8z[7:0], celloutsig_0_24z, celloutsig_0_2z } != { celloutsig_0_23z[14:5], celloutsig_0_30z, celloutsig_0_10z };
  assign celloutsig_1_1z = { in_data[189:183], celloutsig_1_0z } != in_data[144:137];
  assign celloutsig_0_1z = ~ in_data[48:40];
  assign celloutsig_0_18z = { _09_[4], _02_, _09_[2:1] } | { celloutsig_0_5z[4:2], celloutsig_0_9z };
  assign celloutsig_0_23z = { celloutsig_0_17z, _10_[15:12], _04_, _10_[10:0], celloutsig_0_14z } | { celloutsig_0_18z[2:1], celloutsig_0_3z[6:3], celloutsig_0_3z[5:3], celloutsig_0_14z, celloutsig_0_9z, _09_[6:4], _02_, _09_[2:0] };
  assign celloutsig_0_56z = & { celloutsig_0_51z, _07_, celloutsig_0_34z[3:1], celloutsig_0_32z, celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_0_82z = & { celloutsig_0_77z[12:1], celloutsig_0_64z, celloutsig_0_43z };
  assign celloutsig_0_51z = celloutsig_0_32z & celloutsig_0_29z[0];
  assign celloutsig_0_64z = celloutsig_0_6z & celloutsig_0_19z[0];
  assign celloutsig_1_19z = celloutsig_1_10z[6] & celloutsig_1_12z[0];
  assign celloutsig_0_26z = celloutsig_0_16z & celloutsig_0_25z[5];
  assign celloutsig_0_45z = ~^ { _08_[5:4], _01_, _03_, _08_[1:0], celloutsig_0_33z, celloutsig_0_21z };
  assign celloutsig_0_14z = ~^ { in_data[88:67], celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_11z };
  assign celloutsig_0_17z = ~^ { celloutsig_0_5z[10:4], celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_3z[6:3], celloutsig_0_3z[5:3], celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_3z[6:3], celloutsig_0_3z[5:3], celloutsig_0_13z };
  assign celloutsig_0_27z = ~^ { celloutsig_0_1z[5], _10_[15:12], _04_, _10_[10:0], _09_[6:4], _02_, _09_[2:0], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_37z = ^ celloutsig_0_28z[21:18];
  assign celloutsig_0_54z = ^ { celloutsig_0_42z, celloutsig_0_17z, celloutsig_0_37z };
  assign celloutsig_0_39z = celloutsig_0_28z[31:27] << { celloutsig_0_36z[11], celloutsig_0_17z, celloutsig_0_2z };
  assign celloutsig_0_77z = { celloutsig_0_71z[5], celloutsig_0_42z, celloutsig_0_39z, celloutsig_0_43z, celloutsig_0_62z, celloutsig_0_59z } >>> { celloutsig_0_20z[5:2], celloutsig_0_56z, celloutsig_0_65z, _06_, celloutsig_0_55z, celloutsig_0_25z, celloutsig_0_56z };
  assign celloutsig_0_8z = in_data[26:18] >>> { celloutsig_0_3z[6:3], celloutsig_0_3z[5:4], celloutsig_0_2z };
  assign celloutsig_1_12z = { celloutsig_1_3z[16:8], 1'h0 } >>> { celloutsig_1_3z[6:1], 1'h0, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_0_29z = { celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_10z } >>> { celloutsig_0_24z, celloutsig_0_13z, celloutsig_0_19z };
  assign celloutsig_1_3z = { in_data[135:124], celloutsig_1_2z[4:1], celloutsig_1_2z[1], celloutsig_1_2z[4:1], celloutsig_1_2z[1] } ~^ in_data[145:124];
  assign celloutsig_1_18z = ~((celloutsig_1_8z & in_data[132]) | 1'h0);
  always_latch
    if (clkin_data[0]) celloutsig_0_0z = 9'h000;
    else if (celloutsig_1_19z) celloutsig_0_0z = in_data[51:43];
  always_latch
    if (clkin_data[0]) celloutsig_0_35z = 8'h00;
    else if (!celloutsig_1_19z) celloutsig_0_35z = { celloutsig_0_20z[8:4], celloutsig_0_26z, celloutsig_0_26z, celloutsig_0_10z };
  always_latch
    if (clkin_data[0]) celloutsig_0_83z = 12'h000;
    else if (celloutsig_1_19z) celloutsig_0_83z = { celloutsig_0_23z[16:7], celloutsig_0_51z, celloutsig_0_11z };
  assign { celloutsig_0_3z[5:3], celloutsig_0_3z[6] } = ~ { celloutsig_0_2z, celloutsig_0_1z[6] };
  assign { celloutsig_1_2z[1], celloutsig_1_2z[4:2] } = ~ { celloutsig_1_1z, in_data[143:141] };
  assign { _08_[7:6], _08_[3:2] } = { _00_, _05_, _01_, _03_ };
  assign _09_[3] = _02_;
  assign _10_[11] = _04_;
  assign celloutsig_0_3z[2:0] = celloutsig_0_3z[5:3];
  assign celloutsig_1_2z[0] = celloutsig_1_2z[1];
  assign { out_data[128], out_data[96], out_data[32], out_data[11:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_82z, celloutsig_0_83z };
endmodule
