Analysis & Synthesis report for riscv_hardware
Mon Nov 29 21:18:21 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Mon Nov 29 21:18:21 2021           ;
; Quartus Prime Version       ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name               ; riscv_hardware                              ;
; Top-level Entity Name       ; riscv_hardware                              ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEFA7F31C6        ;                    ;
; Top-level entity name                                                           ; riscv_hardware     ; riscv_hardware     ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Nov 29 21:18:11 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off riscv_hardware -c riscv_hardware
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file helpers/display7seg.v
    Info (12023): Found entity 1: display7seg File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/helpers/display7seg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file helpers/clkgen.v
    Info (12023): Found entity 1: clkgen File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/helpers/clkgen.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file keyboard/ps2_keyboard.v
    Info (12023): Found entity 1: ps2_keyboard File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/keyboard/ps2_keyboard.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file keyboard/kb2ascii_shift.v
    Info (12023): Found entity 1: kb2ascii_shift File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/keyboard/kb2ascii_shift.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file keyboard/kb2ascii_rom.v
    Info (12023): Found entity 1: kb2ascii_rom File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/keyboard/kb2ascii_rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file keyboard/kb2ascii.v
    Info (12023): Found entity 1: kb2ascii File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/keyboard/kb2ascii.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file keyboard/kb_driver.v
    Info (12023): Found entity 1: kb_driver File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/keyboard/kb_driver.v Line: 1
Info (12021): Found 4 design units, including 4 entities, in source file memory/memory_map.v
    Info (12023): Found entity 1: memory_map File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/memory/memory_map.v Line: 1
    Info (12023): Found entity 2: vga_info File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/memory/memory_map.v Line: 68
    Info (12023): Found entity 3: kb_info File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/memory/memory_map.v Line: 95
    Info (12023): Found entity 4: idt File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/memory/memory_map.v Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file memory/dram.v
    Info (12023): Found entity 1: dram File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/memory/dram.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/vga_ctrl.v
    Info (12023): Found entity 1: vga_ctrl File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/vga/vga_ctrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/process_vaddr.v
    Info (12023): Found entity 1: process_vaddr File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/vga/process_vaddr.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/process_haddr.v
    Info (12023): Found entity 1: process_haddr File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/vga/process_haddr.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/font_rom.v
    Info (12023): Found entity 1: font_rom File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/vga/font_rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file vga/color.v
    Info (12023): Found entity 1: color_map File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/vga/color.v Line: 1
Info (12021): Found 10 design units, including 10 entities, in source file cpu/pipeline.v
    Info (12023): Found entity 1: pipeline File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/pipeline.v Line: 3
    Info (12023): Found entity 2: IF File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/pipeline.v Line: 60
    Info (12023): Found entity 3: IF_ID_reg File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/pipeline.v Line: 78
    Info (12023): Found entity 4: ID File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/pipeline.v Line: 102
    Info (12023): Found entity 5: ID_EX_reg File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/pipeline.v Line: 140
    Info (12023): Found entity 6: EX File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/pipeline.v Line: 237
    Info (12023): Found entity 7: EX_M_reg File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/pipeline.v Line: 276
    Info (12023): Found entity 8: M File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/pipeline.v Line: 352
    Info (12023): Found entity 9: M_WB_reg File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/pipeline.v Line: 395
    Info (12023): Found entity 10: WB File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/pipeline.v Line: 435
Info (12021): Found 1 design units, including 1 entities, in source file cpu/regfile.v
    Info (12023): Found entity 1: regfile File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/regfile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/immgen.v
    Info (12023): Found entity 1: imm_gen File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/immgen.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file cpu/define.v
Info (12021): Found 4 design units, including 4 entities, in source file cpu/cpu_ctrl.v
    Info (12023): Found entity 1: forward_detecter File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/cpu_ctrl.v Line: 2
    Info (12023): Found entity 2: load_store_detecter File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/cpu_ctrl.v Line: 27
    Info (12023): Found entity 3: PC File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/cpu_ctrl.v Line: 37
    Info (12023): Found entity 4: pipeline_status File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/cpu_ctrl.v Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file cpu/contrgen.v
    Info (12023): Found entity 1: contr_gen File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/contrgen.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/branch_cond.v
    Info (12023): Found entity 1: branch_cond File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/branch_cond.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file cpu/alu.v
    Info (12023): Found entity 1: alu File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/alu.v Line: 1
    Info (12023): Found entity 2: adder File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/alu.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file memory/instr_rom.v
    Info (12023): Found entity 1: instr_rom File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/memory/instr_rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file memory/data_ram.v
    Info (12023): Found entity 1: data_ram File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/memory/data_ram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file memory/char_ram.v
    Info (12023): Found entity 1: char_ram File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/memory/char_ram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file memory/color_ram.v
    Info (12023): Found entity 1: color_ram File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/memory/color_ram.v Line: 40
Warning (10275): Verilog HDL Module Instantiation warning at riscv_hardware.v(121): ignored dangling comma in List of Port Connections File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/riscv_hardware.v Line: 121
Warning (12125): Using design file riscv_hardware.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: riscv_hardware File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/riscv_hardware.v Line: 1
Info (12127): Elaborating entity "riscv_hardware" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at riscv_hardware.v(104): object "irq_pins" assigned a value but never read File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/riscv_hardware.v Line: 104
Warning (10858): Verilog HDL warning at riscv_hardware.v(105): object irq_en used but never assigned File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/riscv_hardware.v Line: 105
Warning (10230): Verilog HDL assignment warning at riscv_hardware.v(118): truncated value with size 32 to match size of target (24) File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/riscv_hardware.v Line: 118
Warning (10030): Net "x_remain[7..4]" at riscv_hardware.v(87) has no driver or initial value, using a default initial value '0' File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/riscv_hardware.v Line: 87
Warning (10030): Net "y_remain[7..4]" at riscv_hardware.v(87) has no driver or initial value, using a default initial value '0' File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/riscv_hardware.v Line: 87
Warning (10034): Output port "LEDR" at riscv_hardware.v(16) has no driver File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/riscv_hardware.v Line: 16
Warning (10034): Output port "HEX0" at riscv_hardware.v(19) has no driver File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/riscv_hardware.v Line: 19
Warning (10034): Output port "HEX1" at riscv_hardware.v(20) has no driver File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/riscv_hardware.v Line: 20
Warning (10034): Output port "HEX2" at riscv_hardware.v(21) has no driver File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/riscv_hardware.v Line: 21
Warning (10034): Output port "HEX3" at riscv_hardware.v(22) has no driver File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/riscv_hardware.v Line: 22
Warning (10034): Output port "HEX4" at riscv_hardware.v(23) has no driver File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/riscv_hardware.v Line: 23
Warning (10034): Output port "HEX5" at riscv_hardware.v(24) has no driver File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/riscv_hardware.v Line: 24
Warning (10034): Output port "AUD_DACDAT" at riscv_hardware.v(40) has no driver File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/riscv_hardware.v Line: 40
Warning (10034): Output port "AUD_XCK" at riscv_hardware.v(42) has no driver File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/riscv_hardware.v Line: 42
Warning (10034): Output port "FPGA_I2C_SCLK" at riscv_hardware.v(51) has no driver File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/riscv_hardware.v Line: 51
Info (12128): Elaborating entity "clkgen" for hierarchy "clkgen:vgaclk_generator" File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/riscv_hardware.v Line: 107
Info (12128): Elaborating entity "color_map" for hierarchy "color_map:color_gen" File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/riscv_hardware.v Line: 108
Warning (10034): Output port "rgb" at color.v(4) has no driver File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/vga/color.v Line: 4
Info (12128): Elaborating entity "vga_ctrl" for hierarchy "vga_ctrl:vga" File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/riscv_hardware.v Line: 109
Info (12128): Elaborating entity "process_haddr" for hierarchy "process_haddr:haddr_pro" File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/riscv_hardware.v Line: 114
Info (12128): Elaborating entity "process_vaddr" for hierarchy "process_vaddr:vaddr_pro" File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/riscv_hardware.v Line: 115
Info (12128): Elaborating entity "font_rom" for hierarchy "font_rom:font_rom_instance" File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/riscv_hardware.v Line: 116
Info (12128): Elaborating entity "altsyncram" for hierarchy "font_rom:font_rom_instance|altsyncram:altsyncram_component" File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/vga/font_rom.v Line: 82
Info (12130): Elaborated megafunction instantiation "font_rom:font_rom_instance|altsyncram:altsyncram_component" File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/vga/font_rom.v Line: 82
Info (12133): Instantiated megafunction "font_rom:font_rom_instance|altsyncram:altsyncram_component" with the following parameter: File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/vga/font_rom.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./mif/vga_font.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=FONT"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "192"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6ui1.tdf
    Info (12023): Found entity 1: altsyncram_6ui1 File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/db/altsyncram_6ui1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_6ui1" for hierarchy "font_rom:font_rom_instance|altsyncram:altsyncram_component|altsyncram_6ui1:auto_generated" File: d:/programfiles/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vdk2.tdf
    Info (12023): Found entity 1: altsyncram_vdk2 File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/db/altsyncram_vdk2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_vdk2" for hierarchy "font_rom:font_rom_instance|altsyncram:altsyncram_component|altsyncram_6ui1:auto_generated|altsyncram_vdk2:altsyncram1" File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/db/altsyncram_6ui1.tdf Line: 35
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "font_rom:font_rom_instance|altsyncram:altsyncram_component|altsyncram_6ui1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/db/altsyncram_6ui1.tdf Line: 36
Info (12130): Elaborated megafunction instantiation "font_rom:font_rom_instance|altsyncram:altsyncram_component|altsyncram_6ui1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/db/altsyncram_6ui1.tdf Line: 36
Info (12133): Instantiated megafunction "font_rom:font_rom_instance|altsyncram:altsyncram_component|altsyncram_6ui1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/db/altsyncram_6ui1.tdf Line: 36
    Info (12134): Parameter "CVALUE" = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1179602516"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "8"
    Info (12134): Parameter "WIDTH_WORD" = "192"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "font_rom:font_rom_instance|altsyncram:altsyncram_component|altsyncram_6ui1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/programfiles/intelfpga_lite/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "font_rom:font_rom_instance|altsyncram:altsyncram_component|altsyncram_6ui1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/programfiles/intelfpga_lite/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "font_rom:font_rom_instance|altsyncram:altsyncram_component|altsyncram_6ui1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: d:/programfiles/intelfpga_lite/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "pipeline" for hierarchy "pipeline:cpu" File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/riscv_hardware.v Line: 121
Info (12128): Elaborating entity "forward_detecter" for hierarchy "pipeline:cpu|forward_detecter:f_d_i" File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/pipeline.v Line: 35
Info (12128): Elaborating entity "load_store_detecter" for hierarchy "pipeline:cpu|load_store_detecter:l_s_d" File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/pipeline.v Line: 36
Info (12128): Elaborating entity "pipeline_status" for hierarchy "pipeline:cpu|pipeline_status:pipeline_status_ctrl" File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/pipeline.v Line: 38
Info (12128): Elaborating entity "PC" for hierarchy "pipeline:cpu|PC:PC_instance" File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/pipeline.v Line: 39
Info (12128): Elaborating entity "IF" for hierarchy "pipeline:cpu|IF:IF_instance" File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/pipeline.v Line: 40
Info (12128): Elaborating entity "IF_ID_reg" for hierarchy "pipeline:cpu|IF_ID_reg:IFIDreg_instance" File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/pipeline.v Line: 41
Info (12128): Elaborating entity "ID" for hierarchy "pipeline:cpu|ID:ID_instance" File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/pipeline.v Line: 42
Info (12128): Elaborating entity "contr_gen" for hierarchy "pipeline:cpu|ID:ID_instance|contr_gen:contr_gen_instance" File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/pipeline.v Line: 134
Info (12128): Elaborating entity "regfile" for hierarchy "pipeline:cpu|ID:ID_instance|regfile:myregfile" File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/pipeline.v Line: 135
Info (12128): Elaborating entity "imm_gen" for hierarchy "pipeline:cpu|ID:ID_instance|imm_gen:imm_gen_instance" File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/pipeline.v Line: 136
Info (12128): Elaborating entity "ID_EX_reg" for hierarchy "pipeline:cpu|ID_EX_reg:ID_EX_reg_instance" File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/pipeline.v Line: 44
Info (12128): Elaborating entity "EX" for hierarchy "pipeline:cpu|EX:EX_instance" File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/pipeline.v Line: 48
Info (12128): Elaborating entity "alu" for hierarchy "pipeline:cpu|EX:EX_instance|alu:alu_instance" File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/pipeline.v Line: 272
Info (12128): Elaborating entity "adder" for hierarchy "pipeline:cpu|EX:EX_instance|alu:alu_instance|adder:alu_addr" File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/alu.v Line: 14
Info (12128): Elaborating entity "EX_M_reg" for hierarchy "pipeline:cpu|EX_M_reg:EX_M_reg_instance" File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/pipeline.v Line: 50
Info (12128): Elaborating entity "M" for hierarchy "pipeline:cpu|M:M_instance" File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/pipeline.v Line: 53
Info (12128): Elaborating entity "branch_cond" for hierarchy "pipeline:cpu|M:M_instance|branch_cond:branch_cond_instance" File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/pipeline.v Line: 390
Info (12128): Elaborating entity "M_WB_reg" for hierarchy "pipeline:cpu|M_WB_reg:M_WB_reg_instance" File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/pipeline.v Line: 55
Info (12128): Elaborating entity "WB" for hierarchy "pipeline:cpu|WB:WB_instance" File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/cpu/pipeline.v Line: 56
Info (12128): Elaborating entity "kb_driver" for hierarchy "kb_driver:keyboard" File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/riscv_hardware.v Line: 123
Warning (10036): Verilog HDL or VHDL warning at kb_driver.v(21): object "empty" assigned a value but never read File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/keyboard/kb_driver.v Line: 21
Info (12128): Elaborating entity "ps2_keyboard" for hierarchy "kb_driver:keyboard|ps2_keyboard:keyboard" File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/keyboard/kb_driver.v Line: 47
Info (12128): Elaborating entity "kb2ascii" for hierarchy "kb_driver:keyboard|kb2ascii:data2ascii" File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/keyboard/kb_driver.v Line: 48
Info (12128): Elaborating entity "kb2ascii_rom" for hierarchy "kb_driver:keyboard|kb2ascii:data2ascii|kb2ascii_rom:rom_instance" File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/keyboard/kb2ascii.v Line: 11
Info (12128): Elaborating entity "altsyncram" for hierarchy "kb_driver:keyboard|kb2ascii:data2ascii|kb2ascii_rom:rom_instance|altsyncram:altsyncram_component" File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/keyboard/kb2ascii_rom.v Line: 82
Info (12130): Elaborated megafunction instantiation "kb_driver:keyboard|kb2ascii:data2ascii|kb2ascii_rom:rom_instance|altsyncram:altsyncram_component" File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/keyboard/kb2ascii_rom.v Line: 82
Info (12133): Instantiated megafunction "kb_driver:keyboard|kb2ascii:data2ascii|kb2ascii_rom:rom_instance|altsyncram:altsyncram_component" with the following parameter: File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/keyboard/kb2ascii_rom.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "kb2ascii_rom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qmg1.tdf
    Info (12023): Found entity 1: altsyncram_qmg1 File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/db/altsyncram_qmg1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qmg1" for hierarchy "kb_driver:keyboard|kb2ascii:data2ascii|kb2ascii_rom:rom_instance|altsyncram:altsyncram_component|altsyncram_qmg1:auto_generated" File: d:/programfiles/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "kb2ascii_shift" for hierarchy "kb_driver:keyboard|kb2ascii:data2ascii|kb2ascii_shift:rom_shift" File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/keyboard/kb2ascii.v Line: 12
Info (12128): Elaborating entity "altsyncram" for hierarchy "kb_driver:keyboard|kb2ascii:data2ascii|kb2ascii_shift:rom_shift|altsyncram:altsyncram_component" File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/keyboard/kb2ascii_shift.v Line: 82
Info (12130): Elaborated megafunction instantiation "kb_driver:keyboard|kb2ascii:data2ascii|kb2ascii_shift:rom_shift|altsyncram:altsyncram_component" File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/keyboard/kb2ascii_shift.v Line: 82
Info (12133): Instantiated megafunction "kb_driver:keyboard|kb2ascii:data2ascii|kb2ascii_shift:rom_shift|altsyncram:altsyncram_component" with the following parameter: File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/keyboard/kb2ascii_shift.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "kb2ascii_rom_shift.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=SHIF"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bbj1.tdf
    Info (12023): Found entity 1: altsyncram_bbj1 File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/db/altsyncram_bbj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_bbj1" for hierarchy "kb_driver:keyboard|kb2ascii:data2ascii|kb2ascii_shift:rom_shift|altsyncram:altsyncram_component|altsyncram_bbj1:auto_generated" File: d:/programfiles/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dok2.tdf
    Info (12023): Found entity 1: altsyncram_dok2 File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/db/altsyncram_dok2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_dok2" for hierarchy "kb_driver:keyboard|kb2ascii:data2ascii|kb2ascii_shift:rom_shift|altsyncram:altsyncram_component|altsyncram_bbj1:auto_generated|altsyncram_dok2:altsyncram1" File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/db/altsyncram_bbj1.tdf Line: 35
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "kb_driver:keyboard|kb2ascii:data2ascii|kb2ascii_shift:rom_shift|altsyncram:altsyncram_component|altsyncram_bbj1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/db/altsyncram_bbj1.tdf Line: 36
Info (12130): Elaborated megafunction instantiation "kb_driver:keyboard|kb2ascii:data2ascii|kb2ascii_shift:rom_shift|altsyncram:altsyncram_component|altsyncram_bbj1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/db/altsyncram_bbj1.tdf Line: 36
Info (12133): Instantiated megafunction "kb_driver:keyboard|kb2ascii:data2ascii|kb2ascii_shift:rom_shift|altsyncram:altsyncram_component|altsyncram_bbj1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/db/altsyncram_bbj1.tdf Line: 36
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1397246278"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "memory_map" for hierarchy "memory_map:mm_instance" File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/riscv_hardware.v Line: 129
Warning (10230): Verilog HDL assignment warning at memory_map.v(43): truncated value with size 32 to match size of target (1) File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/memory/memory_map.v Line: 43
Warning (10230): Verilog HDL assignment warning at memory_map.v(44): truncated value with size 32 to match size of target (1) File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/memory/memory_map.v Line: 44
Warning (10230): Verilog HDL assignment warning at memory_map.v(45): truncated value with size 32 to match size of target (1) File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/memory/memory_map.v Line: 45
Warning (10230): Verilog HDL assignment warning at memory_map.v(46): truncated value with size 32 to match size of target (1) File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/memory/memory_map.v Line: 46
Warning (10230): Verilog HDL assignment warning at memory_map.v(47): truncated value with size 32 to match size of target (1) File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/memory/memory_map.v Line: 47
Error (10663): Verilog HDL Port Connection error at memory_map.v(64): output or inout port "irq_handler_addr" must be connected to a structural net expression File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/memory/memory_map.v Line: 64
Error (12152): Can't elaborate user hierarchy "memory_map:mm_instance" File: D:/HomeWork/ShuDianShiYan/12/exp12/hardware/riscv_hardware.v Line: 129
Info (144001): Generated suppressed messages file D:/HomeWork/ShuDianShiYan/12/exp12/hardware/riscv_hardware.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 25 warnings
    Error: Peak virtual memory: 4882 megabytes
    Error: Processing ended: Mon Nov 29 21:18:21 2021
    Error: Elapsed time: 00:00:10
    Error: Total CPU time (on all processors): 00:00:21


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/HomeWork/ShuDianShiYan/12/exp12/hardware/riscv_hardware.map.smsg.


