// Seed: 875728820
module module_0 (
    output tri0 id_0,
    input wand id_1,
    input supply0 id_2,
    output wor id_3,
    input wire id_4,
    output supply0 id_5,
    input tri1 id_6,
    input uwire id_7,
    output uwire id_8,
    output wire id_9,
    output wire id_10
);
  assign id_9 = 1;
endmodule
module module_1 (
    output uwire id_0,
    input  wor   id_1,
    output tri   id_2,
    output wand  id_3,
    input  uwire id_4,
    output wire  id_5,
    input  uwire id_6,
    output wand  id_7
);
  assign id_7 = 1;
  wor id_9 = ~id_9;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_0,
      id_4,
      id_3,
      id_6,
      id_1,
      id_3,
      id_2,
      id_5
  );
  assign modCall_1.id_1 = 0;
  wire id_10 = 1;
  id_11(
      .id_0(1)
  );
  wire id_12;
endmodule
