|SDRAM_Test
CLOCK_50 => sdram_controller:inst.clk
CLOCK_50 => data[0].CLK
CLOCK_50 => data[1].CLK
CLOCK_50 => data[2].CLK
CLOCK_50 => data[3].CLK
CLOCK_50 => data[4].CLK
CLOCK_50 => data[5].CLK
CLOCK_50 => data[6].CLK
CLOCK_50 => data[7].CLK
CLOCK_50 => data[8].CLK
CLOCK_50 => data[9].CLK
CLOCK_50 => data[10].CLK
CLOCK_50 => data[11].CLK
CLOCK_50 => data[12].CLK
CLOCK_50 => data[13].CLK
CLOCK_50 => data[14].CLK
CLOCK_50 => data[15].CLK
CLOCK_50 => ready[0].CLK
CLOCK_50 => ready[1].CLK
CLOCK_50 => ready[2].CLK
CLOCK_50 => ready[3].CLK
CLOCK_50 => test1[0].CLK
CLOCK_50 => test1[1].CLK
CLOCK_50 => test1[2].CLK
CLOCK_50 => test1[3].CLK
CLOCK_50 => test1[4].CLK
CLOCK_50 => test1[5].CLK
CLOCK_50 => test1[6].CLK
CLOCK_50 => test1[7].CLK
CLOCK_50 => test1[8].CLK
CLOCK_50 => test1[9].CLK
CLOCK_50 => test1[10].CLK
CLOCK_50 => test1[11].CLK
CLOCK_50 => test1[12].CLK
CLOCK_50 => test1[13].CLK
CLOCK_50 => test1[14].CLK
CLOCK_50 => test1[15].CLK
CLOCK_50 => test1[16].CLK
CLOCK_50 => test1[17].CLK
CLOCK_50 => test1[18].CLK
CLOCK_50 => test1[19].CLK
CLOCK_50 => test1[20].CLK
CLOCK_50 => rd_en.CLK
CLOCK_50 => rd_addr[0].CLK
CLOCK_50 => rd_addr[1].CLK
CLOCK_50 => rd_addr[2].CLK
CLOCK_50 => rd_addr[3].CLK
CLOCK_50 => rd_addr[4].CLK
CLOCK_50 => rd_addr[5].CLK
CLOCK_50 => rd_addr[6].CLK
CLOCK_50 => rd_addr[7].CLK
CLOCK_50 => rd_addr[8].CLK
CLOCK_50 => rd_addr[9].CLK
CLOCK_50 => rd_addr[10].CLK
CLOCK_50 => rd_addr[11].CLK
CLOCK_50 => rd_addr[12].CLK
CLOCK_50 => rd_addr[13].CLK
CLOCK_50 => rd_addr[14].CLK
CLOCK_50 => rd_addr[15].CLK
CLOCK_50 => rd_addr[16].CLK
CLOCK_50 => rd_addr[17].CLK
CLOCK_50 => rd_addr[18].CLK
CLOCK_50 => rd_addr[19].CLK
CLOCK_50 => rd_addr[20].CLK
CLOCK_50 => rd_addr[21].CLK
CLOCK_50 => rd_addr[22].CLK
CLOCK_50 => rd_addr[23].CLK
CLOCK_50 => rd_addr[24].CLK
CLOCK_50 => wr_en.CLK
CLOCK_50 => wr_data[0].CLK
CLOCK_50 => wr_data[1].CLK
CLOCK_50 => wr_data[2].CLK
CLOCK_50 => wr_data[3].CLK
CLOCK_50 => wr_data[4].CLK
CLOCK_50 => wr_data[5].CLK
CLOCK_50 => wr_data[6].CLK
CLOCK_50 => wr_data[7].CLK
CLOCK_50 => wr_data[8].CLK
CLOCK_50 => wr_data[9].CLK
CLOCK_50 => wr_data[10].CLK
CLOCK_50 => wr_data[11].CLK
CLOCK_50 => wr_data[12].CLK
CLOCK_50 => wr_data[13].CLK
CLOCK_50 => wr_data[14].CLK
CLOCK_50 => wr_data[15].CLK
CLOCK_50 => wr_addr[0].CLK
CLOCK_50 => wr_addr[1].CLK
CLOCK_50 => wr_addr[2].CLK
CLOCK_50 => wr_addr[3].CLK
CLOCK_50 => wr_addr[4].CLK
CLOCK_50 => wr_addr[5].CLK
CLOCK_50 => wr_addr[6].CLK
CLOCK_50 => wr_addr[7].CLK
CLOCK_50 => wr_addr[8].CLK
CLOCK_50 => wr_addr[9].CLK
CLOCK_50 => wr_addr[10].CLK
CLOCK_50 => wr_addr[11].CLK
CLOCK_50 => wr_addr[12].CLK
CLOCK_50 => wr_addr[13].CLK
CLOCK_50 => wr_addr[14].CLK
CLOCK_50 => wr_addr[15].CLK
CLOCK_50 => wr_addr[16].CLK
CLOCK_50 => wr_addr[17].CLK
CLOCK_50 => wr_addr[18].CLK
CLOCK_50 => wr_addr[19].CLK
CLOCK_50 => wr_addr[20].CLK
CLOCK_50 => wr_addr[21].CLK
CLOCK_50 => wr_addr[22].CLK
CLOCK_50 => wr_addr[23].CLK
CLOCK_50 => wr_addr[24].CLK
CLOCK_50 => reset.CLK
CLOCK_50 => counter[0].CLK
CLOCK_50 => counter[1].CLK
CLOCK_50 => counter[2].CLK
CLOCK_50 => counter[3].CLK
CLOCK_50 => counter[4].CLK
CLOCK_50 => counter[5].CLK
CLOCK_50 => counter[6].CLK
CLOCK_50 => counter[7].CLK
CLOCK_50 => counter[8].CLK
CLOCK_50 => counter[9].CLK
CLOCK_50 => counter[10].CLK
CLOCK_50 => counter[11].CLK
CLOCK_50 => counter[12].CLK
CLOCK_50 => counter[13].CLK
CLOCK_50 => counter[14].CLK
CLOCK_50 => counter[15].CLK
CLOCK_50 => counter[16].CLK
CLOCK_50 => counter[17].CLK
CLOCK_50 => counter[18].CLK
CLOCK_50 => counter[19].CLK
CLOCK_50 => counter[20].CLK
CLOCK_50 => DRAM_CLK.DATAIN
DRAM_DQ[0] <> sdram_controller:inst.data[0]
DRAM_DQ[1] <> sdram_controller:inst.data[1]
DRAM_DQ[2] <> sdram_controller:inst.data[2]
DRAM_DQ[3] <> sdram_controller:inst.data[3]
DRAM_DQ[4] <> sdram_controller:inst.data[4]
DRAM_DQ[5] <> sdram_controller:inst.data[5]
DRAM_DQ[6] <> sdram_controller:inst.data[6]
DRAM_DQ[7] <> sdram_controller:inst.data[7]
DRAM_DQ[8] <> sdram_controller:inst.data[8]
DRAM_DQ[9] <> sdram_controller:inst.data[9]
DRAM_DQ[10] <> sdram_controller:inst.data[10]
DRAM_DQ[11] <> sdram_controller:inst.data[11]
DRAM_DQ[12] <> sdram_controller:inst.data[12]
DRAM_DQ[13] <> sdram_controller:inst.data[13]
DRAM_DQ[14] <> sdram_controller:inst.data[14]
DRAM_DQ[15] <> sdram_controller:inst.data[15]
DRAM_ADDR[0] <= sdram_controller:inst.addr[0]
DRAM_ADDR[1] <= sdram_controller:inst.addr[1]
DRAM_ADDR[2] <= sdram_controller:inst.addr[2]
DRAM_ADDR[3] <= sdram_controller:inst.addr[3]
DRAM_ADDR[4] <= sdram_controller:inst.addr[4]
DRAM_ADDR[5] <= sdram_controller:inst.addr[5]
DRAM_ADDR[6] <= sdram_controller:inst.addr[6]
DRAM_ADDR[7] <= sdram_controller:inst.addr[7]
DRAM_ADDR[8] <= sdram_controller:inst.addr[8]
DRAM_ADDR[9] <= sdram_controller:inst.addr[9]
DRAM_ADDR[10] <= sdram_controller:inst.addr[10]
DRAM_ADDR[11] <= sdram_controller:inst.addr[11]
DRAM_ADDR[12] <= sdram_controller:inst.addr[12]
DRAM_BA[0] <= sdram_controller:inst.bank_addr[0]
DRAM_BA[1] <= sdram_controller:inst.bank_addr[1]
DRAM_CLK <= CLOCK_50.DB_MAX_OUTPUT_PORT_TYPE
DRAM_CKE <= sdram_controller:inst.clock_enable
DRAM_LDQM <= sdram_controller:inst.data_mask_low
DRAM_UDQM <= sdram_controller:inst.data_mask_high
DRAM_WE_N <= sdram_controller:inst.we_n
DRAM_CAS_N <= sdram_controller:inst.cas_n
DRAM_RAS_N <= sdram_controller:inst.ras_n
DRAM_CS_N <= sdram_controller:inst.cs_n
LEDR0 <= ready[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR1 <= ready[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR2 <= ready[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR3 <= ready[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR5 <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
HEX0[0] <= hex:H0.out[0]
HEX0[1] <= hex:H0.out[1]
HEX0[2] <= hex:H0.out[2]
HEX0[3] <= hex:H0.out[3]
HEX0[4] <= hex:H0.out[4]
HEX0[5] <= hex:H0.out[5]
HEX0[6] <= hex:H0.out[6]
HEX1[0] <= hex:H1.out[0]
HEX1[1] <= hex:H1.out[1]
HEX1[2] <= hex:H1.out[2]
HEX1[3] <= hex:H1.out[3]
HEX1[4] <= hex:H1.out[4]
HEX1[5] <= hex:H1.out[5]
HEX1[6] <= hex:H1.out[6]
HEX2[0] <= hex:H2.out[0]
HEX2[1] <= hex:H2.out[1]
HEX2[2] <= hex:H2.out[2]
HEX2[3] <= hex:H2.out[3]
HEX2[4] <= hex:H2.out[4]
HEX2[5] <= hex:H2.out[5]
HEX2[6] <= hex:H2.out[6]
HEX3[0] <= hex:H3.out[0]
HEX3[1] <= hex:H3.out[1]
HEX3[2] <= hex:H3.out[2]
HEX3[3] <= hex:H3.out[3]
HEX3[4] <= hex:H3.out[4]
HEX3[5] <= hex:H3.out[5]
HEX3[6] <= hex:H3.out[6]
HEX4[0] <= <GND>
HEX4[1] <= <GND>
HEX4[2] <= <GND>
HEX4[3] <= <GND>
HEX4[4] <= <GND>
HEX4[5] <= <GND>
HEX4[6] <= <GND>
HEX5[0] <= <GND>
HEX5[1] <= <GND>
HEX5[2] <= <GND>
HEX5[3] <= <GND>
HEX5[4] <= <GND>
HEX5[5] <= <GND>
HEX5[6] <= <GND>


|SDRAM_Test|sdram_controller:inst
wr_addr[0] => haddr_r.DATAB
wr_addr[1] => haddr_r.DATAB
wr_addr[2] => haddr_r.DATAB
wr_addr[3] => haddr_r.DATAB
wr_addr[4] => haddr_r.DATAB
wr_addr[5] => haddr_r.DATAB
wr_addr[6] => haddr_r.DATAB
wr_addr[7] => haddr_r.DATAB
wr_addr[8] => haddr_r.DATAB
wr_addr[9] => haddr_r.DATAB
wr_addr[10] => haddr_r.DATAB
wr_addr[11] => haddr_r.DATAB
wr_addr[12] => haddr_r.DATAB
wr_addr[13] => haddr_r.DATAB
wr_addr[14] => haddr_r.DATAB
wr_addr[15] => haddr_r.DATAB
wr_addr[16] => haddr_r.DATAB
wr_addr[17] => haddr_r.DATAB
wr_addr[18] => haddr_r.DATAB
wr_addr[19] => haddr_r.DATAB
wr_addr[20] => haddr_r.DATAB
wr_addr[21] => haddr_r.DATAB
wr_addr[22] => haddr_r.DATAB
wr_addr[23] => haddr_r.DATAB
wr_addr[24] => haddr_r.DATAB
wr_data[0] => wr_data_r.DATAB
wr_data[1] => wr_data_r.DATAB
wr_data[2] => wr_data_r.DATAB
wr_data[3] => wr_data_r.DATAB
wr_data[4] => wr_data_r.DATAB
wr_data[5] => wr_data_r.DATAB
wr_data[6] => wr_data_r.DATAB
wr_data[7] => wr_data_r.DATAB
wr_data[8] => wr_data_r.DATAB
wr_data[9] => wr_data_r.DATAB
wr_data[10] => wr_data_r.DATAB
wr_data[11] => wr_data_r.DATAB
wr_data[12] => wr_data_r.DATAB
wr_data[13] => wr_data_r.DATAB
wr_data[14] => wr_data_r.DATAB
wr_data[15] => wr_data_r.DATAB
wr_enable => wr_data_r.OUTPUTSELECT
wr_enable => wr_data_r.OUTPUTSELECT
wr_enable => wr_data_r.OUTPUTSELECT
wr_enable => wr_data_r.OUTPUTSELECT
wr_enable => wr_data_r.OUTPUTSELECT
wr_enable => wr_data_r.OUTPUTSELECT
wr_enable => wr_data_r.OUTPUTSELECT
wr_enable => wr_data_r.OUTPUTSELECT
wr_enable => wr_data_r.OUTPUTSELECT
wr_enable => wr_data_r.OUTPUTSELECT
wr_enable => wr_data_r.OUTPUTSELECT
wr_enable => wr_data_r.OUTPUTSELECT
wr_enable => wr_data_r.OUTPUTSELECT
wr_enable => wr_data_r.OUTPUTSELECT
wr_enable => wr_data_r.OUTPUTSELECT
wr_enable => wr_data_r.OUTPUTSELECT
wr_enable => haddr_r.OUTPUTSELECT
wr_enable => haddr_r.OUTPUTSELECT
wr_enable => haddr_r.OUTPUTSELECT
wr_enable => haddr_r.OUTPUTSELECT
wr_enable => haddr_r.OUTPUTSELECT
wr_enable => haddr_r.OUTPUTSELECT
wr_enable => haddr_r.OUTPUTSELECT
wr_enable => haddr_r.OUTPUTSELECT
wr_enable => haddr_r.OUTPUTSELECT
wr_enable => haddr_r.OUTPUTSELECT
wr_enable => haddr_r.OUTPUTSELECT
wr_enable => haddr_r.OUTPUTSELECT
wr_enable => haddr_r.OUTPUTSELECT
wr_enable => haddr_r.OUTPUTSELECT
wr_enable => haddr_r.OUTPUTSELECT
wr_enable => haddr_r.OUTPUTSELECT
wr_enable => haddr_r.OUTPUTSELECT
wr_enable => haddr_r.OUTPUTSELECT
wr_enable => haddr_r.OUTPUTSELECT
wr_enable => haddr_r.OUTPUTSELECT
wr_enable => haddr_r.OUTPUTSELECT
wr_enable => haddr_r.OUTPUTSELECT
wr_enable => haddr_r.OUTPUTSELECT
wr_enable => haddr_r.OUTPUTSELECT
wr_enable => haddr_r.OUTPUTSELECT
wr_enable => next.DATAA
wr_enable => next.DATAA
wr_enable => command_nxt.DATAA
rd_addr[0] => haddr_r.DATAB
rd_addr[1] => haddr_r.DATAB
rd_addr[2] => haddr_r.DATAB
rd_addr[3] => haddr_r.DATAB
rd_addr[4] => haddr_r.DATAB
rd_addr[5] => haddr_r.DATAB
rd_addr[6] => haddr_r.DATAB
rd_addr[7] => haddr_r.DATAB
rd_addr[8] => haddr_r.DATAB
rd_addr[9] => haddr_r.DATAB
rd_addr[10] => haddr_r.DATAB
rd_addr[11] => haddr_r.DATAB
rd_addr[12] => haddr_r.DATAB
rd_addr[13] => haddr_r.DATAB
rd_addr[14] => haddr_r.DATAB
rd_addr[15] => haddr_r.DATAB
rd_addr[16] => haddr_r.DATAB
rd_addr[17] => haddr_r.DATAB
rd_addr[18] => haddr_r.DATAB
rd_addr[19] => haddr_r.DATAB
rd_addr[20] => haddr_r.DATAB
rd_addr[21] => haddr_r.DATAB
rd_addr[22] => haddr_r.DATAB
rd_addr[23] => haddr_r.DATAB
rd_addr[24] => haddr_r.DATAB
rd_data[0] <= rd_data_r[0].DB_MAX_OUTPUT_PORT_TYPE
rd_data[1] <= rd_data_r[1].DB_MAX_OUTPUT_PORT_TYPE
rd_data[2] <= rd_data_r[2].DB_MAX_OUTPUT_PORT_TYPE
rd_data[3] <= rd_data_r[3].DB_MAX_OUTPUT_PORT_TYPE
rd_data[4] <= rd_data_r[4].DB_MAX_OUTPUT_PORT_TYPE
rd_data[5] <= rd_data_r[5].DB_MAX_OUTPUT_PORT_TYPE
rd_data[6] <= rd_data_r[6].DB_MAX_OUTPUT_PORT_TYPE
rd_data[7] <= rd_data_r[7].DB_MAX_OUTPUT_PORT_TYPE
rd_data[8] <= rd_data_r[8].DB_MAX_OUTPUT_PORT_TYPE
rd_data[9] <= rd_data_r[9].DB_MAX_OUTPUT_PORT_TYPE
rd_data[10] <= rd_data_r[10].DB_MAX_OUTPUT_PORT_TYPE
rd_data[11] <= rd_data_r[11].DB_MAX_OUTPUT_PORT_TYPE
rd_data[12] <= rd_data_r[12].DB_MAX_OUTPUT_PORT_TYPE
rd_data[13] <= rd_data_r[13].DB_MAX_OUTPUT_PORT_TYPE
rd_data[14] <= rd_data_r[14].DB_MAX_OUTPUT_PORT_TYPE
rd_data[15] <= rd_data_r[15].DB_MAX_OUTPUT_PORT_TYPE
rd_ready <= rd_ready_r.DB_MAX_OUTPUT_PORT_TYPE
rd_enable => haddr_r.OUTPUTSELECT
rd_enable => haddr_r.OUTPUTSELECT
rd_enable => haddr_r.OUTPUTSELECT
rd_enable => haddr_r.OUTPUTSELECT
rd_enable => haddr_r.OUTPUTSELECT
rd_enable => haddr_r.OUTPUTSELECT
rd_enable => haddr_r.OUTPUTSELECT
rd_enable => haddr_r.OUTPUTSELECT
rd_enable => haddr_r.OUTPUTSELECT
rd_enable => haddr_r.OUTPUTSELECT
rd_enable => haddr_r.OUTPUTSELECT
rd_enable => haddr_r.OUTPUTSELECT
rd_enable => haddr_r.OUTPUTSELECT
rd_enable => haddr_r.OUTPUTSELECT
rd_enable => haddr_r.OUTPUTSELECT
rd_enable => haddr_r.OUTPUTSELECT
rd_enable => haddr_r.OUTPUTSELECT
rd_enable => haddr_r.OUTPUTSELECT
rd_enable => haddr_r.OUTPUTSELECT
rd_enable => haddr_r.OUTPUTSELECT
rd_enable => haddr_r.OUTPUTSELECT
rd_enable => haddr_r.OUTPUTSELECT
rd_enable => haddr_r.OUTPUTSELECT
rd_enable => haddr_r.OUTPUTSELECT
rd_enable => haddr_r.OUTPUTSELECT
rd_enable => next.OUTPUTSELECT
rd_enable => next.OUTPUTSELECT
rd_enable => command_nxt.OUTPUTSELECT
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => command.OUTPUTSELECT
rst_n => command.OUTPUTSELECT
rst_n => command.OUTPUTSELECT
rst_n => command.OUTPUTSELECT
rst_n => command.OUTPUTSELECT
rst_n => command.OUTPUTSELECT
rst_n => command.OUTPUTSELECT
rst_n => command.OUTPUTSELECT
rst_n => state_cnt.OUTPUTSELECT
rst_n => state_cnt.OUTPUTSELECT
rst_n => state_cnt.OUTPUTSELECT
rst_n => state_cnt.OUTPUTSELECT
rst_n => haddr_r.OUTPUTSELECT
rst_n => haddr_r.OUTPUTSELECT
rst_n => haddr_r.OUTPUTSELECT
rst_n => haddr_r.OUTPUTSELECT
rst_n => haddr_r.OUTPUTSELECT
rst_n => haddr_r.OUTPUTSELECT
rst_n => haddr_r.OUTPUTSELECT
rst_n => haddr_r.OUTPUTSELECT
rst_n => haddr_r.OUTPUTSELECT
rst_n => haddr_r.OUTPUTSELECT
rst_n => haddr_r.OUTPUTSELECT
rst_n => haddr_r.OUTPUTSELECT
rst_n => haddr_r.OUTPUTSELECT
rst_n => haddr_r.OUTPUTSELECT
rst_n => haddr_r.OUTPUTSELECT
rst_n => haddr_r.OUTPUTSELECT
rst_n => haddr_r.OUTPUTSELECT
rst_n => haddr_r.OUTPUTSELECT
rst_n => haddr_r.OUTPUTSELECT
rst_n => haddr_r.OUTPUTSELECT
rst_n => haddr_r.OUTPUTSELECT
rst_n => haddr_r.OUTPUTSELECT
rst_n => haddr_r.OUTPUTSELECT
rst_n => haddr_r.OUTPUTSELECT
rst_n => haddr_r.OUTPUTSELECT
rst_n => wr_data_r.OUTPUTSELECT
rst_n => wr_data_r.OUTPUTSELECT
rst_n => wr_data_r.OUTPUTSELECT
rst_n => wr_data_r.OUTPUTSELECT
rst_n => wr_data_r.OUTPUTSELECT
rst_n => wr_data_r.OUTPUTSELECT
rst_n => wr_data_r.OUTPUTSELECT
rst_n => wr_data_r.OUTPUTSELECT
rst_n => wr_data_r.OUTPUTSELECT
rst_n => wr_data_r.OUTPUTSELECT
rst_n => wr_data_r.OUTPUTSELECT
rst_n => wr_data_r.OUTPUTSELECT
rst_n => wr_data_r.OUTPUTSELECT
rst_n => wr_data_r.OUTPUTSELECT
rst_n => wr_data_r.OUTPUTSELECT
rst_n => wr_data_r.OUTPUTSELECT
rst_n => rd_data_r.OUTPUTSELECT
rst_n => rd_data_r.OUTPUTSELECT
rst_n => rd_data_r.OUTPUTSELECT
rst_n => rd_data_r.OUTPUTSELECT
rst_n => rd_data_r.OUTPUTSELECT
rst_n => rd_data_r.OUTPUTSELECT
rst_n => rd_data_r.OUTPUTSELECT
rst_n => rd_data_r.OUTPUTSELECT
rst_n => rd_data_r.OUTPUTSELECT
rst_n => rd_data_r.OUTPUTSELECT
rst_n => rd_data_r.OUTPUTSELECT
rst_n => rd_data_r.OUTPUTSELECT
rst_n => rd_data_r.OUTPUTSELECT
rst_n => rd_data_r.OUTPUTSELECT
rst_n => rd_data_r.OUTPUTSELECT
rst_n => rd_data_r.OUTPUTSELECT
rst_n => busy.OUTPUTSELECT
rst_n => refresh_cnt.OUTPUTSELECT
rst_n => refresh_cnt.OUTPUTSELECT
rst_n => refresh_cnt.OUTPUTSELECT
rst_n => refresh_cnt.OUTPUTSELECT
rst_n => refresh_cnt.OUTPUTSELECT
rst_n => refresh_cnt.OUTPUTSELECT
rst_n => refresh_cnt.OUTPUTSELECT
rst_n => refresh_cnt.OUTPUTSELECT
rst_n => refresh_cnt.OUTPUTSELECT
rst_n => refresh_cnt.OUTPUTSELECT
rst_n => rd_ready_r.ENA
clk => refresh_cnt[0].CLK
clk => refresh_cnt[1].CLK
clk => refresh_cnt[2].CLK
clk => refresh_cnt[3].CLK
clk => refresh_cnt[4].CLK
clk => refresh_cnt[5].CLK
clk => refresh_cnt[6].CLK
clk => refresh_cnt[7].CLK
clk => refresh_cnt[8].CLK
clk => refresh_cnt[9].CLK
clk => rd_ready_r.CLK
clk => busy~reg0.CLK
clk => rd_data_r[0].CLK
clk => rd_data_r[1].CLK
clk => rd_data_r[2].CLK
clk => rd_data_r[3].CLK
clk => rd_data_r[4].CLK
clk => rd_data_r[5].CLK
clk => rd_data_r[6].CLK
clk => rd_data_r[7].CLK
clk => rd_data_r[8].CLK
clk => rd_data_r[9].CLK
clk => rd_data_r[10].CLK
clk => rd_data_r[11].CLK
clk => rd_data_r[12].CLK
clk => rd_data_r[13].CLK
clk => rd_data_r[14].CLK
clk => rd_data_r[15].CLK
clk => wr_data_r[0].CLK
clk => wr_data_r[1].CLK
clk => wr_data_r[2].CLK
clk => wr_data_r[3].CLK
clk => wr_data_r[4].CLK
clk => wr_data_r[5].CLK
clk => wr_data_r[6].CLK
clk => wr_data_r[7].CLK
clk => wr_data_r[8].CLK
clk => wr_data_r[9].CLK
clk => wr_data_r[10].CLK
clk => wr_data_r[11].CLK
clk => wr_data_r[12].CLK
clk => wr_data_r[13].CLK
clk => wr_data_r[14].CLK
clk => wr_data_r[15].CLK
clk => haddr_r[0].CLK
clk => haddr_r[1].CLK
clk => haddr_r[2].CLK
clk => haddr_r[3].CLK
clk => haddr_r[4].CLK
clk => haddr_r[5].CLK
clk => haddr_r[6].CLK
clk => haddr_r[7].CLK
clk => haddr_r[8].CLK
clk => haddr_r[9].CLK
clk => haddr_r[10].CLK
clk => haddr_r[11].CLK
clk => haddr_r[12].CLK
clk => haddr_r[13].CLK
clk => haddr_r[14].CLK
clk => haddr_r[15].CLK
clk => haddr_r[16].CLK
clk => haddr_r[17].CLK
clk => haddr_r[18].CLK
clk => haddr_r[19].CLK
clk => haddr_r[20].CLK
clk => haddr_r[21].CLK
clk => haddr_r[22].CLK
clk => haddr_r[23].CLK
clk => haddr_r[24].CLK
clk => state_cnt[0].CLK
clk => state_cnt[1].CLK
clk => state_cnt[2].CLK
clk => state_cnt[3].CLK
clk => command[0].CLK
clk => command[1].CLK
clk => command[2].CLK
clk => command[3].CLK
clk => command[4].CLK
clk => command[5].CLK
clk => command[6].CLK
clk => command[7].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
addr[0] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[10] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[11] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[12] <= addr.DB_MAX_OUTPUT_PORT_TYPE
bank_addr[0] <= bank_addr.DB_MAX_OUTPUT_PORT_TYPE
bank_addr[1] <= bank_addr.DB_MAX_OUTPUT_PORT_TYPE
data[0] <> data[0]
data[1] <> data[1]
data[2] <> data[2]
data[3] <> data[3]
data[4] <> data[4]
data[5] <> data[5]
data[6] <> data[6]
data[7] <> data[7]
data[8] <> data[8]
data[9] <> data[9]
data[10] <> data[10]
data[11] <> data[11]
data[12] <> data[12]
data[13] <> data[13]
data[14] <> data[14]
data[15] <> data[15]
clock_enable <= command[7].DB_MAX_OUTPUT_PORT_TYPE
cs_n <= command[6].DB_MAX_OUTPUT_PORT_TYPE
ras_n <= command[5].DB_MAX_OUTPUT_PORT_TYPE
cas_n <= command[4].DB_MAX_OUTPUT_PORT_TYPE
we_n <= command[3].DB_MAX_OUTPUT_PORT_TYPE
data_mask_low <= state[4].DB_MAX_OUTPUT_PORT_TYPE
data_mask_high <= state[4].DB_MAX_OUTPUT_PORT_TYPE


|SDRAM_Test|hex:H3
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|SDRAM_Test|hex:H2
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|SDRAM_Test|hex:H1
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|SDRAM_Test|hex:H0
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


