{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1634038620321 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1634038620321 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 12 19:37:00 2021 " "Processing started: Tue Oct 12 19:37:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1634038620321 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1634038620321 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AL_Controller -c AL_Controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off AL_Controller -c AL_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1634038620321 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1634038620563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/standbygenerator.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/standbygenerator.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 StandbyGen-StandbyGen_Arch " "Found design unit 1: StandbyGen-StandbyGen_Arch" {  } { { "VHDL files/StandbyGenerator.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/StandbyGenerator.vhdl" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634038621062 ""} { "Info" "ISGN_ENTITY_NAME" "1 StandbyGen " "Found entity 1: StandbyGen" {  } { { "VHDL files/StandbyGenerator.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/StandbyGenerator.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634038621062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634038621062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/microcodegen2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/microcodegen2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MircoCodeGen-MircoCodeGen_Arch " "Found design unit 1: MircoCodeGen-MircoCodeGen_Arch" {  } { { "VHDL files/MicroCodeGen2.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/MicroCodeGen2.vhdl" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634038621067 ""} { "Info" "ISGN_ENTITY_NAME" "1 MircoCodeGen " "Found entity 1: MircoCodeGen" {  } { { "VHDL files/MicroCodeGen2.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/MicroCodeGen2.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634038621067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634038621067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/alt_alu.verilog 6 6 " "Found 6 design units, including 6 entities, in source file vhdl files/alt_alu.verilog" { { "Info" "ISGN_ENTITY_NAME" "1 Circuit74181b " "Found entity 1: Circuit74181b" {  } { { "VHDL files/Alt_ALU.verilog" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/Alt_ALU.verilog" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634038621073 ""} { "Info" "ISGN_ENTITY_NAME" "2 TopLevel74181b " "Found entity 2: TopLevel74181b" {  } { { "VHDL files/Alt_ALU.verilog" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/Alt_ALU.verilog" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634038621073 ""} { "Info" "ISGN_ENTITY_NAME" "3 Emodule " "Found entity 3: Emodule" {  } { { "VHDL files/Alt_ALU.verilog" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/Alt_ALU.verilog" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634038621073 ""} { "Info" "ISGN_ENTITY_NAME" "4 Dmodule " "Found entity 4: Dmodule" {  } { { "VHDL files/Alt_ALU.verilog" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/Alt_ALU.verilog" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634038621073 ""} { "Info" "ISGN_ENTITY_NAME" "5 CLAmodule " "Found entity 5: CLAmodule" {  } { { "VHDL files/Alt_ALU.verilog" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/Alt_ALU.verilog" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634038621073 ""} { "Info" "ISGN_ENTITY_NAME" "6 Summodule " "Found entity 6: Summodule" {  } { { "VHDL files/Alt_ALU.verilog" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/Alt_ALU.verilog" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634038621073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634038621073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/logic.vhdl 4 2 " "Found 4 design units, including 2 entities, in source file vhdl files/logic.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Octal_Bus_Driver-Octal_Bus_Driver_beh " "Found design unit 1: Octal_Bus_Driver-Octal_Bus_Driver_beh" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 194 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634038621075 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 D_flip_flop-DFF_arch " "Found design unit 2: D_flip_flop-DFF_arch" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 208 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634038621075 ""} { "Info" "ISGN_ENTITY_NAME" "1 Octal_Bus_Driver " "Found entity 1: Octal_Bus_Driver" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634038621075 ""} { "Info" "ISGN_ENTITY_NAME" "2 D_flip_flop " "Found entity 2: D_flip_flop" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 203 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634038621075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634038621075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl files/alc.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl files/alc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AL_Controller-AL_Controller_str " "Found design unit 1: AL_Controller-AL_Controller_str" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634038621076 ""} { "Info" "ISGN_ENTITY_NAME" "1 AL_Controller " "Found entity 1: AL_Controller" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634038621076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634038621076 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AL_Controller " "Elaborating entity \"AL_Controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1634038621153 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SYNC ALC.vhdl(35) " "VHDL Signal Declaration warning at ALC.vhdl(35): used implicit default value for signal \"SYNC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1634038621155 "|AL_Controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "STATE ALC.vhdl(36) " "VHDL Signal Declaration warning at ALC.vhdl(36): used implicit default value for signal \"STATE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1634038621155 "|AL_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_flip_flop D_flip_flop:CLKFLOP " "Elaborating entity \"D_flip_flop\" for hierarchy \"D_flip_flop:CLKFLOP\"" {  } { { "VHDL files/ALC.vhdl" "CLKFLOP" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634038621156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StandbyGen StandbyGen:Control_Unit " "Elaborating entity \"StandbyGen\" for hierarchy \"StandbyGen:Control_Unit\"" {  } { { "VHDL files/ALC.vhdl" "Control_Unit" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634038621158 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Qn0 StandbyGenerator.vhdl(45) " "Verilog HDL or VHDL warning at StandbyGenerator.vhdl(45): object \"Qn0\" assigned a value but never read" {  } { { "VHDL files/StandbyGenerator.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/StandbyGenerator.vhdl" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1634038621159 "|AL_Controller|StandbyGen:Control_Unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Qn1 StandbyGenerator.vhdl(45) " "Verilog HDL or VHDL warning at StandbyGenerator.vhdl(45): object \"Qn1\" assigned a value but never read" {  } { { "VHDL files/StandbyGenerator.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/StandbyGenerator.vhdl" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1634038621159 "|AL_Controller|StandbyGen:Control_Unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_Enable StandbyGenerator.vhdl(55) " "VHDL Process Statement warning at StandbyGenerator.vhdl(55): inferring latch(es) for signal or variable \"ALU_Enable\", which holds its previous value in one or more paths through the process" {  } { { "VHDL files/StandbyGenerator.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/StandbyGenerator.vhdl" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1634038621159 "|AL_Controller|StandbyGen:Control_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Enable StandbyGenerator.vhdl(55) " "Inferred latch for \"ALU_Enable\" at StandbyGenerator.vhdl(55)" {  } { { "VHDL files/StandbyGenerator.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/StandbyGenerator.vhdl" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1634038621159 "|AL_Controller|StandbyGen:Control_Unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Octal_Bus_Driver Octal_Bus_Driver:Constants_Buffer " "Elaborating entity \"Octal_Bus_Driver\" for hierarchy \"Octal_Bus_Driver:Constants_Buffer\"" {  } { { "VHDL files/ALC.vhdl" "Constants_Buffer" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634038621162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Circuit74181b Circuit74181b:ALU_Low " "Elaborating entity \"Circuit74181b\" for hierarchy \"Circuit74181b:ALU_Low\"" {  } { { "VHDL files/ALC.vhdl" "ALU_Low" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634038621165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TopLevel74181b Circuit74181b:ALU_Low\|TopLevel74181b:Ckt74181b " "Elaborating entity \"TopLevel74181b\" for hierarchy \"Circuit74181b:ALU_Low\|TopLevel74181b:Ckt74181b\"" {  } { { "VHDL files/Alt_ALU.verilog" "Ckt74181b" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/Alt_ALU.verilog" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634038621166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Emodule Circuit74181b:ALU_Low\|TopLevel74181b:Ckt74181b\|Emodule:Emod1 " "Elaborating entity \"Emodule\" for hierarchy \"Circuit74181b:ALU_Low\|TopLevel74181b:Ckt74181b\|Emodule:Emod1\"" {  } { { "VHDL files/Alt_ALU.verilog" "Emod1" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/Alt_ALU.verilog" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634038621168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dmodule Circuit74181b:ALU_Low\|TopLevel74181b:Ckt74181b\|Dmodule:Dmod2 " "Elaborating entity \"Dmodule\" for hierarchy \"Circuit74181b:ALU_Low\|TopLevel74181b:Ckt74181b\|Dmodule:Dmod2\"" {  } { { "VHDL files/Alt_ALU.verilog" "Dmod2" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/Alt_ALU.verilog" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634038621169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLAmodule Circuit74181b:ALU_Low\|TopLevel74181b:Ckt74181b\|CLAmodule:CLAmod3 " "Elaborating entity \"CLAmodule\" for hierarchy \"Circuit74181b:ALU_Low\|TopLevel74181b:Ckt74181b\|CLAmodule:CLAmod3\"" {  } { { "VHDL files/Alt_ALU.verilog" "CLAmod3" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/Alt_ALU.verilog" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634038621170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Summodule Circuit74181b:ALU_Low\|TopLevel74181b:Ckt74181b\|Summodule:Summod4 " "Elaborating entity \"Summodule\" for hierarchy \"Circuit74181b:ALU_Low\|TopLevel74181b:Ckt74181b\|Summodule:Summod4\"" {  } { { "VHDL files/Alt_ALU.verilog" "Summod4" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/Alt_ALU.verilog" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634038621171 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "D_flip_flop:CLKFLOP\|Q interntalCLK " "Converted the fan-out from the tri-state buffer \"D_flip_flop:CLKFLOP\|Q\" to the node \"interntalCLK\" into an OR gate" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 205 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1634038621318 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StandbyGen:Control_Unit\|D_flip_flop:D0\|Q StandbyGen:Control_Unit\|process_0 " "Converted the fan-out from the tri-state buffer \"StandbyGen:Control_Unit\|D_flip_flop:D0\|Q\" to the node \"StandbyGen:Control_Unit\|process_0\" into an OR gate" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 205 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1634038621318 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StandbyGen:Control_Unit\|D_flip_flop:D1\|Q StandbyGen:Control_Unit\|process_0 " "Converted the fan-out from the tri-state buffer \"StandbyGen:Control_Unit\|D_flip_flop:D1\|Q\" to the node \"StandbyGen:Control_Unit\|process_0\" into an OR gate" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 205 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1634038621318 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StandbyGen:Control_Unit\|D_flip_flop:D2\|Q StandbyGen:Control_Unit\|process_0 " "Converted the fan-out from the tri-state buffer \"StandbyGen:Control_Unit\|D_flip_flop:D2\|Q\" to the node \"StandbyGen:Control_Unit\|process_0\" into an OR gate" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 205 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1634038621318 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "D_flip_flop:CLKFLOP\|Qnot D_flip_flop:CLKFLOP\|Q " "Converted the fan-out from the tri-state buffer \"D_flip_flop:CLKFLOP\|Qnot\" to the node \"D_flip_flop:CLKFLOP\|Q\" into an OR gate" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 206 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1634038621318 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StandbyGen:Control_Unit\|D_flip_flop:D2\|Qnot StandbyGen:Control_Unit\|D_flip_flop:D0\|Q " "Converted the fan-out from the tri-state buffer \"StandbyGen:Control_Unit\|D_flip_flop:D2\|Qnot\" to the node \"StandbyGen:Control_Unit\|D_flip_flop:D0\|Q\" into an OR gate" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 206 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1634038621318 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1634038621318 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "VHDL files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl" 205 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1634038621325 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "MemWriteControl VCC " "Pin \"MemWriteControl\" is stuck at VCC" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634038621418 "|AL_Controller|MemWriteControl"} { "Warning" "WMLS_MLS_STUCK_PIN" "Ram_LowControl GND " "Pin \"Ram_LowControl\" is stuck at GND" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634038621418 "|AL_Controller|Ram_LowControl"} { "Warning" "WMLS_MLS_STUCK_PIN" "Ram_HighControl GND " "Pin \"Ram_HighControl\" is stuck at GND" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634038621418 "|AL_Controller|Ram_HighControl"} { "Warning" "WMLS_MLS_STUCK_PIN" "Ram_Addr_Enable VCC " "Pin \"Ram_Addr_Enable\" is stuck at VCC" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634038621418 "|AL_Controller|Ram_Addr_Enable"} { "Warning" "WMLS_MLS_STUCK_PIN" "StackCount GND " "Pin \"StackCount\" is stuck at GND" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634038621418 "|AL_Controller|StackCount"} { "Warning" "WMLS_MLS_STUCK_PIN" "StackOutControl VCC " "Pin \"StackOutControl\" is stuck at VCC" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634038621418 "|AL_Controller|StackOutControl"} { "Warning" "WMLS_MLS_STUCK_PIN" "LowStackJump GND " "Pin \"LowStackJump\" is stuck at GND" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634038621418 "|AL_Controller|LowStackJump"} { "Warning" "WMLS_MLS_STUCK_PIN" "HighStackJump GND " "Pin \"HighStackJump\" is stuck at GND" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634038621418 "|AL_Controller|HighStackJump"} { "Warning" "WMLS_MLS_STUCK_PIN" "SYNC GND " "Pin \"SYNC\" is stuck at GND" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634038621418 "|AL_Controller|SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "STATE GND " "Pin \"STATE\" is stuck at GND" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634038621418 "|AL_Controller|STATE"} { "Warning" "WMLS_MLS_STUCK_PIN" "StackCountDirection GND " "Pin \"StackCountDirection\" is stuck at GND" {  } { { "VHDL files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634038621418 "|AL_Controller|StackCountDirection"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1634038621418 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "163 " "Implemented 163 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1634038621712 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1634038621712 ""} { "Info" "ICUT_CUT_TM_MCELLS" "68 " "Implemented 68 macrocells" {  } {  } 0 21063 "Implemented %1!d! macrocells" 0 0 "Quartus II" 0 -1 1634038621712 ""} { "Info" "ICUT_CUT_TM_SEXPS" "35 " "Implemented 35 shareable expanders" {  } {  } 0 21073 "Implemented %1!d! shareable expanders" 0 0 "Quartus II" 0 -1 1634038621712 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1634038621712 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4600 " "Peak virtual memory: 4600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1634038621829 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 12 19:37:01 2021 " "Processing ended: Tue Oct 12 19:37:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1634038621829 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1634038621829 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1634038621829 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1634038621829 ""}
