set_max_delay 10 -rise -fall -rise_from core_clock -fall_from [get_ports {clk0}] -through net2 -rise_through ff1 -fall_through net2 -to [get_clocks {core_clk}] -rise_to clk* -ignore_clock_latency -probe -reset_path
