Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\anish\Documents\ECE_385\Final_Project\GravSim\SV\nios_system.qsys --block-symbol-file --output-directory=C:\Users\anish\Documents\ECE_385\Final_Project\GravSim\SV\nios_system --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading SV/nios_system.qsys
Progress: Reading input file
Progress: Adding Avalon_Interface_0 [Avalon_Interface 1.2]
Progress: Parameterizing module Avalon_Interface_0
Progress: Adding TIMER [altera_avalon_timer 17.1]
Progress: Parameterizing module TIMER
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding keycode [altera_avalon_pio 17.1]
Progress: Parameterizing module keycode
Progress: Adding led [altera_avalon_pio 17.1]
Progress: Parameterizing module led
Progress: Adding nios2_qsys_1 [altera_nios2_qsys 16.1]
Progress: Parameterizing module nios2_qsys_1
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding otg_hpi_address [altera_avalon_pio 17.1]
Progress: Parameterizing module otg_hpi_address
Progress: Adding otg_hpi_cs [altera_avalon_pio 17.1]
Progress: Parameterizing module otg_hpi_cs
Progress: Adding otg_hpi_data [altera_avalon_pio 17.1]
Progress: Parameterizing module otg_hpi_data
Progress: Adding otg_hpi_r [altera_avalon_pio 17.1]
Progress: Parameterizing module otg_hpi_r
Progress: Adding otg_hpi_reset [altera_avalon_pio 17.1]
Progress: Parameterizing module otg_hpi_reset
Progress: Adding otg_hpi_w [altera_avalon_pio 17.1]
Progress: Parameterizing module otg_hpi_w
Progress: Adding sdram [altera_avalon_new_sdram_controller 17.1]
Progress: Parameterizing module sdram
Progress: Adding sdram_pll [altpll 17.1]
Progress: Parameterizing module sdram_pll
Progress: Adding sysid_qsys_1 [altera_avalon_sysid_qsys 17.1]
Progress: Parameterizing module sysid_qsys_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: nios_system.nios2_qsys_1: Nios II Classic cores are no longer recommended for new projects
Info: nios_system.otg_hpi_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: nios_system.sysid_qsys_1: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_system.sysid_qsys_1: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\anish\Documents\ECE_385\Final_Project\GravSim\SV\nios_system.qsys --synthesis=VERILOG --output-directory=C:\Users\anish\Documents\ECE_385\Final_Project\GravSim\SV\nios_system\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading SV/nios_system.qsys
Progress: Reading input file
Progress: Adding Avalon_Interface_0 [Avalon_Interface 1.2]
Progress: Parameterizing module Avalon_Interface_0
Progress: Adding TIMER [altera_avalon_timer 17.1]
Progress: Parameterizing module TIMER
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding keycode [altera_avalon_pio 17.1]
Progress: Parameterizing module keycode
Progress: Adding led [altera_avalon_pio 17.1]
Progress: Parameterizing module led
Progress: Adding nios2_qsys_1 [altera_nios2_qsys 16.1]
Progress: Parameterizing module nios2_qsys_1
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding otg_hpi_address [altera_avalon_pio 17.1]
Progress: Parameterizing module otg_hpi_address
Progress: Adding otg_hpi_cs [altera_avalon_pio 17.1]
Progress: Parameterizing module otg_hpi_cs
Progress: Adding otg_hpi_data [altera_avalon_pio 17.1]
Progress: Parameterizing module otg_hpi_data
Progress: Adding otg_hpi_r [altera_avalon_pio 17.1]
Progress: Parameterizing module otg_hpi_r
Progress: Adding otg_hpi_reset [altera_avalon_pio 17.1]
Progress: Parameterizing module otg_hpi_reset
Progress: Adding otg_hpi_w [altera_avalon_pio 17.1]
Progress: Parameterizing module otg_hpi_w
Progress: Adding sdram [altera_avalon_new_sdram_controller 17.1]
Progress: Parameterizing module sdram
Progress: Adding sdram_pll [altpll 17.1]
Progress: Parameterizing module sdram_pll
Progress: Adding sysid_qsys_1 [altera_avalon_sysid_qsys 17.1]
Progress: Parameterizing module sysid_qsys_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: nios_system.nios2_qsys_1: Nios II Classic cores are no longer recommended for new projects
Info: nios_system.otg_hpi_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: nios_system.sysid_qsys_1: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_system.sysid_qsys_1: Time stamp will be automatically updated when this component is generated.
Info: nios_system: Generating nios_system "nios_system" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src15 and cmd_mux_015.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src11 and cmd_mux_015.sink1
Info: Inserting clock-crossing logic between rsp_demux_015.src0 and rsp_mux.sink15
Info: Inserting clock-crossing logic between rsp_demux_015.src1 and rsp_mux_001.sink11
Info: Avalon_Interface_0: "nios_system" instantiated Avalon_Interface "Avalon_Interface_0"
Info: TIMER: Starting RTL generation for module 'nios_system_TIMER'
Info: TIMER:   Generation command is [exec C:/intelFPGA_lite/17.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios_system_TIMER --dir=C:/Users/anish/AppData/Local/Temp/alt7654_2290473487735101463.dir/0155_TIMER_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/anish/AppData/Local/Temp/alt7654_2290473487735101463.dir/0155_TIMER_gen//nios_system_TIMER_component_configuration.pl  --do_build_sim=0  ]
Info: TIMER: Done RTL generation for module 'nios_system_TIMER'
Info: TIMER: "nios_system" instantiated altera_avalon_timer "TIMER"
Info: jtag_uart_0: Starting RTL generation for module 'nios_system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_jtag_uart_0 --dir=C:/Users/anish/AppData/Local/Temp/alt7654_2290473487735101463.dir/0156_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/anish/AppData/Local/Temp/alt7654_2290473487735101463.dir/0156_jtag_uart_0_gen//nios_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'nios_system_jtag_uart_0'
Info: jtag_uart_0: "nios_system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: keycode: Starting RTL generation for module 'nios_system_keycode'
Info: keycode:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_keycode --dir=C:/Users/anish/AppData/Local/Temp/alt7654_2290473487735101463.dir/0157_keycode_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/anish/AppData/Local/Temp/alt7654_2290473487735101463.dir/0157_keycode_gen//nios_system_keycode_component_configuration.pl  --do_build_sim=0  ]
Info: keycode: Done RTL generation for module 'nios_system_keycode'
Info: keycode: "nios_system" instantiated altera_avalon_pio "keycode"
Info: nios2_qsys_1: Starting RTL generation for module 'nios_system_nios2_qsys_1'
Info: nios2_qsys_1:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_system_nios2_qsys_1 --dir=C:/Users/anish/AppData/Local/Temp/alt7654_2290473487735101463.dir/0158_nios2_qsys_1_gen/ --quartus_bindir=C:/intelfpga_lite/17.1/quartus/bin64 --verilog --config=C:/Users/anish/AppData/Local/Temp/alt7654_2290473487735101463.dir/0158_nios2_qsys_1_gen//nios_system_nios2_qsys_1_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys_1: # 2018.05.03 15:06:30 (*) Starting Nios II generation
Info: nios2_qsys_1: # 2018.05.03 15:06:30 (*)   Checking for plaintext license.
Info: nios2_qsys_1: # 2018.05.03 15:06:31 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/17.1/quartus/bin64
Info: nios2_qsys_1: # 2018.05.03 15:06:31 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_1: # 2018.05.03 15:06:31 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_1: # 2018.05.03 15:06:31 (*)   Plaintext license not found.
Info: nios2_qsys_1: # 2018.05.03 15:06:31 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_1: # 2018.05.03 15:06:31 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_1: # 2018.05.03 15:06:31 (*)   Creating all objects for CPU
Info: nios2_qsys_1: # 2018.05.03 15:06:33 (*)   Generating RTL from CPU objects
Info: nios2_qsys_1: # 2018.05.03 15:06:33 (*)   Creating plain-text RTL
Info: nios2_qsys_1: # 2018.05.03 15:06:34 (*) Done Nios II generation
Info: nios2_qsys_1: Done RTL generation for module 'nios_system_nios2_qsys_1'
Info: nios2_qsys_1: "nios_system" instantiated altera_nios2_qsys "nios2_qsys_1"
Info: onchip_memory2_0: Starting RTL generation for module 'nios_system_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_onchip_memory2_0 --dir=C:/Users/anish/AppData/Local/Temp/alt7654_2290473487735101463.dir/0159_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/anish/AppData/Local/Temp/alt7654_2290473487735101463.dir/0159_onchip_memory2_0_gen//nios_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'nios_system_onchip_memory2_0'
Info: onchip_memory2_0: "nios_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: otg_hpi_address: Starting RTL generation for module 'nios_system_otg_hpi_address'
Info: otg_hpi_address:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_otg_hpi_address --dir=C:/Users/anish/AppData/Local/Temp/alt7654_2290473487735101463.dir/0160_otg_hpi_address_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/anish/AppData/Local/Temp/alt7654_2290473487735101463.dir/0160_otg_hpi_address_gen//nios_system_otg_hpi_address_component_configuration.pl  --do_build_sim=0  ]
Info: otg_hpi_address: Done RTL generation for module 'nios_system_otg_hpi_address'
Info: otg_hpi_address: "nios_system" instantiated altera_avalon_pio "otg_hpi_address"
Info: otg_hpi_cs: Starting RTL generation for module 'nios_system_otg_hpi_cs'
Info: otg_hpi_cs:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_otg_hpi_cs --dir=C:/Users/anish/AppData/Local/Temp/alt7654_2290473487735101463.dir/0161_otg_hpi_cs_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/anish/AppData/Local/Temp/alt7654_2290473487735101463.dir/0161_otg_hpi_cs_gen//nios_system_otg_hpi_cs_component_configuration.pl  --do_build_sim=0  ]
Info: otg_hpi_cs: Done RTL generation for module 'nios_system_otg_hpi_cs'
Info: otg_hpi_cs: "nios_system" instantiated altera_avalon_pio "otg_hpi_cs"
Info: otg_hpi_data: Starting RTL generation for module 'nios_system_otg_hpi_data'
Info: otg_hpi_data:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_otg_hpi_data --dir=C:/Users/anish/AppData/Local/Temp/alt7654_2290473487735101463.dir/0162_otg_hpi_data_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/anish/AppData/Local/Temp/alt7654_2290473487735101463.dir/0162_otg_hpi_data_gen//nios_system_otg_hpi_data_component_configuration.pl  --do_build_sim=0  ]
Info: otg_hpi_data: Done RTL generation for module 'nios_system_otg_hpi_data'
Info: otg_hpi_data: "nios_system" instantiated altera_avalon_pio "otg_hpi_data"
Info: sdram: Starting RTL generation for module 'nios_system_sdram'
Info: sdram:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_system_sdram --dir=C:/Users/anish/AppData/Local/Temp/alt7654_2290473487735101463.dir/0163_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/anish/AppData/Local/Temp/alt7654_2290473487735101463.dir/0163_sdram_gen//nios_system_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'nios_system_sdram'
Info: sdram: "nios_system" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sdram_pll: "nios_system" instantiated altpll "sdram_pll"
Info: sysid_qsys_1: "nios_system" instantiated altera_avalon_sysid_qsys "sysid_qsys_1"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios_system" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_1_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_1_data_master_translator"
Info: Avalon_Interface_0_AMM_Slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "Avalon_Interface_0_AMM_Slave_translator"
Info: nios2_qsys_1_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_1_data_master_agent"
Info: Avalon_Interface_0_AMM_Slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "Avalon_Interface_0_AMM_Slave_agent"
Info: Avalon_Interface_0_AMM_Slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "Avalon_Interface_0_AMM_Slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_017: "mm_interconnect_0" instantiated altera_merlin_router "router_017"
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: Reusing file C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_015: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_015"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_015" instantiated error_adapter "error_adapter_0"
Info: nios_system: Done "nios_system" with 41 modules, 67 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
