Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jun 21 08:31:14 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file microblaze_test_top_wrapper_control_sets_placed.rpt
| Design       : microblaze_test_top_wrapper
| Device       : xczu29dr
--------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    95 |
|    Minimum number of control sets                        |    95 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   123 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    95 |
| >= 0 to < 4        |    43 |
| >= 4 to < 6        |    13 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |    16 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |    14 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             214 |           80 |
| No           | No                    | Yes                    |              30 |            7 |
| No           | Yes                   | No                     |             146 |           49 |
| Yes          | No                    | No                     |             208 |           71 |
| Yes          | No                    | Yes                    |              16 |            9 |
| Yes          | Yes                   | No                     |             279 |           91 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                           Clock Signal                                          |                                                                                                                Enable Signal                                                                                                               |                                                                                              Set/Reset Signal                                                                                              | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    |                                                                                                                                                                                                                                            | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.New_Carry_MUXCY/Using_FPGA.Native_0                                                            |                1 |              1 |
|  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_rst18_out                                             |                1 |              1 |
| ~microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                         | microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1                                                                                                        |                1 |              1 |
|  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/no_sleeping1_out                                                      |                1 |              1 |
|  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg_n_0                             |                1 |              1 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    |                                                                                                                                                                                                                                            | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/capture_1                                                             |                1 |              1 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    |                                                                                                                                                                                                                                            | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/exception_kind[0]                                                                                         |                1 |              1 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    |                                                                                                                                                                                                                                            | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__69_n_0 |                1 |              1 |
|  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            |                                                                                                                                                                                                                                            | microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/data_cmd_reset6_out                                                                                        |                1 |              1 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    |                                                                                                                                                                                                                                            | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__70_n_0       |                1 |              1 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    |                                                                                                                                                                                                                                            | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/start_single_step_reg       |                1 |              1 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    | microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[1].Divide_I/One_SRL16.SRL16E_I/Clk_En_I_1                                           |                                                                                                                                                                                                            |                1 |              1 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    |                                                                                                                                                                                                                                            | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3/Use_Async_Reset.sync_reset_reg                          |                1 |              1 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    |                                                                                                                                                                                                                                            | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MSR_Rst                                                                                                   |                1 |              1 |
| ~microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            |                                                                                                                                                                                                                                            | microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                      |                1 |              1 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    | microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/en_16x_baud                                                             | microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/TMR_No.FDRE_I/tx_Data_Enable                                                                           |                1 |              1 |
|  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg_n_0                                             |                1 |              1 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    | microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Out1                                                                    |                                                                                                                                                                                                            |                1 |              1 |
|  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                         | microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset24_out                                                                                                  |                1 |              1 |
|  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_rst19_out                                              |                1 |              1 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg                                                                                           | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/quadlet_i                                                  |                1 |              2 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    | microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/FSM_sequential_Using_Fast.Fast_FSM_TMR_No.fast_state[1]_i_1_n_0                                                                                    | microblaze_test_top_i/microblaze_mcs_0/inst/rst_0/U0/peripheral_reset[0]                                                                                                                                   |                1 |              2 |
|  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            | microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i0                                                                                                                               |                                                                                                                                                                                                            |                2 |              2 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg                                                                                           | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.take_Intr_2nd_Phase_reg                                          |                1 |              2 |
|  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            |                                                                                                                                                                                                                                            |                                                                                                                                                                                                            |                2 |              2 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    | microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/en_16x_baud                                                             | microblaze_test_top_i/microblaze_mcs_0/inst/rst_0/U0/peripheral_reset[0]                                                                                                                                   |                1 |              2 |
|  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En                                                                                        | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear                                                     |                1 |              2 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/exception                                                                                             | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                   |                1 |              2 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg                                                                                           | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Use_Async_Reset.sync_reset_reg_0                                            |                1 |              2 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    | microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/civr                                                                                                                                               | microblaze_test_top_i/microblaze_mcs_0/inst/rst_0/U0/peripheral_reset[0]                                                                                                                                   |                1 |              2 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3/E[0]                                                                                    | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                   |                1 |              2 |
|  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/E[0]                                                                                                                                   |                                                                                                                                                                                                            |                1 |              2 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    | microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                        | microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                   |                1 |              2 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/sleep_i00_in                                                                                                                              | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/sleep_i0                                                                                                  |                1 |              3 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    |                                                                                                                                                                                                                                            | microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[2].fdr_i/lmb_abus_Q_reg[6]                                                                         |                1 |              3 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    |                                                                                                                                                                                                                                            | microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR[2]_i_1_n_0                                                                                               |                1 |              3 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg                                                                                           | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/is_swx_I                                                                    |                1 |              3 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    |                                                                                                                                                                                                                                            | microblaze_test_top_i/microblaze_mcs_0/inst/rst_0/U0/peripheral_aresetn[0]                                                                                                                                 |                2 |              3 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    | microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/intc_write_cier                                                                                                                                    | microblaze_test_top_i/microblaze_mcs_0/inst/rst_0/U0/peripheral_reset[0]                                                                                                                                   |                2 |              3 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    | microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/en_16x_baud                                                             |                                                                                                                                                                                                            |                2 |              3 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    | microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/TMR_No.FDRE_I/tx_Data_Enable                                                                                                           | microblaze_test_top_i/microblaze_mcs_0/inst/rst_0/U0/peripheral_reset[0]                                                                                                                                   |                3 |              3 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    | microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/intc_write_cimr                                                                                                                                    | microblaze_test_top_i/microblaze_mcs_0/inst/rst_0/U0/peripheral_reset[0]                                                                                                                                   |                1 |              3 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                         | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                   |                1 |              3 |
| ~microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            |                                                                                                                                                                                                                                            | microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/SEL                                                                                                                                    |                1 |              4 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    |                                                                                                                                                                                                                                            | microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status[6]_i_1_n_0                                                                        |                2 |              4 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    |                                                                                                                                                                                                                                            | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/R                                   |                2 |              4 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    |                                                                                                                                                                                                                                            | microblaze_test_top_i/microblaze_mcs_0/inst/rst_0/U0/bus_struct_reset[0]                                                                                                                                   |                1 |              4 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    | microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg_0                                                                                                                     | microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg_n_0                                                                                                            |                1 |              4 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/E[0]                                                                                                        |                                                                                                                                                                                                            |                4 |              4 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    | microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                | microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                   |                1 |              4 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    | microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg_0                                                                                                                     | microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg_n_0                                                                                                            |                1 |              4 |
|  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/p_5_out                                                                                                                                                                   | microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/SEL                                                                                                                                    |                1 |              4 |
|  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            | microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                   | microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/SEL                                                                                                                                    |                1 |              4 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg                                                                                           | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Use_Async_Reset.sync_reset_reg_2                                            |                4 |              5 |
|  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        |                                                                                                                                                                                                            |                2 |              5 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    |                                                                                                                                                                                                                                            | microblaze_test_top_i/microblaze_mcs_0/inst/rst_0/U0/EXT_LPF/lpf_int                                                                                                                                       |                3 |              5 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    | microblaze_test_top_i/microblaze_mcs_0/inst/rst_0/U0/SEQ/seq_cnt_en                                                                                                                                                                        | microblaze_test_top_i/microblaze_mcs_0/inst/rst_0/U0/SEQ/seq_clr                                                                                                                                           |                1 |              6 |
|  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Using_FPGA.Native[0]                                                                                                                                                   |                                                                                                                                                                                                            |                2 |              6 |
|  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[5][0]                                                                                                                                            |                                                                                                                                                                                                            |                3 |              6 |
|  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[6]_0[0]                                                                                                              |                                                                                                                                                                                                            |                2 |              6 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg                                                                                           | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/R_1                                                                          |                1 |              7 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    | microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/GPO_I1/gpo1_write                                                                                                                                               | microblaze_test_top_i/microblaze_mcs_0/inst/rst_0/U0/peripheral_reset[0]                                                                                                                                   |                1 |              8 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    | microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                              |                                                                                                                                                                                                            |                1 |              8 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    | microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                              |                                                                                                                                                                                                            |                2 |              8 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    |                                                                                                                                                                                                                                            | microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/TMR_No.RX_Data[7]_i_1_n_0                                                                              |                2 |              8 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    | microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/S_AXI_RVALID                                                                                                                          | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                   |                4 |              8 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    | microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                         | microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                   |                4 |              8 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    | microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/uart_tx_write                                                                                                                                                                    | microblaze_test_top_i/microblaze_mcs_0/inst/rst_0/U0/peripheral_reset[0]                                                                                                                                   |                1 |              8 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    | microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data_write                                                                                                                      | microblaze_test_top_i/microblaze_mcs_0/inst/rst_0/U0/peripheral_reset[0]                                                                                                                                   |                3 |              8 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    |                                                                                                                                                                                                                                            | microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                   |                3 |              8 |
| ~microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            | microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                            |                4 |              8 |
|  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            | microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.PORT_Selector_reg[2][0]                                                                                                          |                                                                                                                                                                                                            |                3 |              8 |
|  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0 |                                                                                                                                                                                                            |                7 |              8 |
|  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0[0]                                                                                                                                                  |                                                                                                                                                                                                            |                1 |              8 |
|  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0[0]                                                                                                                 |                                                                                                                                                                                                            |                1 |              8 |
|  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                               |                                                                                                                                                                                                            |                1 |              8 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    | microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/en_16x_baud                                                             | microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/TMR_No.Mid_Start_Bit_SRL16/mid_Start_Bit                                                               |                3 |              8 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_AWVALID_i1                                                                                            | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                   |                6 |             10 |
|  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                       |                                                                                                                                                                                                            |                4 |             10 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                         |                                                                                                                                                                                                            |                9 |             15 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/PC_Write                                                                                                     | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                   |                3 |             15 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/Using_FPGA.Native_2[0]                                                                                   | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                   |                6 |             16 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    |                                                                                                                                                                                                                                            | microblaze_test_top_i/microblaze_mcs_0/inst/rst_0/U0/peripheral_reset[0]                                                                                                                                   |                7 |             18 |
|  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK |                                                                                                                                                                                                                                            | microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]_0                                                                                                       |                3 |             23 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg                                                                                           |                                                                                                                                                                                                            |               18 |             32 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/E[0]                                                        | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                   |               13 |             32 |
|  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK                                                                                     |                                                                                                                                                                                                            |                9 |             32 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    | microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/intc_write_civar                                                                                                                                   |                                                                                                                                                                                                            |                2 |             32 |
|  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                         |                                                                                                                                                                                                            |               12 |             47 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.clean_iReady_MuxCY/IReady                                                                                                      |                                                                                                                                                                                                            |               10 |             47 |
|  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK |                                                                                                                                                                                                                                            |                                                                                                                                                                                                            |               26 |             78 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    |                                                                                                                                                                                                                                            | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                   |               26 |             79 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg                                                                                           | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                   |               36 |             90 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    | microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Reg_Write                                                                                                                                 |                                                                                                                                                                                                            |                8 |            128 |
|  microblaze_test_top_i/clk_wiz/inst/clk_out1                                                    |                                                                                                                                                                                                                                            |                                                                                                                                                                                                            |               56 |            152 |
+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


