$comment
	File created using the following command:
		vcd file g21_lab2.msim.vcd -direction
$end
$date
	Fri Oct 13 14:27:21 2017
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module g21_lab2_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 4 " code [3:0] $end
$var reg 1 # mode $end
$var reg 6 $ N [5:0] $end
$var reg 32 % seed [31:0] $end
$var wire 1 & P_EN [51] $end
$var wire 1 ' P_EN [50] $end
$var wire 1 ( P_EN [49] $end
$var wire 1 ) P_EN [48] $end
$var wire 1 * P_EN [47] $end
$var wire 1 + P_EN [46] $end
$var wire 1 , P_EN [45] $end
$var wire 1 - P_EN [44] $end
$var wire 1 . P_EN [43] $end
$var wire 1 / P_EN [42] $end
$var wire 1 0 P_EN [41] $end
$var wire 1 1 P_EN [40] $end
$var wire 1 2 P_EN [39] $end
$var wire 1 3 P_EN [38] $end
$var wire 1 4 P_EN [37] $end
$var wire 1 5 P_EN [36] $end
$var wire 1 6 P_EN [35] $end
$var wire 1 7 P_EN [34] $end
$var wire 1 8 P_EN [33] $end
$var wire 1 9 P_EN [32] $end
$var wire 1 : P_EN [31] $end
$var wire 1 ; P_EN [30] $end
$var wire 1 < P_EN [29] $end
$var wire 1 = P_EN [28] $end
$var wire 1 > P_EN [27] $end
$var wire 1 ? P_EN [26] $end
$var wire 1 @ P_EN [25] $end
$var wire 1 A P_EN [24] $end
$var wire 1 B P_EN [23] $end
$var wire 1 C P_EN [22] $end
$var wire 1 D P_EN [21] $end
$var wire 1 E P_EN [20] $end
$var wire 1 F P_EN [19] $end
$var wire 1 G P_EN [18] $end
$var wire 1 H P_EN [17] $end
$var wire 1 I P_EN [16] $end
$var wire 1 J P_EN [15] $end
$var wire 1 K P_EN [14] $end
$var wire 1 L P_EN [13] $end
$var wire 1 M P_EN [12] $end
$var wire 1 N P_EN [11] $end
$var wire 1 O P_EN [10] $end
$var wire 1 P P_EN [9] $end
$var wire 1 Q P_EN [8] $end
$var wire 1 R P_EN [7] $end
$var wire 1 S P_EN [6] $end
$var wire 1 T P_EN [5] $end
$var wire 1 U P_EN [4] $end
$var wire 1 V P_EN [3] $end
$var wire 1 W P_EN [2] $end
$var wire 1 X P_EN [1] $end
$var wire 1 Y P_EN [0] $end
$var wire 1 Z rand [31] $end
$var wire 1 [ rand [30] $end
$var wire 1 \ rand [29] $end
$var wire 1 ] rand [28] $end
$var wire 1 ^ rand [27] $end
$var wire 1 _ rand [26] $end
$var wire 1 ` rand [25] $end
$var wire 1 a rand [24] $end
$var wire 1 b rand [23] $end
$var wire 1 c rand [22] $end
$var wire 1 d rand [21] $end
$var wire 1 e rand [20] $end
$var wire 1 f rand [19] $end
$var wire 1 g rand [18] $end
$var wire 1 h rand [17] $end
$var wire 1 i rand [16] $end
$var wire 1 j rand [15] $end
$var wire 1 k rand [14] $end
$var wire 1 l rand [13] $end
$var wire 1 m rand [12] $end
$var wire 1 n rand [11] $end
$var wire 1 o rand [10] $end
$var wire 1 p rand [9] $end
$var wire 1 q rand [8] $end
$var wire 1 r rand [7] $end
$var wire 1 s rand [6] $end
$var wire 1 t rand [5] $end
$var wire 1 u rand [4] $end
$var wire 1 v rand [3] $end
$var wire 1 w rand [2] $end
$var wire 1 x rand [1] $end
$var wire 1 y rand [0] $end
$var wire 1 z segments_out [6] $end
$var wire 1 { segments_out [5] $end
$var wire 1 | segments_out [4] $end
$var wire 1 } segments_out [3] $end
$var wire 1 ~ segments_out [2] $end
$var wire 1 !! segments_out [1] $end
$var wire 1 "! segments_out [0] $end
$var wire 1 #! sampler $end
$scope module i1 $end
$var wire 1 $! gnd $end
$var wire 1 %! vcc $end
$var wire 1 &! unknown $end
$var tri1 1 '! devclrn $end
$var tri1 1 (! devpor $end
$var tri1 1 )! devoe $end
$var wire 1 *! clk~combout $end
$var wire 1 +! clk~clkctrl_outclk $end
$var wire 1 ,! inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~1 $end
$var wire 1 -! inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~3 $end
$var wire 1 .! inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~5 $end
$var wire 1 /! inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~7 $end
$var wire 1 0! inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~9 $end
$var wire 1 1! inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~11 $end
$var wire 1 2! inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~13 $end
$var wire 1 3! inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~15 $end
$var wire 1 4! inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~17 $end
$var wire 1 5! inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~19 $end
$var wire 1 6! inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~21 $end
$var wire 1 7! inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~23 $end
$var wire 1 8! inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~25 $end
$var wire 1 9! inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~27 $end
$var wire 1 :! inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~28_combout $end
$var wire 1 ;! inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~24_combout $end
$var wire 1 <! inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~20_combout $end
$var wire 1 =! inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~16_combout $end
$var wire 1 >! inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~14_combout $end
$var wire 1 ?! inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~12_combout $end
$var wire 1 @! inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~10_combout $end
$var wire 1 A! inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~2_combout $end
$var wire 1 B! inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~0_combout $end
$var wire 1 C! inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~1 $end
$var wire 1 D! inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~3 $end
$var wire 1 E! inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~5 $end
$var wire 1 F! inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~7 $end
$var wire 1 G! inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~9 $end
$var wire 1 H! inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~11 $end
$var wire 1 I! inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~13 $end
$var wire 1 J! inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~15 $end
$var wire 1 K! inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~17 $end
$var wire 1 L! inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~19 $end
$var wire 1 M! inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~21 $end
$var wire 1 N! inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~23 $end
$var wire 1 O! inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~25 $end
$var wire 1 P! inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~27 $end
$var wire 1 Q! inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~29 $end
$var wire 1 R! inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~31 $end
$var wire 1 S! inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~33 $end
$var wire 1 T! inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~35 $end
$var wire 1 U! inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~37 $end
$var wire 1 V! inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~39 $end
$var wire 1 W! inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~41 $end
$var wire 1 X! inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~43 $end
$var wire 1 Y! inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~45 $end
$var wire 1 Z! inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~47 $end
$var wire 1 [! inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~49 $end
$var wire 1 \! inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~51 $end
$var wire 1 ]! inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~53 $end
$var wire 1 ^! inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~55 $end
$var wire 1 _! inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~57 $end
$var wire 1 `! inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~58_combout $end
$var wire 1 a! inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~26_combout $end
$var wire 1 b! inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~56_combout $end
$var wire 1 c! inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~54_combout $end
$var wire 1 d! inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~22_combout $end
$var wire 1 e! inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~52_combout $end
$var wire 1 f! inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~50_combout $end
$var wire 1 g! inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~18_combout $end
$var wire 1 h! inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~48_combout $end
$var wire 1 i! inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~46_combout $end
$var wire 1 j! inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~44_combout $end
$var wire 1 k! inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~42_combout $end
$var wire 1 l! inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~40_combout $end
$var wire 1 m! inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~8_combout $end
$var wire 1 n! inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~38_combout $end
$var wire 1 o! inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~6_combout $end
$var wire 1 p! inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~36_combout $end
$var wire 1 q! inst2|A1|LPM_ADD_SUB_component|auto_generated|op_1~4_combout $end
$var wire 1 r! inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~34_combout $end
$var wire 1 s! inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~32_combout $end
$var wire 1 t! inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~30_combout $end
$var wire 1 u! inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~28_combout $end
$var wire 1 v! inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~26_combout $end
$var wire 1 w! inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~24_combout $end
$var wire 1 x! inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~22_combout $end
$var wire 1 y! inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~20_combout $end
$var wire 1 z! inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~18_combout $end
$var wire 1 {! inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~16_combout $end
$var wire 1 |! inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~14_combout $end
$var wire 1 }! inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~12_combout $end
$var wire 1 ~! inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~10_combout $end
$var wire 1 !" inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~8_combout $end
$var wire 1 "" inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~6_combout $end
$var wire 1 #" inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~4_combout $end
$var wire 1 $" inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~2_combout $end
$var wire 1 %" inst2|A2|LPM_ADD_SUB_component|auto_generated|op_1~0_combout $end
$var wire 1 &" inst1|Mux0~1_combout $end
$var wire 1 '" inst1|Mux0~0_combout $end
$var wire 1 (" inst1|Mux0~2_combout $end
$var wire 1 )" inst1|Mux1~1_combout $end
$var wire 1 *" inst1|Mux1~0_combout $end
$var wire 1 +" inst1|Mux1~2_combout $end
$var wire 1 ," mode~combout $end
$var wire 1 -" inst1|Mux2~0_combout $end
$var wire 1 ." inst1|Mux2~1_combout $end
$var wire 1 /" inst1|Mux3~0_combout $end
$var wire 1 0" inst1|Mux3~1_combout $end
$var wire 1 1" inst1|Mux4~0_combout $end
$var wire 1 2" inst1|Mux4~1_combout $end
$var wire 1 3" inst1|Mux5~0_combout $end
$var wire 1 4" inst1|Mux5~1_combout $end
$var wire 1 5" inst1|Mux6~1_combout $end
$var wire 1 6" inst1|Mux6~0_combout $end
$var wire 1 7" inst1|Mux6~2_combout $end
$var wire 1 8" inst|R1|altsyncram_component|auto_generated|q_a [51] $end
$var wire 1 9" inst|R1|altsyncram_component|auto_generated|q_a [50] $end
$var wire 1 :" inst|R1|altsyncram_component|auto_generated|q_a [49] $end
$var wire 1 ;" inst|R1|altsyncram_component|auto_generated|q_a [48] $end
$var wire 1 <" inst|R1|altsyncram_component|auto_generated|q_a [47] $end
$var wire 1 =" inst|R1|altsyncram_component|auto_generated|q_a [46] $end
$var wire 1 >" inst|R1|altsyncram_component|auto_generated|q_a [45] $end
$var wire 1 ?" inst|R1|altsyncram_component|auto_generated|q_a [44] $end
$var wire 1 @" inst|R1|altsyncram_component|auto_generated|q_a [43] $end
$var wire 1 A" inst|R1|altsyncram_component|auto_generated|q_a [42] $end
$var wire 1 B" inst|R1|altsyncram_component|auto_generated|q_a [41] $end
$var wire 1 C" inst|R1|altsyncram_component|auto_generated|q_a [40] $end
$var wire 1 D" inst|R1|altsyncram_component|auto_generated|q_a [39] $end
$var wire 1 E" inst|R1|altsyncram_component|auto_generated|q_a [38] $end
$var wire 1 F" inst|R1|altsyncram_component|auto_generated|q_a [37] $end
$var wire 1 G" inst|R1|altsyncram_component|auto_generated|q_a [36] $end
$var wire 1 H" inst|R1|altsyncram_component|auto_generated|q_a [35] $end
$var wire 1 I" inst|R1|altsyncram_component|auto_generated|q_a [34] $end
$var wire 1 J" inst|R1|altsyncram_component|auto_generated|q_a [33] $end
$var wire 1 K" inst|R1|altsyncram_component|auto_generated|q_a [32] $end
$var wire 1 L" inst|R1|altsyncram_component|auto_generated|q_a [31] $end
$var wire 1 M" inst|R1|altsyncram_component|auto_generated|q_a [30] $end
$var wire 1 N" inst|R1|altsyncram_component|auto_generated|q_a [29] $end
$var wire 1 O" inst|R1|altsyncram_component|auto_generated|q_a [28] $end
$var wire 1 P" inst|R1|altsyncram_component|auto_generated|q_a [27] $end
$var wire 1 Q" inst|R1|altsyncram_component|auto_generated|q_a [26] $end
$var wire 1 R" inst|R1|altsyncram_component|auto_generated|q_a [25] $end
$var wire 1 S" inst|R1|altsyncram_component|auto_generated|q_a [24] $end
$var wire 1 T" inst|R1|altsyncram_component|auto_generated|q_a [23] $end
$var wire 1 U" inst|R1|altsyncram_component|auto_generated|q_a [22] $end
$var wire 1 V" inst|R1|altsyncram_component|auto_generated|q_a [21] $end
$var wire 1 W" inst|R1|altsyncram_component|auto_generated|q_a [20] $end
$var wire 1 X" inst|R1|altsyncram_component|auto_generated|q_a [19] $end
$var wire 1 Y" inst|R1|altsyncram_component|auto_generated|q_a [18] $end
$var wire 1 Z" inst|R1|altsyncram_component|auto_generated|q_a [17] $end
$var wire 1 [" inst|R1|altsyncram_component|auto_generated|q_a [16] $end
$var wire 1 \" inst|R1|altsyncram_component|auto_generated|q_a [15] $end
$var wire 1 ]" inst|R1|altsyncram_component|auto_generated|q_a [14] $end
$var wire 1 ^" inst|R1|altsyncram_component|auto_generated|q_a [13] $end
$var wire 1 _" inst|R1|altsyncram_component|auto_generated|q_a [12] $end
$var wire 1 `" inst|R1|altsyncram_component|auto_generated|q_a [11] $end
$var wire 1 a" inst|R1|altsyncram_component|auto_generated|q_a [10] $end
$var wire 1 b" inst|R1|altsyncram_component|auto_generated|q_a [9] $end
$var wire 1 c" inst|R1|altsyncram_component|auto_generated|q_a [8] $end
$var wire 1 d" inst|R1|altsyncram_component|auto_generated|q_a [7] $end
$var wire 1 e" inst|R1|altsyncram_component|auto_generated|q_a [6] $end
$var wire 1 f" inst|R1|altsyncram_component|auto_generated|q_a [5] $end
$var wire 1 g" inst|R1|altsyncram_component|auto_generated|q_a [4] $end
$var wire 1 h" inst|R1|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 i" inst|R1|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 j" inst|R1|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 k" inst|R1|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 l" seed~combout [31] $end
$var wire 1 m" seed~combout [30] $end
$var wire 1 n" seed~combout [29] $end
$var wire 1 o" seed~combout [28] $end
$var wire 1 p" seed~combout [27] $end
$var wire 1 q" seed~combout [26] $end
$var wire 1 r" seed~combout [25] $end
$var wire 1 s" seed~combout [24] $end
$var wire 1 t" seed~combout [23] $end
$var wire 1 u" seed~combout [22] $end
$var wire 1 v" seed~combout [21] $end
$var wire 1 w" seed~combout [20] $end
$var wire 1 x" seed~combout [19] $end
$var wire 1 y" seed~combout [18] $end
$var wire 1 z" seed~combout [17] $end
$var wire 1 {" seed~combout [16] $end
$var wire 1 |" seed~combout [15] $end
$var wire 1 }" seed~combout [14] $end
$var wire 1 ~" seed~combout [13] $end
$var wire 1 !# seed~combout [12] $end
$var wire 1 "# seed~combout [11] $end
$var wire 1 ## seed~combout [10] $end
$var wire 1 $# seed~combout [9] $end
$var wire 1 %# seed~combout [8] $end
$var wire 1 &# seed~combout [7] $end
$var wire 1 '# seed~combout [6] $end
$var wire 1 (# seed~combout [5] $end
$var wire 1 )# seed~combout [4] $end
$var wire 1 *# seed~combout [3] $end
$var wire 1 +# seed~combout [2] $end
$var wire 1 ,# seed~combout [1] $end
$var wire 1 -# seed~combout [0] $end
$var wire 1 .# code~combout [3] $end
$var wire 1 /# code~combout [2] $end
$var wire 1 0# code~combout [1] $end
$var wire 1 1# code~combout [0] $end
$var wire 1 2# N~combout [5] $end
$var wire 1 3# N~combout [4] $end
$var wire 1 4# N~combout [3] $end
$var wire 1 5# N~combout [2] $end
$var wire 1 6# N~combout [1] $end
$var wire 1 7# N~combout [0] $end
$var wire 1 8# inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [35] $end
$var wire 1 9# inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [34] $end
$var wire 1 :# inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [33] $end
$var wire 1 ;# inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [32] $end
$var wire 1 <# inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [31] $end
$var wire 1 =# inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [30] $end
$var wire 1 ># inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [29] $end
$var wire 1 ?# inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [28] $end
$var wire 1 @# inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [27] $end
$var wire 1 A# inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [26] $end
$var wire 1 B# inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [25] $end
$var wire 1 C# inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [24] $end
$var wire 1 D# inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [23] $end
$var wire 1 E# inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [22] $end
$var wire 1 F# inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [21] $end
$var wire 1 G# inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [20] $end
$var wire 1 H# inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [19] $end
$var wire 1 I# inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [18] $end
$var wire 1 J# inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [17] $end
$var wire 1 K# inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [16] $end
$var wire 1 L# inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [15] $end
$var wire 1 M# inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [14] $end
$var wire 1 N# inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [13] $end
$var wire 1 O# inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [12] $end
$var wire 1 P# inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [11] $end
$var wire 1 Q# inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [10] $end
$var wire 1 R# inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [9] $end
$var wire 1 S# inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [8] $end
$var wire 1 T# inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [7] $end
$var wire 1 U# inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [6] $end
$var wire 1 V# inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [5] $end
$var wire 1 W# inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [4] $end
$var wire 1 X# inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [3] $end
$var wire 1 Y# inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [2] $end
$var wire 1 Z# inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [1] $end
$var wire 1 [# inst|R1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0] $end
$var wire 1 \# inst|R1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15] $end
$var wire 1 ]# inst|R1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14] $end
$var wire 1 ^# inst|R1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13] $end
$var wire 1 _# inst|R1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12] $end
$var wire 1 `# inst|R1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11] $end
$var wire 1 a# inst|R1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10] $end
$var wire 1 b# inst|R1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9] $end
$var wire 1 c# inst|R1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 d# inst|R1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 e# inst|R1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 f# inst|R1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 g# inst|R1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 h# inst|R1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 i# inst|R1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 j# inst|R1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 k# inst|R1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
b0 "
0#
bx $
bx %
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
xy
xx
xw
xv
xu
xt
xs
xr
xq
xp
xo
xn
xm
xl
xk
xj
xi
xh
xg
xf
xe
xd
xc
xb
xa
x`
x_
x^
x]
x\
x[
0Z
0"!
0!!
0~
0}
0|
0{
1z
x#!
0$!
1%!
x&!
1'!
1(!
1)!
x*!
x+!
x,!
x-!
x.!
x/!
x0!
x1!
x2!
x3!
x4!
x5!
x6!
x7!
x8!
x9!
x:!
x;!
x<!
x=!
x>!
x?!
x@!
xA!
xB!
xC!
xD!
xE!
xF!
xG!
xH!
xI!
xJ!
xK!
xL!
xM!
xN!
xO!
xP!
xQ!
xR!
xS!
xT!
xU!
xV!
xW!
xX!
xY!
xZ!
x[!
x\!
x]!
x^!
x_!
x`!
xa!
xb!
xc!
xd!
xe!
xf!
xg!
xh!
xi!
xj!
xk!
xl!
xm!
xn!
xo!
xp!
xq!
xr!
xs!
xt!
xu!
xv!
xw!
xx!
xy!
xz!
x{!
x|!
x}!
x~!
x!"
x""
x#"
x$"
x%"
0&"
0'"
1("
0)"
0*"
0+"
0,"
0-"
0."
1/"
00"
01"
02"
03"
04"
05"
06"
07"
0k"
0j"
0i"
0h"
0g"
0f"
0e"
0d"
0c"
0b"
0a"
0`"
0_"
0^"
0]"
0\"
0["
0Z"
0Y"
0X"
0W"
0V"
0U"
0T"
0S"
0R"
0Q"
0P"
0O"
0N"
0M"
0L"
0K"
0J"
0I"
0H"
0G"
0F"
0E"
0D"
0C"
0B"
0A"
0@"
0?"
0>"
0="
0<"
0;"
0:"
09"
08"
x-#
x,#
x+#
x*#
x)#
x(#
x'#
x&#
x%#
x$#
x##
x"#
x!#
x~"
x}"
x|"
x{"
xz"
xy"
xx"
xw"
xv"
xu"
xt"
xs"
xr"
xq"
xp"
xo"
xn"
xm"
zl"
01#
00#
0/#
0.#
x7#
x6#
x5#
x4#
x3#
x2#
0[#
0Z#
0Y#
0X#
0W#
0V#
0U#
0T#
0S#
0R#
0Q#
0P#
0O#
0N#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0=#
0<#
0;#
0:#
09#
08#
0k#
0j#
0i#
0h#
0g#
0f#
0e#
0d#
0c#
0b#
0a#
0`#
0_#
0^#
0]#
0\#
$end
#50000
b1 "
11#
0#!
15"
13"
0/"
1&"
17"
14"
0("
1"!
1!!
0z
#100000
b11 "
b10 "
01#
10#
1#!
05"
03"
11"
1-"
04"
1+"
07"
12"
0!!
1{
0"!
1~
#150000
b11 "
11#
0#!
16"
13"
01"
1/"
1."
02"
1|
0~
#200000
b111 "
b101 "
b100 "
01#
00#
1/#
1#!
06"
15"
03"
0."
1)"
1'"
14"
0+"
10"
17"
04"
0|
1!!
0{
1}
1"!
0!!
#250000
b101 "
11#
0#!
16"
05"
13"
0/"
1."
0)"
0'"
07"
14"
00"
1|
0"!
1!!
0}
#300000
b111 "
b110 "
01#
10#
1#!
06"
03"
11"
0."
1)"
04"
1+"
14"
0+"
0|
0!!
1{
1!!
0{
#350000
b111 "
11#
0#!
13"
01"
1."
0)"
0&"
04"
1+"
1("
1|
0!!
1{
1z
#400000
b1111 "
b1011 "
b1001 "
b1000 "
01#
00#
0/#
1.#
1#!
03"
0."
1)"
0+"
0("
0|
0{
0z
#450000
b1001 "
11#
0#!
15"
13"
11"
1."
1&"
1|
#500000
b1011 "
b1010 "
01#
10#
1#!
05"
03"
01"
1/"
0."
0-"
14"
04"
10"
0|
1!!
0!!
1}
#550000
b1011 "
11#
0#!
16"
13"
0/"
17"
14"
00"
1"!
1!!
0}
#600000
b1111 "
b1101 "
b1100 "
01#
00#
1/#
1#!
06"
15"
1'"
12"
07"
1("
1~
0"!
1z
#650000
b1101 "
11#
0#!
16"
05"
03"
11"
1*"
0'"
17"
04"
02"
1+"
0("
1"!
0!!
0~
1{
0z
#700000
b1111 "
b1110 "
01#
10#
1#!
06"
13"
01"
1-"
0*"
14"
0+"
07"
12"
1!!
0{
0"!
1~
#750000
b1111 "
11#
0#!
03"
1/"
1."
0-"
1*"
0&"
10"
0."
1|
1}
0|
#800000
b111 "
b11 "
b1 "
b0 "
01#
00#
0/#
0.#
1#!
0*"
0)"
04"
1+"
02"
00"
1("
0+"
0!!
1{
0~
0}
1z
0{
#850000
b1 "
11#
0#!
15"
13"
0/"
1&"
17"
14"
0("
1"!
1!!
0z
#900000
b11 "
b10 "
01#
10#
1#!
05"
03"
11"
1-"
04"
1+"
07"
12"
0!!
1{
0"!
1~
#950000
b11 "
11#
0#!
16"
13"
01"
1/"
1."
02"
1|
0~
#1000000
