// Seed: 2102573639
module module_0 (
    output id_0,
    input logic id_1,
    output id_2,
    input id_3
);
  assign id_2 = 1;
  assign id_0 = id_3;
  logic id_4;
  always @* id_0 = 1;
  logic id_5 = 1, id_6;
  type_10(
      id_0, 1'b0, 1
  );
endmodule
