{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1396509447623 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1396509447623 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 03 09:17:27 2014 " "Processing started: Thu Apr 03 09:17:27 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1396509447623 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1396509447623 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exmachine -c exmachine " "Command: quartus_map --read_settings_files=on --write_settings_files=off exmachine -c exmachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1396509447623 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1396509448793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_46.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_46.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDER_46-Behavioral " "Found design unit 1: ADDER_46-Behavioral" {  } { { "ADDER_46.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/ADDER_46.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396509450133 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADDER_46 " "Found entity 1: ADDER_46" {  } { { "ADDER_46.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/ADDER_46.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396509450133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1396509450133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_tx_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX_FIFO-Behavioral " "Found design unit 1: UART_TX_FIFO-Behavioral" {  } { { "UART_TX_FIFO.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/UART_TX_FIFO.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396509450243 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX_FIFO " "Found entity 1: UART_TX_FIFO" {  } { { "UART_TX_FIFO.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/UART_TX_FIFO.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396509450243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1396509450243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-Behavioral " "Found design unit 1: UART_TX-Behavioral" {  } { { "UART_TX.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/UART_TX.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396509450243 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "UART_TX.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/UART_TX.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396509450243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1396509450243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_rx_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX_FIFO-comportement " "Found design unit 1: UART_RX_FIFO-comportement" {  } { { "UART_RX_FIFO.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/UART_RX_FIFO.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396509450243 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX_FIFO " "Found entity 1: UART_RX_FIFO" {  } { { "UART_RX_FIFO.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/UART_RX_FIFO.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396509450243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1396509450243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-Behavioral " "Found design unit 1: UART_RX-Behavioral" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/UART_RX.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396509450243 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/UART_RX.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396509450243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1396509450243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ebi_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ebi_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EBI_SLAVE-comportement " "Found design unit 1: EBI_SLAVE-comportement" {  } { { "EBI_SLAVE.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/EBI_SLAVE.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396509450253 ""} { "Info" "ISGN_ENTITY_NAME" "1 EBI_SLAVE " "Found entity 1: EBI_SLAVE" {  } { { "EBI_SLAVE.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/EBI_SLAVE.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396509450253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1396509450253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file time_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TIME_GENERATOR-Behavioral " "Found design unit 1: TIME_GENERATOR-Behavioral" {  } { { "TIME_GENERATOR.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TIME_GENERATOR.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396509450253 ""} { "Info" "ISGN_ENTITY_NAME" "1 TIME_GENERATOR " "Found entity 1: TIME_GENERATOR" {  } { { "TIME_GENERATOR.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TIME_GENERATOR.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396509450253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1396509450253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_SLAVE-Behavioral " "Found design unit 1: SPI_SLAVE-Behavioral" {  } { { "SPI_SLAVE.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/SPI_SLAVE.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396509450253 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_SLAVE " "Found entity 1: SPI_SLAVE" {  } { { "SPI_SLAVE.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/SPI_SLAVE.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396509450253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1396509450253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "servo_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file servo_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SERVO_GEN-Behavioral " "Found design unit 1: SERVO_GEN-Behavioral" {  } { { "SERVO_GEN.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/SERVO_GEN.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396509450263 ""} { "Info" "ISGN_ENTITY_NAME" "1 SERVO_GEN " "Found entity 1: SERVO_GEN" {  } { { "SERVO_GEN.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/SERVO_GEN.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396509450263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1396509450263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM_GEN-Behavioral " "Found design unit 1: PWM_GEN-Behavioral" {  } { { "PWM_GEN.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/PWM_GEN.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396509450263 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM_GEN " "Found entity 1: PWM_GEN" {  } { { "PWM_GEN.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/PWM_GEN.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396509450263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1396509450263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counteur_xyr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counteur_xyr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUNTEUR_XYR-Behavioral " "Found design unit 1: COUNTEUR_XYR-Behavioral" {  } { { "COUNTEUR_XYR.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/COUNTEUR_XYR.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396509450263 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNTEUR_XYR " "Found entity 1: COUNTEUR_XYR" {  } { { "COUNTEUR_XYR.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/COUNTEUR_XYR.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396509450263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1396509450263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_rotatif.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_rotatif.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUNTER_ROTATIF-Behavioral " "Found design unit 1: COUNTER_ROTATIF-Behavioral" {  } { { "COUNTER_ROTATIF.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/COUNTER_ROTATIF.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396509450263 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNTER_ROTATIF " "Found entity 1: COUNTER_ROTATIF" {  } { { "COUNTER_ROTATIF.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/COUNTER_ROTATIF.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396509450263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1396509450263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exmachine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exmachine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exmachine-comportement " "Found design unit 1: exmachine-comportement" {  } { { "exmachine.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/exmachine.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396509450273 ""} { "Info" "ISGN_ENTITY_NAME" "1 exmachine " "Found entity 1: exmachine" {  } { { "exmachine.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/exmachine.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396509450273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1396509450273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paralel_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file paralel_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PARALEL_SLAVE-Behavioral " "Found design unit 1: PARALEL_SLAVE-Behavioral" {  } { { "PARALEL_SLAVE.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/PARALEL_SLAVE.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396509450273 ""} { "Info" "ISGN_ENTITY_NAME" "1 PARALEL_SLAVE " "Found entity 1: PARALEL_SLAVE" {  } { { "PARALEL_SLAVE.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/PARALEL_SLAVE.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396509450273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1396509450273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debugger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debugger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEBUGGER-Behavioral " "Found design unit 1: DEBUGGER-Behavioral" {  } { { "DEBUGGER.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/DEBUGGER.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396509450273 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEBUGGER " "Found entity 1: DEBUGGER" {  } { { "DEBUGGER.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/DEBUGGER.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396509450273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1396509450273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stdlogic_to_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stdlogic_to_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STDLOGIC_TO_BCD-Behavioral " "Found design unit 1: STDLOGIC_TO_BCD-Behavioral" {  } { { "STDLOGIC_TO_BCD.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/STDLOGIC_TO_BCD.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396509450283 ""} { "Info" "ISGN_ENTITY_NAME" "1 STDLOGIC_TO_BCD " "Found entity 1: STDLOGIC_TO_BCD" {  } { { "STDLOGIC_TO_BCD.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/STDLOGIC_TO_BCD.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396509450283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1396509450283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stdlogic32_to_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stdlogic32_to_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STDLOGIC32_TO_BCD-Behavioral " "Found design unit 1: STDLOGIC32_TO_BCD-Behavioral" {  } { { "STDLOGIC32_TO_BCD.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/STDLOGIC32_TO_BCD.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396509450283 ""} { "Info" "ISGN_ENTITY_NAME" "1 STDLOGIC32_TO_BCD " "Found entity 1: STDLOGIC32_TO_BCD" {  } { { "STDLOGIC32_TO_BCD.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/STDLOGIC32_TO_BCD.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396509450283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1396509450283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debugger2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debugger2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEBUGGER2-Behavioral " "Found design unit 1: DEBUGGER2-Behavioral" {  } { { "DEBUGGER2.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/DEBUGGER2.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396509450323 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEBUGGER2 " "Found entity 1: DEBUGGER2" {  } { { "DEBUGGER2.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/DEBUGGER2.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396509450323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1396509450323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serial_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SERIAL_RECEIVER-Behavioral " "Found design unit 1: SERIAL_RECEIVER-Behavioral" {  } { { "SERIAL_RECEIVER.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/SERIAL_RECEIVER.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396509450353 ""} { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_RECEIVER " "Found entity 1: SERIAL_RECEIVER" {  } { { "SERIAL_RECEIVER.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/SERIAL_RECEIVER.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396509450353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1396509450353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_assembler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serial_assembler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SERIAL_ASSEMBLER-Behavioral " "Found design unit 1: SERIAL_ASSEMBLER-Behavioral" {  } { { "SERIAL_ASSEMBLER.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/SERIAL_ASSEMBLER.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396509450443 ""} { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_ASSEMBLER " "Found entity 1: SERIAL_ASSEMBLER" {  } { { "SERIAL_ASSEMBLER.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/SERIAL_ASSEMBLER.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396509450443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1396509450443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conteur_xyr_hires.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conteur_xyr_hires.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUNTEUR_XYR_HIRES-Behavioral " "Found design unit 1: COUNTEUR_XYR_HIRES-Behavioral" {  } { { "CONTEUR_XYR_HIRES.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/CONTEUR_XYR_HIRES.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396509450463 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNTEUR_XYR_HIRES " "Found entity 1: COUNTEUR_XYR_HIRES" {  } { { "CONTEUR_XYR_HIRES.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/CONTEUR_XYR_HIRES.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396509450463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1396509450463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "table_sinus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file table_sinus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TABLE_SINUS-Behavioral " "Found design unit 1: TABLE_SINUS-Behavioral" {  } { { "TABLE_SINUS.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TABLE_SINUS.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396509450483 ""} { "Info" "ISGN_ENTITY_NAME" "1 TABLE_SINUS " "Found entity 1: TABLE_SINUS" {  } { { "TABLE_SINUS.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TABLE_SINUS.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396509450483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1396509450483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "table_cosinus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file table_cosinus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TABLE_COSINUS-Behavioral " "Found design unit 1: TABLE_COSINUS-Behavioral" {  } { { "TABLE_COSINUS.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TABLE_COSINUS.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396509450533 ""} { "Info" "ISGN_ENTITY_NAME" "1 TABLE_COSINUS " "Found entity 1: TABLE_COSINUS" {  } { { "TABLE_COSINUS.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TABLE_COSINUS.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396509450533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1396509450533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "servo_serial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file servo_serial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SERVO_SERIAL-Behavioral " "Found design unit 1: SERVO_SERIAL-Behavioral" {  } { { "SERVO_SERIAL.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/SERVO_SERIAL.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396509450563 ""} { "Info" "ISGN_ENTITY_NAME" "1 SERVO_SERIAL " "Found entity 1: SERVO_SERIAL" {  } { { "SERVO_SERIAL.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/SERVO_SERIAL.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396509450563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1396509450563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xram_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xram_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XRAM_SLAVE-comportement " "Found design unit 1: XRAM_SLAVE-comportement" {  } { { "XRAM_SLAVE.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/XRAM_SLAVE.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396509450583 ""} { "Info" "ISGN_ENTITY_NAME" "1 XRAM_SLAVE " "Found entity 1: XRAM_SLAVE" {  } { { "XRAM_SLAVE.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/XRAM_SLAVE.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396509450583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1396509450583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compteur_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compteur_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMPTEUR_32-comportement " "Found design unit 1: COMPTEUR_32-comportement" {  } { { "COMPTEUR_32.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/COMPTEUR_32.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396509450613 ""} { "Info" "ISGN_ENTITY_NAME" "1 COMPTEUR_32 " "Found entity 1: COMPTEUR_32" {  } { { "COMPTEUR_32.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/COMPTEUR_32.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396509450613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1396509450613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_unioc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_unioc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOP_UNIOC-comportement " "Found design unit 1: TOP_UNIOC-comportement" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396509450613 ""} { "Info" "ISGN_ENTITY_NAME" "1 TOP_UNIOC " "Found entity 1: TOP_UNIOC" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396509450613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1396509450613 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_UNIOC " "Elaborating entity \"TOP_UNIOC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1396509451963 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SPI_MISO_2 TOP_UNIOC.vhd(46) " "VHDL Signal Declaration warning at TOP_UNIOC.vhd(46): used implicit default value for signal \"SPI_MISO_2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1396509452113 "|TOP_UNIOC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx3c TOP_UNIOC.vhd(226) " "Verilog HDL or VHDL warning at TOP_UNIOC.vhd(226): object \"tx3c\" assigned a value but never read" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1396509452133 "|TOP_UNIOC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx4c TOP_UNIOC.vhd(226) " "Verilog HDL or VHDL warning at TOP_UNIOC.vhd(226): object \"tx4c\" assigned a value but never read" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1396509452133 "|TOP_UNIOC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx3c TOP_UNIOC.vhd(226) " "Verilog HDL or VHDL warning at TOP_UNIOC.vhd(226): object \"rx3c\" assigned a value but never read" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1396509452133 "|TOP_UNIOC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx4c TOP_UNIOC.vhd(226) " "Verilog HDL or VHDL warning at TOP_UNIOC.vhd(226): object \"rx4c\" assigned a value but never read" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1396509452133 "|TOP_UNIOC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BR1 TOP_UNIOC.vhd(556) " "VHDL Process Statement warning at TOP_UNIOC.vhd(556): signal \"BR1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 556 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1396509452173 "|TOP_UNIOC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BR1 TOP_UNIOC.vhd(557) " "VHDL Process Statement warning at TOP_UNIOC.vhd(557): signal \"BR1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 557 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1396509452173 "|TOP_UNIOC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BR2 TOP_UNIOC.vhd(558) " "VHDL Process Statement warning at TOP_UNIOC.vhd(558): signal \"BR2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 558 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1396509452173 "|TOP_UNIOC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BR2 TOP_UNIOC.vhd(559) " "VHDL Process Statement warning at TOP_UNIOC.vhd(559): signal \"BR2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 559 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1396509452173 "|TOP_UNIOC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "readstrobe TOP_UNIOC.vhd(622) " "VHDL Process Statement warning at TOP_UNIOC.vhd(622): signal \"readstrobe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 622 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1396509452173 "|TOP_UNIOC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADDRESS TOP_UNIOC.vhd(622) " "VHDL Process Statement warning at TOP_UNIOC.vhd(622): signal \"ADDRESS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 622 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1396509452173 "|TOP_UNIOC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "readstrobe TOP_UNIOC.vhd(623) " "VHDL Process Statement warning at TOP_UNIOC.vhd(623): signal \"readstrobe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 623 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1396509452173 "|TOP_UNIOC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADDRESS TOP_UNIOC.vhd(623) " "VHDL Process Statement warning at TOP_UNIOC.vhd(623): signal \"ADDRESS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 623 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1396509452183 "|TOP_UNIOC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "readstrobe TOP_UNIOC.vhd(624) " "VHDL Process Statement warning at TOP_UNIOC.vhd(624): signal \"readstrobe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 624 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1396509452183 "|TOP_UNIOC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADDRESS TOP_UNIOC.vhd(624) " "VHDL Process Statement warning at TOP_UNIOC.vhd(624): signal \"ADDRESS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 624 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1396509452183 "|TOP_UNIOC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "readstrobe TOP_UNIOC.vhd(625) " "VHDL Process Statement warning at TOP_UNIOC.vhd(625): signal \"readstrobe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 625 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1396509452183 "|TOP_UNIOC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADDRESS TOP_UNIOC.vhd(625) " "VHDL Process Statement warning at TOP_UNIOC.vhd(625): signal \"ADDRESS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 625 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1396509452183 "|TOP_UNIOC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_GEN PWM_GEN:moteurs " "Elaborating entity \"PWM_GEN\" for hierarchy \"PWM_GEN:moteurs\"" {  } { { "TOP_UNIOC.vhd" "moteurs" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1396509453453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERVO_SERIAL SERVO_SERIAL:servos " "Elaborating entity \"SERVO_SERIAL\" for hierarchy \"SERVO_SERIAL:servos\"" {  } { { "TOP_UNIOC.vhd" "servos" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1396509453513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIME_GENERATOR TIME_GENERATOR:timer " "Elaborating entity \"TIME_GENERATOR\" for hierarchy \"TIME_GENERATOR:timer\"" {  } { { "TOP_UNIOC.vhd" "timer" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1396509453543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER_ROTATIF COUNTER_ROTATIF:counterrot1 " "Elaborating entity \"COUNTER_ROTATIF\" for hierarchy \"COUNTER_ROTATIF:counterrot1\"" {  } { { "TOP_UNIOC.vhd" "counterrot1" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1396509453563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTEUR_XYR_HIRES COUNTEUR_XYR_HIRES:counterxyr1 " "Elaborating entity \"COUNTEUR_XYR_HIRES\" for hierarchy \"COUNTEUR_XYR_HIRES:counterxyr1\"" {  } { { "TOP_UNIOC.vhd" "counterxyr1" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1396509453593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TABLE_SINUS COUNTEUR_XYR_HIRES:counterxyr1\|TABLE_SINUS:sin " "Elaborating entity \"TABLE_SINUS\" for hierarchy \"COUNTEUR_XYR_HIRES:counterxyr1\|TABLE_SINUS:sin\"" {  } { { "CONTEUR_XYR_HIRES.vhd" "sin" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/CONTEUR_XYR_HIRES.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1396509453623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER_46 COUNTEUR_XYR_HIRES:counterxyr1\|ADDER_46:addx " "Elaborating entity \"ADDER_46\" for hierarchy \"COUNTEUR_XYR_HIRES:counterxyr1\|ADDER_46:addx\"" {  } { { "CONTEUR_XYR_HIRES.vhd" "addx" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/CONTEUR_XYR_HIRES.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1396509453643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMPTEUR_32 COMPTEUR_32:com1 " "Elaborating entity \"COMPTEUR_32\" for hierarchy \"COMPTEUR_32:com1\"" {  } { { "TOP_UNIOC.vhd" "com1" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1396509453673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX_FIFO UART_TX_FIFO:tx1 " "Elaborating entity \"UART_TX_FIFO\" for hierarchy \"UART_TX_FIFO:tx1\"" {  } { { "TOP_UNIOC.vhd" "tx1" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1396509453693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART_TX_FIFO:tx1\|UART_TX:uart " "Elaborating entity \"UART_TX\" for hierarchy \"UART_TX_FIFO:tx1\|UART_TX:uart\"" {  } { { "UART_TX_FIFO.vhd" "uart" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/UART_TX_FIFO.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1396509453713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX_FIFO UART_RX_FIFO:rx1 " "Elaborating entity \"UART_RX_FIFO\" for hierarchy \"UART_RX_FIFO:rx1\"" {  } { { "TOP_UNIOC.vhd" "rx1" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1396509453733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART_RX_FIFO:rx1\|UART_RX:uart " "Elaborating entity \"UART_RX\" for hierarchy \"UART_RX_FIFO:rx1\|UART_RX:uart\"" {  } { { "UART_RX_FIFO.vhd" "uart" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/UART_RX_FIFO.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1396509453753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XRAM_SLAVE XRAM_SLAVE:xram " "Elaborating entity \"XRAM_SLAVE\" for hierarchy \"XRAM_SLAVE:xram\"" {  } { { "TOP_UNIOC.vhd" "xram" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1396509453823 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addr_ff XRAM_SLAVE.vhd(36) " "VHDL Process Statement warning at XRAM_SLAVE.vhd(36): inferring latch(es) for signal or variable \"addr_ff\", which holds its previous value in one or more paths through the process" {  } { { "XRAM_SLAVE.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/XRAM_SLAVE.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1396509453853 "|TOP_UNIOC|XRAM_SLAVE:xram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_ff\[0\] XRAM_SLAVE.vhd(36) " "Inferred latch for \"addr_ff\[0\]\" at XRAM_SLAVE.vhd(36)" {  } { { "XRAM_SLAVE.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/XRAM_SLAVE.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396509453853 "|TOP_UNIOC|XRAM_SLAVE:xram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_ff\[1\] XRAM_SLAVE.vhd(36) " "Inferred latch for \"addr_ff\[1\]\" at XRAM_SLAVE.vhd(36)" {  } { { "XRAM_SLAVE.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/XRAM_SLAVE.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396509453853 "|TOP_UNIOC|XRAM_SLAVE:xram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_ff\[2\] XRAM_SLAVE.vhd(36) " "Inferred latch for \"addr_ff\[2\]\" at XRAM_SLAVE.vhd(36)" {  } { { "XRAM_SLAVE.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/XRAM_SLAVE.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396509453853 "|TOP_UNIOC|XRAM_SLAVE:xram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_ff\[3\] XRAM_SLAVE.vhd(36) " "Inferred latch for \"addr_ff\[3\]\" at XRAM_SLAVE.vhd(36)" {  } { { "XRAM_SLAVE.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/XRAM_SLAVE.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396509453853 "|TOP_UNIOC|XRAM_SLAVE:xram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_ff\[4\] XRAM_SLAVE.vhd(36) " "Inferred latch for \"addr_ff\[4\]\" at XRAM_SLAVE.vhd(36)" {  } { { "XRAM_SLAVE.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/XRAM_SLAVE.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396509453853 "|TOP_UNIOC|XRAM_SLAVE:xram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_ff\[5\] XRAM_SLAVE.vhd(36) " "Inferred latch for \"addr_ff\[5\]\" at XRAM_SLAVE.vhd(36)" {  } { { "XRAM_SLAVE.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/XRAM_SLAVE.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396509453853 "|TOP_UNIOC|XRAM_SLAVE:xram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_ff\[6\] XRAM_SLAVE.vhd(36) " "Inferred latch for \"addr_ff\[6\]\" at XRAM_SLAVE.vhd(36)" {  } { { "XRAM_SLAVE.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/XRAM_SLAVE.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396509453863 "|TOP_UNIOC|XRAM_SLAVE:xram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_ff\[7\] XRAM_SLAVE.vhd(36) " "Inferred latch for \"addr_ff\[7\]\" at XRAM_SLAVE.vhd(36)" {  } { { "XRAM_SLAVE.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/XRAM_SLAVE.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396509453863 "|TOP_UNIOC|XRAM_SLAVE:xram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_ff\[8\] XRAM_SLAVE.vhd(36) " "Inferred latch for \"addr_ff\[8\]\" at XRAM_SLAVE.vhd(36)" {  } { { "XRAM_SLAVE.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/XRAM_SLAVE.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396509453863 "|TOP_UNIOC|XRAM_SLAVE:xram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_ff\[9\] XRAM_SLAVE.vhd(36) " "Inferred latch for \"addr_ff\[9\]\" at XRAM_SLAVE.vhd(36)" {  } { { "XRAM_SLAVE.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/XRAM_SLAVE.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396509453863 "|TOP_UNIOC|XRAM_SLAVE:xram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_ff\[10\] XRAM_SLAVE.vhd(36) " "Inferred latch for \"addr_ff\[10\]\" at XRAM_SLAVE.vhd(36)" {  } { { "XRAM_SLAVE.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/XRAM_SLAVE.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396509453863 "|TOP_UNIOC|XRAM_SLAVE:xram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_ff\[11\] XRAM_SLAVE.vhd(36) " "Inferred latch for \"addr_ff\[11\]\" at XRAM_SLAVE.vhd(36)" {  } { { "XRAM_SLAVE.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/XRAM_SLAVE.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396509453863 "|TOP_UNIOC|XRAM_SLAVE:xram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_ff\[12\] XRAM_SLAVE.vhd(36) " "Inferred latch for \"addr_ff\[12\]\" at XRAM_SLAVE.vhd(36)" {  } { { "XRAM_SLAVE.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/XRAM_SLAVE.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396509453863 "|TOP_UNIOC|XRAM_SLAVE:xram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_ff\[13\] XRAM_SLAVE.vhd(36) " "Inferred latch for \"addr_ff\[13\]\" at XRAM_SLAVE.vhd(36)" {  } { { "XRAM_SLAVE.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/XRAM_SLAVE.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396509453863 "|TOP_UNIOC|XRAM_SLAVE:xram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_ff\[14\] XRAM_SLAVE.vhd(36) " "Inferred latch for \"addr_ff\[14\]\" at XRAM_SLAVE.vhd(36)" {  } { { "XRAM_SLAVE.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/XRAM_SLAVE.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396509453863 "|TOP_UNIOC|XRAM_SLAVE:xram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_ff\[15\] XRAM_SLAVE.vhd(36) " "Inferred latch for \"addr_ff\[15\]\" at XRAM_SLAVE.vhd(36)" {  } { { "XRAM_SLAVE.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/XRAM_SLAVE.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396509453863 "|TOP_UNIOC|XRAM_SLAVE:xram"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "UART_TX_FIFO:tx1\|fifo_rtl_0 " "Inferred RAM node \"UART_TX_FIFO:tx1\|fifo_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1396509457803 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "UART_TX_FIFO:tx2\|fifo_rtl_0 " "Inferred RAM node \"UART_TX_FIFO:tx2\|fifo_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1396509457803 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "UART_RX_FIFO:rx1\|fifo_rtl_0 " "Inferred RAM node \"UART_RX_FIFO:rx1\|fifo_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1396509457803 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "UART_RX_FIFO:rx2\|fifo_rtl_0 " "Inferred RAM node \"UART_RX_FIFO:rx2\|fifo_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1396509457803 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "UART_TX_FIFO:tx1\|fifo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"UART_TX_FIFO:tx1\|fifo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "UART_TX_FIFO:tx2\|fifo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"UART_TX_FIFO:tx2\|fifo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "UART_RX_FIFO:rx1\|fifo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"UART_RX_FIFO:rx1\|fifo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "UART_RX_FIFO:rx2\|fifo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"UART_RX_FIFO:rx2\|fifo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "COUNTEUR_XYR_HIRES:counterxyr1\|TABLE_SINUS:sin\|TABLE_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"COUNTEUR_XYR_HIRES:counterxyr1\|TABLE_SINUS:sin\|TABLE_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 12 " "Parameter WIDTH_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 3600 " "Parameter NUMWORDS_A set to 3600" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 3600 " "Parameter NUMWORDS_B set to 3600" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/exmachine.ram0_TABLE_SINUS_137f8e1b.hdl.mif " "Parameter INIT_FILE set to db/exmachine.ram0_TABLE_SINUS_137f8e1b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1396509461573 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1396509461573 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1396509461573 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_TX_FIFO:tx1\|altsyncram:fifo_rtl_0 " "Elaborated megafunction instantiation \"UART_TX_FIFO:tx1\|altsyncram:fifo_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1396509462643 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_TX_FIFO:tx1\|altsyncram:fifo_rtl_0 " "Instantiated megafunction \"UART_TX_FIFO:tx1\|altsyncram:fifo_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1396509462663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1396509462663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1396509462663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1396509462663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1396509462663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1396509462663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1396509462663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1396509462663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1396509462663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1396509462663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1396509462663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1396509462663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1396509462663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1396509462663 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1396509462663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m5c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m5c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m5c1 " "Found entity 1: altsyncram_m5c1" {  } { { "db/altsyncram_m5c1.tdf" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/db/altsyncram_m5c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396509462973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1396509462973 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "COUNTEUR_XYR_HIRES:counterxyr1\|TABLE_SINUS:sin\|altsyncram:TABLE_rtl_0 " "Elaborated megafunction instantiation \"COUNTEUR_XYR_HIRES:counterxyr1\|TABLE_SINUS:sin\|altsyncram:TABLE_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1396509463083 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "COUNTEUR_XYR_HIRES:counterxyr1\|TABLE_SINUS:sin\|altsyncram:TABLE_rtl_0 " "Instantiated megafunction \"COUNTEUR_XYR_HIRES:counterxyr1\|TABLE_SINUS:sin\|altsyncram:TABLE_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1396509463083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1396509463083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 12 " "Parameter \"WIDTH_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1396509463083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1396509463083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1396509463083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 3600 " "Parameter \"NUMWORDS_A\" = \"3600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1396509463083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 3600 " "Parameter \"NUMWORDS_B\" = \"3600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1396509463083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1396509463083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1396509463083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1396509463083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1396509463083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1396509463083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1396509463083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1396509463083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1396509463083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1396509463083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1396509463083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/exmachine.ram0_TABLE_SINUS_137f8e1b.hdl.mif " "Parameter \"INIT_FILE\" = \"db/exmachine.ram0_TABLE_SINUS_137f8e1b.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1396509463083 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1396509463083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdp1 " "Found entity 1: altsyncram_pdp1" {  } { { "db/altsyncram_pdp1.tdf" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/db/altsyncram_pdp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396509463173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1396509463173 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DIRBUF2 GND " "Pin \"DIRBUF2\" is stuck at GND" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1396509467553 "|TOP_UNIOC|DIRBUF2"} { "Warning" "WMLS_MLS_STUCK_PIN" "SPI_MISO_2 GND " "Pin \"SPI_MISO_2\" is stuck at GND" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1396509467553 "|TOP_UNIOC|SPI_MISO_2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1396509467553 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "210 " "210 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1396509471943 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1396509473393 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1396509473393 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[0\] " "No output dependent on input pin \"ADDR\[0\]\"" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1396509475483 "|TOP_UNIOC|ADDR[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[1\] " "No output dependent on input pin \"ADDR\[1\]\"" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1396509475483 "|TOP_UNIOC|ADDR[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[2\] " "No output dependent on input pin \"ADDR\[2\]\"" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1396509475483 "|TOP_UNIOC|ADDR[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[3\] " "No output dependent on input pin \"ADDR\[3\]\"" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1396509475483 "|TOP_UNIOC|ADDR[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[4\] " "No output dependent on input pin \"ADDR\[4\]\"" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1396509475483 "|TOP_UNIOC|ADDR[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[5\] " "No output dependent on input pin \"ADDR\[5\]\"" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1396509475483 "|TOP_UNIOC|ADDR[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[6\] " "No output dependent on input pin \"ADDR\[6\]\"" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1396509475483 "|TOP_UNIOC|ADDR[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[7\] " "No output dependent on input pin \"ADDR\[7\]\"" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1396509475483 "|TOP_UNIOC|ADDR[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPI_MOSI_1 " "No output dependent on input pin \"SPI_MOSI_1\"" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1396509475483 "|TOP_UNIOC|SPI_MOSI_1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPI_MOSI_2 " "No output dependent on input pin \"SPI_MOSI_2\"" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1396509475483 "|TOP_UNIOC|SPI_MOSI_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPI_H_1 " "No output dependent on input pin \"SPI_H_1\"" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1396509475483 "|TOP_UNIOC|SPI_H_1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPI_H_2 " "No output dependent on input pin \"SPI_H_2\"" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1396509475483 "|TOP_UNIOC|SPI_H_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPI_SS_1 " "No output dependent on input pin \"SPI_SS_1\"" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1396509475483 "|TOP_UNIOC|SPI_SS_1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPI_SS_2 " "No output dependent on input pin \"SPI_SS_2\"" {  } { { "TOP_UNIOC.vhd" "" { Text "C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1396509475483 "|TOP_UNIOC|SPI_SS_2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1396509475483 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3793 " "Implemented 3793 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1396509475483 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1396509475483 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1396509475483 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3697 " "Implemented 3697 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1396509475483 ""} { "Info" "ICUT_CUT_TM_RAMS" "44 " "Implemented 44 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1396509475483 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1396509475483 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "534 " "Peak virtual memory: 534 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1396509475533 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 03 09:17:55 2014 " "Processing ended: Thu Apr 03 09:17:55 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1396509475533 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1396509475533 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1396509475533 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1396509475533 ""}
