// Seed: 714672068
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
endmodule
module module_1 #(
    parameter id_1 = 32'd20,
    parameter id_3 = 32'd97,
    parameter id_5 = 32'd0,
    parameter id_6 = 32'd88,
    parameter id_7 = 32'd61,
    parameter id_9 = 32'd96
) (
    _id_1,
    id_2,
    _id_3,
    id_4,
    _id_5,
    _id_6
);
  inout wire _id_6;
  input wire _id_5;
  output wire id_4;
  output wire _id_3;
  input wire id_2;
  input wire _id_1;
  wire _id_7;
  logic [id_6 : -1  -  -1] id_8 = -1;
  logic [1 'h0 -  id_3 : 1] _id_9;
  wire id_10;
  ;
  wire id_11;
  wire [id_5  <  id_1 : id_7  ==  id_9  -  -1] id_12;
  assign id_4 = $unsigned(67);
  ;
  module_0 modCall_1 (
      id_12,
      id_10
  );
endmodule
