<?xml version="1.0" encoding="UTF-8"?>
<project name="binary_container_1">
  <platform vendor="xilinx.com" boardid="xd" name="xilinx_zcu102_base_202220_1" featureRomTime="0">
    <version major="202220" minor="1"/>
    <description/>
    <board name="xilinx.com:zcu102:3.4" vendor="xilinx.com" fpga="xczu9eg-ffvb1156-2-e">
      <interfaces/>
      <images>
        <image name="zcu102_board.jpeg" type="HDPI"/>
        <image name="" type="MDPI"/>
        <image name="" type="LDPI"/>
      </images>
      <id>
        <vendor/>
        <device/>
        <subsystem/>
      </id>
    </board>
    <build_flow/>
    <host architecture="unknown"/>
    <device name="fpga0" fpgaDevice="zynquplus:xczu9eg:ffvb1156:-2:e" addrWidth="0">
      <core name="OCL_REGION_0" target="bitstream" type="clc_region" clockFreq="0MHz" numComputeUnits="60">
        <kernelClocks>
          <clock port="KERNEL_CLK" frequency="300.000000MHz"/>
          <clock port="DATA_CLK" frequency="150.000000MHz"/>
        </kernelClocks>
        <kernel name="image_thresholding_kernel01" language="c" vlnv="xilinx.com:hls:image_thresholding_kernel01:1.0" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" interrupt="true" hwControlProtocol="ap_ctrl_chain" countedAutoRestart="0" deadlockDetection="local" mailbox="none" swReset="false">
          <module name="image_thresholding_kernel01">
            <module name="image_thresholding_kernel01_Pipeline_VITIS_LOOP_26_2" instName="grp_image_thresholding_kernel01_Pipeline_VITIS_LOOP_26_2_fu_133" type="NonDataflowHS">
              <rtlPort name="m_axi_gmem0_AWVALID" object="gmem0" protocol="m_axi"/>
              <rtlPort name="sext_ln26" object="sext_ln26" protocol="ap_none"/>
              <rtlPort name="threshold" object="threshold" protocol="ap_none"/>
              <rtlPort name="trunc_ln1" object="trunc_ln1" protocol="ap_none"/>
              <rtlPort name="outBRAM_d0" object="outBRAM" protocol="ap_memory"/>
              <rtlPort name="outBRAM_d1" object="outBRAM" protocol="ap_memory"/>
            </module>
            <module name="image_thresholding_kernel01_Pipeline_VITIS_LOOP_33_3" instName="grp_image_thresholding_kernel01_Pipeline_VITIS_LOOP_33_3_fu_144" type="NonDataflowHS">
              <rtlPort name="m_axi_gmem1_AWVALID" object="gmem1" protocol="m_axi"/>
              <rtlPort name="sext_ln33" object="sext_ln33" protocol="ap_none"/>
              <rtlPort name="outBRAM_q0" object="outBRAM" protocol="ap_memory"/>
              <rtlPort name="outBRAM_q1" object="outBRAM" protocol="ap_memory"/>
            </module>
          </module>
          <port name="M_AXI_GMEM0" mode="master" range="0xFFFFFFFF" dataWidth="16" portType="addressable" base="0x0"/>
          <port name="M_AXI_GMEM1" mode="master" range="0xFFFFFFFF" dataWidth="16" portType="addressable" base="0x0"/>
          <port name="S_AXI_CONTROL" mode="slave" range="0x48" dataWidth="32" portType="addressable" base="0x0"/>
          <arg name="input_image" addressQualifier="1" id="0" port="M_AXI_GMEM0" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="output_image" addressQualifier="1" id="1" port="M_AXI_GMEM1" size="0x8" offset="0x1C" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="n" addressQualifier="0" id="2" port="S_AXI_CONTROL" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="m" addressQualifier="0" id="3" port="S_AXI_CONTROL" size="0x4" offset="0x30" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="threshold" addressQualifier="0" id="4" port="S_AXI_CONTROL" size="0x4" offset="0x38" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="maxVal" addressQualifier="0" id="5" port="S_AXI_CONTROL" size="0x4" offset="0x40" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <compileWorkGroupSize x="1" y="1" z="1"/>
          <maxWorkGroupSize x="1" y="1" z="1"/>
          <string_table/>
          <instance name="image_thresholding_kernel01_1">
            <addrRemap base="0x0" range="0x0" port="none"/>
          </instance>
          <FIFOInformation/>
        </kernel>
        <kernel name="image_thresholding_kernel00" language="c" vlnv="xilinx.com:hls:image_thresholding_kernel00:1.0" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" interrupt="true" hwControlProtocol="ap_ctrl_chain" countedAutoRestart="0" deadlockDetection="local" mailbox="none" swReset="false">
          <module name="image_thresholding_kernel00">
            <module name="image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1" instName="grp_image_thresholding_kernel00_Pipeline_VITIS_LOOP_11_1_fu_121" type="NonDataflowHS">
              <rtlPort name="m_axi_gmem_AWVALID" object="gmem" protocol="m_axi"/>
              <rtlPort name="output_image" object="output_image" protocol="ap_none"/>
              <rtlPort name="input_image" object="input_image" protocol="ap_none"/>
              <rtlPort name="mul" object="mul" protocol="ap_none"/>
              <rtlPort name="threshold" object="threshold" protocol="ap_none"/>
              <rtlPort name="trunc_ln" object="trunc_ln" protocol="ap_none"/>
            </module>
          </module>
          <port name="M_AXI_GMEM" mode="master" range="0xFFFFFFFF" dataWidth="8" portType="addressable" base="0x0"/>
          <port name="S_AXI_CONTROL" mode="slave" range="0x48" dataWidth="32" portType="addressable" base="0x0"/>
          <arg name="input_image" addressQualifier="1" id="0" port="M_AXI_GMEM" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="output_image" addressQualifier="1" id="1" port="M_AXI_GMEM" size="0x8" offset="0x1C" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="n" addressQualifier="0" id="2" port="S_AXI_CONTROL" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="m" addressQualifier="0" id="3" port="S_AXI_CONTROL" size="0x4" offset="0x30" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="threshold" addressQualifier="0" id="4" port="S_AXI_CONTROL" size="0x4" offset="0x38" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="maxVal" addressQualifier="0" id="5" port="S_AXI_CONTROL" size="0x4" offset="0x40" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <compileWorkGroupSize x="1" y="1" z="1"/>
          <maxWorkGroupSize x="1" y="1" z="1"/>
          <string_table/>
          <instance name="image_thresholding_kernel00_1">
            <addrRemap base="0x0" range="0x0" port="none"/>
          </instance>
          <FIFOInformation/>
        </kernel>
        <kernel name="gaussian_filter_accel" language="c" vlnv="xilinx.com:hls:gaussian_filter_accel:1.0" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" interrupt="true" hwControlProtocol="ap_ctrl_chain" countedAutoRestart="0" deadlockDetection="local" mailbox="none" swReset="false">
          <module name="gaussian_filter_accel">
            <module name="entry_proc8" instName="entry_proc8_U0" type="DataflowHS">
              <rtlPort name="img_out" object="img_out" protocol="ap_none"/>
              <rtlPort name="sigma" object="sigma" protocol="ap_none"/>
            </module>
            <module name="Block_entry1_proc" instName="Block_entry1_proc_U0" type="DataflowHS">
              <rtlPort name="rows" object="rows" protocol="ap_none"/>
              <rtlPort name="cols" object="cols" protocol="ap_none"/>
            </module>
            <module name="Array2xfMat_256_0_2160_3840_1_2_s" instName="Array2xfMat_256_0_2160_3840_1_2_U0" type="DataflowHS">
              <rtlPort name="m_axi_gmem1_AWVALID" object="gmem1" protocol="m_axi"/>
              <rtlPort name="srcPtr" object="srcPtr" protocol="ap_none"/>
              <rtlPort name="p_read" object="p_read" protocol="ap_none"/>
              <rtlPort name="p_read1" object="p_read1" protocol="ap_none"/>
              <module name="Axi2Mat" instName="grp_Axi2Mat_fu_84" type="DataflowHS">
                <rtlPort name="m_axi_gmem1_AWVALID" object="gmem1" protocol="m_axi"/>
                <rtlPort name="din" object="din" protocol="ap_none"/>
                <rtlPort name="rows" object="rows" protocol="ap_none"/>
                <rtlPort name="cols" object="cols" protocol="ap_none"/>
                <module name="Axi2AxiStream" instName="Axi2AxiStream_U0" type="DataflowHS">
                  <rtlPort name="m_axi_gmem1_AWVALID" object="gmem1" protocol="m_axi"/>
                  <rtlPort name="din" object="din" protocol="ap_none"/>
                  <rtlPort name="rows" object="rows" protocol="ap_none"/>
                  <rtlPort name="cols" object="cols" protocol="ap_none"/>
                  <module name="Axi2AxiStream_Pipeline_VITIS_LOOP_1022_1" instName="grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1022_1_fu_126" type="NonDataflowHS">
                    <rtlPort name="m_axi_gmem1_AWVALID" object="gmem1" protocol="m_axi"/>
                    <rtlPort name="sext_ln1022" object="sext_ln1022" protocol="ap_none"/>
                    <rtlPort name="cols_addrbound_V" object="cols_addrbound_V" protocol="ap_none"/>
                  </module>
                </module>
                <module name="AxiStream2Mat" instName="AxiStream2Mat_U0" type="DataflowHS">
                  <module name="entry_proc6" instName="entry_proc6_U0" type="DataflowHS"/>
                  <module name="last_blk_pxl_width" instName="last_blk_pxl_width_U0" type="DataflowHS">
                    <rtlPort name="return_r" object="return_r" protocol="ap_none"/>
                  </module>
                  <module name="AxiStream2MatStream_2_s" instName="AxiStream2MatStream_2_U0" type="DataflowHS">
                    <rtlPort name="last_blk_width" object="last_blk_width" protocol="ap_none"/>
                    <module name="AxiStream2MatStream_2_Pipeline_MMIterInLoopRow" instName="grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_62" type="NonDataflowHS">
                      <rtlPort name="bound" object="bound" protocol="ap_none"/>
                      <rtlPort name="sext_ln1075" object="sext_ln1075" protocol="ap_none"/>
                      <rtlPort name="cols_bound_per_npc_load" object="cols_bound_per_npc_load" protocol="ap_none"/>
                      <rtlPort name="sub" object="sub" protocol="ap_none"/>
                      <rtlPort name="last_blk_width_load" object="last_blk_width_load" protocol="ap_none"/>
                      <rtlPort name="sub3" object="sub3" protocol="ap_none"/>
                      <rtlPort name="add_ln1075" object="add_ln1075" protocol="ap_none"/>
                    </module>
                  </module>
                </module>
              </module>
            </module>
            <module name="GaussianBlur_3_0_0_2160_3840_1_2_2_s" instName="GaussianBlur_3_0_0_2160_3840_1_2_2_U0" type="DataflowHS">
              <module name="GaussianBlur_3_0_0_2160_3840_1_2_2_Pipeline_VITIS_LOOP_48_1" instName="grp_GaussianBlur_3_0_0_2160_3840_1_2_2_Pipeline_VITIS_LOOP_48_1_fu_96" type="NonDataflowHS">
                <rtlPort name="scale2X" object="scale2X" protocol="ap_none"/>
                <rtlPort name="cf_d0" object="cf" protocol="ap_memory"/>
              </module>
              <module name="GaussianBlur_3_0_0_2160_3840_1_2_2_Pipeline_VITIS_LOOP_58_2" instName="grp_GaussianBlur_3_0_0_2160_3840_1_2_2_Pipeline_VITIS_LOOP_58_2_fu_103" type="NonDataflowHS">
                <rtlPort name="cf_d0" object="cf" protocol="ap_memory"/>
                <rtlPort name="cf_q0" object="cf" protocol="ap_memory"/>
                <rtlPort name="sum" object="sum" protocol="ap_none"/>
              </module>
              <module name="xfGaussianFilter3x3_0_2160_3840_1_0_1_2_2_1_3840_s" instName="grp_xfGaussianFilter3x3_0_2160_3840_1_0_1_2_2_1_3840_s_fu_111" type="NonDataflowHS">
                <rtlPort name="img_height" object="img_height" protocol="ap_none"/>
                <rtlPort name="img_width" object="img_width" protocol="ap_none"/>
                <rtlPort name="p_read" object="p_read" protocol="ap_none"/>
                <rtlPort name="p_read1" object="p_read1" protocol="ap_none"/>
                <module name="xfGaussianFilter3x3_Pipeline_Clear_Row_Loop" instName="grp_xfGaussianFilter3x3_Pipeline_Clear_Row_Loop_fu_159" type="NonDataflowHS">
                  <rtlPort name="img_width" object="img_width" protocol="ap_none"/>
                  <rtlPort name="buf_V_1_d1" object="buf_V_1" protocol="ap_memory"/>
                  <rtlPort name="buf_V_d1" object="buf_V" protocol="ap_memory"/>
                </module>
                <module name="xfGaussianFilter3x3_0_2160_3840_1_0_1_2_2_1_3840_Pipeline_Col_Loop" instName="grp_xfGaussianFilter3x3_0_2160_3840_1_0_1_2_2_1_3840_Pipeline_Col_Loop_fu_168" type="NonDataflowHS">
                  <rtlPort name="img_width" object="img_width" protocol="ap_none"/>
                  <rtlPort name="tp_V" object="tp_V" protocol="ap_none"/>
                  <rtlPort name="mid_V" object="mid_V" protocol="ap_none"/>
                  <rtlPort name="bottom_V" object="bottom_V" protocol="ap_none"/>
                  <rtlPort name="p_read" object="p_read" protocol="ap_none"/>
                  <rtlPort name="p_read1" object="p_read1" protocol="ap_none"/>
                  <rtlPort name="buf_V_2_q0" object="buf_V_2" protocol="ap_memory"/>
                  <rtlPort name="buf_V_2_d1" object="buf_V_2" protocol="ap_memory"/>
                  <rtlPort name="buf_V_1_q0" object="buf_V_1" protocol="ap_memory"/>
                  <rtlPort name="buf_V_1_d1" object="buf_V_1" protocol="ap_memory"/>
                  <rtlPort name="buf_V_q0" object="buf_V" protocol="ap_memory"/>
                  <rtlPort name="buf_V_d1" object="buf_V" protocol="ap_memory"/>
                  <rtlPort name="cmp_i_i201_i" object="cmp_i_i201_i" protocol="ap_none"/>
                  <module name="xFapplygaussian3x3_0_s" instName="grp_xFapplygaussian3x3_0_s_fu_278">
                    <rtlPort name="D1" object="D1" protocol="ap_none"/>
                    <rtlPort name="D2" object="D2" protocol="ap_none"/>
                    <rtlPort name="D3" object="D3" protocol="ap_none"/>
                    <rtlPort name="D4" object="D4" protocol="ap_none"/>
                    <rtlPort name="D5" object="D5" protocol="ap_none"/>
                    <rtlPort name="D6" object="D6" protocol="ap_none"/>
                    <rtlPort name="D7" object="D7" protocol="ap_none"/>
                    <rtlPort name="D8" object="D8" protocol="ap_none"/>
                    <rtlPort name="D9" object="D9" protocol="ap_none"/>
                    <rtlPort name="p_read1" object="p_read1" protocol="ap_none"/>
                    <rtlPort name="p_read2" object="p_read2" protocol="ap_none"/>
                  </module>
                </module>
                <module name="xFapplygaussian3x3_0_s" instName="grp_xFapplygaussian3x3_0_s_fu_192">
                  <rtlPort name="D1" object="D1" protocol="ap_none"/>
                  <rtlPort name="D2" object="D2" protocol="ap_none"/>
                  <rtlPort name="D3" object="D3" protocol="ap_none"/>
                  <rtlPort name="D4" object="D4" protocol="ap_none"/>
                  <rtlPort name="D5" object="D5" protocol="ap_none"/>
                  <rtlPort name="D6" object="D6" protocol="ap_none"/>
                  <rtlPort name="D7" object="D7" protocol="ap_none"/>
                  <rtlPort name="D8" object="D8" protocol="ap_none"/>
                  <rtlPort name="D9" object="D9" protocol="ap_none"/>
                  <rtlPort name="p_read1" object="p_read1" protocol="ap_none"/>
                  <rtlPort name="p_read2" object="p_read2" protocol="ap_none"/>
                </module>
              </module>
            </module>
            <module name="xfMat2Array_256_0_2160_3840_1_2_1_s" instName="xfMat2Array_256_0_2160_3840_1_2_1_U0" type="DataflowHS">
              <rtlPort name="p_read" object="p_read" protocol="ap_none"/>
              <rtlPort name="p_read1" object="p_read1" protocol="ap_none"/>
              <rtlPort name="m_axi_gmem2_AWVALID" object="gmem2" protocol="m_axi"/>
              <module name="Mat2Axi" instName="grp_Mat2Axi_fu_62" type="DataflowHS">
                <rtlPort name="m_axi_gmem2_AWVALID" object="gmem2" protocol="m_axi"/>
                <rtlPort name="dout" object="dout" protocol="ap_none"/>
                <rtlPort name="rows" object="rows" protocol="ap_none"/>
                <rtlPort name="cols" object="cols" protocol="ap_none"/>
                <module name="addrbound" instName="addrbound_U0" type="DataflowHS">
                  <rtlPort name="p_channel" object="p_channel" protocol="ap_none"/>
                  <rtlPort name="rows" object="rows" protocol="ap_none"/>
                  <rtlPort name="cols" object="cols" protocol="ap_none"/>
                </module>
                <module name="Mat2AxiStream" instName="Mat2AxiStream_U0" type="DataflowHS">
                  <rtlPort name="rows" object="rows" protocol="ap_none"/>
                  <rtlPort name="cols" object="cols" protocol="ap_none"/>
                  <module name="entry_proc" instName="entry_proc_U0" type="DataflowHS">
                    <rtlPort name="rows" object="rows" protocol="ap_none"/>
                    <rtlPort name="cols" object="cols" protocol="ap_none"/>
                  </module>
                  <module name="last_blk_pxl_width_1" instName="last_blk_pxl_width_1_U0" type="DataflowHS">
                    <rtlPort name="return_r" object="return_r" protocol="ap_none"/>
                  </module>
                  <module name="MatStream2AxiStream_2_s" instName="MatStream2AxiStream_2_U0" type="DataflowHS">
                    <rtlPort name="last_blk_width" object="last_blk_width" protocol="ap_none"/>
                    <module name="MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol" instName="grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79" type="NonDataflowHS">
                      <rtlPort name="bound" object="bound" protocol="ap_none"/>
                      <rtlPort name="strideBased_cols_bound_per_npc_V" object="strideBased_cols_bound_per_npc_V" protocol="ap_none"/>
                      <rtlPort name="op2_assign" object="op2_assign" protocol="ap_none"/>
                      <rtlPort name="last_blk_width_load" object="last_blk_width_load" protocol="ap_none"/>
                      <rtlPort name="cols_bound_per_npc_load" object="cols_bound_per_npc_load" protocol="ap_none"/>
                    </module>
                  </module>
                </module>
                <module name="entry_proc7" instName="entry_proc7_U0" type="DataflowHS">
                  <rtlPort name="dout" object="dout" protocol="ap_none"/>
                </module>
                <module name="Mat2Axi_Block_entry24_proc" instName="Mat2Axi_Block_entry24_proc_U0" type="DataflowHS">
                  <rtlPort name="axibound_V_1" object="axibound_V_1" protocol="ap_none"/>
                </module>
                <module name="AxiStream2Axi" instName="AxiStream2Axi_U0" type="DataflowHS">
                  <rtlPort name="m_axi_gmem2_AWVALID" object="gmem2" protocol="m_axi"/>
                  <rtlPort name="p_read" object="p_read" protocol="ap_none"/>
                  <module name="AxiStream2Axi_Pipeline_MMIterOutLoop2" instName="grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_73" type="NonDataflowHS">
                    <rtlPort name="m_axi_gmem2_AWVALID" object="gmem2" protocol="m_axi"/>
                    <rtlPort name="sext_ln1380" object="sext_ln1380" protocol="ap_none"/>
                    <rtlPort name="p_read" object="p_read" protocol="ap_none"/>
                  </module>
                </module>
              </module>
            </module>
          </module>
          <port name="M_AXI_GMEM1" mode="master" range="0xFFFFFFFF" dataWidth="256" portType="addressable" base="0x0"/>
          <port name="M_AXI_GMEM2" mode="master" range="0xFFFFFFFF" dataWidth="256" portType="addressable" base="0x0"/>
          <port name="S_AXI_CONTROL" mode="slave" range="0x40" dataWidth="32" portType="addressable" base="0x0"/>
          <arg name="img_inp" addressQualifier="1" id="0" port="M_AXI_GMEM1" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="img_out" addressQualifier="1" id="1" port="M_AXI_GMEM2" size="0x8" offset="0x1C" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="rows" addressQualifier="0" id="2" port="S_AXI_CONTROL" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="cols" addressQualifier="0" id="3" port="S_AXI_CONTROL" size="0x4" offset="0x30" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="sigma" addressQualifier="0" id="4" port="S_AXI_CONTROL" size="0x4" offset="0x38" hostOffset="0x0" hostSize="0x4" type="float"/>
          <compileWorkGroupSize x="1" y="1" z="1"/>
          <maxWorkGroupSize x="1" y="1" z="1"/>
          <string_table/>
          <instance name="gaussian_filter_accel_1">
            <addrRemap base="0x0" range="0x0" port="none"/>
          </instance>
          <FIFOInformation>
            <FIFOInst>
              <Name>ldata_U</Name>
              <ParentInst>grp_Axi2Mat_fu_84</ParentInst>
              <StaticDepth>2</StaticDepth>
              <RuntimeDepth>mOutPtr</RuntimeDepth>
              <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
              </InterfaceList>
            </FIFOInst>
            <FIFOInst>
              <Name>ldata_U</Name>
              <ParentInst>grp_Mat2Axi_fu_62</ParentInst>
              <StaticDepth>2</StaticDepth>
              <RuntimeDepth>mOutPtr</RuntimeDepth>
              <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
              </InterfaceList>
            </FIFOInst>
            <FIFOInst>
              <Name>in_mat_data_U</Name>
              <ParentInst/>
              <StaticDepth>2</StaticDepth>
              <RuntimeDepth>mOutPtr</RuntimeDepth>
              <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
              </InterfaceList>
            </FIFOInst>
            <FIFOInst>
              <Name>out_mat_data_U</Name>
              <ParentInst/>
              <StaticDepth>2</StaticDepth>
              <RuntimeDepth>mOutPtr</RuntimeDepth>
              <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
              </InterfaceList>
            </FIFOInst>
          </FIFOInformation>
        </kernel>
        <kernel name="remap_accel" language="c" vlnv="xilinx.com:hls:remap_accel:1.0" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" interrupt="true" hwControlProtocol="ap_ctrl_chain" countedAutoRestart="0" deadlockDetection="local" mailbox="none" swReset="false">
          <module name="remap_accel">
            <module name="entry_proc7" instName="entry_proc7_U0" type="DataflowHS">
              <rtlPort name="img_out" object="img_out" protocol="ap_none"/>
            </module>
            <module name="Block_entry6_proc" instName="Block_entry6_proc_U0" type="DataflowHS">
              <rtlPort name="rows" object="rows" protocol="ap_none"/>
              <rtlPort name="cols" object="cols" protocol="ap_none"/>
            </module>
            <module name="Loop_VITIS_LOOP_46_1_proc1" instName="Loop_VITIS_LOOP_46_1_proc1_U0" type="DataflowHS">
              <rtlPort name="cols" object="cols" protocol="ap_none"/>
              <rtlPort name="rows" object="rows" protocol="ap_none"/>
              <rtlPort name="map_x" object="map_x" protocol="ap_none"/>
              <rtlPort name="m_axi_gmem1_AWVALID" object="gmem1" protocol="m_axi"/>
              <rtlPort name="map_y" object="map_y" protocol="ap_none"/>
              <rtlPort name="m_axi_gmem2_AWVALID" object="gmem2" protocol="m_axi"/>
              <module name="Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1" instName="grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90" type="NonDataflowHS">
                <rtlPort name="m_axi_gmem1_AWVALID" object="gmem1" protocol="m_axi"/>
                <rtlPort name="m_axi_gmem2_AWVALID" object="gmem2" protocol="m_axi"/>
                <rtlPort name="sext_ln46_1" object="sext_ln46_1" protocol="ap_none"/>
                <rtlPort name="sext_ln46" object="sext_ln46" protocol="ap_none"/>
                <rtlPort name="trunc_ln46_2" object="trunc_ln46_2" protocol="ap_none"/>
              </module>
            </module>
            <module name="Array2xfMat_8_0_1080_1920_1_2_s" instName="Array2xfMat_8_0_1080_1920_1_2_U0" type="DataflowHS">
              <rtlPort name="m_axi_gmem0_AWVALID" object="gmem0" protocol="m_axi"/>
              <rtlPort name="srcPtr" object="srcPtr" protocol="ap_none"/>
              <rtlPort name="p_read" object="p_read" protocol="ap_none"/>
              <rtlPort name="p_read1" object="p_read1" protocol="ap_none"/>
              <module name="Axi2Mat" instName="grp_Axi2Mat_fu_84" type="DataflowHS">
                <rtlPort name="m_axi_gmem0_AWVALID" object="gmem0" protocol="m_axi"/>
                <rtlPort name="din" object="din" protocol="ap_none"/>
                <rtlPort name="rows" object="rows" protocol="ap_none"/>
                <rtlPort name="cols" object="cols" protocol="ap_none"/>
                <module name="Axi2AxiStream" instName="Axi2AxiStream_U0" type="DataflowHS">
                  <rtlPort name="m_axi_gmem0_AWVALID" object="gmem0" protocol="m_axi"/>
                  <rtlPort name="din" object="din" protocol="ap_none"/>
                  <rtlPort name="rows" object="rows" protocol="ap_none"/>
                  <rtlPort name="cols" object="cols" protocol="ap_none"/>
                  <module name="Axi2AxiStream_Pipeline_VITIS_LOOP_1022_1" instName="grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1022_1_fu_108" type="NonDataflowHS">
                    <rtlPort name="m_axi_gmem0_AWVALID" object="gmem0" protocol="m_axi"/>
                    <rtlPort name="din" object="din" protocol="ap_none"/>
                    <rtlPort name="mul_ln1022" object="mul_ln1022" protocol="ap_none"/>
                  </module>
                </module>
                <module name="AxiStream2Mat" instName="AxiStream2Mat_U0" type="DataflowHS">
                  <module name="entry_proc5" instName="entry_proc5_U0" type="DataflowHS"/>
                  <module name="last_blk_pxl_width" instName="last_blk_pxl_width_U0" type="DataflowHS">
                    <rtlPort name="return_r" object="return_r" protocol="ap_none"/>
                  </module>
                  <module name="AxiStream2MatStream_2_s" instName="AxiStream2MatStream_2_U0" type="DataflowHS">
                    <rtlPort name="last_blk_width" object="last_blk_width" protocol="ap_none"/>
                    <module name="AxiStream2MatStream_2_Pipeline_MMIterInLoopRow" instName="grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_62" type="NonDataflowHS">
                      <rtlPort name="bound" object="bound" protocol="ap_none"/>
                      <rtlPort name="sext_ln1075" object="sext_ln1075" protocol="ap_none"/>
                      <rtlPort name="cols_bound_per_npc_load" object="cols_bound_per_npc_load" protocol="ap_none"/>
                      <rtlPort name="sub" object="sub" protocol="ap_none"/>
                      <rtlPort name="last_blk_width_load" object="last_blk_width_load" protocol="ap_none"/>
                      <rtlPort name="sub3" object="sub3" protocol="ap_none"/>
                      <rtlPort name="add_ln1075" object="add_ln1075" protocol="ap_none"/>
                    </module>
                  </module>
                </module>
              </module>
            </module>
            <module name="remap_8_1_0_4_0_1080_1920_1_false_2_2_2_2_s" instName="remap_8_1_0_4_0_1080_1920_1_false_2_2_2_2_U0" type="DataflowHS">
              <module name="remap_8_1_0_4_0_1080_1920_1_false_2_2_2_2_Block_entry1_proc" instName="remap_8_1_0_4_0_1080_1920_1_false_2_2_2_2_Block_entry1_proc_U0" type="DataflowHS"/>
              <module name="xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_s" instName="xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_U0" type="DataflowHS">
                <rtlPort name="p_read" object="p_read" protocol="ap_none"/>
                <rtlPort name="p_read1" object="p_read1" protocol="ap_none"/>
                <module name="xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_1" instName="grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_1_fu_94" type="NonDataflowHS">
                  <rtlPort name="r1_d0" object="r1" protocol="ap_memory"/>
                </module>
                <module name="xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_2" instName="grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_2_fu_100" type="NonDataflowHS">
                  <rtlPort name="r2_d0" object="r2" protocol="ap_memory"/>
                </module>
                <module name="xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width" instName="grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106" type="NonDataflowHS">
                  <rtlPort name="r2_d0" object="r2" protocol="ap_memory"/>
                  <rtlPort name="r2_q1" object="r2" protocol="ap_memory"/>
                  <rtlPort name="idxprom2582_i" object="idxprom2582_i" protocol="ap_none"/>
                  <rtlPort name="r1_d0" object="r1" protocol="ap_memory"/>
                  <rtlPort name="r1_q1" object="r1" protocol="ap_memory"/>
                  <rtlPort name="add106_i" object="add106_i" protocol="ap_none"/>
                  <rtlPort name="i" object="i" protocol="ap_none"/>
                  <rtlPort name="cmp263_i" object="cmp263_i" protocol="ap_none"/>
                  <rtlPort name="mul_ln315" object="mul_ln315" protocol="ap_none"/>
                  <rtlPort name="i_cast9_i" object="i_cast9_i" protocol="ap_none"/>
                  <rtlPort name="cols_cast_i" object="cols_cast_i" protocol="ap_none"/>
                  <rtlPort name="cmp111_i" object="cmp111_i" protocol="ap_none"/>
                  <rtlPort name="bitcast_ln348" object="bitcast_ln348" protocol="ap_none"/>
                  <rtlPort name="icmp_ln348_6" object="icmp_ln348_6" protocol="ap_none"/>
                  <rtlPort name="conv1_i" object="conv1_i" protocol="ap_none"/>
                  <rtlPort name="bitcast_ln349" object="bitcast_ln349" protocol="ap_none"/>
                  <rtlPort name="icmp_ln349_4" object="icmp_ln349_4" protocol="ap_none"/>
                  <rtlPort name="conv2_i" object="conv2_i" protocol="ap_none"/>
                </module>
              </module>
            </module>
            <module name="xfMat2Array_8_0_1080_1920_1_2_1_s" instName="xfMat2Array_8_0_1080_1920_1_2_1_U0" type="DataflowHS">
              <rtlPort name="p_read" object="p_read" protocol="ap_none"/>
              <rtlPort name="p_read1" object="p_read1" protocol="ap_none"/>
              <rtlPort name="m_axi_gmem3_AWVALID" object="gmem3" protocol="m_axi"/>
              <module name="Mat2Axi" instName="grp_Mat2Axi_fu_62" type="DataflowHS">
                <rtlPort name="m_axi_gmem3_AWVALID" object="gmem3" protocol="m_axi"/>
                <rtlPort name="dout" object="dout" protocol="ap_none"/>
                <rtlPort name="rows" object="rows" protocol="ap_none"/>
                <rtlPort name="cols" object="cols" protocol="ap_none"/>
                <module name="addrbound" instName="addrbound_U0" type="DataflowHS">
                  <rtlPort name="p_channel" object="p_channel" protocol="ap_none"/>
                  <rtlPort name="rows" object="rows" protocol="ap_none"/>
                  <rtlPort name="cols" object="cols" protocol="ap_none"/>
                </module>
                <module name="Mat2AxiStream" instName="Mat2AxiStream_U0" type="DataflowHS">
                  <rtlPort name="rows" object="rows" protocol="ap_none"/>
                  <rtlPort name="cols" object="cols" protocol="ap_none"/>
                  <module name="entry_proc" instName="entry_proc_U0" type="DataflowHS">
                    <rtlPort name="rows" object="rows" protocol="ap_none"/>
                    <rtlPort name="cols" object="cols" protocol="ap_none"/>
                  </module>
                  <module name="last_blk_pxl_width_1" instName="last_blk_pxl_width_1_U0" type="DataflowHS">
                    <rtlPort name="return_r" object="return_r" protocol="ap_none"/>
                  </module>
                  <module name="MatStream2AxiStream_2_s" instName="MatStream2AxiStream_2_U0" type="DataflowHS">
                    <rtlPort name="last_blk_width" object="last_blk_width" protocol="ap_none"/>
                    <module name="MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol" instName="grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79" type="NonDataflowHS">
                      <rtlPort name="bound" object="bound" protocol="ap_none"/>
                      <rtlPort name="strideBased_cols_bound_per_npc_V" object="strideBased_cols_bound_per_npc_V" protocol="ap_none"/>
                      <rtlPort name="op2_assign" object="op2_assign" protocol="ap_none"/>
                      <rtlPort name="last_blk_width_load" object="last_blk_width_load" protocol="ap_none"/>
                      <rtlPort name="cols_bound_per_npc_load" object="cols_bound_per_npc_load" protocol="ap_none"/>
                    </module>
                  </module>
                </module>
                <module name="entry_proc6" instName="entry_proc6_U0" type="DataflowHS">
                  <rtlPort name="dout" object="dout" protocol="ap_none"/>
                </module>
                <module name="Mat2Axi_Block_entry24_proc" instName="Mat2Axi_Block_entry24_proc_U0" type="DataflowHS">
                  <rtlPort name="axibound_V_1" object="axibound_V_1" protocol="ap_none"/>
                </module>
                <module name="AxiStream2Axi" instName="AxiStream2Axi_U0" type="DataflowHS">
                  <rtlPort name="m_axi_gmem3_AWVALID" object="gmem3" protocol="m_axi"/>
                  <rtlPort name="p_read" object="p_read" protocol="ap_none"/>
                  <module name="AxiStream2Axi_Pipeline_MMIterOutLoop2" instName="grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67" type="NonDataflowHS">
                    <rtlPort name="m_axi_gmem3_AWVALID" object="gmem3" protocol="m_axi"/>
                    <rtlPort name="dout_load" object="dout_load" protocol="ap_none"/>
                    <rtlPort name="p_read" object="p_read" protocol="ap_none"/>
                  </module>
                </module>
              </module>
            </module>
          </module>
          <port name="M_AXI_GMEM0" mode="master" range="0xFFFFFFFF" dataWidth="8" portType="addressable" base="0x0"/>
          <port name="M_AXI_GMEM1" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
          <port name="M_AXI_GMEM2" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
          <port name="M_AXI_GMEM3" mode="master" range="0xFFFFFFFF" dataWidth="8" portType="addressable" base="0x0"/>
          <port name="S_AXI_CONTROL" mode="slave" range="0x50" dataWidth="32" portType="addressable" base="0x0"/>
          <arg name="img_in" addressQualifier="1" id="0" port="M_AXI_GMEM0" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="map_x" addressQualifier="1" id="1" port="M_AXI_GMEM1" size="0x8" offset="0x1C" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="map_y" addressQualifier="1" id="2" port="M_AXI_GMEM2" size="0x8" offset="0x28" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="img_out" addressQualifier="1" id="3" port="M_AXI_GMEM3" size="0x8" offset="0x34" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="rows" addressQualifier="0" id="4" port="S_AXI_CONTROL" size="0x4" offset="0x40" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="cols" addressQualifier="0" id="5" port="S_AXI_CONTROL" size="0x4" offset="0x48" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <compileWorkGroupSize x="1" y="1" z="1"/>
          <maxWorkGroupSize x="1" y="1" z="1"/>
          <string_table/>
          <instance name="remap_accel_1">
            <addrRemap base="0x0" range="0x0" port="none"/>
          </instance>
          <FIFOInformation>
            <FIFOInst>
              <Name>ldata_U</Name>
              <ParentInst>grp_Axi2Mat_fu_84</ParentInst>
              <StaticDepth>2</StaticDepth>
              <RuntimeDepth>mOutPtr</RuntimeDepth>
              <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
              </InterfaceList>
            </FIFOInst>
            <FIFOInst>
              <Name>ldata_U</Name>
              <ParentInst>grp_Mat2Axi_fu_62</ParentInst>
              <StaticDepth>2</StaticDepth>
              <RuntimeDepth>mOutPtr</RuntimeDepth>
              <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
              </InterfaceList>
            </FIFOInst>
            <FIFOInst>
              <Name>imgInput_data_U</Name>
              <ParentInst/>
              <StaticDepth>2</StaticDepth>
              <RuntimeDepth>mOutPtr</RuntimeDepth>
              <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
              </InterfaceList>
            </FIFOInst>
            <FIFOInst>
              <Name>imgOutput_data_U</Name>
              <ParentInst/>
              <StaticDepth>2</StaticDepth>
              <RuntimeDepth>mOutPtr</RuntimeDepth>
              <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
              </InterfaceList>
            </FIFOInst>
          </FIFOInformation>
        </kernel>
        <kernel name="canny_accel" language="c" vlnv="xilinx.com:hls:canny_accel:1.0" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" interrupt="true" hwControlProtocol="ap_ctrl_chain" countedAutoRestart="0" deadlockDetection="local" mailbox="none" swReset="false">
          <module name="canny_accel">
            <module name="entry_proc18" instName="entry_proc18_U0" type="DataflowHS">
              <rtlPort name="img_out" object="img_out" protocol="ap_none"/>
              <rtlPort name="low_threshold" object="low_threshold" protocol="ap_none"/>
              <rtlPort name="high_threshold" object="high_threshold" protocol="ap_none"/>
            </module>
            <module name="Block_entry11_proc" instName="Block_entry11_proc_U0" type="DataflowHS">
              <rtlPort name="cols" object="cols" protocol="ap_none"/>
              <rtlPort name="rows" object="rows" protocol="ap_none"/>
            </module>
            <module name="Array2xfMat_64_0_1080_1920_1_2_s" instName="Array2xfMat_64_0_1080_1920_1_2_U0" type="DataflowHS">
              <rtlPort name="m_axi_gmem1_AWVALID" object="gmem1" protocol="m_axi"/>
              <rtlPort name="srcPtr" object="srcPtr" protocol="ap_none"/>
              <rtlPort name="p_read" object="p_read" protocol="ap_none"/>
              <rtlPort name="p_read1" object="p_read1" protocol="ap_none"/>
              <module name="Axi2Mat" instName="grp_Axi2Mat_fu_84" type="DataflowHS">
                <rtlPort name="m_axi_gmem1_AWVALID" object="gmem1" protocol="m_axi"/>
                <rtlPort name="din" object="din" protocol="ap_none"/>
                <rtlPort name="rows" object="rows" protocol="ap_none"/>
                <rtlPort name="cols" object="cols" protocol="ap_none"/>
                <module name="Axi2AxiStream" instName="Axi2AxiStream_U0" type="DataflowHS">
                  <rtlPort name="m_axi_gmem1_AWVALID" object="gmem1" protocol="m_axi"/>
                  <rtlPort name="din" object="din" protocol="ap_none"/>
                  <rtlPort name="rows" object="rows" protocol="ap_none"/>
                  <rtlPort name="cols" object="cols" protocol="ap_none"/>
                  <module name="Axi2AxiStream_Pipeline_VITIS_LOOP_1022_1" instName="grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1022_1_fu_126" type="NonDataflowHS">
                    <rtlPort name="m_axi_gmem1_AWVALID" object="gmem1" protocol="m_axi"/>
                    <rtlPort name="sext_ln1022" object="sext_ln1022" protocol="ap_none"/>
                    <rtlPort name="cols_addrbound_V" object="cols_addrbound_V" protocol="ap_none"/>
                  </module>
                </module>
                <module name="AxiStream2Mat" instName="AxiStream2Mat_U0" type="DataflowHS">
                  <module name="entry_proc15" instName="entry_proc15_U0" type="DataflowHS"/>
                  <module name="last_blk_pxl_width_1" instName="last_blk_pxl_width_1_U0" type="DataflowHS">
                    <rtlPort name="return_r" object="return_r" protocol="ap_none"/>
                  </module>
                  <module name="AxiStream2MatStream_2_s" instName="AxiStream2MatStream_2_U0" type="DataflowHS">
                    <rtlPort name="last_blk_width" object="last_blk_width" protocol="ap_none"/>
                    <module name="AxiStream2MatStream_2_Pipeline_MMIterInLoopRow" instName="grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_62" type="NonDataflowHS">
                      <rtlPort name="bound" object="bound" protocol="ap_none"/>
                      <rtlPort name="sext_ln1075" object="sext_ln1075" protocol="ap_none"/>
                      <rtlPort name="cols_bound_per_npc_load" object="cols_bound_per_npc_load" protocol="ap_none"/>
                      <rtlPort name="sub" object="sub" protocol="ap_none"/>
                      <rtlPort name="last_blk_width_load" object="last_blk_width_load" protocol="ap_none"/>
                      <rtlPort name="sub3" object="sub3" protocol="ap_none"/>
                      <rtlPort name="add_ln1075" object="add_ln1075" protocol="ap_none"/>
                    </module>
                  </module>
                </module>
              </module>
            </module>
            <module name="Canny_3_0_0_8_1080_1920_1_32_false_2_2_s" instName="Canny_3_0_0_8_1080_1920_1_32_false_2_2_U0" type="DataflowHS">
              <module name="xFCannyKernel" instName="grp_xFCannyKernel_fu_60" type="DataflowHS">
                <rtlPort name="p_lowthreshold" object="p_lowthreshold" protocol="ap_none"/>
                <rtlPort name="p_highthreshold" object="p_highthreshold" protocol="ap_none"/>
                <rtlPort name="img_height" object="img_height" protocol="ap_none"/>
                <rtlPort name="img_width" object="img_width" protocol="ap_none"/>
                <module name="xFAverageGaussianMask3x3_0_0_1080_1920_0_1_2_2_1_1920_s" instName="xFAverageGaussianMask3x3_0_0_1080_1920_0_1_2_2_1_1920_U0" type="DataflowHS">
                  <rtlPort name="img_height" object="img_height" protocol="ap_none"/>
                  <rtlPort name="img_width" object="img_width" protocol="ap_none"/>
                  <module name="xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop" instName="grp_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop_fu_181" type="NonDataflowHS">
                    <rtlPort name="img_width" object="img_width" protocol="ap_none"/>
                    <rtlPort name="buf_V_5_d1" object="buf_V_5" protocol="ap_memory"/>
                    <rtlPort name="buf_V_d1" object="buf_V" protocol="ap_memory"/>
                  </module>
                  <module name="xFAverageGaussianMask3x3_Pipeline_Col_Loop" instName="grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190" type="NonDataflowHS">
                    <rtlPort name="img_width" object="img_width" protocol="ap_none"/>
                    <rtlPort name="buf_V_q0" object="buf_V" protocol="ap_memory"/>
                    <rtlPort name="buf_V_d1" object="buf_V" protocol="ap_memory"/>
                    <rtlPort name="buf_V_5_q0" object="buf_V_5" protocol="ap_memory"/>
                    <rtlPort name="buf_V_5_d1" object="buf_V_5" protocol="ap_memory"/>
                    <rtlPort name="buf_V_6_q0" object="buf_V_6" protocol="ap_memory"/>
                    <rtlPort name="buf_V_6_d1" object="buf_V_6" protocol="ap_memory"/>
                    <rtlPort name="tp_V" object="tp_V" protocol="ap_none"/>
                    <rtlPort name="mid_V" object="mid_V" protocol="ap_none"/>
                    <rtlPort name="bottom_V" object="bottom_V" protocol="ap_none"/>
                    <rtlPort name="cmp_i_i422_i" object="cmp_i_i422_i" protocol="ap_none"/>
                    <module name="xfExtractPixels_1_1_0_1" instName="src_buf1_V_xfExtractPixels_1_1_0_1_fu_320">
                      <rtlPort name="p_read1" object="p_read1" protocol="ap_none"/>
                    </module>
                    <module name="xfExtractPixels_1_1_0_1" instName="src_buf2_V_xfExtractPixels_1_1_0_1_fu_325">
                      <rtlPort name="p_read1" object="p_read1" protocol="ap_none"/>
                    </module>
                    <module name="xfExtractPixels_1_1_0_1" instName="src_buf3_V_xfExtractPixels_1_1_0_1_fu_330">
                      <rtlPort name="p_read1" object="p_read1" protocol="ap_none"/>
                    </module>
                  </module>
                </module>
                <module name="xFSobel_0_2_1080_1920_0_3_1_2_2_2_1_5_3_false_s" instName="xFSobel_0_2_1080_1920_0_3_1_2_2_2_1_5_3_false_U0" type="DataflowHS">
                  <module name="xFSobel3x3_0_2_1080_1920_0_3_1_2_2_2_1_5_1921_3_9_false_s" instName="grp_xFSobel3x3_0_2_1080_1920_0_3_1_2_2_2_1_5_1921_3_9_false_s_fu_68" type="NonDataflowHS">
                    <rtlPort name="img_height" object="img_height" protocol="ap_none"/>
                    <rtlPort name="img_width" object="img_width" protocol="ap_none"/>
                    <module name="xFSobel3x3_Pipeline_VITIS_LOOP_456_1" instName="grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128" type="NonDataflowHS"/>
                    <module name="xFSobel3x3_Pipeline_VITIS_LOOP_468_2" instName="grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135" type="NonDataflowHS">
                      <rtlPort name="img_width" object="img_width" protocol="ap_none"/>
                      <rtlPort name="buf_V_4_d1" object="buf_V_4" protocol="ap_memory"/>
                      <rtlPort name="buf_V_3_d1" object="buf_V_3" protocol="ap_memory"/>
                      <rtlPort name="buf_V_d1" object="buf_V" protocol="ap_memory"/>
                      <rtlPort name="init_buf_cast" object="init_buf_cast" protocol="ap_none"/>
                    </module>
                    <module name="xFSobel3x3_Pipeline_VITIS_LOOP_479_3" instName="grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146" type="NonDataflowHS">
                      <rtlPort name="img_width" object="img_width" protocol="ap_none"/>
                      <rtlPort name="buf_V_q0" object="buf_V" protocol="ap_memory"/>
                      <rtlPort name="buf_V_d1" object="buf_V" protocol="ap_memory"/>
                      <rtlPort name="buf_V_3_q0" object="buf_V_3" protocol="ap_memory"/>
                      <rtlPort name="buf_V_4_q0" object="buf_V_4" protocol="ap_memory"/>
                      <rtlPort name="row_ind_V_3_cast" object="row_ind_V_3_cast" protocol="ap_none"/>
                    </module>
                    <module name="xFSobel3x3_Pipeline_Col_Loop" instName="grp_xFSobel3x3_Pipeline_Col_Loop_fu_155" type="NonDataflowHS">
                      <rtlPort name="img_width" object="img_width" protocol="ap_none"/>
                      <rtlPort name="buf_V_4_q0" object="buf_V_4" protocol="ap_memory"/>
                      <rtlPort name="buf_V_4_d1" object="buf_V_4" protocol="ap_memory"/>
                      <rtlPort name="buf_V_q0" object="buf_V" protocol="ap_memory"/>
                      <rtlPort name="buf_V_d1" object="buf_V" protocol="ap_memory"/>
                      <rtlPort name="buf_V_3_q0" object="buf_V_3" protocol="ap_memory"/>
                      <rtlPort name="buf_V_3_d1" object="buf_V_3" protocol="ap_memory"/>
                      <rtlPort name="row_ind_V_9" object="row_ind_V_9" protocol="ap_none"/>
                      <rtlPort name="row_ind_V_10" object="row_ind_V_10" protocol="ap_none"/>
                      <rtlPort name="row_ind_V_11" object="row_ind_V_11" protocol="ap_none"/>
                      <rtlPort name="sub_i460_i_cast" object="sub_i460_i_cast" protocol="ap_none"/>
                      <rtlPort name="row_ind_V_9_cast" object="row_ind_V_9_cast" protocol="ap_none"/>
                      <rtlPort name="spec_select57" object="spec_select57" protocol="ap_none"/>
                      <rtlPort name="row_ind_V_10_cast" object="row_ind_V_10_cast" protocol="ap_none"/>
                      <rtlPort name="spec_select61" object="spec_select61" protocol="ap_none"/>
                      <rtlPort name="row_ind_V_11_cast" object="row_ind_V_11_cast" protocol="ap_none"/>
                      <rtlPort name="spec_select65" object="spec_select65" protocol="ap_none"/>
                      <rtlPort name="cmp_i_i554_i" object="cmp_i_i554_i" protocol="ap_none"/>
                    </module>
                  </module>
                </module>
                <module name="xFDuplicate_rows_2_1080_1920_3_1_2_2_2_2_2_2_5_1920_s" instName="xFDuplicate_rows_2_1080_1920_3_1_2_2_2_2_2_2_5_1920_U0" type="DataflowHS">
                  <module name="xFDuplicate_rows_Pipeline_Col_Loop" instName="grp_xFDuplicate_rows_Pipeline_Col_Loop_fu_94" type="NonDataflowHS">
                    <rtlPort name="img_width_load" object="img_width_load" protocol="ap_none"/>
                  </module>
                </module>
                <module name="xFCannyKernel_Block_entry15_proc" instName="xFCannyKernel_Block_entry15_proc_U0" type="DataflowHS">
                  <rtlPort name="img_width" object="img_width" protocol="ap_none"/>
                  <rtlPort name="img_height" object="img_height" protocol="ap_none"/>
                </module>
                <module name="xFMagnitudeKernel_2_2_1080_1920_3_3_1_2_2_2_5_5_1920_s" instName="xFMagnitudeKernel_2_2_1080_1920_3_3_1_2_2_2_5_5_1920_U0" type="DataflowHS">
                  <rtlPort name="p_read" object="p_read" protocol="ap_none"/>
                  <rtlPort name="p_read1" object="p_read1" protocol="ap_none"/>
                  <module name="xFMagnitudeKernel_Pipeline_colLoop" instName="grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56" type="NonDataflowHS">
                    <rtlPort name="p_read1" object="p_read1" protocol="ap_none"/>
                  </module>
                </module>
                <module name="xFAngleKernel_2_0_1080_1920_3_0_1_2_2_5_1_1920_5760_s" instName="xFAngleKernel_2_0_1080_1920_3_0_1_2_2_5_1_1920_5760_U0" type="DataflowHS">
                  <module name="xFAngleKernel_Pipeline_colLoop" instName="grp_xFAngleKernel_Pipeline_colLoop_fu_88" type="NonDataflowHS">
                    <rtlPort name="imgwidth_load" object="imgwidth_load" protocol="ap_none"/>
                  </module>
                </module>
                <module name="entry_proc16" instName="entry_proc16_U0" type="DataflowHS">
                  <rtlPort name="p_lowthreshold" object="p_lowthreshold" protocol="ap_none"/>
                  <rtlPort name="p_highthreshold" object="p_highthreshold" protocol="ap_none"/>
                </module>
                <module name="xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_2_5_1_0_1920_5760_2_s" instName="xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_2_5_1_0_1920_5760_2_U0" type="DataflowHS">
                  <module name="xFSuppression3x3_Pipeline_bufColLoop" instName="grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219" type="NonDataflowHS">
                    <rtlPort name="imgwidth_load" object="imgwidth_load" protocol="ap_none"/>
                    <rtlPort name="angle_V_d0" object="angle_V" protocol="ap_memory"/>
                    <rtlPort name="buf_V_1_d0" object="buf_V_1" protocol="ap_memory"/>
                    <rtlPort name="buf_V_d0" object="buf_V" protocol="ap_memory"/>
                  </module>
                  <module name="xFSuppression3x3_Pipeline_colLoop1" instName="grp_xFSuppression3x3_Pipeline_colLoop1_fu_231" type="NonDataflowHS">
                    <rtlPort name="imgwidth_load" object="imgwidth_load" protocol="ap_none"/>
                    <rtlPort name="zext_ln1035" object="zext_ln1035" protocol="ap_none"/>
                    <rtlPort name="zext_ln1035_1" object="zext_ln1035_1" protocol="ap_none"/>
                    <rtlPort name="buf_V_d0" object="buf_V" protocol="ap_memory"/>
                    <rtlPort name="buf_V_q1" object="buf_V" protocol="ap_memory"/>
                    <rtlPort name="buf_V_1_d0" object="buf_V_1" protocol="ap_memory"/>
                    <rtlPort name="buf_V_1_q1" object="buf_V_1" protocol="ap_memory"/>
                    <rtlPort name="buf_V_2_d0" object="buf_V_2" protocol="ap_memory"/>
                    <rtlPort name="buf_V_2_q1" object="buf_V_2" protocol="ap_memory"/>
                    <rtlPort name="top_V" object="top_V" protocol="ap_none"/>
                    <rtlPort name="mid_V" object="mid_V" protocol="ap_none"/>
                    <rtlPort name="bottom_V" object="bottom_V" protocol="ap_none"/>
                    <rtlPort name="angle_V_d0" object="angle_V" protocol="ap_memory"/>
                    <rtlPort name="angle_V_q1" object="angle_V" protocol="ap_memory"/>
                    <rtlPort name="angle_V_1_d0" object="angle_V_1" protocol="ap_memory"/>
                    <rtlPort name="angle_V_1_q1" object="angle_V_1" protocol="ap_memory"/>
                    <rtlPort name="write_ind_V_cast" object="write_ind_V_cast" protocol="ap_none"/>
                    <rtlPort name="read_ind_V_cast" object="read_ind_V_cast" protocol="ap_none"/>
                    <rtlPort name="row_ind_V_cast" object="row_ind_V_cast" protocol="ap_none"/>
                    <rtlPort name="cmp_i_i163_i" object="cmp_i_i163_i" protocol="ap_none"/>
                    <module name="xfExtractPixels_1_5_3_s" instName="l00_buf_V_xfExtractPixels_1_5_3_s_fu_464">
                      <rtlPort name="p_read1" object="p_read1" protocol="ap_none"/>
                    </module>
                    <module name="xfExtractPixels_1_5_3_s" instName="l10_buf_V_xfExtractPixels_1_5_3_s_fu_469">
                      <rtlPort name="p_read1" object="p_read1" protocol="ap_none"/>
                    </module>
                    <module name="xfExtractPixels_1_5_3_s" instName="l20_buf_V_xfExtractPixels_1_5_3_s_fu_474">
                      <rtlPort name="p_read1" object="p_read1" protocol="ap_none"/>
                    </module>
                    <module name="xfExtractPixels_1_1_0_s" instName="grp_xfExtractPixels_1_1_0_s_fu_479">
                      <rtlPort name="p_read1" object="p_read1" protocol="ap_none"/>
                    </module>
                  </module>
                </module>
                <module name="xFPackNMS_8_8_1080_1920_12_12_1_32_2_2_0_20_s" instName="xFPackNMS_8_8_1080_1920_12_12_1_32_2_2_0_20_U0" type="DataflowHS">
                  <module name="xFPackNMS_8_8_1080_1920_12_12_1_32_2_2_0_20_Pipeline_colLoop" instName="grp_xFPackNMS_8_8_1080_1920_12_12_1_32_2_2_0_20_Pipeline_colLoop_fu_86" type="NonDataflowHS">
                    <rtlPort name="empty" object="empty" protocol="ap_none"/>
                    <rtlPort name="zext_ln108" object="zext_ln108" protocol="ap_none"/>
                    <module name="read_2_void_0_s" instName="grp_read_2_void_0_s_fu_480" type="NonDataflowHS"/>
                  </module>
                </module>
              </module>
            </module>
            <module name="xfMat2Array_64_8_1080_1920_32_2_1_s" instName="xfMat2Array_64_8_1080_1920_32_2_1_U0" type="DataflowHS">
              <rtlPort name="p_read" object="p_read" protocol="ap_none"/>
              <rtlPort name="p_read1" object="p_read1" protocol="ap_none"/>
              <rtlPort name="m_axi_gmem2_AWVALID" object="gmem2" protocol="m_axi"/>
              <module name="Mat2Axi" instName="grp_Mat2Axi_fu_64" type="DataflowHS">
                <rtlPort name="m_axi_gmem2_AWVALID" object="gmem2" protocol="m_axi"/>
                <rtlPort name="dout" object="dout" protocol="ap_none"/>
                <rtlPort name="rows" object="rows" protocol="ap_none"/>
                <rtlPort name="cols" object="cols" protocol="ap_none"/>
                <module name="addrbound" instName="addrbound_U0" type="DataflowHS">
                  <rtlPort name="rows_2" object="rows_2" protocol="ap_none"/>
                  <rtlPort name="rows" object="rows" protocol="ap_none"/>
                  <rtlPort name="cols" object="cols" protocol="ap_none"/>
                </module>
                <module name="Mat2AxiStream" instName="Mat2AxiStream_U0" type="DataflowHS">
                  <rtlPort name="rows" object="rows" protocol="ap_none"/>
                  <rtlPort name="cols" object="cols" protocol="ap_none"/>
                  <module name="entry_proc" instName="entry_proc_U0" type="DataflowHS">
                    <rtlPort name="rows" object="rows" protocol="ap_none"/>
                  </module>
                  <module name="cols_npc_aligned" instName="cols_npc_aligned_U0" type="DataflowHS">
                    <rtlPort name="cols" object="cols" protocol="ap_none"/>
                  </module>
                  <module name="last_blk_pxl_width" instName="last_blk_pxl_width_U0" type="DataflowHS">
                    <rtlPort name="return_r" object="return_r" protocol="ap_none"/>
                    <rtlPort name="cols_bound_per_npc" object="cols_bound_per_npc" protocol="ap_none"/>
                  </module>
                  <module name="MatStream2AxiStream_2_s" instName="MatStream2AxiStream_2_U0" type="DataflowHS">
                    <rtlPort name="cols_bound_per_npc" object="cols_bound_per_npc" protocol="ap_none"/>
                    <rtlPort name="last_blk_width" object="last_blk_width" protocol="ap_none"/>
                    <module name="MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol" instName="grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_81" type="NonDataflowHS">
                      <rtlPort name="bound" object="bound" protocol="ap_none"/>
                      <rtlPort name="cols_bound_per_npc" object="cols_bound_per_npc" protocol="ap_none"/>
                      <rtlPort name="op2_assign" object="op2_assign" protocol="ap_none"/>
                      <rtlPort name="last_blk_width_load" object="last_blk_width_load" protocol="ap_none"/>
                    </module>
                  </module>
                </module>
                <module name="entry_proc17" instName="entry_proc17_U0" type="DataflowHS">
                  <rtlPort name="dout" object="dout" protocol="ap_none"/>
                </module>
                <module name="Mat2Axi_Block_entry13_proc" instName="Mat2Axi_Block_entry13_proc_U0" type="DataflowHS">
                  <rtlPort name="axibound_V_1" object="axibound_V_1" protocol="ap_none"/>
                </module>
                <module name="AxiStream2Axi" instName="AxiStream2Axi_U0" type="DataflowHS">
                  <rtlPort name="m_axi_gmem2_AWVALID" object="gmem2" protocol="m_axi"/>
                  <rtlPort name="p_read" object="p_read" protocol="ap_none"/>
                  <module name="AxiStream2Axi_Pipeline_MMIterOutLoop2" instName="grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_73" type="NonDataflowHS">
                    <rtlPort name="m_axi_gmem2_AWVALID" object="gmem2" protocol="m_axi"/>
                    <rtlPort name="sext_ln1380" object="sext_ln1380" protocol="ap_none"/>
                    <rtlPort name="p_read" object="p_read" protocol="ap_none"/>
                  </module>
                </module>
              </module>
            </module>
          </module>
          <port name="M_AXI_GMEM1" mode="master" range="0xFFFFFFFF" dataWidth="64" portType="addressable" base="0x0"/>
          <port name="M_AXI_GMEM2" mode="master" range="0xFFFFFFFF" dataWidth="64" portType="addressable" base="0x0"/>
          <port name="S_AXI_CONTROL" mode="slave" range="0x48" dataWidth="32" portType="addressable" base="0x0"/>
          <arg name="img_inp" addressQualifier="1" id="0" port="M_AXI_GMEM1" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="img_out" addressQualifier="1" id="1" port="M_AXI_GMEM2" size="0x8" offset="0x1C" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="rows" addressQualifier="0" id="2" port="S_AXI_CONTROL" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="cols" addressQualifier="0" id="3" port="S_AXI_CONTROL" size="0x4" offset="0x30" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="low_threshold" addressQualifier="0" id="4" port="S_AXI_CONTROL" size="0x4" offset="0x38" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="high_threshold" addressQualifier="0" id="5" port="S_AXI_CONTROL" size="0x4" offset="0x40" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <compileWorkGroupSize x="1" y="1" z="1"/>
          <maxWorkGroupSize x="1" y="1" z="1"/>
          <string_table/>
          <instance name="canny_accel_1">
            <addrRemap base="0x0" range="0x0" port="none"/>
          </instance>
          <FIFOInformation>
            <FIFOInst>
              <Name>ldata_U</Name>
              <ParentInst>grp_Axi2Mat_fu_84</ParentInst>
              <StaticDepth>2</StaticDepth>
              <RuntimeDepth>mOutPtr</RuntimeDepth>
              <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
              </InterfaceList>
            </FIFOInst>
            <FIFOInst>
              <Name>gaussian_mat_data_U</Name>
              <ParentInst>grp_xFCannyKernel_fu_60</ParentInst>
              <StaticDepth>2</StaticDepth>
              <RuntimeDepth>mOutPtr</RuntimeDepth>
              <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
              </InterfaceList>
            </FIFOInst>
            <FIFOInst>
              <Name>phase_mat_data_U</Name>
              <ParentInst>grp_xFCannyKernel_fu_60</ParentInst>
              <StaticDepth>5760</StaticDepth>
              <RuntimeDepth>mOutPtr</RuntimeDepth>
              <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
              </InterfaceList>
            </FIFOInst>
            <FIFOInst>
              <Name>nms_mat_data_U</Name>
              <ParentInst>grp_xFCannyKernel_fu_60</ParentInst>
              <StaticDepth>2</StaticDepth>
              <RuntimeDepth>mOutPtr</RuntimeDepth>
              <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
              </InterfaceList>
            </FIFOInst>
            <FIFOInst>
              <Name>ldata_U</Name>
              <ParentInst>grp_Mat2Axi_fu_64</ParentInst>
              <StaticDepth>2</StaticDepth>
              <RuntimeDepth>mOutPtr</RuntimeDepth>
              <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
              </InterfaceList>
            </FIFOInst>
            <FIFOInst>
              <Name>in_mat_data_U</Name>
              <ParentInst/>
              <StaticDepth>2</StaticDepth>
              <RuntimeDepth>mOutPtr</RuntimeDepth>
              <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
              </InterfaceList>
            </FIFOInst>
            <FIFOInst>
              <Name>dst_mat_data_U</Name>
              <ParentInst/>
              <StaticDepth>2</StaticDepth>
              <RuntimeDepth>mOutPtr</RuntimeDepth>
              <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
              </InterfaceList>
            </FIFOInst>
          </FIFOInformation>
        </kernel>
        <kernel name="threshold_accel" language="c" vlnv="xilinx.com:hls:threshold_accel:1.0" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" interrupt="true" hwControlProtocol="ap_ctrl_chain" countedAutoRestart="0" deadlockDetection="local" mailbox="none" swReset="false">
          <module name="threshold_accel">
            <module name="entry_proc5" instName="entry_proc5_U0" type="DataflowHS">
              <rtlPort name="img_out" object="img_out" protocol="ap_none"/>
              <rtlPort name="thresh" object="thresh" protocol="ap_none"/>
              <rtlPort name="maxval" object="maxval" protocol="ap_none"/>
            </module>
            <module name="Block_entry1_proc" instName="Block_entry1_proc_U0" type="DataflowHS">
              <rtlPort name="rows" object="rows" protocol="ap_none"/>
              <rtlPort name="cols" object="cols" protocol="ap_none"/>
            </module>
            <module name="Array2xfMat_256_0_1080_1920_1_1_s" instName="Array2xfMat_256_0_1080_1920_1_1_U0" type="DataflowHS">
              <rtlPort name="m_axi_gmem1_AWVALID" object="gmem1" protocol="m_axi"/>
              <rtlPort name="srcPtr" object="srcPtr" protocol="ap_none"/>
              <rtlPort name="p_read" object="p_read" protocol="ap_none"/>
              <rtlPort name="p_read1" object="p_read1" protocol="ap_none"/>
              <module name="Axi2Mat" instName="grp_Axi2Mat_fu_84" type="DataflowHS">
                <rtlPort name="m_axi_gmem1_AWVALID" object="gmem1" protocol="m_axi"/>
                <rtlPort name="din" object="din" protocol="ap_none"/>
                <rtlPort name="rows" object="rows" protocol="ap_none"/>
                <rtlPort name="cols" object="cols" protocol="ap_none"/>
                <module name="Axi2AxiStream" instName="Axi2AxiStream_U0" type="DataflowHS">
                  <rtlPort name="m_axi_gmem1_AWVALID" object="gmem1" protocol="m_axi"/>
                  <rtlPort name="din" object="din" protocol="ap_none"/>
                  <rtlPort name="rows" object="rows" protocol="ap_none"/>
                  <rtlPort name="cols" object="cols" protocol="ap_none"/>
                  <module name="Axi2AxiStream_Pipeline_VITIS_LOOP_1022_1" instName="grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1022_1_fu_126" type="NonDataflowHS">
                    <rtlPort name="m_axi_gmem1_AWVALID" object="gmem1" protocol="m_axi"/>
                    <rtlPort name="sext_ln1022" object="sext_ln1022" protocol="ap_none"/>
                    <rtlPort name="cols_addrbound_V" object="cols_addrbound_V" protocol="ap_none"/>
                  </module>
                </module>
                <module name="AxiStream2Mat" instName="AxiStream2Mat_U0" type="DataflowHS">
                  <module name="entry_proc3" instName="entry_proc3_U0" type="DataflowHS"/>
                  <module name="last_blk_pxl_width" instName="last_blk_pxl_width_U0" type="DataflowHS">
                    <rtlPort name="return_r" object="return_r" protocol="ap_none"/>
                  </module>
                  <module name="AxiStream2MatStream_1_s" instName="AxiStream2MatStream_1_U0" type="DataflowHS">
                    <rtlPort name="last_blk_width" object="last_blk_width" protocol="ap_none"/>
                    <module name="AxiStream2MatStream_1_Pipeline_MMIterInLoopRow" instName="grp_AxiStream2MatStream_1_Pipeline_MMIterInLoopRow_fu_62" type="NonDataflowHS">
                      <rtlPort name="bound" object="bound" protocol="ap_none"/>
                      <rtlPort name="sext_ln1075" object="sext_ln1075" protocol="ap_none"/>
                      <rtlPort name="cols_bound_per_npc_load" object="cols_bound_per_npc_load" protocol="ap_none"/>
                      <rtlPort name="sub" object="sub" protocol="ap_none"/>
                      <rtlPort name="last_blk_width_load" object="last_blk_width_load" protocol="ap_none"/>
                      <rtlPort name="sub3" object="sub3" protocol="ap_none"/>
                      <rtlPort name="add_ln1075" object="add_ln1075" protocol="ap_none"/>
                    </module>
                  </module>
                </module>
              </module>
            </module>
            <module name="Threshold_0_0_1080_1920_1_1_1_s" instName="Threshold_0_0_1080_1920_1_1_1_U0" type="DataflowHS">
              <module name="Threshold_0_0_1080_1920_1_1_1_Pipeline_colLoop" instName="grp_Threshold_0_0_1080_1920_1_1_1_Pipeline_colLoop_fu_82" type="NonDataflowHS">
                <rtlPort name="width" object="width" protocol="ap_none"/>
                <rtlPort name="thresh_V" object="thresh_V" protocol="ap_none"/>
                <rtlPort name="maxval_load" object="maxval_load" protocol="ap_none"/>
              </module>
            </module>
            <module name="xfMat2Array_256_0_1080_1920_1_1_1_s" instName="xfMat2Array_256_0_1080_1920_1_1_1_U0" type="DataflowHS">
              <rtlPort name="p_read" object="p_read" protocol="ap_none"/>
              <rtlPort name="p_read1" object="p_read1" protocol="ap_none"/>
              <rtlPort name="m_axi_gmem2_AWVALID" object="gmem2" protocol="m_axi"/>
              <module name="Mat2Axi" instName="grp_Mat2Axi_fu_62" type="DataflowHS">
                <rtlPort name="m_axi_gmem2_AWVALID" object="gmem2" protocol="m_axi"/>
                <rtlPort name="dout" object="dout" protocol="ap_none"/>
                <rtlPort name="rows" object="rows" protocol="ap_none"/>
                <rtlPort name="cols" object="cols" protocol="ap_none"/>
                <module name="addrbound" instName="addrbound_U0" type="DataflowHS">
                  <rtlPort name="p_channel" object="p_channel" protocol="ap_none"/>
                  <rtlPort name="rows" object="rows" protocol="ap_none"/>
                  <rtlPort name="cols" object="cols" protocol="ap_none"/>
                </module>
                <module name="Mat2AxiStream" instName="Mat2AxiStream_U0" type="DataflowHS">
                  <rtlPort name="rows" object="rows" protocol="ap_none"/>
                  <rtlPort name="cols" object="cols" protocol="ap_none"/>
                  <module name="entry_proc" instName="entry_proc_U0" type="DataflowHS">
                    <rtlPort name="rows" object="rows" protocol="ap_none"/>
                    <rtlPort name="cols" object="cols" protocol="ap_none"/>
                  </module>
                  <module name="last_blk_pxl_width_1" instName="last_blk_pxl_width_1_U0" type="DataflowHS">
                    <rtlPort name="return_r" object="return_r" protocol="ap_none"/>
                  </module>
                  <module name="MatStream2AxiStream_1_s" instName="MatStream2AxiStream_1_U0" type="DataflowHS">
                    <rtlPort name="last_blk_width" object="last_blk_width" protocol="ap_none"/>
                    <module name="MatStream2AxiStream_1_Pipeline_MMIterOutRow_MMIterOutCol" instName="grp_MatStream2AxiStream_1_Pipeline_MMIterOutRow_MMIterOutCol_fu_79" type="NonDataflowHS">
                      <rtlPort name="bound" object="bound" protocol="ap_none"/>
                      <rtlPort name="strideBased_cols_bound_per_npc_V" object="strideBased_cols_bound_per_npc_V" protocol="ap_none"/>
                      <rtlPort name="op2_assign" object="op2_assign" protocol="ap_none"/>
                      <rtlPort name="last_blk_width_load" object="last_blk_width_load" protocol="ap_none"/>
                      <rtlPort name="cols_bound_per_npc_load" object="cols_bound_per_npc_load" protocol="ap_none"/>
                    </module>
                  </module>
                </module>
                <module name="entry_proc4" instName="entry_proc4_U0" type="DataflowHS">
                  <rtlPort name="dout" object="dout" protocol="ap_none"/>
                </module>
                <module name="Mat2Axi_Block_entry24_proc" instName="Mat2Axi_Block_entry24_proc_U0" type="DataflowHS">
                  <rtlPort name="axibound_V_1" object="axibound_V_1" protocol="ap_none"/>
                </module>
                <module name="AxiStream2Axi" instName="AxiStream2Axi_U0" type="DataflowHS">
                  <rtlPort name="m_axi_gmem2_AWVALID" object="gmem2" protocol="m_axi"/>
                  <rtlPort name="p_read" object="p_read" protocol="ap_none"/>
                  <module name="AxiStream2Axi_Pipeline_MMIterOutLoop2" instName="grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_73" type="NonDataflowHS">
                    <rtlPort name="m_axi_gmem2_AWVALID" object="gmem2" protocol="m_axi"/>
                    <rtlPort name="sext_ln1380" object="sext_ln1380" protocol="ap_none"/>
                    <rtlPort name="p_read" object="p_read" protocol="ap_none"/>
                  </module>
                </module>
              </module>
            </module>
          </module>
          <port name="M_AXI_GMEM1" mode="master" range="0xFFFFFFFF" dataWidth="256" portType="addressable" base="0x0"/>
          <port name="M_AXI_GMEM2" mode="master" range="0xFFFFFFFF" dataWidth="256" portType="addressable" base="0x0"/>
          <port name="S_AXI_CONTROL" mode="slave" range="0x48" dataWidth="32" portType="addressable" base="0x0"/>
          <arg name="img_inp" addressQualifier="1" id="0" port="M_AXI_GMEM1" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="img_out" addressQualifier="1" id="1" port="M_AXI_GMEM2" size="0x8" offset="0x1C" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="thresh" addressQualifier="0" id="2" port="S_AXI_CONTROL" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
          <arg name="maxval" addressQualifier="0" id="3" port="S_AXI_CONTROL" size="0x4" offset="0x30" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
          <arg name="rows" addressQualifier="0" id="4" port="S_AXI_CONTROL" size="0x4" offset="0x38" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="cols" addressQualifier="0" id="5" port="S_AXI_CONTROL" size="0x4" offset="0x40" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <compileWorkGroupSize x="1" y="1" z="1"/>
          <maxWorkGroupSize x="1" y="1" z="1"/>
          <string_table/>
          <instance name="threshold_accel_1">
            <addrRemap base="0x0" range="0x0" port="none"/>
          </instance>
          <FIFOInformation>
            <FIFOInst>
              <Name>ldata_U</Name>
              <ParentInst>grp_Axi2Mat_fu_84</ParentInst>
              <StaticDepth>2</StaticDepth>
              <RuntimeDepth>mOutPtr</RuntimeDepth>
              <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
              </InterfaceList>
            </FIFOInst>
            <FIFOInst>
              <Name>ldata_U</Name>
              <ParentInst>grp_Mat2Axi_fu_62</ParentInst>
              <StaticDepth>2</StaticDepth>
              <RuntimeDepth>mOutPtr</RuntimeDepth>
              <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
              </InterfaceList>
            </FIFOInst>
            <FIFOInst>
              <Name>in_mat_data_U</Name>
              <ParentInst/>
              <StaticDepth>1</StaticDepth>
              <RuntimeDepth>mOutPtr</RuntimeDepth>
              <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
              </InterfaceList>
            </FIFOInst>
            <FIFOInst>
              <Name>out_mat_data_U</Name>
              <ParentInst/>
              <StaticDepth>1</StaticDepth>
              <RuntimeDepth>mOutPtr</RuntimeDepth>
              <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
              </InterfaceList>
            </FIFOInst>
          </FIFOInformation>
        </kernel>
        <kernel name="fast_accel" language="c" vlnv="xilinx.com:hls:fast_accel:1.0" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" interrupt="true" hwControlProtocol="ap_ctrl_chain" countedAutoRestart="0" deadlockDetection="local" mailbox="none" swReset="false">
          <module name="fast_accel">
            <module name="entry_proc9" instName="entry_proc9_U0" type="DataflowHS">
              <rtlPort name="threshold" object="threshold" protocol="ap_none"/>
              <rtlPort name="img_out" object="img_out" protocol="ap_none"/>
            </module>
            <module name="Block_entry1_proc" instName="Block_entry1_proc_U0" type="DataflowHS">
              <rtlPort name="rows" object="rows" protocol="ap_none"/>
              <rtlPort name="cols" object="cols" protocol="ap_none"/>
            </module>
            <module name="Array2xfMat_8_0_2160_3840_1_2_s" instName="Array2xfMat_8_0_2160_3840_1_2_U0" type="DataflowHS">
              <rtlPort name="m_axi_gmem0_AWVALID" object="gmem0" protocol="m_axi"/>
              <rtlPort name="srcPtr" object="srcPtr" protocol="ap_none"/>
              <rtlPort name="p_read" object="p_read" protocol="ap_none"/>
              <rtlPort name="p_read1" object="p_read1" protocol="ap_none"/>
              <module name="Axi2Mat" instName="grp_Axi2Mat_fu_84" type="DataflowHS">
                <rtlPort name="m_axi_gmem0_AWVALID" object="gmem0" protocol="m_axi"/>
                <rtlPort name="din" object="din" protocol="ap_none"/>
                <rtlPort name="rows" object="rows" protocol="ap_none"/>
                <rtlPort name="cols" object="cols" protocol="ap_none"/>
                <module name="Axi2AxiStream" instName="Axi2AxiStream_U0" type="DataflowHS">
                  <rtlPort name="m_axi_gmem0_AWVALID" object="gmem0" protocol="m_axi"/>
                  <rtlPort name="din" object="din" protocol="ap_none"/>
                  <rtlPort name="rows" object="rows" protocol="ap_none"/>
                  <rtlPort name="cols" object="cols" protocol="ap_none"/>
                  <module name="Axi2AxiStream_Pipeline_VITIS_LOOP_1022_1" instName="grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1022_1_fu_108" type="NonDataflowHS">
                    <rtlPort name="m_axi_gmem0_AWVALID" object="gmem0" protocol="m_axi"/>
                    <rtlPort name="din" object="din" protocol="ap_none"/>
                    <rtlPort name="mul_ln1022" object="mul_ln1022" protocol="ap_none"/>
                  </module>
                </module>
                <module name="AxiStream2Mat" instName="AxiStream2Mat_U0" type="DataflowHS">
                  <module name="entry_proc7" instName="entry_proc7_U0" type="DataflowHS"/>
                  <module name="last_blk_pxl_width" instName="last_blk_pxl_width_U0" type="DataflowHS">
                    <rtlPort name="return_r" object="return_r" protocol="ap_none"/>
                  </module>
                  <module name="AxiStream2MatStream_2_s" instName="AxiStream2MatStream_2_U0" type="DataflowHS">
                    <rtlPort name="last_blk_width" object="last_blk_width" protocol="ap_none"/>
                    <module name="AxiStream2MatStream_2_Pipeline_MMIterInLoopRow" instName="grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_62" type="NonDataflowHS">
                      <rtlPort name="bound" object="bound" protocol="ap_none"/>
                      <rtlPort name="sext_ln1075" object="sext_ln1075" protocol="ap_none"/>
                      <rtlPort name="cols_bound_per_npc_load" object="cols_bound_per_npc_load" protocol="ap_none"/>
                      <rtlPort name="sub" object="sub" protocol="ap_none"/>
                      <rtlPort name="last_blk_width_load" object="last_blk_width_load" protocol="ap_none"/>
                      <rtlPort name="sub3" object="sub3" protocol="ap_none"/>
                      <rtlPort name="add_ln1075" object="add_ln1075" protocol="ap_none"/>
                    </module>
                  </module>
                </module>
              </module>
            </module>
            <module name="fast_1_0_2160_3840_1_2_2_s" instName="fast_1_0_2160_3840_1_2_2_U0" type="DataflowHS">
              <module name="xFFastCornerDetection_0_2160_3840_0_1_2_2_1_12_1_s" instName="grp_xFFastCornerDetection_0_2160_3840_0_1_2_2_1_12_1_s_fu_54" type="DataflowHS">
                <rtlPort name="p_image_height" object="p_image_height" protocol="ap_none"/>
                <rtlPort name="p_image_width" object="p_image_width" protocol="ap_none"/>
                <rtlPort name="p_threshold" object="p_threshold" protocol="ap_none"/>
                <module name="xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3" instName="xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_U0" type="DataflowHS">
                  <rtlPort name="img_height" object="img_height" protocol="ap_none"/>
                  <rtlPort name="img_width" object="img_width" protocol="ap_none"/>
                  <rtlPort name="p_threshold" object="p_threshold" protocol="ap_none"/>
                  <module name="xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1" instName="grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242" type="NonDataflowHS"/>
                  <module name="xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2" instName="grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253" type="NonDataflowHS">
                    <rtlPort name="img_width" object="img_width" protocol="ap_none"/>
                    <rtlPort name="buf_V_8_d1" object="buf_V_8" protocol="ap_memory"/>
                    <rtlPort name="buf_V_7_d1" object="buf_V_7" protocol="ap_memory"/>
                    <rtlPort name="buf_V_6_d1" object="buf_V_6" protocol="ap_memory"/>
                    <rtlPort name="buf_V_5_d1" object="buf_V_5" protocol="ap_memory"/>
                    <rtlPort name="buf_V_4_d1" object="buf_V_4" protocol="ap_memory"/>
                    <rtlPort name="buf_V_3_d1" object="buf_V_3" protocol="ap_memory"/>
                    <rtlPort name="buf_V_d1" object="buf_V" protocol="ap_memory"/>
                    <rtlPort name="init_buf_cast" object="init_buf_cast" protocol="ap_none"/>
                  </module>
                  <module name="xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3" instName="grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268" type="NonDataflowHS">
                    <rtlPort name="img_width" object="img_width" protocol="ap_none"/>
                    <rtlPort name="buf_V_d1" object="buf_V" protocol="ap_memory"/>
                    <rtlPort name="buf_V_3_d1" object="buf_V_3" protocol="ap_memory"/>
                    <rtlPort name="buf_V_4_d1" object="buf_V_4" protocol="ap_memory"/>
                  </module>
                  <module name="xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop" instName="grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276" type="NonDataflowHS">
                    <rtlPort name="op2_assign" object="op2_assign" protocol="ap_none"/>
                    <rtlPort name="buf_V_8_q0" object="buf_V_8" protocol="ap_memory"/>
                    <rtlPort name="buf_V_8_d1" object="buf_V_8" protocol="ap_memory"/>
                    <rtlPort name="buf_V_q0" object="buf_V" protocol="ap_memory"/>
                    <rtlPort name="buf_V_d1" object="buf_V" protocol="ap_memory"/>
                    <rtlPort name="buf_V_3_q0" object="buf_V_3" protocol="ap_memory"/>
                    <rtlPort name="buf_V_3_d1" object="buf_V_3" protocol="ap_memory"/>
                    <rtlPort name="buf_V_4_q0" object="buf_V_4" protocol="ap_memory"/>
                    <rtlPort name="buf_V_4_d1" object="buf_V_4" protocol="ap_memory"/>
                    <rtlPort name="buf_V_5_q0" object="buf_V_5" protocol="ap_memory"/>
                    <rtlPort name="buf_V_5_d1" object="buf_V_5" protocol="ap_memory"/>
                    <rtlPort name="buf_V_6_q0" object="buf_V_6" protocol="ap_memory"/>
                    <rtlPort name="buf_V_6_d1" object="buf_V_6" protocol="ap_memory"/>
                    <rtlPort name="buf_V_7_q0" object="buf_V_7" protocol="ap_memory"/>
                    <rtlPort name="buf_V_7_d1" object="buf_V_7" protocol="ap_memory"/>
                    <rtlPort name="row_ind_V_24" object="row_ind_V_24" protocol="ap_none"/>
                    <rtlPort name="row_ind_V_25" object="row_ind_V_25" protocol="ap_none"/>
                    <rtlPort name="row_ind_V_26" object="row_ind_V_26" protocol="ap_none"/>
                    <rtlPort name="row_ind_V_27" object="row_ind_V_27" protocol="ap_none"/>
                    <rtlPort name="row_ind_V_28" object="row_ind_V_28" protocol="ap_none"/>
                    <rtlPort name="row_ind_V_29" object="row_ind_V_29" protocol="ap_none"/>
                    <rtlPort name="row_ind_V_30" object="row_ind_V_30" protocol="ap_none"/>
                    <rtlPort name="sub_i273_i_cast" object="sub_i273_i_cast" protocol="ap_none"/>
                    <rtlPort name="row_ind_V_24_cast" object="row_ind_V_24_cast" protocol="ap_none"/>
                    <rtlPort name="spec_select484" object="spec_select484" protocol="ap_none"/>
                    <rtlPort name="row_ind_V_25_cast" object="row_ind_V_25_cast" protocol="ap_none"/>
                    <rtlPort name="spec_select488" object="spec_select488" protocol="ap_none"/>
                    <rtlPort name="row_ind_V_26_cast" object="row_ind_V_26_cast" protocol="ap_none"/>
                    <rtlPort name="spec_select492" object="spec_select492" protocol="ap_none"/>
                    <rtlPort name="row_ind_V_27_cast" object="row_ind_V_27_cast" protocol="ap_none"/>
                    <rtlPort name="spec_select496" object="spec_select496" protocol="ap_none"/>
                    <rtlPort name="row_ind_V_28_cast" object="row_ind_V_28_cast" protocol="ap_none"/>
                    <rtlPort name="spec_select500" object="spec_select500" protocol="ap_none"/>
                    <rtlPort name="row_ind_V_29_cast" object="row_ind_V_29_cast" protocol="ap_none"/>
                    <rtlPort name="spec_select504" object="spec_select504" protocol="ap_none"/>
                    <rtlPort name="row_ind_V_30_cast" object="row_ind_V_30_cast" protocol="ap_none"/>
                    <rtlPort name="spec_select508" object="spec_select508" protocol="ap_none"/>
                    <rtlPort name="cmp_i_i73_i_not" object="cmp_i_i73_i_not" protocol="ap_none"/>
                    <rtlPort name="p_threshold_cast" object="p_threshold_cast" protocol="ap_none"/>
                    <rtlPort name="b0" object="b0" protocol="ap_none"/>
                    <rtlPort name="p_threshold" object="p_threshold" protocol="ap_none"/>
                    <rtlPort name="xor_ln435_1" object="xor_ln435_1" protocol="ap_none"/>
                    <rtlPort name="img_width" object="img_width" protocol="ap_none"/>
                    <rtlPort name="cmp_i_i49_i" object="cmp_i_i49_i" protocol="ap_none"/>
                    <rtlPort name="cmp_i_i381_i" object="cmp_i_i381_i" protocol="ap_none"/>
                  </module>
                </module>
                <module name="xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4" instName="xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_U0" type="DataflowHS">
                  <module name="xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_876_1" instName="grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_876_1_fu_136" type="NonDataflowHS"/>
                  <module name="xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2" instName="grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143" type="NonDataflowHS">
                    <rtlPort name="img_width_load" object="img_width_load" protocol="ap_none"/>
                    <rtlPort name="buf_V_2_d1" object="buf_V_2" protocol="ap_memory"/>
                    <rtlPort name="buf_V_1_d1" object="buf_V_1" protocol="ap_memory"/>
                    <rtlPort name="buf_V_d1" object="buf_V" protocol="ap_memory"/>
                    <rtlPort name="init_buf_cast" object="init_buf_cast" protocol="ap_none"/>
                  </module>
                  <module name="xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3" instName="grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154" type="NonDataflowHS">
                    <rtlPort name="img_width_load" object="img_width_load" protocol="ap_none"/>
                    <rtlPort name="buf_V_q0" object="buf_V" protocol="ap_memory"/>
                    <rtlPort name="buf_V_d1" object="buf_V" protocol="ap_memory"/>
                    <rtlPort name="buf_V_1_q0" object="buf_V_1" protocol="ap_memory"/>
                    <rtlPort name="buf_V_2_q0" object="buf_V_2" protocol="ap_memory"/>
                    <rtlPort name="row_ind_V_1_cast" object="row_ind_V_1_cast" protocol="ap_none"/>
                  </module>
                  <module name="xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop" instName="grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163" type="NonDataflowHS">
                    <rtlPort name="img_width_load" object="img_width_load" protocol="ap_none"/>
                    <rtlPort name="buf_V_2_q0" object="buf_V_2" protocol="ap_memory"/>
                    <rtlPort name="buf_V_2_d1" object="buf_V_2" protocol="ap_memory"/>
                    <rtlPort name="buf_V_q0" object="buf_V" protocol="ap_memory"/>
                    <rtlPort name="buf_V_d1" object="buf_V" protocol="ap_memory"/>
                    <rtlPort name="buf_V_1_q0" object="buf_V_1" protocol="ap_memory"/>
                    <rtlPort name="buf_V_1_d1" object="buf_V_1" protocol="ap_memory"/>
                    <rtlPort name="row_ind_V_7" object="row_ind_V_7" protocol="ap_none"/>
                    <rtlPort name="row_ind_V_8" object="row_ind_V_8" protocol="ap_none"/>
                    <rtlPort name="row_ind_V_9" object="row_ind_V_9" protocol="ap_none"/>
                    <rtlPort name="sub_i214_i_cast" object="sub_i214_i_cast" protocol="ap_none"/>
                    <rtlPort name="row_ind_V_7_cast" object="row_ind_V_7_cast" protocol="ap_none"/>
                    <rtlPort name="spec_select51" object="spec_select51" protocol="ap_none"/>
                    <rtlPort name="row_ind_V_8_cast" object="row_ind_V_8_cast" protocol="ap_none"/>
                    <rtlPort name="spec_select55" object="spec_select55" protocol="ap_none"/>
                    <rtlPort name="row_ind_V_9_cast" object="row_ind_V_9_cast" protocol="ap_none"/>
                    <rtlPort name="spec_select59" object="spec_select59" protocol="ap_none"/>
                    <rtlPort name="cmp_i_i322_i" object="cmp_i_i322_i" protocol="ap_none"/>
                  </module>
                </module>
              </module>
            </module>
            <module name="xfMat2Array_8_0_2160_3840_1_2_1_s" instName="xfMat2Array_8_0_2160_3840_1_2_1_U0" type="DataflowHS">
              <rtlPort name="p_read" object="p_read" protocol="ap_none"/>
              <rtlPort name="p_read1" object="p_read1" protocol="ap_none"/>
              <rtlPort name="m_axi_gmem1_AWVALID" object="gmem1" protocol="m_axi"/>
              <module name="Mat2Axi" instName="grp_Mat2Axi_fu_62" type="DataflowHS">
                <rtlPort name="m_axi_gmem1_AWVALID" object="gmem1" protocol="m_axi"/>
                <rtlPort name="dout" object="dout" protocol="ap_none"/>
                <rtlPort name="rows" object="rows" protocol="ap_none"/>
                <rtlPort name="cols" object="cols" protocol="ap_none"/>
                <module name="addrbound" instName="addrbound_U0" type="DataflowHS">
                  <rtlPort name="p_channel" object="p_channel" protocol="ap_none"/>
                  <rtlPort name="rows" object="rows" protocol="ap_none"/>
                  <rtlPort name="cols" object="cols" protocol="ap_none"/>
                </module>
                <module name="Mat2AxiStream" instName="Mat2AxiStream_U0" type="DataflowHS">
                  <rtlPort name="rows" object="rows" protocol="ap_none"/>
                  <rtlPort name="cols" object="cols" protocol="ap_none"/>
                  <module name="entry_proc" instName="entry_proc_U0" type="DataflowHS">
                    <rtlPort name="rows" object="rows" protocol="ap_none"/>
                    <rtlPort name="cols" object="cols" protocol="ap_none"/>
                  </module>
                  <module name="last_blk_pxl_width_1" instName="last_blk_pxl_width_1_U0" type="DataflowHS">
                    <rtlPort name="return_r" object="return_r" protocol="ap_none"/>
                  </module>
                  <module name="MatStream2AxiStream_2_s" instName="MatStream2AxiStream_2_U0" type="DataflowHS">
                    <rtlPort name="last_blk_width" object="last_blk_width" protocol="ap_none"/>
                    <module name="MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol" instName="grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79" type="NonDataflowHS">
                      <rtlPort name="bound" object="bound" protocol="ap_none"/>
                      <rtlPort name="strideBased_cols_bound_per_npc_V" object="strideBased_cols_bound_per_npc_V" protocol="ap_none"/>
                      <rtlPort name="op2_assign" object="op2_assign" protocol="ap_none"/>
                      <rtlPort name="last_blk_width_load" object="last_blk_width_load" protocol="ap_none"/>
                      <rtlPort name="cols_bound_per_npc_load" object="cols_bound_per_npc_load" protocol="ap_none"/>
                    </module>
                  </module>
                </module>
                <module name="entry_proc8" instName="entry_proc8_U0" type="DataflowHS">
                  <rtlPort name="dout" object="dout" protocol="ap_none"/>
                </module>
                <module name="Mat2Axi_Block_entry24_proc" instName="Mat2Axi_Block_entry24_proc_U0" type="DataflowHS">
                  <rtlPort name="axibound_V_1" object="axibound_V_1" protocol="ap_none"/>
                </module>
                <module name="AxiStream2Axi" instName="AxiStream2Axi_U0" type="DataflowHS">
                  <rtlPort name="m_axi_gmem1_AWVALID" object="gmem1" protocol="m_axi"/>
                  <rtlPort name="p_read" object="p_read" protocol="ap_none"/>
                  <module name="AxiStream2Axi_Pipeline_MMIterOutLoop2" instName="grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67" type="NonDataflowHS">
                    <rtlPort name="m_axi_gmem1_AWVALID" object="gmem1" protocol="m_axi"/>
                    <rtlPort name="dout_load" object="dout_load" protocol="ap_none"/>
                    <rtlPort name="p_read" object="p_read" protocol="ap_none"/>
                  </module>
                </module>
              </module>
            </module>
          </module>
          <port name="M_AXI_GMEM0" mode="master" range="0xFFFFFFFF" dataWidth="8" portType="addressable" base="0x0"/>
          <port name="M_AXI_GMEM1" mode="master" range="0xFFFFFFFF" dataWidth="8" portType="addressable" base="0x0"/>
          <port name="S_AXI_CONTROL" mode="slave" range="0x40" dataWidth="32" portType="addressable" base="0x0"/>
          <arg name="img_in" addressQualifier="1" id="0" port="M_AXI_GMEM0" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="threshold" addressQualifier="0" id="1" port="S_AXI_CONTROL" size="0x4" offset="0x1C" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
          <arg name="img_out" addressQualifier="1" id="2" port="M_AXI_GMEM1" size="0x8" offset="0x24" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="rows" addressQualifier="0" id="3" port="S_AXI_CONTROL" size="0x4" offset="0x30" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="cols" addressQualifier="0" id="4" port="S_AXI_CONTROL" size="0x4" offset="0x38" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <compileWorkGroupSize x="1" y="1" z="1"/>
          <maxWorkGroupSize x="1" y="1" z="1"/>
          <string_table/>
          <instance name="fast_accel_1">
            <addrRemap base="0x0" range="0x0" port="none"/>
          </instance>
          <FIFOInformation>
            <FIFOInst>
              <Name>ldata_U</Name>
              <ParentInst>grp_Axi2Mat_fu_84</ParentInst>
              <StaticDepth>2</StaticDepth>
              <RuntimeDepth>mOutPtr</RuntimeDepth>
              <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
              </InterfaceList>
            </FIFOInst>
            <FIFOInst>
              <Name>p_dst_data_U</Name>
              <ParentInst>grp_xFFastCornerDetection_0_2160_3840_0_1_2_2_1_12_1_s_fu_54</ParentInst>
              <StaticDepth>2</StaticDepth>
              <RuntimeDepth>mOutPtr</RuntimeDepth>
              <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
              </InterfaceList>
            </FIFOInst>
            <FIFOInst>
              <Name>ldata_U</Name>
              <ParentInst>grp_Mat2Axi_fu_62</ParentInst>
              <StaticDepth>2</StaticDepth>
              <RuntimeDepth>mOutPtr</RuntimeDepth>
              <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
              </InterfaceList>
            </FIFOInst>
            <FIFOInst>
              <Name>imgInput_data_U</Name>
              <ParentInst/>
              <StaticDepth>2</StaticDepth>
              <RuntimeDepth>mOutPtr</RuntimeDepth>
              <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
              </InterfaceList>
            </FIFOInst>
            <FIFOInst>
              <Name>imgOutput_data_U</Name>
              <ParentInst/>
              <StaticDepth>2</StaticDepth>
              <RuntimeDepth>mOutPtr</RuntimeDepth>
              <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
              </InterfaceList>
            </FIFOInst>
          </FIFOInformation>
        </kernel>
        <kernel name="sobel_accel" language="c" vlnv="xilinx.com:hls:sobel_accel:1.0" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" interrupt="true" hwControlProtocol="ap_ctrl_chain" countedAutoRestart="0" deadlockDetection="local" mailbox="none" swReset="false">
          <module name="sobel_accel">
            <module name="entry_proc11" instName="entry_proc11_U0" type="DataflowHS">
              <rtlPort name="img_out1" object="img_out1" protocol="ap_none"/>
              <rtlPort name="img_out2" object="img_out2" protocol="ap_none"/>
            </module>
            <module name="Block_entry1_proc" instName="Block_entry1_proc_U0" type="DataflowHS">
              <rtlPort name="rows" object="rows" protocol="ap_none"/>
              <rtlPort name="cols" object="cols" protocol="ap_none"/>
            </module>
            <module name="Array2xfMat_256_0_2160_3840_1_2_s" instName="Array2xfMat_256_0_2160_3840_1_2_U0" type="DataflowHS">
              <rtlPort name="m_axi_gmem1_AWVALID" object="gmem1" protocol="m_axi"/>
              <rtlPort name="srcPtr" object="srcPtr" protocol="ap_none"/>
              <rtlPort name="p_read" object="p_read" protocol="ap_none"/>
              <rtlPort name="p_read1" object="p_read1" protocol="ap_none"/>
              <module name="Axi2Mat" instName="grp_Axi2Mat_fu_84" type="DataflowHS">
                <rtlPort name="m_axi_gmem1_AWVALID" object="gmem1" protocol="m_axi"/>
                <rtlPort name="din" object="din" protocol="ap_none"/>
                <rtlPort name="rows" object="rows" protocol="ap_none"/>
                <rtlPort name="cols" object="cols" protocol="ap_none"/>
                <module name="Axi2AxiStream" instName="Axi2AxiStream_U0" type="DataflowHS">
                  <rtlPort name="m_axi_gmem1_AWVALID" object="gmem1" protocol="m_axi"/>
                  <rtlPort name="din" object="din" protocol="ap_none"/>
                  <rtlPort name="rows" object="rows" protocol="ap_none"/>
                  <rtlPort name="cols" object="cols" protocol="ap_none"/>
                  <module name="Axi2AxiStream_Pipeline_VITIS_LOOP_1022_1" instName="grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1022_1_fu_126" type="NonDataflowHS">
                    <rtlPort name="m_axi_gmem1_AWVALID" object="gmem1" protocol="m_axi"/>
                    <rtlPort name="sext_ln1022" object="sext_ln1022" protocol="ap_none"/>
                    <rtlPort name="cols_addrbound_V" object="cols_addrbound_V" protocol="ap_none"/>
                  </module>
                </module>
                <module name="AxiStream2Mat" instName="AxiStream2Mat_U0" type="DataflowHS">
                  <module name="entry_proc9" instName="entry_proc9_U0" type="DataflowHS"/>
                  <module name="last_blk_pxl_width" instName="last_blk_pxl_width_U0" type="DataflowHS">
                    <rtlPort name="return_r" object="return_r" protocol="ap_none"/>
                  </module>
                  <module name="AxiStream2MatStream_2_s" instName="AxiStream2MatStream_2_U0" type="DataflowHS">
                    <rtlPort name="last_blk_width" object="last_blk_width" protocol="ap_none"/>
                    <module name="AxiStream2MatStream_2_Pipeline_MMIterInLoopRow" instName="grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_62" type="NonDataflowHS">
                      <rtlPort name="bound" object="bound" protocol="ap_none"/>
                      <rtlPort name="sext_ln1075" object="sext_ln1075" protocol="ap_none"/>
                      <rtlPort name="cols_bound_per_npc_load" object="cols_bound_per_npc_load" protocol="ap_none"/>
                      <rtlPort name="sub" object="sub" protocol="ap_none"/>
                      <rtlPort name="last_blk_width_load" object="last_blk_width_load" protocol="ap_none"/>
                      <rtlPort name="sub3" object="sub3" protocol="ap_none"/>
                      <rtlPort name="add_ln1075" object="add_ln1075" protocol="ap_none"/>
                    </module>
                  </module>
                </module>
              </module>
            </module>
            <module name="Sobel_0_3_0_0_2160_3840_1_false_2_2_2_s" instName="Sobel_0_3_0_0_2160_3840_1_false_2_2_2_U0" type="DataflowHS">
              <module name="xFSobelFilter3x3_0_0_2160_3840_1_0_0_1_2_2_2_1_1_3840_false_s" instName="grp_xFSobelFilter3x3_0_0_2160_3840_1_0_0_1_2_2_2_1_1_3840_false_s_fu_46" type="NonDataflowHS">
                <rtlPort name="img_height" object="img_height" protocol="ap_none"/>
                <rtlPort name="img_width" object="img_width" protocol="ap_none"/>
                <module name="xFSobelFilter3x3_Pipeline_Clear_Row_Loop" instName="grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_148" type="NonDataflowHS">
                  <rtlPort name="img_width" object="img_width" protocol="ap_none"/>
                  <rtlPort name="buf_V_1_d1" object="buf_V_1" protocol="ap_memory"/>
                  <rtlPort name="buf_V_d1" object="buf_V" protocol="ap_memory"/>
                </module>
                <module name="xFSobelFilter3x3_Pipeline_Col_Loop" instName="grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_157" type="NonDataflowHS">
                  <rtlPort name="img_width" object="img_width" protocol="ap_none"/>
                  <rtlPort name="tp_V" object="tp_V" protocol="ap_none"/>
                  <rtlPort name="mid_V" object="mid_V" protocol="ap_none"/>
                  <rtlPort name="bottom_V" object="bottom_V" protocol="ap_none"/>
                  <rtlPort name="row_ind_V_cast" object="row_ind_V_cast" protocol="ap_none"/>
                  <rtlPort name="buf_V_2_q0" object="buf_V_2" protocol="ap_memory"/>
                  <rtlPort name="buf_V_2_d1" object="buf_V_2" protocol="ap_memory"/>
                  <rtlPort name="buf_V_1_q0" object="buf_V_1" protocol="ap_memory"/>
                  <rtlPort name="buf_V_1_d1" object="buf_V_1" protocol="ap_memory"/>
                  <rtlPort name="buf_V_q0" object="buf_V" protocol="ap_memory"/>
                  <rtlPort name="buf_V_d1" object="buf_V" protocol="ap_memory"/>
                  <rtlPort name="cmp_i_i603_i" object="cmp_i_i603_i" protocol="ap_none"/>
                  <module name="xFSobel3x3_1_1_0_0_s" instName="call_ret_xFSobel3x3_1_1_0_0_s_fu_268">
                    <rtlPort name="p_read2" object="p_read2" protocol="ap_none"/>
                    <rtlPort name="p_read5" object="p_read5" protocol="ap_none"/>
                    <rtlPort name="p_read6" object="p_read6" protocol="ap_none"/>
                    <rtlPort name="p_read7" object="p_read7" protocol="ap_none"/>
                    <rtlPort name="p_read8" object="p_read8" protocol="ap_none"/>
                    <rtlPort name="p_read9" object="p_read9" protocol="ap_none"/>
                    <rtlPort name="p_read10" object="p_read10" protocol="ap_none"/>
                    <rtlPort name="p_read11" object="p_read11" protocol="ap_none"/>
                    <module name="xFGradientX3x3_0_0_s" instName="tmp_V_xFGradientX3x3_0_0_s_fu_72">
                      <rtlPort name="t0" object="t0" protocol="ap_none"/>
                      <rtlPort name="t2" object="t2" protocol="ap_none"/>
                      <rtlPort name="m0" object="m0" protocol="ap_none"/>
                      <rtlPort name="m2" object="m2" protocol="ap_none"/>
                      <rtlPort name="b0" object="b0" protocol="ap_none"/>
                      <rtlPort name="b2" object="b2" protocol="ap_none"/>
                    </module>
                    <module name="xFGradientY3x3_0_0_s" instName="tmp_V_1_xFGradientY3x3_0_0_s_fu_88">
                      <rtlPort name="t0" object="t0" protocol="ap_none"/>
                      <rtlPort name="t1" object="t1" protocol="ap_none"/>
                      <rtlPort name="t2" object="t2" protocol="ap_none"/>
                      <rtlPort name="b0" object="b0" protocol="ap_none"/>
                      <rtlPort name="b1" object="b1" protocol="ap_none"/>
                      <rtlPort name="b2" object="b2" protocol="ap_none"/>
                    </module>
                  </module>
                </module>
                <module name="xFGradientX3x3_0_0_s" instName="ref_tmp_xFGradientX3x3_0_0_s_fu_181">
                  <rtlPort name="t0" object="t0" protocol="ap_none"/>
                  <rtlPort name="t2" object="t2" protocol="ap_none"/>
                  <rtlPort name="m0" object="m0" protocol="ap_none"/>
                  <rtlPort name="m2" object="m2" protocol="ap_none"/>
                  <rtlPort name="b0" object="b0" protocol="ap_none"/>
                  <rtlPort name="b2" object="b2" protocol="ap_none"/>
                </module>
                <module name="xFGradientY3x3_0_0_s" instName="ref_tmp1_xFGradientY3x3_0_0_s_fu_195">
                  <rtlPort name="t0" object="t0" protocol="ap_none"/>
                  <rtlPort name="t1" object="t1" protocol="ap_none"/>
                  <rtlPort name="t2" object="t2" protocol="ap_none"/>
                  <rtlPort name="b0" object="b0" protocol="ap_none"/>
                  <rtlPort name="b1" object="b1" protocol="ap_none"/>
                  <rtlPort name="b2" object="b2" protocol="ap_none"/>
                </module>
              </module>
            </module>
            <module name="xfMat2Array_256_0_2160_3840_1_2_1_s" instName="xfMat2Array_256_0_2160_3840_1_2_1_U0" type="DataflowHS">
              <rtlPort name="p_read" object="p_read" protocol="ap_none"/>
              <rtlPort name="p_read1" object="p_read1" protocol="ap_none"/>
              <rtlPort name="m_axi_gmem2_AWVALID" object="gmem2" protocol="m_axi"/>
              <module name="Mat2Axi" instName="grp_Mat2Axi_fu_62" type="DataflowHS">
                <rtlPort name="m_axi_gmem3_AWVALID" object="gmem3" protocol="m_axi"/>
                <rtlPort name="dout" object="dout" protocol="ap_none"/>
                <rtlPort name="rows" object="rows" protocol="ap_none"/>
                <rtlPort name="cols" object="cols" protocol="ap_none"/>
                <module name="addrbound" instName="addrbound_U0" type="DataflowHS">
                  <rtlPort name="p_channel" object="p_channel" protocol="ap_none"/>
                  <rtlPort name="rows" object="rows" protocol="ap_none"/>
                  <rtlPort name="cols" object="cols" protocol="ap_none"/>
                </module>
                <module name="Mat2AxiStream" instName="Mat2AxiStream_U0" type="DataflowHS">
                  <rtlPort name="rows" object="rows" protocol="ap_none"/>
                  <rtlPort name="cols" object="cols" protocol="ap_none"/>
                  <module name="entry_proc" instName="entry_proc_U0" type="DataflowHS">
                    <rtlPort name="rows" object="rows" protocol="ap_none"/>
                    <rtlPort name="cols" object="cols" protocol="ap_none"/>
                  </module>
                  <module name="last_blk_pxl_width_1" instName="last_blk_pxl_width_1_U0" type="DataflowHS">
                    <rtlPort name="return_r" object="return_r" protocol="ap_none"/>
                  </module>
                  <module name="MatStream2AxiStream_2_s" instName="MatStream2AxiStream_2_U0" type="DataflowHS">
                    <rtlPort name="last_blk_width" object="last_blk_width" protocol="ap_none"/>
                    <module name="MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol" instName="grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79" type="NonDataflowHS">
                      <rtlPort name="bound" object="bound" protocol="ap_none"/>
                      <rtlPort name="strideBased_cols_bound_per_npc_V" object="strideBased_cols_bound_per_npc_V" protocol="ap_none"/>
                      <rtlPort name="op2_assign" object="op2_assign" protocol="ap_none"/>
                      <rtlPort name="last_blk_width_load" object="last_blk_width_load" protocol="ap_none"/>
                      <rtlPort name="cols_bound_per_npc_load" object="cols_bound_per_npc_load" protocol="ap_none"/>
                    </module>
                  </module>
                </module>
                <module name="entry_proc10" instName="entry_proc10_U0" type="DataflowHS">
                  <rtlPort name="dout" object="dout" protocol="ap_none"/>
                </module>
                <module name="Mat2Axi_Block_entry24_proc" instName="Mat2Axi_Block_entry24_proc_U0" type="DataflowHS">
                  <rtlPort name="axibound_V_1" object="axibound_V_1" protocol="ap_none"/>
                </module>
                <module name="AxiStream2Axi" instName="AxiStream2Axi_U0" type="DataflowHS">
                  <rtlPort name="m_axi_gmem2_AWVALID" object="gmem3" protocol="m_axi"/>
                  <rtlPort name="p_read" object="p_read" protocol="ap_none"/>
                  <module name="AxiStream2Axi_Pipeline_MMIterOutLoop2" instName="grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_73" type="NonDataflowHS">
                    <rtlPort name="m_axi_gmem2_AWVALID" object="gmem3" protocol="m_axi"/>
                    <rtlPort name="sext_ln1380" object="sext_ln1380" protocol="ap_none"/>
                    <rtlPort name="p_read" object="p_read" protocol="ap_none"/>
                  </module>
                </module>
              </module>
            </module>
            <module name="xfMat2Array_256_0_2160_3840_1_2_1_2" instName="xfMat2Array_256_0_2160_3840_1_2_1_2_U0" type="DataflowHS">
              <rtlPort name="p_read" object="p_read" protocol="ap_none"/>
              <rtlPort name="p_read1" object="p_read1" protocol="ap_none"/>
              <rtlPort name="m_axi_gmem3_AWVALID" object="gmem3" protocol="m_axi"/>
              <module name="Mat2Axi" instName="grp_Mat2Axi_fu_62" type="DataflowHS">
                <rtlPort name="m_axi_gmem3_AWVALID" object="gmem3" protocol="m_axi"/>
                <rtlPort name="dout" object="dout" protocol="ap_none"/>
                <rtlPort name="rows" object="rows" protocol="ap_none"/>
                <rtlPort name="cols" object="cols" protocol="ap_none"/>
                <module name="addrbound" instName="addrbound_U0" type="DataflowHS">
                  <rtlPort name="p_channel" object="p_channel" protocol="ap_none"/>
                  <rtlPort name="rows" object="rows" protocol="ap_none"/>
                  <rtlPort name="cols" object="cols" protocol="ap_none"/>
                </module>
                <module name="Mat2AxiStream" instName="Mat2AxiStream_U0" type="DataflowHS">
                  <rtlPort name="rows" object="rows" protocol="ap_none"/>
                  <rtlPort name="cols" object="cols" protocol="ap_none"/>
                  <module name="entry_proc" instName="entry_proc_U0" type="DataflowHS">
                    <rtlPort name="rows" object="rows" protocol="ap_none"/>
                    <rtlPort name="cols" object="cols" protocol="ap_none"/>
                  </module>
                  <module name="last_blk_pxl_width_1" instName="last_blk_pxl_width_1_U0" type="DataflowHS">
                    <rtlPort name="return_r" object="return_r" protocol="ap_none"/>
                  </module>
                  <module name="MatStream2AxiStream_2_s" instName="MatStream2AxiStream_2_U0" type="DataflowHS">
                    <rtlPort name="last_blk_width" object="last_blk_width" protocol="ap_none"/>
                    <module name="MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol" instName="grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79" type="NonDataflowHS">
                      <rtlPort name="bound" object="bound" protocol="ap_none"/>
                      <rtlPort name="strideBased_cols_bound_per_npc_V" object="strideBased_cols_bound_per_npc_V" protocol="ap_none"/>
                      <rtlPort name="op2_assign" object="op2_assign" protocol="ap_none"/>
                      <rtlPort name="last_blk_width_load" object="last_blk_width_load" protocol="ap_none"/>
                      <rtlPort name="cols_bound_per_npc_load" object="cols_bound_per_npc_load" protocol="ap_none"/>
                    </module>
                  </module>
                </module>
                <module name="entry_proc10" instName="entry_proc10_U0" type="DataflowHS">
                  <rtlPort name="dout" object="dout" protocol="ap_none"/>
                </module>
                <module name="Mat2Axi_Block_entry24_proc" instName="Mat2Axi_Block_entry24_proc_U0" type="DataflowHS">
                  <rtlPort name="axibound_V_1" object="axibound_V_1" protocol="ap_none"/>
                </module>
                <module name="AxiStream2Axi" instName="AxiStream2Axi_U0" type="DataflowHS">
                  <rtlPort name="m_axi_gmem2_AWVALID" object="gmem3" protocol="m_axi"/>
                  <rtlPort name="p_read" object="p_read" protocol="ap_none"/>
                  <module name="AxiStream2Axi_Pipeline_MMIterOutLoop2" instName="grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_73" type="NonDataflowHS">
                    <rtlPort name="m_axi_gmem2_AWVALID" object="gmem3" protocol="m_axi"/>
                    <rtlPort name="sext_ln1380" object="sext_ln1380" protocol="ap_none"/>
                    <rtlPort name="p_read" object="p_read" protocol="ap_none"/>
                  </module>
                </module>
              </module>
            </module>
          </module>
          <port name="M_AXI_GMEM1" mode="master" range="0xFFFFFFFF" dataWidth="256" portType="addressable" base="0x0"/>
          <port name="M_AXI_GMEM2" mode="master" range="0xFFFFFFFF" dataWidth="256" portType="addressable" base="0x0"/>
          <port name="M_AXI_GMEM3" mode="master" range="0xFFFFFFFF" dataWidth="256" portType="addressable" base="0x0"/>
          <port name="S_AXI_CONTROL" mode="slave" range="0x44" dataWidth="32" portType="addressable" base="0x0"/>
          <arg name="img_inp" addressQualifier="1" id="0" port="M_AXI_GMEM1" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="img_out1" addressQualifier="1" id="1" port="M_AXI_GMEM2" size="0x8" offset="0x1C" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="img_out2" addressQualifier="1" id="2" port="M_AXI_GMEM3" size="0x8" offset="0x28" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="rows" addressQualifier="0" id="3" port="S_AXI_CONTROL" size="0x4" offset="0x34" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="cols" addressQualifier="0" id="4" port="S_AXI_CONTROL" size="0x4" offset="0x3C" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <compileWorkGroupSize x="1" y="1" z="1"/>
          <maxWorkGroupSize x="1" y="1" z="1"/>
          <string_table/>
          <instance name="sobel_accel_1">
            <addrRemap base="0x0" range="0x0" port="none"/>
          </instance>
          <FIFOInformation>
            <FIFOInst>
              <Name>ldata_U</Name>
              <ParentInst>grp_Axi2Mat_fu_84</ParentInst>
              <StaticDepth>2</StaticDepth>
              <RuntimeDepth>mOutPtr</RuntimeDepth>
              <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
              </InterfaceList>
            </FIFOInst>
            <FIFOInst>
              <Name>ldata_U</Name>
              <ParentInst>grp_Mat2Axi_fu_62</ParentInst>
              <StaticDepth>2</StaticDepth>
              <RuntimeDepth>mOutPtr</RuntimeDepth>
              <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
              </InterfaceList>
            </FIFOInst>
            <FIFOInst>
              <Name>ldata_U</Name>
              <ParentInst>grp_Mat2Axi_fu_62</ParentInst>
              <StaticDepth>2</StaticDepth>
              <RuntimeDepth>mOutPtr</RuntimeDepth>
              <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
              </InterfaceList>
            </FIFOInst>
            <FIFOInst>
              <Name>in_mat_data_U</Name>
              <ParentInst/>
              <StaticDepth>2</StaticDepth>
              <RuntimeDepth>mOutPtr</RuntimeDepth>
              <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
              </InterfaceList>
            </FIFOInst>
            <FIFOInst>
              <Name>p_dstgx_data_U</Name>
              <ParentInst/>
              <StaticDepth>2</StaticDepth>
              <RuntimeDepth>mOutPtr</RuntimeDepth>
              <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
              </InterfaceList>
            </FIFOInst>
            <FIFOInst>
              <Name>p_dstgy_data_U</Name>
              <ParentInst/>
              <StaticDepth>2</StaticDepth>
              <RuntimeDepth>mOutPtr</RuntimeDepth>
              <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
              </InterfaceList>
            </FIFOInst>
          </FIFOInformation>
        </kernel>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="interconnect_axilite_M01_AXI" dstType="kernel" dstInst="remap_accel_1" dstPort="S_AXI_CONTROL"/>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="ps_e_S_AXI_HP0_FPD" dstType="kernel" dstInst="remap_accel_1" dstPort="M_AXI_GMEM0"/>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="ps_e_S_AXI_HP0_FPD" dstType="kernel" dstInst="remap_accel_1" dstPort="M_AXI_GMEM1"/>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="ps_e_S_AXI_HP0_FPD" dstType="kernel" dstInst="remap_accel_1" dstPort="M_AXI_GMEM2"/>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="ps_e_S_AXI_HP0_FPD" dstType="kernel" dstInst="remap_accel_1" dstPort="M_AXI_GMEM3"/>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="interconnect_axilite_M01_AXI" dstType="kernel" dstInst="canny_accel_1" dstPort="S_AXI_CONTROL"/>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="ps_e_S_AXI_HP0_FPD" dstType="kernel" dstInst="canny_accel_1" dstPort="M_AXI_GMEM1"/>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="ps_e_S_AXI_HP0_FPD" dstType="kernel" dstInst="canny_accel_1" dstPort="M_AXI_GMEM2"/>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="interconnect_axilite_M01_AXI" dstType="kernel" dstInst="sobel_accel_1" dstPort="S_AXI_CONTROL"/>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="ps_e_S_AXI_HP0_FPD" dstType="kernel" dstInst="sobel_accel_1" dstPort="M_AXI_GMEM1"/>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="ps_e_S_AXI_HP0_FPD" dstType="kernel" dstInst="sobel_accel_1" dstPort="M_AXI_GMEM2"/>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="ps_e_S_AXI_HP0_FPD" dstType="kernel" dstInst="sobel_accel_1" dstPort="M_AXI_GMEM3"/>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="interconnect_axilite_M01_AXI" dstType="kernel" dstInst="threshold_accel_1" dstPort="S_AXI_CONTROL"/>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="ps_e_S_AXI_HP0_FPD" dstType="kernel" dstInst="threshold_accel_1" dstPort="M_AXI_GMEM1"/>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="ps_e_S_AXI_HP0_FPD" dstType="kernel" dstInst="threshold_accel_1" dstPort="M_AXI_GMEM2"/>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="interconnect_axilite_M01_AXI" dstType="kernel" dstInst="gaussian_filter_accel_1" dstPort="S_AXI_CONTROL"/>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="ps_e_S_AXI_HP0_FPD" dstType="kernel" dstInst="gaussian_filter_accel_1" dstPort="M_AXI_GMEM1"/>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="ps_e_S_AXI_HP0_FPD" dstType="kernel" dstInst="gaussian_filter_accel_1" dstPort="M_AXI_GMEM2"/>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="interconnect_axilite_M01_AXI" dstType="kernel" dstInst="image_thresholding_kernel00_1" dstPort="S_AXI_CONTROL"/>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="ps_e_S_AXI_HP0_FPD" dstType="kernel" dstInst="image_thresholding_kernel00_1" dstPort="M_AXI_GMEM"/>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="interconnect_axilite_M01_AXI" dstType="kernel" dstInst="image_thresholding_kernel01_1" dstPort="S_AXI_CONTROL"/>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="ps_e_S_AXI_HP0_FPD" dstType="kernel" dstInst="image_thresholding_kernel01_1" dstPort="M_AXI_GMEM0"/>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="ps_e_S_AXI_HP0_FPD" dstType="kernel" dstInst="image_thresholding_kernel01_1" dstPort="M_AXI_GMEM1"/>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="interconnect_axilite_M01_AXI" dstType="kernel" dstInst="fast_accel_1" dstPort="S_AXI_CONTROL"/>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="ps_e_S_AXI_HP1_FPD" dstType="kernel" dstInst="fast_accel_1" dstPort="M_AXI_GMEM0"/>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="ps_e_S_AXI_HP1_FPD" dstType="kernel" dstInst="fast_accel_1" dstPort="M_AXI_GMEM1"/>
      </core>
    </device>
  </platform>
</project>
