// Seed: 3285627044
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    .id_8(id_5),
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  initial id_6 = id_5;
  wire id_9;
  assign id_1 = id_7;
  assign id_1 = -1;
  wire id_10;
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    input wor id_0
);
  assign id_2 = (id_2);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_2,
      id_3,
      id_2,
      id_3
  );
  integer id_4;
endmodule
