{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701605550387 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701605550387 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  3 09:12:30 2023 " "Processing started: Sun Dec  3 09:12:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701605550387 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605550387 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605550388 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "RAM.qip " "Tcl Script File RAM.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE RAM.qip " "set_global_assignment -name QIP_FILE RAM.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1701605550422 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1701605550422 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701605550493 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701605550493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Stack.v 1 1 " "Found 1 design units, including 1 entities, in source file Stack.v" { { "Info" "ISGN_ENTITY_NAME" "1 Stack " "Found entity 1: Stack" {  } { { "Stack.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/Stack.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701605554583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Processador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Processador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Processador " "Found entity 1: Processador" {  } { { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701605554583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Definitions.v 0 0 " "Found 0 design units, including 0 entities, in source file Definitions.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701605554584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionsROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file InstructionsROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructionsrom-SYN " "Found design unit 1: instructionsrom-SYN" {  } { { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701605554835 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionsROM " "Found entity 1: InstructionsROM" {  } { { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701605554835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPURegisters.v 1 1 " "Found 1 design units, including 1 entities, in source file CPURegisters.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPURegisters " "Found entity 1: CPURegisters" {  } { { "CPURegisters.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPURegisters.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701605554835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPUControl.v 1 1 " "Found 1 design units, including 1 entities, in source file CPUControl.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPUControl " "Found entity 1: CPUControl" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701605554836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ValuesRAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ValuesRAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 valuesram-SYN " "Found design unit 1: valuesram-SYN" {  } { { "ValuesRAM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/ValuesRAM.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701605554837 ""} { "Info" "ISGN_ENTITY_NAME" "1 ValuesRAM " "Found entity 1: ValuesRAM" {  } { { "ValuesRAM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/ValuesRAM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701605554837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554837 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processador " "Elaborating entity \"Processador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701605554880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst2 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst2\"" {  } { { "Processador.bdf" "inst2" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { 328 224 416 440 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701605554884 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "carryOut ALU.v(13) " "Verilog HDL Always Construct warning at ALU.v(13): inferring latch(es) for variable \"carryOut\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/ALU.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701605554884 "|Processador|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carryOut ALU.v(13) " "Inferred latch for \"carryOut\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554884 "|Processador|ALU:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPURegisters CPURegisters:inst15 " "Elaborating entity \"CPURegisters\" for hierarchy \"CPURegisters:inst15\"" {  } { { "Processador.bdf" "inst15" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { 512 232 424 624 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701605554884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPUControl CPUControl:inst4 " "Elaborating entity \"CPUControl\" for hierarchy \"CPUControl:inst4\"" {  } { { "Processador.bdf" "inst4" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { 8 608 872 280 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701605554885 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bus_inst_data CPUControl.v(65) " "Verilog HDL Always Construct warning at CPUControl.v(65): variable \"bus_inst_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701605554886 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ir CPUControl.v(68) " "Verilog HDL Always Construct warning at CPUControl.v(68): variable \"ir\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701605554886 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "CPUControl.v(68) " "Verilog HDL Case Statement warning at CPUControl.v(68): incomplete case statement has no default case item" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 68 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1701605554886 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_from_stack CPUControl.v(138) " "Verilog HDL Always Construct warning at CPUControl.v(138): variable \"data_from_stack\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 138 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701605554886 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_from_stack CPUControl.v(144) " "Verilog HDL Always Construct warning at CPUControl.v(144): variable \"data_from_stack\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 144 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701605554886 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "two_register_instruction CPUControl.v(147) " "Verilog HDL Always Construct warning at CPUControl.v(147): variable \"two_register_instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 147 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701605554886 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ir CPUControl.v(148) " "Verilog HDL Always Construct warning at CPUControl.v(148): variable \"ir\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 148 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701605554886 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_from_stack CPUControl.v(159) " "Verilog HDL Always Construct warning at CPUControl.v(159): variable \"data_from_stack\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 159 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701605554886 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_from_stack CPUControl.v(166) " "Verilog HDL Always Construct warning at CPUControl.v(166): variable \"data_from_stack\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 166 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701605554886 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ir CPUControl.v(171) " "Verilog HDL Always Construct warning at CPUControl.v(171): variable \"ir\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 171 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701605554886 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ir CPUControl.v(175) " "Verilog HDL Always Construct warning at CPUControl.v(175): variable \"ir\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 175 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701605554886 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ir CPUControl.v(184) " "Verilog HDL Always Construct warning at CPUControl.v(184): variable \"ir\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 184 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701605554886 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bus_inst_data CPUControl.v(186) " "Verilog HDL Always Construct warning at CPUControl.v(186): variable \"bus_inst_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 186 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701605554886 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bus_inst_data CPUControl.v(190) " "Verilog HDL Always Construct warning at CPUControl.v(190): variable \"bus_inst_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 190 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701605554886 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp1 CPUControl.v(194) " "Verilog HDL Always Construct warning at CPUControl.v(194): variable \"temp1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 194 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701605554886 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "alu_result CPUControl.v(198) " "Verilog HDL Always Construct warning at CPUControl.v(198): variable \"alu_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 198 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701605554886 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bus_inst_data CPUControl.v(208) " "Verilog HDL Always Construct warning at CPUControl.v(208): variable \"bus_inst_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 208 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701605554886 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bus_inst_data CPUControl.v(223) " "Verilog HDL Always Construct warning at CPUControl.v(223): variable \"bus_inst_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 223 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701605554886 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp1 CPUControl.v(224) " "Verilog HDL Always Construct warning at CPUControl.v(224): variable \"temp1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 224 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701605554886 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ip CPUControl.v(240) " "Verilog HDL Always Construct warning at CPUControl.v(240): variable \"ip\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 240 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701605554886 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "future_state CPUControl.v(44) " "Verilog HDL Always Construct warning at CPUControl.v(44): inferring latch(es) for variable \"future_state\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701605554886 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ip CPUControl.v(44) " "Verilog HDL Always Construct warning at CPUControl.v(44): inferring latch(es) for variable \"ip\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701605554886 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_to_push CPUControl.v(44) " "Verilog HDL Always Construct warning at CPUControl.v(44): inferring latch(es) for variable \"data_to_push\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701605554886 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rst CPUControl.v(44) " "Verilog HDL Always Construct warning at CPUControl.v(44): inferring latch(es) for variable \"rst\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701605554886 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stack_clk CPUControl.v(44) " "Verilog HDL Always Construct warning at CPUControl.v(44): inferring latch(es) for variable \"stack_clk\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701605554886 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "values_ram_clk CPUControl.v(44) " "Verilog HDL Always Construct warning at CPUControl.v(44): inferring latch(es) for variable \"values_ram_clk\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701605554886 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inst_ram_clk CPUControl.v(44) " "Verilog HDL Always Construct warning at CPUControl.v(44): inferring latch(es) for variable \"inst_ram_clk\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701605554886 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_selector CPUControl.v(44) " "Verilog HDL Always Construct warning at CPUControl.v(44): inferring latch(es) for variable \"alu_selector\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701605554886 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_selector CPUControl.v(44) " "Verilog HDL Always Construct warning at CPUControl.v(44): inferring latch(es) for variable \"reg_selector\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701605554886 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pop CPUControl.v(44) " "Verilog HDL Always Construct warning at CPUControl.v(44): inferring latch(es) for variable \"pop\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701605554886 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "push CPUControl.v(44) " "Verilog HDL Always Construct warning at CPUControl.v(44): inferring latch(es) for variable \"push\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701605554886 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ew_ram_values CPUControl.v(44) " "Verilog HDL Always Construct warning at CPUControl.v(44): inferring latch(es) for variable \"ew_ram_values\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701605554886 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "values_addr CPUControl.v(44) " "Verilog HDL Always Construct warning at CPUControl.v(44): inferring latch(es) for variable \"values_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701605554886 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "values_data CPUControl.v(44) " "Verilog HDL Always Construct warning at CPUControl.v(44): inferring latch(es) for variable \"values_data\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701605554886 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ir CPUControl.v(44) " "Verilog HDL Always Construct warning at CPUControl.v(44): inferring latch(es) for variable \"ir\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701605554886 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "two_register_instruction CPUControl.v(44) " "Verilog HDL Always Construct warning at CPUControl.v(44): inferring latch(es) for variable \"two_register_instruction\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701605554886 "|Processador|CPUControl:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ew_reg CPUControl.v(44) " "Verilog HDL Always Construct warning at CPUControl.v(44): inferring latch(es) for variable \"ew_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701605554886 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ew_reg CPUControl.v(44) " "Inferred latch for \"ew_reg\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554886 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_register_instruction CPUControl.v(44) " "Inferred latch for \"two_register_instruction\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554886 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir\[0\] CPUControl.v(44) " "Inferred latch for \"ir\[0\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554886 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir\[1\] CPUControl.v(44) " "Inferred latch for \"ir\[1\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554886 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir\[2\] CPUControl.v(44) " "Inferred latch for \"ir\[2\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554886 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir\[3\] CPUControl.v(44) " "Inferred latch for \"ir\[3\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554886 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir\[4\] CPUControl.v(44) " "Inferred latch for \"ir\[4\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554886 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_data\[0\] CPUControl.v(44) " "Inferred latch for \"values_data\[0\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554886 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_data\[1\] CPUControl.v(44) " "Inferred latch for \"values_data\[1\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554886 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_data\[2\] CPUControl.v(44) " "Inferred latch for \"values_data\[2\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554886 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_data\[3\] CPUControl.v(44) " "Inferred latch for \"values_data\[3\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554886 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_data\[4\] CPUControl.v(44) " "Inferred latch for \"values_data\[4\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554886 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_data\[5\] CPUControl.v(44) " "Inferred latch for \"values_data\[5\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554886 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_data\[6\] CPUControl.v(44) " "Inferred latch for \"values_data\[6\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554886 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_data\[7\] CPUControl.v(44) " "Inferred latch for \"values_data\[7\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554886 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_addr\[0\] CPUControl.v(44) " "Inferred latch for \"values_addr\[0\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554886 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_addr\[1\] CPUControl.v(44) " "Inferred latch for \"values_addr\[1\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554886 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_addr\[2\] CPUControl.v(44) " "Inferred latch for \"values_addr\[2\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554886 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_addr\[3\] CPUControl.v(44) " "Inferred latch for \"values_addr\[3\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554887 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_addr\[4\] CPUControl.v(44) " "Inferred latch for \"values_addr\[4\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554887 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_addr\[5\] CPUControl.v(44) " "Inferred latch for \"values_addr\[5\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554887 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_addr\[6\] CPUControl.v(44) " "Inferred latch for \"values_addr\[6\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554887 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_addr\[7\] CPUControl.v(44) " "Inferred latch for \"values_addr\[7\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554887 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ew_ram_values CPUControl.v(44) " "Inferred latch for \"ew_ram_values\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554887 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "push CPUControl.v(44) " "Inferred latch for \"push\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554887 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pop CPUControl.v(44) " "Inferred latch for \"pop\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554887 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_selector CPUControl.v(44) " "Inferred latch for \"reg_selector\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554887 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_selector\[0\] CPUControl.v(44) " "Inferred latch for \"alu_selector\[0\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554887 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_selector\[1\] CPUControl.v(44) " "Inferred latch for \"alu_selector\[1\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554887 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_selector\[2\] CPUControl.v(44) " "Inferred latch for \"alu_selector\[2\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554887 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_selector\[3\] CPUControl.v(44) " "Inferred latch for \"alu_selector\[3\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554887 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_selector\[4\] CPUControl.v(44) " "Inferred latch for \"alu_selector\[4\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554887 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_ram_clk CPUControl.v(44) " "Inferred latch for \"inst_ram_clk\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554887 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "values_ram_clk CPUControl.v(44) " "Inferred latch for \"values_ram_clk\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554887 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_clk CPUControl.v(44) " "Inferred latch for \"stack_clk\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554887 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst CPUControl.v(44) " "Inferred latch for \"rst\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554887 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_push\[0\] CPUControl.v(44) " "Inferred latch for \"data_to_push\[0\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554887 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_push\[1\] CPUControl.v(44) " "Inferred latch for \"data_to_push\[1\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554887 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_push\[2\] CPUControl.v(44) " "Inferred latch for \"data_to_push\[2\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554887 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_push\[3\] CPUControl.v(44) " "Inferred latch for \"data_to_push\[3\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554887 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_push\[4\] CPUControl.v(44) " "Inferred latch for \"data_to_push\[4\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554887 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_push\[5\] CPUControl.v(44) " "Inferred latch for \"data_to_push\[5\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554887 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_push\[6\] CPUControl.v(44) " "Inferred latch for \"data_to_push\[6\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554887 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_push\[7\] CPUControl.v(44) " "Inferred latch for \"data_to_push\[7\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554887 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip\[0\] CPUControl.v(44) " "Inferred latch for \"ip\[0\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554887 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip\[1\] CPUControl.v(44) " "Inferred latch for \"ip\[1\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554887 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip\[2\] CPUControl.v(44) " "Inferred latch for \"ip\[2\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554887 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip\[3\] CPUControl.v(44) " "Inferred latch for \"ip\[3\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554887 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip\[4\] CPUControl.v(44) " "Inferred latch for \"ip\[4\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554887 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip\[5\] CPUControl.v(44) " "Inferred latch for \"ip\[5\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554887 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip\[6\] CPUControl.v(44) " "Inferred latch for \"ip\[6\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554887 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip\[7\] CPUControl.v(44) " "Inferred latch for \"ip\[7\]\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554887 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "future_state.10010 CPUControl.v(44) " "Inferred latch for \"future_state.10010\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554887 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "future_state.10001 CPUControl.v(44) " "Inferred latch for \"future_state.10001\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554887 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "future_state.10000 CPUControl.v(44) " "Inferred latch for \"future_state.10000\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554887 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "future_state.01101 CPUControl.v(44) " "Inferred latch for \"future_state.01101\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554887 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "future_state.01011 CPUControl.v(44) " "Inferred latch for \"future_state.01011\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554887 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "future_state.01010 CPUControl.v(44) " "Inferred latch for \"future_state.01010\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554887 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "future_state.01000 CPUControl.v(44) " "Inferred latch for \"future_state.01000\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554887 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "future_state.00111 CPUControl.v(44) " "Inferred latch for \"future_state.00111\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554887 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "future_state.00110 CPUControl.v(44) " "Inferred latch for \"future_state.00110\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554887 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "future_state.00101 CPUControl.v(44) " "Inferred latch for \"future_state.00101\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554887 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "future_state.00100 CPUControl.v(44) " "Inferred latch for \"future_state.00100\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554887 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "future_state.00011 CPUControl.v(44) " "Inferred latch for \"future_state.00011\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554887 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "future_state.00010 CPUControl.v(44) " "Inferred latch for \"future_state.00010\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554887 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "future_state.00001 CPUControl.v(44) " "Inferred latch for \"future_state.00001\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554887 "|Processador|CPUControl:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "future_state.00000 CPUControl.v(44) " "Inferred latch for \"future_state.00000\" at CPUControl.v(44)" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554887 "|Processador|CPUControl:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionsROM InstructionsROM:inst13 " "Elaborating entity \"InstructionsROM\" for hierarchy \"InstructionsROM:inst13\"" {  } { { "Processador.bdf" "inst13" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -384 264 480 -256 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701605554891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram InstructionsROM:inst13\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"InstructionsROM:inst13\|altsyncram:altsyncram_component\"" {  } { { "InstructionsROM.vhd" "altsyncram_component" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701605554911 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionsROM:inst13\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"InstructionsROM:inst13\|altsyncram:altsyncram_component\"" {  } { { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701605554917 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionsROM:inst13\|altsyncram:altsyncram_component " "Instantiated megafunction \"InstructionsROM:inst13\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROM.mif " "Parameter \"init_file\" = \"ROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 13 " "Parameter \"width_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554917 ""}  } { { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701605554917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2lr3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2lr3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2lr3 " "Found entity 1: altsyncram_2lr3" {  } { { "db/altsyncram_2lr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_2lr3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701605554939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2lr3 InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated " "Elaborating entity \"altsyncram_2lr3\" for hierarchy \"InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701605554939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ValuesRAM ValuesRAM:inst " "Elaborating entity \"ValuesRAM\" for hierarchy \"ValuesRAM:inst\"" {  } { { "Processador.bdf" "inst" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -200 264 480 -72 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701605554944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ValuesRAM:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ValuesRAM:inst\|altsyncram:altsyncram_component\"" {  } { { "ValuesRAM.vhd" "altsyncram_component" { Text "/home/david/Documents/ufba/ENGG56/Quartus/ValuesRAM.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701605554946 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ValuesRAM:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ValuesRAM:inst\|altsyncram:altsyncram_component\"" {  } { { "ValuesRAM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/ValuesRAM.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701605554951 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ValuesRAM:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ValuesRAM:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RAM.mif " "Parameter \"init_file\" = \"RAM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701605554951 ""}  } { { "ValuesRAM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/ValuesRAM.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701605554951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_umr3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_umr3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_umr3 " "Found entity 1: altsyncram_umr3" {  } { { "db/altsyncram_umr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_umr3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701605554974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_umr3 ValuesRAM:inst\|altsyncram:altsyncram_component\|altsyncram_umr3:auto_generated " "Elaborating entity \"altsyncram_umr3\" for hierarchy \"ValuesRAM:inst\|altsyncram:altsyncram_component\|altsyncram_umr3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701605554974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stack Stack:inst3 " "Elaborating entity \"Stack\" for hierarchy \"Stack:inst3\"" {  } { { "Processador.bdf" "inst3" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { 472 1008 1248 616 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701605554974 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_dout Stack.v(50) " "Verilog HDL Always Construct warning at Stack.v(50): inferring latch(es) for variable \"next_dout\", which holds its previous value in one or more paths through the always construct" {  } { { "Stack.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/Stack.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701605554975 "|Processador|Stack:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_dout\[0\] Stack.v(55) " "Inferred latch for \"next_dout\[0\]\" at Stack.v(55)" {  } { { "Stack.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/Stack.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554975 "|Processador|Stack:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_dout\[1\] Stack.v(55) " "Inferred latch for \"next_dout\[1\]\" at Stack.v(55)" {  } { { "Stack.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/Stack.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554975 "|Processador|Stack:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_dout\[2\] Stack.v(55) " "Inferred latch for \"next_dout\[2\]\" at Stack.v(55)" {  } { { "Stack.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/Stack.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554975 "|Processador|Stack:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_dout\[3\] Stack.v(55) " "Inferred latch for \"next_dout\[3\]\" at Stack.v(55)" {  } { { "Stack.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/Stack.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554975 "|Processador|Stack:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_dout\[4\] Stack.v(55) " "Inferred latch for \"next_dout\[4\]\" at Stack.v(55)" {  } { { "Stack.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/Stack.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554975 "|Processador|Stack:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_dout\[5\] Stack.v(55) " "Inferred latch for \"next_dout\[5\]\" at Stack.v(55)" {  } { { "Stack.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/Stack.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554975 "|Processador|Stack:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_dout\[6\] Stack.v(55) " "Inferred latch for \"next_dout\[6\]\" at Stack.v(55)" {  } { { "Stack.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/Stack.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554975 "|Processador|Stack:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_dout\[7\] Stack.v(55) " "Inferred latch for \"next_dout\[7\]\" at Stack.v(55)" {  } { { "Stack.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/Stack.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605554975 "|Processador|Stack:inst3"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|q_a\[12\] " "Synthesized away node \"InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_2lr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_2lr3.tdf" 299 2 0 } } { "altsyncram.tdf" "" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } } { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -384 264 480 -256 "inst13" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701605555019 "|Processador|InstructionsROM:inst13|altsyncram:altsyncram_component|altsyncram_2lr3:auto_generated|ram_block1a12"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1701605555019 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1701605555019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|ew_ram_values " "Latch CPUControl:inst4\|ew_ram_values has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.10000 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.10000" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701605555544 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701605555544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|values_ram_clk " "Latch CPUControl:inst4\|values_ram_clk has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.10001 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.10001" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701605555544 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701605555544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|values_data\[7\] " "Latch CPUControl:inst4\|values_data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.10000 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.10000" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701605555544 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701605555544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|values_addr\[0\] " "Latch CPUControl:inst4\|values_addr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00000 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00000" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701605555544 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701605555544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|values_addr\[1\] " "Latch CPUControl:inst4\|values_addr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00000 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00000" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701605555544 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701605555544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|values_addr\[2\] " "Latch CPUControl:inst4\|values_addr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00000 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00000" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701605555544 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701605555544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|values_addr\[3\] " "Latch CPUControl:inst4\|values_addr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00000 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00000" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701605555544 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701605555544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|values_addr\[4\] " "Latch CPUControl:inst4\|values_addr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00000 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00000" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701605555545 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701605555545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|values_addr\[5\] " "Latch CPUControl:inst4\|values_addr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00000 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00000" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701605555545 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701605555545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|values_addr\[6\] " "Latch CPUControl:inst4\|values_addr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00000 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00000" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701605555545 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701605555545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|values_addr\[7\] " "Latch CPUControl:inst4\|values_addr\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00000 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00000" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701605555545 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701605555545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|values_data\[6\] " "Latch CPUControl:inst4\|values_data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.10000 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.10000" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701605555545 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701605555545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|values_data\[5\] " "Latch CPUControl:inst4\|values_data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.10000 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.10000" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701605555545 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701605555545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|values_data\[4\] " "Latch CPUControl:inst4\|values_data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.10000 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.10000" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701605555545 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701605555545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|values_data\[3\] " "Latch CPUControl:inst4\|values_data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.10000 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.10000" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701605555545 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701605555545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|values_data\[2\] " "Latch CPUControl:inst4\|values_data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.10000 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.10000" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701605555545 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701605555545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|values_data\[1\] " "Latch CPUControl:inst4\|values_data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.10000 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.10000" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701605555545 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701605555545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|values_data\[0\] " "Latch CPUControl:inst4\|values_data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.10000 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.10000" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701605555545 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701605555545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|ew_reg " "Latch CPUControl:inst4\|ew_reg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00101 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00101" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701605555545 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701605555545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|reg_selector " "Latch CPUControl:inst4\|reg_selector has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00110 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00110" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701605555545 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701605555545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|ir\[3\] " "Latch CPUControl:inst4\|ir\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00001 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00001" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701605555545 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701605555545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|ir\[2\] " "Latch CPUControl:inst4\|ir\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00001 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00001" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701605555545 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701605555545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|ir\[1\] " "Latch CPUControl:inst4\|ir\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00001 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00001" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701605555545 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701605555545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|ir\[0\] " "Latch CPUControl:inst4\|ir\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.00001 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.00001" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701605555545 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701605555545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|two_register_instruction " "Latch CPUControl:inst4\|two_register_instruction has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|ir\[0\] " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|ir\[0\]" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701605555545 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701605555545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|ip\[0\] " "Latch CPUControl:inst4\|ip\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.10010 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.10010" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701605555545 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701605555545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|ip\[1\] " "Latch CPUControl:inst4\|ip\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.10010 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.10010" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701605555545 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701605555545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|ip\[2\] " "Latch CPUControl:inst4\|ip\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.10010 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.10010" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701605555545 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701605555545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|ip\[3\] " "Latch CPUControl:inst4\|ip\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.10010 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.10010" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701605555545 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701605555545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|ip\[4\] " "Latch CPUControl:inst4\|ip\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.10010 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.10010" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701605555545 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701605555545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|ip\[5\] " "Latch CPUControl:inst4\|ip\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.10010 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.10010" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701605555545 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701605555545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|ip\[6\] " "Latch CPUControl:inst4\|ip\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.10010 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.10010" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701605555545 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701605555545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPUControl:inst4\|ip\[7\] " "Latch CPUControl:inst4\|ip\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPUControl:inst4\|state.10010 " "Ports D and ENA on the latch are fed by the same signal CPUControl:inst4\|state.10010" {  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701605555545 ""}  } { { "CPUControl.v" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/CPUControl.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701605555545 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "carryOut GND " "Pin \"carryOut\" is stuck at GND" {  } { { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { 368 520 696 384 "carryOut" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701605555557 "|Processador|carryOut"} { "Warning" "WMLS_MLS_STUCK_PIN" "empty VCC " "Pin \"empty\" is stuck at VCC" {  } { { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { 496 1472 1648 512 "empty" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701605555557 "|Processador|empty"} { "Warning" "WMLS_MLS_STUCK_PIN" "full GND " "Pin \"full\" is stuck at GND" {  } { { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { 512 1472 1648 528 "full" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701605555557 "|Processador|full"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701605555557 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701605555648 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 " "18 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701605556052 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701605556126 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701605556126 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2lr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_2lr3.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } } { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -384 264 480 -256 "inst13" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605556140 "|Processador|InstructionsROM:inst13|altsyncram:altsyncram_component|altsyncram_2lr3:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2lr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_2lr3.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } } { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -384 264 480 -256 "inst13" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605556140 "|Processador|InstructionsROM:inst13|altsyncram:altsyncram_component|altsyncram_2lr3:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2lr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_2lr3.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } } { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -384 264 480 -256 "inst13" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605556140 "|Processador|InstructionsROM:inst13|altsyncram:altsyncram_component|altsyncram_2lr3:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2lr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_2lr3.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } } { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -384 264 480 -256 "inst13" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605556140 "|Processador|InstructionsROM:inst13|altsyncram:altsyncram_component|altsyncram_2lr3:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2lr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_2lr3.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } } { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -384 264 480 -256 "inst13" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605556140 "|Processador|InstructionsROM:inst13|altsyncram:altsyncram_component|altsyncram_2lr3:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2lr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_2lr3.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } } { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -384 264 480 -256 "inst13" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605556140 "|Processador|InstructionsROM:inst13|altsyncram:altsyncram_component|altsyncram_2lr3:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2lr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_2lr3.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } } { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -384 264 480 -256 "inst13" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605556140 "|Processador|InstructionsROM:inst13|altsyncram:altsyncram_component|altsyncram_2lr3:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2lr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_2lr3.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } } { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -384 264 480 -256 "inst13" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605556140 "|Processador|InstructionsROM:inst13|altsyncram:altsyncram_component|altsyncram_2lr3:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a11 clk0 GND " "WYSIWYG primitive \"InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2lr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_2lr3.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } } { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -384 264 480 -256 "inst13" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605556140 "|Processador|InstructionsROM:inst13|altsyncram:altsyncram_component|altsyncram_2lr3:auto_generated|ram_block1a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a10 clk0 GND " "WYSIWYG primitive \"InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2lr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_2lr3.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } } { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -384 264 480 -256 "inst13" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605556140 "|Processador|InstructionsROM:inst13|altsyncram:altsyncram_component|altsyncram_2lr3:auto_generated|ram_block1a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a9 clk0 GND " "WYSIWYG primitive \"InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2lr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_2lr3.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } } { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -384 264 480 -256 "inst13" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605556141 "|Processador|InstructionsROM:inst13|altsyncram:altsyncram_component|altsyncram_2lr3:auto_generated|ram_block1a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a8 clk0 GND " "WYSIWYG primitive \"InstructionsROM:inst13\|altsyncram:altsyncram_component\|altsyncram_2lr3:auto_generated\|ram_block1a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2lr3.tdf" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/db/altsyncram_2lr3.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "/home/david/Tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "InstructionsROM.vhd" "" { Text "/home/david/Documents/ufba/ENGG56/Quartus/InstructionsROM.vhd" 60 0 0 } } { "Processador.bdf" "" { Schematic "/home/david/Documents/ufba/ENGG56/Quartus/Processador.bdf" { { -384 264 480 -256 "inst13" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605556141 "|Processador|InstructionsROM:inst13|altsyncram:altsyncram_component|altsyncram_2lr3:auto_generated|ram_block1a8"}
{ "Info" "ICUT_CUT_TM_SUMMARY" "151 " "Implemented 151 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701605556149 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701605556149 ""} { "Info" "ICUT_CUT_TM_LCELLS" "110 " "Implemented 110 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701605556149 ""} { "Info" "ICUT_CUT_TM_RAMS" "20 " "Implemented 20 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1701605556149 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701605556149 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 126 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 126 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "540 " "Peak virtual memory: 540 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701605556156 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  3 09:12:36 2023 " "Processing ended: Sun Dec  3 09:12:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701605556156 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701605556156 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701605556156 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701605556156 ""}
