{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1449223639189 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1449223639195 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  4 04:07:19 2015 " "Processing started: Fri Dec  4 04:07:19 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1449223639195 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1449223639195 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final -c Final " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final -c Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1449223639196 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1449223639452 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Block3.bdf " "Can't analyze file -- file Block3.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1449223639511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Final.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Final.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Final " "Found entity 1: Final" {  } { { "Final.bdf" "" { Schematic "/home/liulige/CPRE281/fProj/Final/Final.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449223639520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449223639520 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Final " "Elaborating entity \"Final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1449223639587 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder.v 1 1 " "Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "/home/liulige/CPRE281/fProj/Final/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449223639622 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1449223639622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:inst " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:inst\"" {  } { { "Final.bdf" "inst" { Schematic "/home/liulige/CPRE281/fProj/Final/Final.bdf" { { -184 880 1000 -8 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449223639626 ""}
{ "Warning" "WSGN_SEARCH_FILE" "register_file.bdf 1 1 " "Using design file register_file.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.bdf" "" { Schematic "/home/liulige/CPRE281/fProj/Final/register_file.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449223639640 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1449223639640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:decoder " "Elaborating entity \"register_file\" for hierarchy \"register_file:decoder\"" {  } { { "Final.bdf" "decoder" { Schematic "/home/liulige/CPRE281/fProj/Final/Final.bdf" { { 104 520 704 232 "decoder" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449223639643 ""}
{ "Warning" "WSGN_SEARCH_FILE" "4-bit_wide_register.bdf 1 1 " "Using design file 4-bit_wide_register.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4-bit_wide_register " "Found entity 1: 4-bit_wide_register" {  } { { "4-bit_wide_register.bdf" "" { Schematic "/home/liulige/CPRE281/fProj/Final/4-bit_wide_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449223639657 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1449223639657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4-bit_wide_register register_file:decoder\|4-bit_wide_register:inst9 " "Elaborating entity \"4-bit_wide_register\" for hierarchy \"register_file:decoder\|4-bit_wide_register:inst9\"" {  } { { "register_file.bdf" "inst9" { Schematic "/home/liulige/CPRE281/fProj/Final/register_file.bdf" { { -416 496 592 -256 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449223639660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux register_file:decoder\|4-bit_wide_register:inst9\|21mux:inst5 " "Elaborating entity \"21mux\" for hierarchy \"register_file:decoder\|4-bit_wide_register:inst9\|21mux:inst5\"" {  } { { "4-bit_wide_register.bdf" "inst5" { Schematic "/home/liulige/CPRE281/fProj/Final/4-bit_wide_register.bdf" { { 448 632 752 528 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449223639671 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "register_file:decoder\|4-bit_wide_register:inst9\|21mux:inst5 " "Elaborated megafunction instantiation \"register_file:decoder\|4-bit_wide_register:inst9\|21mux:inst5\"" {  } { { "4-bit_wide_register.bdf" "" { Schematic "/home/liulige/CPRE281/fProj/Final/4-bit_wide_register.bdf" { { 448 632 752 528 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1449223639672 ""}
{ "Warning" "WSGN_SEARCH_FILE" "2-4_decoder.bdf 1 1 " "Using design file 2-4_decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2-4_decoder " "Found entity 1: 2-4_decoder" {  } { { "2-4_decoder.bdf" "" { Schematic "/home/liulige/CPRE281/fProj/Final/2-4_decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449223639685 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1449223639685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2-4_decoder register_file:decoder\|2-4_decoder:inst4 " "Elaborating entity \"2-4_decoder\" for hierarchy \"register_file:decoder\|2-4_decoder:inst4\"" {  } { { "register_file.bdf" "inst4" { Schematic "/home/liulige/CPRE281/fProj/Final/register_file.bdf" { { -112 256 352 16 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449223639688 ""}
{ "Warning" "WSGN_SEARCH_FILE" "state_machine.bdf 1 1 " "Using design file state_machine.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 state_machine " "Found entity 1: state_machine" {  } { { "state_machine.bdf" "" { Schematic "/home/liulige/CPRE281/fProj/Final/state_machine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449223639715 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1449223639715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine state_machine:inst2 " "Elaborating entity \"state_machine\" for hierarchy \"state_machine:inst2\"" {  } { { "Final.bdf" "inst2" { Schematic "/home/liulige/CPRE281/fProj/Final/Final.bdf" { { 104 264 360 232 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449223639719 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Y3.v 1 1 " "Using design file Y3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Y3 " "Found entity 1: Y3" {  } { { "Y3.v" "" { Text "/home/liulige/CPRE281/fProj/Final/Y3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449223639737 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1449223639737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Y3 state_machine:inst2\|Y3:inst9 " "Elaborating entity \"Y3\" for hierarchy \"state_machine:inst2\|Y3:inst9\"" {  } { { "state_machine.bdf" "inst9" { Schematic "/home/liulige/CPRE281/fProj/Final/state_machine.bdf" { { 304 800 928 448 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449223639740 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Y2.v 1 1 " "Using design file Y2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Y2 " "Found entity 1: Y2" {  } { { "Y2.v" "" { Text "/home/liulige/CPRE281/fProj/Final/Y2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449223639757 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1449223639757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Y2 state_machine:inst2\|Y2:inst " "Elaborating entity \"Y2\" for hierarchy \"state_machine:inst2\|Y2:inst\"" {  } { { "state_machine.bdf" "inst" { Schematic "/home/liulige/CPRE281/fProj/Final/state_machine.bdf" { { 456 800 928 600 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449223639761 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Y1.v 1 1 " "Using design file Y1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Y1 " "Found entity 1: Y1" {  } { { "Y1.v" "" { Text "/home/liulige/CPRE281/fProj/Final/Y1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449223639779 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1449223639779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Y1 state_machine:inst2\|Y1:inst10 " "Elaborating entity \"Y1\" for hierarchy \"state_machine:inst2\|Y1:inst10\"" {  } { { "state_machine.bdf" "inst10" { Schematic "/home/liulige/CPRE281/fProj/Final/state_machine.bdf" { { 608 800 928 752 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449223639782 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Y0.v 1 1 " "Using design file Y0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Y0 " "Found entity 1: Y0" {  } { { "Y0.v" "" { Text "/home/liulige/CPRE281/fProj/Final/Y0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449223639799 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1449223639799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Y0 state_machine:inst2\|Y0:inst11 " "Elaborating entity \"Y0\" for hierarchy \"state_machine:inst2\|Y0:inst11\"" {  } { { "state_machine.bdf" "inst11" { Schematic "/home/liulige/CPRE281/fProj/Final/state_machine.bdf" { { 760 800 928 840 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449223639803 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8-bit_p-in_s-out_r-s_regiser.bdf 1 1 " "Using design file 8-bit_p-in_s-out_r-s_regiser.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8-bit_p-in_s-out_r-s_regiser " "Found entity 1: 8-bit_p-in_s-out_r-s_regiser" {  } { { "8-bit_p-in_s-out_r-s_regiser.bdf" "" { Schematic "/home/liulige/CPRE281/fProj/Final/8-bit_p-in_s-out_r-s_regiser.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449223639816 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1449223639816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8-bit_p-in_s-out_r-s_regiser 8-bit_p-in_s-out_r-s_regiser:inst1 " "Elaborating entity \"8-bit_p-in_s-out_r-s_regiser\" for hierarchy \"8-bit_p-in_s-out_r-s_regiser:inst1\"" {  } { { "Final.bdf" "inst1" { Schematic "/home/liulige/CPRE281/fProj/Final/Final.bdf" { { 104 64 160 328 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449223639819 ""}
{ "Warning" "WSGN_SEARCH_FILE" "up_counter.bdf 1 1 " "Using design file up_counter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 up_counter " "Found entity 1: up_counter" {  } { { "up_counter.bdf" "" { Schematic "/home/liulige/CPRE281/fProj/Final/up_counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449223639832 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1449223639832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_counter up_counter:inst6 " "Elaborating entity \"up_counter\" for hierarchy \"up_counter:inst6\"" {  } { { "Final.bdf" "inst6" { Schematic "/home/liulige/CPRE281/fProj/Final/Final.bdf" { { 264 240 352 360 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449223639835 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "VCC inst12 " "Block or symbol \"VCC\" of instance \"inst12\" overlaps another block or symbol" {  } { { "up_counter.bdf" "" { Schematic "/home/liulige/CPRE281/fProj/Final/up_counter.bdf" { { 496 480 496 528 "inst12" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1 1449223639836 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1449223640443 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1449223640443 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "109 " "Implemented 109 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1449223640488 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1449223640488 ""} { "Info" "ICUT_CUT_TM_LCELLS" "70 " "Implemented 70 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1449223640488 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1449223640488 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "627 " "Peak virtual memory: 627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1449223640507 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  4 04:07:20 2015 " "Processing ended: Fri Dec  4 04:07:20 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1449223640507 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1449223640507 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1449223640507 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1449223640507 ""}
