
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.088029                       # Number of seconds simulated
sim_ticks                                 88028751000                       # Number of ticks simulated
final_tick                                88028751000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1622269                       # Simulator instruction rate (inst/s)
host_op_rate                                  2671098                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3202672447                       # Simulator tick rate (ticks/s)
host_mem_usage                                 662188                       # Number of bytes of host memory used
host_seconds                                    27.49                       # Real time elapsed on the host
sim_insts                                    44589711                       # Number of instructions simulated
sim_ops                                      73417858                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  88028751000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          414656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             437312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks           64                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total              64                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              354                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             6479                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6833                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks             1                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  1                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             257370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            4710461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               4967831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        257370                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           257370                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks             727                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                  727                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks             727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            257370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           4710461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              4968559                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  88028751000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  88028751000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    20877750                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5816541                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           166                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           106                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  88028751000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  88028751000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    59916902                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     88028751000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        176057502                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    44589711                       # Number of instructions committed
system.cpu.committedOps                      73417858                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              72895934                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1967                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      944900                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4232452                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     72895934                       # number of integer instructions
system.cpu.num_fp_insts                          1967                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           163691607                       # number of times the integer registers were read
system.cpu.num_int_register_writes           63686401                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3779                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1492                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             27636615                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            24933069                       # number of times the CC registers were written
system.cpu.num_mem_refs                      26694285                       # number of memory refs
system.cpu.num_load_insts                    20877745                       # Number of load instructions
system.cpu.num_store_insts                    5816540                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  176057502                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           5574736                       # Number of branches fetched
system.cpu.op_class::No_OpClass                175846      0.24%      0.24% # Class of executed instruction
system.cpu.op_class::IntAlu                  45543769     62.03%     62.27% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     62.27% # Class of executed instruction
system.cpu.op_class::IntDiv                   1002994      1.37%     63.64% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::MemRead                 20877677     28.44%     92.08% # Class of executed instruction
system.cpu.op_class::MemWrite                 5816113      7.92%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  68      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                427      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73417858                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  88028751000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.964363                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26694291                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             45430                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            587.591702                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   509.964363                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.996024                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996024                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          450                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53434012                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53434012                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  88028751000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     20839019                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20839019                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5793853                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5793853                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      26632872                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         26632872                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     26632872                       # number of overall hits
system.cpu.dcache.overall_hits::total        26632872                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        38731                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         38731                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        22688                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        22688                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        61419                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          61419                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        61419                       # number of overall misses
system.cpu.dcache.overall_misses::total         61419                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    886571000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    886571000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    534747500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    534747500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   1421318500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1421318500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   1421318500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1421318500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20877750                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20877750                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5816541                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5816541                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26694291                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26694291                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26694291                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26694291                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001855                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001855                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.003901                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003901                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002301                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002301                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002301                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002301                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 22890.475330                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22890.475330                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 23569.618300                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 23569.618300                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 23141.348768                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23141.348768                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 23141.348768                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23141.348768                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        43583                       # number of writebacks
system.cpu.dcache.writebacks::total             43583                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        38731                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        38731                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        22688                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        22688                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        61419                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        61419                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        61419                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        61419                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    847840000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    847840000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    512059500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    512059500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1359899500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1359899500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1359899500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1359899500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001855                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001855                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.003901                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003901                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002301                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002301                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002301                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002301                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 21890.475330                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21890.475330                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 22569.618300                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22569.618300                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 22141.348768                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22141.348768                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 22141.348768                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22141.348768                       # average overall mshr miss latency
system.cpu.dcache.replacements                  44918                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  88028751000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  88028751000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  88028751000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           279.279857                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            59916902                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               354                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          169256.785311                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   279.279857                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.545468                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.545468                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          308                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          270                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.601562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         119834158                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        119834158                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  88028751000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     59916548                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        59916548                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      59916548                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         59916548                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     59916548                       # number of overall hits
system.cpu.icache.overall_hits::total        59916548                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          354                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           354                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          354                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            354                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          354                       # number of overall misses
system.cpu.icache.overall_misses::total           354                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     58017500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     58017500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     58017500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     58017500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     58017500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     58017500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     59916902                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     59916902                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     59916902                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     59916902                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     59916902                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     59916902                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 163891.242938                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 163891.242938                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 163891.242938                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 163891.242938                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 163891.242938                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 163891.242938                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           46                       # number of writebacks
system.cpu.icache.writebacks::total                46                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          354                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          354                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          354                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          354                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          354                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          354                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     57663500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     57663500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     57663500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     57663500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     57663500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     57663500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 162891.242938                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 162891.242938                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 162891.242938                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 162891.242938                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 162891.242938                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 162891.242938                       # average overall mshr miss latency
system.cpu.icache.replacements                     46                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  88028751000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  88028751000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  88028751000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2018.124109                       # Cycle average of tags in use
system.l2.tags.total_refs                      106737                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     24185                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.413355                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        1.430995                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         11.469890                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2005.223224                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000699                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.005601                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.979113                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.985412                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1882                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    878081                       # Number of tag accesses
system.l2.tags.data_accesses                   878081                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  88028751000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        43583                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            43583                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           46                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               46                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data             15989                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                15989                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                258                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   258                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data          21365                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             21365                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                 21623                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21623                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                21623                       # number of overall hits
system.l2.overall_hits::total                   21623                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             6441                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6441                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           354                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              354                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        17366                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17366                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 354                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               23807                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24161                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                354                       # number of overall misses
system.l2.overall_misses::cpu.data              23807                       # number of overall misses
system.l2.overall_misses::total                 24161                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    307432500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     307432500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     57130500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     57130500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    565410500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    565410500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      57130500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     872843000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        929973500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     57130500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    872843000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       929973500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        43583                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        43583                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           46                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           46                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data         15989                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            15989                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           6699                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6699                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          354                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            354                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        38731                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         38731                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               354                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             45430                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                45784                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              354                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            45430                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               45784                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.961487                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.961487                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.448375                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.448375                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.524037                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.527717                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.524037                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.527717                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 47730.554262                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 47730.554262                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 161385.593220                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 161385.593220                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 32558.476333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 32558.476333                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 161385.593220                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 36663.292309                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 38490.687472                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 161385.593220                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 36663.292309                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 38490.687472                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                21742                       # number of writebacks
system.l2.writebacks::total                     21742                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data         6441                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6441                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          354                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          354                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        17366                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17366                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            354                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          23807                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24161                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           354                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         23807                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24161                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    243022500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    243022500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     53590500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     53590500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    391750500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    391750500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     53590500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    634773000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    688363500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     53590500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    634773000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    688363500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.961487                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.961487                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.448375                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.448375                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.524037                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.527717                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.524037                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.527717                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 37730.554262                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 37730.554262                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 151385.593220                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 151385.593220                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 22558.476333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 22558.476333                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 151385.593220                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 26663.292309                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 28490.687472                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 151385.593220                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 26663.292309                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 28490.687472                       # average overall mshr miss latency
system.l2.replacements                          22137                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  88028751000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  6266.609100                       # Cycle average of tags in use
system.l3.tags.total_refs                       46004                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                      6833                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      6.732621                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst        260.077303                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       6006.531796                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.031748                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.733219                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.764967                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          6767                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         6713                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.826050                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                    190849                       # Number of tag accesses
system.l3.tags.data_accesses                   190849                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  88028751000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        21742                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            21742                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                 62                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    62                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data          17266                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             17266                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                 17328                       # number of demand (read+write) hits
system.l3.demand_hits::total                    17328                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                17328                       # number of overall hits
system.l3.overall_hits::total                   17328                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data             6379                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6379                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          354                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data          100                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             454                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 354                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data                6479                       # number of demand (read+write) misses
system.l3.demand_misses::total                   6833                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                354                       # number of overall misses
system.l3.overall_misses::cpu.data               6479                       # number of overall misses
system.l3.overall_misses::total                  6833                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data    171520500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     171520500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     49696500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data     19431500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total     69128000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      49696500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data     190952000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        240648500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     49696500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data    190952000                       # number of overall miss cycles
system.l3.overall_miss_latency::total       240648500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        21742                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        21742                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           6441                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              6441                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          354                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        17366                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         17720                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               354                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             23807                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                24161                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              354                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            23807                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               24161                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.990374                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.990374                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.005758                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.025621                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.272147                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.282811                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.272147                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.282811                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 26888.305377                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 26888.305377                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 140385.593220                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data       194315                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 152264.317181                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 140385.593220                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 29472.449452                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 35218.571638                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 140385.593220                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 29472.449452                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 35218.571638                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                    1                       # number of writebacks
system.l3.writebacks::total                         1                       # number of writebacks
system.l3.ReadExReq_mshr_misses::cpu.data         6379                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6379                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          354                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data          100                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          454                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            354                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data           6479                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total              6833                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           354                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data          6479                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total             6833                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data    107730500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    107730500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     46156500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data     18431500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total     64588000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     46156500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data    126162000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    172318500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     46156500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data    126162000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    172318500                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.990374                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.990374                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.005758                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.025621                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.272147                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.282811                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.272147                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.282811                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 16888.305377                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 16888.305377                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 130385.593220                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data       184315                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 142264.317181                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 130385.593220                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 19472.449452                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 25218.571638                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 130385.593220                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 19472.449452                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 25218.571638                       # average overall mshr miss latency
system.l3.replacements                             66                       # number of replacements
system.membus.snoop_filter.tot_requests          6840                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            7                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  88028751000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                454                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict                6                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6379                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6379                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           454                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        13673                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        13673                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13673                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port       437376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total       437376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  437376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6833                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6833    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6833                       # Request fanout histogram
system.membus.reqLayer2.occupancy             6849000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           34170000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       106737                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        60953                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            353                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          353                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  88028751000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             39085                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        65325                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           46                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1789                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           15989                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          15989                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6699                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6699                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           354                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        38731                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          754                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       167756                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                168510                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5696832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5722432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           22196                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1391488                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            83969                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004204                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.064702                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  83616     99.58%     99.58% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    353      0.42%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              83969                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           96997500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            531000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          76139500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests        46004                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests        21843                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops             59                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops           59                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  88028751000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             17720                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        21743                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict             166                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             6441                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            6441                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        17720                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side        70165                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      2937792                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                              66                       # Total snoops (count)
system.tol3bus.snoopTraffic                        64                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            24227                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.002435                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.049290                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  24168     99.76%     99.76% # Request fanout histogram
system.tol3bus.snoop_fanout::1                     59      0.24%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              24227                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           44744000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          36241500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
