$date
	Fri Mar 28 21:10:23 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_mux2to1 $end
$var wire 9 ! Out [8:0] $end
$var reg 9 " In0 [8:0] $end
$var reg 9 # In1 [8:0] $end
$var reg 1 $ Sel $end
$scope module dut $end
$var wire 9 % In0 [8:0] $end
$var wire 9 & In1 [8:0] $end
$var wire 9 ' Out [8:0] $end
$var wire 1 ( Sel $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
b1 '
b111111111 &
b1 %
0$
b111111111 #
b1 "
b1 !
$end
#10000
b111111111 !
b111111111 '
1$
1(
#20000
b101010101 !
b101010101 '
0$
0(
b10101010 #
b10101010 &
b101010101 "
b101010101 %
#30000
b10101010 !
b10101010 '
1$
1(
#40000
b0 !
b0 '
0$
0(
b111111111 #
b111111111 &
b0 "
b0 %
#50000
b111111111 !
b111111111 '
1$
1(
#60000
