0.6
2019.1
May 24 2019
15:06:07
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_axi_bram_ctrl_1_0/sim/cpu_design_axi_bram_ctrl_1_0.vhd,1564332993,vhdl,,,,cpu_design_axi_bram_ctrl_1_0,,,,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_axi_gpio_0_1/sim/cpu_design_axi_gpio_0_1.vhd,1564590289,vhdl,,,,cpu_design_axi_gpio_0_1,,,,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_axi_intc_0_0/sim/cpu_design_axi_intc_0_0.vhd,1564590289,vhdl,,,,cpu_design_axi_intc_0_0,,,,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_axi_simple_master_0_0/sim/cpu_design_axi_simple_master_0_0.v,1564316942,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_axi_simple_master_0_1/sim/cpu_design_axi_simple_master_0_1.v,,cpu_design_axi_simple_master_0_0,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_axi_simple_master_0_1/sim/cpu_design_axi_simple_master_0_1.v,1564316942,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_axi_simple_master_0_2/sim/cpu_design_axi_simple_master_0_2.v,,cpu_design_axi_simple_master_0_1,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_axi_simple_master_0_2/sim/cpu_design_axi_simple_master_0_2.v,1564316953,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_l1_cache_0_0/sim/cpu_design_l1_cache_0_0.v,,cpu_design_axi_simple_master_0_2,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_blk_mem_gen_1_0/sim/cpu_design_blk_mem_gen_1_0.v,1564316954,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ipshared/bcc2/hdl/thinpad_sram_v1_0_S00_AXI.v,,cpu_design_blk_mem_gen_1_0,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_branch_predictor_0_1/sim/cpu_design_branch_predictor_0_1.v,1564659981,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_if_controller_0_0/sim/cpu_design_if_controller_0_0.v,,cpu_design_branch_predictor_0_1,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_clk_wiz_0_1/cpu_design_clk_wiz_0_1.v,1564332991,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ipshared/421b/hdl/axi_simple_master_v1_0.v,,cpu_design_clk_wiz_0_1,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_clk_wiz_0_1/cpu_design_clk_wiz_0_1_clk_wiz.v,1564332991,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_clk_wiz_0_1/cpu_design_clk_wiz_0_1.v,,cpu_design_clk_wiz_0_1_clk_wiz,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_decoder_0_0/sim/cpu_design_decoder_0_0.v,1564659980,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_if_tlb_fetcher_0_0/sim/cpu_design_if_tlb_fetcher_0_0.v,,cpu_design_decoder_0_0,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_dispatcher_0_0/sim/cpu_design_dispatcher_0_0.v,1564659980,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_registers_0_0/sim/cpu_design_registers_0_0.v,,cpu_design_dispatcher_0_0,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_if_controller_0_0/sim/cpu_design_if_controller_0_0.v,1564349730,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_loadstoreunit_0_0/sim/cpu_design_loadstoreunit_0_0.v,,cpu_design_if_controller_0_0,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_if_insn_queue_0_0/sim/cpu_design_if_insn_queue_0_0.v,1564659981,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_jump_predictor_0_0/sim/cpu_design_jump_predictor_0_0.v,,cpu_design_if_insn_queue_0_0,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_if_memory_accessor_0_0/sim/cpu_design_if_memory_accessor_0_0.v,1564659981,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_if_insn_queue_0_0/sim/cpu_design_if_insn_queue_0_0.v,,cpu_design_if_memory_accessor_0_0,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_if_tlb_fetcher_0_0/sim/cpu_design_if_tlb_fetcher_0_0.v,1564659981,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_if_memory_accessor_0_0/sim/cpu_design_if_memory_accessor_0_0.v,,cpu_design_if_tlb_fetcher_0_0,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_jump_predictor_0_0/sim/cpu_design_jump_predictor_0_0.v,1564659981,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_branch_predictor_0_1/sim/cpu_design_branch_predictor_0_1.v,,cpu_design_jump_predictor_0_0,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_l1_cache_0_0/sim/cpu_design_l1_cache_0_0.v,1564316954,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_loadstore_functionun_0_0/sim/cpu_design_loadstore_functionun_0_0.v,,cpu_design_l1_cache_0_0,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_loadstore_functionun_0_0/sim/cpu_design_loadstore_functionun_0_0.v,1564349730,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_blk_mem_gen_1_0/sim/cpu_design_blk_mem_gen_1_0.v,,cpu_design_loadstore_functionun_0_0,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_loadstoreunit_0_0/sim/cpu_design_loadstoreunit_0_0.v,1564316942,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_clk_wiz_0_1/cpu_design_clk_wiz_0_1_clk_wiz.v,,cpu_design_loadstoreunit_0_0,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_pc_counter_0_0/sim/cpu_design_pc_counter_0_0.v,1564659980,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_decoder_0_0/sim/cpu_design_decoder_0_0.v,,cpu_design_pc_counter_0_0,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_proc_sys_reset_0_0/sim/cpu_design_proc_sys_reset_0_0.vhd,1564316942,vhdl,,,,cpu_design_proc_sys_reset_0_0,,,,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_registers_0_0/sim/cpu_design_registers_0_0.v,1564659980,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_pc_counter_0_0/sim/cpu_design_pc_counter_0_0.v,,cpu_design_registers_0_0,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_renamebuffer_0_0/sim/cpu_design_renamebuffer_0_0.v,1564659980,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_reservestation_0_0/sim/cpu_design_reservestation_0_0.v,,cpu_design_renamebuffer_0_0,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_reservestation_0_0/sim/cpu_design_reservestation_0_0.v,1564663600,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_dispatcher_0_0/sim/cpu_design_dispatcher_0_0.v,,cpu_design_reservestation_0_0,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_rob_0_0/sim/cpu_design_rob_0_0.v,1564659980,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_renamebuffer_0_0/sim/cpu_design_renamebuffer_0_0.v,,cpu_design_rob_0_0,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_thinpad_qusim_0_0/src/floating_point_0/sim/floating_point_0.vhd,1564672179,vhdl,,,,floating_point_0,,,,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_thinpad_qusim_0_0/src/floating_point_4/sim/floating_point_4.vhd,1564672179,vhdl,,,,floating_point_4,,,,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_thinpad_sram_0_0/sim/cpu_design_thinpad_sram_0_0.v,1564335643,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_xbar_0/sim/cpu_design_xbar_0.v,,cpu_design_thinpad_sram_0_0,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_xbar_0/sim/cpu_design_xbar_0.v,1564332994,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ipshared/2fba/hdl/thinpad_serial_v1_0.v,,cpu_design_xbar_0,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ipshared/421b/hdl/axi_simple_master_v1_0.v,1564316942,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_axi_simple_master_0_0/sim/cpu_design_axi_simple_master_0_0.v,,axi_simple_master_v1_0,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/sim/cpu_design.v,1564355243,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_clk_wiz.v,,CPUBackEnd_imp_1ABZDV0;CPUFrontEnd_imp_D5RT6D;LoadStore_imp_1PLFT48;cpu_design;cpu_design_axi_interconnect_0_0;m00_couplers_imp_FOLC1X;m01_couplers_imp_Q1SWZN;m02_couplers_imp_1V87W7D;m03_couplers_imp_15Y1F9R;m04_couplers_imp_WUQ97G;m05_couplers_imp_5ADN4Q;s00_couplers_imp_P6IB2C;s01_couplers_imp_HNUA4I;s02_couplers_imp_13YY3GO;s03_couplers_imp_1W3CVV2,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sim_1/new/28F640P30.v,1561947762,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/async.v,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sim_1/new/include/def.h;C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sim_1/new/include/CUIcommandData.h;C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sim_1/new/include/data.h;C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sim_1/new/include/UserData.h;C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sim_1/new/include/BankLib.h;C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sim_1/new/include/TimingData.h,BlankCheckModule;BlockLockModule;BuffEnhancedFactProgramModule;BurstModule;CFIqueryModule;CUIdecoder1;CUIdecoder2;CUIdecoder_Busy1;ConfigRegModule;DataErrorModule;DebugModule;EraseModule;KernelModule;MemoryModule;OutputBufferModule;ProgramBufferModule;ProgramModule;ProtectRegModule;ReadModule;SignatureModule;StatusRegModule;TimingLibModule;x28fxxxp30,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sim_1/new/clock.v,1561947762,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/hdl/cpu_design_wrapper.v,,clock,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sim_1/new/include/BankLib.h,1561947762,verilog,,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sim_1/new/include/def.h;C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sim_1/new/include/data.h;C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sim_1/new/include/UserData.h,BankLib,,,,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sim_1/new/include/CUIcommandData.h,1561947762,verilog,,,,,,,,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sim_1/new/include/TimingData.h,1561947762,verilog,,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sim_1/new/include/data.h;C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sim_1/new/include/UserData.h,TimingDataModule,,,,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sim_1/new/include/UserData.h,1561947762,verilog,,,,,,,,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sim_1/new/include/data.h,1561947762,verilog,,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sim_1/new/include/UserData.h,,,,,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sim_1/new/include/def.h,1561947762,verilog,,,,,,,,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sim_1/new/sram_model.v,1561947762,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v,,sram_model,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sim_1/new/tb.sv,1564678887,systemVerilog,,,,tb,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/hdl/cpu_design_wrapper.v,1564354201,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sim_1/new/sram_model.v,,cpu_design_wrapper,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.v,1563330454,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sim_1/new/28F640P30.v,,pll_example,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_clk_wiz.v,1563330454,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.v,,pll_example_clk_wiz,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/SEG7_LUT.v,1561947762,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/async.v,,SEG7_LUT,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/alu.v,1564663379,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/cdb_selector.sv,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/defs.vh,alu,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/cdb_selector.sv,1564366732,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/reservation_station.v,,priority_arbiter;roundrobin_arbiter,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/decoder.v,1564652177,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/loadstoreunit.v,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/defs.vh,decode_bundle;decoder,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/defs.vh,1564659701,systemVerilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/rob.v;C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sim_1/new/tb.sv,,,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/dispatcher.v,1564621248,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/registers.v,,dispatcher,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/instruction_fetch_components.v,1564622896,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/decoder.v,,branch_predictor;if_controller;if_insn_queue;if_memory_accessor;if_tlb_fetcher;jump_predictor;memory_attribute_table;pc_counter,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/l1-cache.v,1564643686,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/ip/cpu_design_rob_0_0/sim/cpu_design_rob_0_0.v,,l1_cache;l1_cache_16k;line_evictor_8set_32lines,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/loadstoreunit.v,1564653695,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/l1-cache.v,,loadstore_functionunit;loadstoreunit,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/registers.v,1564466691,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/instruction_fetch_components.v,,registers,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/renamebuffer.sv,1564648017,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/alu.v,,renamebuffer,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/reservation_station.v,1564659563,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/dispatcher.v,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/defs.vh,function_unit_wrapper;reservestation,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/rob.v,1564659722,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/renamebuffer.sv,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/defs.vh,rob,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v,1564318287,verilog,,C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/vga.v,,thinpad_top,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/vga.v,1561947762,verilog,,,,vga,,,../../../../thinpad_top.srcs/sim_1/new/include;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923;../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl;../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../thinpad_top.srcs/sources_1/new,,,,,
