// Seed: 1231758203
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout tri0 id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_10 = (id_6 & (-1 - 1));
endmodule
module module_0 #(
    parameter id_1 = 32'd90,
    parameter id_4 = 32'd50
) (
    module_1,
    id_2
);
  output wire id_2;
  input wire _id_1;
  logic id_3 = -1'd0;
  wire _id_4[id_1 : -1];
  tri [id_4  + "" : {  -1  {  id_1  }  }] id_5;
  always $signed(60);
  ;
  if (1) assign id_3.id_5 = -1;
  else logic id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_6,
      id_5,
      id_3,
      id_5,
      id_5
  );
endmodule
