{
    "MlibObjs": {},
    "stat": {
        "ru_self_cgstart": {
            "ru_utime_sec": 0.060421999999999997,
            "ru_nivcsw": 34,
            "ru_stime_sec": 0.059324000000000002,
            "ru_maxrss_kb": 60896,
            "ru_majflt": 0,
            "ru_minflt": 14001,
            "ru_nvcsw": 165
        },
        "ru_self_end": {
            "ru_utime_sec": 0.081776000000000001,
            "ru_nivcsw": 39,
            "ru_stime_sec": 0.087986999999999996,
            "ru_maxrss_kb": 66508,
            "ru_majflt": 0,
            "ru_minflt": 16264,
            "ru_nvcsw": 237
        },
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.0,
            "ru_nivcsw": 0,
            "ru_stime_sec": 0.0,
            "ru_maxrss_kb": 0,
            "ru_majflt": 0,
            "ru_minflt": 0,
            "ru_nvcsw": 0
        },
        "mopSpeed": 49405.263650838242,
        "nQuads": 295,
        "nMops": 1055,
        "totalObjSize": 79632,
        "ru_childs_end": {
            "ru_utime_sec": 0.0029810000000000001,
            "ru_nivcsw": 2,
            "ru_stime_sec": 0.0059620000000000003,
            "ru_maxrss_kb": 20824,
            "ru_majflt": 0,
            "ru_minflt": 593,
            "ru_nvcsw": 6
        },
        "quadSpeed": 13814.741968717801,
        "mop/quad": 3.5762711864406778,
        "outputSizePerQuad": 269.0,
        "Frontend(%)": 73.887204069653677,
        "peak_mem_kb": 266356,
        "CodeGen(%)": 26.112795930346319
    },
    "CurCompileModules": [
        "...MASTER...",
        "ALUTest_v",
        "ALUTest_v"
    ],
    "Misc": {
        "cwd": "/home/ugrads/d/dweerasinghe/ECEN350/Lab7",
        "daidir": "simv.daidir",
        "csrc": "csrc",
        "default_output_dir": "csrc",
        "csrc_abs": "/home/ugrads/d/dweerasinghe/ECEN350/Lab7/csrc",
        "daidir_abs": "/home/ugrads/d/dweerasinghe/ECEN350/Lab7/simv.daidir",
        "archive_dir": "archive.8"
    },
    "PrevCompiledModules": {
        "ALUTest_v": {
            "Mdhkz_d": {
                "bytes": 18943,
                "archive": "archive.8/_20746_archive_1.a",
                "mod": "ALUTest_v",
                "mode": 4,
                "out": "Mdhkz_d.o",
                "checksum": 0
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "bytes": 7283,
                "mod": "...MASTER...",
                "mode": 4,
                "out": "objs/amcQw_d.o",
                "checksum": 0
            }
        }
    },
    "CompileStatus": "Successful",
    "CurCompileUdps": {},
    "NameTable": {
        "ALUTest_v": [
            "ALUTest_v",
            "Mdhkz",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "CompileStrategy": "fullobj",
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 60109,
        "archive": "archive.8/_20746_archive_1.a"
    },
    "LVLData": [
        "SIM"
    ],
    "PEModules": [],
    "CompileProcesses": [
        "cgproc.20746.json"
    ]
}