0.6
2019.1
Sep  4 2019
09:47:21
/home/paul/work/fpga/Xilinx/artix7/projects/ds_sound/ds_sound.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/paul/work/fpga/Xilinx/artix7/projects/ds_sound/ds_sound.srcs/sim_1/new/sim_top.sv,1577404765,systemVerilog,,,,sim_top,,,../../../../ds_sound.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/paul/work/fpga/Xilinx/artix7/projects/ds_sound/ds_sound.srcs/sources_1/imports/Downloads/dac_dsm2.vhd,1350411444,vhdl,,,,dac_dsm2,,,,,,,,
/home/paul/work/fpga/Xilinx/artix7/projects/ds_sound/ds_sound.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1577319858,verilog,,/home/paul/work/fpga/Xilinx/artix7/projects/ds_sound/ds_sound.srcs/sources_1/new/signal_gen.v,,clk_wiz_0,,,../../../../ds_sound.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/paul/work/fpga/Xilinx/artix7/projects/ds_sound/ds_sound.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1577319858,verilog,,/home/paul/work/fpga/Xilinx/artix7/projects/ds_sound/ds_sound.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../ds_sound.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/paul/work/fpga/Xilinx/artix7/projects/ds_sound/ds_sound.srcs/sources_1/ip/ila_0/sim/ila_0.v,1577388577,verilog,,/home/paul/work/fpga/Xilinx/artix7/projects/ds_sound/ds_sound.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,,ila_0,,,../../../../ds_sound.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/paul/work/fpga/Xilinx/artix7/projects/ds_sound/ds_sound.srcs/sources_1/new/aars_top.sv,1577402915,systemVerilog,,,,aars_top,,,../../../../ds_sound.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/paul/work/fpga/Xilinx/artix7/projects/ds_sound/ds_sound.srcs/sources_1/new/signal_gen.v,1577447613,verilog,,,,signal_gen,,,../../../../ds_sound.srcs/sources_1/ip/clk_wiz_0,,,,,
