<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="dds_LUT_pw24_ow24_synth_1" LaunchDir="C:/Users/RazBB/Documents/GitHub/RedPitayaMaster/fpga/project/redpitaya.runs/dds_LUT_pw24_ow24_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="dds_LUT_pw24_ow16_synth_1" LaunchDir="C:/Users/RazBB/Documents/GitHub/RedPitayaMaster/fpga/project/redpitaya.runs/dds_LUT_pw24_ow16_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Users/RazBB/Documents/GitHub/RedPitayaMaster/fpga/project/redpitaya.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="dds_LUT_pw24_ow24_synth_1"/>
		<Parent Id="dds_LUT_pw24_ow16_synth_1"/>
	</Run>
</Runs>

