// Seed: 462426241
module module_0 (
    output id_0,
    input id_1,
    input logic id_2,
    inout id_3,
    output id_4,
    input id_5
);
  assign id_3 = id_2;
  assign id_3 = id_3;
  assign id_0 = id_2;
  type_0 id_6 (
      1,
      id_2
  );
endmodule
