{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Design Software" 0 -1 1496163870425 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "8 4 " "Parallel compilation is enabled for 8 processors, but there are only 4 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Design Software" 0 -1 1496163870426 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "neopixel.v(36) " "Verilog HDL information at neopixel.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "neopixel.v" "" { Text "/home/roboy/workspace/neopixel_fpga/fpga-rtl/neopixel.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1496163878486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neopixel.v 1 1 " "Found 1 design units, including 1 entities, in source file neopixel.v" { { "Info" "ISGN_ENTITY_NAME" "1 neopixel " "Found entity 1: neopixel" {  } { { "neopixel.v" "" { Text "/home/roboy/workspace/neopixel_fpga/fpga-rtl/neopixel.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496163878488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1496163878488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Counter.v 1 1 " "Found 1 design units, including 1 entities, in source file Counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.v" "" { Text "/home/roboy/workspace/neopixel_fpga/fpga-rtl/Counter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496163878489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1496163878489 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ghrd.v 1 1 " "Using design file ghrd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd " "Found entity 1: ghrd" {  } { { "ghrd.v" "" { Text "/home/roboy/workspace/neopixel_fpga/fpga-rtl/ghrd.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496163878529 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1496163878529 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ghrd " "Elaborating entity \"ghrd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1496163878535 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED ghrd.v(120) " "Output port \"LED\" at ghrd.v(120) has no driver" {  } { { "ghrd.v" "" { Text "/home/roboy/workspace/neopixel_fpga/fpga-rtl/ghrd.v" 120 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1496163878538 "|ghrd"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST ghrd.v(40) " "Output port \"ADC_CONVST\" at ghrd.v(40) has no driver" {  } { { "ghrd.v" "" { Text "/home/roboy/workspace/neopixel_fpga/fpga-rtl/ghrd.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1496163878538 "|ghrd"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCK ghrd.v(41) " "Output port \"ADC_SCK\" at ghrd.v(41) has no driver" {  } { { "ghrd.v" "" { Text "/home/roboy/workspace/neopixel_fpga/fpga-rtl/ghrd.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1496163878538 "|ghrd"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SDI ghrd.v(42) " "Output port \"ADC_SDI\" at ghrd.v(42) has no driver" {  } { { "ghrd.v" "" { Text "/home/roboy/workspace/neopixel_fpga/fpga-rtl/ghrd.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1496163878538 "|ghrd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neopixel neopixel:pixel " "Elaborating entity \"neopixel\" for hierarchy \"neopixel:pixel\"" {  } { { "ghrd.v" "pixel" { Text "/home/roboy/workspace/neopixel_fpga/fpga-rtl/ghrd.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1496163878545 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 neopixel.v(77) " "Verilog HDL assignment warning at neopixel.v(77): truncated value with size 32 to match size of target (8)" {  } { { "neopixel.v" "" { Text "/home/roboy/workspace/neopixel_fpga/fpga-rtl/neopixel.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1496163878547 "|ghrd|neopixel:pixel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 neopixel.v(104) " "Verilog HDL assignment warning at neopixel.v(104): truncated value with size 32 to match size of target (8)" {  } { { "neopixel.v" "" { Text "/home/roboy/workspace/neopixel_fpga/fpga-rtl/neopixel.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1496163878548 "|ghrd|neopixel:pixel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter neopixel:pixel\|Counter:counter " "Elaborating entity \"Counter\" for hierarchy \"neopixel:pixel\|Counter:counter\"" {  } { { "neopixel.v" "counter" { Text "/home/roboy/workspace/neopixel_fpga/fpga-rtl/neopixel.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1496163878566 ""}
