Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Sun Dec 11 18:12:27 2016
| Host         : DESKTOP-53LB28A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file povDisplay_timing_summary_routed.rpt -rpx povDisplay_timing_summary_routed.rpx
| Design       : povDisplay
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.15 2016-08-17
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.114     -756.172                    116                  380        0.125        0.000                      0                  380        4.500        0.000                       0                   209  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -8.114     -756.172                    116                  380        0.125        0.000                      0                  380        4.500        0.000                       0                   209  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          116  Failing Endpoints,  Worst Slack       -8.114ns,  Total Violation     -756.172ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.114ns  (required time - arrival time)
  Source:                 clkCount3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colourPos_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.427ns  (logic 7.940ns (45.560%)  route 9.487ns (54.440%))
  Logic Levels:           32  (CARRY4=20 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X32Y58         FDRE                                         r  clkCount3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.456     5.529 f  clkCount3_reg[21]/Q
                         net (fo=2, routed)           0.510     6.039    clkCount3_reg[21]
    SLICE_X32Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.163 f  rotationTime[21]_i_9/O
                         net (fo=1, routed)           0.583     6.746    rotationTime[21]_i_9_n_0
    SLICE_X39Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.870 f  rotationTime[21]_i_8/O
                         net (fo=1, routed)           0.151     7.021    rotationTime[21]_i_8_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.145 f  rotationTime[21]_i_4/O
                         net (fo=1, routed)           0.154     7.299    rotationTime[21]_i_4_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I4_O)        0.124     7.423 r  rotationTime[21]_i_2/O
                         net (fo=157, routed)         0.915     8.338    firstRead0
    SLICE_X38Y59         LUT3 (Prop_lut3_I0_O)        0.124     8.462 r  clkCount2[0]_i_603/O
                         net (fo=1, routed)           0.000     8.462    clkCount2[0]_i_603_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.975 r  clkCount2_reg[0]_i_573/CO[3]
                         net (fo=1, routed)           0.000     8.975    clkCount2_reg[0]_i_573_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.092 r  clkCount2_reg[0]_i_537/CO[3]
                         net (fo=1, routed)           0.000     9.092    clkCount2_reg[0]_i_537_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.209 r  clkCount2_reg[0]_i_488/CO[3]
                         net (fo=1, routed)           0.000     9.209    clkCount2_reg[0]_i_488_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.326 r  clkCount2_reg[0]_i_443/CO[3]
                         net (fo=1, routed)           0.000     9.326    clkCount2_reg[0]_i_443_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.443 r  clkCount2_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000     9.443    clkCount2_reg[0]_i_383_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.560 r  clkCount2_reg[0]_i_313/CO[3]
                         net (fo=46, routed)          1.412    10.972    clkCount2_reg[0]_i_313_n_0
    SLICE_X35Y64         LUT6 (Prop_lut6_I5_O)        0.124    11.096 r  clkCount2[0]_i_373/O
                         net (fo=1, routed)           0.000    11.096    clkCount2[0]_i_373_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.646 r  clkCount2_reg[0]_i_282/CO[3]
                         net (fo=1, routed)           0.000    11.646    clkCount2_reg[0]_i_282_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.760 r  clkCount2_reg[0]_i_279/CO[3]
                         net (fo=1, routed)           0.000    11.760    clkCount2_reg[0]_i_279_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.094 r  clkCount2_reg[0]_i_218/O[1]
                         net (fo=3, routed)           0.610    12.704    clkCount2_reg[0]_i_218_n_6
    SLICE_X28Y65         LUT3 (Prop_lut3_I0_O)        0.303    13.007 r  clkCount2[0]_i_187/O
                         net (fo=1, routed)           0.334    13.341    clkCount2[0]_i_187_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.739 r  clkCount2_reg[0]_i_109/CO[3]
                         net (fo=1, routed)           0.000    13.739    clkCount2_reg[0]_i_109_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.961 r  clkCount2_reg[0]_i_62/O[0]
                         net (fo=6, routed)           0.710    14.671    clkCount2_reg[0]_i_62_n_7
    SLICE_X32Y66         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.682    15.353 r  clkCount2_reg[0]_i_322/CO[3]
                         net (fo=1, routed)           0.000    15.353    clkCount2_reg[0]_i_322_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.687 r  clkCount2_reg[0]_i_238/O[1]
                         net (fo=3, routed)           0.481    16.168    clkCount2_reg[0]_i_238_n_6
    SLICE_X28Y67         LUT4 (Prop_lut4_I3_O)        0.303    16.471 r  clkCount2[0]_i_240/O
                         net (fo=1, routed)           0.336    16.807    clkCount2[0]_i_240_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.333 r  clkCount2_reg[0]_i_159/CO[3]
                         net (fo=1, routed)           0.000    17.333    clkCount2_reg[0]_i_159_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.447 r  clkCount2_reg[0]_i_93/CO[3]
                         net (fo=1, routed)           0.000    17.447    clkCount2_reg[0]_i_93_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.675 r  clkCount2_reg[0]_i_43/CO[2]
                         net (fo=43, routed)          0.613    18.288    clkCount2_reg[0]_i_43_n_1
    SLICE_X31Y70         LUT2 (Prop_lut2_I0_O)        0.313    18.601 r  clkCount2[0]_i_38/O
                         net (fo=14, routed)          0.387    18.988    clkCount2[0]_i_38_n_0
    SLICE_X30Y69         LUT6 (Prop_lut6_I4_O)        0.124    19.112 r  clkCount2[0]_i_101/O
                         net (fo=1, routed)           0.466    19.578    clkCount2[0]_i_101_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.085 r  clkCount2_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.085    clkCount2_reg[0]_i_46_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.199 r  clkCount2_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.199    clkCount2_reg[0]_i_25_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.313 r  clkCount2_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.313    clkCount2_reg[0]_i_14_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.427 r  clkCount2_reg[0]_i_5/CO[3]
                         net (fo=2, routed)           0.962    21.389    clkCount2_reg[0]_i_5_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I2_O)        0.124    21.513 r  colourPos[0]_i_3/O
                         net (fo=1, routed)           0.159    21.672    colourPos[0]_i_3_n_0
    SLICE_X40Y71         LUT5 (Prop_lut5_I0_O)        0.124    21.796 r  colourPos[0]_i_1/O
                         net (fo=32, routed)          0.705    22.500    colourPos[0]_i_1_n_0
    SLICE_X38Y74         FDRE                                         r  colourPos_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.418    14.759    clk_IBUF_BUFG
    SLICE_X38Y74         FDRE                                         r  colourPos_reg[28]/C
                         clock pessimism              0.187    14.946    
                         clock uncertainty           -0.035    14.910    
    SLICE_X38Y74         FDRE (Setup_fdre_C_R)       -0.524    14.386    colourPos_reg[28]
  -------------------------------------------------------------------
                         required time                         14.386    
                         arrival time                         -22.500    
  -------------------------------------------------------------------
                         slack                                 -8.114    

Slack (VIOLATED) :        -8.114ns  (required time - arrival time)
  Source:                 clkCount3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colourPos_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.427ns  (logic 7.940ns (45.560%)  route 9.487ns (54.440%))
  Logic Levels:           32  (CARRY4=20 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X32Y58         FDRE                                         r  clkCount3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.456     5.529 f  clkCount3_reg[21]/Q
                         net (fo=2, routed)           0.510     6.039    clkCount3_reg[21]
    SLICE_X32Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.163 f  rotationTime[21]_i_9/O
                         net (fo=1, routed)           0.583     6.746    rotationTime[21]_i_9_n_0
    SLICE_X39Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.870 f  rotationTime[21]_i_8/O
                         net (fo=1, routed)           0.151     7.021    rotationTime[21]_i_8_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.145 f  rotationTime[21]_i_4/O
                         net (fo=1, routed)           0.154     7.299    rotationTime[21]_i_4_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I4_O)        0.124     7.423 r  rotationTime[21]_i_2/O
                         net (fo=157, routed)         0.915     8.338    firstRead0
    SLICE_X38Y59         LUT3 (Prop_lut3_I0_O)        0.124     8.462 r  clkCount2[0]_i_603/O
                         net (fo=1, routed)           0.000     8.462    clkCount2[0]_i_603_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.975 r  clkCount2_reg[0]_i_573/CO[3]
                         net (fo=1, routed)           0.000     8.975    clkCount2_reg[0]_i_573_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.092 r  clkCount2_reg[0]_i_537/CO[3]
                         net (fo=1, routed)           0.000     9.092    clkCount2_reg[0]_i_537_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.209 r  clkCount2_reg[0]_i_488/CO[3]
                         net (fo=1, routed)           0.000     9.209    clkCount2_reg[0]_i_488_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.326 r  clkCount2_reg[0]_i_443/CO[3]
                         net (fo=1, routed)           0.000     9.326    clkCount2_reg[0]_i_443_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.443 r  clkCount2_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000     9.443    clkCount2_reg[0]_i_383_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.560 r  clkCount2_reg[0]_i_313/CO[3]
                         net (fo=46, routed)          1.412    10.972    clkCount2_reg[0]_i_313_n_0
    SLICE_X35Y64         LUT6 (Prop_lut6_I5_O)        0.124    11.096 r  clkCount2[0]_i_373/O
                         net (fo=1, routed)           0.000    11.096    clkCount2[0]_i_373_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.646 r  clkCount2_reg[0]_i_282/CO[3]
                         net (fo=1, routed)           0.000    11.646    clkCount2_reg[0]_i_282_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.760 r  clkCount2_reg[0]_i_279/CO[3]
                         net (fo=1, routed)           0.000    11.760    clkCount2_reg[0]_i_279_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.094 r  clkCount2_reg[0]_i_218/O[1]
                         net (fo=3, routed)           0.610    12.704    clkCount2_reg[0]_i_218_n_6
    SLICE_X28Y65         LUT3 (Prop_lut3_I0_O)        0.303    13.007 r  clkCount2[0]_i_187/O
                         net (fo=1, routed)           0.334    13.341    clkCount2[0]_i_187_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.739 r  clkCount2_reg[0]_i_109/CO[3]
                         net (fo=1, routed)           0.000    13.739    clkCount2_reg[0]_i_109_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.961 r  clkCount2_reg[0]_i_62/O[0]
                         net (fo=6, routed)           0.710    14.671    clkCount2_reg[0]_i_62_n_7
    SLICE_X32Y66         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.682    15.353 r  clkCount2_reg[0]_i_322/CO[3]
                         net (fo=1, routed)           0.000    15.353    clkCount2_reg[0]_i_322_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.687 r  clkCount2_reg[0]_i_238/O[1]
                         net (fo=3, routed)           0.481    16.168    clkCount2_reg[0]_i_238_n_6
    SLICE_X28Y67         LUT4 (Prop_lut4_I3_O)        0.303    16.471 r  clkCount2[0]_i_240/O
                         net (fo=1, routed)           0.336    16.807    clkCount2[0]_i_240_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.333 r  clkCount2_reg[0]_i_159/CO[3]
                         net (fo=1, routed)           0.000    17.333    clkCount2_reg[0]_i_159_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.447 r  clkCount2_reg[0]_i_93/CO[3]
                         net (fo=1, routed)           0.000    17.447    clkCount2_reg[0]_i_93_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.675 r  clkCount2_reg[0]_i_43/CO[2]
                         net (fo=43, routed)          0.613    18.288    clkCount2_reg[0]_i_43_n_1
    SLICE_X31Y70         LUT2 (Prop_lut2_I0_O)        0.313    18.601 r  clkCount2[0]_i_38/O
                         net (fo=14, routed)          0.387    18.988    clkCount2[0]_i_38_n_0
    SLICE_X30Y69         LUT6 (Prop_lut6_I4_O)        0.124    19.112 r  clkCount2[0]_i_101/O
                         net (fo=1, routed)           0.466    19.578    clkCount2[0]_i_101_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.085 r  clkCount2_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.085    clkCount2_reg[0]_i_46_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.199 r  clkCount2_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.199    clkCount2_reg[0]_i_25_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.313 r  clkCount2_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.313    clkCount2_reg[0]_i_14_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.427 r  clkCount2_reg[0]_i_5/CO[3]
                         net (fo=2, routed)           0.962    21.389    clkCount2_reg[0]_i_5_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I2_O)        0.124    21.513 r  colourPos[0]_i_3/O
                         net (fo=1, routed)           0.159    21.672    colourPos[0]_i_3_n_0
    SLICE_X40Y71         LUT5 (Prop_lut5_I0_O)        0.124    21.796 r  colourPos[0]_i_1/O
                         net (fo=32, routed)          0.705    22.500    colourPos[0]_i_1_n_0
    SLICE_X38Y74         FDRE                                         r  colourPos_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.418    14.759    clk_IBUF_BUFG
    SLICE_X38Y74         FDRE                                         r  colourPos_reg[29]/C
                         clock pessimism              0.187    14.946    
                         clock uncertainty           -0.035    14.910    
    SLICE_X38Y74         FDRE (Setup_fdre_C_R)       -0.524    14.386    colourPos_reg[29]
  -------------------------------------------------------------------
                         required time                         14.386    
                         arrival time                         -22.500    
  -------------------------------------------------------------------
                         slack                                 -8.114    

Slack (VIOLATED) :        -8.114ns  (required time - arrival time)
  Source:                 clkCount3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colourPos_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.427ns  (logic 7.940ns (45.560%)  route 9.487ns (54.440%))
  Logic Levels:           32  (CARRY4=20 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X32Y58         FDRE                                         r  clkCount3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.456     5.529 f  clkCount3_reg[21]/Q
                         net (fo=2, routed)           0.510     6.039    clkCount3_reg[21]
    SLICE_X32Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.163 f  rotationTime[21]_i_9/O
                         net (fo=1, routed)           0.583     6.746    rotationTime[21]_i_9_n_0
    SLICE_X39Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.870 f  rotationTime[21]_i_8/O
                         net (fo=1, routed)           0.151     7.021    rotationTime[21]_i_8_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.145 f  rotationTime[21]_i_4/O
                         net (fo=1, routed)           0.154     7.299    rotationTime[21]_i_4_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I4_O)        0.124     7.423 r  rotationTime[21]_i_2/O
                         net (fo=157, routed)         0.915     8.338    firstRead0
    SLICE_X38Y59         LUT3 (Prop_lut3_I0_O)        0.124     8.462 r  clkCount2[0]_i_603/O
                         net (fo=1, routed)           0.000     8.462    clkCount2[0]_i_603_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.975 r  clkCount2_reg[0]_i_573/CO[3]
                         net (fo=1, routed)           0.000     8.975    clkCount2_reg[0]_i_573_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.092 r  clkCount2_reg[0]_i_537/CO[3]
                         net (fo=1, routed)           0.000     9.092    clkCount2_reg[0]_i_537_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.209 r  clkCount2_reg[0]_i_488/CO[3]
                         net (fo=1, routed)           0.000     9.209    clkCount2_reg[0]_i_488_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.326 r  clkCount2_reg[0]_i_443/CO[3]
                         net (fo=1, routed)           0.000     9.326    clkCount2_reg[0]_i_443_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.443 r  clkCount2_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000     9.443    clkCount2_reg[0]_i_383_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.560 r  clkCount2_reg[0]_i_313/CO[3]
                         net (fo=46, routed)          1.412    10.972    clkCount2_reg[0]_i_313_n_0
    SLICE_X35Y64         LUT6 (Prop_lut6_I5_O)        0.124    11.096 r  clkCount2[0]_i_373/O
                         net (fo=1, routed)           0.000    11.096    clkCount2[0]_i_373_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.646 r  clkCount2_reg[0]_i_282/CO[3]
                         net (fo=1, routed)           0.000    11.646    clkCount2_reg[0]_i_282_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.760 r  clkCount2_reg[0]_i_279/CO[3]
                         net (fo=1, routed)           0.000    11.760    clkCount2_reg[0]_i_279_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.094 r  clkCount2_reg[0]_i_218/O[1]
                         net (fo=3, routed)           0.610    12.704    clkCount2_reg[0]_i_218_n_6
    SLICE_X28Y65         LUT3 (Prop_lut3_I0_O)        0.303    13.007 r  clkCount2[0]_i_187/O
                         net (fo=1, routed)           0.334    13.341    clkCount2[0]_i_187_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.739 r  clkCount2_reg[0]_i_109/CO[3]
                         net (fo=1, routed)           0.000    13.739    clkCount2_reg[0]_i_109_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.961 r  clkCount2_reg[0]_i_62/O[0]
                         net (fo=6, routed)           0.710    14.671    clkCount2_reg[0]_i_62_n_7
    SLICE_X32Y66         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.682    15.353 r  clkCount2_reg[0]_i_322/CO[3]
                         net (fo=1, routed)           0.000    15.353    clkCount2_reg[0]_i_322_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.687 r  clkCount2_reg[0]_i_238/O[1]
                         net (fo=3, routed)           0.481    16.168    clkCount2_reg[0]_i_238_n_6
    SLICE_X28Y67         LUT4 (Prop_lut4_I3_O)        0.303    16.471 r  clkCount2[0]_i_240/O
                         net (fo=1, routed)           0.336    16.807    clkCount2[0]_i_240_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.333 r  clkCount2_reg[0]_i_159/CO[3]
                         net (fo=1, routed)           0.000    17.333    clkCount2_reg[0]_i_159_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.447 r  clkCount2_reg[0]_i_93/CO[3]
                         net (fo=1, routed)           0.000    17.447    clkCount2_reg[0]_i_93_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.675 r  clkCount2_reg[0]_i_43/CO[2]
                         net (fo=43, routed)          0.613    18.288    clkCount2_reg[0]_i_43_n_1
    SLICE_X31Y70         LUT2 (Prop_lut2_I0_O)        0.313    18.601 r  clkCount2[0]_i_38/O
                         net (fo=14, routed)          0.387    18.988    clkCount2[0]_i_38_n_0
    SLICE_X30Y69         LUT6 (Prop_lut6_I4_O)        0.124    19.112 r  clkCount2[0]_i_101/O
                         net (fo=1, routed)           0.466    19.578    clkCount2[0]_i_101_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.085 r  clkCount2_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.085    clkCount2_reg[0]_i_46_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.199 r  clkCount2_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.199    clkCount2_reg[0]_i_25_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.313 r  clkCount2_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.313    clkCount2_reg[0]_i_14_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.427 r  clkCount2_reg[0]_i_5/CO[3]
                         net (fo=2, routed)           0.962    21.389    clkCount2_reg[0]_i_5_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I2_O)        0.124    21.513 r  colourPos[0]_i_3/O
                         net (fo=1, routed)           0.159    21.672    colourPos[0]_i_3_n_0
    SLICE_X40Y71         LUT5 (Prop_lut5_I0_O)        0.124    21.796 r  colourPos[0]_i_1/O
                         net (fo=32, routed)          0.705    22.500    colourPos[0]_i_1_n_0
    SLICE_X38Y74         FDRE                                         r  colourPos_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.418    14.759    clk_IBUF_BUFG
    SLICE_X38Y74         FDRE                                         r  colourPos_reg[30]/C
                         clock pessimism              0.187    14.946    
                         clock uncertainty           -0.035    14.910    
    SLICE_X38Y74         FDRE (Setup_fdre_C_R)       -0.524    14.386    colourPos_reg[30]
  -------------------------------------------------------------------
                         required time                         14.386    
                         arrival time                         -22.500    
  -------------------------------------------------------------------
                         slack                                 -8.114    

Slack (VIOLATED) :        -8.114ns  (required time - arrival time)
  Source:                 clkCount3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colourPos_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.427ns  (logic 7.940ns (45.560%)  route 9.487ns (54.440%))
  Logic Levels:           32  (CARRY4=20 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X32Y58         FDRE                                         r  clkCount3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.456     5.529 f  clkCount3_reg[21]/Q
                         net (fo=2, routed)           0.510     6.039    clkCount3_reg[21]
    SLICE_X32Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.163 f  rotationTime[21]_i_9/O
                         net (fo=1, routed)           0.583     6.746    rotationTime[21]_i_9_n_0
    SLICE_X39Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.870 f  rotationTime[21]_i_8/O
                         net (fo=1, routed)           0.151     7.021    rotationTime[21]_i_8_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.145 f  rotationTime[21]_i_4/O
                         net (fo=1, routed)           0.154     7.299    rotationTime[21]_i_4_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I4_O)        0.124     7.423 r  rotationTime[21]_i_2/O
                         net (fo=157, routed)         0.915     8.338    firstRead0
    SLICE_X38Y59         LUT3 (Prop_lut3_I0_O)        0.124     8.462 r  clkCount2[0]_i_603/O
                         net (fo=1, routed)           0.000     8.462    clkCount2[0]_i_603_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.975 r  clkCount2_reg[0]_i_573/CO[3]
                         net (fo=1, routed)           0.000     8.975    clkCount2_reg[0]_i_573_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.092 r  clkCount2_reg[0]_i_537/CO[3]
                         net (fo=1, routed)           0.000     9.092    clkCount2_reg[0]_i_537_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.209 r  clkCount2_reg[0]_i_488/CO[3]
                         net (fo=1, routed)           0.000     9.209    clkCount2_reg[0]_i_488_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.326 r  clkCount2_reg[0]_i_443/CO[3]
                         net (fo=1, routed)           0.000     9.326    clkCount2_reg[0]_i_443_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.443 r  clkCount2_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000     9.443    clkCount2_reg[0]_i_383_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.560 r  clkCount2_reg[0]_i_313/CO[3]
                         net (fo=46, routed)          1.412    10.972    clkCount2_reg[0]_i_313_n_0
    SLICE_X35Y64         LUT6 (Prop_lut6_I5_O)        0.124    11.096 r  clkCount2[0]_i_373/O
                         net (fo=1, routed)           0.000    11.096    clkCount2[0]_i_373_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.646 r  clkCount2_reg[0]_i_282/CO[3]
                         net (fo=1, routed)           0.000    11.646    clkCount2_reg[0]_i_282_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.760 r  clkCount2_reg[0]_i_279/CO[3]
                         net (fo=1, routed)           0.000    11.760    clkCount2_reg[0]_i_279_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.094 r  clkCount2_reg[0]_i_218/O[1]
                         net (fo=3, routed)           0.610    12.704    clkCount2_reg[0]_i_218_n_6
    SLICE_X28Y65         LUT3 (Prop_lut3_I0_O)        0.303    13.007 r  clkCount2[0]_i_187/O
                         net (fo=1, routed)           0.334    13.341    clkCount2[0]_i_187_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.739 r  clkCount2_reg[0]_i_109/CO[3]
                         net (fo=1, routed)           0.000    13.739    clkCount2_reg[0]_i_109_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.961 r  clkCount2_reg[0]_i_62/O[0]
                         net (fo=6, routed)           0.710    14.671    clkCount2_reg[0]_i_62_n_7
    SLICE_X32Y66         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.682    15.353 r  clkCount2_reg[0]_i_322/CO[3]
                         net (fo=1, routed)           0.000    15.353    clkCount2_reg[0]_i_322_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.687 r  clkCount2_reg[0]_i_238/O[1]
                         net (fo=3, routed)           0.481    16.168    clkCount2_reg[0]_i_238_n_6
    SLICE_X28Y67         LUT4 (Prop_lut4_I3_O)        0.303    16.471 r  clkCount2[0]_i_240/O
                         net (fo=1, routed)           0.336    16.807    clkCount2[0]_i_240_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.333 r  clkCount2_reg[0]_i_159/CO[3]
                         net (fo=1, routed)           0.000    17.333    clkCount2_reg[0]_i_159_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.447 r  clkCount2_reg[0]_i_93/CO[3]
                         net (fo=1, routed)           0.000    17.447    clkCount2_reg[0]_i_93_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.675 r  clkCount2_reg[0]_i_43/CO[2]
                         net (fo=43, routed)          0.613    18.288    clkCount2_reg[0]_i_43_n_1
    SLICE_X31Y70         LUT2 (Prop_lut2_I0_O)        0.313    18.601 r  clkCount2[0]_i_38/O
                         net (fo=14, routed)          0.387    18.988    clkCount2[0]_i_38_n_0
    SLICE_X30Y69         LUT6 (Prop_lut6_I4_O)        0.124    19.112 r  clkCount2[0]_i_101/O
                         net (fo=1, routed)           0.466    19.578    clkCount2[0]_i_101_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.085 r  clkCount2_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.085    clkCount2_reg[0]_i_46_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.199 r  clkCount2_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.199    clkCount2_reg[0]_i_25_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.313 r  clkCount2_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.313    clkCount2_reg[0]_i_14_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.427 r  clkCount2_reg[0]_i_5/CO[3]
                         net (fo=2, routed)           0.962    21.389    clkCount2_reg[0]_i_5_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I2_O)        0.124    21.513 r  colourPos[0]_i_3/O
                         net (fo=1, routed)           0.159    21.672    colourPos[0]_i_3_n_0
    SLICE_X40Y71         LUT5 (Prop_lut5_I0_O)        0.124    21.796 r  colourPos[0]_i_1/O
                         net (fo=32, routed)          0.705    22.500    colourPos[0]_i_1_n_0
    SLICE_X38Y74         FDRE                                         r  colourPos_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.418    14.759    clk_IBUF_BUFG
    SLICE_X38Y74         FDRE                                         r  colourPos_reg[31]/C
                         clock pessimism              0.187    14.946    
                         clock uncertainty           -0.035    14.910    
    SLICE_X38Y74         FDRE (Setup_fdre_C_R)       -0.524    14.386    colourPos_reg[31]
  -------------------------------------------------------------------
                         required time                         14.386    
                         arrival time                         -22.500    
  -------------------------------------------------------------------
                         slack                                 -8.114    

Slack (VIOLATED) :        -8.114ns  (required time - arrival time)
  Source:                 clkCount3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colourPos_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.434ns  (logic 7.940ns (45.543%)  route 9.494ns (54.457%))
  Logic Levels:           32  (CARRY4=20 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X32Y58         FDRE                                         r  clkCount3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.456     5.529 f  clkCount3_reg[21]/Q
                         net (fo=2, routed)           0.510     6.039    clkCount3_reg[21]
    SLICE_X32Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.163 f  rotationTime[21]_i_9/O
                         net (fo=1, routed)           0.583     6.746    rotationTime[21]_i_9_n_0
    SLICE_X39Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.870 f  rotationTime[21]_i_8/O
                         net (fo=1, routed)           0.151     7.021    rotationTime[21]_i_8_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.145 f  rotationTime[21]_i_4/O
                         net (fo=1, routed)           0.154     7.299    rotationTime[21]_i_4_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I4_O)        0.124     7.423 r  rotationTime[21]_i_2/O
                         net (fo=157, routed)         0.915     8.338    firstRead0
    SLICE_X38Y59         LUT3 (Prop_lut3_I0_O)        0.124     8.462 r  clkCount2[0]_i_603/O
                         net (fo=1, routed)           0.000     8.462    clkCount2[0]_i_603_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.975 r  clkCount2_reg[0]_i_573/CO[3]
                         net (fo=1, routed)           0.000     8.975    clkCount2_reg[0]_i_573_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.092 r  clkCount2_reg[0]_i_537/CO[3]
                         net (fo=1, routed)           0.000     9.092    clkCount2_reg[0]_i_537_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.209 r  clkCount2_reg[0]_i_488/CO[3]
                         net (fo=1, routed)           0.000     9.209    clkCount2_reg[0]_i_488_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.326 r  clkCount2_reg[0]_i_443/CO[3]
                         net (fo=1, routed)           0.000     9.326    clkCount2_reg[0]_i_443_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.443 r  clkCount2_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000     9.443    clkCount2_reg[0]_i_383_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.560 r  clkCount2_reg[0]_i_313/CO[3]
                         net (fo=46, routed)          1.412    10.972    clkCount2_reg[0]_i_313_n_0
    SLICE_X35Y64         LUT6 (Prop_lut6_I5_O)        0.124    11.096 r  clkCount2[0]_i_373/O
                         net (fo=1, routed)           0.000    11.096    clkCount2[0]_i_373_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.646 r  clkCount2_reg[0]_i_282/CO[3]
                         net (fo=1, routed)           0.000    11.646    clkCount2_reg[0]_i_282_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.760 r  clkCount2_reg[0]_i_279/CO[3]
                         net (fo=1, routed)           0.000    11.760    clkCount2_reg[0]_i_279_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.094 r  clkCount2_reg[0]_i_218/O[1]
                         net (fo=3, routed)           0.610    12.704    clkCount2_reg[0]_i_218_n_6
    SLICE_X28Y65         LUT3 (Prop_lut3_I0_O)        0.303    13.007 r  clkCount2[0]_i_187/O
                         net (fo=1, routed)           0.334    13.341    clkCount2[0]_i_187_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.739 r  clkCount2_reg[0]_i_109/CO[3]
                         net (fo=1, routed)           0.000    13.739    clkCount2_reg[0]_i_109_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.961 r  clkCount2_reg[0]_i_62/O[0]
                         net (fo=6, routed)           0.710    14.671    clkCount2_reg[0]_i_62_n_7
    SLICE_X32Y66         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.682    15.353 r  clkCount2_reg[0]_i_322/CO[3]
                         net (fo=1, routed)           0.000    15.353    clkCount2_reg[0]_i_322_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.687 r  clkCount2_reg[0]_i_238/O[1]
                         net (fo=3, routed)           0.481    16.168    clkCount2_reg[0]_i_238_n_6
    SLICE_X28Y67         LUT4 (Prop_lut4_I3_O)        0.303    16.471 r  clkCount2[0]_i_240/O
                         net (fo=1, routed)           0.336    16.807    clkCount2[0]_i_240_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.333 r  clkCount2_reg[0]_i_159/CO[3]
                         net (fo=1, routed)           0.000    17.333    clkCount2_reg[0]_i_159_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.447 r  clkCount2_reg[0]_i_93/CO[3]
                         net (fo=1, routed)           0.000    17.447    clkCount2_reg[0]_i_93_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.675 r  clkCount2_reg[0]_i_43/CO[2]
                         net (fo=43, routed)          0.613    18.288    clkCount2_reg[0]_i_43_n_1
    SLICE_X31Y70         LUT2 (Prop_lut2_I0_O)        0.313    18.601 r  clkCount2[0]_i_38/O
                         net (fo=14, routed)          0.387    18.988    clkCount2[0]_i_38_n_0
    SLICE_X30Y69         LUT6 (Prop_lut6_I4_O)        0.124    19.112 r  clkCount2[0]_i_101/O
                         net (fo=1, routed)           0.466    19.578    clkCount2[0]_i_101_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.085 r  clkCount2_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.085    clkCount2_reg[0]_i_46_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.199 r  clkCount2_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.199    clkCount2_reg[0]_i_25_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.313 r  clkCount2_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.313    clkCount2_reg[0]_i_14_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.427 r  clkCount2_reg[0]_i_5/CO[3]
                         net (fo=2, routed)           0.962    21.389    clkCount2_reg[0]_i_5_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I2_O)        0.124    21.513 r  colourPos[0]_i_3/O
                         net (fo=1, routed)           0.159    21.672    colourPos[0]_i_3_n_0
    SLICE_X40Y71         LUT5 (Prop_lut5_I0_O)        0.124    21.796 r  colourPos[0]_i_1/O
                         net (fo=32, routed)          0.711    22.507    colourPos[0]_i_1_n_0
    SLICE_X38Y68         FDRE                                         r  colourPos_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.425    14.766    clk_IBUF_BUFG
    SLICE_X38Y68         FDRE                                         r  colourPos_reg[4]/C
                         clock pessimism              0.187    14.953    
                         clock uncertainty           -0.035    14.917    
    SLICE_X38Y68         FDRE (Setup_fdre_C_R)       -0.524    14.393    colourPos_reg[4]
  -------------------------------------------------------------------
                         required time                         14.393    
                         arrival time                         -22.507    
  -------------------------------------------------------------------
                         slack                                 -8.114    

Slack (VIOLATED) :        -8.114ns  (required time - arrival time)
  Source:                 clkCount3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colourPos_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.434ns  (logic 7.940ns (45.543%)  route 9.494ns (54.457%))
  Logic Levels:           32  (CARRY4=20 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X32Y58         FDRE                                         r  clkCount3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.456     5.529 f  clkCount3_reg[21]/Q
                         net (fo=2, routed)           0.510     6.039    clkCount3_reg[21]
    SLICE_X32Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.163 f  rotationTime[21]_i_9/O
                         net (fo=1, routed)           0.583     6.746    rotationTime[21]_i_9_n_0
    SLICE_X39Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.870 f  rotationTime[21]_i_8/O
                         net (fo=1, routed)           0.151     7.021    rotationTime[21]_i_8_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.145 f  rotationTime[21]_i_4/O
                         net (fo=1, routed)           0.154     7.299    rotationTime[21]_i_4_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I4_O)        0.124     7.423 r  rotationTime[21]_i_2/O
                         net (fo=157, routed)         0.915     8.338    firstRead0
    SLICE_X38Y59         LUT3 (Prop_lut3_I0_O)        0.124     8.462 r  clkCount2[0]_i_603/O
                         net (fo=1, routed)           0.000     8.462    clkCount2[0]_i_603_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.975 r  clkCount2_reg[0]_i_573/CO[3]
                         net (fo=1, routed)           0.000     8.975    clkCount2_reg[0]_i_573_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.092 r  clkCount2_reg[0]_i_537/CO[3]
                         net (fo=1, routed)           0.000     9.092    clkCount2_reg[0]_i_537_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.209 r  clkCount2_reg[0]_i_488/CO[3]
                         net (fo=1, routed)           0.000     9.209    clkCount2_reg[0]_i_488_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.326 r  clkCount2_reg[0]_i_443/CO[3]
                         net (fo=1, routed)           0.000     9.326    clkCount2_reg[0]_i_443_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.443 r  clkCount2_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000     9.443    clkCount2_reg[0]_i_383_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.560 r  clkCount2_reg[0]_i_313/CO[3]
                         net (fo=46, routed)          1.412    10.972    clkCount2_reg[0]_i_313_n_0
    SLICE_X35Y64         LUT6 (Prop_lut6_I5_O)        0.124    11.096 r  clkCount2[0]_i_373/O
                         net (fo=1, routed)           0.000    11.096    clkCount2[0]_i_373_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.646 r  clkCount2_reg[0]_i_282/CO[3]
                         net (fo=1, routed)           0.000    11.646    clkCount2_reg[0]_i_282_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.760 r  clkCount2_reg[0]_i_279/CO[3]
                         net (fo=1, routed)           0.000    11.760    clkCount2_reg[0]_i_279_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.094 r  clkCount2_reg[0]_i_218/O[1]
                         net (fo=3, routed)           0.610    12.704    clkCount2_reg[0]_i_218_n_6
    SLICE_X28Y65         LUT3 (Prop_lut3_I0_O)        0.303    13.007 r  clkCount2[0]_i_187/O
                         net (fo=1, routed)           0.334    13.341    clkCount2[0]_i_187_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.739 r  clkCount2_reg[0]_i_109/CO[3]
                         net (fo=1, routed)           0.000    13.739    clkCount2_reg[0]_i_109_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.961 r  clkCount2_reg[0]_i_62/O[0]
                         net (fo=6, routed)           0.710    14.671    clkCount2_reg[0]_i_62_n_7
    SLICE_X32Y66         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.682    15.353 r  clkCount2_reg[0]_i_322/CO[3]
                         net (fo=1, routed)           0.000    15.353    clkCount2_reg[0]_i_322_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.687 r  clkCount2_reg[0]_i_238/O[1]
                         net (fo=3, routed)           0.481    16.168    clkCount2_reg[0]_i_238_n_6
    SLICE_X28Y67         LUT4 (Prop_lut4_I3_O)        0.303    16.471 r  clkCount2[0]_i_240/O
                         net (fo=1, routed)           0.336    16.807    clkCount2[0]_i_240_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.333 r  clkCount2_reg[0]_i_159/CO[3]
                         net (fo=1, routed)           0.000    17.333    clkCount2_reg[0]_i_159_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.447 r  clkCount2_reg[0]_i_93/CO[3]
                         net (fo=1, routed)           0.000    17.447    clkCount2_reg[0]_i_93_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.675 r  clkCount2_reg[0]_i_43/CO[2]
                         net (fo=43, routed)          0.613    18.288    clkCount2_reg[0]_i_43_n_1
    SLICE_X31Y70         LUT2 (Prop_lut2_I0_O)        0.313    18.601 r  clkCount2[0]_i_38/O
                         net (fo=14, routed)          0.387    18.988    clkCount2[0]_i_38_n_0
    SLICE_X30Y69         LUT6 (Prop_lut6_I4_O)        0.124    19.112 r  clkCount2[0]_i_101/O
                         net (fo=1, routed)           0.466    19.578    clkCount2[0]_i_101_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.085 r  clkCount2_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.085    clkCount2_reg[0]_i_46_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.199 r  clkCount2_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.199    clkCount2_reg[0]_i_25_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.313 r  clkCount2_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.313    clkCount2_reg[0]_i_14_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.427 r  clkCount2_reg[0]_i_5/CO[3]
                         net (fo=2, routed)           0.962    21.389    clkCount2_reg[0]_i_5_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I2_O)        0.124    21.513 r  colourPos[0]_i_3/O
                         net (fo=1, routed)           0.159    21.672    colourPos[0]_i_3_n_0
    SLICE_X40Y71         LUT5 (Prop_lut5_I0_O)        0.124    21.796 r  colourPos[0]_i_1/O
                         net (fo=32, routed)          0.711    22.507    colourPos[0]_i_1_n_0
    SLICE_X38Y68         FDRE                                         r  colourPos_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.425    14.766    clk_IBUF_BUFG
    SLICE_X38Y68         FDRE                                         r  colourPos_reg[5]/C
                         clock pessimism              0.187    14.953    
                         clock uncertainty           -0.035    14.917    
    SLICE_X38Y68         FDRE (Setup_fdre_C_R)       -0.524    14.393    colourPos_reg[5]
  -------------------------------------------------------------------
                         required time                         14.393    
                         arrival time                         -22.507    
  -------------------------------------------------------------------
                         slack                                 -8.114    

Slack (VIOLATED) :        -8.114ns  (required time - arrival time)
  Source:                 clkCount3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colourPos_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.434ns  (logic 7.940ns (45.543%)  route 9.494ns (54.457%))
  Logic Levels:           32  (CARRY4=20 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X32Y58         FDRE                                         r  clkCount3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.456     5.529 f  clkCount3_reg[21]/Q
                         net (fo=2, routed)           0.510     6.039    clkCount3_reg[21]
    SLICE_X32Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.163 f  rotationTime[21]_i_9/O
                         net (fo=1, routed)           0.583     6.746    rotationTime[21]_i_9_n_0
    SLICE_X39Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.870 f  rotationTime[21]_i_8/O
                         net (fo=1, routed)           0.151     7.021    rotationTime[21]_i_8_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.145 f  rotationTime[21]_i_4/O
                         net (fo=1, routed)           0.154     7.299    rotationTime[21]_i_4_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I4_O)        0.124     7.423 r  rotationTime[21]_i_2/O
                         net (fo=157, routed)         0.915     8.338    firstRead0
    SLICE_X38Y59         LUT3 (Prop_lut3_I0_O)        0.124     8.462 r  clkCount2[0]_i_603/O
                         net (fo=1, routed)           0.000     8.462    clkCount2[0]_i_603_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.975 r  clkCount2_reg[0]_i_573/CO[3]
                         net (fo=1, routed)           0.000     8.975    clkCount2_reg[0]_i_573_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.092 r  clkCount2_reg[0]_i_537/CO[3]
                         net (fo=1, routed)           0.000     9.092    clkCount2_reg[0]_i_537_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.209 r  clkCount2_reg[0]_i_488/CO[3]
                         net (fo=1, routed)           0.000     9.209    clkCount2_reg[0]_i_488_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.326 r  clkCount2_reg[0]_i_443/CO[3]
                         net (fo=1, routed)           0.000     9.326    clkCount2_reg[0]_i_443_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.443 r  clkCount2_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000     9.443    clkCount2_reg[0]_i_383_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.560 r  clkCount2_reg[0]_i_313/CO[3]
                         net (fo=46, routed)          1.412    10.972    clkCount2_reg[0]_i_313_n_0
    SLICE_X35Y64         LUT6 (Prop_lut6_I5_O)        0.124    11.096 r  clkCount2[0]_i_373/O
                         net (fo=1, routed)           0.000    11.096    clkCount2[0]_i_373_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.646 r  clkCount2_reg[0]_i_282/CO[3]
                         net (fo=1, routed)           0.000    11.646    clkCount2_reg[0]_i_282_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.760 r  clkCount2_reg[0]_i_279/CO[3]
                         net (fo=1, routed)           0.000    11.760    clkCount2_reg[0]_i_279_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.094 r  clkCount2_reg[0]_i_218/O[1]
                         net (fo=3, routed)           0.610    12.704    clkCount2_reg[0]_i_218_n_6
    SLICE_X28Y65         LUT3 (Prop_lut3_I0_O)        0.303    13.007 r  clkCount2[0]_i_187/O
                         net (fo=1, routed)           0.334    13.341    clkCount2[0]_i_187_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.739 r  clkCount2_reg[0]_i_109/CO[3]
                         net (fo=1, routed)           0.000    13.739    clkCount2_reg[0]_i_109_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.961 r  clkCount2_reg[0]_i_62/O[0]
                         net (fo=6, routed)           0.710    14.671    clkCount2_reg[0]_i_62_n_7
    SLICE_X32Y66         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.682    15.353 r  clkCount2_reg[0]_i_322/CO[3]
                         net (fo=1, routed)           0.000    15.353    clkCount2_reg[0]_i_322_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.687 r  clkCount2_reg[0]_i_238/O[1]
                         net (fo=3, routed)           0.481    16.168    clkCount2_reg[0]_i_238_n_6
    SLICE_X28Y67         LUT4 (Prop_lut4_I3_O)        0.303    16.471 r  clkCount2[0]_i_240/O
                         net (fo=1, routed)           0.336    16.807    clkCount2[0]_i_240_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.333 r  clkCount2_reg[0]_i_159/CO[3]
                         net (fo=1, routed)           0.000    17.333    clkCount2_reg[0]_i_159_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.447 r  clkCount2_reg[0]_i_93/CO[3]
                         net (fo=1, routed)           0.000    17.447    clkCount2_reg[0]_i_93_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.675 r  clkCount2_reg[0]_i_43/CO[2]
                         net (fo=43, routed)          0.613    18.288    clkCount2_reg[0]_i_43_n_1
    SLICE_X31Y70         LUT2 (Prop_lut2_I0_O)        0.313    18.601 r  clkCount2[0]_i_38/O
                         net (fo=14, routed)          0.387    18.988    clkCount2[0]_i_38_n_0
    SLICE_X30Y69         LUT6 (Prop_lut6_I4_O)        0.124    19.112 r  clkCount2[0]_i_101/O
                         net (fo=1, routed)           0.466    19.578    clkCount2[0]_i_101_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.085 r  clkCount2_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.085    clkCount2_reg[0]_i_46_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.199 r  clkCount2_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.199    clkCount2_reg[0]_i_25_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.313 r  clkCount2_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.313    clkCount2_reg[0]_i_14_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.427 r  clkCount2_reg[0]_i_5/CO[3]
                         net (fo=2, routed)           0.962    21.389    clkCount2_reg[0]_i_5_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I2_O)        0.124    21.513 r  colourPos[0]_i_3/O
                         net (fo=1, routed)           0.159    21.672    colourPos[0]_i_3_n_0
    SLICE_X40Y71         LUT5 (Prop_lut5_I0_O)        0.124    21.796 r  colourPos[0]_i_1/O
                         net (fo=32, routed)          0.711    22.507    colourPos[0]_i_1_n_0
    SLICE_X38Y68         FDRE                                         r  colourPos_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.425    14.766    clk_IBUF_BUFG
    SLICE_X38Y68         FDRE                                         r  colourPos_reg[6]/C
                         clock pessimism              0.187    14.953    
                         clock uncertainty           -0.035    14.917    
    SLICE_X38Y68         FDRE (Setup_fdre_C_R)       -0.524    14.393    colourPos_reg[6]
  -------------------------------------------------------------------
                         required time                         14.393    
                         arrival time                         -22.507    
  -------------------------------------------------------------------
                         slack                                 -8.114    

Slack (VIOLATED) :        -8.114ns  (required time - arrival time)
  Source:                 clkCount3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colourPos_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.434ns  (logic 7.940ns (45.543%)  route 9.494ns (54.457%))
  Logic Levels:           32  (CARRY4=20 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X32Y58         FDRE                                         r  clkCount3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.456     5.529 f  clkCount3_reg[21]/Q
                         net (fo=2, routed)           0.510     6.039    clkCount3_reg[21]
    SLICE_X32Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.163 f  rotationTime[21]_i_9/O
                         net (fo=1, routed)           0.583     6.746    rotationTime[21]_i_9_n_0
    SLICE_X39Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.870 f  rotationTime[21]_i_8/O
                         net (fo=1, routed)           0.151     7.021    rotationTime[21]_i_8_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.145 f  rotationTime[21]_i_4/O
                         net (fo=1, routed)           0.154     7.299    rotationTime[21]_i_4_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I4_O)        0.124     7.423 r  rotationTime[21]_i_2/O
                         net (fo=157, routed)         0.915     8.338    firstRead0
    SLICE_X38Y59         LUT3 (Prop_lut3_I0_O)        0.124     8.462 r  clkCount2[0]_i_603/O
                         net (fo=1, routed)           0.000     8.462    clkCount2[0]_i_603_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.975 r  clkCount2_reg[0]_i_573/CO[3]
                         net (fo=1, routed)           0.000     8.975    clkCount2_reg[0]_i_573_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.092 r  clkCount2_reg[0]_i_537/CO[3]
                         net (fo=1, routed)           0.000     9.092    clkCount2_reg[0]_i_537_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.209 r  clkCount2_reg[0]_i_488/CO[3]
                         net (fo=1, routed)           0.000     9.209    clkCount2_reg[0]_i_488_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.326 r  clkCount2_reg[0]_i_443/CO[3]
                         net (fo=1, routed)           0.000     9.326    clkCount2_reg[0]_i_443_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.443 r  clkCount2_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000     9.443    clkCount2_reg[0]_i_383_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.560 r  clkCount2_reg[0]_i_313/CO[3]
                         net (fo=46, routed)          1.412    10.972    clkCount2_reg[0]_i_313_n_0
    SLICE_X35Y64         LUT6 (Prop_lut6_I5_O)        0.124    11.096 r  clkCount2[0]_i_373/O
                         net (fo=1, routed)           0.000    11.096    clkCount2[0]_i_373_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.646 r  clkCount2_reg[0]_i_282/CO[3]
                         net (fo=1, routed)           0.000    11.646    clkCount2_reg[0]_i_282_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.760 r  clkCount2_reg[0]_i_279/CO[3]
                         net (fo=1, routed)           0.000    11.760    clkCount2_reg[0]_i_279_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.094 r  clkCount2_reg[0]_i_218/O[1]
                         net (fo=3, routed)           0.610    12.704    clkCount2_reg[0]_i_218_n_6
    SLICE_X28Y65         LUT3 (Prop_lut3_I0_O)        0.303    13.007 r  clkCount2[0]_i_187/O
                         net (fo=1, routed)           0.334    13.341    clkCount2[0]_i_187_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.739 r  clkCount2_reg[0]_i_109/CO[3]
                         net (fo=1, routed)           0.000    13.739    clkCount2_reg[0]_i_109_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.961 r  clkCount2_reg[0]_i_62/O[0]
                         net (fo=6, routed)           0.710    14.671    clkCount2_reg[0]_i_62_n_7
    SLICE_X32Y66         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.682    15.353 r  clkCount2_reg[0]_i_322/CO[3]
                         net (fo=1, routed)           0.000    15.353    clkCount2_reg[0]_i_322_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.687 r  clkCount2_reg[0]_i_238/O[1]
                         net (fo=3, routed)           0.481    16.168    clkCount2_reg[0]_i_238_n_6
    SLICE_X28Y67         LUT4 (Prop_lut4_I3_O)        0.303    16.471 r  clkCount2[0]_i_240/O
                         net (fo=1, routed)           0.336    16.807    clkCount2[0]_i_240_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.333 r  clkCount2_reg[0]_i_159/CO[3]
                         net (fo=1, routed)           0.000    17.333    clkCount2_reg[0]_i_159_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.447 r  clkCount2_reg[0]_i_93/CO[3]
                         net (fo=1, routed)           0.000    17.447    clkCount2_reg[0]_i_93_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.675 r  clkCount2_reg[0]_i_43/CO[2]
                         net (fo=43, routed)          0.613    18.288    clkCount2_reg[0]_i_43_n_1
    SLICE_X31Y70         LUT2 (Prop_lut2_I0_O)        0.313    18.601 r  clkCount2[0]_i_38/O
                         net (fo=14, routed)          0.387    18.988    clkCount2[0]_i_38_n_0
    SLICE_X30Y69         LUT6 (Prop_lut6_I4_O)        0.124    19.112 r  clkCount2[0]_i_101/O
                         net (fo=1, routed)           0.466    19.578    clkCount2[0]_i_101_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.085 r  clkCount2_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.085    clkCount2_reg[0]_i_46_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.199 r  clkCount2_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.199    clkCount2_reg[0]_i_25_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.313 r  clkCount2_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.313    clkCount2_reg[0]_i_14_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.427 r  clkCount2_reg[0]_i_5/CO[3]
                         net (fo=2, routed)           0.962    21.389    clkCount2_reg[0]_i_5_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I2_O)        0.124    21.513 r  colourPos[0]_i_3/O
                         net (fo=1, routed)           0.159    21.672    colourPos[0]_i_3_n_0
    SLICE_X40Y71         LUT5 (Prop_lut5_I0_O)        0.124    21.796 r  colourPos[0]_i_1/O
                         net (fo=32, routed)          0.711    22.507    colourPos[0]_i_1_n_0
    SLICE_X38Y68         FDRE                                         r  colourPos_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.425    14.766    clk_IBUF_BUFG
    SLICE_X38Y68         FDRE                                         r  colourPos_reg[7]/C
                         clock pessimism              0.187    14.953    
                         clock uncertainty           -0.035    14.917    
    SLICE_X38Y68         FDRE (Setup_fdre_C_R)       -0.524    14.393    colourPos_reg[7]
  -------------------------------------------------------------------
                         required time                         14.393    
                         arrival time                         -22.507    
  -------------------------------------------------------------------
                         slack                                 -8.114    

Slack (VIOLATED) :        -7.986ns  (required time - arrival time)
  Source:                 clkCount3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colourPos_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.308ns  (logic 7.940ns (45.874%)  route 9.368ns (54.126%))
  Logic Levels:           32  (CARRY4=20 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X32Y58         FDRE                                         r  clkCount3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.456     5.529 f  clkCount3_reg[21]/Q
                         net (fo=2, routed)           0.510     6.039    clkCount3_reg[21]
    SLICE_X32Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.163 f  rotationTime[21]_i_9/O
                         net (fo=1, routed)           0.583     6.746    rotationTime[21]_i_9_n_0
    SLICE_X39Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.870 f  rotationTime[21]_i_8/O
                         net (fo=1, routed)           0.151     7.021    rotationTime[21]_i_8_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.145 f  rotationTime[21]_i_4/O
                         net (fo=1, routed)           0.154     7.299    rotationTime[21]_i_4_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I4_O)        0.124     7.423 r  rotationTime[21]_i_2/O
                         net (fo=157, routed)         0.915     8.338    firstRead0
    SLICE_X38Y59         LUT3 (Prop_lut3_I0_O)        0.124     8.462 r  clkCount2[0]_i_603/O
                         net (fo=1, routed)           0.000     8.462    clkCount2[0]_i_603_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.975 r  clkCount2_reg[0]_i_573/CO[3]
                         net (fo=1, routed)           0.000     8.975    clkCount2_reg[0]_i_573_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.092 r  clkCount2_reg[0]_i_537/CO[3]
                         net (fo=1, routed)           0.000     9.092    clkCount2_reg[0]_i_537_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.209 r  clkCount2_reg[0]_i_488/CO[3]
                         net (fo=1, routed)           0.000     9.209    clkCount2_reg[0]_i_488_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.326 r  clkCount2_reg[0]_i_443/CO[3]
                         net (fo=1, routed)           0.000     9.326    clkCount2_reg[0]_i_443_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.443 r  clkCount2_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000     9.443    clkCount2_reg[0]_i_383_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.560 r  clkCount2_reg[0]_i_313/CO[3]
                         net (fo=46, routed)          1.412    10.972    clkCount2_reg[0]_i_313_n_0
    SLICE_X35Y64         LUT6 (Prop_lut6_I5_O)        0.124    11.096 r  clkCount2[0]_i_373/O
                         net (fo=1, routed)           0.000    11.096    clkCount2[0]_i_373_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.646 r  clkCount2_reg[0]_i_282/CO[3]
                         net (fo=1, routed)           0.000    11.646    clkCount2_reg[0]_i_282_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.760 r  clkCount2_reg[0]_i_279/CO[3]
                         net (fo=1, routed)           0.000    11.760    clkCount2_reg[0]_i_279_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.094 r  clkCount2_reg[0]_i_218/O[1]
                         net (fo=3, routed)           0.610    12.704    clkCount2_reg[0]_i_218_n_6
    SLICE_X28Y65         LUT3 (Prop_lut3_I0_O)        0.303    13.007 r  clkCount2[0]_i_187/O
                         net (fo=1, routed)           0.334    13.341    clkCount2[0]_i_187_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.739 r  clkCount2_reg[0]_i_109/CO[3]
                         net (fo=1, routed)           0.000    13.739    clkCount2_reg[0]_i_109_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.961 r  clkCount2_reg[0]_i_62/O[0]
                         net (fo=6, routed)           0.710    14.671    clkCount2_reg[0]_i_62_n_7
    SLICE_X32Y66         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.682    15.353 r  clkCount2_reg[0]_i_322/CO[3]
                         net (fo=1, routed)           0.000    15.353    clkCount2_reg[0]_i_322_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.687 r  clkCount2_reg[0]_i_238/O[1]
                         net (fo=3, routed)           0.481    16.168    clkCount2_reg[0]_i_238_n_6
    SLICE_X28Y67         LUT4 (Prop_lut4_I3_O)        0.303    16.471 r  clkCount2[0]_i_240/O
                         net (fo=1, routed)           0.336    16.807    clkCount2[0]_i_240_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.333 r  clkCount2_reg[0]_i_159/CO[3]
                         net (fo=1, routed)           0.000    17.333    clkCount2_reg[0]_i_159_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.447 r  clkCount2_reg[0]_i_93/CO[3]
                         net (fo=1, routed)           0.000    17.447    clkCount2_reg[0]_i_93_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.675 r  clkCount2_reg[0]_i_43/CO[2]
                         net (fo=43, routed)          0.613    18.288    clkCount2_reg[0]_i_43_n_1
    SLICE_X31Y70         LUT2 (Prop_lut2_I0_O)        0.313    18.601 r  clkCount2[0]_i_38/O
                         net (fo=14, routed)          0.387    18.988    clkCount2[0]_i_38_n_0
    SLICE_X30Y69         LUT6 (Prop_lut6_I4_O)        0.124    19.112 r  clkCount2[0]_i_101/O
                         net (fo=1, routed)           0.466    19.578    clkCount2[0]_i_101_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.085 r  clkCount2_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.085    clkCount2_reg[0]_i_46_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.199 r  clkCount2_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.199    clkCount2_reg[0]_i_25_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.313 r  clkCount2_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.313    clkCount2_reg[0]_i_14_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.427 r  clkCount2_reg[0]_i_5/CO[3]
                         net (fo=2, routed)           0.962    21.389    clkCount2_reg[0]_i_5_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I2_O)        0.124    21.513 r  colourPos[0]_i_3/O
                         net (fo=1, routed)           0.159    21.672    colourPos[0]_i_3_n_0
    SLICE_X40Y71         LUT5 (Prop_lut5_I0_O)        0.124    21.796 r  colourPos[0]_i_1/O
                         net (fo=32, routed)          0.585    22.381    colourPos[0]_i_1_n_0
    SLICE_X38Y67         FDRE                                         r  colourPos_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.427    14.768    clk_IBUF_BUFG
    SLICE_X38Y67         FDRE                                         r  colourPos_reg[0]/C
                         clock pessimism              0.187    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X38Y67         FDRE (Setup_fdre_C_R)       -0.524    14.395    colourPos_reg[0]
  -------------------------------------------------------------------
                         required time                         14.395    
                         arrival time                         -22.381    
  -------------------------------------------------------------------
                         slack                                 -7.986    

Slack (VIOLATED) :        -7.986ns  (required time - arrival time)
  Source:                 clkCount3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colourPos_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.308ns  (logic 7.940ns (45.874%)  route 9.368ns (54.126%))
  Logic Levels:           32  (CARRY4=20 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X32Y58         FDRE                                         r  clkCount3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.456     5.529 f  clkCount3_reg[21]/Q
                         net (fo=2, routed)           0.510     6.039    clkCount3_reg[21]
    SLICE_X32Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.163 f  rotationTime[21]_i_9/O
                         net (fo=1, routed)           0.583     6.746    rotationTime[21]_i_9_n_0
    SLICE_X39Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.870 f  rotationTime[21]_i_8/O
                         net (fo=1, routed)           0.151     7.021    rotationTime[21]_i_8_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.145 f  rotationTime[21]_i_4/O
                         net (fo=1, routed)           0.154     7.299    rotationTime[21]_i_4_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I4_O)        0.124     7.423 r  rotationTime[21]_i_2/O
                         net (fo=157, routed)         0.915     8.338    firstRead0
    SLICE_X38Y59         LUT3 (Prop_lut3_I0_O)        0.124     8.462 r  clkCount2[0]_i_603/O
                         net (fo=1, routed)           0.000     8.462    clkCount2[0]_i_603_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.975 r  clkCount2_reg[0]_i_573/CO[3]
                         net (fo=1, routed)           0.000     8.975    clkCount2_reg[0]_i_573_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.092 r  clkCount2_reg[0]_i_537/CO[3]
                         net (fo=1, routed)           0.000     9.092    clkCount2_reg[0]_i_537_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.209 r  clkCount2_reg[0]_i_488/CO[3]
                         net (fo=1, routed)           0.000     9.209    clkCount2_reg[0]_i_488_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.326 r  clkCount2_reg[0]_i_443/CO[3]
                         net (fo=1, routed)           0.000     9.326    clkCount2_reg[0]_i_443_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.443 r  clkCount2_reg[0]_i_383/CO[3]
                         net (fo=1, routed)           0.000     9.443    clkCount2_reg[0]_i_383_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.560 r  clkCount2_reg[0]_i_313/CO[3]
                         net (fo=46, routed)          1.412    10.972    clkCount2_reg[0]_i_313_n_0
    SLICE_X35Y64         LUT6 (Prop_lut6_I5_O)        0.124    11.096 r  clkCount2[0]_i_373/O
                         net (fo=1, routed)           0.000    11.096    clkCount2[0]_i_373_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.646 r  clkCount2_reg[0]_i_282/CO[3]
                         net (fo=1, routed)           0.000    11.646    clkCount2_reg[0]_i_282_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.760 r  clkCount2_reg[0]_i_279/CO[3]
                         net (fo=1, routed)           0.000    11.760    clkCount2_reg[0]_i_279_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.094 r  clkCount2_reg[0]_i_218/O[1]
                         net (fo=3, routed)           0.610    12.704    clkCount2_reg[0]_i_218_n_6
    SLICE_X28Y65         LUT3 (Prop_lut3_I0_O)        0.303    13.007 r  clkCount2[0]_i_187/O
                         net (fo=1, routed)           0.334    13.341    clkCount2[0]_i_187_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.739 r  clkCount2_reg[0]_i_109/CO[3]
                         net (fo=1, routed)           0.000    13.739    clkCount2_reg[0]_i_109_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.961 r  clkCount2_reg[0]_i_62/O[0]
                         net (fo=6, routed)           0.710    14.671    clkCount2_reg[0]_i_62_n_7
    SLICE_X32Y66         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.682    15.353 r  clkCount2_reg[0]_i_322/CO[3]
                         net (fo=1, routed)           0.000    15.353    clkCount2_reg[0]_i_322_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.687 r  clkCount2_reg[0]_i_238/O[1]
                         net (fo=3, routed)           0.481    16.168    clkCount2_reg[0]_i_238_n_6
    SLICE_X28Y67         LUT4 (Prop_lut4_I3_O)        0.303    16.471 r  clkCount2[0]_i_240/O
                         net (fo=1, routed)           0.336    16.807    clkCount2[0]_i_240_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.333 r  clkCount2_reg[0]_i_159/CO[3]
                         net (fo=1, routed)           0.000    17.333    clkCount2_reg[0]_i_159_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.447 r  clkCount2_reg[0]_i_93/CO[3]
                         net (fo=1, routed)           0.000    17.447    clkCount2_reg[0]_i_93_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.675 r  clkCount2_reg[0]_i_43/CO[2]
                         net (fo=43, routed)          0.613    18.288    clkCount2_reg[0]_i_43_n_1
    SLICE_X31Y70         LUT2 (Prop_lut2_I0_O)        0.313    18.601 r  clkCount2[0]_i_38/O
                         net (fo=14, routed)          0.387    18.988    clkCount2[0]_i_38_n_0
    SLICE_X30Y69         LUT6 (Prop_lut6_I4_O)        0.124    19.112 r  clkCount2[0]_i_101/O
                         net (fo=1, routed)           0.466    19.578    clkCount2[0]_i_101_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.085 r  clkCount2_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.085    clkCount2_reg[0]_i_46_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.199 r  clkCount2_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.199    clkCount2_reg[0]_i_25_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.313 r  clkCount2_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.313    clkCount2_reg[0]_i_14_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.427 r  clkCount2_reg[0]_i_5/CO[3]
                         net (fo=2, routed)           0.962    21.389    clkCount2_reg[0]_i_5_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I2_O)        0.124    21.513 r  colourPos[0]_i_3/O
                         net (fo=1, routed)           0.159    21.672    colourPos[0]_i_3_n_0
    SLICE_X40Y71         LUT5 (Prop_lut5_I0_O)        0.124    21.796 r  colourPos[0]_i_1/O
                         net (fo=32, routed)          0.585    22.381    colourPos[0]_i_1_n_0
    SLICE_X38Y67         FDRE                                         r  colourPos_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.427    14.768    clk_IBUF_BUFG
    SLICE_X38Y67         FDRE                                         r  colourPos_reg[1]/C
                         clock pessimism              0.187    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X38Y67         FDRE (Setup_fdre_C_R)       -0.524    14.395    colourPos_reg[1]
  -------------------------------------------------------------------
                         required time                         14.395    
                         arrival time                         -22.381    
  -------------------------------------------------------------------
                         slack                                 -7.986    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 clkCount3_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkCount3_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.358ns (68.620%)  route 0.164ns (31.380%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.560     1.443    clk_IBUF_BUFG
    SLICE_X37Y58         FDRE                                         r  clkCount3_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  clkCount3_reg[13]/Q
                         net (fo=2, routed)           0.164     1.748    clkCount3_reg[13]
    SLICE_X34Y58         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.217     1.965 r  clkCount3_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.965    clkCount3_reg[12]_i_1_n_4
    SLICE_X34Y58         FDRE                                         r  clkCount3_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.827     1.955    clk_IBUF_BUFG
    SLICE_X34Y58         FDRE                                         r  clkCount3_reg[15]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X34Y58         FDRE (Hold_fdre_C_D)         0.134     1.840    clkCount3_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 clkCount3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkCount3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.287ns (54.167%)  route 0.243ns (45.833%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.560     1.443    clk_IBUF_BUFG
    SLICE_X36Y58         FDRE                                         r  clkCount3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  clkCount3_reg[6]/Q
                         net (fo=2, routed)           0.243     1.827    clkCount3_reg[6]
    SLICE_X34Y56         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.973 r  clkCount3_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.973    clkCount3_reg[4]_i_1_n_4
    SLICE_X34Y56         FDRE                                         r  clkCount3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.828     1.956    clk_IBUF_BUFG
    SLICE_X34Y56         FDRE                                         r  clkCount3_reg[7]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X34Y56         FDRE (Hold_fdre_C_D)         0.134     1.841    clkCount3_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 rotationTime_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rotationTime_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.437%)  route 0.092ns (39.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.559     1.442    clk_IBUF_BUFG
    SLICE_X37Y60         FDRE                                         r  rotationTime_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  rotationTime_reg[11]/Q
                         net (fo=19, routed)          0.092     1.676    rotationTime_reg_n_0_[11]
    SLICE_X37Y60         FDRE                                         r  rotationTime_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.827     1.955    clk_IBUF_BUFG
    SLICE_X37Y60         FDRE                                         r  rotationTime_reg[11]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X37Y60         FDRE (Hold_fdre_C_D)         0.070     1.512    rotationTime_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 rotationTime_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rotationTime_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.141ns (60.043%)  route 0.094ns (39.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.559     1.442    clk_IBUF_BUFG
    SLICE_X37Y60         FDRE                                         r  rotationTime_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  rotationTime_reg[9]/Q
                         net (fo=19, routed)          0.094     1.677    rotationTime_reg_n_0_[9]
    SLICE_X37Y60         FDRE                                         r  rotationTime_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.827     1.955    clk_IBUF_BUFG
    SLICE_X37Y60         FDRE                                         r  rotationTime_reg[9]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X37Y60         FDRE (Hold_fdre_C_D)         0.066     1.508    rotationTime_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 rotationTime_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rotationTime_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.902%)  route 0.107ns (43.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.559     1.442    clk_IBUF_BUFG
    SLICE_X37Y61         FDRE                                         r  rotationTime_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  rotationTime_reg[17]/Q
                         net (fo=19, routed)          0.107     1.690    rotationTime_reg_n_0_[17]
    SLICE_X37Y61         FDRE                                         r  rotationTime_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.827     1.955    clk_IBUF_BUFG
    SLICE_X37Y61         FDRE                                         r  rotationTime_reg[17]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X37Y61         FDRE (Hold_fdre_C_D)         0.070     1.512    rotationTime_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 rotationTime_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rotationTime_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.005%)  route 0.115ns (44.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.557     1.440    clk_IBUF_BUFG
    SLICE_X36Y64         FDRE                                         r  rotationTime_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  rotationTime_reg[21]/Q
                         net (fo=19, routed)          0.115     1.697    rotationTime_reg_n_0_[21]
    SLICE_X36Y64         FDRE                                         r  rotationTime_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.824     1.952    clk_IBUF_BUFG
    SLICE_X36Y64         FDRE                                         r  rotationTime_reg[21]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X36Y64         FDRE (Hold_fdre_C_D)         0.070     1.510    rotationTime_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 rotationTime_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rotationTime_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.815%)  route 0.116ns (45.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.558     1.441    clk_IBUF_BUFG
    SLICE_X36Y62         FDRE                                         r  rotationTime_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  rotationTime_reg[18]/Q
                         net (fo=19, routed)          0.116     1.698    rotationTime_reg_n_0_[18]
    SLICE_X36Y62         FDRE                                         r  rotationTime_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.825     1.953    clk_IBUF_BUFG
    SLICE_X36Y62         FDRE                                         r  rotationTime_reg[18]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X36Y62         FDRE (Hold_fdre_C_D)         0.070     1.511    rotationTime_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 clkCount3_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkCount3_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.351ns (60.368%)  route 0.230ns (39.632%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.560     1.443    clk_IBUF_BUFG
    SLICE_X36Y58         FDRE                                         r  clkCount3_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  clkCount3_reg[28]/Q
                         net (fo=2, routed)           0.230     1.815    clkCount3_reg[28]
    SLICE_X34Y62         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.210     2.025 r  clkCount3_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.025    clkCount3_reg[28]_i_1_n_4
    SLICE_X34Y62         FDRE                                         r  clkCount3_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.824     1.952    clk_IBUF_BUFG
    SLICE_X34Y62         FDRE                                         r  clkCount3_reg[31]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X34Y62         FDRE (Hold_fdre_C_D)         0.134     1.837    clkCount3_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 rotationTime_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rotationTime_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.232%)  route 0.119ns (45.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.560     1.443    clk_IBUF_BUFG
    SLICE_X37Y57         FDRE                                         r  rotationTime_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  rotationTime_reg[6]/Q
                         net (fo=19, routed)          0.119     1.703    rotationTime_reg_n_0_[6]
    SLICE_X37Y57         FDRE                                         r  rotationTime_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.828     1.956    clk_IBUF_BUFG
    SLICE_X37Y57         FDRE                                         r  rotationTime_reg[6]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X37Y57         FDRE (Hold_fdre_C_D)         0.070     1.513    rotationTime_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 clkCount3_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkCount3_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.427ns (72.285%)  route 0.164ns (27.715%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.560     1.443    clk_IBUF_BUFG
    SLICE_X37Y58         FDRE                                         r  clkCount3_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  clkCount3_reg[13]/Q
                         net (fo=2, routed)           0.164     1.748    clkCount3_reg[13]
    SLICE_X34Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.197     1.945 r  clkCount3_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.945    clkCount3_reg[12]_i_1_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.034 r  clkCount3_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.034    clkCount3_reg[16]_i_1_n_6
    SLICE_X34Y59         FDRE                                         r  clkCount3_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.827     1.955    clk_IBUF_BUFG
    SLICE_X34Y59         FDRE                                         r  clkCount3_reg[17]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X34Y59         FDRE (Hold_fdre_C_D)         0.134     1.840    clkCount3_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y67   clkCount2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y71   clkCount2_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y71   clkCount2_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y71   clkCount2_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y67   clkCount2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y72   clkCount2_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y72   clkCount2_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y72   clkCount2_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y72   clkCount2_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y71   clkCount_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y71   clkCount_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y71   clkCount_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y69   colourPos_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y69   colourPos_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y70   colourPos_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y70   colourPos_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y70   colourPos_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y70   colourPos_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y68   clkCount2_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y67   clkCount2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y67   clkCount2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y67   clkCount2_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y67   clkCount2_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y72   clkCount2_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y72   clkCount2_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y72   clkCount2_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y72   clkCount2_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y72   clkCount2_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y72   clkCount2_reg[22]/C



