[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ModPortArrayBind/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 155
LIB: work
FILE: ${SURELOG_DIR}/tests/ModPortArrayBind/dut.sv
n<> u<154> t<Top_level_rule> c<1> l<2:1> el<30:1>
  n<> u<1> t<Null_rule> p<154> s<153> l<2:1> el<2:1>
  n<> u<153> t<Source_text> p<154> c<34> l<2:1> el<29:10>
    n<> u<34> t<Description> p<153> c<33> s<152> l<2:1> el<10:25>
      n<> u<33> t<Interface_declaration> p<34> c<6> l<2:1> el<10:25>
        n<> u<6> t<Interface_nonansi_header> p<33> c<2> s<19> l<2:1> el<2:25>
          n<> u<2> t<INTERFACE> p<6> s<4> l<2:1> el<2:10>
          n<r5p_bus_if> u<4> t<Interface_identifier> p<6> c<3> s<5> l<2:11> el<2:21>
            n<r5p_bus_if> u<3> t<STRING_CONST> p<4> l<2:11> el<2:21>
          n<> u<5> t<List_of_ports> p<6> l<2:22> el<2:24>
        n<> u<19> t<Interface_item> p<33> c<18> s<29> l<4:2> el<4:21>
          n<> u<18> t<Non_port_interface_item> p<19> c<17> l<4:2> el<4:21>
            n<> u<17> t<Interface_or_generate_item> p<18> c<16> l<4:2> el<4:21>
              n<> u<16> t<Module_common_item> p<17> c<15> l<4:2> el<4:21>
                n<> u<15> t<Module_or_generate_item_declaration> p<16> c<14> l<4:2> el<4:21>
                  n<> u<14> t<Package_or_generate_item_declaration> p<15> c<13> l<4:2> el<4:21>
                    n<> u<13> t<Data_declaration> p<14> c<12> l<4:2> el<4:21>
                      n<> u<12> t<Variable_declaration> p<13> c<8> l<4:2> el<4:21>
                        n<> u<8> t<Data_type> p<12> c<7> s<11> l<4:2> el<4:7>
                          n<> u<7> t<IntVec_TypeLogic> p<8> l<4:2> el<4:7>
                        n<> u<11> t<List_of_variable_decl_assignments> p<12> c<10> l<4:17> el<4:20>
                          n<> u<10> t<Variable_decl_assignment> p<11> c<9> l<4:17> el<4:20>
                            n<vld> u<9> t<STRING_CONST> p<10> l<4:17> el<4:20>
        n<> u<29> t<Interface_item> p<33> c<28> s<32> l<6:2> el<8:4>
          n<> u<28> t<Non_port_interface_item> p<29> c<27> l<6:2> el<8:4>
            n<> u<27> t<Interface_or_generate_item> p<28> c<26> l<6:2> el<8:4>
              n<> u<26> t<Modport_item> p<27> c<20> l<6:11> el<8:3>
                n<man> u<20> t<STRING_CONST> p<26> s<25> l<6:11> el<6:14>
                n<> u<25> t<Modport_ports_declaration> p<26> c<24> l<7:4> el<7:14>
                  n<> u<24> t<Modport_simple_ports_declaration> p<25> c<21> l<7:4> el<7:14>
                    n<> u<21> t<PortDir_Out> p<24> s<23> l<7:4> el<7:10>
                    n<> u<23> t<Modport_simple_port> p<24> c<22> l<7:11> el<7:14>
                      n<vld> u<22> t<STRING_CONST> p<23> l<7:11> el<7:14>
        n<> u<32> t<ENDINTERFACE> p<33> s<31> l<10:1> el<10:13>
        n<r5p_bus_if> u<31> t<Interface_identifier> p<33> c<30> l<10:15> el<10:25>
          n<r5p_bus_if> u<30> t<STRING_CONST> p<31> l<10:15> el<10:25>
    n<> u<152> t<Description> p<153> c<151> l<12:1> el<29:10>
      n<> u<151> t<Module_declaration> p<152> c<74> l<12:1> el<29:10>
        n<> u<74> t<Module_ansi_header> p<151> c<35> s<81> l<12:1> el<16:3>
          n<module> u<35> t<Module_keyword> p<74> s<36> l<12:1> el<12:7>
          n<r5p_bus_dec> u<36> t<STRING_CONST> p<74> s<50> l<12:8> el<12:19>
          n<> u<50> t<Parameter_port_list> p<74> c<49> s<73> l<12:20> el<14:2>
            n<> u<49> t<Parameter_port_declaration> p<50> c<39> l<13:3> el<13:22>
              n<> u<39> t<Data_type> p<49> c<37> s<48> l<13:3> el<13:15>
                n<> u<37> t<IntegerAtomType_Int> p<39> s<38> l<13:3> el<13:6>
                n<> u<38> t<Signing_Unsigned> p<39> l<13:7> el<13:15>
              n<> u<48> t<List_of_param_assignments> p<49> c<47> l<13:16> el<13:22>
                n<> u<47> t<Param_assignment> p<48> c<40> l<13:16> el<13:22>
                  n<BN> u<40> t<STRING_CONST> p<47> s<46> l<13:16> el<13:18>
                  n<> u<46> t<Constant_param_expression> p<47> c<45> l<13:21> el<13:22>
                    n<> u<45> t<Constant_mintypmax_expression> p<46> c<44> l<13:21> el<13:22>
                      n<> u<44> t<Constant_expression> p<45> c<43> l<13:21> el<13:22>
                        n<> u<43> t<Constant_primary> p<44> c<42> l<13:21> el<13:22>
                          n<> u<42> t<Primary_literal> p<43> c<41> l<13:21> el<13:22>
                            n<2> u<41> t<INT_CONST> p<42> l<13:21> el<13:22>
          n<> u<73> t<List_of_port_declarations> p<74> c<72> l<14:2> el<16:2>
            n<> u<72> t<Ansi_port_declaration> p<73> c<54> l<15:3> el<15:27>
              n<> u<54> t<Interface_port_header> p<72> c<53> s<55> l<15:3> el<15:17>
                n<r5p_bus_if.man> u<53> t<Interface_identifier> p<54> c<51> l<15:3> el<15:17>
                  n<r5p_bus_if> u<51> t<STRING_CONST> p<53> s<52> l<15:3> el<15:13>
                  n<man> u<52> t<STRING_CONST> p<53> l<15:14> el<15:17>
              n<m> u<55> t<STRING_CONST> p<72> s<71> l<15:18> el<15:19>
              n<> u<71> t<Unpacked_dimension> p<72> c<70> l<15:19> el<15:27>
                n<> u<70> t<Constant_range> p<71> c<65> l<15:20> el<15:26>
                  n<> u<65> t<Constant_expression> p<70> c<59> s<69> l<15:20> el<15:24>
                    n<> u<59> t<Constant_expression> p<65> c<58> s<64> l<15:20> el<15:22>
                      n<> u<58> t<Constant_primary> p<59> c<57> l<15:20> el<15:22>
                        n<> u<57> t<Primary_literal> p<58> c<56> l<15:20> el<15:22>
                          n<BN> u<56> t<STRING_CONST> p<57> l<15:20> el<15:22>
                    n<> u<64> t<BinOp_Minus> p<65> s<63> l<15:22> el<15:23>
                    n<> u<63> t<Constant_expression> p<65> c<62> l<15:23> el<15:24>
                      n<> u<62> t<Constant_primary> p<63> c<61> l<15:23> el<15:24>
                        n<> u<61> t<Primary_literal> p<62> c<60> l<15:23> el<15:24>
                          n<1> u<60> t<INT_CONST> p<61> l<15:23> el<15:24>
                  n<> u<69> t<Constant_expression> p<70> c<68> l<15:25> el<15:26>
                    n<> u<68> t<Constant_primary> p<69> c<67> l<15:25> el<15:26>
                      n<> u<67> t<Primary_literal> p<68> c<66> l<15:25> el<15:26>
                        n<0> u<66> t<INT_CONST> p<67> l<15:25> el<15:26>
        n<> u<81> t<Non_port_module_item> p<151> c<80> s<149> l<18:1> el<18:10>
          n<> u<80> t<Module_or_generate_item> p<81> c<79> l<18:1> el<18:10>
            n<> u<79> t<Module_common_item> p<80> c<78> l<18:1> el<18:10>
              n<> u<78> t<Module_or_generate_item_declaration> p<79> c<77> l<18:1> el<18:10>
                n<> u<77> t<Genvar_declaration> p<78> c<76> l<18:1> el<18:10>
                  n<> u<76> t<Identifier_list> p<77> c<75> l<18:8> el<18:9>
                    n<i> u<75> t<STRING_CONST> p<76> l<18:8> el<18:9>
        n<> u<149> t<Non_port_module_item> p<151> c<148> s<150> l<20:1> el<26:12>
          n<> u<148> t<Generate_region> p<149> c<146> l<20:1> el<26:12>
            n<> u<146> t<Generate_item> p<148> c<145> s<147> l<21:1> el<25:14>
              n<> u<145> t<Module_or_generate_item> p<146> c<144> l<21:1> el<25:14>
                n<> u<144> t<Module_common_item> p<145> c<143> l<21:1> el<25:14>
                  n<> u<143> t<Loop_generate_construct> p<144> c<87> l<21:1> el<25:14>
                    n<> u<87> t<Genvar_initialization> p<143> c<82> s<97> l<21:6> el<21:9>
                      n<i> u<82> t<STRING_CONST> p<87> s<86> l<21:6> el<21:7>
                      n<> u<86> t<Constant_expression> p<87> c<85> l<21:8> el<21:9>
                        n<> u<85> t<Constant_primary> p<86> c<84> l<21:8> el<21:9>
                          n<> u<84> t<Primary_literal> p<85> c<83> l<21:8> el<21:9>
                            n<0> u<83> t<INT_CONST> p<84> l<21:8> el<21:9>
                    n<> u<97> t<Constant_expression> p<143> c<91> s<100> l<21:11> el<21:15>
                      n<> u<91> t<Constant_expression> p<97> c<90> s<96> l<21:11> el<21:12>
                        n<> u<90> t<Constant_primary> p<91> c<89> l<21:11> el<21:12>
                          n<> u<89> t<Primary_literal> p<90> c<88> l<21:11> el<21:12>
                            n<i> u<88> t<STRING_CONST> p<89> l<21:11> el<21:12>
                      n<> u<96> t<BinOp_Less> p<97> s<95> l<21:12> el<21:13>
                      n<> u<95> t<Constant_expression> p<97> c<94> l<21:13> el<21:15>
                        n<> u<94> t<Constant_primary> p<95> c<93> l<21:13> el<21:15>
                          n<> u<93> t<Primary_literal> p<94> c<92> l<21:13> el<21:15>
                            n<BN> u<92> t<STRING_CONST> p<93> l<21:13> el<21:15>
                    n<> u<100> t<Genvar_iteration> p<143> c<98> s<142> l<21:17> el<21:20>
                      n<i> u<98> t<STRING_CONST> p<100> s<99> l<21:17> el<21:18>
                      n<> u<99> t<IncDec_PlusPlus> p<100> l<21:18> el<21:20>
                    n<> u<142> t<Generate_item> p<143> c<141> l<21:22> el<25:14>
                      n<> u<141> t<Generate_begin_end_block> p<142> c<101> l<21:22> el<25:14>
                        n<gen_loop> u<101> t<STRING_CONST> p<141> s<138> l<21:29> el<21:37>
                        n<> u<138> t<Generate_item> p<141> c<137> s<140> l<23:3> el<23:39>
                          n<> u<137> t<Module_or_generate_item> p<138> c<136> l<23:3> el<23:39>
                            n<> u<136> t<Module_common_item> p<137> c<135> l<23:3> el<23:39>
                              n<> u<135> t<Continuous_assign> p<136> c<134> l<23:3> el<23:39>
                                n<> u<134> t<List_of_net_assignments> p<135> c<133> l<23:10> el<23:38>
                                  n<> u<133> t<Net_assignment> p<134> c<112> l<23:10> el<23:38>
                                    n<> u<112> t<Net_lvalue> p<133> c<109> s<132> l<23:10> el<23:18>
                                      n<> u<109> t<Ps_or_hierarchical_identifier> p<112> c<108> s<111> l<23:10> el<23:18>
                                        n<> u<108> t<Hierarchical_identifier> p<109> c<102> l<23:10> el<23:18>
                                          n<m> u<102> t<STRING_CONST> p<108> s<106> l<23:10> el<23:11>
                                          n<> u<106> t<Constant_expression> p<108> c<105> s<107> l<23:12> el<23:13>
                                            n<> u<105> t<Constant_primary> p<106> c<104> l<23:12> el<23:13>
                                              n<> u<104> t<Primary_literal> p<105> c<103> l<23:12> el<23:13>
                                                n<i> u<103> t<STRING_CONST> p<104> l<23:12> el<23:13>
                                          n<vld> u<107> t<STRING_CONST> p<108> l<23:15> el<23:18>
                                      n<> u<111> t<Constant_select> p<112> c<110> l<23:19> el<23:19>
                                        n<> u<110> t<Constant_bit_select> p<111> l<23:19> el<23:19>
                                    n<> u<132> t<Expression> p<133> c<122> l<23:21> el<23:38>
                                      n<> u<122> t<Expression> p<132> c<121> s<131> l<23:21> el<23:29>
                                        n<> u<121> t<Primary> p<122> c<120> l<23:21> el<23:29>
                                          n<> u<120> t<Complex_func_call> p<121> c<113> l<23:21> el<23:29>
                                            n<s_dec> u<113> t<STRING_CONST> p<120> s<119> l<23:21> el<23:26>
                                            n<> u<119> t<Select> p<120> c<118> l<23:26> el<23:29>
                                              n<> u<118> t<Bit_select> p<119> c<117> l<23:26> el<23:29>
                                                n<> u<117> t<Expression> p<118> c<116> l<23:27> el<23:28>
                                                  n<> u<116> t<Primary> p<117> c<115> l<23:27> el<23:28>
                                                    n<> u<115> t<Primary_literal> p<116> c<114> l<23:27> el<23:28>
                                                      n<i> u<114> t<STRING_CONST> p<115> l<23:27> el<23:28>
                                      n<> u<131> t<QMARK> p<132> s<126> l<23:30> el<23:31>
                                      n<> u<126> t<Expression> p<132> c<125> s<130> l<23:32> el<23:33>
                                        n<> u<125> t<Primary> p<126> c<124> l<23:32> el<23:33>
                                          n<> u<124> t<Primary_literal> p<125> c<123> l<23:32> el<23:33>
                                            n<1> u<123> t<INT_CONST> p<124> l<23:32> el<23:33>
                                      n<> u<130> t<Expression> p<132> c<129> l<23:36> el<23:38>
                                        n<> u<129> t<Primary> p<130> c<128> l<23:36> el<23:38>
                                          n<> u<128> t<Primary_literal> p<129> c<127> l<23:36> el<23:38>
                                            n<> u<127> t<Number_Tick0> p<128> l<23:36> el<23:38>
                        n<> u<140> t<END> p<141> s<139> l<25:1> el<25:4>
                        n<gen_loop> u<139> t<STRING_CONST> p<141> l<25:6> el<25:14>
            n<> u<147> t<ENDGENERATE> p<148> l<26:1> el<26:12>
        n<> u<150> t<ENDMODULE> p<151> l<29:1> el<29:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ModPortArrayBind/dut.sv:2:1: No timescale set for "r5p_bus_if".
[WRN:PA0205] ${SURELOG_DIR}/tests/ModPortArrayBind/dut.sv:12:1: No timescale set for "r5p_bus_dec".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ModPortArrayBind/dut.sv:12:1: Compile module "work@r5p_bus_dec".
[INF:CP0304] ${SURELOG_DIR}/tests/ModPortArrayBind/dut.sv:2:1: Compile interface "work@r5p_bus_if".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ArrayTypespec                                          1
Assignment                                             1
Begin                                                  2
BitSelect                                              2
Constant                                               6
ContAssign                                             1
Design                                                 1
GenFor                                                 1
GenRegion                                              1
GenVar                                                 1
HierPath                                               1
IODecl                                                 1
IntTypespec                                            1
Interface                                              1
InterfaceTypespec                                      3
LogicNet                                               1
LogicTypespec                                          2
LogicVar                                               1
Modport                                                1
Module                                                 1
Operation                                              4
ParamAssign                                            1
Parameter                                              1
Port                                                   1
Range                                                  1
RefObj                                                 7
RefTypespec                                            5
RefVar                                                 1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ModPortArrayBind/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllInterfaces:
\_Interface: work@r5p_bus_if (work@r5p_bus_if), file:${SURELOG_DIR}/tests/ModPortArrayBind/dut.sv, line:2:1, endln:10:25
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@r5p_bus_if
  |vpiVariables:
  \_LogicVar: (work@r5p_bus_if.vld), line:4:17, endln:4:20
    |vpiParent:
    \_Interface: work@r5p_bus_if (work@r5p_bus_if), file:${SURELOG_DIR}/tests/ModPortArrayBind/dut.sv, line:2:1, endln:10:25
    |vpiTypespec:
    \_RefTypespec: (work@r5p_bus_if.vld), line:4:2, endln:4:7
      |vpiParent:
      \_LogicVar: (work@r5p_bus_if.vld), line:4:17, endln:4:20
      |vpiFullName:work@r5p_bus_if.vld
      |vpiActual:
      \_LogicTypespec: , line:4:2, endln:4:7
    |vpiName:vld
    |vpiFullName:work@r5p_bus_if.vld
    |vpiVisibility:1
  |vpiReg:
  \_LogicVar: (work@r5p_bus_if.vld), line:4:17, endln:4:20
  |vpiTypedef:
  \_LogicTypespec: , line:4:2, endln:4:7
    |vpiParent:
    \_Interface: work@r5p_bus_if (work@r5p_bus_if), file:${SURELOG_DIR}/tests/ModPortArrayBind/dut.sv, line:2:1, endln:10:25
  |vpiTypedef:
  \_LogicTypespec: , line:4:2, endln:4:7
    |vpiParent:
    \_Interface: work@r5p_bus_if (work@r5p_bus_if), file:${SURELOG_DIR}/tests/ModPortArrayBind/dut.sv, line:2:1, endln:10:25
  |vpiImportTypespec:
  \_LogicTypespec: , line:4:2, endln:4:7
  |vpiImportTypespec:
  \_LogicVar: (work@r5p_bus_if.vld), line:4:17, endln:4:20
  |vpiImportTypespec:
  \_LogicTypespec: , line:4:2, endln:4:7
  |vpiImportTypespec:
  \_LogicNet: (work@r5p_bus_if.vld), line:4:17, endln:4:20
    |vpiParent:
    \_Interface: work@r5p_bus_if (work@r5p_bus_if), file:${SURELOG_DIR}/tests/ModPortArrayBind/dut.sv, line:2:1, endln:10:25
    |vpiTypespec:
    \_RefTypespec: (work@r5p_bus_if.vld), line:4:2, endln:4:7
      |vpiParent:
      \_LogicNet: (work@r5p_bus_if.vld), line:4:17, endln:4:20
      |vpiFullName:work@r5p_bus_if.vld
      |vpiActual:
      \_LogicTypespec: , line:4:2, endln:4:7
    |vpiName:vld
    |vpiFullName:work@r5p_bus_if.vld
    |vpiNetType:36
  |vpiDefName:work@r5p_bus_if
  |vpiNet:
  \_LogicNet: (work@r5p_bus_if.vld), line:4:17, endln:4:20
  |vpiModport:
  \_Modport: (man), line:6:11, endln:6:14
    |vpiParent:
    \_Interface: work@r5p_bus_if (work@r5p_bus_if), file:${SURELOG_DIR}/tests/ModPortArrayBind/dut.sv, line:2:1, endln:10:25
    |vpiName:man
  |vpiEndLabel:r5p_bus_if
|vpiAllModules:
\_Module: work@r5p_bus_dec (work@r5p_bus_dec), file:${SURELOG_DIR}/tests/ModPortArrayBind/dut.sv, line:12:1, endln:29:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@r5p_bus_dec
  |vpiGenVar:
  \_GenVar: (work@r5p_bus_dec.i), line:18:8, endln:18:9
    |vpiParent:
    \_Module: work@r5p_bus_dec (work@r5p_bus_dec), file:${SURELOG_DIR}/tests/ModPortArrayBind/dut.sv, line:12:1, endln:29:10
    |vpiName:i
    |vpiFullName:work@r5p_bus_dec.i
  |vpiParameter:
  \_Parameter: (work@r5p_bus_dec.BN), line:13:16, endln:13:22
    |vpiParent:
    \_Module: work@r5p_bus_dec (work@r5p_bus_dec), file:${SURELOG_DIR}/tests/ModPortArrayBind/dut.sv, line:12:1, endln:29:10
    |UINT:2
    |vpiTypespec:
    \_RefTypespec: (work@r5p_bus_dec.BN), line:13:3, endln:13:6
      |vpiParent:
      \_Parameter: (work@r5p_bus_dec.BN), line:13:16, endln:13:22
      |vpiFullName:work@r5p_bus_dec.BN
      |vpiActual:
      \_IntTypespec: , line:13:3, endln:13:15
    |vpiName:BN
    |vpiFullName:work@r5p_bus_dec.BN
  |vpiParamAssign:
  \_ParamAssign: , line:13:16, endln:13:22
    |vpiParent:
    \_Module: work@r5p_bus_dec (work@r5p_bus_dec), file:${SURELOG_DIR}/tests/ModPortArrayBind/dut.sv, line:12:1, endln:29:10
    |vpiRhs:
    \_Constant: , line:13:21, endln:13:22
      |vpiParent:
      \_ParamAssign: , line:13:16, endln:13:22
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@r5p_bus_dec.BN), line:13:16, endln:13:22
  |vpiInternalScope:
  \_GenRegion: (work@r5p_bus_dec), line:20:1, endln:26:12
    |vpiParent:
    \_Module: work@r5p_bus_dec (work@r5p_bus_dec), file:${SURELOG_DIR}/tests/ModPortArrayBind/dut.sv, line:12:1, endln:29:10
    |vpiFullName:work@r5p_bus_dec
    |vpiInternalScope:
    \_Begin: (work@r5p_bus_dec), line:21:1, endln:25:14
      |vpiParent:
      \_GenRegion: (work@r5p_bus_dec), line:20:1, endln:26:12
      |vpiFullName:work@r5p_bus_dec
      |vpiInternalScope:
      \_GenFor: (work@r5p_bus_dec), line:21:1, endln:25:14
        |vpiParent:
        \_Begin: (work@r5p_bus_dec), line:21:1, endln:25:14
        |vpiFullName:work@r5p_bus_dec
        |vpiVariables:
        \_RefVar: (work@r5p_bus_dec.i), line:21:6, endln:21:7
          |vpiParent:
          \_GenFor: (work@r5p_bus_dec), line:21:1, endln:25:14
          |vpiName:i
          |vpiFullName:work@r5p_bus_dec.i
        |vpiInternalScope:
        \_Begin: (work@r5p_bus_dec.gen_loop), line:21:22, endln:25:14
          |vpiParent:
          \_GenFor: (work@r5p_bus_dec), line:21:1, endln:25:14
          |vpiName:gen_loop
          |vpiFullName:work@r5p_bus_dec.gen_loop
          |vpiImportTypespec:
          \_LogicNet: (work@r5p_bus_dec.gen_loop.s_dec), line:23:26, endln:23:29
            |vpiParent:
            \_Begin: (work@r5p_bus_dec.gen_loop), line:21:22, endln:25:14
            |vpiName:s_dec
            |vpiFullName:work@r5p_bus_dec.gen_loop.s_dec
            |vpiNetType:1
          |vpiImportTypespec:
          \_LogicNet: (work@r5p_bus_dec.gen_loop.vld), line:23:15, endln:23:18
            |vpiParent:
            \_Begin: (work@r5p_bus_dec.gen_loop), line:21:22, endln:25:14
            |vpiName:vld
            |vpiFullName:work@r5p_bus_dec.gen_loop.vld
            |vpiNetType:1
          |vpiStmt:
          \_ContAssign: , line:23:10, endln:23:38
            |vpiParent:
            \_Begin: (work@r5p_bus_dec.gen_loop), line:21:22, endln:25:14
            |vpiRhs:
            \_Operation: , line:23:21, endln:23:38
              |vpiParent:
              \_ContAssign: , line:23:10, endln:23:38
              |vpiOpType:32
              |vpiOperand:
              \_BitSelect: (work@r5p_bus_dec.gen_loop.s_dec), line:23:26, endln:23:29
                |vpiParent:
                \_Operation: , line:23:21, endln:23:38
                |vpiName:s_dec
                |vpiFullName:work@r5p_bus_dec.gen_loop.s_dec
                |vpiActual:
                \_LogicNet: (work@r5p_bus_dec.gen_loop.s_dec), line:23:26, endln:23:29
                |vpiIndex:
                \_RefObj: (work@r5p_bus_dec.gen_loop.i), line:23:27, endln:23:28
                  |vpiParent:
                  \_BitSelect: (work@r5p_bus_dec.gen_loop.s_dec), line:23:26, endln:23:29
                  |vpiName:i
                  |vpiFullName:work@r5p_bus_dec.gen_loop.i
                  |vpiActual:
                  \_GenVar: (work@r5p_bus_dec.i), line:18:8, endln:18:9
              |vpiOperand:
              \_Constant: , line:23:32, endln:23:33
                |vpiParent:
                \_Operation: , line:23:21, endln:23:38
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
              |vpiOperand:
              \_Constant: , line:23:36, endln:23:38
                |vpiParent:
                \_Operation: , line:23:21, endln:23:38
                |vpiDecompile:'0
                |vpiSize:-1
                |BIN:0
                |vpiConstType:3
            |vpiLhs:
            \_HierPath: (m[i].vld), line:23:10, endln:23:18
              |vpiParent:
              \_ContAssign: , line:23:10, endln:23:38
              |vpiActual:
              \_BitSelect: (m[i]), line:23:10, endln:23:11
                |vpiParent:
                \_HierPath: (m[i].vld), line:23:10, endln:23:18
                |vpiName:m
                |vpiFullName:m[i]
                |vpiActual:
                \_Port: (m), line:15:18, endln:15:19
                |vpiIndex:
                \_RefObj: (work@r5p_bus_dec.gen_loop.m[i].vld.i), line:23:12, endln:23:13
                  |vpiParent:
                  \_BitSelect: (m[i]), line:23:10, endln:23:11
                  |vpiName:i
                  |vpiFullName:work@r5p_bus_dec.gen_loop.m[i].vld.i
                  |vpiActual:
                  \_GenVar: (work@r5p_bus_dec.i), line:18:8, endln:18:9
              |vpiActual:
              \_RefObj: (m[i].vld), line:23:15, endln:23:18
                |vpiParent:
                \_HierPath: (m[i].vld), line:23:10, endln:23:18
                |vpiName:vld
                |vpiFullName:m[i].vld
                |vpiActual:
                \_LogicNet: (work@r5p_bus_dec.gen_loop.vld), line:23:15, endln:23:18
              |vpiName:m[i].vld
        |vpiImportTypespec:
        \_RefVar: (work@r5p_bus_dec.i), line:21:6, endln:21:7
        |vpiForInitStmt:
        \_Assignment: , line:21:6, endln:21:9
          |vpiParent:
          \_GenFor: (work@r5p_bus_dec), line:21:1, endln:25:14
          |vpiRhs:
          \_Constant: , line:21:8, endln:21:9
            |vpiParent:
            \_Assignment: , line:21:6, endln:21:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_RefVar: (work@r5p_bus_dec.i), line:21:6, endln:21:7
        |vpiCondition:
        \_Operation: , line:21:11, endln:21:15
          |vpiParent:
          \_GenFor: (work@r5p_bus_dec), line:21:1, endln:25:14
          |vpiOpType:20
          |vpiOperand:
          \_RefObj: (work@r5p_bus_dec.i), line:21:11, endln:21:12
            |vpiParent:
            \_Operation: , line:21:11, endln:21:15
            |vpiName:i
            |vpiFullName:work@r5p_bus_dec.i
            |vpiActual:
            \_GenVar: (work@r5p_bus_dec.i), line:18:8, endln:18:9
          |vpiOperand:
          \_RefObj: (work@r5p_bus_dec.BN), line:21:13, endln:21:15
            |vpiParent:
            \_Operation: , line:21:11, endln:21:15
            |vpiName:BN
            |vpiFullName:work@r5p_bus_dec.BN
            |vpiActual:
            \_Parameter: (work@r5p_bus_dec.BN), line:13:16, endln:13:22
        |vpiForIncStmt:
        \_Operation: , line:21:17, endln:21:20
          |vpiParent:
          \_GenFor: (work@r5p_bus_dec), line:21:1, endln:25:14
          |vpiOpType:62
          |vpiOperand:
          \_RefObj: (work@r5p_bus_dec.i), line:21:17, endln:21:18
            |vpiParent:
            \_Operation: , line:21:17, endln:21:20
            |vpiName:i
            |vpiFullName:work@r5p_bus_dec.i
            |vpiActual:
            \_GenVar: (work@r5p_bus_dec.i), line:18:8, endln:18:9
        |vpiStmt:
        \_Begin: (work@r5p_bus_dec.gen_loop), line:21:22, endln:25:14
      |vpiStmt:
      \_GenFor: (work@r5p_bus_dec), line:21:1, endln:25:14
    |vpiStmt:
    \_Begin: (work@r5p_bus_dec), line:21:1, endln:25:14
  |vpiTypedef:
  \_IntTypespec: , line:13:3, endln:13:15
    |vpiParent:
    \_Module: work@r5p_bus_dec (work@r5p_bus_dec), file:${SURELOG_DIR}/tests/ModPortArrayBind/dut.sv, line:12:1, endln:29:10
  |vpiTypedef:
  \_InterfaceTypespec: (r5p_bus_if), line:15:3, endln:15:13
    |vpiParent:
    \_Module: work@r5p_bus_dec (work@r5p_bus_dec), file:${SURELOG_DIR}/tests/ModPortArrayBind/dut.sv, line:12:1, endln:29:10
    |vpiName:r5p_bus_if
    |vpiInterface:
    \_Interface: work@r5p_bus_if (work@r5p_bus_if), file:${SURELOG_DIR}/tests/ModPortArrayBind/dut.sv, line:2:1, endln:10:25
  |vpiTypedef:
  \_ArrayTypespec: , line:15:19, endln:15:27
    |vpiParent:
    \_Module: work@r5p_bus_dec (work@r5p_bus_dec), file:${SURELOG_DIR}/tests/ModPortArrayBind/dut.sv, line:12:1, endln:29:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:15:19, endln:15:27
      |vpiParent:
      \_ArrayTypespec: , line:15:19, endln:15:27
      |vpiLeftRange:
      \_Operation: , line:15:20, endln:15:24
        |vpiParent:
        \_Range: , line:15:19, endln:15:27
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@r5p_bus_dec.BN), line:15:20, endln:15:22
          |vpiParent:
          \_Operation: , line:15:20, endln:15:24
          |vpiName:BN
          |vpiFullName:work@r5p_bus_dec.BN
          |vpiActual:
          \_Parameter: (work@r5p_bus_dec.BN), line:13:16, endln:13:22
        |vpiOperand:
        \_Constant: , line:15:23, endln:15:24
          |vpiParent:
          \_Operation: , line:15:20, endln:15:24
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:15:25, endln:15:26
        |vpiParent:
        \_Range: , line:15:19, endln:15:27
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@r5p_bus_dec.man), line:15:3, endln:15:13
      |vpiParent:
      \_ArrayTypespec: , line:15:19, endln:15:27
      |vpiName:man
      |vpiFullName:work@r5p_bus_dec.man
      |vpiActual:
      \_InterfaceTypespec: (man), line:15:14, endln:15:17
  |vpiTypedef:
  \_InterfaceTypespec: (man), line:15:14, endln:15:17
    |vpiParent:
    \_Module: work@r5p_bus_dec (work@r5p_bus_dec), file:${SURELOG_DIR}/tests/ModPortArrayBind/dut.sv, line:12:1, endln:29:10
    |vpiName:man
    |vpiIsModPort:1
    |vpiInterface:
    \_Interface: work@r5p_bus_if (work@r5p_bus_if), file:${SURELOG_DIR}/tests/ModPortArrayBind/dut.sv, line:2:1, endln:10:25
  |vpiImportTypespec:
  \_IntTypespec: , line:13:3, endln:13:15
  |vpiImportTypespec:
  \_InterfaceTypespec: (r5p_bus_if), line:15:3, endln:15:13
  |vpiImportTypespec:
  \_ArrayTypespec: , line:15:19, endln:15:27
  |vpiImportTypespec:
  \_InterfaceTypespec: (man), line:15:14, endln:15:17
  |vpiDefName:work@r5p_bus_dec
  |vpiPort:
  \_Port: (m), line:15:18, endln:15:19
    |vpiParent:
    \_Module: work@r5p_bus_dec (work@r5p_bus_dec), file:${SURELOG_DIR}/tests/ModPortArrayBind/dut.sv, line:12:1, endln:29:10
    |vpiName:m
    |vpiDirection:3
    |vpiTypespec:
    \_RefTypespec: (work@r5p_bus_dec.m.r5p_bus_if), line:15:3, endln:15:13
      |vpiParent:
      \_Port: (m), line:15:18, endln:15:19
      |vpiName:r5p_bus_if
      |vpiFullName:work@r5p_bus_dec.m.r5p_bus_if
      |vpiActual:
      \_ArrayTypespec: , line:15:19, endln:15:27
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
