// Seed: 202809763
module module_0 #(
    parameter id_13 = 32'd90
) (
    output tri0 id_0,
    output wire id_1,
    output wand id_2,
    output supply1 id_3,
    input wire id_4,
    input tri1 id_5,
    input supply1 id_6,
    output supply1 id_7,
    input tri id_8,
    input supply1 id_9,
    input supply1 id_10,
    output wand id_11
);
  assign id_3 = 1;
  wire _id_13, id_14, id_15;
  logic id_16;
  ;
  assign id_11 = 1;
  logic id_17 = id_8;
  logic id_18[1 'b0 ==  -1 'b0 ||  1 : 1];
  wire id_19[{  1 'b0 ,  id_13  } : -1];
  parameter id_20 = 1;
endmodule
module module_1 (
    input  uwire   id_0,
    output supply0 id_1
);
  assign id_1 = 1'b0;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1
  );
endmodule
