HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:Toplevel
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit i2c_repeat_start to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(83);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/83||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit num_bytes(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(84);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/84||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit num_bytes(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(85);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/85||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit data_out(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(86);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/86||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 7 to 1 of i2c_addr(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(94);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/94||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of data_out(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Toplevel.srr(95);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/95||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 3 to 2 of num_bytes(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(96);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/96||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL169 ||@W:Pruning unused register i2c_repeat_start. Make sure that there are no unused intermediate registers.||Toplevel.srr(97);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/97||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 5 to 4 of data_out(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(126);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/126||L3GD20H_Interface.vhd(81);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\L3GD20H_Interface.vhd'/linenumber/81
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 3 of num_bytes(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Toplevel.srr(127);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/127||L3GD20H_Interface.vhd(81);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\L3GD20H_Interface.vhd'/linenumber/81
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 7 to 1 of i2c_addr(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(128);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/128||L3GD20H_Interface.vhd(81);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\L3GD20H_Interface.vhd'/linenumber/81
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 7 to 4 of i2c_addr(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(154);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/154||LSM303AGR_I2C_Interface.vhd(104);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\LSM303AGR_I2C_Interface.vhd'/linenumber/104
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 3 of num_bytes(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Toplevel.srr(155);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/155||LSM303AGR_I2C_Interface.vhd(104);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\LSM303AGR_I2C_Interface.vhd'/linenumber/104
Implementation;Synthesis|| CD274 ||@W:Incomplete case statement - add more cases or a when others||Toplevel.srr(171);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/171||ADC_READ.vhd(243);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd'/linenumber/243
Implementation;Synthesis|| CD274 ||@W:Incomplete case statement - add more cases or a when others||Toplevel.srr(172);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/172||ADC_READ.vhd(261);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd'/linenumber/261
Implementation;Synthesis|| CD274 ||@W:Incomplete case statement - add more cases or a when others||Toplevel.srr(173);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/173||ADC_READ.vhd(285);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd'/linenumber/285
Implementation;Synthesis|| CD274 ||@W:Incomplete case statement - add more cases or a when others||Toplevel.srr(174);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/174||ADC_READ.vhd(303);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd'/linenumber/303
Implementation;Synthesis|| CD274 ||@W:Incomplete case statement - add more cases or a when others||Toplevel.srr(175);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/175||ADC_READ.vhd(327);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd'/linenumber/327
Implementation;Synthesis|| CD274 ||@W:Incomplete case statement - add more cases or a when others||Toplevel.srr(176);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/176||ADC_READ.vhd(345);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd'/linenumber/345
Implementation;Synthesis|| CD274 ||@W:Incomplete case statement - add more cases or a when others||Toplevel.srr(177);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/177||ADC_READ.vhd(369);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd'/linenumber/369
Implementation;Synthesis|| CD274 ||@W:Incomplete case statement - add more cases or a when others||Toplevel.srr(178);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/178||ADC_READ.vhd(387);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd'/linenumber/387
Implementation;Synthesis|| CD638 ||@W:Signal dclk is undriven. Either assign the signal a value or remove the signal declaration.||Toplevel.srr(179);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/179||ADC_READ.vhd(92);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd'/linenumber/92
Implementation;Synthesis|| CD638 ||@W:Signal sdi_int is undriven. Either assign the signal a value or remove the signal declaration.||Toplevel.srr(180);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/180||ADC_READ.vhd(92);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd'/linenumber/92
Implementation;Synthesis|| CL169 ||@W:Pruning unused register state_out_1(7 downto 0). Make sure that there are no unused intermediate registers.||Toplevel.srr(182);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/182||ADC_READ.vhd(207);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd'/linenumber/207
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 11 to 5 of cnt1up_6(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(183);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/183||ADC_READ.vhd(207);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd'/linenumber/207
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to exp_packet(80) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(187);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/187||ADC_READ.vhd(207);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd'/linenumber/207
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to exp_packet(81) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(188);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/188||ADC_READ.vhd(207);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd'/linenumber/207
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to exp_packet(82) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(189);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/189||ADC_READ.vhd(207);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd'/linenumber/207
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to exp_packet(83) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(190);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/190||ADC_READ.vhd(207);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd'/linenumber/207
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to exp_packet(84) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(191);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/191||ADC_READ.vhd(207);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd'/linenumber/207
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to exp_packet(85) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(192);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/192||ADC_READ.vhd(207);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd'/linenumber/207
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to exp_packet(86) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(193);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/193||ADC_READ.vhd(207);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd'/linenumber/207
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to exp_packet(87) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(194);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/194||ADC_READ.vhd(207);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd'/linenumber/207
Implementation;Synthesis|| CD274 ||@W:Incomplete case statement - add more cases or a when others||Toplevel.srr(210);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/210||GS_Readout.vhd(236);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\GS_Readout.vhd'/linenumber/236
Implementation;Synthesis|| CL169 ||@W:Pruning unused register sweep_table_points_4(15 downto 0). Make sure that there are no unused intermediate registers.||Toplevel.srr(218);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/218||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL169 ||@W:Pruning unused register sweep_table_samples_per_point_4(15 downto 0). Make sure that there are no unused intermediate registers.||Toplevel.srr(219);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/219||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL169 ||@W:Pruning unused register sweep_table_sample_skip_4(15 downto 0). Make sure that there are no unused intermediate registers.||Toplevel.srr(220);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/220||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL169 ||@W:Pruning unused register sweep_table_nof_steps_3(7 downto 0). Make sure that there are no unused intermediate registers.||Toplevel.srr(221);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/221||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL169 ||@W:Pruning unused register send_flight_state_3. Make sure that there are no unused intermediate registers.||Toplevel.srr(222);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/222||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL169 ||@W:Pruning unused register send_telemetry_request_3. Make sure that there are no unused intermediate registers.||Toplevel.srr(223);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/223||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL169 ||@W:Pruning unused register send_led4_3. Make sure that there are no unused intermediate registers.||Toplevel.srr(224);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/224||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL169 ||@W:Pruning unused register send_led3_3. Make sure that there are no unused intermediate registers.||Toplevel.srr(225);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/225||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL169 ||@W:Pruning unused register send_console_enable_3. Make sure that there are no unused intermediate registers.||Toplevel.srr(226);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/226||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(232);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/232||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(233);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/233||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(234);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/234||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(235);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/235||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(236);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/236||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(237);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/237||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(238);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/238||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(239);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/239||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(240);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/240||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(16) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(241);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/241||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(17) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(242);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/242||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(18) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(243);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/243||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(19) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(244);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/244||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(20) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(245);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/245||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(21) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(246);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/246||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(22) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(247);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/247||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(23) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(248);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/248||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(24) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(249);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/249||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(25) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(250);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/250||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(26) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(251);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/251||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(27) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(252);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/252||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(28) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(253);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/253||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(29) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(254);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/254||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(30) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(255);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/255||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(31) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(256);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/256||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(32) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(257);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/257||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(33) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(258);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/258||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(34) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(259);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/259||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(35) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(260);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/260||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(36) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(261);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/261||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(37) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(262);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/262||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(38) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(263);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/263||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(39) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(264);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/264||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit constant_bias_mode(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(267);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/267||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit constant_bias_mode(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(268);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/268||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit constant_bias_mode(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(269);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/269||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit constant_bias_mode(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(270);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/270||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit constant_bias_mode(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(271);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/271||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit constant_bias_mode(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(272);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/272||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit constant_bias_mode(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(273);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/273||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit sweep_table_mode(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(274);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/274||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit sweep_table_mode(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(275);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/275||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit sweep_table_mode(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(276);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/276||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit sweep_table_mode(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(277);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/277||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit sweep_table_mode(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(278);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/278||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit sweep_table_mode(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(279);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/279||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit sweep_table_mode(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(280);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/280||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 7 to 1 of constant_bias_mode(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(281);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/281||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 7 to 1 of sweep_table_mode(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(282);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/282||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL169 ||@W:Pruning unused register state_2. Make sure that there are no unused intermediate registers.||Toplevel.srr(295);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/295||Interrupt_Generator.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\Interrupt_Generator.vhd'/linenumber/44
Implementation;Synthesis|| CD275 ||@W:Component declarations with different initial values are not supported.  Port b of component and2 may have been given a different initial value in two different component declarations||Toplevel.srr(298);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/298||FPGA_Buffer.vhd(48);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/48
Implementation;Synthesis|| CL168 ||@W:Removing instance 	XNOR3_RBINSYNC[0] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(344);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/344||FPGA_Buffer.vhd(2131);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/2131
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_74 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(345);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/345||FPGA_Buffer.vhd(2109);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/2109
Implementation;Synthesis|| CL168 ||@W:Removing instance XNOR3_4 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(346);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/346||FPGA_Buffer.vhd(2077);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/2077
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_37 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(347);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/347||FPGA_Buffer.vhd(2074);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/2074
Implementation;Synthesis|| CL168 ||@W:Removing instance 	DFN1C0_RGRY[0] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(348);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/348||FPGA_Buffer.vhd(2026);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/2026
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_53 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(349);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/349||FPGA_Buffer.vhd(1947);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1947
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_17 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(350);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/350||FPGA_Buffer.vhd(1941);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1941
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_56 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(351);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/351||FPGA_Buffer.vhd(1923);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1923
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR3_2 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(352);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/352||FPGA_Buffer.vhd(1880);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1880
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_42 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(353);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/353||FPGA_Buffer.vhd(1847);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1847
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_50 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(354);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/354||FPGA_Buffer.vhd(1840);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1840
Implementation;Synthesis|| CL168 ||@W:Removing instance XNOR3_12 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(355);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/355||FPGA_Buffer.vhd(1836);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1836
Implementation;Synthesis|| CL168 ||@W:Removing instance DFN1C0_21 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(356);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/356||FPGA_Buffer.vhd(1759);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1759
Implementation;Synthesis|| CL168 ||@W:Removing instance AO1_33 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(357);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/357||FPGA_Buffer.vhd(1725);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1725
Implementation;Synthesis|| CL168 ||@W:Removing instance AO1_13 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(358);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/358||FPGA_Buffer.vhd(1694);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1694
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_54 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(359);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/359||FPGA_Buffer.vhd(1691);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1691
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(360);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/360||FPGA_Buffer.vhd(1662);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1662
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_41 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(361);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/361||FPGA_Buffer.vhd(1659);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1659
Implementation;Synthesis|| CL168 ||@W:Removing instance 	DFN1C0_RGRYSYNC[0] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(362);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/362||FPGA_Buffer.vhd(1623);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1623
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_33 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(363);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/363||FPGA_Buffer.vhd(1601);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1601
Implementation;Synthesis|| CL168 ||@W:Removing instance AO1_23 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(364);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/364||FPGA_Buffer.vhd(1593);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1593
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_36 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(365);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/365||FPGA_Buffer.vhd(1567);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1567
Implementation;Synthesis|| CL168 ||@W:Removing instance XNOR3_10 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(366);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/366||FPGA_Buffer.vhd(1560);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1560
Implementation;Synthesis|| CL168 ||@W:Removing instance 	DFN1C0_RGRYSYNC[1] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(367);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/367||FPGA_Buffer.vhd(1541);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1541
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_39 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(368);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/368||FPGA_Buffer.vhd(1473);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1473
Implementation;Synthesis|| CL168 ||@W:Removing instance DFN1C0_DVLDX because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(369);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/369||FPGA_Buffer.vhd(1469);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1469
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_66 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(370);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/370||FPGA_Buffer.vhd(1396);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1396
Implementation;Synthesis|| CL168 ||@W:Removing instance 	XNOR2_RBINSYNC[1] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(371);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/371||FPGA_Buffer.vhd(1385);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1385
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_11 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(372);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/372||FPGA_Buffer.vhd(1346);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1346
Implementation;Synthesis|| CL168 ||@W:Removing instance XNOR3_1 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(373);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/373||FPGA_Buffer.vhd(1334);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1334
Implementation;Synthesis|| CL168 ||@W:Removing instance XNOR3_23 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(374);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/374||FPGA_Buffer.vhd(1330);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1330
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_5 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(375);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/375||FPGA_Buffer.vhd(1317);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1317
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_55 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(376);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/376||FPGA_Buffer.vhd(1273);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1273
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_23 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(377);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/377||FPGA_Buffer.vhd(1108);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1108
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_26 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(378);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/378||FPGA_Buffer.vhd(1058);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1058
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR3_4 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(379);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/379||FPGA_Buffer.vhd(1032);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1032
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_34 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(380);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/380||FPGA_Buffer.vhd(982);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/982
Implementation;Synthesis|| CL168 ||@W:Removing instance XNOR3_7 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(381);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/381||FPGA_Buffer.vhd(978);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/978
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_29 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(382);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/382||FPGA_Buffer.vhd(971);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/971
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_35 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(383);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/383||FPGA_Buffer.vhd(961);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/961
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_38 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(384);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/384||FPGA_Buffer.vhd(958);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/958
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_8 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(385);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/385||FPGA_Buffer.vhd(938);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/938
Implementation;Synthesis|| CL168 ||@W:Removing instance 	DFN1C0_RGRY[1] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(386);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/386||FPGA_Buffer.vhd(926);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/926
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_31 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(387);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/387||FPGA_Buffer.vhd(891);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/891
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_62 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(388);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/388||FPGA_Buffer.vhd(824);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/824
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_57 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(389);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/389||FPGA_Buffer.vhd(813);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/813
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_60 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(390);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/390||FPGA_Buffer.vhd(799);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/799
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_43 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(391);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/391||FPGA_Buffer.vhd(732);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/732
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_65 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(392);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/392||FPGA_Buffer.vhd(729);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/729
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_68 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(393);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/393||FPGA_Buffer.vhd(726);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/726
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_57 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(394);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/394||FPGA_Buffer.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/673
Implementation;Synthesis|| CL168 ||@W:Removing instance AO1_15 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(395);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/395||FPGA_Buffer.vhd(650);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/650
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_7 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(396);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/396||FPGA_Buffer.vhd(614);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/614
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_20 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(397);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/397||FPGA_Buffer.vhd(610);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/610
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_49 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(398);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/398||FPGA_Buffer.vhd(584);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/584
Implementation;Synthesis|| CL168 ||@W:Removing instance DFN1C0_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(399);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/399||FPGA_Buffer.vhd(565);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/565
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_22 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(400);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/400||FPGA_Buffer.vhd(451);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/451
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_11 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(401);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/401||FPGA_Buffer.vhd(440);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/440
Implementation;Synthesis|| CL168 ||@W:Removing instance AO1_11 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(402);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/402||FPGA_Buffer.vhd(436);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/436
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_2 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(403);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/403||FPGA_Buffer.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/422
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to test_port are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(417);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/417||UART.vhd(132);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\UART.vhd'/linenumber/132
Implementation;Synthesis|| CL169 ||@W:Pruning unused register command_1(7 downto 0). Make sure that there are no unused intermediate registers.||Toplevel.srr(420);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/420||FFU_Command_Checker.vhd(49);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\FFU_Command_Checker.vhd'/linenumber/49
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of acc_packet(87 downto 0) is unused ||Toplevel.srr(450);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/450||Packet_Saver.vhd(29);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\Packet_Saver.vhd'/linenumber/29
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of mag_packet(87 downto 0) is unused ||Toplevel.srr(451);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/451||Packet_Saver.vhd(32);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\Packet_Saver.vhd'/linenumber/32
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of gyro_packet(87 downto 0) is unused ||Toplevel.srr(452);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/452||Packet_Saver.vhd(35);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\Packet_Saver.vhd'/linenumber/35
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of pressure_packet(87 downto 0) is unused ||Toplevel.srr(453);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/453||Packet_Saver.vhd(38);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\Packet_Saver.vhd'/linenumber/38
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of status_packet(87 downto 0) is unused ||Toplevel.srr(454);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/454||Packet_Saver.vhd(41);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\Packet_Saver.vhd'/linenumber/41
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of pres_cal1_packet(87 downto 0) is unused ||Toplevel.srr(455);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/455||Packet_Saver.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\Packet_Saver.vhd'/linenumber/44
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of pres_cal2_packet(87 downto 0) is unused ||Toplevel.srr(456);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/456||Packet_Saver.vhd(45);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\Packet_Saver.vhd'/linenumber/45
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of ch_0_packet(87 downto 0) is unused ||Toplevel.srr(457);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/457||Packet_Saver.vhd(48);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\Packet_Saver.vhd'/linenumber/48
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of ch_1_packet(87 downto 0) is unused ||Toplevel.srr(458);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/458||Packet_Saver.vhd(49);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\Packet_Saver.vhd'/linenumber/49
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of ch_2_packet(87 downto 0) is unused ||Toplevel.srr(459);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/459||Packet_Saver.vhd(50);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\Packet_Saver.vhd'/linenumber/50
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of ch_3_packet(87 downto 0) is unused ||Toplevel.srr(460);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/460||Packet_Saver.vhd(51);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\Packet_Saver.vhd'/linenumber/51
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of ch_4_packet(87 downto 0) is unused ||Toplevel.srr(461);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/461||Packet_Saver.vhd(52);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\Packet_Saver.vhd'/linenumber/52
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of ch_5_packet(87 downto 0) is unused ||Toplevel.srr(462);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/462||Packet_Saver.vhd(53);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\Packet_Saver.vhd'/linenumber/53
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 0 to 3 of uc_tx_nextstate(0 to 15). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(470);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/470||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 8 to 11 of uc_tx_nextstate(0 to 15). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(471);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/471||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 13 of uc_tx_nextstate(0 to 15). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Toplevel.srr(472);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/472||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 0 to 3 of uc_tx_state(0 to 15). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(473);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/473||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 8 to 11 of uc_tx_state(0 to 15). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(474);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/474||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 13 of uc_tx_state(0 to 15). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Toplevel.srr(475);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/475||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL138 ||@W:Removing register 'uc_tx_nextstate' because it is only assigned 0 or its original value.||Toplevel.srr(476);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/476||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 3 to 1 of ramp(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(520);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/520||General_Controller.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/208
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of data_out(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Toplevel.srr(624);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/624||LSM303AGR_I2C_Interface.vhd(104);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\LSM303AGR_I2C_Interface.vhd'/linenumber/104
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 3 to 7 of next_state(0 to 8). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(661);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/661||I2C_Master.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\I2C_Master.vhd'/linenumber/68
Implementation;Synthesis|| CL257 ||@W:Register bit 0 always 0, optimizing ...||Toplevel.srr(662);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/662||I2C_Master.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\I2C_Master.vhd'/linenumber/68
Implementation;Synthesis|| CL169 ||@W:Pruning unused register next_state(idle). Make sure that there are no unused intermediate registers.||Toplevel.srr(663);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/663||I2C_Master.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\I2C_Master.vhd'/linenumber/68
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit calibration_new_data to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(685);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/685||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 7 of data_out(7 downto 1). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Toplevel.srr(686);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/686||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 2 of data_out(7 downto 1). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Toplevel.srr(687);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/687||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL169 ||@W:Pruning unused register calibration_new_data. Make sure that there are no unused intermediate registers.||Toplevel.srr(688);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/688||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 1 of C1(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(689);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/689||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 1 of C2(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(690);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/690||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 1 of C3(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(691);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/691||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 1 of C4(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(692);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/692||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 1 of C5(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(693);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/693||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 1 of C6(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(694);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/694||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit data_out(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(695);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/695||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 5 of data_out(6 downto 3). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Toplevel.srr(696);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/696||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| MT530 ||@W:Found inferred clock Toplevel|CLOCK which controls 1622 sequential elements including ClockDivs_0.cnt_800kHz[4:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Toplevel.srr(785);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/785||clockdivs.vhd(57);liberoaction://cross_probe/hdl/file/'c:\users\lab-user1\desktop\masterthesis\langmuir-datahub-emuscience-fpga\hdl\clockdivs.vhd'/linenumber/57
Implementation;Synthesis|| MT530 ||@W:Found inferred clock ClockDivs|clk_800kHz_inferred_clock which controls 126 sequential elements including ClockDivs_0.cnt_1kHz[8:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Toplevel.srr(786);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/786||clockdivs.vhd(76);liberoaction://cross_probe/hdl/file/'c:\users\lab-user1\desktop\masterthesis\langmuir-datahub-emuscience-fpga\hdl\clockdivs.vhd'/linenumber/76
Implementation;Synthesis|| MT530 ||@W:Found inferred clock Timing|s_time_inferred_clock[5] which controls 5 sequential elements including Science_0.ADC_RESET_0.state[0:2]. This clock has no specified timing constraint which may adversely impact design performance. ||Toplevel.srr(787);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/787||adc_reset.vhd(37);liberoaction://cross_probe/hdl/file/'c:\users\lab-user1\desktop\masterthesis\langmuir-datahub-emuscience-fpga\hdl\adc_reset.vhd'/linenumber/37
Implementation;Synthesis|| MT530 ||@W:Found inferred clock Timing|m_time_inferred_clock[7] which controls 37 sequential elements including Eject_Signal_Debounce_0.state[0:3]. This clock has no specified timing constraint which may adversely impact design performance. ||Toplevel.srr(788);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/788||eject_signal_debounce.vhd(51);liberoaction://cross_probe/hdl/file/'c:\users\lab-user1\desktop\masterthesis\langmuir-datahub-emuscience-fpga\hdl\eject_signal_debounce.vhd'/linenumber/51
Implementation;Synthesis|| MT530 ||@W:Found inferred clock Toplevel|FMC_CLK which controls 54 sequential elements including Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_WGRYSYNC\[5\]\\. This clock has no specified timing constraint which may adversely impact design performance. ||Toplevel.srr(789);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/789||fpga_buffer.vhd(2135);liberoaction://cross_probe/hdl/file/'c:\users\lab-user1\desktop\masterthesis\langmuir-datahub-emuscience-fpga\smartgen\fpga_buffer\fpga_buffer.vhd'/linenumber/2135
Implementation;Synthesis|| MT530 ||@W:Found inferred clock ClockDivs|clk_1kHz_inferred_clock which controls 7 sequential elements including ClockDivs_0.cnt_50Hz[5:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Toplevel.srr(790);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/790||clockdivs.vhd(100);liberoaction://cross_probe/hdl/file/'c:\users\lab-user1\desktop\masterthesis\langmuir-datahub-emuscience-fpga\hdl\clockdivs.vhd'/linenumber/100
Implementation;Synthesis|| MT530 ||@W:Found inferred clock ClockDivs|clk_50Hz_inferred_clock which controls 6 sequential elements including ClockDivs_0.cnt_1Hz[4:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Toplevel.srr(791);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/791||clockdivs.vhd(115);liberoaction://cross_probe/hdl/file/'c:\users\lab-user1\desktop\masterthesis\langmuir-datahub-emuscience-fpga\hdl\clockdivs.vhd'/linenumber/115
Implementation;Synthesis|| MO160 ||@W:Register bit ch_5_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1072);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1072||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\lab-user1\desktop\masterthesis\langmuir-datahub-emuscience-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit ch_4_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1073);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1073||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\lab-user1\desktop\masterthesis\langmuir-datahub-emuscience-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit ch_3_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1074);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1074||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\lab-user1\desktop\masterthesis\langmuir-datahub-emuscience-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit ch_2_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1075);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1075||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\lab-user1\desktop\masterthesis\langmuir-datahub-emuscience-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit ch_1_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1076);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1076||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\lab-user1\desktop\masterthesis\langmuir-datahub-emuscience-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit pres_cal2_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1077);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1077||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\lab-user1\desktop\masterthesis\langmuir-datahub-emuscience-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit pres_cal1_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1078);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1078||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\lab-user1\desktop\masterthesis\langmuir-datahub-emuscience-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit packet_select[0] (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1146);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1146||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\lab-user1\desktop\masterthesis\langmuir-datahub-emuscience-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit packet_select[1] (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1147);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1147||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\lab-user1\desktop\masterthesis\langmuir-datahub-emuscience-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit packet_select[2] (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1148);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1148||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\lab-user1\desktop\masterthesis\langmuir-datahub-emuscience-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit packet_select[3] (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1149);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1149||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\lab-user1\desktop\masterthesis\langmuir-datahub-emuscience-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit packet_select[4] (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1150);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1150||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\lab-user1\desktop\masterthesis\langmuir-datahub-emuscience-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit packet_select[6] (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1151);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1151||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\lab-user1\desktop\masterthesis\langmuir-datahub-emuscience-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit packet_select[7] (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1152);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1152||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\lab-user1\desktop\masterthesis\langmuir-datahub-emuscience-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit prevState[6] (in view view:work.GS_Readout(architecture_gs_readout)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1210);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1210||gs_readout.vhd(132);liberoaction://cross_probe/hdl/file/'c:\users\lab-user1\desktop\masterthesis\langmuir-datahub-emuscience-fpga\hdl\gs_readout.vhd'/linenumber/132
Implementation;Synthesis|| MO129 ||@W:Sequential instance Sensors_0.Accelerometer_0.I2C_Master_0.state[6] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1301);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1301||i2c_master.vhd(68);liberoaction://cross_probe/hdl/file/'c:\users\lab-user1\desktop\masterthesis\langmuir-datahub-emuscience-fpga\hdl\i2c_master.vhd'/linenumber/68
Implementation;Synthesis|| MO129 ||@W:Sequential instance Sensors_0.Gyro_0.I2C_Master_0.state[6] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1325);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1325||i2c_master.vhd(68);liberoaction://cross_probe/hdl/file/'c:\users\lab-user1\desktop\masterthesis\langmuir-datahub-emuscience-fpga\hdl\i2c_master.vhd'/linenumber/68
Implementation;Synthesis|| MO129 ||@W:Sequential instance Sensors_0.Pressure_Sensor_0.I2C_Master_0.state[6] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1360);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1360||i2c_master.vhd(68);liberoaction://cross_probe/hdl/file/'c:\users\lab-user1\desktop\masterthesis\langmuir-datahub-emuscience-fpga\hdl\i2c_master.vhd'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit C_cnt[2] (in view view:work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1381);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1381||ms5611_01ba03_interface.vhd(99);liberoaction://cross_probe/hdl/file/'c:\users\lab-user1\desktop\masterthesis\langmuir-datahub-emuscience-fpga\hdl\ms5611_01ba03_interface.vhd'/linenumber/99
Implementation;Synthesis|| MO160 ||@W:Register bit C_cnt[1] (in view view:work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1382);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1382||ms5611_01ba03_interface.vhd(99);liberoaction://cross_probe/hdl/file/'c:\users\lab-user1\desktop\masterthesis\langmuir-datahub-emuscience-fpga\hdl\ms5611_01ba03_interface.vhd'/linenumber/99
Implementation;Synthesis|| MO161 ||@W:Register bit C_cnt[0] (in view view:work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1383);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1383||ms5611_01ba03_interface.vhd(99);liberoaction://cross_probe/hdl/file/'c:\users\lab-user1\desktop\masterthesis\langmuir-datahub-emuscience-fpga\hdl\ms5611_01ba03_interface.vhd'/linenumber/99
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance Science_0.DAC_SET_0.DCLK because it is equivalent to instance Science_0.DAC_SET_0.state[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(1393);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1393||dac_set.vhd(58);liberoaction://cross_probe/hdl/file/'c:\users\lab-user1\desktop\masterthesis\langmuir-datahub-emuscience-fpga\hdl\dac_set.vhd'/linenumber/58
Implementation;Synthesis|| MO160 ||@W:Register bit Science_0.SWEEP_SPIDER2_0.counter[8] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1397);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1397||sweep_spider2.vhd(63);liberoaction://cross_probe/hdl/file/'c:\users\lab-user1\desktop\masterthesis\langmuir-datahub-emuscience-fpga\hdl\sweep_spider2.vhd'/linenumber/63
Implementation;Synthesis|| MO160 ||@W:Register bit Science_0.SWEEP_SPIDER2_0.counter[7] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1398);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1398||sweep_spider2.vhd(63);liberoaction://cross_probe/hdl/file/'c:\users\lab-user1\desktop\masterthesis\langmuir-datahub-emuscience-fpga\hdl\sweep_spider2.vhd'/linenumber/63
Implementation;Synthesis|| MO160 ||@W:Register bit Science_0.SWEEP_SPIDER2_0.counter[6] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1399);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1399||sweep_spider2.vhd(63);liberoaction://cross_probe/hdl/file/'c:\users\lab-user1\desktop\masterthesis\langmuir-datahub-emuscience-fpga\hdl\sweep_spider2.vhd'/linenumber/63
Implementation;Synthesis|| MO160 ||@W:Register bit Science_0.SWEEP_SPIDER2_0.counter[5] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1400);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1400||sweep_spider2.vhd(63);liberoaction://cross_probe/hdl/file/'c:\users\lab-user1\desktop\masterthesis\langmuir-datahub-emuscience-fpga\hdl\sweep_spider2.vhd'/linenumber/63
Implementation;Synthesis|| MO160 ||@W:Register bit Science_0.SWEEP_SPIDER2_0.counter[4] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1401);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1401||sweep_spider2.vhd(63);liberoaction://cross_probe/hdl/file/'c:\users\lab-user1\desktop\masterthesis\langmuir-datahub-emuscience-fpga\hdl\sweep_spider2.vhd'/linenumber/63
Implementation;Synthesis|| MO160 ||@W:Register bit Science_0.SWEEP_SPIDER2_0.counter[3] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1402);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1402||sweep_spider2.vhd(63);liberoaction://cross_probe/hdl/file/'c:\users\lab-user1\desktop\masterthesis\langmuir-datahub-emuscience-fpga\hdl\sweep_spider2.vhd'/linenumber/63
Implementation;Synthesis|| MO160 ||@W:Register bit Science_0.SWEEP_SPIDER2_0.counter[2] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1403);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1403||sweep_spider2.vhd(63);liberoaction://cross_probe/hdl/file/'c:\users\lab-user1\desktop\masterthesis\langmuir-datahub-emuscience-fpga\hdl\sweep_spider2.vhd'/linenumber/63
Implementation;Synthesis|| MO160 ||@W:Register bit Science_0.SWEEP_SPIDER2_0.counter[1] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1404);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1404||sweep_spider2.vhd(63);liberoaction://cross_probe/hdl/file/'c:\users\lab-user1\desktop\masterthesis\langmuir-datahub-emuscience-fpga\hdl\sweep_spider2.vhd'/linenumber/63
Implementation;Synthesis|| MO160 ||@W:Register bit Science_0.SWEEP_SPIDER2_0.counter[0] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1405);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1405||sweep_spider2.vhd(63);liberoaction://cross_probe/hdl/file/'c:\users\lab-user1\desktop\masterthesis\langmuir-datahub-emuscience-fpga\hdl\sweep_spider2.vhd'/linenumber/63
Implementation;Synthesis|| MO160 ||@W:Register bit Science_0.SWEEP_SPIDER2_0.dac4_int[6] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1406);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1406||sweep_spider2.vhd(63);liberoaction://cross_probe/hdl/file/'c:\users\lab-user1\desktop\masterthesis\langmuir-datahub-emuscience-fpga\hdl\sweep_spider2.vhd'/linenumber/63
Implementation;Synthesis|| MO160 ||@W:Register bit Science_0.SWEEP_SPIDER2_0.dac4_int[5] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1407);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1407||sweep_spider2.vhd(63);liberoaction://cross_probe/hdl/file/'c:\users\lab-user1\desktop\masterthesis\langmuir-datahub-emuscience-fpga\hdl\sweep_spider2.vhd'/linenumber/63
Implementation;Synthesis|| MO160 ||@W:Register bit Science_0.SWEEP_SPIDER2_0.dac3_int[7] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1408);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1408||sweep_spider2.vhd(63);liberoaction://cross_probe/hdl/file/'c:\users\lab-user1\desktop\masterthesis\langmuir-datahub-emuscience-fpga\hdl\sweep_spider2.vhd'/linenumber/63
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance Sensors_0.Pressure_Sensor_0.MS5611_01BA03_Interface_0.old_clk_1kHz because it is equivalent to instance Science_0.SWEEP_SPIDER2_0.latch. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(1409);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1409||ms5611_01ba03_interface.vhd(99);liberoaction://cross_probe/hdl/file/'c:\users\lab-user1\desktop\masterthesis\langmuir-datahub-emuscience-fpga\hdl\ms5611_01ba03_interface.vhd'/linenumber/99
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance Eject_Signal_Debounce_0.old_1kHz because it is equivalent to instance Science_0.SWEEP_SPIDER2_0.latch. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(1410);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1410||eject_signal_debounce.vhd(51);liberoaction://cross_probe/hdl/file/'c:\users\lab-user1\desktop\masterthesis\langmuir-datahub-emuscience-fpga\hdl\eject_signal_debounce.vhd'/linenumber/51
Implementation;Synthesis|| MT420 ||@W:Found inferred clock Toplevel|CLOCK with period 31.25ns. Please declare a user-defined clock on object "p:CLOCK"||Toplevel.srr(1570);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1570||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock Toplevel|FMC_CLK with period 31.25ns. Please declare a user-defined clock on object "p:FMC_CLK"||Toplevel.srr(1571);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1571||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock Timing|m_time_inferred_clock[7] with period 31.25ns. Please declare a user-defined clock on object "n:Timing_0.m_time[7]"||Toplevel.srr(1572);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1572||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock Timing|s_time_inferred_clock[5] with period 31.25ns. Please declare a user-defined clock on object "n:Timing_0.s_time[5]"||Toplevel.srr(1573);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1573||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock ClockDivs|clk_800kHz_inferred_clock with period 31.25ns. Please declare a user-defined clock on object "n:ClockDivs_0.clk_800kHz"||Toplevel.srr(1574);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1574||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||Toplevel.srr(1590);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1590||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||Toplevel.srr(1592);liberoaction://cross_probe/hdl/file/'C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1592||null;null
Implementation;Compile;RootName:Toplevel
Implementation;Compile||(null)||Please refer to the log file for details about 71 Warning(s) , 1 Info(s)||Toplevel_compile_log.rpt;liberoaction://open_report/file/Toplevel_compile_log.rpt||(null);(null)
Implementation;Place and Route;RootName:Toplevel
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Warning(s) , 1 Info(s)||Toplevel_placeroute_log.rpt;liberoaction://open_report/file/Toplevel_placeroute_log.rpt||(null);(null)
Implementation;Generate Bitstream;RootName:Toplevel
