<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html><head><title>module ti.sysbios.family.c66.Cache</title>
<meta name="googlebot" content="noindex,nofollow">
<link rel="stylesheet" type="text/css" href="../../../../src.css"/>
</head>
<body>
<pre class=src>
     1    <span class="comment">/*
</span>     2    <span class="comment"> * Copyright (c) 2015-2017, Texas Instruments Incorporated
</span>     3    <span class="comment"> * All rights reserved.
</span>     4    <span class="comment"> *
</span>     5    <span class="comment"> * Redistribution and use in source and binary forms, with or without
</span>     6    <span class="comment"> * modification, are permitted provided that the following conditions
</span>     7    <span class="comment"> * are met:
</span>     8    <span class="comment"> *
</span>     9    <span class="comment"> * *  Redistributions of source code must retain the above copyright
</span>    10    <span class="comment"> *    notice, this list of conditions and the following disclaimer.
</span>    11    <span class="comment"> *
</span>    12    <span class="comment"> * *  Redistributions in binary form must reproduce the above copyright
</span>    13    <span class="comment"> *    notice, this list of conditions and the following disclaimer in the
</span>    14    <span class="comment"> *    documentation and/or other materials provided with the distribution.
</span>    15    <span class="comment"> *
</span>    16    <span class="comment"> * *  Neither the name of Texas Instruments Incorporated nor the names of
</span>    17    <span class="comment"> *    its contributors may be used to endorse or promote products derived
</span>    18    <span class="comment"> *    from this software without specific prior written permission.
</span>    19    <span class="comment"> *
</span>    20    <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
</span>    21    <span class="comment"> * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
</span>    22    <span class="comment"> * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
</span>    23    <span class="comment"> * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
</span>    24    <span class="comment"> * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
</span>    25    <span class="comment"> * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
</span>    26    <span class="comment"> * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
</span>    27    <span class="comment"> * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
</span>    28    <span class="comment"> * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
</span>    29    <span class="comment"> * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
</span>    30    <span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
</span>    31    <span class="comment"> */</span>
    32    <span class="comment">/*
</span>    33    <span class="comment"> *  ======== Cache.xdc ========
</span>    34    <span class="comment"> */</span>
    35    
    36    <span class=key>package</span> ti.sysbios.family.c66;
    37    
    38    import xdc.rov.ViewInfo;
    39    
    40    import xdc.runtime.Error;
    41    
    42    <span class="xdoc">/*!
</span>    43    <span class="xdoc"> *  ======== Cache ========
</span>    44    <span class="xdoc"> *  Cache Module
</span>    45    <span class="xdoc"> *
</span>    46    <span class="xdoc"> *  This Cache module provides C66 family-specific implementations of the
</span>    47    <span class="xdoc"> *  APIs defined in {<b>@link</b> ti.sysbios.interfaces.ICache ICache}.  It also
</span>    48    <span class="xdoc"> *  provides additional C66 specific cache functions.
</span>    49    <span class="xdoc"> *
</span>    50    <span class="xdoc"> *  Unconstrained Functions
</span>    51    <span class="xdoc"> *  All functions
</span>    52    <span class="xdoc"> *
</span>    53    <span class="xdoc"> *  <b>@p(html)</b>
</span>    54    <span class="xdoc"> *  &lt;h3&gt; Calling Context &lt;/h3&gt;
</span>    55    <span class="xdoc"> *  &lt;table border="1" cellpadding="3"&gt;
</span>    56    <span class="xdoc"> *    &lt;colgroup span="1"&gt;&lt;/colgroup&gt; &lt;colgroup span="5" align="center"&gt;&lt;/colgroup&gt;
</span>    57    <span class="xdoc"> *
</span>    58    <span class="xdoc"> *    &lt;tr&gt;&lt;th&gt; Function                 &lt;/th&gt;&lt;th&gt;  Hwi   &lt;/th&gt;&lt;th&gt;  Swi   &lt;/th&gt;&lt;th&gt;  Task  &lt;/th&gt;&lt;th&gt;  Main  &lt;/th&gt;&lt;th&gt;  Startup  &lt;/th&gt;&lt;/tr&gt;
</span>    59    <span class="xdoc"> *    &lt;!--                                                                                                                 --&gt;
</span>    60    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #disable}    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>    61    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #enable}     &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>    62    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #getMar*}    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>    63    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #getMode*}   &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>    64    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #getSize*}   &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>    65    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #inv}        &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>    66    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #invL1pAll*} &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>    67    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #setMar*}    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>    68    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #setMode*}   &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>    69    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #setSize*}   &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>    70    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #wait}       &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>    71    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #wb}         &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>    72    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #wbAll*}     &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>    73    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #wbL1dAll}   &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>    74    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #wbInv}      &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>    75    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #wbInvAll}   &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>    76    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #wbInvL1dAll}&lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>    77    <span class="xdoc"> *    &lt;tr&gt;&lt;td colspan="6"&gt; Definitions: &lt;br /&gt;
</span>    78    <span class="xdoc"> *       &lt;ul&gt;
</span>    79    <span class="xdoc"> *         &lt;li&gt; &lt;b&gt;Hwi&lt;/b&gt;: API is callable from a Hwi thread. &lt;/li&gt;
</span>    80    <span class="xdoc"> *         &lt;li&gt; &lt;b&gt;Swi&lt;/b&gt;: API is callable from a Swi thread. &lt;/li&gt;
</span>    81    <span class="xdoc"> *         &lt;li&gt; &lt;b&gt;Task&lt;/b&gt;: API is callable from a Task thread. &lt;/li&gt;
</span>    82    <span class="xdoc"> *         &lt;li&gt; &lt;b&gt;Main&lt;/b&gt;: API is callable during any of these phases: &lt;/li&gt;
</span>    83    <span class="xdoc"> *           &lt;ul&gt;
</span>    84    <span class="xdoc"> *             &lt;li&gt; In your module startup after this module is started (e.g. Mod_Module_startupDone() returns TRUE). &lt;/li&gt;
</span>    85    <span class="xdoc"> *             &lt;li&gt; During xdc.runtime.Startup.lastFxns. &lt;/li&gt;
</span>    86    <span class="xdoc"> *             &lt;li&gt; During main().&lt;/li&gt;
</span>    87    <span class="xdoc"> *             &lt;li&gt; During BIOS.startupFxns.&lt;/li&gt;
</span>    88    <span class="xdoc"> *           &lt;/ul&gt;
</span>    89    <span class="xdoc"> *         &lt;li&gt; &lt;b&gt;Startup&lt;/b&gt;: API is callable during any of these phases:&lt;/li&gt;
</span>    90    <span class="xdoc"> *           &lt;ul&gt;
</span>    91    <span class="xdoc"> *             &lt;li&gt; During xdc.runtime.Startup.firstFxns.&lt;/li&gt;
</span>    92    <span class="xdoc"> *             &lt;li&gt; In your module startup before this module is started (e.g. Mod_Module_startupDone() returns FALSE).&lt;/li&gt;
</span>    93    <span class="xdoc"> *           &lt;/ul&gt;
</span>    94    <span class="xdoc"> *       &lt;li&gt; &lt;b&gt;*&lt;/b&gt;: These APIs are intended to be made at initialization time, but are not restricted to this. &lt;/li&gt;
</span>    95    <span class="xdoc"> *       &lt;/ul&gt;
</span>    96    <span class="xdoc"> *    &lt;/td&gt;&lt;/tr&gt;
</span>    97    <span class="xdoc"> *
</span>    98    <span class="xdoc"> *  &lt;/table&gt;
</span>    99    <span class="xdoc"> *  <b>@p</b>
</span>   100    <span class="xdoc"> */</span>
   101    
   102    
   103    @ModuleStartup      <span class="comment">/* generate a call to Cache_Module_startup at startup */</span>
   104    
   105    <span class=key>module</span> Cache <span class=key>inherits</span> ti.sysbios.interfaces.ICache
   106    {
   107        <span class=comment>// -------- Module Types --------</span>
   108    
   109        <span class="xdoc">/*!
</span>   110    <span class="xdoc">     *  ======== ModuleView ========
</span>   111    <span class="xdoc">     *  <b>@_nodoc</b>
</span>   112    <span class="xdoc">     */</span>
   113        <span class=key>metaonly</span> <span class=key>struct</span> ModuleView {
   114            String  L1PCacheSize;
   115            String  L1PMode;
   116            String  L1DCacheSize;
   117            String  L1DMode;
   118            String  L2CacheSize;
   119            String  L2Mode;
   120        };
   121    
   122        <span class="xdoc">/*!
</span>   123    <span class="xdoc">     *  ======== MarRegisterView ========
</span>   124    <span class="xdoc">     *  <b>@_nodoc</b>
</span>   125    <span class="xdoc">     */</span>
   126        <span class=key>metaonly</span> <span class=key>struct</span> MarRegisterView {
   127            UInt    number;
   128            Ptr     addr;
   129            Ptr     startAddrRange;
   130            Ptr     endAddrRange;
   131            Bool    cacheable;
   132            Bool    prefetchable;
   133            String  marRegisterValue;
   134        };
   135    
   136        <span class="xdoc">/*!
</span>   137    <span class="xdoc">     *  ======== rovViewInfo ========
</span>   138    <span class="xdoc">     *  <b>@_nodoc</b>
</span>   139    <span class="xdoc">     */</span>
   140        @Facet
   141        <span class=key>metaonly</span> <span class=key>config</span> ViewInfo.Instance rovViewInfo =
   142            ViewInfo.create({
   143                viewMap: [
   144                    [<span class="string">'Module'</span>,
   145                        {
   146                            type: ViewInfo.MODULE,
   147                            viewInitFxn: <span class="string">'viewInitModule'</span>,
   148                            structName: <span class="string">'ModuleView'</span>
   149                        }
   150                    ],
   151                    [<span class="string">'MARs'</span>,
   152                        {
   153                            type: xdc.rov.ViewInfo.MODULE_DATA,
   154                            viewInitFxn: <span class="string">'viewInitMarRegisters'</span>,
   155                            structName: <span class="string">'MarRegisterView'</span>
   156                        }
   157                    ]
   158                ]
   159            });
   160    
   161        <span class="xdoc">/*! Lists of cache modes for L1/L2 caches */</span>
   162        <span class=key>enum</span> Mode {
   163            Mode_FREEZE,    <span class="xdoc">/*! No new cache lines are allocated */</span>
   164            Mode_BYPASS,    <span class="xdoc">/*! All access result in long-distance access */</span>
   165            Mode_NORMAL     <span class="xdoc">/*! Normal operation of cache */</span>
   166        };
   167    
   168        <span class="xdoc">/*! Level 1 cache size type definition. Can be used for both L1D &amp; L1P */</span>
   169        <span class=key>enum</span> L1Size {
   170            L1Size_0K = 0,  <span class="xdoc">/*! Amount of cache is 0K, Amount of SRAM is 32K */</span>
   171            L1Size_4K = 1,  <span class="xdoc">/*! Amount of cache is 4K, Amount of SRAM is 28K */</span>
   172            L1Size_8K = 2,  <span class="xdoc">/*! Amount of cache is 8K, Amount of SRAM is 24K */</span>
   173            L1Size_16K = 3, <span class="xdoc">/*! Amount of cache is 16K, Amount of SRAM is 16K */</span>
   174            L1Size_32K = 4  <span class="xdoc">/*! Amount of cache is 32K, Amount of SRAM is 0K */</span>
   175        };
   176    
   177        <span class="xdoc">/*! Level 2 cache size type definition. */</span>
   178        <span class=key>enum</span> L2Size {
   179            L2Size_0K = 0,   <span class="xdoc">/*! L2 is all SRAM */</span>
   180            L2Size_32K = 1,  <span class="xdoc">/*! Amount of cache is 32K */</span>
   181            L2Size_64K = 2,  <span class="xdoc">/*! Amount of cache is 64K */</span>
   182            L2Size_128K = 3, <span class="xdoc">/*! Amount of cache is 128K */</span>
   183            L2Size_256K = 4, <span class="xdoc">/*! Amount of cache is 256K */</span>
   184            L2Size_512K = 5, <span class="xdoc">/*! Amount of cache is 512K */</span>
   185            L2Size_1024K = 6 <span class="xdoc">/*! Amount of cache is 1024K */</span>
   186        };
   187    
   188        <span class="xdoc">/*! MAR register setting type definition. */</span>
   189        <span class=key>enum</span> Mar {
   190            Mar_DISABLE = 0, <span class="xdoc">/*! The Permit Copy bit of MAR register is disabled */</span>
   191            Mar_ENABLE = 1   <span class="xdoc">/*! The Permit Copy bit of MAR register is enabled */</span>
   192        };
   193    
   194        <span class=key>const</span> UInt32 PC  = 1;     <span class="xdoc">/*! Permit Caching                     */</span>
   195        <span class=key>const</span> UInt32 WTE = 2;     <span class="xdoc">/*! Write through enabled              */</span>
   196        <span class=key>const</span> UInt32 PCX = 4;     <span class="xdoc">/*! Permit caching in external cache   */</span>
   197        <span class=key>const</span> UInt32 PFX = 8;     <span class="xdoc">/*! Prefetchable by external engines   */</span>
   198    
   199        <span class="xdoc">/*! Structure for specifying all cache sizes. */</span>
   200        <span class=key>struct</span> Size {
   201            L1Size l1pSize;         <span class="xdoc">/*! L1 Program cache size */</span>
   202            L1Size l1dSize;         <span class="xdoc">/*! L1 Data data size */</span>
   203            L2Size l2Size;          <span class="xdoc">/*! L2 cache size */</span>
   204        };
   205    
   206        <span class="xdoc">/*! Default sizes of caches.
</span>   207    <span class="xdoc">     * <b>@_nodoc</b>
</span>   208    <span class="xdoc">     */</span>
   209        <span class=key>config</span> Size initSize = {
   210            l1pSize: L1Size_32K,
   211            l1dSize: L1Size_32K,
   212            l2Size: L2Size_0K
   213        };
   214    
   215        <span class="xdoc">/*! <b>@_nodoc</b>
</span>   216    <span class="xdoc">     *  MAR 00 - 31 register bitmask. (for addresses 0x00000000 - 0x1FFFFFFF)
</span>   217    <span class="xdoc">     *
</span>   218    <span class="xdoc">     *  If undefined by the user, this parameter is configured to match the
</span>   219    <span class="xdoc">     *  memory map of the platform.
</span>   220    <span class="xdoc">     *  Each memory region defined in the platform will have all of its
</span>   221    <span class="xdoc">     *  corresponding MAR bits set.
</span>   222    <span class="xdoc">     *
</span>   223    <span class="xdoc">     *  To override the default behavior you must initialize this parameter
</span>   224    <span class="xdoc">     *  in your configuration script:
</span>   225    <span class="xdoc">     *
</span>   226    <span class="xdoc">     *  <b>@p(code)</b>
</span>   227    <span class="xdoc">     *  // disable MAR bits for addresses 0x00000000 to 0x1FFFFFFF
</span>   228    <span class="xdoc">     *  Cache.MAR0_31 = 0x00000000;
</span>   229    <span class="xdoc">     *  <b>@p</b>
</span>   230    <span class="xdoc">     */</span>
   231        <span class=key>metaonly</span> <span class=key>config</span> UInt32 MAR0_31;
   232    
   233        <span class="xdoc">/*! <b>@_nodoc</b>
</span>   234    <span class="xdoc">     *  MAR 32 - 63 register bitmask (for addresses 0x20000000 - 0x3FFFFFFF)
</span>   235    <span class="xdoc">     *
</span>   236    <span class="xdoc">     *  see {<b>@link</b> #MAR0_31} for more info
</span>   237    <span class="xdoc">     */</span>
   238        <span class=key>metaonly</span> <span class=key>config</span> UInt32 MAR32_63;
   239    
   240        <span class="xdoc">/*! <b>@_nodoc</b>
</span>   241    <span class="xdoc">     *  MAR 64 - 95 register bitmask (for addresses 0x40000000 - 0x5FFFFFFF)
</span>   242    <span class="xdoc">     *
</span>   243    <span class="xdoc">     *  see {<b>@link</b> #MAR0_31} for more info
</span>   244    <span class="xdoc">     */</span>
   245        <span class=key>metaonly</span> <span class=key>config</span> UInt32 MAR64_95;
   246    
   247        <span class="xdoc">/*! <b>@_nodoc</b>
</span>   248    <span class="xdoc">     *  MAR 96 - 127 register bitmask (for addresses 0x60000000 - 0x7FFFFFFF)
</span>   249    <span class="xdoc">     *
</span>   250    <span class="xdoc">     *  see {<b>@link</b> #MAR0_31} for more info
</span>   251    <span class="xdoc">     */</span>
   252        <span class=key>metaonly</span> <span class=key>config</span> UInt32 MAR96_127;
   253    
   254        <span class="xdoc">/*! <b>@_nodoc</b>
</span>   255    <span class="xdoc">     *  MAR 128 - 159 register bitmask (for addresses 0x80000000 - 0x9FFFFFFF)
</span>   256    <span class="xdoc">     *
</span>   257    <span class="xdoc">     *  see {<b>@link</b> #MAR0_31} for more info
</span>   258    <span class="xdoc">     */</span>
   259        <span class=key>metaonly</span> <span class=key>config</span> UInt32 MAR128_159;
   260    
   261        <span class="xdoc">/*! <b>@_nodoc</b>
</span>   262    <span class="xdoc">     *  MAR 160 - 191 register bitmask (for addresses 0xA0000000 - 0xBFFFFFFF)
</span>   263    <span class="xdoc">     *
</span>   264    <span class="xdoc">     *  see {<b>@link</b> #MAR0_31} for more info
</span>   265    <span class="xdoc">     */</span>
   266        <span class=key>metaonly</span> <span class=key>config</span> UInt32 MAR160_191;
   267    
   268        <span class="xdoc">/*! <b>@_nodoc</b>
</span>   269    <span class="xdoc">     *  MAR 192 - 223 register bitmask (for addresses 0xC0000000 - 0xDFFFFFFF)
</span>   270    <span class="xdoc">     *
</span>   271    <span class="xdoc">     *  see {<b>@link</b> #MAR0_31} for more info
</span>   272    <span class="xdoc">     */</span>
   273        <span class=key>metaonly</span> <span class=key>config</span> UInt32 MAR192_223;
   274    
   275        <span class="xdoc">/*! <b>@_nodoc</b>
</span>   276    <span class="xdoc">     *  MAR 224 - 255 register bitmask (for addresses 0xE0000000 - 0xFFFFFFFF)
</span>   277    <span class="xdoc">     *
</span>   278    <span class="xdoc">     *  see {<b>@link</b> #MAR0_31} for more info
</span>   279    <span class="xdoc">     */</span>
   280        <span class=key>metaonly</span> <span class=key>config</span> UInt32 MAR224_255;
   281    
   282        <span class="xdoc">/*!
</span>   283    <span class="xdoc">     *  Error raised when invalid L1 cache size defined
</span>   284    <span class="xdoc">     */</span>
   285        <span class=key>config</span> Error.Id E_invalidL1CacheSize = {
   286            msg: <span class="string">"E_invalidL1CacheSize: Invalid L1 cache size %d"</span>
   287        };
   288    
   289        <span class="xdoc">/*!
</span>   290    <span class="xdoc">     *  Error raised when invalid L2 cache size defined
</span>   291    <span class="xdoc">     */</span>
   292        <span class=key>config</span> Error.Id E_invalidL2CacheSize = {
   293            msg: <span class="string">"E_invalidL2CacheSize: Invalid L2 cache size %d"</span>
   294        };
   295    
   296        <span class="xdoc">/*! <b>@_nodoc</b>
</span>   297    <span class="xdoc">     *
</span>   298    <span class="xdoc">     *  This parameter is used to break up large blocks into multiple
</span>   299    <span class="xdoc">     *  small blocks which are done atomically.  Each block of the
</span>   300    <span class="xdoc">     *  specified size waits for the cache operation to finish before
</span>   301    <span class="xdoc">     *  starting the next block.  Setting this size to 0, means the
</span>   302    <span class="xdoc">     *  cache operations are not done atomically.
</span>   303    <span class="xdoc">     */</span>
   304        <span class=key>config</span> UInt32 atomicBlockSize = 1024;
   305    
   306        <span class="xdoc">/*!
</span>   307    <span class="xdoc">     *  ======== registerRTSSynch ========
</span>   308    <span class="xdoc">     *  Boolean flag controlling registration of data synchronization
</span>   309    <span class="xdoc">     *  functions that are called by the RTS when accessing shared RTS
</span>   310    <span class="xdoc">     *  data objects.  The compiler option "--multithread" needs to be
</span>   311    <span class="xdoc">     *  applied in order for this feature to be functional (otherwise,
</span>   312    <span class="xdoc">     *  empty stubs are used in RTS).
</span>   313    <span class="xdoc">     */</span>
   314        <span class=key>config</span> Bool registerRTSSynch = <span class=key>false</span>;
   315    
   316        <span class="xdoc">/*!
</span>   317    <span class="xdoc">     *  ======== getMarMeta ========
</span>   318    <span class="xdoc">     *  Gets the current MAR value for the specified base address
</span>   319    <span class="xdoc">     *
</span>   320    <span class="xdoc">     *  <b>@param(baseAddr)</b>  address for which MAR value is requested
</span>   321    <span class="xdoc">     *
</span>   322    <span class="xdoc">     *  <b>@b(returns)</b>       MAR value for specified address
</span>   323    <span class="xdoc">     */</span>
   324        <span class=key>metaonly</span> UInt32 getMarMeta(Ptr baseAddr);
   325    
   326        <span class="xdoc">/*!
</span>   327    <span class="xdoc">     *  ======== setMarMeta ========
</span>   328    <span class="xdoc">     *  Set MAR register(s) that corresponds to the specified address range.
</span>   329    <span class="xdoc">     *
</span>   330    <span class="xdoc">     *  The 'pc' ("Permit Caching") field is enabled for all memory regions
</span>   331    <span class="xdoc">     *  in the device platform.  Only set the fields of the Mar structure
</span>   332    <span class="xdoc">     *  which need to be modified.  Any field not set retains its reset value.
</span>   333    <span class="xdoc">     *
</span>   334    <span class="xdoc">     *  All MAR registers that corresponds within the specified base address
</span>   335    <span class="xdoc">     *  and base address + size are set to the specified value.
</span>   336    <span class="xdoc">     *
</span>   337    <span class="xdoc">     *  <b>@a(Note)</b>
</span>   338    <span class="xdoc">     *  The 'wte' (Bit 1) and 'pcx' (Bit 2) MAR bits are reserved on
</span>   339    <span class="xdoc">     *  C66x CorePac devices.
</span>   340    <span class="xdoc">     *
</span>   341    <span class="xdoc">     *  <b>@param(baseAddr)</b>        start address for which to set MAR
</span>   342    <span class="xdoc">     *  <b>@param(byteSize)</b>        size (in bytes) of memory block
</span>   343    <span class="xdoc">     *  <b>@param(value)</b>           value for setting MAR register
</span>   344    <span class="xdoc">     */</span>
   345        <span class=key>metaonly</span> Void setMarMeta(Ptr baseAddr, SizeT byteSize, UInt32 value);
   346    
   347        <span class="xdoc">/*!
</span>   348    <span class="xdoc">     *  ======== disable ========
</span>   349    <span class="xdoc">     *  Disables the 'type' cache(s)
</span>   350    <span class="xdoc">     *
</span>   351    <span class="xdoc">     *  Disabling of L2 cache is currently not supported.
</span>   352    <span class="xdoc">     */</span>
   353        <span class=key>override</span> Void disable(Bits16 type);
   354    
   355        <span class="xdoc">/*!
</span>   356    <span class="xdoc">     *  ======== getMode ========
</span>   357    <span class="xdoc">     *  Get mode of a cache
</span>   358    <span class="xdoc">     *
</span>   359    <span class="xdoc">     *  <b>@param(type)</b>     bit mask of cache type
</span>   360    <span class="xdoc">     *  <b>@b(returns)</b>      mode of specified level of cache
</span>   361    <span class="xdoc">     */</span>
   362        Mode getMode(Bits16 type);
   363    
   364        <span class="xdoc">/*!
</span>   365    <span class="xdoc">     *  ======== setMode ========
</span>   366    <span class="xdoc">     *  Set mode of a cache
</span>   367    <span class="xdoc">     *
</span>   368    <span class="xdoc">     *  <b>@param(type)</b>    bit mask of cache type
</span>   369    <span class="xdoc">     *  <b>@param(mode)</b>    mode of cache
</span>   370    <span class="xdoc">     *
</span>   371    <span class="xdoc">     *  <b>@b(returns)</b>     previous mode of cache
</span>   372    <span class="xdoc">     */</span>
   373        Mode setMode(Bits16 type, Mode mode);
   374    
   375        <span class="xdoc">/*!
</span>   376    <span class="xdoc">     *  ======== getSize ========
</span>   377    <span class="xdoc">     *  Get sizes of all caches
</span>   378    <span class="xdoc">     *
</span>   379    <span class="xdoc">     *  <b>@param(size)</b>    pointer to structure of type Cache_Size
</span>   380    <span class="xdoc">     */</span>
   381        Void getSize(Size *size);
   382    
   383        <span class="xdoc">/*!
</span>   384    <span class="xdoc">     *  ======== setSize ========
</span>   385    <span class="xdoc">     *  Set sizes of all caches
</span>   386    <span class="xdoc">     *
</span>   387    <span class="xdoc">     *  <b>@param(size)</b>    pointer to structure of type Cache_Size
</span>   388    <span class="xdoc">     */</span>
   389        Void setSize(Size *size);
   390    
   391        <span class="xdoc">/*!
</span>   392    <span class="xdoc">     *  ======== getMar ========
</span>   393    <span class="xdoc">     *  Gets the MAR register for the specified base address
</span>   394    <span class="xdoc">     *
</span>   395    <span class="xdoc">     *  <b>@param(baseAddr)</b>  address for which MAR is requested
</span>   396    <span class="xdoc">     *
</span>   397    <span class="xdoc">     *  <b>@b(returns)</b>       value of MAR register
</span>   398    <span class="xdoc">     */</span>
   399        UInt32 getMar(Ptr baseAddr);
   400    
   401        <span class="xdoc">/*!
</span>   402    <span class="xdoc">     *  ======== setMar ========
</span>   403    <span class="xdoc">     *  Set MAR register(s) that corresponds to the specified address range.
</span>   404    <span class="xdoc">     *
</span>   405    <span class="xdoc">     *  All cached entries in L1 and L2 are written back and invalidated.
</span>   406    <span class="xdoc">     *
</span>   407    <span class="xdoc">     *  All MAR registers that corresponds within the specified base address
</span>   408    <span class="xdoc">     *  and base address + size are set to the specified value.
</span>   409    <span class="xdoc">     *
</span>   410    <span class="xdoc">     *  <b>@a(Note)</b>
</span>   411    <span class="xdoc">     *  The 'wte' (Bit 1) and 'pcx' (Bit 2) MAR bits are reserved on
</span>   412    <span class="xdoc">     *  C66x CorePac devices.
</span>   413    <span class="xdoc">     *
</span>   414    <span class="xdoc">     *  <b>@param(baseAddr)</b>        start address for which to set MAR
</span>   415    <span class="xdoc">     *  <b>@param(byteSize)</b>        size (in bytes) of memory block
</span>   416    <span class="xdoc">     *  <b>@param(value)</b>           value for setting MAR register
</span>   417    <span class="xdoc">     */</span>
   418        Void setMar(Ptr baseAddr, SizeT byteSize, UInt32 value);
   419    
   420        <span class="xdoc">/*!
</span>   421    <span class="xdoc">     *  ======== inv ========
</span>   422    <span class="xdoc">     *  Invalidate the range of memory within the specified starting address and
</span>   423    <span class="xdoc">     *  byte count.  The range of addresses operated on gets quantized to whole
</span>   424    <span class="xdoc">     *  cache lines in each cache.  All cache lines in range are invalidated in
</span>   425    <span class="xdoc">     *  L1P cache.  All cache lines in range are invalidated in L1D cache.
</span>   426    <span class="xdoc">     *  All cache lines in range are invaliated in L2 cache.
</span>   427    <span class="xdoc">     */</span>
   428        <span class=key>override</span> Void inv(Ptr blockPtr, SizeT byteCnt, Bits16 type, Bool wait);
   429    
   430        <span class="xdoc">/*!
</span>   431    <span class="xdoc">     *  ======== wb ========
</span>   432    <span class="xdoc">     *  Writes back the range of memory within the specified starting address
</span>   433    <span class="xdoc">     *  and byte count.  The range of addresses operated on gets quantized to
</span>   434    <span class="xdoc">     *  whole cache lines in each cache.  There is no effect on L1P cache.
</span>   435    <span class="xdoc">     *  All cache lines within the range are left valid in L1D cache and the
</span>   436    <span class="xdoc">     *  data within the range in L1D cache will be written back to L2 or
</span>   437    <span class="xdoc">     *  external memory. All cache lines within the range are left valid in
</span>   438    <span class="xdoc">     *  L2 cache and the data within the range in L2 cache will be written back
</span>   439    <span class="xdoc">     *  to external memory.
</span>   440    <span class="xdoc">     */</span>
   441        <span class=key>override</span> Void wb(Ptr blockPtr, SizeT byteCnt, Bits16 type, Bool wait);
   442    
   443        <span class="xdoc">/*!
</span>   444    <span class="xdoc">     *  ======== wbInv ========
</span>   445    <span class="xdoc">     *  Writes back and invalidates the range of memory within the specified
</span>   446    <span class="xdoc">     *  starting address and byte count.  The range of addresses operated on
</span>   447    <span class="xdoc">     *  gets quantized to whole cache lines in each cache.  All cache lines
</span>   448    <span class="xdoc">     *  within range are invalidated in L1P cache.  All cache lines within the
</span>   449    <span class="xdoc">     *  range are written back to L2 or external and then invalidated in L1D
</span>   450    <span class="xdoc">     *  cache. All cache lines within the range are written back to external
</span>   451    <span class="xdoc">     *  memory and then invalidated in L2 cache.
</span>   452    <span class="xdoc">     */</span>
   453        <span class=key>override</span> Void wbInv(Ptr blockPtr, SizeT byteCnt, Bits16 type, Bool wait);
   454    
   455        <span class="xdoc">/*!
</span>   456    <span class="xdoc">     *  ======== invL1pAll ========
</span>   457    <span class="xdoc">     *  Invalidate all of L1 Program cache
</span>   458    <span class="xdoc">     *
</span>   459    <span class="xdoc">     *  Performs a global invalidate of L1P cache.
</span>   460    <span class="xdoc">     *  Polls the L1P invalidate register until done.
</span>   461    <span class="xdoc">     */</span>
   462        Void invL1pAll();
   463    
   464        <span class="xdoc">/*!
</span>   465    <span class="xdoc">     *  ======== wbAll ========
</span>   466    <span class="xdoc">     *  Write back all caches
</span>   467    <span class="xdoc">     *
</span>   468    <span class="xdoc">     *  Perform a global write back.  There is no effect on L1P cache.
</span>   469    <span class="xdoc">     *  All cache lines are left valid in L1D cache and dirty lines in L1D cache
</span>   470    <span class="xdoc">     *  are written back to L2 or external.  All cache lines are left valid in
</span>   471    <span class="xdoc">     *  L2 cache and dirty lines in L2 cache are written back to external.
</span>   472    <span class="xdoc">     *  This function does not wait for write back operation to perculate
</span>   473    <span class="xdoc">     *  through the whole memory system before returing. Call Cache_wait(),
</span>   474    <span class="xdoc">     *  after this function if necessary.
</span>   475    <span class="xdoc">     */</span>
   476        <span class=key>override</span> Void wbAll();
   477    
   478        <span class="xdoc">/*!
</span>   479    <span class="xdoc">     *  ======== wbL1dAll ========
</span>   480    <span class="xdoc">     *  Write back L1D cache
</span>   481    <span class="xdoc">     *
</span>   482    <span class="xdoc">     *  Perform a global write back of L1D cache. There is no effect on L1P
</span>   483    <span class="xdoc">     *  or L2 cache.  All cache lines are left valid in L1D cache and the
</span>   484    <span class="xdoc">     *  dirty lines in L1D cache are written back to L2 or external.
</span>   485    <span class="xdoc">     *  This function does not wait for write back operation to perculate
</span>   486    <span class="xdoc">     *  through the whole memory system before returing. Call Cache_wait(),
</span>   487    <span class="xdoc">     *  after this function if necessary.
</span>   488    <span class="xdoc">     */</span>
   489        Void wbL1dAll();
   490    
   491        <span class="xdoc">/*!
</span>   492    <span class="xdoc">     *  ======== wbInvAll ========
</span>   493    <span class="xdoc">     *  Write back invalidate all caches
</span>   494    <span class="xdoc">     *
</span>   495    <span class="xdoc">     *  Performs a global write back and invalidate.  All cache lines are
</span>   496    <span class="xdoc">     *  invalidated in L1P cache.  All dirty cache lines are written back to L2
</span>   497    <span class="xdoc">     *  or external and then invalidated in L1D cache.  All dirty cache lines
</span>   498    <span class="xdoc">     *  are written back to external and then invalidated in L2 cache.
</span>   499    <span class="xdoc">     *  This function does not wait for write back operation to perculate
</span>   500    <span class="xdoc">     *  through the whole memory system before returing. Call Cache_wait(),
</span>   501    <span class="xdoc">     *  after this function if necessary.
</span>   502    <span class="xdoc">     */</span>
   503        <span class=key>override</span> Void wbInvAll();
   504    
   505        <span class="xdoc">/*!
</span>   506    <span class="xdoc">     *  ======== wbInvL1dAll ========
</span>   507    <span class="xdoc">     *  Write back invalidate L1D cache
</span>   508    <span class="xdoc">     *
</span>   509    <span class="xdoc">     *  Performs a global write back and invalidate of L1D cache.
</span>   510    <span class="xdoc">     *  All dirty cache lines are written back to L2 or
</span>   511    <span class="xdoc">     *  external and then invalidated in L1D cache.
</span>   512    <span class="xdoc">     *  This function does not wait for write back operation to perculate
</span>   513    <span class="xdoc">     *  through the whole memory system before returing. Call Cache_wait(),
</span>   514    <span class="xdoc">     *  after this function if necessary.
</span>   515    <span class="xdoc">     */</span>
   516        Void wbInvL1dAll();
   517    
   518    <span class=key>internal</span>:
   519    
   520        <span class="xdoc">/*!
</span>   521    <span class="xdoc">     *  ======== RTSSynchInv ========
</span>   522    <span class="xdoc">     *  <b>@_nodoc</b>
</span>   523    <span class="xdoc">     *  Called by RTS for shared data synch invalidate
</span>   524    <span class="xdoc">     */</span>
   525        Void RTSSynchInv(Ptr blockPtr, SizeT byteCnt);
   526    
   527        <span class="xdoc">/*!
</span>   528    <span class="xdoc">     *  ======== RTSSynchWb ========
</span>   529    <span class="xdoc">     *  <b>@_nodoc</b>
</span>   530    <span class="xdoc">     *  Called by RTS for shared data synch writeback
</span>   531    <span class="xdoc">     */</span>
   532        Void RTSSynchWb(Ptr blockPtr, SizeT byteCnt);
   533    
   534        <span class="xdoc">/*!
</span>   535    <span class="xdoc">     *  ======== RTSSynchWbInv ========
</span>   536    <span class="xdoc">     *  <b>@_nodoc</b>
</span>   537    <span class="xdoc">     *  Called by RTS for shared data synch writeback/invalidate
</span>   538    <span class="xdoc">     */</span>
   539        Void RTSSynchWbInv(Ptr blockPtr, SizeT byteCnt);
   540    
   541        <span class="xdoc">/*!
</span>   542    <span class="xdoc">     *  ======== invPrefetchBuffer ========
</span>   543    <span class="xdoc">     *  Invalidate the prefetch buffer
</span>   544    <span class="xdoc">     */</span>
   545        Void invPrefetchBuffer();
   546    
   547        <span class="comment">/*
</span>   548    <span class="comment">     *  ======== Cache_all ========
</span>   549    <span class="comment">     */</span>
   550        Void all(volatile UInt32 *cacheReg);
   551    
   552        <span class="comment">/*
</span>   553    <span class="comment">     *  ======== block ========
</span>   554    <span class="comment">     *  This internal function used by the block cache APIs.
</span>   555    <span class="comment">     */</span>
   556        Void block(Ptr blockPtr, SizeT byteCnt, Bool wait,
   557                   volatile UInt32 *barReg);
   558    
   559        <span class="comment">/*
</span>   560    <span class="comment">     *  ======== getL1DInitSize ========
</span>   561    <span class="comment">     */</span>
   562        Void getL1DInitSize(Size *size);
   563    
   564        <span class="comment">/*
</span>   565    <span class="comment">     *  ======== getL1PInitSize ========
</span>   566    <span class="comment">     */</span>
   567        Void getL1PInitSize(Size *size);
   568    
   569        <span class="comment">/*
</span>   570    <span class="comment">     *  ======== getL2InitSize ========
</span>   571    <span class="comment">     */</span>
   572        Void getL2InitSize(Size *size);
   573    
   574        <span class="comment">/* cache configuration registers */</span>
   575        <span class=key>const</span> UInt32 L2CFG  = 0x01840000;
   576        <span class=key>const</span> UInt32 L1PCFG = 0x01840020;
   577        <span class=key>const</span> UInt32 L1PCC  = 0x01840024;
   578        <span class=key>const</span> UInt32 L1DCFG = 0x01840040;
   579        <span class=key>const</span> UInt32 L1DCC  = 0x01840044;
   580        <span class=key>const</span> UInt32 MAR    = 0x01848000;
   581    
   582        <span class="comment">/* For setting the MAR registers at startup */</span>
   583        <span class=key>config</span> UInt32 marvalues[256];
   584    
   585        <span class="comment">/*
</span>   586    <span class="comment">     *  ======== startup ========
</span>   587    <span class="comment">     *  startup function to enable cache early during climb-up
</span>   588    <span class="comment">     */</span>
   589        Void startup();
   590    }
</pre>
</body></html>
