==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.darknetsrcimage.c_draw_box_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:02:39 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22164 ; free virtual = 44705
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:02:39 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22164 ; free virtual = 44705
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:02:40 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22163 ; free virtual = 44704
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'draw_box' into 'main' (extr_.darknetsrcimage.c_draw_box_with_main.c:62) automatically.
WARNING: [SYNCHK 200-77] The top function 'draw_box' (extr_.darknetsrcimage.c_draw_box_with_main.c:18) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:02:40 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22164 ; free virtual = 44704
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:02:40 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22146 ; free virtual = 44687
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:02:40 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22146 ; free virtual = 44687
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 160.32 seconds; current allocated memory: 94.923 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 94.959 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 95.070 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:02:41 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22145 ; free virtual = 44686
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
INFO: [HLS 200-10] Creating and opening project '/home/vivado/aut/proj_extr_.linuxdriversmediadvb-frontendsdrxd_hard.c_CDRXD_with_main.c'.
INFO: [HLS 200-10] Adding design file 'extr_.linuxdriversmediadvb-frontendsdrxd_hard.c_CDRXD_with_main.c' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/aut/proj_extr_.linuxdriversmediadvb-frontendsdrxd_hard.c_CDRXD_with_main.c/solution1'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.darknetsrcimage.c_draw_box_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:58 ; elapsed = 00:06:28 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27062 ; free virtual = 37309
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:58 ; elapsed = 00:06:28 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27062 ; free virtual = 37309
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:00 ; elapsed = 00:06:29 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27062 ; free virtual = 37309
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-61] extr_.darknetsrcimage.c_draw_box_with_main.c:33: unsupported memory access on variable 'a.data' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.darknetsrcimage.c_draw_box_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:12 ; elapsed = 00:07:43 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27063 ; free virtual = 37311
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:12 ; elapsed = 00:07:43 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27063 ; free virtual = 37311
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:14 ; elapsed = 00:07:45 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27063 ; free virtual = 37311
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'draw_box' (extr_.darknetsrcimage.c_draw_box_with_main.c:18) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:14 ; elapsed = 00:07:45 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27064 ; free virtual = 37311
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:14 ; elapsed = 00:07:45 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27057 ; free virtual = 37304
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:14 ; elapsed = 00:07:45 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27057 ; free virtual = 37304
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'draw_box' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'draw_box' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 283.83 seconds; current allocated memory: 105.773 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 106.095 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'draw_box' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'draw_box/a_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'draw_box/a_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'draw_box/a_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'draw_box/x1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'draw_box/y1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'draw_box/x2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'draw_box/y2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'draw_box/r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'draw_box/g' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'draw_box/b' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'draw_box' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'draw_box/a_data_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'draw_box/a_data_address0' to 0.
WARNING: [RTGEN 206-101] Port 'draw_box/a_data_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'draw_box/a_data_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'draw_box/a_data_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'draw_box/a_data_we0' to 0.
WARNING: [RTGEN 206-101] Port 'draw_box/a_data_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'draw_box/a_data_d0' to 0.
WARNING: [RTGEN 206-101] Port 'draw_box/a_data_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'draw_box/a_data_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'draw_box/a_data_address1' to 0.
WARNING: [RTGEN 206-101] Port 'draw_box/a_data_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'draw_box/a_data_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'draw_box/a_data_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'draw_box/a_data_we1' to 0.
WARNING: [RTGEN 206-101] Port 'draw_box/a_data_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'draw_box/a_data_d1' to 0.
WARNING: [RTGEN 206-101] Port 'draw_box/a_data_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'draw_box/r' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'draw_box/g' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'draw_box/b' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
