===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 31.8391 seconds

  ----User Time----  ----Wall Time----  ----Name----
    8.8608 ( 20.4%)    8.8608 ( 27.8%)  FIR Parser
   17.2349 ( 39.6%)   10.2153 ( 32.1%)  'firrtl.circuit' Pipeline
    2.3823 (  5.5%)    1.3172 (  4.1%)    'firrtl.module' Pipeline
    2.3823 (  5.5%)    1.3172 (  4.1%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.2340 (  0.5%)    0.2340 (  0.7%)    InferWidths
    1.5110 (  3.5%)    1.5110 (  4.7%)    LowerFIRRTLTypes
   10.3757 ( 23.9%)    5.7024 ( 17.9%)    'firrtl.module' Pipeline
    3.4622 (  8.0%)    1.8487 (  5.8%)      ExpandWhens
    6.9135 ( 15.9%)    3.8537 ( 12.1%)      Canonicalizer
    0.3535 (  0.8%)    0.3535 (  1.1%)    Inliner
    1.0936 (  2.5%)    1.0936 (  3.4%)    IMConstProp
    0.0465 (  0.1%)    0.0465 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    2.2881 (  5.3%)    2.2881 (  7.2%)  LowerFIRRTLToHW
    1.4491 (  3.3%)    1.4491 (  4.6%)  HWMemSimImpl
    6.0608 ( 13.9%)    3.3673 ( 10.6%)  'hw.module' Pipeline
    0.1615 (  0.4%)    0.0817 (  0.3%)    HWCleanup
    3.0381 (  7.0%)    1.7232 (  5.4%)    CSE
    0.0068 (  0.0%)    0.0037 (  0.0%)      (A) DominanceInfo
    2.8166 (  6.5%)    1.5398 (  4.8%)    Canonicalizer
    1.4699 (  3.4%)    1.4699 (  4.6%)  HWLegalizeNames
    2.2327 (  5.1%)    1.2440 (  3.9%)  'hw.module' Pipeline
    2.2126 (  5.1%)    1.2339 (  3.9%)    PrettifyVerilog
    2.9183 (  6.7%)    2.9183 (  9.2%)  Output
    0.0034 (  0.0%)    0.0034 (  0.0%)  Rest
   43.4700 (100.0%)   31.8391 (100.0%)  Total

{
  totalTime: 31.876,
  maxMemory: 1053589504
}
