INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 21:26:03 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 buffer17/outputValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Destination:            buffer16/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.700ns  (clk rise@7.700ns - clk rise@0.000ns)
  Data Path Delay:        7.112ns  (logic 1.249ns (17.562%)  route 5.863ns (82.438%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT3=3 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.183 - 7.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1521, unset)         0.508     0.508    buffer17/clk
                         FDRE                                         r  buffer17/outputValid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 f  buffer17/outputValid_reg/Q
                         net (fo=12, unplaced)        0.549     1.283    buffer18/control/buffer17_outs_valid
                         LUT6 (Prop_lut6_I0_O)        0.119     1.402 f  buffer18/control/n_ready_INST_0_i_5/O
                         net (fo=3, unplaced)         0.262     1.664    control_merge0/tehb/control/index_tehb
                         LUT3 (Prop_lut3_I2_O)        0.043     1.707 f  control_merge0/tehb/control/n_ready_INST_0_i_3/O
                         net (fo=9, unplaced)         0.263     1.970    control_merge0/tehb/control/dataReg_reg[0]
                         LUT6 (Prop_lut6_I0_O)        0.043     2.013 f  control_merge0/tehb/control/dataReg[31]_i_5__0/O
                         net (fo=70, unplaced)        0.468     2.481    control_merge0/tehb/control/outs_reg[0]
                         LUT5 (Prop_lut5_I1_O)        0.043     2.524 f  control_merge0/tehb/control/Memory[0][11]_i_1/O
                         net (fo=5, unplaced)         0.272     2.796    buffer3/fifo/buffer0_outs[11]
                         LUT3 (Prop_lut3_I1_O)        0.043     2.839 f  buffer3/fifo/i__i_78/O
                         net (fo=1, unplaced)         0.244     3.083    cmpi0/buffer3_outs[5]
                         LUT6 (Prop_lut6_I4_O)        0.043     3.126 r  cmpi0/i__i_54/O
                         net (fo=1, unplaced)         0.459     3.585    cmpi0/i__i_54_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     3.830 r  cmpi0/i__i_34/CO[3]
                         net (fo=1, unplaced)         0.000     3.830    cmpi0/i__i_34_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.880 r  cmpi0/i__i_19/CO[3]
                         net (fo=1, unplaced)         0.000     3.880    cmpi0/i__i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.930 f  cmpi0/i__i_12/CO[3]
                         net (fo=9, unplaced)         0.629     4.559    buffer8/fifo/result[0]
                         LUT3 (Prop_lut3_I0_O)        0.043     4.602 f  buffer8/fifo/i__i_8/O
                         net (fo=6, unplaced)         0.276     4.878    control_merge0/tehb/control/ctrlEnd_ready_reg
                         LUT6 (Prop_lut6_I0_O)        0.043     4.921 r  control_merge0/tehb/control/transmitValue_i_3__16/O
                         net (fo=10, unplaced)        0.287     5.208    control_merge2/tehb/control/i__i_17
                         LUT5 (Prop_lut5_I2_O)        0.043     5.251 r  control_merge2/tehb/control/dataReg[6]_i_7/O
                         net (fo=17, unplaced)        0.300     5.551    fork11/control/generateBlocks[0].regblock/transmitValue_i_6__2
                         LUT2 (Prop_lut2_I1_O)        0.043     5.594 f  fork11/control/generateBlocks[0].regblock/i__i_17/O
                         net (fo=5, unplaced)         0.272     5.866    buffer6/control/fullReg_i_5__0_0
                         LUT6 (Prop_lut6_I2_O)        0.043     5.909 r  buffer6/control/transmitValue_i_6__2/O
                         net (fo=3, unplaced)         0.262     6.171    buffer18/control/transmitValue_reg_29
                         LUT6 (Prop_lut6_I5_O)        0.043     6.214 r  buffer18/control/fullReg_i_5__0/O
                         net (fo=1, unplaced)         0.705     6.919    buffer18/control/fullReg_i_5__0_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     6.962 f  buffer18/control/fullReg_i_3__8/O
                         net (fo=16, unplaced)        0.298     7.260    fork10/control/generateBlocks[1].regblock/outputValid_reg
                         LUT6 (Prop_lut6_I1_O)        0.043     7.303 r  fork10/control/generateBlocks[1].regblock/dataReg[31]_i_1/O
                         net (fo=32, unplaced)        0.317     7.620    buffer16/E[0]
                         FDRE                                         r  buffer16/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.700     7.700 r  
                                                      0.000     7.700 r  clk (IN)
                         net (fo=1521, unset)         0.483     8.183    buffer16/clk
                         FDRE                                         r  buffer16/dataReg_reg[0]/C
                         clock pessimism              0.000     8.183    
                         clock uncertainty           -0.035     8.147    
                         FDRE (Setup_fdre_C_CE)      -0.192     7.955    buffer16/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.955    
                         arrival time                          -7.620    
  -------------------------------------------------------------------
                         slack                                  0.335    




