#! /c/iverilog/bin/vvp
:ivl_version "0.9.4 " "(v0_9_4)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_007CB560 .scope module, "main" "main" 2 31;
 .timescale 0 0;
RS_0068519C/0/0 .resolv tri, L_006AEFF0, L_006AF0A0, L_006AF150, L_006AF200;
RS_0068519C/0/4 .resolv tri, L_006AF2B0, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_0068519C .resolv tri, RS_0068519C/0/0, RS_0068519C/0/4, C4<zzzzz>, C4<zzzzz>;
v006AE870_0 .net8 "S", 4 0, RS_0068519C; 5 drivers
v006AE8C8_0 .var "clear", 0 0;
v006AE920_0 .net "clock", 0 0, v006AE3F8_0; 1 drivers
v006AE978_0 .var "i", 0 0;
v006AE9D0_0 .var "preset", 0 0;
S_007CBAB0 .scope module, "Ex1" "CAD" 2 37, 2 9, S_007CB560;
 .timescale 0 0;
v006AE450_0 .alias "Resposta", 4 0, v006AE870_0;
v006AE4A8_0 .net *"_s31", 0 0, L_006AF048; 1 drivers
v006AE500_0 .net *"_s35", 0 0, L_006AF0F8; 1 drivers
v006AE558_0 .net *"_s39", 0 0, L_006AF1A8; 1 drivers
v006AE5B0_0 .net *"_s43", 0 0, L_006AF258; 1 drivers
v006AE608_0 .net *"_s47", 0 0, L_006AF308; 1 drivers
v006AE660_0 .net "clear", 0 0, v006AE8C8_0; 1 drivers
v006AE6B8_0 .alias "clock", 0 0, v006AE920_0;
v006AE710_0 .net "i", 0 0, v006AE978_0; 1 drivers
v006AE768_0 .net "preset", 0 0, v006AE9D0_0; 1 drivers
RS_0068522C/0/0 .resolv tri, L_006AEA28, L_006AEAD8, L_006AEBE0, L_006AECE8;
RS_0068522C/0/4 .resolv tri, L_006AEEE8, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_0068522C .resolv tri, RS_0068522C/0/0, RS_0068522C/0/4, C4<zzzzz>, C4<zzzzz>;
v006AE7C0_0 .net8 "q", 4 0, RS_0068522C; 5 drivers
RS_00685244/0/0 .resolv tri, L_006AEA80, L_006AEB30, L_006AEC38, L_006AED40;
RS_00685244/0/4 .resolv tri, L_006AEF40, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_00685244 .resolv tri, RS_00685244/0/0, RS_00685244/0/4, C4<zzzzz>, C4<zzzzz>;
v006AE818_0 .net8 "qnot", 4 0, RS_00685244; 5 drivers
L_006AEA28 .part/pv v006AE348_0, 0, 1, 5;
L_006AEA80 .part/pv v006AE3A0_0, 0, 1, 5;
L_006AEAD8 .part/pv v006AE0E0_0, 1, 1, 5;
L_006AEB30 .part/pv v006AE138_0, 1, 1, 5;
L_006AEB88 .part RS_00685244, 0, 1;
L_006AEBE0 .part/pv v006ADE78_0, 2, 1, 5;
L_006AEC38 .part/pv v006ADED0_0, 2, 1, 5;
L_006AEC90 .part RS_00685244, 1, 1;
L_006AECE8 .part/pv v006ADBF8_0, 3, 1, 5;
L_006AED40 .part/pv v006ADC50_0, 3, 1, 5;
L_006AEE90 .part RS_00685244, 2, 1;
L_006AEEE8 .part/pv v007C2DB0_0, 4, 1, 5;
L_006AEF40 .part/pv v007CD7E0_0, 4, 1, 5;
L_006AEF98 .part RS_00685244, 3, 1;
L_006AEFF0 .part/pv L_006AF048, 0, 1, 5;
L_006AF048 .part RS_00685244, 0, 1;
L_006AF0A0 .part/pv L_006AF0F8, 1, 1, 5;
L_006AF0F8 .part RS_00685244, 1, 1;
L_006AF150 .part/pv L_006AF1A8, 2, 1, 5;
L_006AF1A8 .part RS_00685244, 2, 1;
L_006AF200 .part/pv L_006AF258, 3, 1, 5;
L_006AF258 .part RS_00685244, 3, 1;
L_006AF2B0 .part/pv L_006AF308, 4, 1, 5;
L_006AF308 .part RS_00685244, 4, 1;
S_007CB808 .scope module, "CLK" "Clock" 2 15, 3 5, S_007CBAB0;
 .timescale 0 0;
v006AE3F8_0 .var "clk", 0 0;
S_007CB890 .scope module, "JK0" "FFJK" 2 17, 4 5, S_007CBAB0;
 .timescale 0 0;
v006AE190_0 .alias "clear", 0 0, v006AE660_0;
v006AE1E8_0 .alias "clock", 0 0, v006AE920_0;
v006AE240_0 .alias "j", 0 0, v006AE710_0;
v006AE298_0 .alias "k", 0 0, v006AE710_0;
v006AE2F0_0 .alias "preset", 0 0, v006AE768_0;
v006AE348_0 .var "q", 0 0;
v006AE3A0_0 .var "qnot", 0 0;
E_007CC980 .event posedge, v006AE1E8_0;
S_007CB450 .scope module, "JK1" "FFJK" 2 18, 4 5, S_007CBAB0;
 .timescale 0 0;
v006ADF28_0 .alias "clear", 0 0, v006AE660_0;
v006ADF80_0 .net "clock", 0 0, L_006AEB88; 1 drivers
v006ADFD8_0 .alias "j", 0 0, v006AE710_0;
v006AE030_0 .alias "k", 0 0, v006AE710_0;
v006AE088_0 .alias "preset", 0 0, v006AE768_0;
v006AE0E0_0 .var "q", 0 0;
v006AE138_0 .var "qnot", 0 0;
E_007CC8A0 .event posedge, v006ADF80_0;
S_007CB918 .scope module, "JK2" "FFJK" 2 19, 4 5, S_007CBAB0;
 .timescale 0 0;
v006ADCA8_0 .alias "clear", 0 0, v006AE660_0;
v006ADD00_0 .net "clock", 0 0, L_006AEC90; 1 drivers
v006ADD58_0 .alias "j", 0 0, v006AE710_0;
v006ADDC8_0 .alias "k", 0 0, v006AE710_0;
v006ADE20_0 .alias "preset", 0 0, v006AE768_0;
v006ADE78_0 .var "q", 0 0;
v006ADED0_0 .var "qnot", 0 0;
E_007CC8C0 .event posedge, v006ADD00_0;
S_007CB9A0 .scope module, "JK3" "FFJK" 2 20, 4 5, S_007CBAB0;
 .timescale 0 0;
v007CD838_0 .alias "clear", 0 0, v006AE660_0;
v007CD890_0 .net "clock", 0 0, L_006AEE90; 1 drivers
v007CDC48_0 .alias "j", 0 0, v006AE710_0;
v007CDCA0_0 .alias "k", 0 0, v006AE710_0;
v007CDCF8_0 .alias "preset", 0 0, v006AE768_0;
v006ADBF8_0 .var "q", 0 0;
v006ADC50_0 .var "qnot", 0 0;
E_007CC920 .event posedge, v007CD890_0;
S_007CBA28 .scope module, "JK4" "FFJK" 2 21, 4 5, S_007CBAB0;
 .timescale 0 0;
v006814F8_0 .alias "clear", 0 0, v006AE660_0;
v00681550_0 .net "clock", 0 0, L_006AEF98; 1 drivers
v006815A8_0 .alias "j", 0 0, v006AE710_0;
v007C2D00_0 .alias "k", 0 0, v006AE710_0;
v007C2D58_0 .alias "preset", 0 0, v006AE768_0;
v007C2DB0_0 .var "q", 0 0;
v007CD7E0_0 .var "qnot", 0 0;
E_007CC960 .event posedge, v00681550_0;
S_007CB4D8 .scope begin, "start" "start" 2 39, 2 39, S_007CB560;
 .timescale 0 0;
    .scope S_007CB808;
T_0 ;
    %set/v v006AE3F8_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_007CB808;
T_1 ;
    %delay 5, 0;
    %load/v 8, v006AE3F8_0, 1;
    %inv 8, 1;
    %set/v v006AE3F8_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_007CB890;
T_2 ;
    %wait E_007CC980;
    %load/v 8, v006AE190_0, 1;
    %jmp/0xz  T_2.0, 8;
    %set/v v006AE348_0, 0, 1;
    %set/v v006AE3A0_0, 1, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v006AE2F0_0, 1;
    %jmp/0xz  T_2.2, 8;
    %set/v v006AE348_0, 1, 1;
    %set/v v006AE3A0_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v006AE240_0, 1;
    %load/v 9, v006AE298_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006AE348_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006AE3A0_0, 0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/v 8, v006AE240_0, 1;
    %inv 8, 1;
    %load/v 9, v006AE298_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006AE348_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v006AE3A0_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %load/v 8, v006AE240_0, 1;
    %load/v 9, v006AE298_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.8, 8;
    %load/v 8, v006AE348_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006AE348_0, 0, 8;
    %load/v 8, v006AE3A0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006AE3A0_0, 0, 8;
T_2.8 ;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_007CB450;
T_3 ;
    %wait E_007CC8A0;
    %load/v 8, v006ADF28_0, 1;
    %jmp/0xz  T_3.0, 8;
    %set/v v006AE0E0_0, 0, 1;
    %set/v v006AE138_0, 1, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v006AE088_0, 1;
    %jmp/0xz  T_3.2, 8;
    %set/v v006AE0E0_0, 1, 1;
    %set/v v006AE138_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v006ADFD8_0, 1;
    %load/v 9, v006AE030_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006AE0E0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006AE138_0, 0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/v 8, v006ADFD8_0, 1;
    %inv 8, 1;
    %load/v 9, v006AE030_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006AE0E0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v006AE138_0, 0, 1;
    %jmp T_3.7;
T_3.6 ;
    %load/v 8, v006ADFD8_0, 1;
    %load/v 9, v006AE030_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.8, 8;
    %load/v 8, v006AE0E0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006AE0E0_0, 0, 8;
    %load/v 8, v006AE138_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006AE138_0, 0, 8;
T_3.8 ;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_007CB918;
T_4 ;
    %wait E_007CC8C0;
    %load/v 8, v006ADCA8_0, 1;
    %jmp/0xz  T_4.0, 8;
    %set/v v006ADE78_0, 0, 1;
    %set/v v006ADED0_0, 1, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v006ADE20_0, 1;
    %jmp/0xz  T_4.2, 8;
    %set/v v006ADE78_0, 1, 1;
    %set/v v006ADED0_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v006ADD58_0, 1;
    %load/v 9, v006ADDC8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006ADE78_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006ADED0_0, 0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/v 8, v006ADD58_0, 1;
    %inv 8, 1;
    %load/v 9, v006ADDC8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006ADE78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v006ADED0_0, 0, 1;
    %jmp T_4.7;
T_4.6 ;
    %load/v 8, v006ADD58_0, 1;
    %load/v 9, v006ADDC8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.8, 8;
    %load/v 8, v006ADE78_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006ADE78_0, 0, 8;
    %load/v 8, v006ADED0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006ADED0_0, 0, 8;
T_4.8 ;
T_4.7 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_007CB9A0;
T_5 ;
    %wait E_007CC920;
    %load/v 8, v007CD838_0, 1;
    %jmp/0xz  T_5.0, 8;
    %set/v v006ADBF8_0, 0, 1;
    %set/v v006ADC50_0, 1, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v007CDCF8_0, 1;
    %jmp/0xz  T_5.2, 8;
    %set/v v006ADBF8_0, 1, 1;
    %set/v v006ADC50_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v007CDC48_0, 1;
    %load/v 9, v007CDCA0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006ADBF8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006ADC50_0, 0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/v 8, v007CDC48_0, 1;
    %inv 8, 1;
    %load/v 9, v007CDCA0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006ADBF8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v006ADC50_0, 0, 1;
    %jmp T_5.7;
T_5.6 ;
    %load/v 8, v007CDC48_0, 1;
    %load/v 9, v007CDCA0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.8, 8;
    %load/v 8, v006ADBF8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006ADBF8_0, 0, 8;
    %load/v 8, v006ADC50_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006ADC50_0, 0, 8;
T_5.8 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_007CBA28;
T_6 ;
    %wait E_007CC960;
    %load/v 8, v006814F8_0, 1;
    %jmp/0xz  T_6.0, 8;
    %set/v v007C2DB0_0, 0, 1;
    %set/v v007CD7E0_0, 1, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v007C2D58_0, 1;
    %jmp/0xz  T_6.2, 8;
    %set/v v007C2DB0_0, 1, 1;
    %set/v v007CD7E0_0, 0, 1;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v006815A8_0, 1;
    %load/v 9, v007C2D00_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007C2DB0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CD7E0_0, 0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/v 8, v006815A8_0, 1;
    %inv 8, 1;
    %load/v 9, v007C2D00_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007C2DB0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CD7E0_0, 0, 1;
    %jmp T_6.7;
T_6.6 ;
    %load/v 8, v006815A8_0, 1;
    %load/v 9, v007C2D00_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.8, 8;
    %load/v 8, v007C2DB0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C2DB0_0, 0, 8;
    %load/v 8, v007CD7E0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CD7E0_0, 0, 8;
T_6.8 ;
T_6.7 ;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_007CB560;
T_7 ;
    %fork t_1, S_007CB4D8;
    %jmp t_0;
    .scope S_007CB4D8;
t_1 ;
    %set/v v006AE978_0, 0, 1;
    %set/v v006AE9D0_0, 0, 1;
    %set/v v006AE8C8_0, 0, 1;
    %end;
    .scope S_007CB560;
t_0 %join;
    %end;
    .thread T_7;
    .scope S_007CB560;
T_8 ;
    %vpi_call 2 46 "$display", "Arquitetura de Computadores 1";
    %vpi_call 2 47 "$display", "Contador Assincrono Decrescente:";
    %vpi_call 2 48 "$monitor", "%b", v006AE870_0;
    %vpi_call 2 49 "$display", "\000";
    %delay 5, 0;
    %set/v v006AE8C8_0, 1, 1;
    %delay 5, 0;
    %set/v v006AE8C8_0, 0, 1;
    %delay 5, 0;
    %set/v v006AE978_0, 1, 1;
    %delay 300, 0;
    %vpi_call 2 54 "$finish";
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "N:\Guia 9\01.v";
    "./Clock.v";
    "./FFJK.v";
