<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230007783A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230007783</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17783206</doc-number><date>20201127</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><priority-claims><priority-claim sequence="01" kind="national"><country>JP</country><doc-number>2019-222680</doc-number><date>20191210</date></priority-claim></priority-claims><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>05</class><subclass>K</subclass><main-group>3</main-group><subgroup>06</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>05</class><subclass>K</subclass><main-group>3</main-group><subgroup>064</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc><further-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>G</section><class>03</class><subclass>F</subclass><main-group>7</main-group><subgroup>094</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></further-cpc></classifications-cpc><invention-title id="d2e61">METHOD FOR PRODUCING WIRING CIRCUIT BOARD</invention-title><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>NITTO DENKO CORPORATION</orgname><address><city>Osaka</city><country>JP</country></address></addressbook><residence><country>JP</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>ITO</last-name><first-name>Masaki</first-name><address><city>Osaka</city><country>JP</country></address></addressbook></inventor><inventor sequence="01" designation="us-only"><addressbook><last-name>TAKAKURA</last-name><first-name>Hayato</first-name><address><city>Osaka</city><country>JP</country></address></addressbook></inventor><inventor sequence="02" designation="us-only"><addressbook><last-name>TAKIMOTO</last-name><first-name>Kenya</first-name><address><city>Osaka</city><country>JP</country></address></addressbook></inventor></inventors></us-parties><assignees><assignee><addressbook><orgname>NITTO DENKO CORPORATION</orgname><role>03</role><address><city>Osaka</city><country>JP</country></address></addressbook></assignee></assignees><pct-or-regional-filing-data><document-id><country>WO</country><doc-number>PCT/JP2020/044169</doc-number><date>20201127</date></document-id><us-371c12-date><date>20220607</date></us-371c12-date></pct-or-regional-filing-data></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">A method for producing a wiring circuit board includes first forming a base insulating layer, and second forming a first wiring and a second wiring having different thicknesses from each other in order. The second step includes, in order, forming a seed film, forming a first resist in a reversed pattern of the first wiring on one surface in a thickness direction of the seed film, forming the first wiring on one surface in the thickness direction of the seed film by plating, removing the first resist, of forming a second resist in a reversed pattern of the second wiring on one surface in the thickness direction of the seed film to cover the first wiring, forming the second wiring on one surface in the thickness direction of the seed film by plating, removing the second resist, and removing the seed film.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="69.51mm" wi="134.45mm" file="US20230007783A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="227.50mm" wi="156.72mm" file="US20230007783A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="77.05mm" wi="151.38mm" file="US20230007783A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="214.63mm" wi="152.57mm" file="US20230007783A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="214.46mm" wi="149.27mm" file="US20230007783A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00005" num="00005"><img id="EMI-D00005" he="210.74mm" wi="138.43mm" file="US20230007783A1-20230105-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0001" level="1">TECHNICAL FIELD</heading><p id="p-0002" num="0001">The present invention relates to a method for producing a wiring circuit board.</p><heading id="h-0002" level="1">BACKGROUND ART</heading><p id="p-0003" num="0002">Conventionally, a method for producing a suspension board in which wirings having different thicknesses are formed on the upper surface of a base insulating layer has been known.</p><p id="p-0004" num="0003">For example, a method for producing a suspension board in which a write wiring, and a read wiring thicker than the write wiring are formed on the upper surface of the base insulating layer has been proposed (ref: for example, Patent Document 1 below).</p><p id="p-0005" num="0004">In the production method described in Patent Document 1, the entire write wiring and a lower-side portion of the read wiring are formed by plating, and thereafter, an upper-side portion of the read wiring is formed by plating.</p><p id="p-0006" num="0005">Specifically, in the production method described in Patent Document 1, before forming the lower-side portion of the read wiring, a first resist layer is formed in a reversed pattern of the write wiring and the read wiring, subsequently, the write wiring and the lower-side portion of the read wiring are formed by plating, thereafter, a second resist layer is formed in a reversed pattern of the read wiring, and subsequently, the upper-side portion of the read wiring is formed by plating.</p><heading id="h-0003" level="1">CITATION LIST</heading><heading id="h-0004" level="1">Patent Document</heading><p id="p-0007" num="0006">Patent Document 1: Japanese Unexamined Patent Publication No. 2010-067317</p><heading id="h-0005" level="1">SUMMARY OF THE INVENTION</heading><heading id="h-0006" level="1">Problem to be Solved by the Invention</heading><p id="p-0008" num="0007">However, in the method described in Patent Document 1, the method for forming the second resist layer in a reversed pattern of the read wiring around a portion where the lower-side portion of the read wiring is formed may include a tolerance between the lower-side portion of the read wiring and the reversed pattern of the second resist layer. Therefore, a deviation occurs between the lower-side portion of the read wiring and the reversed pattern of the second resist layer. Then, when such a second resist layer is used for plating, there is a problem that the read wiring which does not have a desired shape, arrangement, and size may be formed.</p><p id="p-0009" num="0008">The present invention provides a method for producing a wiring circuit board capable of forming a first wiring or a second wiring having a desired shape, arrangement, and size.</p><heading id="h-0007" level="1">Means for Solving the Problem</heading><p id="p-0010" num="0009">The present invention (1) includes a method for producing a wiring circuit board including a first step of forming an insulating layer, and a second step of forming a first wiring and a second wiring having different thicknesses from each other in order on one surface in a thickness direction of the insulating layer, wherein the second step includes, in order, a step of forming a seed film on one surface in the thickness direction of the insulating layer, a step of forming a first resist in a reversed pattern of the first wiring on one surface in the thickness direction of the seed film, a step of forming the first wiring on one surface in the thickness direction of the seed film exposed from the first resist by plating, a step of removing the first resist, a step of forming a second resist in a reversed pattern of the second wiring on one surface in the thickness direction of the seed film so as to cover the first wiring, a step of forming the second wiring on one surface in the thickness direction of the seed film exposed from the second resist by plating, a step of removing the second resist, and a step of removing the seed film exposed from the first wiring and the second wiring.</p><p id="p-0011" num="0010">In the production method, in the second step, since each of the first wiring and the second wiring having different thicknesses from each other is formed using each of the first resist and the second resist, it is possible to form the first wiring and the second wiring having a desired shape, arrangement, and size.</p><p id="p-0012" num="0011">The present invention (2) includes the method for producing a wiring circuit board described in (1), wherein in the step of removing the first resist, the seed film remains.</p><p id="p-0013" num="0012">When the seed film is formed in advance on one surface in the thickness direction of the base insulating layer, thereafter, a plating film is grown on the seed film exposed from the first resist, and then, the first resist layer is removed, since the seed film is usually extremely thin, it is removed along with the above-described first resist. Therefore, it is necessary to form the seed film again before forming the second resist.</p><p id="p-0014" num="0013">However, in this method, since the first resist is removed so that the seed film remains, it is not necessary to form the seed film again before forming the second resist. Therefore, the seed film can be reused. As a result, it is possible to form the second wiring with few steps.</p><p id="p-0015" num="0014">The present invention (3) includes the method for producing a wiring circuit board described in (1) or (2), wherein the second wiring is thicker than the first wiring.</p><p id="p-0016" num="0015">When the first wiring is thicker than the second wiring, first, the first wiring is formed using the thick first resist. Then, when the thin second resist is formed, it is difficult to reliably mask the thick first wiring by such a second resist.</p><p id="p-0017" num="0016">However, in the production method, since the first wiring is thinner than the second wiring, when the first wiring is first formed using the thin first resist, and thereafter, the thick second resist is formed, it is possible to easily and reliably mask the thin first wiring by such a second resist.</p><p id="p-0018" num="0017">The present invention (4) includes the method for producing a wiring circuit board described in any one of (1) to (3), wherein the second wiring is independent of the first wiring.</p><p id="p-0019" num="0018">According to the production method, since the second wiring is independent of the first wiring, it is possible to use the second wiring for a different application.</p><p id="p-0020" num="0019">The present invention (5) includes the method for producing a wiring circuit board described in any one of (1) to (4), wherein the seed film has a thickness of 50 nm or more and 1000 nm or less.</p><p id="p-0021" num="0020">According to the production method, in the step of removing the first resist, even when a removal method such as etching and peeling is carried out, the seed film having a thickness of 50 nm or more can reliably remain. Therefore, it is possible to stably carry out the plating in forming the second wiring. On the other hand, since the seed film has a thickness of 1000 nm or less, it is possible to form the seed film in a short time.</p><heading id="h-0008" level="1">Effect of the Invention</heading><p id="p-0022" num="0021">In the method for producing a wiring circuit board of the present invention, it is possible to form a first wiring or a second wiring having a desired shape, arrangement, and size.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0009" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p-0023" num="0022"><figref idref="DRAWINGS">FIGS. <b>1</b>A to <b>1</b>J</figref> show production process views of one embodiment of a method for producing a wiring circuit board of the present invention:</p><p id="p-0024" num="0023"><figref idref="DRAWINGS">FIG. <b>1</b>A</figref> illustrating a first step of forming a base insulating layer,</p><p id="p-0025" num="0024"><figref idref="DRAWINGS">FIG. <b>1</b>B</figref> illustrating a fourth step of forming a seed film,</p><p id="p-0026" num="0025"><figref idref="DRAWINGS">FIG. <b>1</b>C</figref> illustrating a fifth step of forming a first resist,</p><p id="p-0027" num="0026"><figref idref="DRAWINGS">FIG. <b>1</b>D</figref> illustrating a sixth step of forming a first wiring,</p><p id="p-0028" num="0027"><figref idref="DRAWINGS">FIG. <b>1</b>F</figref> illustrating a seventh step of removing the first resist,</p><p id="p-0029" num="0028"><figref idref="DRAWINGS">FIG. <b>1</b>F</figref> illustrating an eighth step of forming a second resist,</p><p id="p-0030" num="0029"><figref idref="DRAWINGS">FIG. <b>1</b>G</figref> illustrating a ninth step of forming a second wiring,</p><p id="p-0031" num="0030"><figref idref="DRAWINGS">FIG. <b>1</b>H</figref> illustrating a tenth step of removing the second resist,</p><p id="p-0032" num="0031"><figref idref="DRAWINGS">FIG. <b>1</b>I</figref> illustrating a eleventh step of removing the seed film, and</p><p id="p-0033" num="0032"><figref idref="DRAWINGS">FIG. <b>1</b>J</figref> illustrating a third step of forming a cover insulating layer.</p><p id="p-0034" num="0033"><figref idref="DRAWINGS">FIG. <b>2</b></figref> shows a cross-sectional view of a wiring circuit board corresponding to <figref idref="DRAWINGS">FIG. <b>1</b>J</figref> and a view illustrating an embodiment in which a seed film is included in a first wiring and a second wiring.</p><p id="p-0035" num="0034"><figref idref="DRAWINGS">FIGS. <b>3</b>A to <b>3</b>H</figref> show production process views of a modified example (embodiment in which a second wiring is thinner than a first wiring) of the production method shown in <figref idref="DRAWINGS">FIGS. <b>1</b>C to <b>1</b>J</figref>:</p><p id="p-0036" num="0035"><figref idref="DRAWINGS">FIG. <b>3</b>A</figref> illustrating a fifth step of forming a first resist,</p><p id="p-0037" num="0036"><figref idref="DRAWINGS">FIG. <b>3</b>B</figref> illustrating a sixth step of forming the first wiring,</p><p id="p-0038" num="0037"><figref idref="DRAWINGS">FIG. <b>3</b>C</figref> illustrating a seventh step of removing the first resist,</p><p id="p-0039" num="0038"><figref idref="DRAWINGS">FIG. <b>3</b>D</figref> illustrating an eighth step of forming a second resist,</p><p id="p-0040" num="0039"><figref idref="DRAWINGS">FIG. <b>3</b>E</figref> illustrating a ninth step of forming the second wiring,</p><p id="p-0041" num="0040"><figref idref="DRAWINGS">FIG. <b>3</b>F</figref> illustrating a step of removing the second resist,</p><p id="p-0042" num="0041"><figref idref="DRAWINGS">FIG. <b>3</b>G</figref> illustrating a tenth step of removing a seed film, and</p><p id="p-0043" num="0042"><figref idref="DRAWINGS">FIG. <b>3</b>H</figref> illustrating a third step of forming a cover insulating layer.</p><p id="p-0044" num="0043"><figref idref="DRAWINGS">FIGS. <b>4</b>A to <b>4</b>G</figref> show production process views of a production method of Comparative Example 1:</p><p id="p-0045" num="0044"><figref idref="DRAWINGS">FIG. <b>4</b>A</figref> illustrating a step of forming s first resist having a first opening portion and a second opening portion,</p><p id="p-0046" num="0045"><figref idref="DRAWINGS">FIG. <b>4</b>B</figref> illustrating a step of simultaneously forming a first wiring and an other-side portion of a second wiring,</p><p id="p-0047" num="0046"><figref idref="DRAWINGS">FIG. <b>4</b>C</figref> illustrating a step of removing the first resist,</p><p id="p-0048" num="0047"><figref idref="DRAWINGS">FIG. <b>4</b>D</figref> illustrating a step of newly forming a seed film,</p><p id="p-0049" num="0048"><figref idref="DRAWINGS">FIG. <b>4</b>E</figref> illustrating a step of forming a second resist,</p><p id="p-0050" num="0049"><figref idref="DRAWINGS">FIG. <b>4</b>F</figref> illustrating a step of forming a one-side portion of the second wiring, and</p><p id="p-0051" num="0050"><figref idref="DRAWINGS">FIG. <b>4</b>G</figref> illustrating a step of removing the second resist.</p><p id="p-0052" num="0051"><figref idref="DRAWINGS">FIGS. <b>5</b>A to <b>5</b>B</figref> show a part of production process views of a production method of Comparative Example 2 in which a one-side portion in a thickness direction is narrower than an other-side portion in a second wiring:</p><p id="p-0053" num="0052"><figref idref="DRAWINGS">FIG. <b>5</b>A</figref> illustrating a view for describing a tolerance between the other-side portion in the thickness direction of the second wiring and a second opening portion, and</p><p id="p-0054" num="0053"><figref idref="DRAWINGS">FIG. <b>5</b>B</figref> illustrating a process view of forming the one-side portion in the thickness direction of the second wiring.</p><p id="p-0055" num="0054"><figref idref="DRAWINGS">FIGS. <b>6</b>A to <b>6</b>B</figref> show a part of production process views of a production method of Comparative Example 3 in which a one-side portion in a thickness direction is wider than an other-side portion in a second wiring:</p><p id="p-0056" num="0055"><figref idref="DRAWINGS">FIG. <b>6</b>A</figref> illustrating a view for describing a tolerance between the other-side portion in the thickness direction of the second wiring and a second opening portion, and</p><p id="p-0057" num="0056"><figref idref="DRAWINGS">FIG. <b>6</b>B</figref> illustrating a process view of forming the one-side portion in the thickness direction of the second wiring.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><heading id="h-0010" level="1">DESCRIPTION OF EMBODIMENTS</heading><heading id="h-0011" level="1">One Embodiment</heading><p id="p-0058" num="0057">One embodiment of a method for producing a wiring circuit board of the present invention is described with reference to <figref idref="DRAWINGS">FIGS. <b>1</b>A to <b>2</b></figref>.</p><p id="p-0059" num="0058">As shown in <figref idref="DRAWINGS">FIGS. <b>1</b>J and <b>2</b></figref>, a wiring circuit board <b>1</b> obtained by the production method has a predetermined thickness, and has a long flat belt shape. Specifically, the wiring circuit board <b>1</b> extends in a depth direction on the plane of the sheet. The wiring circuit board <b>1</b> includes a base insulating layer <b>2</b> as one example of a base insulating layer, a first wiring <b>3</b>, a second wiring <b>4</b>, and a cover insulating layer <b>5</b>.</p><p id="p-0060" num="0059">The base insulating layer <b>2</b> has the same shape as the wiring circuit board <b>1</b> when viewed from the top. One surface in a thickness direction of the base insulating layer <b>2</b> is flat. Examples of a material for the base insulating layer <b>2</b> include insulating resins such as polyimide. The base insulating layer <b>2</b> has a thickness of, for example, 5 &#x3bc;m or more, and for example, 30 &#x3bc;m or less.</p><p id="p-0061" num="0060">The first wiring <b>3</b> is disposed on one surface in the thickness direction of the base insulating layer <b>2</b>. The plurality of first wirings <b>3</b> are, for example, disposed spaced apart from each other in a width direction at a. one-side portion in the width direction (direction perpendicular to the thickness direction and a longitudinal direction) of the base insulating layer <b>2</b>. Each of the plurality of first wirings <b>3</b> has a generally rectangular shape in a cross section along the width direction and the thickness direction. Specifically, the first wiring <b>3</b> transmits, for example, an electrical signal (for example, a weak current of below 10 mA, furthermore, below 1 mA). Examples of a material for the first wiring <b>3</b> include conductors such as copper, silver, gold, chromium, nickel, and titanium, and alloys of these.</p><p id="p-0062" num="0061">The first wiring <b>3</b> has a thickness T<b>1</b> of, for example, 25 &#x3bc;m or less, preferably 20 &#x3bc;m or less, more preferably 15 &#x3bc;m or less, and for example, 1 &#x3bc;m or more. The first wiring <b>3</b> has a width W<b>1</b> of, for example, 5 &#x3bc;m or more, and for example, 50 &#x3bc;m or less.</p><p id="p-0063" num="0062">The second wiring <b>4</b> is disposed spaced apart from the first wiring <b>3</b> in the width direction on one surface in the thickness direction of the base insulating layer <b>2</b>. The second wiring <b>4</b> is provided independently from the first wiring <b>3</b>. Specifically, the single second wiring <b>4</b> is, for example, disposed in an other-side portion in the width direction of the base insulating layer <b>2</b>. Further, the second wiring <b>4</b> is formed in one layer. The second wiring <b>4</b> has a generally rectangular shape in a cross section along the width direction and the thickness direction. The second wiring <b>4</b> transmits, for example, a power supply current (for example, a large current of 10 mA or more, furthermore, 100 mA or more). Examples of a material for the second wiring <b>4</b> include conductors such as copper and chromium, and alloys of these. Preferably, the material for the second wiring <b>4</b> is the same as that for the first wiring <b>3</b>.</p><p id="p-0064" num="0063">The second wiring <b>4</b> is thicker than the first wiring <b>3</b> in the present embodiment. Specifically, the second wiring <b>4</b> has a thickness T<b>2</b> of, for example, 10 &#x3bc;m or more, preferably 15 &#x3bc;m or more, more preferably 20 &#x3bc;m or more, and for example, 500 &#x3bc;m or less. A ratio (T<b>2</b>/T<b>1</b>) of the thickness T<b>2</b> of the second wiring <b>4</b> to the thickness T<b>1</b> of the first wiring <b>3</b> is, for example, 1.25 or more, preferably 1.5 or more, more preferably 1.8 or more, even more preferably 2 or more, and for example, 100 or less.</p><p id="p-0065" num="0064">A width W<b>2</b> of the second wiring <b>4</b> may be the same or larger than the width W<b>1</b> of the first wiring <b>3</b>, and is, for example, 5 &#x3bc;m or more, preferably 10 &#x3bc;m or more, more preferably 20 &#x3bc;m or more, and for example, 100 &#x3bc;m or less.</p><p id="p-0066" num="0065">The cover insulating layer <b>5</b> covers the first wiring <b>3</b> and the second wiring <b>4</b>. Specifically, the cover insulating layer <b>5</b> is disposed on one surfaces in the thickness direction and both side surfaces in the width direction of the first wiring <b>3</b> and the second wiring <b>4</b>, and one surface in the thickness direction around the first wiring <b>3</b> and the second wiring <b>4</b> in the base insulating layer <b>2</b>. As a material for the cover insulating layer <b>5</b>, the same material as that illustrated in the base insulating layer <b>2</b> is used. A thickness of the cover insulating layer <b>5</b> is a length between one surface in the thickness direction of the cover insulating layer <b>5</b> and one surface in the thickness direction of the first wiring <b>3</b>, and a length between one surface in the thickness direction of the cover insulating layer <b>5</b> and one surface in the thickness direction of the second wiring <b>4</b>. The cover insulating layer <b>5</b> has a thickness of, for example, 5 &#x3bc;m or more, and for example, 30 &#x3bc;m or less.</p><p id="p-0067" num="0066">As shown in <figref idref="DRAWINGS">FIGS. <b>1</b>A to <b>1</b>J</figref>, the production method includes a first step of forming the base insulating layer <b>2</b>, a second step of forming the first wiring <b>3</b> and the second wiring <b>4</b>, and a third step of forming the cover insulating layer <b>5</b>.</p><p id="p-0068" num="0067">As shown in <figref idref="DRAWINGS">FIG. <b>1</b>A</figref>, in the first step, for example, the base insulating layer <b>2</b> having the above-described shape is formed from an insulating resin such as polyimide. Specifically, the above-described insulating resin composition is applied to a substrate, and a photosensitive base layer is formed to be subjected to photolithography, thereby forming the base insulating layer <b>2</b>.</p><p id="p-0069" num="0068">As shown in <figref idref="DRAWINGS">FIGS. <b>1</b>B to <b>1</b>I</figref>, in the second step, the first wiring <b>3</b> and the second wiring <b>4</b> are formed in this order on one surface in the thickness direction of the base insulating layer <b>2</b>. That is, as shown in <figref idref="DRAWINGS">FIG. <b>1</b>E</figref>, first, the first wiring <b>3</b> is formed on one surface in the thickness direction of the base insulating layer <b>2</b>, and thereafter, as shown in <figref idref="DRAWINGS">FIG. <b>1</b>I</figref>, the second wiring <b>4</b> is formed on one surface in the thickness direction of the base insulating layer <b>2</b>.</p><p id="p-0070" num="0069">Specifically, the second step includes a fourth step of forming the seed film <b>6</b> (ref <figref idref="DRAWINGS">FIG. <b>1</b>B</figref>), a fifth step of forming a first resist <b>7</b> (ref: <figref idref="DRAWINGS">FIG. <b>1</b>C</figref>), a sixth step of forming the first wiring <b>3</b> by plating (ref: <figref idref="DRAWINGS">FIG. <b>1</b>D</figref>), a seventh step of removing the first resist <b>7</b> (ref: <figref idref="DRAWINGS">FIG. <b>1</b>E</figref>), an eighth step of forming a second resist <b>8</b> (ref: <figref idref="DRAWINGS">FIG. <b>1</b>F</figref>), a ninth step of forming the second wiring <b>4</b> by plating (ref <figref idref="DRAWINGS">FIG. <b>1</b>G</figref>), a tenth step of removing the second resist <b>8</b> (ref <figref idref="DRAWINGS">FIG. <b>1</b>H</figref>), and an eleventh step of removing a seed film <b>6</b> (ref <figref idref="DRAWINGS">FIG. <b>1</b>I</figref>). As shown in <figref idref="DRAWINGS">FIGS. <b>1</b>B to <b>1</b>I</figref>, the fourth step to the eleventh step are carried out in order.</p><p id="p-0071" num="0070">As shown in <figref idref="DRAWINGS">FIGS. <b>1</b>B</figref>, in the fourth step, the seed film <b>6</b> is formed on one surface in the thickness direction of the base insulating layer <b>2</b>. The seed film <b>6</b> is in contact with the entire one surface in the thickness direction of the base insulating layer <b>2</b>. The seed film <b>6</b> is, for example, formed by a film-forming method such as sputtering arid plating (electroless plating etc.), preferably by sputtering.</p><p id="p-0072" num="0071">As a material for the seed film <b>6</b>, the above-described material illustrated in the first wiring <b>3</b> and the second wiring <b>4</b> is used. The seed film <b>6</b> has a thickness T<b>3</b> of, for example, 50 nm or more, preferably 75 nm or more, more preferably 100 nm or more, and for example, 1000 nm or less, preferably 300 nm or less.</p><p id="p-0073" num="0072">When the thickness T<b>3</b> of the seed film <b>6</b> is the above-described lower limit or more, the seed film <b>6</b> exposed from the first wiring <b>3</b> can reliably remain along with the removal of the first resist <b>7</b> in the subsequent seventh step (<figref idref="DRAWINGS">FIG. <b>1</b>E</figref>). On the other hand, when the thickness T<b>3</b> of the seed film <b>6</b> is the above-described upper limit or less, it is possible to form the seed film <b>6</b> in a short time.</p><p id="p-0074" num="0073">As shown in <figref idref="DRAWINGS">FIG. <b>1</b>C</figref>, in the fifth step, the first resist <b>7</b> is formed in a reversed pattern of the first wiring <b>3</b> on one surface in the thickness direction of the seed film <b>6</b>. For example, a photosensitive dry film resist is disposed on the entire one surface in the thickness direction of the seed film <b>6</b>, and thereafter, the photosensitive dry film resist is subjected to photolithography, thereby forming the first resist <b>7</b> in the above-described pattern. The first resist <b>7</b> has a first opening portion <b>17</b> corresponding to a planned formation position of the first wiring <b>3</b>. The first opening portion <b>17</b> penetrates the first resist <b>7</b> in the thickness direction. The first opening portion <b>17</b> exposes one surface in the thickness direction of the seed film <b>6</b>. A thickness T<b>4</b> of the first resist <b>7</b> exceeds, for example, the thickness T<b>1</b> of the first wiring <b>3</b>.</p><p id="p-0075" num="0074">As shown in <figref idref="DRAWINGS">FIG. <b>1</b>D</figref>, in the sixth step, the first wiring <b>3</b> is formed on one surface in the thickness direction of the seed film <b>6</b> exposed from the first opening portion <b>17</b> of the first resist <b>7</b> by plating. In the sixth step, an electric power is supplied to the seed film <b>6</b>, while the base insulating layer <b>2</b>, the seed film <b>6</b>, and the first resist <b>7</b> are immersed in a plating solution, thereby forming the first wiring <b>3</b> on one surface in the thickness direction of the seed film <b>6</b> exposed from the first opening portion <b>17</b>.</p><p id="p-0076" num="0075">As shown in <figref idref="DRAWINGS">FIG. <b>1</b>E</figref>, in the seventh step, the first resist <b>7</b> is removed. For example, the first resist <b>7</b> is removed by etching, peeling, and the like so that the seed film <b>6</b> remains.</p><p id="p-0077" num="0076">At this time, the seed film <b>6</b> exposed from the first wiring <b>3</b> is thinner than the seed film <b>6</b> corresponding to the first wiring <b>3</b> by, for example, 10 to 100 nm due to the above-described removal of the first resist <b>7</b>. That is, the seed film <b>6</b> corresponding to the second wiring <b>4</b> to be formed in a subsequent step is thinner than the seed film <b>6</b> corresponding to the first wiring <b>3</b> by, for example, 10 to 100 nm.</p><p id="p-0078" num="0077">As shown in <figref idref="DRAWINGS">FIG. <b>1</b>F</figref>, in the eighth step, the second resist <b>8</b> is formed. The second resist <b>8</b> is formed in a reversed pattern of the second wiring <b>4</b> on one surface in the thickness direction of the seed film <b>6</b> so as to mask (cover) the first wiring <b>3</b>. For example, a photosensitive dry film resist is disposed on one surface in the thickness direction of the seed film <b>6</b>, and one surface in the thickness direction and both side surfaces in the width direction of the first wiring <b>3</b>. Thereafter, the photosensitive dry film resist is subjected to photolithography, thereby forming the second resist <b>8</b> in the above-described pattern. The second resist <b>8</b> has a second opening portion <b>18</b> corresponding to a planned formation position of the second wiring <b>4</b>. The second opening portion <b>18</b> penetrates the second resist <b>8</b> in the thickness direction. The second opening portion <b>18</b> exposes one surface in the thickness direction of the seed film <b>6</b>. A thickness T<b>5</b> of the second resist <b>8</b> exceeds the thickness T<b>2</b> of the second wiring <b>4</b>. The thickness T<b>5</b> of the second resist <b>8</b> is, for example, thicker than the thickness T<b>4</b> of the first resist <b>7</b>. A ratio (T<b>5</b>/T<b>4</b>) of the thickness T<b>5</b> of the second resist <b>8</b> to the thickness T<b>4</b> of the first resist <b>7</b> is, for example, 2 or more, furthermore 3 or more, and for example, 20 or less, furthermore 10 or less.</p><p id="p-0079" num="0078">As shown in <figref idref="DRAWINGS">FIG. <b>1</b>G</figref>, in the ninth step, the second wiring <b>4</b> is formed on one surface in the thickness direction of the seed film <b>6</b> exposed from the second opening portion <b>18</b> of the second resist <b>8</b> by plating. In the ninth step, an electric power is supplied to the seed film <b>6</b>, while the base insulating layer <b>2</b>, the seed film <b>6</b>, the first wiring <b>3</b>, and the second resist <b>8</b> are immersed in a plating solution, thereby forming the second wiring <b>4</b> on one surface in the thickness direction of the seed film <b>6</b> exposed from the second opening portion <b>18</b>. Both the first wiring <b>3</b> and the second wiring <b>4</b> are provided on one surface in the thickness direction of the seed film <b>6</b> (on the same plane). Further, the seed film <b>6</b> of the first wiring <b>3</b>, and the seed film <b>6</b> of the second wiring <b>4</b> are common, and the same layer.</p><p id="p-0080" num="0079">As shown in <figref idref="DRAWINGS">FIG. <b>1</b>H</figref>, in the tenth step, the second resist <b>8</b> is removed. For example, the second resist <b>8</b> is removed by etching, peeling, and the like.</p><p id="p-0081" num="0080">As shown in <figref idref="DRAWINGS">FIG. <b>1</b>I</figref>, in the eleventh step, the seed film <b>6</b> exposed from the first wiring <b>3</b> and the second wiring <b>4</b> is removed. For example, the seed film <b>6</b> is removed by a removal method such as etching and peeling.</p><p id="p-0082" num="0081">Both the seed film <b>6</b> between the base insulating layer <b>2</b> and the first wiring <b>3</b>, and the seed film <b>6</b> between the base insulating layer <b>2</b> and the second wiring <b>4</b> are not removed, and remain. As shown in <figref idref="DRAWINGS">FIG. <b>1</b>I</figref>, both the interface between the seed film <b>6</b> and the first wiring <b>3</b>, and the interface between the seed film <b>6</b> and the second wiring <b>4</b> are observed, and clearly drawn. Alternatively, as shown in <figref idref="DRAWINGS">FIG. <b>2</b></figref>, the above-described interface may not be observed, and obscure, and the seed film <b>6</b> may be also integrated with the first wiring <b>3</b> and the second wiring <b>4</b>, and included in each of the first wiring <b>3</b> and the second wiring <b>4</b>.</p><p id="p-0083" num="0082">By the above-described second step in which the fourth step to the eleventh step are carried out, the first wiring <b>3</b> and the second wiring <b>4</b> are formed in order on one side in the thickness direction of the base insulating layer <b>2</b>.</p><p id="p-0084" num="0083">As shown in <figref idref="DRAWINGS">FIG. <b>1</b>J</figref>, in the third step, the cover insulating layer <b>5</b> is formed on one surface in the thickness direction of the base insulating layer <b>2</b> so as to cover the first wiring <b>3</b> and the second wiring <b>4</b>. Specifically, the above-described insulating resin composition is applied to one surfaces in the thickness direction of the base insulating layer <b>2</b>, the first wiring <b>3</b>, and the second wiring <b>4</b>, thereby forming a photosensitive cover layer. The resulting photosensitive cover layer is subjected to photolithography, thereby forming the cover insulating layer <b>5</b>.</p><p id="p-0085" num="0084">Thus, the wiring circuit board <b>1</b> including the base insulating layer <b>2</b>, the first wiring <b>3</b>, the second wiring <b>4</b>, the seed film <b>6</b> corresponding to the first wiring <b>3</b> and the second wiring <b>4</b>, and the cover insulating layer <b>5</b> is produced.</p><heading id="h-0012" level="1">Function and Effect of One Embodiment</heading><p id="p-0086" num="0085">Then, in the production method, in the second step, as shown in <figref idref="DRAWINGS">FIGS. <b>1</b>D and <b>1</b>G</figref>, since each of the first wiring <b>3</b> and the second wiring <b>4</b> having different thicknesses from each other is formed using each of the first resist <b>7</b> and the second resist <b>8</b>, it is possible to form the first wiring <b>3</b> and the second wiring <b>4</b> having a desired shape, arrangement, and size.</p><p id="p-0087" num="0086">In order to further develop the above-described understanding, a method of Comparative Example 1 corresponding to the production method of Patent Document 1 is described using <figref idref="DRAWINGS">FIGS. <b>4</b>A to <b>4</b>G</figref>.</p><p id="p-0088" num="0087">In Comparative Example 1, as shown in <figref idref="DRAWINGS">FIG. <b>4</b>A</figref>, in the fifth step, the first resist <b>7</b> having the first opening portion <b>17</b> and the second opening portion <b>18</b> is formed.</p><p id="p-0089" num="0088">Then, as shown in <figref idref="DRAWINGS">FIG. <b>4</b>B</figref>, in the sixth step, the first wiring <b>3</b>, and a thickness directional other-side portion <b>13</b> of the second wiring <b>4</b> are simultaneously formed by plating.</p><p id="p-0090" num="0089">As shown in <figref idref="DRAWINGS">FIG. <b>4</b>C</figref>, in the seventh step, the seed film <b>6</b> is removed when the first resist <b>7</b> is removed. As shown in <figref idref="DRAWINGS">FIG. <b>4</b>D</figref>, thereafter, the seed film <b>6</b> is formed again on one surface in the thickness direction of the base insulating layer <b>2</b>, and one surface in the thickness direction and both side surfaces of the first wiring <b>3</b> and the thickness directional other-side portion <b>13</b>.</p><p id="p-0091" num="0090">As shown in <figref idref="DRAWINGS">FIG. <b>4</b>E</figref>, in the eighth step, the second resist <b>8</b> having the second opening portion <b>18</b> is formed.</p><p id="p-0092" num="0091">However, the position of the second opening portion <b>18</b> of the second resist <b>8</b>, and the position of the thickness directional other-side portion <b>13</b> of the second wiring <b>4</b> may be deviated. That is, there is a tolerance regarding the position between the second opening portion <b>18</b> of the first resist <b>7</b> in the fifth step shown in <figref idref="DRAWINGS">FIG. <b>4</b>A</figref> and the second opening portion <b>18</b> of the second resist <b>8</b> in the eighth step shown in <figref idref="DRAWINGS">FIG. <b>4</b>E</figref>. Then, a deviation occurs between the thickness directional other-side portion <b>13</b> of the second wiring <b>4</b> and the second opening portion <b>18</b> of the second resist <b>8</b>.</p><p id="p-0093" num="0092">In Comparative Example 1, regarding the tolerance between the thickness directional other-side portion <b>13</b> and the second opening portion <b>18</b>, a one-side inner-side surface <b>21</b> of the second opening portion <b>18</b> is deviated toward one side in the width direction with respect to a width directional one-side surface <b>23</b> of the thickness directional other-side portion <b>13</b>. An other-side inner-side surface <b>22</b> of the second opening portion <b>18</b> is deviated toward one side in the width direction with respect to the width directional other-side surface <b>24</b> of the thickness directional other-side portion <b>13</b>.</p><p id="p-0094" num="0093">The deviation is not limited to the description above, and for example, in Comparative Example 2, as shown in <figref idref="DRAWINGS">FIG. <b>5</b>A</figref>, the one-side inner-side surface <b>21</b> of the second opening portion <b>18</b> is deviated toward the other side in the width direction with respect to the width directional one-side surface <b>23</b> of the thickness directional other-side portion <b>13</b>. In Comparative Example 3, as shown in <figref idref="DRAWINGS">FIG. <b>6</b>A</figref>, the other-side inner-side surface <b>22</b> of the second opening portion <b>18</b> is deviated toward the other side in the width direction with respect to the width directional other-side surface <b>24</b> of the thickness directional other-side portion <b>13</b>.</p><p id="p-0095" num="0094">Then, as shown in <figref idref="DRAWINGS">FIG. <b>4</b>F</figref> (furthermore, <figref idref="DRAWINGS">FIGS. <b>5</b>B and <b>6</b>B</figref>), in the ninth step, a deviation occurs between both end surfaces in the width direction of a thickness directional one-side portion <b>14</b> in the second wiring <b>4</b> which is formed by plating, and both end surfaces in the width direction of the thickness directional other-side portion <b>13</b>. Therefore, as shown in <figref idref="DRAWINGS">FIG. <b>4</b>G</figref>, it is not possible to form the second wiring <b>4</b> having a desired shape, arrangement, and size.</p><p id="p-0096" num="0095">In Comparative Example 1, the one-side portion <b>14</b> is deviated toward one side in the width direction with respect to the other-side portion <b>13</b>. In Comparative Example 2, as shown in <figref idref="DRAWINGS">FIG. <b>5</b>B</figref>, the one-side portion <b>14</b> is narrower than the thickness directional other-side portion <b>13</b>. In Comparative Example 3, as shown in <figref idref="DRAWINGS">FIG <b>6</b>B</figref>, the one-side portion <b>14</b> is wider than the thickness directional other-side portion <b>13</b>.</p><p id="p-0097" num="0096">However, in the present embodiment, as shown in <figref idref="DRAWINGS">FIG. <b>1</b>F</figref>, since the second wiring <b>4</b> is formed at one time using only the second resist <b>8</b> without using the first resist <b>7</b>, it is possible to form the second wiring <b>4</b> having a desired shape, arrangement, and size.</p><p id="p-0098" num="0097">Further, as shown in <figref idref="DRAWINGS">FIG. <b>1</b>E</figref>, in the seventh step of the production method, since the first resist <b>7</b> is removed so that the seed film <b>6</b> remains, it is not necessary to form the seed film <b>6</b> again before forming the second resist <b>8</b> shown in <figref idref="DRAWINGS">FIG. <b>1</b>F</figref> (ref: step of <figref idref="DRAWINGS">FIG. <b>4</b>D</figref>). Therefore, the seed film <b>6</b> used in the plating in the sixth step can be reused as it is for the plating in the ninth step shown in <figref idref="DRAWINGS">FIG. <b>1</b>G</figref>. As a result, it is possible to form the second wiring <b>4</b> with few steps.</p><p id="p-0099" num="0098">Further, in this embodiment, since the second wiring <b>4</b> is independent of the first wiring <b>3</b>, the second wiring <b>4</b> can be used for a different application from the first wiring <b>3</b>. Specifically, the first wiring <b>3</b> is used as a signal wiring, and the second wiring <b>4</b> which is thicker than the first wiring <b>3</b> is used as a power supply wiring.</p><p id="p-0100" num="0099">Furthermore, in this embodiment, as shown in <figref idref="DRAWINGS">FIG. <b>1</b>E</figref>, in the seventh step, in the step of removing the first resist <b>7</b>, even when a removal method such as etching and peeling is carded out, the seed film <b>6</b> having the thickness T<b>3</b> of the above-described lower limit or more can reliably remain. Therefore, in the ninth step, it is possible to stably carry out the plating in forming the second wiring <b>4</b>. Further, it is possible to form the seed film <b>6</b> having the thickness T<b>3</b> of the above-described upper limit or less in a short time.</p><heading id="h-0013" level="1">AMODIFIED EXAMPLES</heading><p id="p-0101" num="0100">In each modified example below, the same reference numerals are provided for members and steps corresponding to each of those in the above-described one embodiment, and their detailed description is omitted. Each modified example can achieve the same function and effect as that of one embodiment unless otherwise specified. Furthermore, one embodiment and the modified example thereof can be appropriately used in combination.</p><p id="p-0102" num="0101">In the wiring circuit board <b>1</b> obtained by the production method of the modified example, as shown in <figref idref="DRAWINGS">FIG. <b>3</b>H</figref>, the first wiring <b>3</b> is thicker than the second wiring <b>4</b>.</p><p id="p-0103" num="0102">Considering that, as shown in <figref idref="DRAWINGS">FIG. <b>3</b>B</figref>, the first resist <b>7</b> has the thickness T<b>4</b> corresponding to the first wiring <b>3</b>, and also, as shown in <figref idref="DRAWINGS">FIG. <b>3</b>E</figref>, the second resist <b>8</b> has the thickness T<b>5</b> corresponding to the second wiring <b>4</b>, as shown in <figref idref="DRAWINGS">FIG. <b>3</b>D</figref>, the second resist <b>8</b> is usually thinner than the thickness T<b>1</b> of the first wiring <b>3</b>.</p><p id="p-0104" num="0103">Therefore, it is difficult to cover (mask) the end portion in the width direction of one end portion in the thickness direction of the first wiring <b>3</b> by the second resist <b>8</b>. Then, when there is an omission of masking of the first wiring <b>3</b> by the second resist <b>8</b>, it may lead to plating growth in a portion in which the plating growth is not desired, in particular, the end portion in the width direction of one end portion in the thickness direction of the first wiring <b>3</b>.</p><p id="p-0105" num="0104">In contrast, in one embodiment, as shown in <figref idref="DRAWINGS">FIG. <b>1</b>F</figref>, when the second wiring <b>4</b> is thicker than the first wiring <b>3</b>, the thick second resist <b>8</b> can easily and reliably cover (mask) the first wiring <b>3</b> which is thinner than the second wiring <b>4</b>. Therefore, it is possible to suppress the above-described plating growth.</p><p id="p-0106" num="0105">As shown by a phantom line of <figref idref="DRAWINGS">FIG. <b>1</b>J</figref>, the wiring circuit board <b>1</b> may further include a metal support board <b>20</b>. The metal support board <b>20</b> is disposed on the other surface in the thickness direction of the base insulating layer <b>2</b>. Examples of a material for the metal support board <b>20</b> include metals such as iron, copper, and alloys (stainless steel, copper alloy, etc.). The thickness of the metal support board <b>20</b> is not particularly limited. In the first step, as shown by the phantom line of <figref idref="DRAWINGS">FIG. <b>1</b>A</figref>, the metal support board <b>20</b> is prepared, and the base insulating layer <b>2</b> is disposed on one surface in the thickness direction thereof.</p><p id="p-0107" num="0106">The tenth step and the eleventh step can be carried out without distinction. Specifically, when the second resist <b>8</b> is removed, the seed film <b>6</b> is unintentionally removed.</p><p id="p-0108" num="0107">While the illustrative embodiments of the present invention are provided in the above description, such is for illustrative purpose only and it is not to be construed as limiting the scope of the present invention. Modification and variation of the present invention that will be obvious to those skilled in the art is to be covered by the following claims.</p><heading id="h-0014" level="1">INDUSTRIAL APPLICATION</heading><p id="p-0109" num="0108">The wiring circuit board of the present invention is used for various industrial applications.</p><heading id="h-0015" level="1">DESCRIPTION OF REFERENCE NUMERALS</heading><p id="p-0110" num="0109"><b>1</b> Wiring circuit board</p><p id="p-0111" num="0110"><b>3</b> First wiring</p><p id="p-0112" num="0111"><b>4</b> Second wiring</p><p id="p-0113" num="0112"><b>6</b> Seed film</p><p id="p-0114" num="0113"><b>7</b> First resist</p><p id="p-0115" num="0114"><b>8</b> Second resist</p><p id="p-0116" num="0115">T<b>3</b> Thickness of seed film</p><?detailed-description description="Detailed Description" end="tail"?></description><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. A method for producing a wiring circuit board comprising:<claim-text>a first step of forming an insulating layer, and</claim-text><claim-text>a second step of forming a first wiring and a second wiring having different thicknesses from each other in order on one surface in a thickness direction of the insulating layer, wherein</claim-text><claim-text>the second step includes, in order,</claim-text><claim-text>a step of forming a seed film on one surface in the thickness direction of the insulating layer,</claim-text><claim-text>a step of forming a first resist in a reversed pattern of the first wiring on one surface in the thickness direction of the seed film,</claim-text><claim-text>a step of forming the first wiring on one surface in the thickness direction of the seed film exposed from the first resist by plating,</claim-text><claim-text>a step of removing the first resist,</claim-text><claim-text>a step of forming a second resist in a reversed pattern of the second wiring on one surface in the thickness direction of the seed film so as to cover the first wiring,</claim-text><claim-text>a step of forming the second wiring on one surface in the thickness direction of the seed film exposed from the second resist by plating,</claim-text><claim-text>a step of removing the second resist, and</claim-text><claim-text>a step of removing the seed film exposed from the first wiring and the second wiring.</claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The method for producing a wiring circuit board according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein<claim-text>in the step of removing the first resist, the seed film remains.</claim-text></claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. The method for producing a wiring circuit board according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein<claim-text>the second wiring is thicker than the first wiring.</claim-text></claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. The method for producing a wiring circuit board according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein<claim-text>the second wiring is independent of the first wiring.</claim-text></claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. The method for producing a wiring circuit board according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein<claim-text>the seed film has a thickness of 50 nm or more and 1000 nm or less.</claim-text></claim-text></claim></claims></us-patent-application>