INFO:sim:172 - Generating IP...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Resolving generics for 'p_multiplier'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Applying external generics to 'p_multiplier'...
Delivering associated files for 'p_multiplier'...
Generating implementation netlist for 'p_multiplier'...
INFO:sim - Pre-processing HDL files for 'p_multiplier'...
Running synthesis for 'p_multiplier'
Running ngcbuild...
Writing VEO instantiation template for 'p_multiplier'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Writing Verilog structural simulation model for 'p_multiplier'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Delivered 3 files into directory
C:/Users/lx/Desktop/CPU_works/FPGA/CPU_project/ipcore_dir/tmp/_cg/p_multiplier
Delivered 1 file into directory
C:/Users/lx/Desktop/CPU_works/FPGA/CPU_project/ipcore_dir/tmp/_cg/p_multiplier
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'p_multiplier'...
Generating metadata file...
Generating ISE project file for 'p_multiplier'...
Generating ISE project...
XCO file found: p_multiplier.xco
XMDF file found: p_multiplier_xmdf.tcl
Adding
C:/Users/lx/Desktop/CPU_works/FPGA/CPU_project/ipcore_dir/tmp/_cg/p_multiplier.a
sy -view all -origin_type imported
Adding
C:/Users/lx/Desktop/CPU_works/FPGA/CPU_project/ipcore_dir/tmp/_cg/p_multiplier.n
gc -view all -origin_type created
Checking file
"C:/Users/lx/Desktop/CPU_works/FPGA/CPU_project/ipcore_dir/tmp/_cg/p_multiplier.
ngc" for project device match ...
File
"C:/Users/lx/Desktop/CPU_works/FPGA/CPU_project/ipcore_dir/tmp/_cg/p_multiplier.
ngc" device information matches project device.
Adding
C:/Users/lx/Desktop/CPU_works/FPGA/CPU_project/ipcore_dir/tmp/_cg/p_multiplier.s
ym -view all -origin_type imported
Adding
C:/Users/lx/Desktop/CPU_works/FPGA/CPU_project/ipcore_dir/tmp/_cg/p_multiplier.v
-view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/Users/lx/Desktop/CPU_works/FPGA/CPU_project/ipcore_dir/tmp/_cg/p_multipli
   er.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/lx/Desktop/CPU_works/FPGA/CPU_project/ipcore_dir/tmp/_cg/p_multiplier.v
eo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/p_multiplier"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'p_multiplier'.
