
[43;30m_start:			[0m
[33m 0000 1000038: fb0200000008  mov.l	#0x8000000, r0  [0m
1 cycles
put_reg (r0) = 08000000
flags now [32m 0------[0m
[36mREGS:  isp 00000000:08000000[0m

[33m 0001 100003e: 051f2700    bsr.a	0x0100275d  [0m
put_reg (r0) = 07fffffc
MEM[07fffffc] <= 42u 00u 00u 01u
3 cycles
[36mREGS:  isp 08000000:07fffffc[0m

[43;30m__init_gdb_sim_rx:			[0m
[33m 0004 100275d: fbe238341001  mov.l	#0x1103438, r14  [0m
1 cycle branch alignment penalty
1 cycles
1 cycles
put_reg (r14) = 01103438
flags now [32m 0------[0m
[36mREGS:  r14 00000000:01103438[0m

[33m 0006 1002763: efe5        mov.l	r14, r5     [0m
get_reg (r14) = 01103438
1 cycles
put_reg (r5) = 01103438
flags now [32m 0------[0m
[36mREGS:  r5 00000000:01103438[0m

[33m 0007 1002765: fbf228301001  mov.l	#0x1103028, r15  [0m
1 cycles
put_reg (r15) = 01103028
flags now [32m 0------[0m
[36mREGS:  r15 00000000:01103028[0m

[33m 0008 100276b: 47fe        cmp	r15, r14      [0m
get_reg (r15) = 01103028
get_reg (r14) = 01103438
0x1103438 - 0x1103028 - 0x0 = 0x410
17839160 - 17838120 - 0 = 1040
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 0009 100276d: 2206        bc.b	0x01002773   [0m
cond[2] C = true
near forward branch bonus
2 cycles

[33m 0011 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103028
0x1 + 0x1103028 + 0x0 = 0x1103029
1 + 17838120 + 0 = 17838121
flags now [32m 0------[0m
put_reg (r14) = 01103029
1 cycles
[36mREGS:  r14 01103438:01103029  psw 0------C:0-------[0m

[33m 0012 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103028
0x1103028 - 0x1103438 - 0x0 = 0xfffffffffffffbf0
17838120 - 17839160 - 0 = -1040
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0013 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103028
MEM[01103028] <= 00u
flags now [32m 0---S--[0m

[33m 0014 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103029
1 cycles
put_reg (r15) = 01103029
flags now [32m 0---S--[0m
[36mREGS:  r15 01103028:01103029[0m

[33m 0015 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0018 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103029
0x1 + 0x1103029 + 0x0 = 0x110302a
1 + 17838121 + 0 = 17838122
flags now [32m 0------[0m
put_reg (r14) = 0110302a
1 cycles
[36mREGS:  r14 01103029:0110302a  psw 0----S--:0-------[0m

[33m 0019 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103029
0x1103029 - 0x1103438 - 0x0 = 0xfffffffffffffbf1
17838121 - 17839160 - 0 = -1039
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0020 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103029
MEM[01103029] <= 00u
flags now [32m 0---S--[0m

[33m 0021 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110302a
1 cycles
put_reg (r15) = 0110302a
flags now [32m 0---S--[0m
[36mREGS:  r15 01103029:0110302a[0m

[33m 0022 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0025 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110302a
0x1 + 0x110302a + 0x0 = 0x110302b
1 + 17838122 + 0 = 17838123
flags now [32m 0------[0m
put_reg (r14) = 0110302b
1 cycles
[36mREGS:  r14 0110302a:0110302b  psw 0----S--:0-------[0m

[33m 0026 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110302a
0x110302a - 0x1103438 - 0x0 = 0xfffffffffffffbf2
17838122 - 17839160 - 0 = -1038
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0027 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110302a
MEM[0110302a] <= 00u
flags now [32m 0---S--[0m

[33m 0028 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110302b
1 cycles
put_reg (r15) = 0110302b
flags now [32m 0---S--[0m
[36mREGS:  r15 0110302a:0110302b[0m

[33m 0029 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0032 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110302b
0x1 + 0x110302b + 0x0 = 0x110302c
1 + 17838123 + 0 = 17838124
flags now [32m 0------[0m
put_reg (r14) = 0110302c
1 cycles
[36mREGS:  r14 0110302b:0110302c  psw 0----S--:0-------[0m

[33m 0033 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110302b
0x110302b - 0x1103438 - 0x0 = 0xfffffffffffffbf3
17838123 - 17839160 - 0 = -1037
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0034 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110302b
MEM[0110302b] <= 00u
flags now [32m 0---S--[0m

[33m 0035 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110302c
1 cycles
put_reg (r15) = 0110302c
flags now [32m 0---S--[0m
[36mREGS:  r15 0110302b:0110302c[0m

[33m 0036 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0039 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110302c
0x1 + 0x110302c + 0x0 = 0x110302d
1 + 17838124 + 0 = 17838125
flags now [32m 0------[0m
put_reg (r14) = 0110302d
1 cycles
[36mREGS:  r14 0110302c:0110302d  psw 0----S--:0-------[0m

[33m 0040 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110302c
0x110302c - 0x1103438 - 0x0 = 0xfffffffffffffbf4
17838124 - 17839160 - 0 = -1036
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0041 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110302c
MEM[0110302c] <= 00u
flags now [32m 0---S--[0m

[33m 0042 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110302d
1 cycles
put_reg (r15) = 0110302d
flags now [32m 0---S--[0m
[36mREGS:  r15 0110302c:0110302d[0m

[33m 0043 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0046 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110302d
0x1 + 0x110302d + 0x0 = 0x110302e
1 + 17838125 + 0 = 17838126
flags now [32m 0------[0m
put_reg (r14) = 0110302e
1 cycles
[36mREGS:  r14 0110302d:0110302e  psw 0----S--:0-------[0m

[33m 0047 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110302d
0x110302d - 0x1103438 - 0x0 = 0xfffffffffffffbf5
17838125 - 17839160 - 0 = -1035
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0048 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110302d
MEM[0110302d] <= 00u
flags now [32m 0---S--[0m

[33m 0049 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110302e
1 cycles
put_reg (r15) = 0110302e
flags now [32m 0---S--[0m
[36mREGS:  r15 0110302d:0110302e[0m

[33m 0050 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0053 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110302e
0x1 + 0x110302e + 0x0 = 0x110302f
1 + 17838126 + 0 = 17838127
flags now [32m 0------[0m
put_reg (r14) = 0110302f
1 cycles
[36mREGS:  r14 0110302e:0110302f  psw 0----S--:0-------[0m

[33m 0054 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110302e
0x110302e - 0x1103438 - 0x0 = 0xfffffffffffffbf6
17838126 - 17839160 - 0 = -1034
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0055 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110302e
MEM[0110302e] <= 00u
flags now [32m 0---S--[0m

[33m 0056 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110302f
1 cycles
put_reg (r15) = 0110302f
flags now [32m 0---S--[0m
[36mREGS:  r15 0110302e:0110302f[0m

[33m 0057 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0060 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110302f
0x1 + 0x110302f + 0x0 = 0x1103030
1 + 17838127 + 0 = 17838128
flags now [32m 0------[0m
put_reg (r14) = 01103030
1 cycles
[36mREGS:  r14 0110302f:01103030  psw 0----S--:0-------[0m

[33m 0061 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110302f
0x110302f - 0x1103438 - 0x0 = 0xfffffffffffffbf7
17838127 - 17839160 - 0 = -1033
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0062 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110302f
MEM[0110302f] <= 00u
flags now [32m 0---S--[0m

[33m 0063 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103030
1 cycles
put_reg (r15) = 01103030
flags now [32m 0---S--[0m
[36mREGS:  r15 0110302f:01103030[0m

[33m 0064 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0067 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103030
0x1 + 0x1103030 + 0x0 = 0x1103031
1 + 17838128 + 0 = 17838129
flags now [32m 0------[0m
put_reg (r14) = 01103031
1 cycles
[36mREGS:  r14 01103030:01103031  psw 0----S--:0-------[0m

[33m 0068 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103030
0x1103030 - 0x1103438 - 0x0 = 0xfffffffffffffbf8
17838128 - 17839160 - 0 = -1032
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0069 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103030
MEM[01103030] <= 00u
flags now [32m 0---S--[0m

[33m 0070 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103031
1 cycles
put_reg (r15) = 01103031
flags now [32m 0---S--[0m
[36mREGS:  r15 01103030:01103031[0m

[33m 0071 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0074 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103031
0x1 + 0x1103031 + 0x0 = 0x1103032
1 + 17838129 + 0 = 17838130
flags now [32m 0------[0m
put_reg (r14) = 01103032
1 cycles
[36mREGS:  r14 01103031:01103032  psw 0----S--:0-------[0m

[33m 0075 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103031
0x1103031 - 0x1103438 - 0x0 = 0xfffffffffffffbf9
17838129 - 17839160 - 0 = -1031
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0076 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103031
MEM[01103031] <= 00u
flags now [32m 0---S--[0m

[33m 0077 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103032
1 cycles
put_reg (r15) = 01103032
flags now [32m 0---S--[0m
[36mREGS:  r15 01103031:01103032[0m

[33m 0078 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0081 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103032
0x1 + 0x1103032 + 0x0 = 0x1103033
1 + 17838130 + 0 = 17838131
flags now [32m 0------[0m
put_reg (r14) = 01103033
1 cycles
[36mREGS:  r14 01103032:01103033  psw 0----S--:0-------[0m

[33m 0082 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103032
0x1103032 - 0x1103438 - 0x0 = 0xfffffffffffffbfa
17838130 - 17839160 - 0 = -1030
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0083 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103032
MEM[01103032] <= 00u
flags now [32m 0---S--[0m

[33m 0084 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103033
1 cycles
put_reg (r15) = 01103033
flags now [32m 0---S--[0m
[36mREGS:  r15 01103032:01103033[0m

[33m 0085 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0088 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103033
0x1 + 0x1103033 + 0x0 = 0x1103034
1 + 17838131 + 0 = 17838132
flags now [32m 0------[0m
put_reg (r14) = 01103034
1 cycles
[36mREGS:  r14 01103033:01103034  psw 0----S--:0-------[0m

[33m 0089 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103033
0x1103033 - 0x1103438 - 0x0 = 0xfffffffffffffbfb
17838131 - 17839160 - 0 = -1029
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0090 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103033
MEM[01103033] <= 00u
flags now [32m 0---S--[0m

[33m 0091 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103034
1 cycles
put_reg (r15) = 01103034
flags now [32m 0---S--[0m
[36mREGS:  r15 01103033:01103034[0m

[33m 0092 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0095 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103034
0x1 + 0x1103034 + 0x0 = 0x1103035
1 + 17838132 + 0 = 17838133
flags now [32m 0------[0m
put_reg (r14) = 01103035
1 cycles
[36mREGS:  r14 01103034:01103035  psw 0----S--:0-------[0m

[33m 0096 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103034
0x1103034 - 0x1103438 - 0x0 = 0xfffffffffffffbfc
17838132 - 17839160 - 0 = -1028
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0097 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103034
MEM[01103034] <= 00u
flags now [32m 0---S--[0m

[33m 0098 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103035
1 cycles
put_reg (r15) = 01103035
flags now [32m 0---S--[0m
[36mREGS:  r15 01103034:01103035[0m

[33m 0099 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0102 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103035
0x1 + 0x1103035 + 0x0 = 0x1103036
1 + 17838133 + 0 = 17838134
flags now [32m 0------[0m
put_reg (r14) = 01103036
1 cycles
[36mREGS:  r14 01103035:01103036  psw 0----S--:0-------[0m

[33m 0103 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103035
0x1103035 - 0x1103438 - 0x0 = 0xfffffffffffffbfd
17838133 - 17839160 - 0 = -1027
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0104 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103035
MEM[01103035] <= 00u
flags now [32m 0---S--[0m

[33m 0105 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103036
1 cycles
put_reg (r15) = 01103036
flags now [32m 0---S--[0m
[36mREGS:  r15 01103035:01103036[0m

[33m 0106 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0109 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103036
0x1 + 0x1103036 + 0x0 = 0x1103037
1 + 17838134 + 0 = 17838135
flags now [32m 0------[0m
put_reg (r14) = 01103037
1 cycles
[36mREGS:  r14 01103036:01103037  psw 0----S--:0-------[0m

[33m 0110 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103036
0x1103036 - 0x1103438 - 0x0 = 0xfffffffffffffbfe
17838134 - 17839160 - 0 = -1026
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0111 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103036
MEM[01103036] <= 00u
flags now [32m 0---S--[0m

[33m 0112 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103037
1 cycles
put_reg (r15) = 01103037
flags now [32m 0---S--[0m
[36mREGS:  r15 01103036:01103037[0m

[33m 0113 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0116 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103037
0x1 + 0x1103037 + 0x0 = 0x1103038
1 + 17838135 + 0 = 17838136
flags now [32m 0------[0m
put_reg (r14) = 01103038
1 cycles
[36mREGS:  r14 01103037:01103038  psw 0----S--:0-------[0m

[33m 0117 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103037
0x1103037 - 0x1103438 - 0x0 = 0xfffffffffffffbff
17838135 - 17839160 - 0 = -1025
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0118 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103037
MEM[01103037] <= 00u
flags now [32m 0---S--[0m

[33m 0119 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103038
1 cycles
put_reg (r15) = 01103038
flags now [32m 0---S--[0m
[36mREGS:  r15 01103037:01103038[0m

[33m 0120 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0123 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103038
0x1 + 0x1103038 + 0x0 = 0x1103039
1 + 17838136 + 0 = 17838137
flags now [32m 0------[0m
put_reg (r14) = 01103039
1 cycles
[36mREGS:  r14 01103038:01103039  psw 0----S--:0-------[0m

[33m 0124 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103038
0x1103038 - 0x1103438 - 0x0 = 0xfffffffffffffc00
17838136 - 17839160 - 0 = -1024
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0125 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103038
MEM[01103038] <= 00u
flags now [32m 0---S--[0m

[33m 0126 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103039
1 cycles
put_reg (r15) = 01103039
flags now [32m 0---S--[0m
[36mREGS:  r15 01103038:01103039[0m

[33m 0127 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0130 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103039
0x1 + 0x1103039 + 0x0 = 0x110303a
1 + 17838137 + 0 = 17838138
flags now [32m 0------[0m
put_reg (r14) = 0110303a
1 cycles
[36mREGS:  r14 01103039:0110303a  psw 0----S--:0-------[0m

[33m 0131 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103039
0x1103039 - 0x1103438 - 0x0 = 0xfffffffffffffc01
17838137 - 17839160 - 0 = -1023
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0132 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103039
MEM[01103039] <= 00u
flags now [32m 0---S--[0m

[33m 0133 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110303a
1 cycles
put_reg (r15) = 0110303a
flags now [32m 0---S--[0m
[36mREGS:  r15 01103039:0110303a[0m

[33m 0134 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0137 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110303a
0x1 + 0x110303a + 0x0 = 0x110303b
1 + 17838138 + 0 = 17838139
flags now [32m 0------[0m
put_reg (r14) = 0110303b
1 cycles
[36mREGS:  r14 0110303a:0110303b  psw 0----S--:0-------[0m

[33m 0138 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110303a
0x110303a - 0x1103438 - 0x0 = 0xfffffffffffffc02
17838138 - 17839160 - 0 = -1022
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0139 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110303a
MEM[0110303a] <= 00u
flags now [32m 0---S--[0m

[33m 0140 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110303b
1 cycles
put_reg (r15) = 0110303b
flags now [32m 0---S--[0m
[36mREGS:  r15 0110303a:0110303b[0m

[33m 0141 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0144 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110303b
0x1 + 0x110303b + 0x0 = 0x110303c
1 + 17838139 + 0 = 17838140
flags now [32m 0------[0m
put_reg (r14) = 0110303c
1 cycles
[36mREGS:  r14 0110303b:0110303c  psw 0----S--:0-------[0m

[33m 0145 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110303b
0x110303b - 0x1103438 - 0x0 = 0xfffffffffffffc03
17838139 - 17839160 - 0 = -1021
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0146 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110303b
MEM[0110303b] <= 00u
flags now [32m 0---S--[0m

[33m 0147 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110303c
1 cycles
put_reg (r15) = 0110303c
flags now [32m 0---S--[0m
[36mREGS:  r15 0110303b:0110303c[0m

[33m 0148 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0151 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110303c
0x1 + 0x110303c + 0x0 = 0x110303d
1 + 17838140 + 0 = 17838141
flags now [32m 0------[0m
put_reg (r14) = 0110303d
1 cycles
[36mREGS:  r14 0110303c:0110303d  psw 0----S--:0-------[0m

[33m 0152 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110303c
0x110303c - 0x1103438 - 0x0 = 0xfffffffffffffc04
17838140 - 17839160 - 0 = -1020
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0153 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110303c
MEM[0110303c] <= 00u
flags now [32m 0---S--[0m

[33m 0154 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110303d
1 cycles
put_reg (r15) = 0110303d
flags now [32m 0---S--[0m
[36mREGS:  r15 0110303c:0110303d[0m

[33m 0155 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0158 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110303d
0x1 + 0x110303d + 0x0 = 0x110303e
1 + 17838141 + 0 = 17838142
flags now [32m 0------[0m
put_reg (r14) = 0110303e
1 cycles
[36mREGS:  r14 0110303d:0110303e  psw 0----S--:0-------[0m

[33m 0159 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110303d
0x110303d - 0x1103438 - 0x0 = 0xfffffffffffffc05
17838141 - 17839160 - 0 = -1019
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0160 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110303d
MEM[0110303d] <= 00u
flags now [32m 0---S--[0m

[33m 0161 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110303e
1 cycles
put_reg (r15) = 0110303e
flags now [32m 0---S--[0m
[36mREGS:  r15 0110303d:0110303e[0m

[33m 0162 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0165 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110303e
0x1 + 0x110303e + 0x0 = 0x110303f
1 + 17838142 + 0 = 17838143
flags now [32m 0------[0m
put_reg (r14) = 0110303f
1 cycles
[36mREGS:  r14 0110303e:0110303f  psw 0----S--:0-------[0m

[33m 0166 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110303e
0x110303e - 0x1103438 - 0x0 = 0xfffffffffffffc06
17838142 - 17839160 - 0 = -1018
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0167 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110303e
MEM[0110303e] <= 00u
flags now [32m 0---S--[0m

[33m 0168 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110303f
1 cycles
put_reg (r15) = 0110303f
flags now [32m 0---S--[0m
[36mREGS:  r15 0110303e:0110303f[0m

[33m 0169 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0172 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110303f
0x1 + 0x110303f + 0x0 = 0x1103040
1 + 17838143 + 0 = 17838144
flags now [32m 0------[0m
put_reg (r14) = 01103040
1 cycles
[36mREGS:  r14 0110303f:01103040  psw 0----S--:0-------[0m

[33m 0173 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110303f
0x110303f - 0x1103438 - 0x0 = 0xfffffffffffffc07
17838143 - 17839160 - 0 = -1017
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0174 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110303f
MEM[0110303f] <= 00u
flags now [32m 0---S--[0m

[33m 0175 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103040
1 cycles
put_reg (r15) = 01103040
flags now [32m 0---S--[0m
[36mREGS:  r15 0110303f:01103040[0m

[33m 0176 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0179 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103040
0x1 + 0x1103040 + 0x0 = 0x1103041
1 + 17838144 + 0 = 17838145
flags now [32m 0------[0m
put_reg (r14) = 01103041
1 cycles
[36mREGS:  r14 01103040:01103041  psw 0----S--:0-------[0m

[33m 0180 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103040
0x1103040 - 0x1103438 - 0x0 = 0xfffffffffffffc08
17838144 - 17839160 - 0 = -1016
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0181 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103040
MEM[01103040] <= 00u
flags now [32m 0---S--[0m

[33m 0182 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103041
1 cycles
put_reg (r15) = 01103041
flags now [32m 0---S--[0m
[36mREGS:  r15 01103040:01103041[0m

[33m 0183 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0186 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103041
0x1 + 0x1103041 + 0x0 = 0x1103042
1 + 17838145 + 0 = 17838146
flags now [32m 0------[0m
put_reg (r14) = 01103042
1 cycles
[36mREGS:  r14 01103041:01103042  psw 0----S--:0-------[0m

[33m 0187 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103041
0x1103041 - 0x1103438 - 0x0 = 0xfffffffffffffc09
17838145 - 17839160 - 0 = -1015
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0188 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103041
MEM[01103041] <= 00u
flags now [32m 0---S--[0m

[33m 0189 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103042
1 cycles
put_reg (r15) = 01103042
flags now [32m 0---S--[0m
[36mREGS:  r15 01103041:01103042[0m

[33m 0190 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0193 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103042
0x1 + 0x1103042 + 0x0 = 0x1103043
1 + 17838146 + 0 = 17838147
flags now [32m 0------[0m
put_reg (r14) = 01103043
1 cycles
[36mREGS:  r14 01103042:01103043  psw 0----S--:0-------[0m

[33m 0194 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103042
0x1103042 - 0x1103438 - 0x0 = 0xfffffffffffffc0a
17838146 - 17839160 - 0 = -1014
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0195 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103042
MEM[01103042] <= 00u
flags now [32m 0---S--[0m

[33m 0196 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103043
1 cycles
put_reg (r15) = 01103043
flags now [32m 0---S--[0m
[36mREGS:  r15 01103042:01103043[0m

[33m 0197 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0200 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103043
0x1 + 0x1103043 + 0x0 = 0x1103044
1 + 17838147 + 0 = 17838148
flags now [32m 0------[0m
put_reg (r14) = 01103044
1 cycles
[36mREGS:  r14 01103043:01103044  psw 0----S--:0-------[0m

[33m 0201 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103043
0x1103043 - 0x1103438 - 0x0 = 0xfffffffffffffc0b
17838147 - 17839160 - 0 = -1013
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0202 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103043
MEM[01103043] <= 00u
flags now [32m 0---S--[0m

[33m 0203 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103044
1 cycles
put_reg (r15) = 01103044
flags now [32m 0---S--[0m
[36mREGS:  r15 01103043:01103044[0m

[33m 0204 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0207 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103044
0x1 + 0x1103044 + 0x0 = 0x1103045
1 + 17838148 + 0 = 17838149
flags now [32m 0------[0m
put_reg (r14) = 01103045
1 cycles
[36mREGS:  r14 01103044:01103045  psw 0----S--:0-------[0m

[33m 0208 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103044
0x1103044 - 0x1103438 - 0x0 = 0xfffffffffffffc0c
17838148 - 17839160 - 0 = -1012
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0209 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103044
MEM[01103044] <= 00u
flags now [32m 0---S--[0m

[33m 0210 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103045
1 cycles
put_reg (r15) = 01103045
flags now [32m 0---S--[0m
[36mREGS:  r15 01103044:01103045[0m

[33m 0211 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0214 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103045
0x1 + 0x1103045 + 0x0 = 0x1103046
1 + 17838149 + 0 = 17838150
flags now [32m 0------[0m
put_reg (r14) = 01103046
1 cycles
[36mREGS:  r14 01103045:01103046  psw 0----S--:0-------[0m

[33m 0215 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103045
0x1103045 - 0x1103438 - 0x0 = 0xfffffffffffffc0d
17838149 - 17839160 - 0 = -1011
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0216 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103045
MEM[01103045] <= 00u
flags now [32m 0---S--[0m

[33m 0217 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103046
1 cycles
put_reg (r15) = 01103046
flags now [32m 0---S--[0m
[36mREGS:  r15 01103045:01103046[0m

[33m 0218 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0221 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103046
0x1 + 0x1103046 + 0x0 = 0x1103047
1 + 17838150 + 0 = 17838151
flags now [32m 0------[0m
put_reg (r14) = 01103047
1 cycles
[36mREGS:  r14 01103046:01103047  psw 0----S--:0-------[0m

[33m 0222 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103046
0x1103046 - 0x1103438 - 0x0 = 0xfffffffffffffc0e
17838150 - 17839160 - 0 = -1010
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0223 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103046
MEM[01103046] <= 00u
flags now [32m 0---S--[0m

[33m 0224 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103047
1 cycles
put_reg (r15) = 01103047
flags now [32m 0---S--[0m
[36mREGS:  r15 01103046:01103047[0m

[33m 0225 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0228 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103047
0x1 + 0x1103047 + 0x0 = 0x1103048
1 + 17838151 + 0 = 17838152
flags now [32m 0------[0m
put_reg (r14) = 01103048
1 cycles
[36mREGS:  r14 01103047:01103048  psw 0----S--:0-------[0m

[33m 0229 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103047
0x1103047 - 0x1103438 - 0x0 = 0xfffffffffffffc0f
17838151 - 17839160 - 0 = -1009
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0230 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103047
MEM[01103047] <= 00u
flags now [32m 0---S--[0m

[33m 0231 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103048
1 cycles
put_reg (r15) = 01103048
flags now [32m 0---S--[0m
[36mREGS:  r15 01103047:01103048[0m

[33m 0232 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0235 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103048
0x1 + 0x1103048 + 0x0 = 0x1103049
1 + 17838152 + 0 = 17838153
flags now [32m 0------[0m
put_reg (r14) = 01103049
1 cycles
[36mREGS:  r14 01103048:01103049  psw 0----S--:0-------[0m

[33m 0236 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103048
0x1103048 - 0x1103438 - 0x0 = 0xfffffffffffffc10
17838152 - 17839160 - 0 = -1008
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0237 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103048
MEM[01103048] <= 00u
flags now [32m 0---S--[0m

[33m 0238 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103049
1 cycles
put_reg (r15) = 01103049
flags now [32m 0---S--[0m
[36mREGS:  r15 01103048:01103049[0m

[33m 0239 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0242 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103049
0x1 + 0x1103049 + 0x0 = 0x110304a
1 + 17838153 + 0 = 17838154
flags now [32m 0------[0m
put_reg (r14) = 0110304a
1 cycles
[36mREGS:  r14 01103049:0110304a  psw 0----S--:0-------[0m

[33m 0243 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103049
0x1103049 - 0x1103438 - 0x0 = 0xfffffffffffffc11
17838153 - 17839160 - 0 = -1007
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0244 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103049
MEM[01103049] <= 00u
flags now [32m 0---S--[0m

[33m 0245 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110304a
1 cycles
put_reg (r15) = 0110304a
flags now [32m 0---S--[0m
[36mREGS:  r15 01103049:0110304a[0m

[33m 0246 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0249 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110304a
0x1 + 0x110304a + 0x0 = 0x110304b
1 + 17838154 + 0 = 17838155
flags now [32m 0------[0m
put_reg (r14) = 0110304b
1 cycles
[36mREGS:  r14 0110304a:0110304b  psw 0----S--:0-------[0m

[33m 0250 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110304a
0x110304a - 0x1103438 - 0x0 = 0xfffffffffffffc12
17838154 - 17839160 - 0 = -1006
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0251 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110304a
MEM[0110304a] <= 00u
flags now [32m 0---S--[0m

[33m 0252 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110304b
1 cycles
put_reg (r15) = 0110304b
flags now [32m 0---S--[0m
[36mREGS:  r15 0110304a:0110304b[0m

[33m 0253 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0256 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110304b
0x1 + 0x110304b + 0x0 = 0x110304c
1 + 17838155 + 0 = 17838156
flags now [32m 0------[0m
put_reg (r14) = 0110304c
1 cycles
[36mREGS:  r14 0110304b:0110304c  psw 0----S--:0-------[0m

[33m 0257 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110304b
0x110304b - 0x1103438 - 0x0 = 0xfffffffffffffc13
17838155 - 17839160 - 0 = -1005
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0258 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110304b
MEM[0110304b] <= 00u
flags now [32m 0---S--[0m

[33m 0259 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110304c
1 cycles
put_reg (r15) = 0110304c
flags now [32m 0---S--[0m
[36mREGS:  r15 0110304b:0110304c[0m

[33m 0260 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0263 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110304c
0x1 + 0x110304c + 0x0 = 0x110304d
1 + 17838156 + 0 = 17838157
flags now [32m 0------[0m
put_reg (r14) = 0110304d
1 cycles
[36mREGS:  r14 0110304c:0110304d  psw 0----S--:0-------[0m

[33m 0264 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110304c
0x110304c - 0x1103438 - 0x0 = 0xfffffffffffffc14
17838156 - 17839160 - 0 = -1004
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0265 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110304c
MEM[0110304c] <= 00u
flags now [32m 0---S--[0m

[33m 0266 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110304d
1 cycles
put_reg (r15) = 0110304d
flags now [32m 0---S--[0m
[36mREGS:  r15 0110304c:0110304d[0m

[33m 0267 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0270 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110304d
0x1 + 0x110304d + 0x0 = 0x110304e
1 + 17838157 + 0 = 17838158
flags now [32m 0------[0m
put_reg (r14) = 0110304e
1 cycles
[36mREGS:  r14 0110304d:0110304e  psw 0----S--:0-------[0m

[33m 0271 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110304d
0x110304d - 0x1103438 - 0x0 = 0xfffffffffffffc15
17838157 - 17839160 - 0 = -1003
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0272 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110304d
MEM[0110304d] <= 00u
flags now [32m 0---S--[0m

[33m 0273 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110304e
1 cycles
put_reg (r15) = 0110304e
flags now [32m 0---S--[0m
[36mREGS:  r15 0110304d:0110304e[0m

[33m 0274 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0277 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110304e
0x1 + 0x110304e + 0x0 = 0x110304f
1 + 17838158 + 0 = 17838159
flags now [32m 0------[0m
put_reg (r14) = 0110304f
1 cycles
[36mREGS:  r14 0110304e:0110304f  psw 0----S--:0-------[0m

[33m 0278 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110304e
0x110304e - 0x1103438 - 0x0 = 0xfffffffffffffc16
17838158 - 17839160 - 0 = -1002
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0279 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110304e
MEM[0110304e] <= 00u
flags now [32m 0---S--[0m

[33m 0280 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110304f
1 cycles
put_reg (r15) = 0110304f
flags now [32m 0---S--[0m
[36mREGS:  r15 0110304e:0110304f[0m

[33m 0281 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0284 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110304f
0x1 + 0x110304f + 0x0 = 0x1103050
1 + 17838159 + 0 = 17838160
flags now [32m 0------[0m
put_reg (r14) = 01103050
1 cycles
[36mREGS:  r14 0110304f:01103050  psw 0----S--:0-------[0m

[33m 0285 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110304f
0x110304f - 0x1103438 - 0x0 = 0xfffffffffffffc17
17838159 - 17839160 - 0 = -1001
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0286 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110304f
MEM[0110304f] <= 00u
flags now [32m 0---S--[0m

[33m 0287 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103050
1 cycles
put_reg (r15) = 01103050
flags now [32m 0---S--[0m
[36mREGS:  r15 0110304f:01103050[0m

[33m 0288 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0291 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103050
0x1 + 0x1103050 + 0x0 = 0x1103051
1 + 17838160 + 0 = 17838161
flags now [32m 0------[0m
put_reg (r14) = 01103051
1 cycles
[36mREGS:  r14 01103050:01103051  psw 0----S--:0-------[0m

[33m 0292 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103050
0x1103050 - 0x1103438 - 0x0 = 0xfffffffffffffc18
17838160 - 17839160 - 0 = -1000
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0293 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103050
MEM[01103050] <= 00u
flags now [32m 0---S--[0m

[33m 0294 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103051
1 cycles
put_reg (r15) = 01103051
flags now [32m 0---S--[0m
[36mREGS:  r15 01103050:01103051[0m

[33m 0295 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0298 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103051
0x1 + 0x1103051 + 0x0 = 0x1103052
1 + 17838161 + 0 = 17838162
flags now [32m 0------[0m
put_reg (r14) = 01103052
1 cycles
[36mREGS:  r14 01103051:01103052  psw 0----S--:0-------[0m

[33m 0299 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103051
0x1103051 - 0x1103438 - 0x0 = 0xfffffffffffffc19
17838161 - 17839160 - 0 = -999
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0300 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103051
MEM[01103051] <= 00u
flags now [32m 0---S--[0m

[33m 0301 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103052
1 cycles
put_reg (r15) = 01103052
flags now [32m 0---S--[0m
[36mREGS:  r15 01103051:01103052[0m

[33m 0302 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0305 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103052
0x1 + 0x1103052 + 0x0 = 0x1103053
1 + 17838162 + 0 = 17838163
flags now [32m 0------[0m
put_reg (r14) = 01103053
1 cycles
[36mREGS:  r14 01103052:01103053  psw 0----S--:0-------[0m

[33m 0306 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103052
0x1103052 - 0x1103438 - 0x0 = 0xfffffffffffffc1a
17838162 - 17839160 - 0 = -998
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0307 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103052
MEM[01103052] <= 00u
flags now [32m 0---S--[0m

[33m 0308 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103053
1 cycles
put_reg (r15) = 01103053
flags now [32m 0---S--[0m
[36mREGS:  r15 01103052:01103053[0m

[33m 0309 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0312 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103053
0x1 + 0x1103053 + 0x0 = 0x1103054
1 + 17838163 + 0 = 17838164
flags now [32m 0------[0m
put_reg (r14) = 01103054
1 cycles
[36mREGS:  r14 01103053:01103054  psw 0----S--:0-------[0m

[33m 0313 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103053
0x1103053 - 0x1103438 - 0x0 = 0xfffffffffffffc1b
17838163 - 17839160 - 0 = -997
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0314 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103053
MEM[01103053] <= 00u
flags now [32m 0---S--[0m

[33m 0315 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103054
1 cycles
put_reg (r15) = 01103054
flags now [32m 0---S--[0m
[36mREGS:  r15 01103053:01103054[0m

[33m 0316 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0319 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103054
0x1 + 0x1103054 + 0x0 = 0x1103055
1 + 17838164 + 0 = 17838165
flags now [32m 0------[0m
put_reg (r14) = 01103055
1 cycles
[36mREGS:  r14 01103054:01103055  psw 0----S--:0-------[0m

[33m 0320 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103054
0x1103054 - 0x1103438 - 0x0 = 0xfffffffffffffc1c
17838164 - 17839160 - 0 = -996
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0321 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103054
MEM[01103054] <= 00u
flags now [32m 0---S--[0m

[33m 0322 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103055
1 cycles
put_reg (r15) = 01103055
flags now [32m 0---S--[0m
[36mREGS:  r15 01103054:01103055[0m

[33m 0323 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0326 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103055
0x1 + 0x1103055 + 0x0 = 0x1103056
1 + 17838165 + 0 = 17838166
flags now [32m 0------[0m
put_reg (r14) = 01103056
1 cycles
[36mREGS:  r14 01103055:01103056  psw 0----S--:0-------[0m

[33m 0327 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103055
0x1103055 - 0x1103438 - 0x0 = 0xfffffffffffffc1d
17838165 - 17839160 - 0 = -995
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0328 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103055
MEM[01103055] <= 00u
flags now [32m 0---S--[0m

[33m 0329 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103056
1 cycles
put_reg (r15) = 01103056
flags now [32m 0---S--[0m
[36mREGS:  r15 01103055:01103056[0m

[33m 0330 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0333 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103056
0x1 + 0x1103056 + 0x0 = 0x1103057
1 + 17838166 + 0 = 17838167
flags now [32m 0------[0m
put_reg (r14) = 01103057
1 cycles
[36mREGS:  r14 01103056:01103057  psw 0----S--:0-------[0m

[33m 0334 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103056
0x1103056 - 0x1103438 - 0x0 = 0xfffffffffffffc1e
17838166 - 17839160 - 0 = -994
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0335 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103056
MEM[01103056] <= 00u
flags now [32m 0---S--[0m

[33m 0336 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103057
1 cycles
put_reg (r15) = 01103057
flags now [32m 0---S--[0m
[36mREGS:  r15 01103056:01103057[0m

[33m 0337 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0340 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103057
0x1 + 0x1103057 + 0x0 = 0x1103058
1 + 17838167 + 0 = 17838168
flags now [32m 0------[0m
put_reg (r14) = 01103058
1 cycles
[36mREGS:  r14 01103057:01103058  psw 0----S--:0-------[0m

[33m 0341 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103057
0x1103057 - 0x1103438 - 0x0 = 0xfffffffffffffc1f
17838167 - 17839160 - 0 = -993
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0342 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103057
MEM[01103057] <= 00u
flags now [32m 0---S--[0m

[33m 0343 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103058
1 cycles
put_reg (r15) = 01103058
flags now [32m 0---S--[0m
[36mREGS:  r15 01103057:01103058[0m

[33m 0344 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0347 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103058
0x1 + 0x1103058 + 0x0 = 0x1103059
1 + 17838168 + 0 = 17838169
flags now [32m 0------[0m
put_reg (r14) = 01103059
1 cycles
[36mREGS:  r14 01103058:01103059  psw 0----S--:0-------[0m

[33m 0348 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103058
0x1103058 - 0x1103438 - 0x0 = 0xfffffffffffffc20
17838168 - 17839160 - 0 = -992
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0349 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103058
MEM[01103058] <= 00u
flags now [32m 0---S--[0m

[33m 0350 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103059
1 cycles
put_reg (r15) = 01103059
flags now [32m 0---S--[0m
[36mREGS:  r15 01103058:01103059[0m

[33m 0351 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0354 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103059
0x1 + 0x1103059 + 0x0 = 0x110305a
1 + 17838169 + 0 = 17838170
flags now [32m 0------[0m
put_reg (r14) = 0110305a
1 cycles
[36mREGS:  r14 01103059:0110305a  psw 0----S--:0-------[0m

[33m 0355 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103059
0x1103059 - 0x1103438 - 0x0 = 0xfffffffffffffc21
17838169 - 17839160 - 0 = -991
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0356 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103059
MEM[01103059] <= 00u
flags now [32m 0---S--[0m

[33m 0357 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110305a
1 cycles
put_reg (r15) = 0110305a
flags now [32m 0---S--[0m
[36mREGS:  r15 01103059:0110305a[0m

[33m 0358 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0361 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110305a
0x1 + 0x110305a + 0x0 = 0x110305b
1 + 17838170 + 0 = 17838171
flags now [32m 0------[0m
put_reg (r14) = 0110305b
1 cycles
[36mREGS:  r14 0110305a:0110305b  psw 0----S--:0-------[0m

[33m 0362 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110305a
0x110305a - 0x1103438 - 0x0 = 0xfffffffffffffc22
17838170 - 17839160 - 0 = -990
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0363 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110305a
MEM[0110305a] <= 00u
flags now [32m 0---S--[0m

[33m 0364 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110305b
1 cycles
put_reg (r15) = 0110305b
flags now [32m 0---S--[0m
[36mREGS:  r15 0110305a:0110305b[0m

[33m 0365 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0368 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110305b
0x1 + 0x110305b + 0x0 = 0x110305c
1 + 17838171 + 0 = 17838172
flags now [32m 0------[0m
put_reg (r14) = 0110305c
1 cycles
[36mREGS:  r14 0110305b:0110305c  psw 0----S--:0-------[0m

[33m 0369 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110305b
0x110305b - 0x1103438 - 0x0 = 0xfffffffffffffc23
17838171 - 17839160 - 0 = -989
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0370 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110305b
MEM[0110305b] <= 00u
flags now [32m 0---S--[0m

[33m 0371 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110305c
1 cycles
put_reg (r15) = 0110305c
flags now [32m 0---S--[0m
[36mREGS:  r15 0110305b:0110305c[0m

[33m 0372 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0375 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110305c
0x1 + 0x110305c + 0x0 = 0x110305d
1 + 17838172 + 0 = 17838173
flags now [32m 0------[0m
put_reg (r14) = 0110305d
1 cycles
[36mREGS:  r14 0110305c:0110305d  psw 0----S--:0-------[0m

[33m 0376 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110305c
0x110305c - 0x1103438 - 0x0 = 0xfffffffffffffc24
17838172 - 17839160 - 0 = -988
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0377 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110305c
MEM[0110305c] <= 00u
flags now [32m 0---S--[0m

[33m 0378 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110305d
1 cycles
put_reg (r15) = 0110305d
flags now [32m 0---S--[0m
[36mREGS:  r15 0110305c:0110305d[0m

[33m 0379 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0382 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110305d
0x1 + 0x110305d + 0x0 = 0x110305e
1 + 17838173 + 0 = 17838174
flags now [32m 0------[0m
put_reg (r14) = 0110305e
1 cycles
[36mREGS:  r14 0110305d:0110305e  psw 0----S--:0-------[0m

[33m 0383 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110305d
0x110305d - 0x1103438 - 0x0 = 0xfffffffffffffc25
17838173 - 17839160 - 0 = -987
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0384 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110305d
MEM[0110305d] <= 00u
flags now [32m 0---S--[0m

[33m 0385 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110305e
1 cycles
put_reg (r15) = 0110305e
flags now [32m 0---S--[0m
[36mREGS:  r15 0110305d:0110305e[0m

[33m 0386 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0389 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110305e
0x1 + 0x110305e + 0x0 = 0x110305f
1 + 17838174 + 0 = 17838175
flags now [32m 0------[0m
put_reg (r14) = 0110305f
1 cycles
[36mREGS:  r14 0110305e:0110305f  psw 0----S--:0-------[0m

[33m 0390 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110305e
0x110305e - 0x1103438 - 0x0 = 0xfffffffffffffc26
17838174 - 17839160 - 0 = -986
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0391 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110305e
MEM[0110305e] <= 00u
flags now [32m 0---S--[0m

[33m 0392 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110305f
1 cycles
put_reg (r15) = 0110305f
flags now [32m 0---S--[0m
[36mREGS:  r15 0110305e:0110305f[0m

[33m 0393 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0396 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110305f
0x1 + 0x110305f + 0x0 = 0x1103060
1 + 17838175 + 0 = 17838176
flags now [32m 0------[0m
put_reg (r14) = 01103060
1 cycles
[36mREGS:  r14 0110305f:01103060  psw 0----S--:0-------[0m

[33m 0397 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110305f
0x110305f - 0x1103438 - 0x0 = 0xfffffffffffffc27
17838175 - 17839160 - 0 = -985
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0398 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110305f
MEM[0110305f] <= 00u
flags now [32m 0---S--[0m

[33m 0399 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103060
1 cycles
put_reg (r15) = 01103060
flags now [32m 0---S--[0m
[36mREGS:  r15 0110305f:01103060[0m

[33m 0400 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0403 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103060
0x1 + 0x1103060 + 0x0 = 0x1103061
1 + 17838176 + 0 = 17838177
flags now [32m 0------[0m
put_reg (r14) = 01103061
1 cycles
[36mREGS:  r14 01103060:01103061  psw 0----S--:0-------[0m

[33m 0404 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103060
0x1103060 - 0x1103438 - 0x0 = 0xfffffffffffffc28
17838176 - 17839160 - 0 = -984
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0405 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103060
MEM[01103060] <= 00u
flags now [32m 0---S--[0m

[33m 0406 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103061
1 cycles
put_reg (r15) = 01103061
flags now [32m 0---S--[0m
[36mREGS:  r15 01103060:01103061[0m

[33m 0407 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0410 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103061
0x1 + 0x1103061 + 0x0 = 0x1103062
1 + 17838177 + 0 = 17838178
flags now [32m 0------[0m
put_reg (r14) = 01103062
1 cycles
[36mREGS:  r14 01103061:01103062  psw 0----S--:0-------[0m

[33m 0411 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103061
0x1103061 - 0x1103438 - 0x0 = 0xfffffffffffffc29
17838177 - 17839160 - 0 = -983
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0412 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103061
MEM[01103061] <= 00u
flags now [32m 0---S--[0m

[33m 0413 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103062
1 cycles
put_reg (r15) = 01103062
flags now [32m 0---S--[0m
[36mREGS:  r15 01103061:01103062[0m

[33m 0414 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0417 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103062
0x1 + 0x1103062 + 0x0 = 0x1103063
1 + 17838178 + 0 = 17838179
flags now [32m 0------[0m
put_reg (r14) = 01103063
1 cycles
[36mREGS:  r14 01103062:01103063  psw 0----S--:0-------[0m

[33m 0418 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103062
0x1103062 - 0x1103438 - 0x0 = 0xfffffffffffffc2a
17838178 - 17839160 - 0 = -982
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0419 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103062
MEM[01103062] <= 00u
flags now [32m 0---S--[0m

[33m 0420 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103063
1 cycles
put_reg (r15) = 01103063
flags now [32m 0---S--[0m
[36mREGS:  r15 01103062:01103063[0m

[33m 0421 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0424 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103063
0x1 + 0x1103063 + 0x0 = 0x1103064
1 + 17838179 + 0 = 17838180
flags now [32m 0------[0m
put_reg (r14) = 01103064
1 cycles
[36mREGS:  r14 01103063:01103064  psw 0----S--:0-------[0m

[33m 0425 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103063
0x1103063 - 0x1103438 - 0x0 = 0xfffffffffffffc2b
17838179 - 17839160 - 0 = -981
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0426 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103063
MEM[01103063] <= 00u
flags now [32m 0---S--[0m

[33m 0427 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103064
1 cycles
put_reg (r15) = 01103064
flags now [32m 0---S--[0m
[36mREGS:  r15 01103063:01103064[0m

[33m 0428 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0431 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103064
0x1 + 0x1103064 + 0x0 = 0x1103065
1 + 17838180 + 0 = 17838181
flags now [32m 0------[0m
put_reg (r14) = 01103065
1 cycles
[36mREGS:  r14 01103064:01103065  psw 0----S--:0-------[0m

[33m 0432 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103064
0x1103064 - 0x1103438 - 0x0 = 0xfffffffffffffc2c
17838180 - 17839160 - 0 = -980
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0433 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103064
MEM[01103064] <= 00u
flags now [32m 0---S--[0m

[33m 0434 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103065
1 cycles
put_reg (r15) = 01103065
flags now [32m 0---S--[0m
[36mREGS:  r15 01103064:01103065[0m

[33m 0435 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0438 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103065
0x1 + 0x1103065 + 0x0 = 0x1103066
1 + 17838181 + 0 = 17838182
flags now [32m 0------[0m
put_reg (r14) = 01103066
1 cycles
[36mREGS:  r14 01103065:01103066  psw 0----S--:0-------[0m

[33m 0439 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103065
0x1103065 - 0x1103438 - 0x0 = 0xfffffffffffffc2d
17838181 - 17839160 - 0 = -979
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0440 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103065
MEM[01103065] <= 00u
flags now [32m 0---S--[0m

[33m 0441 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103066
1 cycles
put_reg (r15) = 01103066
flags now [32m 0---S--[0m
[36mREGS:  r15 01103065:01103066[0m

[33m 0442 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0445 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103066
0x1 + 0x1103066 + 0x0 = 0x1103067
1 + 17838182 + 0 = 17838183
flags now [32m 0------[0m
put_reg (r14) = 01103067
1 cycles
[36mREGS:  r14 01103066:01103067  psw 0----S--:0-------[0m

[33m 0446 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103066
0x1103066 - 0x1103438 - 0x0 = 0xfffffffffffffc2e
17838182 - 17839160 - 0 = -978
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0447 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103066
MEM[01103066] <= 00u
flags now [32m 0---S--[0m

[33m 0448 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103067
1 cycles
put_reg (r15) = 01103067
flags now [32m 0---S--[0m
[36mREGS:  r15 01103066:01103067[0m

[33m 0449 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0452 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103067
0x1 + 0x1103067 + 0x0 = 0x1103068
1 + 17838183 + 0 = 17838184
flags now [32m 0------[0m
put_reg (r14) = 01103068
1 cycles
[36mREGS:  r14 01103067:01103068  psw 0----S--:0-------[0m

[33m 0453 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103067
0x1103067 - 0x1103438 - 0x0 = 0xfffffffffffffc2f
17838183 - 17839160 - 0 = -977
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0454 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103067
MEM[01103067] <= 00u
flags now [32m 0---S--[0m

[33m 0455 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103068
1 cycles
put_reg (r15) = 01103068
flags now [32m 0---S--[0m
[36mREGS:  r15 01103067:01103068[0m

[33m 0456 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0459 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103068
0x1 + 0x1103068 + 0x0 = 0x1103069
1 + 17838184 + 0 = 17838185
flags now [32m 0------[0m
put_reg (r14) = 01103069
1 cycles
[36mREGS:  r14 01103068:01103069  psw 0----S--:0-------[0m

[33m 0460 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103068
0x1103068 - 0x1103438 - 0x0 = 0xfffffffffffffc30
17838184 - 17839160 - 0 = -976
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0461 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103068
MEM[01103068] <= 00u
flags now [32m 0---S--[0m

[33m 0462 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103069
1 cycles
put_reg (r15) = 01103069
flags now [32m 0---S--[0m
[36mREGS:  r15 01103068:01103069[0m

[33m 0463 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0466 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103069
0x1 + 0x1103069 + 0x0 = 0x110306a
1 + 17838185 + 0 = 17838186
flags now [32m 0------[0m
put_reg (r14) = 0110306a
1 cycles
[36mREGS:  r14 01103069:0110306a  psw 0----S--:0-------[0m

[33m 0467 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103069
0x1103069 - 0x1103438 - 0x0 = 0xfffffffffffffc31
17838185 - 17839160 - 0 = -975
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0468 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103069
MEM[01103069] <= 00u
flags now [32m 0---S--[0m

[33m 0469 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110306a
1 cycles
put_reg (r15) = 0110306a
flags now [32m 0---S--[0m
[36mREGS:  r15 01103069:0110306a[0m

[33m 0470 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0473 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110306a
0x1 + 0x110306a + 0x0 = 0x110306b
1 + 17838186 + 0 = 17838187
flags now [32m 0------[0m
put_reg (r14) = 0110306b
1 cycles
[36mREGS:  r14 0110306a:0110306b  psw 0----S--:0-------[0m

[33m 0474 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110306a
0x110306a - 0x1103438 - 0x0 = 0xfffffffffffffc32
17838186 - 17839160 - 0 = -974
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0475 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110306a
MEM[0110306a] <= 00u
flags now [32m 0---S--[0m

[33m 0476 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110306b
1 cycles
put_reg (r15) = 0110306b
flags now [32m 0---S--[0m
[36mREGS:  r15 0110306a:0110306b[0m

[33m 0477 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0480 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110306b
0x1 + 0x110306b + 0x0 = 0x110306c
1 + 17838187 + 0 = 17838188
flags now [32m 0------[0m
put_reg (r14) = 0110306c
1 cycles
[36mREGS:  r14 0110306b:0110306c  psw 0----S--:0-------[0m

[33m 0481 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110306b
0x110306b - 0x1103438 - 0x0 = 0xfffffffffffffc33
17838187 - 17839160 - 0 = -973
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0482 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110306b
MEM[0110306b] <= 00u
flags now [32m 0---S--[0m

[33m 0483 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110306c
1 cycles
put_reg (r15) = 0110306c
flags now [32m 0---S--[0m
[36mREGS:  r15 0110306b:0110306c[0m

[33m 0484 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0487 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110306c
0x1 + 0x110306c + 0x0 = 0x110306d
1 + 17838188 + 0 = 17838189
flags now [32m 0------[0m
put_reg (r14) = 0110306d
1 cycles
[36mREGS:  r14 0110306c:0110306d  psw 0----S--:0-------[0m

[33m 0488 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110306c
0x110306c - 0x1103438 - 0x0 = 0xfffffffffffffc34
17838188 - 17839160 - 0 = -972
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0489 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110306c
MEM[0110306c] <= 00u
flags now [32m 0---S--[0m

[33m 0490 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110306d
1 cycles
put_reg (r15) = 0110306d
flags now [32m 0---S--[0m
[36mREGS:  r15 0110306c:0110306d[0m

[33m 0491 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0494 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110306d
0x1 + 0x110306d + 0x0 = 0x110306e
1 + 17838189 + 0 = 17838190
flags now [32m 0------[0m
put_reg (r14) = 0110306e
1 cycles
[36mREGS:  r14 0110306d:0110306e  psw 0----S--:0-------[0m

[33m 0495 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110306d
0x110306d - 0x1103438 - 0x0 = 0xfffffffffffffc35
17838189 - 17839160 - 0 = -971
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0496 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110306d
MEM[0110306d] <= 00u
flags now [32m 0---S--[0m

[33m 0497 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110306e
1 cycles
put_reg (r15) = 0110306e
flags now [32m 0---S--[0m
[36mREGS:  r15 0110306d:0110306e[0m

[33m 0498 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0501 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110306e
0x1 + 0x110306e + 0x0 = 0x110306f
1 + 17838190 + 0 = 17838191
flags now [32m 0------[0m
put_reg (r14) = 0110306f
1 cycles
[36mREGS:  r14 0110306e:0110306f  psw 0----S--:0-------[0m

[33m 0502 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110306e
0x110306e - 0x1103438 - 0x0 = 0xfffffffffffffc36
17838190 - 17839160 - 0 = -970
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0503 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110306e
MEM[0110306e] <= 00u
flags now [32m 0---S--[0m

[33m 0504 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110306f
1 cycles
put_reg (r15) = 0110306f
flags now [32m 0---S--[0m
[36mREGS:  r15 0110306e:0110306f[0m

[33m 0505 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0508 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110306f
0x1 + 0x110306f + 0x0 = 0x1103070
1 + 17838191 + 0 = 17838192
flags now [32m 0------[0m
put_reg (r14) = 01103070
1 cycles
[36mREGS:  r14 0110306f:01103070  psw 0----S--:0-------[0m

[33m 0509 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110306f
0x110306f - 0x1103438 - 0x0 = 0xfffffffffffffc37
17838191 - 17839160 - 0 = -969
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0510 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110306f
MEM[0110306f] <= 00u
flags now [32m 0---S--[0m

[33m 0511 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103070
1 cycles
put_reg (r15) = 01103070
flags now [32m 0---S--[0m
[36mREGS:  r15 0110306f:01103070[0m

[33m 0512 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0515 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103070
0x1 + 0x1103070 + 0x0 = 0x1103071
1 + 17838192 + 0 = 17838193
flags now [32m 0------[0m
put_reg (r14) = 01103071
1 cycles
[36mREGS:  r14 01103070:01103071  psw 0----S--:0-------[0m

[33m 0516 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103070
0x1103070 - 0x1103438 - 0x0 = 0xfffffffffffffc38
17838192 - 17839160 - 0 = -968
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0517 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103070
MEM[01103070] <= 00u
flags now [32m 0---S--[0m

[33m 0518 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103071
1 cycles
put_reg (r15) = 01103071
flags now [32m 0---S--[0m
[36mREGS:  r15 01103070:01103071[0m

[33m 0519 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0522 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103071
0x1 + 0x1103071 + 0x0 = 0x1103072
1 + 17838193 + 0 = 17838194
flags now [32m 0------[0m
put_reg (r14) = 01103072
1 cycles
[36mREGS:  r14 01103071:01103072  psw 0----S--:0-------[0m

[33m 0523 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103071
0x1103071 - 0x1103438 - 0x0 = 0xfffffffffffffc39
17838193 - 17839160 - 0 = -967
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0524 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103071
MEM[01103071] <= 00u
flags now [32m 0---S--[0m

[33m 0525 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103072
1 cycles
put_reg (r15) = 01103072
flags now [32m 0---S--[0m
[36mREGS:  r15 01103071:01103072[0m

[33m 0526 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0529 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103072
0x1 + 0x1103072 + 0x0 = 0x1103073
1 + 17838194 + 0 = 17838195
flags now [32m 0------[0m
put_reg (r14) = 01103073
1 cycles
[36mREGS:  r14 01103072:01103073  psw 0----S--:0-------[0m

[33m 0530 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103072
0x1103072 - 0x1103438 - 0x0 = 0xfffffffffffffc3a
17838194 - 17839160 - 0 = -966
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0531 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103072
MEM[01103072] <= 00u
flags now [32m 0---S--[0m

[33m 0532 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103073
1 cycles
put_reg (r15) = 01103073
flags now [32m 0---S--[0m
[36mREGS:  r15 01103072:01103073[0m

[33m 0533 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0536 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103073
0x1 + 0x1103073 + 0x0 = 0x1103074
1 + 17838195 + 0 = 17838196
flags now [32m 0------[0m
put_reg (r14) = 01103074
1 cycles
[36mREGS:  r14 01103073:01103074  psw 0----S--:0-------[0m

[33m 0537 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103073
0x1103073 - 0x1103438 - 0x0 = 0xfffffffffffffc3b
17838195 - 17839160 - 0 = -965
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0538 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103073
MEM[01103073] <= 00u
flags now [32m 0---S--[0m

[33m 0539 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103074
1 cycles
put_reg (r15) = 01103074
flags now [32m 0---S--[0m
[36mREGS:  r15 01103073:01103074[0m

[33m 0540 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0543 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103074
0x1 + 0x1103074 + 0x0 = 0x1103075
1 + 17838196 + 0 = 17838197
flags now [32m 0------[0m
put_reg (r14) = 01103075
1 cycles
[36mREGS:  r14 01103074:01103075  psw 0----S--:0-------[0m

[33m 0544 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103074
0x1103074 - 0x1103438 - 0x0 = 0xfffffffffffffc3c
17838196 - 17839160 - 0 = -964
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0545 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103074
MEM[01103074] <= 00u
flags now [32m 0---S--[0m

[33m 0546 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103075
1 cycles
put_reg (r15) = 01103075
flags now [32m 0---S--[0m
[36mREGS:  r15 01103074:01103075[0m

[33m 0547 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0550 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103075
0x1 + 0x1103075 + 0x0 = 0x1103076
1 + 17838197 + 0 = 17838198
flags now [32m 0------[0m
put_reg (r14) = 01103076
1 cycles
[36mREGS:  r14 01103075:01103076  psw 0----S--:0-------[0m

[33m 0551 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103075
0x1103075 - 0x1103438 - 0x0 = 0xfffffffffffffc3d
17838197 - 17839160 - 0 = -963
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0552 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103075
MEM[01103075] <= 00u
flags now [32m 0---S--[0m

[33m 0553 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103076
1 cycles
put_reg (r15) = 01103076
flags now [32m 0---S--[0m
[36mREGS:  r15 01103075:01103076[0m

[33m 0554 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0557 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103076
0x1 + 0x1103076 + 0x0 = 0x1103077
1 + 17838198 + 0 = 17838199
flags now [32m 0------[0m
put_reg (r14) = 01103077
1 cycles
[36mREGS:  r14 01103076:01103077  psw 0----S--:0-------[0m

[33m 0558 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103076
0x1103076 - 0x1103438 - 0x0 = 0xfffffffffffffc3e
17838198 - 17839160 - 0 = -962
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0559 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103076
MEM[01103076] <= 00u
flags now [32m 0---S--[0m

[33m 0560 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103077
1 cycles
put_reg (r15) = 01103077
flags now [32m 0---S--[0m
[36mREGS:  r15 01103076:01103077[0m

[33m 0561 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0564 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103077
0x1 + 0x1103077 + 0x0 = 0x1103078
1 + 17838199 + 0 = 17838200
flags now [32m 0------[0m
put_reg (r14) = 01103078
1 cycles
[36mREGS:  r14 01103077:01103078  psw 0----S--:0-------[0m

[33m 0565 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103077
0x1103077 - 0x1103438 - 0x0 = 0xfffffffffffffc3f
17838199 - 17839160 - 0 = -961
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0566 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103077
MEM[01103077] <= 00u
flags now [32m 0---S--[0m

[33m 0567 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103078
1 cycles
put_reg (r15) = 01103078
flags now [32m 0---S--[0m
[36mREGS:  r15 01103077:01103078[0m

[33m 0568 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0571 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103078
0x1 + 0x1103078 + 0x0 = 0x1103079
1 + 17838200 + 0 = 17838201
flags now [32m 0------[0m
put_reg (r14) = 01103079
1 cycles
[36mREGS:  r14 01103078:01103079  psw 0----S--:0-------[0m

[33m 0572 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103078
0x1103078 - 0x1103438 - 0x0 = 0xfffffffffffffc40
17838200 - 17839160 - 0 = -960
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0573 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103078
MEM[01103078] <= 00u
flags now [32m 0---S--[0m

[33m 0574 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103079
1 cycles
put_reg (r15) = 01103079
flags now [32m 0---S--[0m
[36mREGS:  r15 01103078:01103079[0m

[33m 0575 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0578 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103079
0x1 + 0x1103079 + 0x0 = 0x110307a
1 + 17838201 + 0 = 17838202
flags now [32m 0------[0m
put_reg (r14) = 0110307a
1 cycles
[36mREGS:  r14 01103079:0110307a  psw 0----S--:0-------[0m

[33m 0579 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103079
0x1103079 - 0x1103438 - 0x0 = 0xfffffffffffffc41
17838201 - 17839160 - 0 = -959
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0580 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103079
MEM[01103079] <= 00u
flags now [32m 0---S--[0m

[33m 0581 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110307a
1 cycles
put_reg (r15) = 0110307a
flags now [32m 0---S--[0m
[36mREGS:  r15 01103079:0110307a[0m

[33m 0582 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0585 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110307a
0x1 + 0x110307a + 0x0 = 0x110307b
1 + 17838202 + 0 = 17838203
flags now [32m 0------[0m
put_reg (r14) = 0110307b
1 cycles
[36mREGS:  r14 0110307a:0110307b  psw 0----S--:0-------[0m

[33m 0586 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110307a
0x110307a - 0x1103438 - 0x0 = 0xfffffffffffffc42
17838202 - 17839160 - 0 = -958
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0587 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110307a
MEM[0110307a] <= 00u
flags now [32m 0---S--[0m

[33m 0588 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110307b
1 cycles
put_reg (r15) = 0110307b
flags now [32m 0---S--[0m
[36mREGS:  r15 0110307a:0110307b[0m

[33m 0589 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0592 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110307b
0x1 + 0x110307b + 0x0 = 0x110307c
1 + 17838203 + 0 = 17838204
flags now [32m 0------[0m
put_reg (r14) = 0110307c
1 cycles
[36mREGS:  r14 0110307b:0110307c  psw 0----S--:0-------[0m

[33m 0593 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110307b
0x110307b - 0x1103438 - 0x0 = 0xfffffffffffffc43
17838203 - 17839160 - 0 = -957
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0594 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110307b
MEM[0110307b] <= 00u
flags now [32m 0---S--[0m

[33m 0595 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110307c
1 cycles
put_reg (r15) = 0110307c
flags now [32m 0---S--[0m
[36mREGS:  r15 0110307b:0110307c[0m

[33m 0596 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0599 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110307c
0x1 + 0x110307c + 0x0 = 0x110307d
1 + 17838204 + 0 = 17838205
flags now [32m 0------[0m
put_reg (r14) = 0110307d
1 cycles
[36mREGS:  r14 0110307c:0110307d  psw 0----S--:0-------[0m

[33m 0600 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110307c
0x110307c - 0x1103438 - 0x0 = 0xfffffffffffffc44
17838204 - 17839160 - 0 = -956
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0601 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110307c
MEM[0110307c] <= 00u
flags now [32m 0---S--[0m

[33m 0602 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110307d
1 cycles
put_reg (r15) = 0110307d
flags now [32m 0---S--[0m
[36mREGS:  r15 0110307c:0110307d[0m

[33m 0603 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0606 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110307d
0x1 + 0x110307d + 0x0 = 0x110307e
1 + 17838205 + 0 = 17838206
flags now [32m 0------[0m
put_reg (r14) = 0110307e
1 cycles
[36mREGS:  r14 0110307d:0110307e  psw 0----S--:0-------[0m

[33m 0607 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110307d
0x110307d - 0x1103438 - 0x0 = 0xfffffffffffffc45
17838205 - 17839160 - 0 = -955
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0608 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110307d
MEM[0110307d] <= 00u
flags now [32m 0---S--[0m

[33m 0609 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110307e
1 cycles
put_reg (r15) = 0110307e
flags now [32m 0---S--[0m
[36mREGS:  r15 0110307d:0110307e[0m

[33m 0610 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0613 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110307e
0x1 + 0x110307e + 0x0 = 0x110307f
1 + 17838206 + 0 = 17838207
flags now [32m 0------[0m
put_reg (r14) = 0110307f
1 cycles
[36mREGS:  r14 0110307e:0110307f  psw 0----S--:0-------[0m

[33m 0614 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110307e
0x110307e - 0x1103438 - 0x0 = 0xfffffffffffffc46
17838206 - 17839160 - 0 = -954
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0615 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110307e
MEM[0110307e] <= 00u
flags now [32m 0---S--[0m

[33m 0616 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110307f
1 cycles
put_reg (r15) = 0110307f
flags now [32m 0---S--[0m
[36mREGS:  r15 0110307e:0110307f[0m

[33m 0617 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0620 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110307f
0x1 + 0x110307f + 0x0 = 0x1103080
1 + 17838207 + 0 = 17838208
flags now [32m 0------[0m
put_reg (r14) = 01103080
1 cycles
[36mREGS:  r14 0110307f:01103080  psw 0----S--:0-------[0m

[33m 0621 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110307f
0x110307f - 0x1103438 - 0x0 = 0xfffffffffffffc47
17838207 - 17839160 - 0 = -953
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0622 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110307f
MEM[0110307f] <= 00u
flags now [32m 0---S--[0m

[33m 0623 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103080
1 cycles
put_reg (r15) = 01103080
flags now [32m 0---S--[0m
[36mREGS:  r15 0110307f:01103080[0m

[33m 0624 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0627 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103080
0x1 + 0x1103080 + 0x0 = 0x1103081
1 + 17838208 + 0 = 17838209
flags now [32m 0------[0m
put_reg (r14) = 01103081
1 cycles
[36mREGS:  r14 01103080:01103081  psw 0----S--:0-------[0m

[33m 0628 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103080
0x1103080 - 0x1103438 - 0x0 = 0xfffffffffffffc48
17838208 - 17839160 - 0 = -952
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0629 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103080
MEM[01103080] <= 00u
flags now [32m 0---S--[0m

[33m 0630 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103081
1 cycles
put_reg (r15) = 01103081
flags now [32m 0---S--[0m
[36mREGS:  r15 01103080:01103081[0m

[33m 0631 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0634 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103081
0x1 + 0x1103081 + 0x0 = 0x1103082
1 + 17838209 + 0 = 17838210
flags now [32m 0------[0m
put_reg (r14) = 01103082
1 cycles
[36mREGS:  r14 01103081:01103082  psw 0----S--:0-------[0m

[33m 0635 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103081
0x1103081 - 0x1103438 - 0x0 = 0xfffffffffffffc49
17838209 - 17839160 - 0 = -951
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0636 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103081
MEM[01103081] <= 00u
flags now [32m 0---S--[0m

[33m 0637 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103082
1 cycles
put_reg (r15) = 01103082
flags now [32m 0---S--[0m
[36mREGS:  r15 01103081:01103082[0m

[33m 0638 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0641 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103082
0x1 + 0x1103082 + 0x0 = 0x1103083
1 + 17838210 + 0 = 17838211
flags now [32m 0------[0m
put_reg (r14) = 01103083
1 cycles
[36mREGS:  r14 01103082:01103083  psw 0----S--:0-------[0m

[33m 0642 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103082
0x1103082 - 0x1103438 - 0x0 = 0xfffffffffffffc4a
17838210 - 17839160 - 0 = -950
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0643 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103082
MEM[01103082] <= 00u
flags now [32m 0---S--[0m

[33m 0644 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103083
1 cycles
put_reg (r15) = 01103083
flags now [32m 0---S--[0m
[36mREGS:  r15 01103082:01103083[0m

[33m 0645 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0648 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103083
0x1 + 0x1103083 + 0x0 = 0x1103084
1 + 17838211 + 0 = 17838212
flags now [32m 0------[0m
put_reg (r14) = 01103084
1 cycles
[36mREGS:  r14 01103083:01103084  psw 0----S--:0-------[0m

[33m 0649 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103083
0x1103083 - 0x1103438 - 0x0 = 0xfffffffffffffc4b
17838211 - 17839160 - 0 = -949
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0650 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103083
MEM[01103083] <= 00u
flags now [32m 0---S--[0m

[33m 0651 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103084
1 cycles
put_reg (r15) = 01103084
flags now [32m 0---S--[0m
[36mREGS:  r15 01103083:01103084[0m

[33m 0652 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0655 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103084
0x1 + 0x1103084 + 0x0 = 0x1103085
1 + 17838212 + 0 = 17838213
flags now [32m 0------[0m
put_reg (r14) = 01103085
1 cycles
[36mREGS:  r14 01103084:01103085  psw 0----S--:0-------[0m

[33m 0656 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103084
0x1103084 - 0x1103438 - 0x0 = 0xfffffffffffffc4c
17838212 - 17839160 - 0 = -948
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0657 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103084
MEM[01103084] <= 00u
flags now [32m 0---S--[0m

[33m 0658 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103085
1 cycles
put_reg (r15) = 01103085
flags now [32m 0---S--[0m
[36mREGS:  r15 01103084:01103085[0m

[33m 0659 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0662 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103085
0x1 + 0x1103085 + 0x0 = 0x1103086
1 + 17838213 + 0 = 17838214
flags now [32m 0------[0m
put_reg (r14) = 01103086
1 cycles
[36mREGS:  r14 01103085:01103086  psw 0----S--:0-------[0m

[33m 0663 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103085
0x1103085 - 0x1103438 - 0x0 = 0xfffffffffffffc4d
17838213 - 17839160 - 0 = -947
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0664 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103085
MEM[01103085] <= 00u
flags now [32m 0---S--[0m

[33m 0665 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103086
1 cycles
put_reg (r15) = 01103086
flags now [32m 0---S--[0m
[36mREGS:  r15 01103085:01103086[0m

[33m 0666 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0669 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103086
0x1 + 0x1103086 + 0x0 = 0x1103087
1 + 17838214 + 0 = 17838215
flags now [32m 0------[0m
put_reg (r14) = 01103087
1 cycles
[36mREGS:  r14 01103086:01103087  psw 0----S--:0-------[0m

[33m 0670 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103086
0x1103086 - 0x1103438 - 0x0 = 0xfffffffffffffc4e
17838214 - 17839160 - 0 = -946
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0671 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103086
MEM[01103086] <= 00u
flags now [32m 0---S--[0m

[33m 0672 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103087
1 cycles
put_reg (r15) = 01103087
flags now [32m 0---S--[0m
[36mREGS:  r15 01103086:01103087[0m

[33m 0673 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0676 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103087
0x1 + 0x1103087 + 0x0 = 0x1103088
1 + 17838215 + 0 = 17838216
flags now [32m 0------[0m
put_reg (r14) = 01103088
1 cycles
[36mREGS:  r14 01103087:01103088  psw 0----S--:0-------[0m

[33m 0677 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103087
0x1103087 - 0x1103438 - 0x0 = 0xfffffffffffffc4f
17838215 - 17839160 - 0 = -945
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0678 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103087
MEM[01103087] <= 00u
flags now [32m 0---S--[0m

[33m 0679 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103088
1 cycles
put_reg (r15) = 01103088
flags now [32m 0---S--[0m
[36mREGS:  r15 01103087:01103088[0m

[33m 0680 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0683 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103088
0x1 + 0x1103088 + 0x0 = 0x1103089
1 + 17838216 + 0 = 17838217
flags now [32m 0------[0m
put_reg (r14) = 01103089
1 cycles
[36mREGS:  r14 01103088:01103089  psw 0----S--:0-------[0m

[33m 0684 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103088
0x1103088 - 0x1103438 - 0x0 = 0xfffffffffffffc50
17838216 - 17839160 - 0 = -944
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0685 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103088
MEM[01103088] <= 00u
flags now [32m 0---S--[0m

[33m 0686 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103089
1 cycles
put_reg (r15) = 01103089
flags now [32m 0---S--[0m
[36mREGS:  r15 01103088:01103089[0m

[33m 0687 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0690 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103089
0x1 + 0x1103089 + 0x0 = 0x110308a
1 + 17838217 + 0 = 17838218
flags now [32m 0------[0m
put_reg (r14) = 0110308a
1 cycles
[36mREGS:  r14 01103089:0110308a  psw 0----S--:0-------[0m

[33m 0691 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103089
0x1103089 - 0x1103438 - 0x0 = 0xfffffffffffffc51
17838217 - 17839160 - 0 = -943
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0692 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103089
MEM[01103089] <= 00u
flags now [32m 0---S--[0m

[33m 0693 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110308a
1 cycles
put_reg (r15) = 0110308a
flags now [32m 0---S--[0m
[36mREGS:  r15 01103089:0110308a[0m

[33m 0694 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0697 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110308a
0x1 + 0x110308a + 0x0 = 0x110308b
1 + 17838218 + 0 = 17838219
flags now [32m 0------[0m
put_reg (r14) = 0110308b
1 cycles
[36mREGS:  r14 0110308a:0110308b  psw 0----S--:0-------[0m

[33m 0698 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110308a
0x110308a - 0x1103438 - 0x0 = 0xfffffffffffffc52
17838218 - 17839160 - 0 = -942
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0699 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110308a
MEM[0110308a] <= 00u
flags now [32m 0---S--[0m

[33m 0700 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110308b
1 cycles
put_reg (r15) = 0110308b
flags now [32m 0---S--[0m
[36mREGS:  r15 0110308a:0110308b[0m

[33m 0701 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0704 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110308b
0x1 + 0x110308b + 0x0 = 0x110308c
1 + 17838219 + 0 = 17838220
flags now [32m 0------[0m
put_reg (r14) = 0110308c
1 cycles
[36mREGS:  r14 0110308b:0110308c  psw 0----S--:0-------[0m

[33m 0705 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110308b
0x110308b - 0x1103438 - 0x0 = 0xfffffffffffffc53
17838219 - 17839160 - 0 = -941
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0706 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110308b
MEM[0110308b] <= 00u
flags now [32m 0---S--[0m

[33m 0707 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110308c
1 cycles
put_reg (r15) = 0110308c
flags now [32m 0---S--[0m
[36mREGS:  r15 0110308b:0110308c[0m

[33m 0708 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0711 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110308c
0x1 + 0x110308c + 0x0 = 0x110308d
1 + 17838220 + 0 = 17838221
flags now [32m 0------[0m
put_reg (r14) = 0110308d
1 cycles
[36mREGS:  r14 0110308c:0110308d  psw 0----S--:0-------[0m

[33m 0712 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110308c
0x110308c - 0x1103438 - 0x0 = 0xfffffffffffffc54
17838220 - 17839160 - 0 = -940
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0713 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110308c
MEM[0110308c] <= 00u
flags now [32m 0---S--[0m

[33m 0714 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110308d
1 cycles
put_reg (r15) = 0110308d
flags now [32m 0---S--[0m
[36mREGS:  r15 0110308c:0110308d[0m

[33m 0715 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0718 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110308d
0x1 + 0x110308d + 0x0 = 0x110308e
1 + 17838221 + 0 = 17838222
flags now [32m 0------[0m
put_reg (r14) = 0110308e
1 cycles
[36mREGS:  r14 0110308d:0110308e  psw 0----S--:0-------[0m

[33m 0719 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110308d
0x110308d - 0x1103438 - 0x0 = 0xfffffffffffffc55
17838221 - 17839160 - 0 = -939
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0720 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110308d
MEM[0110308d] <= 00u
flags now [32m 0---S--[0m

[33m 0721 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110308e
1 cycles
put_reg (r15) = 0110308e
flags now [32m 0---S--[0m
[36mREGS:  r15 0110308d:0110308e[0m

[33m 0722 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0725 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110308e
0x1 + 0x110308e + 0x0 = 0x110308f
1 + 17838222 + 0 = 17838223
flags now [32m 0------[0m
put_reg (r14) = 0110308f
1 cycles
[36mREGS:  r14 0110308e:0110308f  psw 0----S--:0-------[0m

[33m 0726 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110308e
0x110308e - 0x1103438 - 0x0 = 0xfffffffffffffc56
17838222 - 17839160 - 0 = -938
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0727 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110308e
MEM[0110308e] <= 00u
flags now [32m 0---S--[0m

[33m 0728 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110308f
1 cycles
put_reg (r15) = 0110308f
flags now [32m 0---S--[0m
[36mREGS:  r15 0110308e:0110308f[0m

[33m 0729 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0732 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110308f
0x1 + 0x110308f + 0x0 = 0x1103090
1 + 17838223 + 0 = 17838224
flags now [32m 0------[0m
put_reg (r14) = 01103090
1 cycles
[36mREGS:  r14 0110308f:01103090  psw 0----S--:0-------[0m

[33m 0733 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110308f
0x110308f - 0x1103438 - 0x0 = 0xfffffffffffffc57
17838223 - 17839160 - 0 = -937
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0734 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110308f
MEM[0110308f] <= 00u
flags now [32m 0---S--[0m

[33m 0735 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103090
1 cycles
put_reg (r15) = 01103090
flags now [32m 0---S--[0m
[36mREGS:  r15 0110308f:01103090[0m

[33m 0736 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0739 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103090
0x1 + 0x1103090 + 0x0 = 0x1103091
1 + 17838224 + 0 = 17838225
flags now [32m 0------[0m
put_reg (r14) = 01103091
1 cycles
[36mREGS:  r14 01103090:01103091  psw 0----S--:0-------[0m

[33m 0740 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103090
0x1103090 - 0x1103438 - 0x0 = 0xfffffffffffffc58
17838224 - 17839160 - 0 = -936
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0741 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103090
MEM[01103090] <= 00u
flags now [32m 0---S--[0m

[33m 0742 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103091
1 cycles
put_reg (r15) = 01103091
flags now [32m 0---S--[0m
[36mREGS:  r15 01103090:01103091[0m

[33m 0743 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0746 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103091
0x1 + 0x1103091 + 0x0 = 0x1103092
1 + 17838225 + 0 = 17838226
flags now [32m 0------[0m
put_reg (r14) = 01103092
1 cycles
[36mREGS:  r14 01103091:01103092  psw 0----S--:0-------[0m

[33m 0747 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103091
0x1103091 - 0x1103438 - 0x0 = 0xfffffffffffffc59
17838225 - 17839160 - 0 = -935
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0748 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103091
MEM[01103091] <= 00u
flags now [32m 0---S--[0m

[33m 0749 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103092
1 cycles
put_reg (r15) = 01103092
flags now [32m 0---S--[0m
[36mREGS:  r15 01103091:01103092[0m

[33m 0750 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0753 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103092
0x1 + 0x1103092 + 0x0 = 0x1103093
1 + 17838226 + 0 = 17838227
flags now [32m 0------[0m
put_reg (r14) = 01103093
1 cycles
[36mREGS:  r14 01103092:01103093  psw 0----S--:0-------[0m

[33m 0754 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103092
0x1103092 - 0x1103438 - 0x0 = 0xfffffffffffffc5a
17838226 - 17839160 - 0 = -934
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0755 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103092
MEM[01103092] <= 00u
flags now [32m 0---S--[0m

[33m 0756 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103093
1 cycles
put_reg (r15) = 01103093
flags now [32m 0---S--[0m
[36mREGS:  r15 01103092:01103093[0m

[33m 0757 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0760 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103093
0x1 + 0x1103093 + 0x0 = 0x1103094
1 + 17838227 + 0 = 17838228
flags now [32m 0------[0m
put_reg (r14) = 01103094
1 cycles
[36mREGS:  r14 01103093:01103094  psw 0----S--:0-------[0m

[33m 0761 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103093
0x1103093 - 0x1103438 - 0x0 = 0xfffffffffffffc5b
17838227 - 17839160 - 0 = -933
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0762 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103093
MEM[01103093] <= 00u
flags now [32m 0---S--[0m

[33m 0763 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103094
1 cycles
put_reg (r15) = 01103094
flags now [32m 0---S--[0m
[36mREGS:  r15 01103093:01103094[0m

[33m 0764 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0767 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103094
0x1 + 0x1103094 + 0x0 = 0x1103095
1 + 17838228 + 0 = 17838229
flags now [32m 0------[0m
put_reg (r14) = 01103095
1 cycles
[36mREGS:  r14 01103094:01103095  psw 0----S--:0-------[0m

[33m 0768 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103094
0x1103094 - 0x1103438 - 0x0 = 0xfffffffffffffc5c
17838228 - 17839160 - 0 = -932
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0769 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103094
MEM[01103094] <= 00u
flags now [32m 0---S--[0m

[33m 0770 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103095
1 cycles
put_reg (r15) = 01103095
flags now [32m 0---S--[0m
[36mREGS:  r15 01103094:01103095[0m

[33m 0771 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0774 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103095
0x1 + 0x1103095 + 0x0 = 0x1103096
1 + 17838229 + 0 = 17838230
flags now [32m 0------[0m
put_reg (r14) = 01103096
1 cycles
[36mREGS:  r14 01103095:01103096  psw 0----S--:0-------[0m

[33m 0775 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103095
0x1103095 - 0x1103438 - 0x0 = 0xfffffffffffffc5d
17838229 - 17839160 - 0 = -931
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0776 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103095
MEM[01103095] <= 00u
flags now [32m 0---S--[0m

[33m 0777 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103096
1 cycles
put_reg (r15) = 01103096
flags now [32m 0---S--[0m
[36mREGS:  r15 01103095:01103096[0m

[33m 0778 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0781 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103096
0x1 + 0x1103096 + 0x0 = 0x1103097
1 + 17838230 + 0 = 17838231
flags now [32m 0------[0m
put_reg (r14) = 01103097
1 cycles
[36mREGS:  r14 01103096:01103097  psw 0----S--:0-------[0m

[33m 0782 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103096
0x1103096 - 0x1103438 - 0x0 = 0xfffffffffffffc5e
17838230 - 17839160 - 0 = -930
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0783 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103096
MEM[01103096] <= 00u
flags now [32m 0---S--[0m

[33m 0784 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103097
1 cycles
put_reg (r15) = 01103097
flags now [32m 0---S--[0m
[36mREGS:  r15 01103096:01103097[0m

[33m 0785 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0788 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103097
0x1 + 0x1103097 + 0x0 = 0x1103098
1 + 17838231 + 0 = 17838232
flags now [32m 0------[0m
put_reg (r14) = 01103098
1 cycles
[36mREGS:  r14 01103097:01103098  psw 0----S--:0-------[0m

[33m 0789 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103097
0x1103097 - 0x1103438 - 0x0 = 0xfffffffffffffc5f
17838231 - 17839160 - 0 = -929
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0790 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103097
MEM[01103097] <= 00u
flags now [32m 0---S--[0m

[33m 0791 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103098
1 cycles
put_reg (r15) = 01103098
flags now [32m 0---S--[0m
[36mREGS:  r15 01103097:01103098[0m

[33m 0792 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0795 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103098
0x1 + 0x1103098 + 0x0 = 0x1103099
1 + 17838232 + 0 = 17838233
flags now [32m 0------[0m
put_reg (r14) = 01103099
1 cycles
[36mREGS:  r14 01103098:01103099  psw 0----S--:0-------[0m

[33m 0796 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103098
0x1103098 - 0x1103438 - 0x0 = 0xfffffffffffffc60
17838232 - 17839160 - 0 = -928
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0797 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103098
MEM[01103098] <= 00u
flags now [32m 0---S--[0m

[33m 0798 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103099
1 cycles
put_reg (r15) = 01103099
flags now [32m 0---S--[0m
[36mREGS:  r15 01103098:01103099[0m

[33m 0799 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0802 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103099
0x1 + 0x1103099 + 0x0 = 0x110309a
1 + 17838233 + 0 = 17838234
flags now [32m 0------[0m
put_reg (r14) = 0110309a
1 cycles
[36mREGS:  r14 01103099:0110309a  psw 0----S--:0-------[0m

[33m 0803 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103099
0x1103099 - 0x1103438 - 0x0 = 0xfffffffffffffc61
17838233 - 17839160 - 0 = -927
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0804 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103099
MEM[01103099] <= 00u
flags now [32m 0---S--[0m

[33m 0805 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110309a
1 cycles
put_reg (r15) = 0110309a
flags now [32m 0---S--[0m
[36mREGS:  r15 01103099:0110309a[0m

[33m 0806 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0809 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110309a
0x1 + 0x110309a + 0x0 = 0x110309b
1 + 17838234 + 0 = 17838235
flags now [32m 0------[0m
put_reg (r14) = 0110309b
1 cycles
[36mREGS:  r14 0110309a:0110309b  psw 0----S--:0-------[0m

[33m 0810 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110309a
0x110309a - 0x1103438 - 0x0 = 0xfffffffffffffc62
17838234 - 17839160 - 0 = -926
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0811 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110309a
MEM[0110309a] <= 00u
flags now [32m 0---S--[0m

[33m 0812 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110309b
1 cycles
put_reg (r15) = 0110309b
flags now [32m 0---S--[0m
[36mREGS:  r15 0110309a:0110309b[0m

[33m 0813 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0816 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110309b
0x1 + 0x110309b + 0x0 = 0x110309c
1 + 17838235 + 0 = 17838236
flags now [32m 0------[0m
put_reg (r14) = 0110309c
1 cycles
[36mREGS:  r14 0110309b:0110309c  psw 0----S--:0-------[0m

[33m 0817 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110309b
0x110309b - 0x1103438 - 0x0 = 0xfffffffffffffc63
17838235 - 17839160 - 0 = -925
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0818 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110309b
MEM[0110309b] <= 00u
flags now [32m 0---S--[0m

[33m 0819 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110309c
1 cycles
put_reg (r15) = 0110309c
flags now [32m 0---S--[0m
[36mREGS:  r15 0110309b:0110309c[0m

[33m 0820 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0823 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110309c
0x1 + 0x110309c + 0x0 = 0x110309d
1 + 17838236 + 0 = 17838237
flags now [32m 0------[0m
put_reg (r14) = 0110309d
1 cycles
[36mREGS:  r14 0110309c:0110309d  psw 0----S--:0-------[0m

[33m 0824 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110309c
0x110309c - 0x1103438 - 0x0 = 0xfffffffffffffc64
17838236 - 17839160 - 0 = -924
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0825 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110309c
MEM[0110309c] <= 00u
flags now [32m 0---S--[0m

[33m 0826 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110309d
1 cycles
put_reg (r15) = 0110309d
flags now [32m 0---S--[0m
[36mREGS:  r15 0110309c:0110309d[0m

[33m 0827 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0830 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110309d
0x1 + 0x110309d + 0x0 = 0x110309e
1 + 17838237 + 0 = 17838238
flags now [32m 0------[0m
put_reg (r14) = 0110309e
1 cycles
[36mREGS:  r14 0110309d:0110309e  psw 0----S--:0-------[0m

[33m 0831 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110309d
0x110309d - 0x1103438 - 0x0 = 0xfffffffffffffc65
17838237 - 17839160 - 0 = -923
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0832 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110309d
MEM[0110309d] <= 00u
flags now [32m 0---S--[0m

[33m 0833 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110309e
1 cycles
put_reg (r15) = 0110309e
flags now [32m 0---S--[0m
[36mREGS:  r15 0110309d:0110309e[0m

[33m 0834 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0837 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110309e
0x1 + 0x110309e + 0x0 = 0x110309f
1 + 17838238 + 0 = 17838239
flags now [32m 0------[0m
put_reg (r14) = 0110309f
1 cycles
[36mREGS:  r14 0110309e:0110309f  psw 0----S--:0-------[0m

[33m 0838 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110309e
0x110309e - 0x1103438 - 0x0 = 0xfffffffffffffc66
17838238 - 17839160 - 0 = -922
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0839 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110309e
MEM[0110309e] <= 00u
flags now [32m 0---S--[0m

[33m 0840 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110309f
1 cycles
put_reg (r15) = 0110309f
flags now [32m 0---S--[0m
[36mREGS:  r15 0110309e:0110309f[0m

[33m 0841 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0844 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110309f
0x1 + 0x110309f + 0x0 = 0x11030a0
1 + 17838239 + 0 = 17838240
flags now [32m 0------[0m
put_reg (r14) = 011030a0
1 cycles
[36mREGS:  r14 0110309f:011030a0  psw 0----S--:0-------[0m

[33m 0845 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110309f
0x110309f - 0x1103438 - 0x0 = 0xfffffffffffffc67
17838239 - 17839160 - 0 = -921
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0846 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110309f
MEM[0110309f] <= 00u
flags now [32m 0---S--[0m

[33m 0847 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030a0
1 cycles
put_reg (r15) = 011030a0
flags now [32m 0---S--[0m
[36mREGS:  r15 0110309f:011030a0[0m

[33m 0848 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0851 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030a0
0x1 + 0x11030a0 + 0x0 = 0x11030a1
1 + 17838240 + 0 = 17838241
flags now [32m 0------[0m
put_reg (r14) = 011030a1
1 cycles
[36mREGS:  r14 011030a0:011030a1  psw 0----S--:0-------[0m

[33m 0852 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030a0
0x11030a0 - 0x1103438 - 0x0 = 0xfffffffffffffc68
17838240 - 17839160 - 0 = -920
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0853 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030a0
MEM[011030a0] <= 00u
flags now [32m 0---S--[0m

[33m 0854 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030a1
1 cycles
put_reg (r15) = 011030a1
flags now [32m 0---S--[0m
[36mREGS:  r15 011030a0:011030a1[0m

[33m 0855 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0858 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030a1
0x1 + 0x11030a1 + 0x0 = 0x11030a2
1 + 17838241 + 0 = 17838242
flags now [32m 0------[0m
put_reg (r14) = 011030a2
1 cycles
[36mREGS:  r14 011030a1:011030a2  psw 0----S--:0-------[0m

[33m 0859 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030a1
0x11030a1 - 0x1103438 - 0x0 = 0xfffffffffffffc69
17838241 - 17839160 - 0 = -919
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0860 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030a1
MEM[011030a1] <= 00u
flags now [32m 0---S--[0m

[33m 0861 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030a2
1 cycles
put_reg (r15) = 011030a2
flags now [32m 0---S--[0m
[36mREGS:  r15 011030a1:011030a2[0m

[33m 0862 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0865 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030a2
0x1 + 0x11030a2 + 0x0 = 0x11030a3
1 + 17838242 + 0 = 17838243
flags now [32m 0------[0m
put_reg (r14) = 011030a3
1 cycles
[36mREGS:  r14 011030a2:011030a3  psw 0----S--:0-------[0m

[33m 0866 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030a2
0x11030a2 - 0x1103438 - 0x0 = 0xfffffffffffffc6a
17838242 - 17839160 - 0 = -918
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0867 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030a2
MEM[011030a2] <= 00u
flags now [32m 0---S--[0m

[33m 0868 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030a3
1 cycles
put_reg (r15) = 011030a3
flags now [32m 0---S--[0m
[36mREGS:  r15 011030a2:011030a3[0m

[33m 0869 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0872 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030a3
0x1 + 0x11030a3 + 0x0 = 0x11030a4
1 + 17838243 + 0 = 17838244
flags now [32m 0------[0m
put_reg (r14) = 011030a4
1 cycles
[36mREGS:  r14 011030a3:011030a4  psw 0----S--:0-------[0m

[33m 0873 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030a3
0x11030a3 - 0x1103438 - 0x0 = 0xfffffffffffffc6b
17838243 - 17839160 - 0 = -917
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0874 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030a3
MEM[011030a3] <= 00u
flags now [32m 0---S--[0m

[33m 0875 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030a4
1 cycles
put_reg (r15) = 011030a4
flags now [32m 0---S--[0m
[36mREGS:  r15 011030a3:011030a4[0m

[33m 0876 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0879 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030a4
0x1 + 0x11030a4 + 0x0 = 0x11030a5
1 + 17838244 + 0 = 17838245
flags now [32m 0------[0m
put_reg (r14) = 011030a5
1 cycles
[36mREGS:  r14 011030a4:011030a5  psw 0----S--:0-------[0m

[33m 0880 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030a4
0x11030a4 - 0x1103438 - 0x0 = 0xfffffffffffffc6c
17838244 - 17839160 - 0 = -916
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0881 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030a4
MEM[011030a4] <= 00u
flags now [32m 0---S--[0m

[33m 0882 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030a5
1 cycles
put_reg (r15) = 011030a5
flags now [32m 0---S--[0m
[36mREGS:  r15 011030a4:011030a5[0m

[33m 0883 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0886 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030a5
0x1 + 0x11030a5 + 0x0 = 0x11030a6
1 + 17838245 + 0 = 17838246
flags now [32m 0------[0m
put_reg (r14) = 011030a6
1 cycles
[36mREGS:  r14 011030a5:011030a6  psw 0----S--:0-------[0m

[33m 0887 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030a5
0x11030a5 - 0x1103438 - 0x0 = 0xfffffffffffffc6d
17838245 - 17839160 - 0 = -915
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0888 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030a5
MEM[011030a5] <= 00u
flags now [32m 0---S--[0m

[33m 0889 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030a6
1 cycles
put_reg (r15) = 011030a6
flags now [32m 0---S--[0m
[36mREGS:  r15 011030a5:011030a6[0m

[33m 0890 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0893 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030a6
0x1 + 0x11030a6 + 0x0 = 0x11030a7
1 + 17838246 + 0 = 17838247
flags now [32m 0------[0m
put_reg (r14) = 011030a7
1 cycles
[36mREGS:  r14 011030a6:011030a7  psw 0----S--:0-------[0m

[33m 0894 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030a6
0x11030a6 - 0x1103438 - 0x0 = 0xfffffffffffffc6e
17838246 - 17839160 - 0 = -914
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0895 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030a6
MEM[011030a6] <= 00u
flags now [32m 0---S--[0m

[33m 0896 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030a7
1 cycles
put_reg (r15) = 011030a7
flags now [32m 0---S--[0m
[36mREGS:  r15 011030a6:011030a7[0m

[33m 0897 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0900 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030a7
0x1 + 0x11030a7 + 0x0 = 0x11030a8
1 + 17838247 + 0 = 17838248
flags now [32m 0------[0m
put_reg (r14) = 011030a8
1 cycles
[36mREGS:  r14 011030a7:011030a8  psw 0----S--:0-------[0m

[33m 0901 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030a7
0x11030a7 - 0x1103438 - 0x0 = 0xfffffffffffffc6f
17838247 - 17839160 - 0 = -913
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0902 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030a7
MEM[011030a7] <= 00u
flags now [32m 0---S--[0m

[33m 0903 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030a8
1 cycles
put_reg (r15) = 011030a8
flags now [32m 0---S--[0m
[36mREGS:  r15 011030a7:011030a8[0m

[33m 0904 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0907 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030a8
0x1 + 0x11030a8 + 0x0 = 0x11030a9
1 + 17838248 + 0 = 17838249
flags now [32m 0------[0m
put_reg (r14) = 011030a9
1 cycles
[36mREGS:  r14 011030a8:011030a9  psw 0----S--:0-------[0m

[33m 0908 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030a8
0x11030a8 - 0x1103438 - 0x0 = 0xfffffffffffffc70
17838248 - 17839160 - 0 = -912
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0909 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030a8
MEM[011030a8] <= 00u
flags now [32m 0---S--[0m

[33m 0910 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030a9
1 cycles
put_reg (r15) = 011030a9
flags now [32m 0---S--[0m
[36mREGS:  r15 011030a8:011030a9[0m

[33m 0911 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0914 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030a9
0x1 + 0x11030a9 + 0x0 = 0x11030aa
1 + 17838249 + 0 = 17838250
flags now [32m 0------[0m
put_reg (r14) = 011030aa
1 cycles
[36mREGS:  r14 011030a9:011030aa  psw 0----S--:0-------[0m

[33m 0915 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030a9
0x11030a9 - 0x1103438 - 0x0 = 0xfffffffffffffc71
17838249 - 17839160 - 0 = -911
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0916 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030a9
MEM[011030a9] <= 00u
flags now [32m 0---S--[0m

[33m 0917 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030aa
1 cycles
put_reg (r15) = 011030aa
flags now [32m 0---S--[0m
[36mREGS:  r15 011030a9:011030aa[0m

[33m 0918 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0921 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030aa
0x1 + 0x11030aa + 0x0 = 0x11030ab
1 + 17838250 + 0 = 17838251
flags now [32m 0------[0m
put_reg (r14) = 011030ab
1 cycles
[36mREGS:  r14 011030aa:011030ab  psw 0----S--:0-------[0m

[33m 0922 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030aa
0x11030aa - 0x1103438 - 0x0 = 0xfffffffffffffc72
17838250 - 17839160 - 0 = -910
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0923 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030aa
MEM[011030aa] <= 00u
flags now [32m 0---S--[0m

[33m 0924 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030ab
1 cycles
put_reg (r15) = 011030ab
flags now [32m 0---S--[0m
[36mREGS:  r15 011030aa:011030ab[0m

[33m 0925 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0928 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030ab
0x1 + 0x11030ab + 0x0 = 0x11030ac
1 + 17838251 + 0 = 17838252
flags now [32m 0------[0m
put_reg (r14) = 011030ac
1 cycles
[36mREGS:  r14 011030ab:011030ac  psw 0----S--:0-------[0m

[33m 0929 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030ab
0x11030ab - 0x1103438 - 0x0 = 0xfffffffffffffc73
17838251 - 17839160 - 0 = -909
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0930 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030ab
MEM[011030ab] <= 00u
flags now [32m 0---S--[0m

[33m 0931 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030ac
1 cycles
put_reg (r15) = 011030ac
flags now [32m 0---S--[0m
[36mREGS:  r15 011030ab:011030ac[0m

[33m 0932 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0935 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030ac
0x1 + 0x11030ac + 0x0 = 0x11030ad
1 + 17838252 + 0 = 17838253
flags now [32m 0------[0m
put_reg (r14) = 011030ad
1 cycles
[36mREGS:  r14 011030ac:011030ad  psw 0----S--:0-------[0m

[33m 0936 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030ac
0x11030ac - 0x1103438 - 0x0 = 0xfffffffffffffc74
17838252 - 17839160 - 0 = -908
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0937 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030ac
MEM[011030ac] <= 00u
flags now [32m 0---S--[0m

[33m 0938 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030ad
1 cycles
put_reg (r15) = 011030ad
flags now [32m 0---S--[0m
[36mREGS:  r15 011030ac:011030ad[0m

[33m 0939 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0942 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030ad
0x1 + 0x11030ad + 0x0 = 0x11030ae
1 + 17838253 + 0 = 17838254
flags now [32m 0------[0m
put_reg (r14) = 011030ae
1 cycles
[36mREGS:  r14 011030ad:011030ae  psw 0----S--:0-------[0m

[33m 0943 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030ad
0x11030ad - 0x1103438 - 0x0 = 0xfffffffffffffc75
17838253 - 17839160 - 0 = -907
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0944 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030ad
MEM[011030ad] <= 00u
flags now [32m 0---S--[0m

[33m 0945 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030ae
1 cycles
put_reg (r15) = 011030ae
flags now [32m 0---S--[0m
[36mREGS:  r15 011030ad:011030ae[0m

[33m 0946 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0949 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030ae
0x1 + 0x11030ae + 0x0 = 0x11030af
1 + 17838254 + 0 = 17838255
flags now [32m 0------[0m
put_reg (r14) = 011030af
1 cycles
[36mREGS:  r14 011030ae:011030af  psw 0----S--:0-------[0m

[33m 0950 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030ae
0x11030ae - 0x1103438 - 0x0 = 0xfffffffffffffc76
17838254 - 17839160 - 0 = -906
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0951 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030ae
MEM[011030ae] <= 00u
flags now [32m 0---S--[0m

[33m 0952 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030af
1 cycles
put_reg (r15) = 011030af
flags now [32m 0---S--[0m
[36mREGS:  r15 011030ae:011030af[0m

[33m 0953 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0956 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030af
0x1 + 0x11030af + 0x0 = 0x11030b0
1 + 17838255 + 0 = 17838256
flags now [32m 0------[0m
put_reg (r14) = 011030b0
1 cycles
[36mREGS:  r14 011030af:011030b0  psw 0----S--:0-------[0m

[33m 0957 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030af
0x11030af - 0x1103438 - 0x0 = 0xfffffffffffffc77
17838255 - 17839160 - 0 = -905
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0958 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030af
MEM[011030af] <= 00u
flags now [32m 0---S--[0m

[33m 0959 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030b0
1 cycles
put_reg (r15) = 011030b0
flags now [32m 0---S--[0m
[36mREGS:  r15 011030af:011030b0[0m

[33m 0960 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0963 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030b0
0x1 + 0x11030b0 + 0x0 = 0x11030b1
1 + 17838256 + 0 = 17838257
flags now [32m 0------[0m
put_reg (r14) = 011030b1
1 cycles
[36mREGS:  r14 011030b0:011030b1  psw 0----S--:0-------[0m

[33m 0964 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030b0
0x11030b0 - 0x1103438 - 0x0 = 0xfffffffffffffc78
17838256 - 17839160 - 0 = -904
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0965 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030b0
MEM[011030b0] <= 00u
flags now [32m 0---S--[0m

[33m 0966 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030b1
1 cycles
put_reg (r15) = 011030b1
flags now [32m 0---S--[0m
[36mREGS:  r15 011030b0:011030b1[0m

[33m 0967 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0970 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030b1
0x1 + 0x11030b1 + 0x0 = 0x11030b2
1 + 17838257 + 0 = 17838258
flags now [32m 0------[0m
put_reg (r14) = 011030b2
1 cycles
[36mREGS:  r14 011030b1:011030b2  psw 0----S--:0-------[0m

[33m 0971 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030b1
0x11030b1 - 0x1103438 - 0x0 = 0xfffffffffffffc79
17838257 - 17839160 - 0 = -903
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0972 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030b1
MEM[011030b1] <= 00u
flags now [32m 0---S--[0m

[33m 0973 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030b2
1 cycles
put_reg (r15) = 011030b2
flags now [32m 0---S--[0m
[36mREGS:  r15 011030b1:011030b2[0m

[33m 0974 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0977 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030b2
0x1 + 0x11030b2 + 0x0 = 0x11030b3
1 + 17838258 + 0 = 17838259
flags now [32m 0------[0m
put_reg (r14) = 011030b3
1 cycles
[36mREGS:  r14 011030b2:011030b3  psw 0----S--:0-------[0m

[33m 0978 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030b2
0x11030b2 - 0x1103438 - 0x0 = 0xfffffffffffffc7a
17838258 - 17839160 - 0 = -902
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0979 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030b2
MEM[011030b2] <= 00u
flags now [32m 0---S--[0m

[33m 0980 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030b3
1 cycles
put_reg (r15) = 011030b3
flags now [32m 0---S--[0m
[36mREGS:  r15 011030b2:011030b3[0m

[33m 0981 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0984 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030b3
0x1 + 0x11030b3 + 0x0 = 0x11030b4
1 + 17838259 + 0 = 17838260
flags now [32m 0------[0m
put_reg (r14) = 011030b4
1 cycles
[36mREGS:  r14 011030b3:011030b4  psw 0----S--:0-------[0m

[33m 0985 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030b3
0x11030b3 - 0x1103438 - 0x0 = 0xfffffffffffffc7b
17838259 - 17839160 - 0 = -901
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0986 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030b3
MEM[011030b3] <= 00u
flags now [32m 0---S--[0m

[33m 0987 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030b4
1 cycles
put_reg (r15) = 011030b4
flags now [32m 0---S--[0m
[36mREGS:  r15 011030b3:011030b4[0m

[33m 0988 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0991 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030b4
0x1 + 0x11030b4 + 0x0 = 0x11030b5
1 + 17838260 + 0 = 17838261
flags now [32m 0------[0m
put_reg (r14) = 011030b5
1 cycles
[36mREGS:  r14 011030b4:011030b5  psw 0----S--:0-------[0m

[33m 0992 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030b4
0x11030b4 - 0x1103438 - 0x0 = 0xfffffffffffffc7c
17838260 - 17839160 - 0 = -900
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0993 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030b4
MEM[011030b4] <= 00u
flags now [32m 0---S--[0m

[33m 0994 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030b5
1 cycles
put_reg (r15) = 011030b5
flags now [32m 0---S--[0m
[36mREGS:  r15 011030b4:011030b5[0m

[33m 0995 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 0998 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030b5
0x1 + 0x11030b5 + 0x0 = 0x11030b6
1 + 17838261 + 0 = 17838262
flags now [32m 0------[0m
put_reg (r14) = 011030b6
1 cycles
[36mREGS:  r14 011030b5:011030b6  psw 0----S--:0-------[0m

[33m 0999 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030b5
0x11030b5 - 0x1103438 - 0x0 = 0xfffffffffffffc7d
17838261 - 17839160 - 0 = -899
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1000 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030b5
MEM[011030b5] <= 00u
flags now [32m 0---S--[0m

[33m 1001 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030b6
1 cycles
put_reg (r15) = 011030b6
flags now [32m 0---S--[0m
[36mREGS:  r15 011030b5:011030b6[0m

[33m 1002 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1005 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030b6
0x1 + 0x11030b6 + 0x0 = 0x11030b7
1 + 17838262 + 0 = 17838263
flags now [32m 0------[0m
put_reg (r14) = 011030b7
1 cycles
[36mREGS:  r14 011030b6:011030b7  psw 0----S--:0-------[0m

[33m 1006 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030b6
0x11030b6 - 0x1103438 - 0x0 = 0xfffffffffffffc7e
17838262 - 17839160 - 0 = -898
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1007 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030b6
MEM[011030b6] <= 00u
flags now [32m 0---S--[0m

[33m 1008 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030b7
1 cycles
put_reg (r15) = 011030b7
flags now [32m 0---S--[0m
[36mREGS:  r15 011030b6:011030b7[0m

[33m 1009 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1012 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030b7
0x1 + 0x11030b7 + 0x0 = 0x11030b8
1 + 17838263 + 0 = 17838264
flags now [32m 0------[0m
put_reg (r14) = 011030b8
1 cycles
[36mREGS:  r14 011030b7:011030b8  psw 0----S--:0-------[0m

[33m 1013 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030b7
0x11030b7 - 0x1103438 - 0x0 = 0xfffffffffffffc7f
17838263 - 17839160 - 0 = -897
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1014 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030b7
MEM[011030b7] <= 00u
flags now [32m 0---S--[0m

[33m 1015 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030b8
1 cycles
put_reg (r15) = 011030b8
flags now [32m 0---S--[0m
[36mREGS:  r15 011030b7:011030b8[0m

[33m 1016 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1019 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030b8
0x1 + 0x11030b8 + 0x0 = 0x11030b9
1 + 17838264 + 0 = 17838265
flags now [32m 0------[0m
put_reg (r14) = 011030b9
1 cycles
[36mREGS:  r14 011030b8:011030b9  psw 0----S--:0-------[0m

[33m 1020 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030b8
0x11030b8 - 0x1103438 - 0x0 = 0xfffffffffffffc80
17838264 - 17839160 - 0 = -896
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1021 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030b8
MEM[011030b8] <= 00u
flags now [32m 0---S--[0m

[33m 1022 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030b9
1 cycles
put_reg (r15) = 011030b9
flags now [32m 0---S--[0m
[36mREGS:  r15 011030b8:011030b9[0m

[33m 1023 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1026 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030b9
0x1 + 0x11030b9 + 0x0 = 0x11030ba
1 + 17838265 + 0 = 17838266
flags now [32m 0------[0m
put_reg (r14) = 011030ba
1 cycles
[36mREGS:  r14 011030b9:011030ba  psw 0----S--:0-------[0m

[33m 1027 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030b9
0x11030b9 - 0x1103438 - 0x0 = 0xfffffffffffffc81
17838265 - 17839160 - 0 = -895
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1028 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030b9
MEM[011030b9] <= 00u
flags now [32m 0---S--[0m

[33m 1029 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030ba
1 cycles
put_reg (r15) = 011030ba
flags now [32m 0---S--[0m
[36mREGS:  r15 011030b9:011030ba[0m

[33m 1030 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1033 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030ba
0x1 + 0x11030ba + 0x0 = 0x11030bb
1 + 17838266 + 0 = 17838267
flags now [32m 0------[0m
put_reg (r14) = 011030bb
1 cycles
[36mREGS:  r14 011030ba:011030bb  psw 0----S--:0-------[0m

[33m 1034 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030ba
0x11030ba - 0x1103438 - 0x0 = 0xfffffffffffffc82
17838266 - 17839160 - 0 = -894
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1035 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030ba
MEM[011030ba] <= 00u
flags now [32m 0---S--[0m

[33m 1036 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030bb
1 cycles
put_reg (r15) = 011030bb
flags now [32m 0---S--[0m
[36mREGS:  r15 011030ba:011030bb[0m

[33m 1037 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1040 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030bb
0x1 + 0x11030bb + 0x0 = 0x11030bc
1 + 17838267 + 0 = 17838268
flags now [32m 0------[0m
put_reg (r14) = 011030bc
1 cycles
[36mREGS:  r14 011030bb:011030bc  psw 0----S--:0-------[0m

[33m 1041 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030bb
0x11030bb - 0x1103438 - 0x0 = 0xfffffffffffffc83
17838267 - 17839160 - 0 = -893
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1042 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030bb
MEM[011030bb] <= 00u
flags now [32m 0---S--[0m

[33m 1043 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030bc
1 cycles
put_reg (r15) = 011030bc
flags now [32m 0---S--[0m
[36mREGS:  r15 011030bb:011030bc[0m

[33m 1044 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1047 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030bc
0x1 + 0x11030bc + 0x0 = 0x11030bd
1 + 17838268 + 0 = 17838269
flags now [32m 0------[0m
put_reg (r14) = 011030bd
1 cycles
[36mREGS:  r14 011030bc:011030bd  psw 0----S--:0-------[0m

[33m 1048 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030bc
0x11030bc - 0x1103438 - 0x0 = 0xfffffffffffffc84
17838268 - 17839160 - 0 = -892
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1049 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030bc
MEM[011030bc] <= 00u
flags now [32m 0---S--[0m

[33m 1050 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030bd
1 cycles
put_reg (r15) = 011030bd
flags now [32m 0---S--[0m
[36mREGS:  r15 011030bc:011030bd[0m

[33m 1051 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1054 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030bd
0x1 + 0x11030bd + 0x0 = 0x11030be
1 + 17838269 + 0 = 17838270
flags now [32m 0------[0m
put_reg (r14) = 011030be
1 cycles
[36mREGS:  r14 011030bd:011030be  psw 0----S--:0-------[0m

[33m 1055 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030bd
0x11030bd - 0x1103438 - 0x0 = 0xfffffffffffffc85
17838269 - 17839160 - 0 = -891
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1056 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030bd
MEM[011030bd] <= 00u
flags now [32m 0---S--[0m

[33m 1057 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030be
1 cycles
put_reg (r15) = 011030be
flags now [32m 0---S--[0m
[36mREGS:  r15 011030bd:011030be[0m

[33m 1058 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1061 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030be
0x1 + 0x11030be + 0x0 = 0x11030bf
1 + 17838270 + 0 = 17838271
flags now [32m 0------[0m
put_reg (r14) = 011030bf
1 cycles
[36mREGS:  r14 011030be:011030bf  psw 0----S--:0-------[0m

[33m 1062 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030be
0x11030be - 0x1103438 - 0x0 = 0xfffffffffffffc86
17838270 - 17839160 - 0 = -890
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1063 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030be
MEM[011030be] <= 00u
flags now [32m 0---S--[0m

[33m 1064 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030bf
1 cycles
put_reg (r15) = 011030bf
flags now [32m 0---S--[0m
[36mREGS:  r15 011030be:011030bf[0m

[33m 1065 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1068 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030bf
0x1 + 0x11030bf + 0x0 = 0x11030c0
1 + 17838271 + 0 = 17838272
flags now [32m 0------[0m
put_reg (r14) = 011030c0
1 cycles
[36mREGS:  r14 011030bf:011030c0  psw 0----S--:0-------[0m

[33m 1069 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030bf
0x11030bf - 0x1103438 - 0x0 = 0xfffffffffffffc87
17838271 - 17839160 - 0 = -889
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1070 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030bf
MEM[011030bf] <= 00u
flags now [32m 0---S--[0m

[33m 1071 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030c0
1 cycles
put_reg (r15) = 011030c0
flags now [32m 0---S--[0m
[36mREGS:  r15 011030bf:011030c0[0m

[33m 1072 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1075 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030c0
0x1 + 0x11030c0 + 0x0 = 0x11030c1
1 + 17838272 + 0 = 17838273
flags now [32m 0------[0m
put_reg (r14) = 011030c1
1 cycles
[36mREGS:  r14 011030c0:011030c1  psw 0----S--:0-------[0m

[33m 1076 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030c0
0x11030c0 - 0x1103438 - 0x0 = 0xfffffffffffffc88
17838272 - 17839160 - 0 = -888
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1077 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030c0
MEM[011030c0] <= 00u
flags now [32m 0---S--[0m

[33m 1078 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030c1
1 cycles
put_reg (r15) = 011030c1
flags now [32m 0---S--[0m
[36mREGS:  r15 011030c0:011030c1[0m

[33m 1079 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1082 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030c1
0x1 + 0x11030c1 + 0x0 = 0x11030c2
1 + 17838273 + 0 = 17838274
flags now [32m 0------[0m
put_reg (r14) = 011030c2
1 cycles
[36mREGS:  r14 011030c1:011030c2  psw 0----S--:0-------[0m

[33m 1083 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030c1
0x11030c1 - 0x1103438 - 0x0 = 0xfffffffffffffc89
17838273 - 17839160 - 0 = -887
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1084 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030c1
MEM[011030c1] <= 00u
flags now [32m 0---S--[0m

[33m 1085 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030c2
1 cycles
put_reg (r15) = 011030c2
flags now [32m 0---S--[0m
[36mREGS:  r15 011030c1:011030c2[0m

[33m 1086 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1089 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030c2
0x1 + 0x11030c2 + 0x0 = 0x11030c3
1 + 17838274 + 0 = 17838275
flags now [32m 0------[0m
put_reg (r14) = 011030c3
1 cycles
[36mREGS:  r14 011030c2:011030c3  psw 0----S--:0-------[0m

[33m 1090 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030c2
0x11030c2 - 0x1103438 - 0x0 = 0xfffffffffffffc8a
17838274 - 17839160 - 0 = -886
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1091 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030c2
MEM[011030c2] <= 00u
flags now [32m 0---S--[0m

[33m 1092 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030c3
1 cycles
put_reg (r15) = 011030c3
flags now [32m 0---S--[0m
[36mREGS:  r15 011030c2:011030c3[0m

[33m 1093 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1096 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030c3
0x1 + 0x11030c3 + 0x0 = 0x11030c4
1 + 17838275 + 0 = 17838276
flags now [32m 0------[0m
put_reg (r14) = 011030c4
1 cycles
[36mREGS:  r14 011030c3:011030c4  psw 0----S--:0-------[0m

[33m 1097 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030c3
0x11030c3 - 0x1103438 - 0x0 = 0xfffffffffffffc8b
17838275 - 17839160 - 0 = -885
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1098 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030c3
MEM[011030c3] <= 00u
flags now [32m 0---S--[0m

[33m 1099 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030c4
1 cycles
put_reg (r15) = 011030c4
flags now [32m 0---S--[0m
[36mREGS:  r15 011030c3:011030c4[0m

[33m 1100 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1103 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030c4
0x1 + 0x11030c4 + 0x0 = 0x11030c5
1 + 17838276 + 0 = 17838277
flags now [32m 0------[0m
put_reg (r14) = 011030c5
1 cycles
[36mREGS:  r14 011030c4:011030c5  psw 0----S--:0-------[0m

[33m 1104 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030c4
0x11030c4 - 0x1103438 - 0x0 = 0xfffffffffffffc8c
17838276 - 17839160 - 0 = -884
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1105 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030c4
MEM[011030c4] <= 00u
flags now [32m 0---S--[0m

[33m 1106 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030c5
1 cycles
put_reg (r15) = 011030c5
flags now [32m 0---S--[0m
[36mREGS:  r15 011030c4:011030c5[0m

[33m 1107 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1110 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030c5
0x1 + 0x11030c5 + 0x0 = 0x11030c6
1 + 17838277 + 0 = 17838278
flags now [32m 0------[0m
put_reg (r14) = 011030c6
1 cycles
[36mREGS:  r14 011030c5:011030c6  psw 0----S--:0-------[0m

[33m 1111 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030c5
0x11030c5 - 0x1103438 - 0x0 = 0xfffffffffffffc8d
17838277 - 17839160 - 0 = -883
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1112 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030c5
MEM[011030c5] <= 00u
flags now [32m 0---S--[0m

[33m 1113 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030c6
1 cycles
put_reg (r15) = 011030c6
flags now [32m 0---S--[0m
[36mREGS:  r15 011030c5:011030c6[0m

[33m 1114 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1117 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030c6
0x1 + 0x11030c6 + 0x0 = 0x11030c7
1 + 17838278 + 0 = 17838279
flags now [32m 0------[0m
put_reg (r14) = 011030c7
1 cycles
[36mREGS:  r14 011030c6:011030c7  psw 0----S--:0-------[0m

[33m 1118 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030c6
0x11030c6 - 0x1103438 - 0x0 = 0xfffffffffffffc8e
17838278 - 17839160 - 0 = -882
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1119 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030c6
MEM[011030c6] <= 00u
flags now [32m 0---S--[0m

[33m 1120 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030c7
1 cycles
put_reg (r15) = 011030c7
flags now [32m 0---S--[0m
[36mREGS:  r15 011030c6:011030c7[0m

[33m 1121 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1124 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030c7
0x1 + 0x11030c7 + 0x0 = 0x11030c8
1 + 17838279 + 0 = 17838280
flags now [32m 0------[0m
put_reg (r14) = 011030c8
1 cycles
[36mREGS:  r14 011030c7:011030c8  psw 0----S--:0-------[0m

[33m 1125 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030c7
0x11030c7 - 0x1103438 - 0x0 = 0xfffffffffffffc8f
17838279 - 17839160 - 0 = -881
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1126 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030c7
MEM[011030c7] <= 00u
flags now [32m 0---S--[0m

[33m 1127 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030c8
1 cycles
put_reg (r15) = 011030c8
flags now [32m 0---S--[0m
[36mREGS:  r15 011030c7:011030c8[0m

[33m 1128 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1131 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030c8
0x1 + 0x11030c8 + 0x0 = 0x11030c9
1 + 17838280 + 0 = 17838281
flags now [32m 0------[0m
put_reg (r14) = 011030c9
1 cycles
[36mREGS:  r14 011030c8:011030c9  psw 0----S--:0-------[0m

[33m 1132 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030c8
0x11030c8 - 0x1103438 - 0x0 = 0xfffffffffffffc90
17838280 - 17839160 - 0 = -880
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1133 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030c8
MEM[011030c8] <= 00u
flags now [32m 0---S--[0m

[33m 1134 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030c9
1 cycles
put_reg (r15) = 011030c9
flags now [32m 0---S--[0m
[36mREGS:  r15 011030c8:011030c9[0m

[33m 1135 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1138 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030c9
0x1 + 0x11030c9 + 0x0 = 0x11030ca
1 + 17838281 + 0 = 17838282
flags now [32m 0------[0m
put_reg (r14) = 011030ca
1 cycles
[36mREGS:  r14 011030c9:011030ca  psw 0----S--:0-------[0m

[33m 1139 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030c9
0x11030c9 - 0x1103438 - 0x0 = 0xfffffffffffffc91
17838281 - 17839160 - 0 = -879
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1140 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030c9
MEM[011030c9] <= 00u
flags now [32m 0---S--[0m

[33m 1141 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030ca
1 cycles
put_reg (r15) = 011030ca
flags now [32m 0---S--[0m
[36mREGS:  r15 011030c9:011030ca[0m

[33m 1142 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1145 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030ca
0x1 + 0x11030ca + 0x0 = 0x11030cb
1 + 17838282 + 0 = 17838283
flags now [32m 0------[0m
put_reg (r14) = 011030cb
1 cycles
[36mREGS:  r14 011030ca:011030cb  psw 0----S--:0-------[0m

[33m 1146 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030ca
0x11030ca - 0x1103438 - 0x0 = 0xfffffffffffffc92
17838282 - 17839160 - 0 = -878
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1147 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030ca
MEM[011030ca] <= 00u
flags now [32m 0---S--[0m

[33m 1148 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030cb
1 cycles
put_reg (r15) = 011030cb
flags now [32m 0---S--[0m
[36mREGS:  r15 011030ca:011030cb[0m

[33m 1149 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1152 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030cb
0x1 + 0x11030cb + 0x0 = 0x11030cc
1 + 17838283 + 0 = 17838284
flags now [32m 0------[0m
put_reg (r14) = 011030cc
1 cycles
[36mREGS:  r14 011030cb:011030cc  psw 0----S--:0-------[0m

[33m 1153 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030cb
0x11030cb - 0x1103438 - 0x0 = 0xfffffffffffffc93
17838283 - 17839160 - 0 = -877
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1154 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030cb
MEM[011030cb] <= 00u
flags now [32m 0---S--[0m

[33m 1155 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030cc
1 cycles
put_reg (r15) = 011030cc
flags now [32m 0---S--[0m
[36mREGS:  r15 011030cb:011030cc[0m

[33m 1156 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1159 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030cc
0x1 + 0x11030cc + 0x0 = 0x11030cd
1 + 17838284 + 0 = 17838285
flags now [32m 0------[0m
put_reg (r14) = 011030cd
1 cycles
[36mREGS:  r14 011030cc:011030cd  psw 0----S--:0-------[0m

[33m 1160 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030cc
0x11030cc - 0x1103438 - 0x0 = 0xfffffffffffffc94
17838284 - 17839160 - 0 = -876
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1161 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030cc
MEM[011030cc] <= 00u
flags now [32m 0---S--[0m

[33m 1162 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030cd
1 cycles
put_reg (r15) = 011030cd
flags now [32m 0---S--[0m
[36mREGS:  r15 011030cc:011030cd[0m

[33m 1163 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1166 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030cd
0x1 + 0x11030cd + 0x0 = 0x11030ce
1 + 17838285 + 0 = 17838286
flags now [32m 0------[0m
put_reg (r14) = 011030ce
1 cycles
[36mREGS:  r14 011030cd:011030ce  psw 0----S--:0-------[0m

[33m 1167 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030cd
0x11030cd - 0x1103438 - 0x0 = 0xfffffffffffffc95
17838285 - 17839160 - 0 = -875
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1168 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030cd
MEM[011030cd] <= 00u
flags now [32m 0---S--[0m

[33m 1169 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030ce
1 cycles
put_reg (r15) = 011030ce
flags now [32m 0---S--[0m
[36mREGS:  r15 011030cd:011030ce[0m

[33m 1170 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1173 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030ce
0x1 + 0x11030ce + 0x0 = 0x11030cf
1 + 17838286 + 0 = 17838287
flags now [32m 0------[0m
put_reg (r14) = 011030cf
1 cycles
[36mREGS:  r14 011030ce:011030cf  psw 0----S--:0-------[0m

[33m 1174 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030ce
0x11030ce - 0x1103438 - 0x0 = 0xfffffffffffffc96
17838286 - 17839160 - 0 = -874
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1175 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030ce
MEM[011030ce] <= 00u
flags now [32m 0---S--[0m

[33m 1176 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030cf
1 cycles
put_reg (r15) = 011030cf
flags now [32m 0---S--[0m
[36mREGS:  r15 011030ce:011030cf[0m

[33m 1177 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1180 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030cf
0x1 + 0x11030cf + 0x0 = 0x11030d0
1 + 17838287 + 0 = 17838288
flags now [32m 0------[0m
put_reg (r14) = 011030d0
1 cycles
[36mREGS:  r14 011030cf:011030d0  psw 0----S--:0-------[0m

[33m 1181 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030cf
0x11030cf - 0x1103438 - 0x0 = 0xfffffffffffffc97
17838287 - 17839160 - 0 = -873
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1182 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030cf
MEM[011030cf] <= 00u
flags now [32m 0---S--[0m

[33m 1183 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030d0
1 cycles
put_reg (r15) = 011030d0
flags now [32m 0---S--[0m
[36mREGS:  r15 011030cf:011030d0[0m

[33m 1184 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1187 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030d0
0x1 + 0x11030d0 + 0x0 = 0x11030d1
1 + 17838288 + 0 = 17838289
flags now [32m 0------[0m
put_reg (r14) = 011030d1
1 cycles
[36mREGS:  r14 011030d0:011030d1  psw 0----S--:0-------[0m

[33m 1188 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030d0
0x11030d0 - 0x1103438 - 0x0 = 0xfffffffffffffc98
17838288 - 17839160 - 0 = -872
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1189 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030d0
MEM[011030d0] <= 00u
flags now [32m 0---S--[0m

[33m 1190 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030d1
1 cycles
put_reg (r15) = 011030d1
flags now [32m 0---S--[0m
[36mREGS:  r15 011030d0:011030d1[0m

[33m 1191 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1194 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030d1
0x1 + 0x11030d1 + 0x0 = 0x11030d2
1 + 17838289 + 0 = 17838290
flags now [32m 0------[0m
put_reg (r14) = 011030d2
1 cycles
[36mREGS:  r14 011030d1:011030d2  psw 0----S--:0-------[0m

[33m 1195 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030d1
0x11030d1 - 0x1103438 - 0x0 = 0xfffffffffffffc99
17838289 - 17839160 - 0 = -871
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1196 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030d1
MEM[011030d1] <= 00u
flags now [32m 0---S--[0m

[33m 1197 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030d2
1 cycles
put_reg (r15) = 011030d2
flags now [32m 0---S--[0m
[36mREGS:  r15 011030d1:011030d2[0m

[33m 1198 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1201 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030d2
0x1 + 0x11030d2 + 0x0 = 0x11030d3
1 + 17838290 + 0 = 17838291
flags now [32m 0------[0m
put_reg (r14) = 011030d3
1 cycles
[36mREGS:  r14 011030d2:011030d3  psw 0----S--:0-------[0m

[33m 1202 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030d2
0x11030d2 - 0x1103438 - 0x0 = 0xfffffffffffffc9a
17838290 - 17839160 - 0 = -870
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1203 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030d2
MEM[011030d2] <= 00u
flags now [32m 0---S--[0m

[33m 1204 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030d3
1 cycles
put_reg (r15) = 011030d3
flags now [32m 0---S--[0m
[36mREGS:  r15 011030d2:011030d3[0m

[33m 1205 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1208 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030d3
0x1 + 0x11030d3 + 0x0 = 0x11030d4
1 + 17838291 + 0 = 17838292
flags now [32m 0------[0m
put_reg (r14) = 011030d4
1 cycles
[36mREGS:  r14 011030d3:011030d4  psw 0----S--:0-------[0m

[33m 1209 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030d3
0x11030d3 - 0x1103438 - 0x0 = 0xfffffffffffffc9b
17838291 - 17839160 - 0 = -869
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1210 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030d3
MEM[011030d3] <= 00u
flags now [32m 0---S--[0m

[33m 1211 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030d4
1 cycles
put_reg (r15) = 011030d4
flags now [32m 0---S--[0m
[36mREGS:  r15 011030d3:011030d4[0m

[33m 1212 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1215 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030d4
0x1 + 0x11030d4 + 0x0 = 0x11030d5
1 + 17838292 + 0 = 17838293
flags now [32m 0------[0m
put_reg (r14) = 011030d5
1 cycles
[36mREGS:  r14 011030d4:011030d5  psw 0----S--:0-------[0m

[33m 1216 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030d4
0x11030d4 - 0x1103438 - 0x0 = 0xfffffffffffffc9c
17838292 - 17839160 - 0 = -868
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1217 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030d4
MEM[011030d4] <= 00u
flags now [32m 0---S--[0m

[33m 1218 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030d5
1 cycles
put_reg (r15) = 011030d5
flags now [32m 0---S--[0m
[36mREGS:  r15 011030d4:011030d5[0m

[33m 1219 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1222 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030d5
0x1 + 0x11030d5 + 0x0 = 0x11030d6
1 + 17838293 + 0 = 17838294
flags now [32m 0------[0m
put_reg (r14) = 011030d6
1 cycles
[36mREGS:  r14 011030d5:011030d6  psw 0----S--:0-------[0m

[33m 1223 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030d5
0x11030d5 - 0x1103438 - 0x0 = 0xfffffffffffffc9d
17838293 - 17839160 - 0 = -867
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1224 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030d5
MEM[011030d5] <= 00u
flags now [32m 0---S--[0m

[33m 1225 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030d6
1 cycles
put_reg (r15) = 011030d6
flags now [32m 0---S--[0m
[36mREGS:  r15 011030d5:011030d6[0m

[33m 1226 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1229 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030d6
0x1 + 0x11030d6 + 0x0 = 0x11030d7
1 + 17838294 + 0 = 17838295
flags now [32m 0------[0m
put_reg (r14) = 011030d7
1 cycles
[36mREGS:  r14 011030d6:011030d7  psw 0----S--:0-------[0m

[33m 1230 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030d6
0x11030d6 - 0x1103438 - 0x0 = 0xfffffffffffffc9e
17838294 - 17839160 - 0 = -866
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1231 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030d6
MEM[011030d6] <= 00u
flags now [32m 0---S--[0m

[33m 1232 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030d7
1 cycles
put_reg (r15) = 011030d7
flags now [32m 0---S--[0m
[36mREGS:  r15 011030d6:011030d7[0m

[33m 1233 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1236 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030d7
0x1 + 0x11030d7 + 0x0 = 0x11030d8
1 + 17838295 + 0 = 17838296
flags now [32m 0------[0m
put_reg (r14) = 011030d8
1 cycles
[36mREGS:  r14 011030d7:011030d8  psw 0----S--:0-------[0m

[33m 1237 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030d7
0x11030d7 - 0x1103438 - 0x0 = 0xfffffffffffffc9f
17838295 - 17839160 - 0 = -865
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1238 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030d7
MEM[011030d7] <= 00u
flags now [32m 0---S--[0m

[33m 1239 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030d8
1 cycles
put_reg (r15) = 011030d8
flags now [32m 0---S--[0m
[36mREGS:  r15 011030d7:011030d8[0m

[33m 1240 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1243 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030d8
0x1 + 0x11030d8 + 0x0 = 0x11030d9
1 + 17838296 + 0 = 17838297
flags now [32m 0------[0m
put_reg (r14) = 011030d9
1 cycles
[36mREGS:  r14 011030d8:011030d9  psw 0----S--:0-------[0m

[33m 1244 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030d8
0x11030d8 - 0x1103438 - 0x0 = 0xfffffffffffffca0
17838296 - 17839160 - 0 = -864
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1245 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030d8
MEM[011030d8] <= 00u
flags now [32m 0---S--[0m

[33m 1246 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030d9
1 cycles
put_reg (r15) = 011030d9
flags now [32m 0---S--[0m
[36mREGS:  r15 011030d8:011030d9[0m

[33m 1247 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1250 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030d9
0x1 + 0x11030d9 + 0x0 = 0x11030da
1 + 17838297 + 0 = 17838298
flags now [32m 0------[0m
put_reg (r14) = 011030da
1 cycles
[36mREGS:  r14 011030d9:011030da  psw 0----S--:0-------[0m

[33m 1251 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030d9
0x11030d9 - 0x1103438 - 0x0 = 0xfffffffffffffca1
17838297 - 17839160 - 0 = -863
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1252 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030d9
MEM[011030d9] <= 00u
flags now [32m 0---S--[0m

[33m 1253 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030da
1 cycles
put_reg (r15) = 011030da
flags now [32m 0---S--[0m
[36mREGS:  r15 011030d9:011030da[0m

[33m 1254 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1257 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030da
0x1 + 0x11030da + 0x0 = 0x11030db
1 + 17838298 + 0 = 17838299
flags now [32m 0------[0m
put_reg (r14) = 011030db
1 cycles
[36mREGS:  r14 011030da:011030db  psw 0----S--:0-------[0m

[33m 1258 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030da
0x11030da - 0x1103438 - 0x0 = 0xfffffffffffffca2
17838298 - 17839160 - 0 = -862
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1259 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030da
MEM[011030da] <= 00u
flags now [32m 0---S--[0m

[33m 1260 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030db
1 cycles
put_reg (r15) = 011030db
flags now [32m 0---S--[0m
[36mREGS:  r15 011030da:011030db[0m

[33m 1261 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1264 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030db
0x1 + 0x11030db + 0x0 = 0x11030dc
1 + 17838299 + 0 = 17838300
flags now [32m 0------[0m
put_reg (r14) = 011030dc
1 cycles
[36mREGS:  r14 011030db:011030dc  psw 0----S--:0-------[0m

[33m 1265 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030db
0x11030db - 0x1103438 - 0x0 = 0xfffffffffffffca3
17838299 - 17839160 - 0 = -861
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1266 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030db
MEM[011030db] <= 00u
flags now [32m 0---S--[0m

[33m 1267 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030dc
1 cycles
put_reg (r15) = 011030dc
flags now [32m 0---S--[0m
[36mREGS:  r15 011030db:011030dc[0m

[33m 1268 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1271 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030dc
0x1 + 0x11030dc + 0x0 = 0x11030dd
1 + 17838300 + 0 = 17838301
flags now [32m 0------[0m
put_reg (r14) = 011030dd
1 cycles
[36mREGS:  r14 011030dc:011030dd  psw 0----S--:0-------[0m

[33m 1272 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030dc
0x11030dc - 0x1103438 - 0x0 = 0xfffffffffffffca4
17838300 - 17839160 - 0 = -860
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1273 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030dc
MEM[011030dc] <= 00u
flags now [32m 0---S--[0m

[33m 1274 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030dd
1 cycles
put_reg (r15) = 011030dd
flags now [32m 0---S--[0m
[36mREGS:  r15 011030dc:011030dd[0m

[33m 1275 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1278 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030dd
0x1 + 0x11030dd + 0x0 = 0x11030de
1 + 17838301 + 0 = 17838302
flags now [32m 0------[0m
put_reg (r14) = 011030de
1 cycles
[36mREGS:  r14 011030dd:011030de  psw 0----S--:0-------[0m

[33m 1279 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030dd
0x11030dd - 0x1103438 - 0x0 = 0xfffffffffffffca5
17838301 - 17839160 - 0 = -859
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1280 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030dd
MEM[011030dd] <= 00u
flags now [32m 0---S--[0m

[33m 1281 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030de
1 cycles
put_reg (r15) = 011030de
flags now [32m 0---S--[0m
[36mREGS:  r15 011030dd:011030de[0m

[33m 1282 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1285 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030de
0x1 + 0x11030de + 0x0 = 0x11030df
1 + 17838302 + 0 = 17838303
flags now [32m 0------[0m
put_reg (r14) = 011030df
1 cycles
[36mREGS:  r14 011030de:011030df  psw 0----S--:0-------[0m

[33m 1286 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030de
0x11030de - 0x1103438 - 0x0 = 0xfffffffffffffca6
17838302 - 17839160 - 0 = -858
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1287 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030de
MEM[011030de] <= 00u
flags now [32m 0---S--[0m

[33m 1288 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030df
1 cycles
put_reg (r15) = 011030df
flags now [32m 0---S--[0m
[36mREGS:  r15 011030de:011030df[0m

[33m 1289 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1292 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030df
0x1 + 0x11030df + 0x0 = 0x11030e0
1 + 17838303 + 0 = 17838304
flags now [32m 0------[0m
put_reg (r14) = 011030e0
1 cycles
[36mREGS:  r14 011030df:011030e0  psw 0----S--:0-------[0m

[33m 1293 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030df
0x11030df - 0x1103438 - 0x0 = 0xfffffffffffffca7
17838303 - 17839160 - 0 = -857
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1294 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030df
MEM[011030df] <= 00u
flags now [32m 0---S--[0m

[33m 1295 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030e0
1 cycles
put_reg (r15) = 011030e0
flags now [32m 0---S--[0m
[36mREGS:  r15 011030df:011030e0[0m

[33m 1296 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1299 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030e0
0x1 + 0x11030e0 + 0x0 = 0x11030e1
1 + 17838304 + 0 = 17838305
flags now [32m 0------[0m
put_reg (r14) = 011030e1
1 cycles
[36mREGS:  r14 011030e0:011030e1  psw 0----S--:0-------[0m

[33m 1300 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030e0
0x11030e0 - 0x1103438 - 0x0 = 0xfffffffffffffca8
17838304 - 17839160 - 0 = -856
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1301 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030e0
MEM[011030e0] <= 00u
flags now [32m 0---S--[0m

[33m 1302 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030e1
1 cycles
put_reg (r15) = 011030e1
flags now [32m 0---S--[0m
[36mREGS:  r15 011030e0:011030e1[0m

[33m 1303 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1306 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030e1
0x1 + 0x11030e1 + 0x0 = 0x11030e2
1 + 17838305 + 0 = 17838306
flags now [32m 0------[0m
put_reg (r14) = 011030e2
1 cycles
[36mREGS:  r14 011030e1:011030e2  psw 0----S--:0-------[0m

[33m 1307 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030e1
0x11030e1 - 0x1103438 - 0x0 = 0xfffffffffffffca9
17838305 - 17839160 - 0 = -855
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1308 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030e1
MEM[011030e1] <= 00u
flags now [32m 0---S--[0m

[33m 1309 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030e2
1 cycles
put_reg (r15) = 011030e2
flags now [32m 0---S--[0m
[36mREGS:  r15 011030e1:011030e2[0m

[33m 1310 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1313 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030e2
0x1 + 0x11030e2 + 0x0 = 0x11030e3
1 + 17838306 + 0 = 17838307
flags now [32m 0------[0m
put_reg (r14) = 011030e3
1 cycles
[36mREGS:  r14 011030e2:011030e3  psw 0----S--:0-------[0m

[33m 1314 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030e2
0x11030e2 - 0x1103438 - 0x0 = 0xfffffffffffffcaa
17838306 - 17839160 - 0 = -854
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1315 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030e2
MEM[011030e2] <= 00u
flags now [32m 0---S--[0m

[33m 1316 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030e3
1 cycles
put_reg (r15) = 011030e3
flags now [32m 0---S--[0m
[36mREGS:  r15 011030e2:011030e3[0m

[33m 1317 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1320 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030e3
0x1 + 0x11030e3 + 0x0 = 0x11030e4
1 + 17838307 + 0 = 17838308
flags now [32m 0------[0m
put_reg (r14) = 011030e4
1 cycles
[36mREGS:  r14 011030e3:011030e4  psw 0----S--:0-------[0m

[33m 1321 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030e3
0x11030e3 - 0x1103438 - 0x0 = 0xfffffffffffffcab
17838307 - 17839160 - 0 = -853
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1322 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030e3
MEM[011030e3] <= 00u
flags now [32m 0---S--[0m

[33m 1323 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030e4
1 cycles
put_reg (r15) = 011030e4
flags now [32m 0---S--[0m
[36mREGS:  r15 011030e3:011030e4[0m

[33m 1324 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1327 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030e4
0x1 + 0x11030e4 + 0x0 = 0x11030e5
1 + 17838308 + 0 = 17838309
flags now [32m 0------[0m
put_reg (r14) = 011030e5
1 cycles
[36mREGS:  r14 011030e4:011030e5  psw 0----S--:0-------[0m

[33m 1328 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030e4
0x11030e4 - 0x1103438 - 0x0 = 0xfffffffffffffcac
17838308 - 17839160 - 0 = -852
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1329 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030e4
MEM[011030e4] <= 00u
flags now [32m 0---S--[0m

[33m 1330 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030e5
1 cycles
put_reg (r15) = 011030e5
flags now [32m 0---S--[0m
[36mREGS:  r15 011030e4:011030e5[0m

[33m 1331 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1334 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030e5
0x1 + 0x11030e5 + 0x0 = 0x11030e6
1 + 17838309 + 0 = 17838310
flags now [32m 0------[0m
put_reg (r14) = 011030e6
1 cycles
[36mREGS:  r14 011030e5:011030e6  psw 0----S--:0-------[0m

[33m 1335 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030e5
0x11030e5 - 0x1103438 - 0x0 = 0xfffffffffffffcad
17838309 - 17839160 - 0 = -851
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1336 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030e5
MEM[011030e5] <= 00u
flags now [32m 0---S--[0m

[33m 1337 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030e6
1 cycles
put_reg (r15) = 011030e6
flags now [32m 0---S--[0m
[36mREGS:  r15 011030e5:011030e6[0m

[33m 1338 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1341 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030e6
0x1 + 0x11030e6 + 0x0 = 0x11030e7
1 + 17838310 + 0 = 17838311
flags now [32m 0------[0m
put_reg (r14) = 011030e7
1 cycles
[36mREGS:  r14 011030e6:011030e7  psw 0----S--:0-------[0m

[33m 1342 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030e6
0x11030e6 - 0x1103438 - 0x0 = 0xfffffffffffffcae
17838310 - 17839160 - 0 = -850
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1343 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030e6
MEM[011030e6] <= 00u
flags now [32m 0---S--[0m

[33m 1344 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030e7
1 cycles
put_reg (r15) = 011030e7
flags now [32m 0---S--[0m
[36mREGS:  r15 011030e6:011030e7[0m

[33m 1345 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1348 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030e7
0x1 + 0x11030e7 + 0x0 = 0x11030e8
1 + 17838311 + 0 = 17838312
flags now [32m 0------[0m
put_reg (r14) = 011030e8
1 cycles
[36mREGS:  r14 011030e7:011030e8  psw 0----S--:0-------[0m

[33m 1349 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030e7
0x11030e7 - 0x1103438 - 0x0 = 0xfffffffffffffcaf
17838311 - 17839160 - 0 = -849
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1350 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030e7
MEM[011030e7] <= 00u
flags now [32m 0---S--[0m

[33m 1351 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030e8
1 cycles
put_reg (r15) = 011030e8
flags now [32m 0---S--[0m
[36mREGS:  r15 011030e7:011030e8[0m

[33m 1352 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1355 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030e8
0x1 + 0x11030e8 + 0x0 = 0x11030e9
1 + 17838312 + 0 = 17838313
flags now [32m 0------[0m
put_reg (r14) = 011030e9
1 cycles
[36mREGS:  r14 011030e8:011030e9  psw 0----S--:0-------[0m

[33m 1356 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030e8
0x11030e8 - 0x1103438 - 0x0 = 0xfffffffffffffcb0
17838312 - 17839160 - 0 = -848
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1357 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030e8
MEM[011030e8] <= 00u
flags now [32m 0---S--[0m

[33m 1358 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030e9
1 cycles
put_reg (r15) = 011030e9
flags now [32m 0---S--[0m
[36mREGS:  r15 011030e8:011030e9[0m

[33m 1359 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1362 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030e9
0x1 + 0x11030e9 + 0x0 = 0x11030ea
1 + 17838313 + 0 = 17838314
flags now [32m 0------[0m
put_reg (r14) = 011030ea
1 cycles
[36mREGS:  r14 011030e9:011030ea  psw 0----S--:0-------[0m

[33m 1363 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030e9
0x11030e9 - 0x1103438 - 0x0 = 0xfffffffffffffcb1
17838313 - 17839160 - 0 = -847
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1364 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030e9
MEM[011030e9] <= 00u
flags now [32m 0---S--[0m

[33m 1365 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030ea
1 cycles
put_reg (r15) = 011030ea
flags now [32m 0---S--[0m
[36mREGS:  r15 011030e9:011030ea[0m

[33m 1366 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1369 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030ea
0x1 + 0x11030ea + 0x0 = 0x11030eb
1 + 17838314 + 0 = 17838315
flags now [32m 0------[0m
put_reg (r14) = 011030eb
1 cycles
[36mREGS:  r14 011030ea:011030eb  psw 0----S--:0-------[0m

[33m 1370 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030ea
0x11030ea - 0x1103438 - 0x0 = 0xfffffffffffffcb2
17838314 - 17839160 - 0 = -846
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1371 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030ea
MEM[011030ea] <= 00u
flags now [32m 0---S--[0m

[33m 1372 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030eb
1 cycles
put_reg (r15) = 011030eb
flags now [32m 0---S--[0m
[36mREGS:  r15 011030ea:011030eb[0m

[33m 1373 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1376 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030eb
0x1 + 0x11030eb + 0x0 = 0x11030ec
1 + 17838315 + 0 = 17838316
flags now [32m 0------[0m
put_reg (r14) = 011030ec
1 cycles
[36mREGS:  r14 011030eb:011030ec  psw 0----S--:0-------[0m

[33m 1377 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030eb
0x11030eb - 0x1103438 - 0x0 = 0xfffffffffffffcb3
17838315 - 17839160 - 0 = -845
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1378 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030eb
MEM[011030eb] <= 00u
flags now [32m 0---S--[0m

[33m 1379 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030ec
1 cycles
put_reg (r15) = 011030ec
flags now [32m 0---S--[0m
[36mREGS:  r15 011030eb:011030ec[0m

[33m 1380 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1383 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030ec
0x1 + 0x11030ec + 0x0 = 0x11030ed
1 + 17838316 + 0 = 17838317
flags now [32m 0------[0m
put_reg (r14) = 011030ed
1 cycles
[36mREGS:  r14 011030ec:011030ed  psw 0----S--:0-------[0m

[33m 1384 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030ec
0x11030ec - 0x1103438 - 0x0 = 0xfffffffffffffcb4
17838316 - 17839160 - 0 = -844
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1385 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030ec
MEM[011030ec] <= 00u
flags now [32m 0---S--[0m

[33m 1386 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030ed
1 cycles
put_reg (r15) = 011030ed
flags now [32m 0---S--[0m
[36mREGS:  r15 011030ec:011030ed[0m

[33m 1387 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1390 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030ed
0x1 + 0x11030ed + 0x0 = 0x11030ee
1 + 17838317 + 0 = 17838318
flags now [32m 0------[0m
put_reg (r14) = 011030ee
1 cycles
[36mREGS:  r14 011030ed:011030ee  psw 0----S--:0-------[0m

[33m 1391 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030ed
0x11030ed - 0x1103438 - 0x0 = 0xfffffffffffffcb5
17838317 - 17839160 - 0 = -843
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1392 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030ed
MEM[011030ed] <= 00u
flags now [32m 0---S--[0m

[33m 1393 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030ee
1 cycles
put_reg (r15) = 011030ee
flags now [32m 0---S--[0m
[36mREGS:  r15 011030ed:011030ee[0m

[33m 1394 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1397 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030ee
0x1 + 0x11030ee + 0x0 = 0x11030ef
1 + 17838318 + 0 = 17838319
flags now [32m 0------[0m
put_reg (r14) = 011030ef
1 cycles
[36mREGS:  r14 011030ee:011030ef  psw 0----S--:0-------[0m

[33m 1398 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030ee
0x11030ee - 0x1103438 - 0x0 = 0xfffffffffffffcb6
17838318 - 17839160 - 0 = -842
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1399 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030ee
MEM[011030ee] <= 00u
flags now [32m 0---S--[0m

[33m 1400 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030ef
1 cycles
put_reg (r15) = 011030ef
flags now [32m 0---S--[0m
[36mREGS:  r15 011030ee:011030ef[0m

[33m 1401 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1404 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030ef
0x1 + 0x11030ef + 0x0 = 0x11030f0
1 + 17838319 + 0 = 17838320
flags now [32m 0------[0m
put_reg (r14) = 011030f0
1 cycles
[36mREGS:  r14 011030ef:011030f0  psw 0----S--:0-------[0m

[33m 1405 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030ef
0x11030ef - 0x1103438 - 0x0 = 0xfffffffffffffcb7
17838319 - 17839160 - 0 = -841
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1406 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030ef
MEM[011030ef] <= 00u
flags now [32m 0---S--[0m

[33m 1407 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030f0
1 cycles
put_reg (r15) = 011030f0
flags now [32m 0---S--[0m
[36mREGS:  r15 011030ef:011030f0[0m

[33m 1408 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1411 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030f0
0x1 + 0x11030f0 + 0x0 = 0x11030f1
1 + 17838320 + 0 = 17838321
flags now [32m 0------[0m
put_reg (r14) = 011030f1
1 cycles
[36mREGS:  r14 011030f0:011030f1  psw 0----S--:0-------[0m

[33m 1412 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030f0
0x11030f0 - 0x1103438 - 0x0 = 0xfffffffffffffcb8
17838320 - 17839160 - 0 = -840
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1413 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030f0
MEM[011030f0] <= 00u
flags now [32m 0---S--[0m

[33m 1414 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030f1
1 cycles
put_reg (r15) = 011030f1
flags now [32m 0---S--[0m
[36mREGS:  r15 011030f0:011030f1[0m

[33m 1415 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1418 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030f1
0x1 + 0x11030f1 + 0x0 = 0x11030f2
1 + 17838321 + 0 = 17838322
flags now [32m 0------[0m
put_reg (r14) = 011030f2
1 cycles
[36mREGS:  r14 011030f1:011030f2  psw 0----S--:0-------[0m

[33m 1419 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030f1
0x11030f1 - 0x1103438 - 0x0 = 0xfffffffffffffcb9
17838321 - 17839160 - 0 = -839
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1420 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030f1
MEM[011030f1] <= 00u
flags now [32m 0---S--[0m

[33m 1421 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030f2
1 cycles
put_reg (r15) = 011030f2
flags now [32m 0---S--[0m
[36mREGS:  r15 011030f1:011030f2[0m

[33m 1422 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1425 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030f2
0x1 + 0x11030f2 + 0x0 = 0x11030f3
1 + 17838322 + 0 = 17838323
flags now [32m 0------[0m
put_reg (r14) = 011030f3
1 cycles
[36mREGS:  r14 011030f2:011030f3  psw 0----S--:0-------[0m

[33m 1426 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030f2
0x11030f2 - 0x1103438 - 0x0 = 0xfffffffffffffcba
17838322 - 17839160 - 0 = -838
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1427 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030f2
MEM[011030f2] <= 00u
flags now [32m 0---S--[0m

[33m 1428 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030f3
1 cycles
put_reg (r15) = 011030f3
flags now [32m 0---S--[0m
[36mREGS:  r15 011030f2:011030f3[0m

[33m 1429 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1432 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030f3
0x1 + 0x11030f3 + 0x0 = 0x11030f4
1 + 17838323 + 0 = 17838324
flags now [32m 0------[0m
put_reg (r14) = 011030f4
1 cycles
[36mREGS:  r14 011030f3:011030f4  psw 0----S--:0-------[0m

[33m 1433 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030f3
0x11030f3 - 0x1103438 - 0x0 = 0xfffffffffffffcbb
17838323 - 17839160 - 0 = -837
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1434 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030f3
MEM[011030f3] <= 00u
flags now [32m 0---S--[0m

[33m 1435 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030f4
1 cycles
put_reg (r15) = 011030f4
flags now [32m 0---S--[0m
[36mREGS:  r15 011030f3:011030f4[0m

[33m 1436 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1439 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030f4
0x1 + 0x11030f4 + 0x0 = 0x11030f5
1 + 17838324 + 0 = 17838325
flags now [32m 0------[0m
put_reg (r14) = 011030f5
1 cycles
[36mREGS:  r14 011030f4:011030f5  psw 0----S--:0-------[0m

[33m 1440 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030f4
0x11030f4 - 0x1103438 - 0x0 = 0xfffffffffffffcbc
17838324 - 17839160 - 0 = -836
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1441 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030f4
MEM[011030f4] <= 00u
flags now [32m 0---S--[0m

[33m 1442 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030f5
1 cycles
put_reg (r15) = 011030f5
flags now [32m 0---S--[0m
[36mREGS:  r15 011030f4:011030f5[0m

[33m 1443 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1446 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030f5
0x1 + 0x11030f5 + 0x0 = 0x11030f6
1 + 17838325 + 0 = 17838326
flags now [32m 0------[0m
put_reg (r14) = 011030f6
1 cycles
[36mREGS:  r14 011030f5:011030f6  psw 0----S--:0-------[0m

[33m 1447 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030f5
0x11030f5 - 0x1103438 - 0x0 = 0xfffffffffffffcbd
17838325 - 17839160 - 0 = -835
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1448 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030f5
MEM[011030f5] <= 00u
flags now [32m 0---S--[0m

[33m 1449 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030f6
1 cycles
put_reg (r15) = 011030f6
flags now [32m 0---S--[0m
[36mREGS:  r15 011030f5:011030f6[0m

[33m 1450 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1453 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030f6
0x1 + 0x11030f6 + 0x0 = 0x11030f7
1 + 17838326 + 0 = 17838327
flags now [32m 0------[0m
put_reg (r14) = 011030f7
1 cycles
[36mREGS:  r14 011030f6:011030f7  psw 0----S--:0-------[0m

[33m 1454 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030f6
0x11030f6 - 0x1103438 - 0x0 = 0xfffffffffffffcbe
17838326 - 17839160 - 0 = -834
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1455 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030f6
MEM[011030f6] <= 00u
flags now [32m 0---S--[0m

[33m 1456 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030f7
1 cycles
put_reg (r15) = 011030f7
flags now [32m 0---S--[0m
[36mREGS:  r15 011030f6:011030f7[0m

[33m 1457 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1460 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030f7
0x1 + 0x11030f7 + 0x0 = 0x11030f8
1 + 17838327 + 0 = 17838328
flags now [32m 0------[0m
put_reg (r14) = 011030f8
1 cycles
[36mREGS:  r14 011030f7:011030f8  psw 0----S--:0-------[0m

[33m 1461 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030f7
0x11030f7 - 0x1103438 - 0x0 = 0xfffffffffffffcbf
17838327 - 17839160 - 0 = -833
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1462 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030f7
MEM[011030f7] <= 00u
flags now [32m 0---S--[0m

[33m 1463 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030f8
1 cycles
put_reg (r15) = 011030f8
flags now [32m 0---S--[0m
[36mREGS:  r15 011030f7:011030f8[0m

[33m 1464 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1467 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030f8
0x1 + 0x11030f8 + 0x0 = 0x11030f9
1 + 17838328 + 0 = 17838329
flags now [32m 0------[0m
put_reg (r14) = 011030f9
1 cycles
[36mREGS:  r14 011030f8:011030f9  psw 0----S--:0-------[0m

[33m 1468 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030f8
0x11030f8 - 0x1103438 - 0x0 = 0xfffffffffffffcc0
17838328 - 17839160 - 0 = -832
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1469 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030f8
MEM[011030f8] <= 00u
flags now [32m 0---S--[0m

[33m 1470 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030f9
1 cycles
put_reg (r15) = 011030f9
flags now [32m 0---S--[0m
[36mREGS:  r15 011030f8:011030f9[0m

[33m 1471 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1474 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030f9
0x1 + 0x11030f9 + 0x0 = 0x11030fa
1 + 17838329 + 0 = 17838330
flags now [32m 0------[0m
put_reg (r14) = 011030fa
1 cycles
[36mREGS:  r14 011030f9:011030fa  psw 0----S--:0-------[0m

[33m 1475 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030f9
0x11030f9 - 0x1103438 - 0x0 = 0xfffffffffffffcc1
17838329 - 17839160 - 0 = -831
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1476 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030f9
MEM[011030f9] <= 00u
flags now [32m 0---S--[0m

[33m 1477 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030fa
1 cycles
put_reg (r15) = 011030fa
flags now [32m 0---S--[0m
[36mREGS:  r15 011030f9:011030fa[0m

[33m 1478 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1481 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030fa
0x1 + 0x11030fa + 0x0 = 0x11030fb
1 + 17838330 + 0 = 17838331
flags now [32m 0------[0m
put_reg (r14) = 011030fb
1 cycles
[36mREGS:  r14 011030fa:011030fb  psw 0----S--:0-------[0m

[33m 1482 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030fa
0x11030fa - 0x1103438 - 0x0 = 0xfffffffffffffcc2
17838330 - 17839160 - 0 = -830
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1483 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030fa
MEM[011030fa] <= 00u
flags now [32m 0---S--[0m

[33m 1484 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030fb
1 cycles
put_reg (r15) = 011030fb
flags now [32m 0---S--[0m
[36mREGS:  r15 011030fa:011030fb[0m

[33m 1485 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1488 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030fb
0x1 + 0x11030fb + 0x0 = 0x11030fc
1 + 17838331 + 0 = 17838332
flags now [32m 0------[0m
put_reg (r14) = 011030fc
1 cycles
[36mREGS:  r14 011030fb:011030fc  psw 0----S--:0-------[0m

[33m 1489 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030fb
0x11030fb - 0x1103438 - 0x0 = 0xfffffffffffffcc3
17838331 - 17839160 - 0 = -829
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1490 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030fb
MEM[011030fb] <= 00u
flags now [32m 0---S--[0m

[33m 1491 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030fc
1 cycles
put_reg (r15) = 011030fc
flags now [32m 0---S--[0m
[36mREGS:  r15 011030fb:011030fc[0m

[33m 1492 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1495 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030fc
0x1 + 0x11030fc + 0x0 = 0x11030fd
1 + 17838332 + 0 = 17838333
flags now [32m 0------[0m
put_reg (r14) = 011030fd
1 cycles
[36mREGS:  r14 011030fc:011030fd  psw 0----S--:0-------[0m

[33m 1496 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030fc
0x11030fc - 0x1103438 - 0x0 = 0xfffffffffffffcc4
17838332 - 17839160 - 0 = -828
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1497 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030fc
MEM[011030fc] <= 00u
flags now [32m 0---S--[0m

[33m 1498 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030fd
1 cycles
put_reg (r15) = 011030fd
flags now [32m 0---S--[0m
[36mREGS:  r15 011030fc:011030fd[0m

[33m 1499 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1502 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030fd
0x1 + 0x11030fd + 0x0 = 0x11030fe
1 + 17838333 + 0 = 17838334
flags now [32m 0------[0m
put_reg (r14) = 011030fe
1 cycles
[36mREGS:  r14 011030fd:011030fe  psw 0----S--:0-------[0m

[33m 1503 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030fd
0x11030fd - 0x1103438 - 0x0 = 0xfffffffffffffcc5
17838333 - 17839160 - 0 = -827
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1504 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030fd
MEM[011030fd] <= 00u
flags now [32m 0---S--[0m

[33m 1505 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030fe
1 cycles
put_reg (r15) = 011030fe
flags now [32m 0---S--[0m
[36mREGS:  r15 011030fd:011030fe[0m

[33m 1506 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1509 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030fe
0x1 + 0x11030fe + 0x0 = 0x11030ff
1 + 17838334 + 0 = 17838335
flags now [32m 0------[0m
put_reg (r14) = 011030ff
1 cycles
[36mREGS:  r14 011030fe:011030ff  psw 0----S--:0-------[0m

[33m 1510 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030fe
0x11030fe - 0x1103438 - 0x0 = 0xfffffffffffffcc6
17838334 - 17839160 - 0 = -826
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1511 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030fe
MEM[011030fe] <= 00u
flags now [32m 0---S--[0m

[33m 1512 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011030ff
1 cycles
put_reg (r15) = 011030ff
flags now [32m 0---S--[0m
[36mREGS:  r15 011030fe:011030ff[0m

[33m 1513 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1516 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011030ff
0x1 + 0x11030ff + 0x0 = 0x1103100
1 + 17838335 + 0 = 17838336
flags now [32m 0------[0m
put_reg (r14) = 01103100
1 cycles
[36mREGS:  r14 011030ff:01103100  psw 0----S--:0-------[0m

[33m 1517 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011030ff
0x11030ff - 0x1103438 - 0x0 = 0xfffffffffffffcc7
17838335 - 17839160 - 0 = -825
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1518 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011030ff
MEM[011030ff] <= 00u
flags now [32m 0---S--[0m

[33m 1519 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103100
1 cycles
put_reg (r15) = 01103100
flags now [32m 0---S--[0m
[36mREGS:  r15 011030ff:01103100[0m

[33m 1520 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1523 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103100
0x1 + 0x1103100 + 0x0 = 0x1103101
1 + 17838336 + 0 = 17838337
flags now [32m 0------[0m
put_reg (r14) = 01103101
1 cycles
[36mREGS:  r14 01103100:01103101  psw 0----S--:0-------[0m

[33m 1524 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103100
0x1103100 - 0x1103438 - 0x0 = 0xfffffffffffffcc8
17838336 - 17839160 - 0 = -824
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1525 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103100
MEM[01103100] <= 00u
flags now [32m 0---S--[0m

[33m 1526 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103101
1 cycles
put_reg (r15) = 01103101
flags now [32m 0---S--[0m
[36mREGS:  r15 01103100:01103101[0m

[33m 1527 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1530 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103101
0x1 + 0x1103101 + 0x0 = 0x1103102
1 + 17838337 + 0 = 17838338
flags now [32m 0------[0m
put_reg (r14) = 01103102
1 cycles
[36mREGS:  r14 01103101:01103102  psw 0----S--:0-------[0m

[33m 1531 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103101
0x1103101 - 0x1103438 - 0x0 = 0xfffffffffffffcc9
17838337 - 17839160 - 0 = -823
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1532 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103101
MEM[01103101] <= 00u
flags now [32m 0---S--[0m

[33m 1533 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103102
1 cycles
put_reg (r15) = 01103102
flags now [32m 0---S--[0m
[36mREGS:  r15 01103101:01103102[0m

[33m 1534 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1537 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103102
0x1 + 0x1103102 + 0x0 = 0x1103103
1 + 17838338 + 0 = 17838339
flags now [32m 0------[0m
put_reg (r14) = 01103103
1 cycles
[36mREGS:  r14 01103102:01103103  psw 0----S--:0-------[0m

[33m 1538 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103102
0x1103102 - 0x1103438 - 0x0 = 0xfffffffffffffcca
17838338 - 17839160 - 0 = -822
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1539 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103102
MEM[01103102] <= 00u
flags now [32m 0---S--[0m

[33m 1540 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103103
1 cycles
put_reg (r15) = 01103103
flags now [32m 0---S--[0m
[36mREGS:  r15 01103102:01103103[0m

[33m 1541 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1544 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103103
0x1 + 0x1103103 + 0x0 = 0x1103104
1 + 17838339 + 0 = 17838340
flags now [32m 0------[0m
put_reg (r14) = 01103104
1 cycles
[36mREGS:  r14 01103103:01103104  psw 0----S--:0-------[0m

[33m 1545 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103103
0x1103103 - 0x1103438 - 0x0 = 0xfffffffffffffccb
17838339 - 17839160 - 0 = -821
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1546 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103103
MEM[01103103] <= 00u
flags now [32m 0---S--[0m

[33m 1547 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103104
1 cycles
put_reg (r15) = 01103104
flags now [32m 0---S--[0m
[36mREGS:  r15 01103103:01103104[0m

[33m 1548 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1551 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103104
0x1 + 0x1103104 + 0x0 = 0x1103105
1 + 17838340 + 0 = 17838341
flags now [32m 0------[0m
put_reg (r14) = 01103105
1 cycles
[36mREGS:  r14 01103104:01103105  psw 0----S--:0-------[0m

[33m 1552 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103104
0x1103104 - 0x1103438 - 0x0 = 0xfffffffffffffccc
17838340 - 17839160 - 0 = -820
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1553 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103104
MEM[01103104] <= 00u
flags now [32m 0---S--[0m

[33m 1554 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103105
1 cycles
put_reg (r15) = 01103105
flags now [32m 0---S--[0m
[36mREGS:  r15 01103104:01103105[0m

[33m 1555 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1558 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103105
0x1 + 0x1103105 + 0x0 = 0x1103106
1 + 17838341 + 0 = 17838342
flags now [32m 0------[0m
put_reg (r14) = 01103106
1 cycles
[36mREGS:  r14 01103105:01103106  psw 0----S--:0-------[0m

[33m 1559 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103105
0x1103105 - 0x1103438 - 0x0 = 0xfffffffffffffccd
17838341 - 17839160 - 0 = -819
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1560 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103105
MEM[01103105] <= 00u
flags now [32m 0---S--[0m

[33m 1561 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103106
1 cycles
put_reg (r15) = 01103106
flags now [32m 0---S--[0m
[36mREGS:  r15 01103105:01103106[0m

[33m 1562 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1565 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103106
0x1 + 0x1103106 + 0x0 = 0x1103107
1 + 17838342 + 0 = 17838343
flags now [32m 0------[0m
put_reg (r14) = 01103107
1 cycles
[36mREGS:  r14 01103106:01103107  psw 0----S--:0-------[0m

[33m 1566 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103106
0x1103106 - 0x1103438 - 0x0 = 0xfffffffffffffcce
17838342 - 17839160 - 0 = -818
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1567 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103106
MEM[01103106] <= 00u
flags now [32m 0---S--[0m

[33m 1568 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103107
1 cycles
put_reg (r15) = 01103107
flags now [32m 0---S--[0m
[36mREGS:  r15 01103106:01103107[0m

[33m 1569 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1572 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103107
0x1 + 0x1103107 + 0x0 = 0x1103108
1 + 17838343 + 0 = 17838344
flags now [32m 0------[0m
put_reg (r14) = 01103108
1 cycles
[36mREGS:  r14 01103107:01103108  psw 0----S--:0-------[0m

[33m 1573 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103107
0x1103107 - 0x1103438 - 0x0 = 0xfffffffffffffccf
17838343 - 17839160 - 0 = -817
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1574 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103107
MEM[01103107] <= 00u
flags now [32m 0---S--[0m

[33m 1575 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103108
1 cycles
put_reg (r15) = 01103108
flags now [32m 0---S--[0m
[36mREGS:  r15 01103107:01103108[0m

[33m 1576 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1579 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103108
0x1 + 0x1103108 + 0x0 = 0x1103109
1 + 17838344 + 0 = 17838345
flags now [32m 0------[0m
put_reg (r14) = 01103109
1 cycles
[36mREGS:  r14 01103108:01103109  psw 0----S--:0-------[0m

[33m 1580 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103108
0x1103108 - 0x1103438 - 0x0 = 0xfffffffffffffcd0
17838344 - 17839160 - 0 = -816
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1581 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103108
MEM[01103108] <= 00u
flags now [32m 0---S--[0m

[33m 1582 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103109
1 cycles
put_reg (r15) = 01103109
flags now [32m 0---S--[0m
[36mREGS:  r15 01103108:01103109[0m

[33m 1583 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1586 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103109
0x1 + 0x1103109 + 0x0 = 0x110310a
1 + 17838345 + 0 = 17838346
flags now [32m 0------[0m
put_reg (r14) = 0110310a
1 cycles
[36mREGS:  r14 01103109:0110310a  psw 0----S--:0-------[0m

[33m 1587 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103109
0x1103109 - 0x1103438 - 0x0 = 0xfffffffffffffcd1
17838345 - 17839160 - 0 = -815
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1588 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103109
MEM[01103109] <= 00u
flags now [32m 0---S--[0m

[33m 1589 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110310a
1 cycles
put_reg (r15) = 0110310a
flags now [32m 0---S--[0m
[36mREGS:  r15 01103109:0110310a[0m

[33m 1590 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1593 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110310a
0x1 + 0x110310a + 0x0 = 0x110310b
1 + 17838346 + 0 = 17838347
flags now [32m 0------[0m
put_reg (r14) = 0110310b
1 cycles
[36mREGS:  r14 0110310a:0110310b  psw 0----S--:0-------[0m

[33m 1594 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110310a
0x110310a - 0x1103438 - 0x0 = 0xfffffffffffffcd2
17838346 - 17839160 - 0 = -814
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1595 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110310a
MEM[0110310a] <= 00u
flags now [32m 0---S--[0m

[33m 1596 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110310b
1 cycles
put_reg (r15) = 0110310b
flags now [32m 0---S--[0m
[36mREGS:  r15 0110310a:0110310b[0m

[33m 1597 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1600 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110310b
0x1 + 0x110310b + 0x0 = 0x110310c
1 + 17838347 + 0 = 17838348
flags now [32m 0------[0m
put_reg (r14) = 0110310c
1 cycles
[36mREGS:  r14 0110310b:0110310c  psw 0----S--:0-------[0m

[33m 1601 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110310b
0x110310b - 0x1103438 - 0x0 = 0xfffffffffffffcd3
17838347 - 17839160 - 0 = -813
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1602 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110310b
MEM[0110310b] <= 00u
flags now [32m 0---S--[0m

[33m 1603 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110310c
1 cycles
put_reg (r15) = 0110310c
flags now [32m 0---S--[0m
[36mREGS:  r15 0110310b:0110310c[0m

[33m 1604 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1607 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110310c
0x1 + 0x110310c + 0x0 = 0x110310d
1 + 17838348 + 0 = 17838349
flags now [32m 0------[0m
put_reg (r14) = 0110310d
1 cycles
[36mREGS:  r14 0110310c:0110310d  psw 0----S--:0-------[0m

[33m 1608 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110310c
0x110310c - 0x1103438 - 0x0 = 0xfffffffffffffcd4
17838348 - 17839160 - 0 = -812
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1609 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110310c
MEM[0110310c] <= 00u
flags now [32m 0---S--[0m

[33m 1610 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110310d
1 cycles
put_reg (r15) = 0110310d
flags now [32m 0---S--[0m
[36mREGS:  r15 0110310c:0110310d[0m

[33m 1611 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1614 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110310d
0x1 + 0x110310d + 0x0 = 0x110310e
1 + 17838349 + 0 = 17838350
flags now [32m 0------[0m
put_reg (r14) = 0110310e
1 cycles
[36mREGS:  r14 0110310d:0110310e  psw 0----S--:0-------[0m

[33m 1615 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110310d
0x110310d - 0x1103438 - 0x0 = 0xfffffffffffffcd5
17838349 - 17839160 - 0 = -811
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1616 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110310d
MEM[0110310d] <= 00u
flags now [32m 0---S--[0m

[33m 1617 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110310e
1 cycles
put_reg (r15) = 0110310e
flags now [32m 0---S--[0m
[36mREGS:  r15 0110310d:0110310e[0m

[33m 1618 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1621 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110310e
0x1 + 0x110310e + 0x0 = 0x110310f
1 + 17838350 + 0 = 17838351
flags now [32m 0------[0m
put_reg (r14) = 0110310f
1 cycles
[36mREGS:  r14 0110310e:0110310f  psw 0----S--:0-------[0m

[33m 1622 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110310e
0x110310e - 0x1103438 - 0x0 = 0xfffffffffffffcd6
17838350 - 17839160 - 0 = -810
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1623 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110310e
MEM[0110310e] <= 00u
flags now [32m 0---S--[0m

[33m 1624 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110310f
1 cycles
put_reg (r15) = 0110310f
flags now [32m 0---S--[0m
[36mREGS:  r15 0110310e:0110310f[0m

[33m 1625 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1628 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110310f
0x1 + 0x110310f + 0x0 = 0x1103110
1 + 17838351 + 0 = 17838352
flags now [32m 0------[0m
put_reg (r14) = 01103110
1 cycles
[36mREGS:  r14 0110310f:01103110  psw 0----S--:0-------[0m

[33m 1629 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110310f
0x110310f - 0x1103438 - 0x0 = 0xfffffffffffffcd7
17838351 - 17839160 - 0 = -809
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1630 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110310f
MEM[0110310f] <= 00u
flags now [32m 0---S--[0m

[33m 1631 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103110
1 cycles
put_reg (r15) = 01103110
flags now [32m 0---S--[0m
[36mREGS:  r15 0110310f:01103110[0m

[33m 1632 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1635 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103110
0x1 + 0x1103110 + 0x0 = 0x1103111
1 + 17838352 + 0 = 17838353
flags now [32m 0------[0m
put_reg (r14) = 01103111
1 cycles
[36mREGS:  r14 01103110:01103111  psw 0----S--:0-------[0m

[33m 1636 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103110
0x1103110 - 0x1103438 - 0x0 = 0xfffffffffffffcd8
17838352 - 17839160 - 0 = -808
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1637 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103110
MEM[01103110] <= 00u
flags now [32m 0---S--[0m

[33m 1638 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103111
1 cycles
put_reg (r15) = 01103111
flags now [32m 0---S--[0m
[36mREGS:  r15 01103110:01103111[0m

[33m 1639 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1642 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103111
0x1 + 0x1103111 + 0x0 = 0x1103112
1 + 17838353 + 0 = 17838354
flags now [32m 0------[0m
put_reg (r14) = 01103112
1 cycles
[36mREGS:  r14 01103111:01103112  psw 0----S--:0-------[0m

[33m 1643 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103111
0x1103111 - 0x1103438 - 0x0 = 0xfffffffffffffcd9
17838353 - 17839160 - 0 = -807
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1644 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103111
MEM[01103111] <= 00u
flags now [32m 0---S--[0m

[33m 1645 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103112
1 cycles
put_reg (r15) = 01103112
flags now [32m 0---S--[0m
[36mREGS:  r15 01103111:01103112[0m

[33m 1646 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1649 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103112
0x1 + 0x1103112 + 0x0 = 0x1103113
1 + 17838354 + 0 = 17838355
flags now [32m 0------[0m
put_reg (r14) = 01103113
1 cycles
[36mREGS:  r14 01103112:01103113  psw 0----S--:0-------[0m

[33m 1650 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103112
0x1103112 - 0x1103438 - 0x0 = 0xfffffffffffffcda
17838354 - 17839160 - 0 = -806
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1651 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103112
MEM[01103112] <= 00u
flags now [32m 0---S--[0m

[33m 1652 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103113
1 cycles
put_reg (r15) = 01103113
flags now [32m 0---S--[0m
[36mREGS:  r15 01103112:01103113[0m

[33m 1653 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1656 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103113
0x1 + 0x1103113 + 0x0 = 0x1103114
1 + 17838355 + 0 = 17838356
flags now [32m 0------[0m
put_reg (r14) = 01103114
1 cycles
[36mREGS:  r14 01103113:01103114  psw 0----S--:0-------[0m

[33m 1657 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103113
0x1103113 - 0x1103438 - 0x0 = 0xfffffffffffffcdb
17838355 - 17839160 - 0 = -805
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1658 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103113
MEM[01103113] <= 00u
flags now [32m 0---S--[0m

[33m 1659 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103114
1 cycles
put_reg (r15) = 01103114
flags now [32m 0---S--[0m
[36mREGS:  r15 01103113:01103114[0m

[33m 1660 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1663 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103114
0x1 + 0x1103114 + 0x0 = 0x1103115
1 + 17838356 + 0 = 17838357
flags now [32m 0------[0m
put_reg (r14) = 01103115
1 cycles
[36mREGS:  r14 01103114:01103115  psw 0----S--:0-------[0m

[33m 1664 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103114
0x1103114 - 0x1103438 - 0x0 = 0xfffffffffffffcdc
17838356 - 17839160 - 0 = -804
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1665 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103114
MEM[01103114] <= 00u
flags now [32m 0---S--[0m

[33m 1666 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103115
1 cycles
put_reg (r15) = 01103115
flags now [32m 0---S--[0m
[36mREGS:  r15 01103114:01103115[0m

[33m 1667 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1670 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103115
0x1 + 0x1103115 + 0x0 = 0x1103116
1 + 17838357 + 0 = 17838358
flags now [32m 0------[0m
put_reg (r14) = 01103116
1 cycles
[36mREGS:  r14 01103115:01103116  psw 0----S--:0-------[0m

[33m 1671 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103115
0x1103115 - 0x1103438 - 0x0 = 0xfffffffffffffcdd
17838357 - 17839160 - 0 = -803
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1672 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103115
MEM[01103115] <= 00u
flags now [32m 0---S--[0m

[33m 1673 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103116
1 cycles
put_reg (r15) = 01103116
flags now [32m 0---S--[0m
[36mREGS:  r15 01103115:01103116[0m

[33m 1674 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1677 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103116
0x1 + 0x1103116 + 0x0 = 0x1103117
1 + 17838358 + 0 = 17838359
flags now [32m 0------[0m
put_reg (r14) = 01103117
1 cycles
[36mREGS:  r14 01103116:01103117  psw 0----S--:0-------[0m

[33m 1678 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103116
0x1103116 - 0x1103438 - 0x0 = 0xfffffffffffffcde
17838358 - 17839160 - 0 = -802
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1679 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103116
MEM[01103116] <= 00u
flags now [32m 0---S--[0m

[33m 1680 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103117
1 cycles
put_reg (r15) = 01103117
flags now [32m 0---S--[0m
[36mREGS:  r15 01103116:01103117[0m

[33m 1681 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1684 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103117
0x1 + 0x1103117 + 0x0 = 0x1103118
1 + 17838359 + 0 = 17838360
flags now [32m 0------[0m
put_reg (r14) = 01103118
1 cycles
[36mREGS:  r14 01103117:01103118  psw 0----S--:0-------[0m

[33m 1685 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103117
0x1103117 - 0x1103438 - 0x0 = 0xfffffffffffffcdf
17838359 - 17839160 - 0 = -801
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1686 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103117
MEM[01103117] <= 00u
flags now [32m 0---S--[0m

[33m 1687 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103118
1 cycles
put_reg (r15) = 01103118
flags now [32m 0---S--[0m
[36mREGS:  r15 01103117:01103118[0m

[33m 1688 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1691 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103118
0x1 + 0x1103118 + 0x0 = 0x1103119
1 + 17838360 + 0 = 17838361
flags now [32m 0------[0m
put_reg (r14) = 01103119
1 cycles
[36mREGS:  r14 01103118:01103119  psw 0----S--:0-------[0m

[33m 1692 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103118
0x1103118 - 0x1103438 - 0x0 = 0xfffffffffffffce0
17838360 - 17839160 - 0 = -800
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1693 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103118
MEM[01103118] <= 00u
flags now [32m 0---S--[0m

[33m 1694 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103119
1 cycles
put_reg (r15) = 01103119
flags now [32m 0---S--[0m
[36mREGS:  r15 01103118:01103119[0m

[33m 1695 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1698 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103119
0x1 + 0x1103119 + 0x0 = 0x110311a
1 + 17838361 + 0 = 17838362
flags now [32m 0------[0m
put_reg (r14) = 0110311a
1 cycles
[36mREGS:  r14 01103119:0110311a  psw 0----S--:0-------[0m

[33m 1699 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103119
0x1103119 - 0x1103438 - 0x0 = 0xfffffffffffffce1
17838361 - 17839160 - 0 = -799
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1700 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103119
MEM[01103119] <= 00u
flags now [32m 0---S--[0m

[33m 1701 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110311a
1 cycles
put_reg (r15) = 0110311a
flags now [32m 0---S--[0m
[36mREGS:  r15 01103119:0110311a[0m

[33m 1702 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1705 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110311a
0x1 + 0x110311a + 0x0 = 0x110311b
1 + 17838362 + 0 = 17838363
flags now [32m 0------[0m
put_reg (r14) = 0110311b
1 cycles
[36mREGS:  r14 0110311a:0110311b  psw 0----S--:0-------[0m

[33m 1706 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110311a
0x110311a - 0x1103438 - 0x0 = 0xfffffffffffffce2
17838362 - 17839160 - 0 = -798
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1707 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110311a
MEM[0110311a] <= 00u
flags now [32m 0---S--[0m

[33m 1708 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110311b
1 cycles
put_reg (r15) = 0110311b
flags now [32m 0---S--[0m
[36mREGS:  r15 0110311a:0110311b[0m

[33m 1709 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1712 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110311b
0x1 + 0x110311b + 0x0 = 0x110311c
1 + 17838363 + 0 = 17838364
flags now [32m 0------[0m
put_reg (r14) = 0110311c
1 cycles
[36mREGS:  r14 0110311b:0110311c  psw 0----S--:0-------[0m

[33m 1713 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110311b
0x110311b - 0x1103438 - 0x0 = 0xfffffffffffffce3
17838363 - 17839160 - 0 = -797
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1714 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110311b
MEM[0110311b] <= 00u
flags now [32m 0---S--[0m

[33m 1715 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110311c
1 cycles
put_reg (r15) = 0110311c
flags now [32m 0---S--[0m
[36mREGS:  r15 0110311b:0110311c[0m

[33m 1716 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1719 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110311c
0x1 + 0x110311c + 0x0 = 0x110311d
1 + 17838364 + 0 = 17838365
flags now [32m 0------[0m
put_reg (r14) = 0110311d
1 cycles
[36mREGS:  r14 0110311c:0110311d  psw 0----S--:0-------[0m

[33m 1720 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110311c
0x110311c - 0x1103438 - 0x0 = 0xfffffffffffffce4
17838364 - 17839160 - 0 = -796
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1721 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110311c
MEM[0110311c] <= 00u
flags now [32m 0---S--[0m

[33m 1722 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110311d
1 cycles
put_reg (r15) = 0110311d
flags now [32m 0---S--[0m
[36mREGS:  r15 0110311c:0110311d[0m

[33m 1723 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1726 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110311d
0x1 + 0x110311d + 0x0 = 0x110311e
1 + 17838365 + 0 = 17838366
flags now [32m 0------[0m
put_reg (r14) = 0110311e
1 cycles
[36mREGS:  r14 0110311d:0110311e  psw 0----S--:0-------[0m

[33m 1727 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110311d
0x110311d - 0x1103438 - 0x0 = 0xfffffffffffffce5
17838365 - 17839160 - 0 = -795
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1728 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110311d
MEM[0110311d] <= 00u
flags now [32m 0---S--[0m

[33m 1729 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110311e
1 cycles
put_reg (r15) = 0110311e
flags now [32m 0---S--[0m
[36mREGS:  r15 0110311d:0110311e[0m

[33m 1730 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1733 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110311e
0x1 + 0x110311e + 0x0 = 0x110311f
1 + 17838366 + 0 = 17838367
flags now [32m 0------[0m
put_reg (r14) = 0110311f
1 cycles
[36mREGS:  r14 0110311e:0110311f  psw 0----S--:0-------[0m

[33m 1734 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110311e
0x110311e - 0x1103438 - 0x0 = 0xfffffffffffffce6
17838366 - 17839160 - 0 = -794
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1735 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110311e
MEM[0110311e] <= 00u
flags now [32m 0---S--[0m

[33m 1736 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110311f
1 cycles
put_reg (r15) = 0110311f
flags now [32m 0---S--[0m
[36mREGS:  r15 0110311e:0110311f[0m

[33m 1737 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1740 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110311f
0x1 + 0x110311f + 0x0 = 0x1103120
1 + 17838367 + 0 = 17838368
flags now [32m 0------[0m
put_reg (r14) = 01103120
1 cycles
[36mREGS:  r14 0110311f:01103120  psw 0----S--:0-------[0m

[33m 1741 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110311f
0x110311f - 0x1103438 - 0x0 = 0xfffffffffffffce7
17838367 - 17839160 - 0 = -793
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1742 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110311f
MEM[0110311f] <= 00u
flags now [32m 0---S--[0m

[33m 1743 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103120
1 cycles
put_reg (r15) = 01103120
flags now [32m 0---S--[0m
[36mREGS:  r15 0110311f:01103120[0m

[33m 1744 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1747 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103120
0x1 + 0x1103120 + 0x0 = 0x1103121
1 + 17838368 + 0 = 17838369
flags now [32m 0------[0m
put_reg (r14) = 01103121
1 cycles
[36mREGS:  r14 01103120:01103121  psw 0----S--:0-------[0m

[33m 1748 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103120
0x1103120 - 0x1103438 - 0x0 = 0xfffffffffffffce8
17838368 - 17839160 - 0 = -792
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1749 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103120
MEM[01103120] <= 00u
flags now [32m 0---S--[0m

[33m 1750 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103121
1 cycles
put_reg (r15) = 01103121
flags now [32m 0---S--[0m
[36mREGS:  r15 01103120:01103121[0m

[33m 1751 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1754 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103121
0x1 + 0x1103121 + 0x0 = 0x1103122
1 + 17838369 + 0 = 17838370
flags now [32m 0------[0m
put_reg (r14) = 01103122
1 cycles
[36mREGS:  r14 01103121:01103122  psw 0----S--:0-------[0m

[33m 1755 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103121
0x1103121 - 0x1103438 - 0x0 = 0xfffffffffffffce9
17838369 - 17839160 - 0 = -791
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1756 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103121
MEM[01103121] <= 00u
flags now [32m 0---S--[0m

[33m 1757 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103122
1 cycles
put_reg (r15) = 01103122
flags now [32m 0---S--[0m
[36mREGS:  r15 01103121:01103122[0m

[33m 1758 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1761 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103122
0x1 + 0x1103122 + 0x0 = 0x1103123
1 + 17838370 + 0 = 17838371
flags now [32m 0------[0m
put_reg (r14) = 01103123
1 cycles
[36mREGS:  r14 01103122:01103123  psw 0----S--:0-------[0m

[33m 1762 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103122
0x1103122 - 0x1103438 - 0x0 = 0xfffffffffffffcea
17838370 - 17839160 - 0 = -790
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1763 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103122
MEM[01103122] <= 00u
flags now [32m 0---S--[0m

[33m 1764 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103123
1 cycles
put_reg (r15) = 01103123
flags now [32m 0---S--[0m
[36mREGS:  r15 01103122:01103123[0m

[33m 1765 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1768 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103123
0x1 + 0x1103123 + 0x0 = 0x1103124
1 + 17838371 + 0 = 17838372
flags now [32m 0------[0m
put_reg (r14) = 01103124
1 cycles
[36mREGS:  r14 01103123:01103124  psw 0----S--:0-------[0m

[33m 1769 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103123
0x1103123 - 0x1103438 - 0x0 = 0xfffffffffffffceb
17838371 - 17839160 - 0 = -789
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1770 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103123
MEM[01103123] <= 00u
flags now [32m 0---S--[0m

[33m 1771 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103124
1 cycles
put_reg (r15) = 01103124
flags now [32m 0---S--[0m
[36mREGS:  r15 01103123:01103124[0m

[33m 1772 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1775 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103124
0x1 + 0x1103124 + 0x0 = 0x1103125
1 + 17838372 + 0 = 17838373
flags now [32m 0------[0m
put_reg (r14) = 01103125
1 cycles
[36mREGS:  r14 01103124:01103125  psw 0----S--:0-------[0m

[33m 1776 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103124
0x1103124 - 0x1103438 - 0x0 = 0xfffffffffffffcec
17838372 - 17839160 - 0 = -788
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1777 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103124
MEM[01103124] <= 00u
flags now [32m 0---S--[0m

[33m 1778 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103125
1 cycles
put_reg (r15) = 01103125
flags now [32m 0---S--[0m
[36mREGS:  r15 01103124:01103125[0m

[33m 1779 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1782 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103125
0x1 + 0x1103125 + 0x0 = 0x1103126
1 + 17838373 + 0 = 17838374
flags now [32m 0------[0m
put_reg (r14) = 01103126
1 cycles
[36mREGS:  r14 01103125:01103126  psw 0----S--:0-------[0m

[33m 1783 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103125
0x1103125 - 0x1103438 - 0x0 = 0xfffffffffffffced
17838373 - 17839160 - 0 = -787
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1784 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103125
MEM[01103125] <= 00u
flags now [32m 0---S--[0m

[33m 1785 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103126
1 cycles
put_reg (r15) = 01103126
flags now [32m 0---S--[0m
[36mREGS:  r15 01103125:01103126[0m

[33m 1786 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1789 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103126
0x1 + 0x1103126 + 0x0 = 0x1103127
1 + 17838374 + 0 = 17838375
flags now [32m 0------[0m
put_reg (r14) = 01103127
1 cycles
[36mREGS:  r14 01103126:01103127  psw 0----S--:0-------[0m

[33m 1790 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103126
0x1103126 - 0x1103438 - 0x0 = 0xfffffffffffffcee
17838374 - 17839160 - 0 = -786
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1791 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103126
MEM[01103126] <= 00u
flags now [32m 0---S--[0m

[33m 1792 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103127
1 cycles
put_reg (r15) = 01103127
flags now [32m 0---S--[0m
[36mREGS:  r15 01103126:01103127[0m

[33m 1793 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1796 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103127
0x1 + 0x1103127 + 0x0 = 0x1103128
1 + 17838375 + 0 = 17838376
flags now [32m 0------[0m
put_reg (r14) = 01103128
1 cycles
[36mREGS:  r14 01103127:01103128  psw 0----S--:0-------[0m

[33m 1797 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103127
0x1103127 - 0x1103438 - 0x0 = 0xfffffffffffffcef
17838375 - 17839160 - 0 = -785
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1798 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103127
MEM[01103127] <= 00u
flags now [32m 0---S--[0m

[33m 1799 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103128
1 cycles
put_reg (r15) = 01103128
flags now [32m 0---S--[0m
[36mREGS:  r15 01103127:01103128[0m

[33m 1800 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1803 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103128
0x1 + 0x1103128 + 0x0 = 0x1103129
1 + 17838376 + 0 = 17838377
flags now [32m 0------[0m
put_reg (r14) = 01103129
1 cycles
[36mREGS:  r14 01103128:01103129  psw 0----S--:0-------[0m

[33m 1804 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103128
0x1103128 - 0x1103438 - 0x0 = 0xfffffffffffffcf0
17838376 - 17839160 - 0 = -784
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1805 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103128
MEM[01103128] <= 00u
flags now [32m 0---S--[0m

[33m 1806 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103129
1 cycles
put_reg (r15) = 01103129
flags now [32m 0---S--[0m
[36mREGS:  r15 01103128:01103129[0m

[33m 1807 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1810 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103129
0x1 + 0x1103129 + 0x0 = 0x110312a
1 + 17838377 + 0 = 17838378
flags now [32m 0------[0m
put_reg (r14) = 0110312a
1 cycles
[36mREGS:  r14 01103129:0110312a  psw 0----S--:0-------[0m

[33m 1811 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103129
0x1103129 - 0x1103438 - 0x0 = 0xfffffffffffffcf1
17838377 - 17839160 - 0 = -783
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1812 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103129
MEM[01103129] <= 00u
flags now [32m 0---S--[0m

[33m 1813 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110312a
1 cycles
put_reg (r15) = 0110312a
flags now [32m 0---S--[0m
[36mREGS:  r15 01103129:0110312a[0m

[33m 1814 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1817 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110312a
0x1 + 0x110312a + 0x0 = 0x110312b
1 + 17838378 + 0 = 17838379
flags now [32m 0------[0m
put_reg (r14) = 0110312b
1 cycles
[36mREGS:  r14 0110312a:0110312b  psw 0----S--:0-------[0m

[33m 1818 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110312a
0x110312a - 0x1103438 - 0x0 = 0xfffffffffffffcf2
17838378 - 17839160 - 0 = -782
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1819 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110312a
MEM[0110312a] <= 00u
flags now [32m 0---S--[0m

[33m 1820 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110312b
1 cycles
put_reg (r15) = 0110312b
flags now [32m 0---S--[0m
[36mREGS:  r15 0110312a:0110312b[0m

[33m 1821 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1824 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110312b
0x1 + 0x110312b + 0x0 = 0x110312c
1 + 17838379 + 0 = 17838380
flags now [32m 0------[0m
put_reg (r14) = 0110312c
1 cycles
[36mREGS:  r14 0110312b:0110312c  psw 0----S--:0-------[0m

[33m 1825 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110312b
0x110312b - 0x1103438 - 0x0 = 0xfffffffffffffcf3
17838379 - 17839160 - 0 = -781
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1826 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110312b
MEM[0110312b] <= 00u
flags now [32m 0---S--[0m

[33m 1827 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110312c
1 cycles
put_reg (r15) = 0110312c
flags now [32m 0---S--[0m
[36mREGS:  r15 0110312b:0110312c[0m

[33m 1828 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1831 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110312c
0x1 + 0x110312c + 0x0 = 0x110312d
1 + 17838380 + 0 = 17838381
flags now [32m 0------[0m
put_reg (r14) = 0110312d
1 cycles
[36mREGS:  r14 0110312c:0110312d  psw 0----S--:0-------[0m

[33m 1832 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110312c
0x110312c - 0x1103438 - 0x0 = 0xfffffffffffffcf4
17838380 - 17839160 - 0 = -780
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1833 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110312c
MEM[0110312c] <= 00u
flags now [32m 0---S--[0m

[33m 1834 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110312d
1 cycles
put_reg (r15) = 0110312d
flags now [32m 0---S--[0m
[36mREGS:  r15 0110312c:0110312d[0m

[33m 1835 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1838 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110312d
0x1 + 0x110312d + 0x0 = 0x110312e
1 + 17838381 + 0 = 17838382
flags now [32m 0------[0m
put_reg (r14) = 0110312e
1 cycles
[36mREGS:  r14 0110312d:0110312e  psw 0----S--:0-------[0m

[33m 1839 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110312d
0x110312d - 0x1103438 - 0x0 = 0xfffffffffffffcf5
17838381 - 17839160 - 0 = -779
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1840 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110312d
MEM[0110312d] <= 00u
flags now [32m 0---S--[0m

[33m 1841 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110312e
1 cycles
put_reg (r15) = 0110312e
flags now [32m 0---S--[0m
[36mREGS:  r15 0110312d:0110312e[0m

[33m 1842 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1845 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110312e
0x1 + 0x110312e + 0x0 = 0x110312f
1 + 17838382 + 0 = 17838383
flags now [32m 0------[0m
put_reg (r14) = 0110312f
1 cycles
[36mREGS:  r14 0110312e:0110312f  psw 0----S--:0-------[0m

[33m 1846 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110312e
0x110312e - 0x1103438 - 0x0 = 0xfffffffffffffcf6
17838382 - 17839160 - 0 = -778
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1847 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110312e
MEM[0110312e] <= 00u
flags now [32m 0---S--[0m

[33m 1848 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110312f
1 cycles
put_reg (r15) = 0110312f
flags now [32m 0---S--[0m
[36mREGS:  r15 0110312e:0110312f[0m

[33m 1849 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1852 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110312f
0x1 + 0x110312f + 0x0 = 0x1103130
1 + 17838383 + 0 = 17838384
flags now [32m 0------[0m
put_reg (r14) = 01103130
1 cycles
[36mREGS:  r14 0110312f:01103130  psw 0----S--:0-------[0m

[33m 1853 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110312f
0x110312f - 0x1103438 - 0x0 = 0xfffffffffffffcf7
17838383 - 17839160 - 0 = -777
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1854 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110312f
MEM[0110312f] <= 00u
flags now [32m 0---S--[0m

[33m 1855 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103130
1 cycles
put_reg (r15) = 01103130
flags now [32m 0---S--[0m
[36mREGS:  r15 0110312f:01103130[0m

[33m 1856 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1859 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103130
0x1 + 0x1103130 + 0x0 = 0x1103131
1 + 17838384 + 0 = 17838385
flags now [32m 0------[0m
put_reg (r14) = 01103131
1 cycles
[36mREGS:  r14 01103130:01103131  psw 0----S--:0-------[0m

[33m 1860 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103130
0x1103130 - 0x1103438 - 0x0 = 0xfffffffffffffcf8
17838384 - 17839160 - 0 = -776
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1861 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103130
MEM[01103130] <= 00u
flags now [32m 0---S--[0m

[33m 1862 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103131
1 cycles
put_reg (r15) = 01103131
flags now [32m 0---S--[0m
[36mREGS:  r15 01103130:01103131[0m

[33m 1863 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1866 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103131
0x1 + 0x1103131 + 0x0 = 0x1103132
1 + 17838385 + 0 = 17838386
flags now [32m 0------[0m
put_reg (r14) = 01103132
1 cycles
[36mREGS:  r14 01103131:01103132  psw 0----S--:0-------[0m

[33m 1867 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103131
0x1103131 - 0x1103438 - 0x0 = 0xfffffffffffffcf9
17838385 - 17839160 - 0 = -775
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1868 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103131
MEM[01103131] <= 00u
flags now [32m 0---S--[0m

[33m 1869 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103132
1 cycles
put_reg (r15) = 01103132
flags now [32m 0---S--[0m
[36mREGS:  r15 01103131:01103132[0m

[33m 1870 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1873 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103132
0x1 + 0x1103132 + 0x0 = 0x1103133
1 + 17838386 + 0 = 17838387
flags now [32m 0------[0m
put_reg (r14) = 01103133
1 cycles
[36mREGS:  r14 01103132:01103133  psw 0----S--:0-------[0m

[33m 1874 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103132
0x1103132 - 0x1103438 - 0x0 = 0xfffffffffffffcfa
17838386 - 17839160 - 0 = -774
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1875 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103132
MEM[01103132] <= 00u
flags now [32m 0---S--[0m

[33m 1876 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103133
1 cycles
put_reg (r15) = 01103133
flags now [32m 0---S--[0m
[36mREGS:  r15 01103132:01103133[0m

[33m 1877 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1880 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103133
0x1 + 0x1103133 + 0x0 = 0x1103134
1 + 17838387 + 0 = 17838388
flags now [32m 0------[0m
put_reg (r14) = 01103134
1 cycles
[36mREGS:  r14 01103133:01103134  psw 0----S--:0-------[0m

[33m 1881 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103133
0x1103133 - 0x1103438 - 0x0 = 0xfffffffffffffcfb
17838387 - 17839160 - 0 = -773
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1882 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103133
MEM[01103133] <= 00u
flags now [32m 0---S--[0m

[33m 1883 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103134
1 cycles
put_reg (r15) = 01103134
flags now [32m 0---S--[0m
[36mREGS:  r15 01103133:01103134[0m

[33m 1884 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1887 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103134
0x1 + 0x1103134 + 0x0 = 0x1103135
1 + 17838388 + 0 = 17838389
flags now [32m 0------[0m
put_reg (r14) = 01103135
1 cycles
[36mREGS:  r14 01103134:01103135  psw 0----S--:0-------[0m

[33m 1888 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103134
0x1103134 - 0x1103438 - 0x0 = 0xfffffffffffffcfc
17838388 - 17839160 - 0 = -772
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1889 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103134
MEM[01103134] <= 00u
flags now [32m 0---S--[0m

[33m 1890 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103135
1 cycles
put_reg (r15) = 01103135
flags now [32m 0---S--[0m
[36mREGS:  r15 01103134:01103135[0m

[33m 1891 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1894 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103135
0x1 + 0x1103135 + 0x0 = 0x1103136
1 + 17838389 + 0 = 17838390
flags now [32m 0------[0m
put_reg (r14) = 01103136
1 cycles
[36mREGS:  r14 01103135:01103136  psw 0----S--:0-------[0m

[33m 1895 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103135
0x1103135 - 0x1103438 - 0x0 = 0xfffffffffffffcfd
17838389 - 17839160 - 0 = -771
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1896 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103135
MEM[01103135] <= 00u
flags now [32m 0---S--[0m

[33m 1897 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103136
1 cycles
put_reg (r15) = 01103136
flags now [32m 0---S--[0m
[36mREGS:  r15 01103135:01103136[0m

[33m 1898 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1901 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103136
0x1 + 0x1103136 + 0x0 = 0x1103137
1 + 17838390 + 0 = 17838391
flags now [32m 0------[0m
put_reg (r14) = 01103137
1 cycles
[36mREGS:  r14 01103136:01103137  psw 0----S--:0-------[0m

[33m 1902 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103136
0x1103136 - 0x1103438 - 0x0 = 0xfffffffffffffcfe
17838390 - 17839160 - 0 = -770
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1903 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103136
MEM[01103136] <= 00u
flags now [32m 0---S--[0m

[33m 1904 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103137
1 cycles
put_reg (r15) = 01103137
flags now [32m 0---S--[0m
[36mREGS:  r15 01103136:01103137[0m

[33m 1905 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1908 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103137
0x1 + 0x1103137 + 0x0 = 0x1103138
1 + 17838391 + 0 = 17838392
flags now [32m 0------[0m
put_reg (r14) = 01103138
1 cycles
[36mREGS:  r14 01103137:01103138  psw 0----S--:0-------[0m

[33m 1909 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103137
0x1103137 - 0x1103438 - 0x0 = 0xfffffffffffffcff
17838391 - 17839160 - 0 = -769
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1910 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103137
MEM[01103137] <= 00u
flags now [32m 0---S--[0m

[33m 1911 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103138
1 cycles
put_reg (r15) = 01103138
flags now [32m 0---S--[0m
[36mREGS:  r15 01103137:01103138[0m

[33m 1912 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1915 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103138
0x1 + 0x1103138 + 0x0 = 0x1103139
1 + 17838392 + 0 = 17838393
flags now [32m 0------[0m
put_reg (r14) = 01103139
1 cycles
[36mREGS:  r14 01103138:01103139  psw 0----S--:0-------[0m

[33m 1916 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103138
0x1103138 - 0x1103438 - 0x0 = 0xfffffffffffffd00
17838392 - 17839160 - 0 = -768
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1917 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103138
MEM[01103138] <= 00u
flags now [32m 0---S--[0m

[33m 1918 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103139
1 cycles
put_reg (r15) = 01103139
flags now [32m 0---S--[0m
[36mREGS:  r15 01103138:01103139[0m

[33m 1919 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1922 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103139
0x1 + 0x1103139 + 0x0 = 0x110313a
1 + 17838393 + 0 = 17838394
flags now [32m 0------[0m
put_reg (r14) = 0110313a
1 cycles
[36mREGS:  r14 01103139:0110313a  psw 0----S--:0-------[0m

[33m 1923 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103139
0x1103139 - 0x1103438 - 0x0 = 0xfffffffffffffd01
17838393 - 17839160 - 0 = -767
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1924 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103139
MEM[01103139] <= 00u
flags now [32m 0---S--[0m

[33m 1925 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110313a
1 cycles
put_reg (r15) = 0110313a
flags now [32m 0---S--[0m
[36mREGS:  r15 01103139:0110313a[0m

[33m 1926 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1929 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110313a
0x1 + 0x110313a + 0x0 = 0x110313b
1 + 17838394 + 0 = 17838395
flags now [32m 0------[0m
put_reg (r14) = 0110313b
1 cycles
[36mREGS:  r14 0110313a:0110313b  psw 0----S--:0-------[0m

[33m 1930 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110313a
0x110313a - 0x1103438 - 0x0 = 0xfffffffffffffd02
17838394 - 17839160 - 0 = -766
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1931 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110313a
MEM[0110313a] <= 00u
flags now [32m 0---S--[0m

[33m 1932 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110313b
1 cycles
put_reg (r15) = 0110313b
flags now [32m 0---S--[0m
[36mREGS:  r15 0110313a:0110313b[0m

[33m 1933 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1936 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110313b
0x1 + 0x110313b + 0x0 = 0x110313c
1 + 17838395 + 0 = 17838396
flags now [32m 0------[0m
put_reg (r14) = 0110313c
1 cycles
[36mREGS:  r14 0110313b:0110313c  psw 0----S--:0-------[0m

[33m 1937 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110313b
0x110313b - 0x1103438 - 0x0 = 0xfffffffffffffd03
17838395 - 17839160 - 0 = -765
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1938 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110313b
MEM[0110313b] <= 00u
flags now [32m 0---S--[0m

[33m 1939 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110313c
1 cycles
put_reg (r15) = 0110313c
flags now [32m 0---S--[0m
[36mREGS:  r15 0110313b:0110313c[0m

[33m 1940 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1943 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110313c
0x1 + 0x110313c + 0x0 = 0x110313d
1 + 17838396 + 0 = 17838397
flags now [32m 0------[0m
put_reg (r14) = 0110313d
1 cycles
[36mREGS:  r14 0110313c:0110313d  psw 0----S--:0-------[0m

[33m 1944 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110313c
0x110313c - 0x1103438 - 0x0 = 0xfffffffffffffd04
17838396 - 17839160 - 0 = -764
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1945 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110313c
MEM[0110313c] <= 00u
flags now [32m 0---S--[0m

[33m 1946 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110313d
1 cycles
put_reg (r15) = 0110313d
flags now [32m 0---S--[0m
[36mREGS:  r15 0110313c:0110313d[0m

[33m 1947 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1950 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110313d
0x1 + 0x110313d + 0x0 = 0x110313e
1 + 17838397 + 0 = 17838398
flags now [32m 0------[0m
put_reg (r14) = 0110313e
1 cycles
[36mREGS:  r14 0110313d:0110313e  psw 0----S--:0-------[0m

[33m 1951 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110313d
0x110313d - 0x1103438 - 0x0 = 0xfffffffffffffd05
17838397 - 17839160 - 0 = -763
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1952 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110313d
MEM[0110313d] <= 00u
flags now [32m 0---S--[0m

[33m 1953 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110313e
1 cycles
put_reg (r15) = 0110313e
flags now [32m 0---S--[0m
[36mREGS:  r15 0110313d:0110313e[0m

[33m 1954 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1957 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110313e
0x1 + 0x110313e + 0x0 = 0x110313f
1 + 17838398 + 0 = 17838399
flags now [32m 0------[0m
put_reg (r14) = 0110313f
1 cycles
[36mREGS:  r14 0110313e:0110313f  psw 0----S--:0-------[0m

[33m 1958 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110313e
0x110313e - 0x1103438 - 0x0 = 0xfffffffffffffd06
17838398 - 17839160 - 0 = -762
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1959 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110313e
MEM[0110313e] <= 00u
flags now [32m 0---S--[0m

[33m 1960 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110313f
1 cycles
put_reg (r15) = 0110313f
flags now [32m 0---S--[0m
[36mREGS:  r15 0110313e:0110313f[0m

[33m 1961 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1964 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110313f
0x1 + 0x110313f + 0x0 = 0x1103140
1 + 17838399 + 0 = 17838400
flags now [32m 0------[0m
put_reg (r14) = 01103140
1 cycles
[36mREGS:  r14 0110313f:01103140  psw 0----S--:0-------[0m

[33m 1965 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110313f
0x110313f - 0x1103438 - 0x0 = 0xfffffffffffffd07
17838399 - 17839160 - 0 = -761
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1966 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110313f
MEM[0110313f] <= 00u
flags now [32m 0---S--[0m

[33m 1967 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103140
1 cycles
put_reg (r15) = 01103140
flags now [32m 0---S--[0m
[36mREGS:  r15 0110313f:01103140[0m

[33m 1968 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1971 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103140
0x1 + 0x1103140 + 0x0 = 0x1103141
1 + 17838400 + 0 = 17838401
flags now [32m 0------[0m
put_reg (r14) = 01103141
1 cycles
[36mREGS:  r14 01103140:01103141  psw 0----S--:0-------[0m

[33m 1972 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103140
0x1103140 - 0x1103438 - 0x0 = 0xfffffffffffffd08
17838400 - 17839160 - 0 = -760
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1973 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103140
MEM[01103140] <= 00u
flags now [32m 0---S--[0m

[33m 1974 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103141
1 cycles
put_reg (r15) = 01103141
flags now [32m 0---S--[0m
[36mREGS:  r15 01103140:01103141[0m

[33m 1975 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1978 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103141
0x1 + 0x1103141 + 0x0 = 0x1103142
1 + 17838401 + 0 = 17838402
flags now [32m 0------[0m
put_reg (r14) = 01103142
1 cycles
[36mREGS:  r14 01103141:01103142  psw 0----S--:0-------[0m

[33m 1979 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103141
0x1103141 - 0x1103438 - 0x0 = 0xfffffffffffffd09
17838401 - 17839160 - 0 = -759
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1980 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103141
MEM[01103141] <= 00u
flags now [32m 0---S--[0m

[33m 1981 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103142
1 cycles
put_reg (r15) = 01103142
flags now [32m 0---S--[0m
[36mREGS:  r15 01103141:01103142[0m

[33m 1982 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1985 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103142
0x1 + 0x1103142 + 0x0 = 0x1103143
1 + 17838402 + 0 = 17838403
flags now [32m 0------[0m
put_reg (r14) = 01103143
1 cycles
[36mREGS:  r14 01103142:01103143  psw 0----S--:0-------[0m

[33m 1986 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103142
0x1103142 - 0x1103438 - 0x0 = 0xfffffffffffffd0a
17838402 - 17839160 - 0 = -758
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1987 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103142
MEM[01103142] <= 00u
flags now [32m 0---S--[0m

[33m 1988 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103143
1 cycles
put_reg (r15) = 01103143
flags now [32m 0---S--[0m
[36mREGS:  r15 01103142:01103143[0m

[33m 1989 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1992 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103143
0x1 + 0x1103143 + 0x0 = 0x1103144
1 + 17838403 + 0 = 17838404
flags now [32m 0------[0m
put_reg (r14) = 01103144
1 cycles
[36mREGS:  r14 01103143:01103144  psw 0----S--:0-------[0m

[33m 1993 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103143
0x1103143 - 0x1103438 - 0x0 = 0xfffffffffffffd0b
17838403 - 17839160 - 0 = -757
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1994 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103143
MEM[01103143] <= 00u
flags now [32m 0---S--[0m

[33m 1995 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103144
1 cycles
put_reg (r15) = 01103144
flags now [32m 0---S--[0m
[36mREGS:  r15 01103143:01103144[0m

[33m 1996 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 1999 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103144
0x1 + 0x1103144 + 0x0 = 0x1103145
1 + 17838404 + 0 = 17838405
flags now [32m 0------[0m
put_reg (r14) = 01103145
1 cycles
[36mREGS:  r14 01103144:01103145  psw 0----S--:0-------[0m

[33m 2000 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103144
0x1103144 - 0x1103438 - 0x0 = 0xfffffffffffffd0c
17838404 - 17839160 - 0 = -756
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2001 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103144
MEM[01103144] <= 00u
flags now [32m 0---S--[0m

[33m 2002 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103145
1 cycles
put_reg (r15) = 01103145
flags now [32m 0---S--[0m
[36mREGS:  r15 01103144:01103145[0m

[33m 2003 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2006 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103145
0x1 + 0x1103145 + 0x0 = 0x1103146
1 + 17838405 + 0 = 17838406
flags now [32m 0------[0m
put_reg (r14) = 01103146
1 cycles
[36mREGS:  r14 01103145:01103146  psw 0----S--:0-------[0m

[33m 2007 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103145
0x1103145 - 0x1103438 - 0x0 = 0xfffffffffffffd0d
17838405 - 17839160 - 0 = -755
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2008 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103145
MEM[01103145] <= 00u
flags now [32m 0---S--[0m

[33m 2009 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103146
1 cycles
put_reg (r15) = 01103146
flags now [32m 0---S--[0m
[36mREGS:  r15 01103145:01103146[0m

[33m 2010 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2013 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103146
0x1 + 0x1103146 + 0x0 = 0x1103147
1 + 17838406 + 0 = 17838407
flags now [32m 0------[0m
put_reg (r14) = 01103147
1 cycles
[36mREGS:  r14 01103146:01103147  psw 0----S--:0-------[0m

[33m 2014 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103146
0x1103146 - 0x1103438 - 0x0 = 0xfffffffffffffd0e
17838406 - 17839160 - 0 = -754
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2015 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103146
MEM[01103146] <= 00u
flags now [32m 0---S--[0m

[33m 2016 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103147
1 cycles
put_reg (r15) = 01103147
flags now [32m 0---S--[0m
[36mREGS:  r15 01103146:01103147[0m

[33m 2017 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2020 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103147
0x1 + 0x1103147 + 0x0 = 0x1103148
1 + 17838407 + 0 = 17838408
flags now [32m 0------[0m
put_reg (r14) = 01103148
1 cycles
[36mREGS:  r14 01103147:01103148  psw 0----S--:0-------[0m

[33m 2021 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103147
0x1103147 - 0x1103438 - 0x0 = 0xfffffffffffffd0f
17838407 - 17839160 - 0 = -753
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2022 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103147
MEM[01103147] <= 00u
flags now [32m 0---S--[0m

[33m 2023 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103148
1 cycles
put_reg (r15) = 01103148
flags now [32m 0---S--[0m
[36mREGS:  r15 01103147:01103148[0m

[33m 2024 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2027 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103148
0x1 + 0x1103148 + 0x0 = 0x1103149
1 + 17838408 + 0 = 17838409
flags now [32m 0------[0m
put_reg (r14) = 01103149
1 cycles
[36mREGS:  r14 01103148:01103149  psw 0----S--:0-------[0m

[33m 2028 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103148
0x1103148 - 0x1103438 - 0x0 = 0xfffffffffffffd10
17838408 - 17839160 - 0 = -752
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2029 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103148
MEM[01103148] <= 00u
flags now [32m 0---S--[0m

[33m 2030 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103149
1 cycles
put_reg (r15) = 01103149
flags now [32m 0---S--[0m
[36mREGS:  r15 01103148:01103149[0m

[33m 2031 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2034 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103149
0x1 + 0x1103149 + 0x0 = 0x110314a
1 + 17838409 + 0 = 17838410
flags now [32m 0------[0m
put_reg (r14) = 0110314a
1 cycles
[36mREGS:  r14 01103149:0110314a  psw 0----S--:0-------[0m

[33m 2035 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103149
0x1103149 - 0x1103438 - 0x0 = 0xfffffffffffffd11
17838409 - 17839160 - 0 = -751
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2036 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103149
MEM[01103149] <= 00u
flags now [32m 0---S--[0m

[33m 2037 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110314a
1 cycles
put_reg (r15) = 0110314a
flags now [32m 0---S--[0m
[36mREGS:  r15 01103149:0110314a[0m

[33m 2038 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2041 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110314a
0x1 + 0x110314a + 0x0 = 0x110314b
1 + 17838410 + 0 = 17838411
flags now [32m 0------[0m
put_reg (r14) = 0110314b
1 cycles
[36mREGS:  r14 0110314a:0110314b  psw 0----S--:0-------[0m

[33m 2042 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110314a
0x110314a - 0x1103438 - 0x0 = 0xfffffffffffffd12
17838410 - 17839160 - 0 = -750
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2043 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110314a
MEM[0110314a] <= 00u
flags now [32m 0---S--[0m

[33m 2044 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110314b
1 cycles
put_reg (r15) = 0110314b
flags now [32m 0---S--[0m
[36mREGS:  r15 0110314a:0110314b[0m

[33m 2045 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2048 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110314b
0x1 + 0x110314b + 0x0 = 0x110314c
1 + 17838411 + 0 = 17838412
flags now [32m 0------[0m
put_reg (r14) = 0110314c
1 cycles
[36mREGS:  r14 0110314b:0110314c  psw 0----S--:0-------[0m

[33m 2049 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110314b
0x110314b - 0x1103438 - 0x0 = 0xfffffffffffffd13
17838411 - 17839160 - 0 = -749
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2050 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110314b
MEM[0110314b] <= 00u
flags now [32m 0---S--[0m

[33m 2051 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110314c
1 cycles
put_reg (r15) = 0110314c
flags now [32m 0---S--[0m
[36mREGS:  r15 0110314b:0110314c[0m

[33m 2052 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2055 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110314c
0x1 + 0x110314c + 0x0 = 0x110314d
1 + 17838412 + 0 = 17838413
flags now [32m 0------[0m
put_reg (r14) = 0110314d
1 cycles
[36mREGS:  r14 0110314c:0110314d  psw 0----S--:0-------[0m

[33m 2056 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110314c
0x110314c - 0x1103438 - 0x0 = 0xfffffffffffffd14
17838412 - 17839160 - 0 = -748
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2057 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110314c
MEM[0110314c] <= 00u
flags now [32m 0---S--[0m

[33m 2058 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110314d
1 cycles
put_reg (r15) = 0110314d
flags now [32m 0---S--[0m
[36mREGS:  r15 0110314c:0110314d[0m

[33m 2059 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2062 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110314d
0x1 + 0x110314d + 0x0 = 0x110314e
1 + 17838413 + 0 = 17838414
flags now [32m 0------[0m
put_reg (r14) = 0110314e
1 cycles
[36mREGS:  r14 0110314d:0110314e  psw 0----S--:0-------[0m

[33m 2063 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110314d
0x110314d - 0x1103438 - 0x0 = 0xfffffffffffffd15
17838413 - 17839160 - 0 = -747
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2064 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110314d
MEM[0110314d] <= 00u
flags now [32m 0---S--[0m

[33m 2065 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110314e
1 cycles
put_reg (r15) = 0110314e
flags now [32m 0---S--[0m
[36mREGS:  r15 0110314d:0110314e[0m

[33m 2066 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2069 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110314e
0x1 + 0x110314e + 0x0 = 0x110314f
1 + 17838414 + 0 = 17838415
flags now [32m 0------[0m
put_reg (r14) = 0110314f
1 cycles
[36mREGS:  r14 0110314e:0110314f  psw 0----S--:0-------[0m

[33m 2070 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110314e
0x110314e - 0x1103438 - 0x0 = 0xfffffffffffffd16
17838414 - 17839160 - 0 = -746
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2071 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110314e
MEM[0110314e] <= 00u
flags now [32m 0---S--[0m

[33m 2072 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110314f
1 cycles
put_reg (r15) = 0110314f
flags now [32m 0---S--[0m
[36mREGS:  r15 0110314e:0110314f[0m

[33m 2073 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2076 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110314f
0x1 + 0x110314f + 0x0 = 0x1103150
1 + 17838415 + 0 = 17838416
flags now [32m 0------[0m
put_reg (r14) = 01103150
1 cycles
[36mREGS:  r14 0110314f:01103150  psw 0----S--:0-------[0m

[33m 2077 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110314f
0x110314f - 0x1103438 - 0x0 = 0xfffffffffffffd17
17838415 - 17839160 - 0 = -745
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2078 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110314f
MEM[0110314f] <= 00u
flags now [32m 0---S--[0m

[33m 2079 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103150
1 cycles
put_reg (r15) = 01103150
flags now [32m 0---S--[0m
[36mREGS:  r15 0110314f:01103150[0m

[33m 2080 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2083 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103150
0x1 + 0x1103150 + 0x0 = 0x1103151
1 + 17838416 + 0 = 17838417
flags now [32m 0------[0m
put_reg (r14) = 01103151
1 cycles
[36mREGS:  r14 01103150:01103151  psw 0----S--:0-------[0m

[33m 2084 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103150
0x1103150 - 0x1103438 - 0x0 = 0xfffffffffffffd18
17838416 - 17839160 - 0 = -744
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2085 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103150
MEM[01103150] <= 00u
flags now [32m 0---S--[0m

[33m 2086 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103151
1 cycles
put_reg (r15) = 01103151
flags now [32m 0---S--[0m
[36mREGS:  r15 01103150:01103151[0m

[33m 2087 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2090 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103151
0x1 + 0x1103151 + 0x0 = 0x1103152
1 + 17838417 + 0 = 17838418
flags now [32m 0------[0m
put_reg (r14) = 01103152
1 cycles
[36mREGS:  r14 01103151:01103152  psw 0----S--:0-------[0m

[33m 2091 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103151
0x1103151 - 0x1103438 - 0x0 = 0xfffffffffffffd19
17838417 - 17839160 - 0 = -743
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2092 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103151
MEM[01103151] <= 00u
flags now [32m 0---S--[0m

[33m 2093 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103152
1 cycles
put_reg (r15) = 01103152
flags now [32m 0---S--[0m
[36mREGS:  r15 01103151:01103152[0m

[33m 2094 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2097 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103152
0x1 + 0x1103152 + 0x0 = 0x1103153
1 + 17838418 + 0 = 17838419
flags now [32m 0------[0m
put_reg (r14) = 01103153
1 cycles
[36mREGS:  r14 01103152:01103153  psw 0----S--:0-------[0m

[33m 2098 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103152
0x1103152 - 0x1103438 - 0x0 = 0xfffffffffffffd1a
17838418 - 17839160 - 0 = -742
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2099 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103152
MEM[01103152] <= 00u
flags now [32m 0---S--[0m

[33m 2100 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103153
1 cycles
put_reg (r15) = 01103153
flags now [32m 0---S--[0m
[36mREGS:  r15 01103152:01103153[0m

[33m 2101 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2104 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103153
0x1 + 0x1103153 + 0x0 = 0x1103154
1 + 17838419 + 0 = 17838420
flags now [32m 0------[0m
put_reg (r14) = 01103154
1 cycles
[36mREGS:  r14 01103153:01103154  psw 0----S--:0-------[0m

[33m 2105 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103153
0x1103153 - 0x1103438 - 0x0 = 0xfffffffffffffd1b
17838419 - 17839160 - 0 = -741
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2106 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103153
MEM[01103153] <= 00u
flags now [32m 0---S--[0m

[33m 2107 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103154
1 cycles
put_reg (r15) = 01103154
flags now [32m 0---S--[0m
[36mREGS:  r15 01103153:01103154[0m

[33m 2108 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2111 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103154
0x1 + 0x1103154 + 0x0 = 0x1103155
1 + 17838420 + 0 = 17838421
flags now [32m 0------[0m
put_reg (r14) = 01103155
1 cycles
[36mREGS:  r14 01103154:01103155  psw 0----S--:0-------[0m

[33m 2112 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103154
0x1103154 - 0x1103438 - 0x0 = 0xfffffffffffffd1c
17838420 - 17839160 - 0 = -740
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2113 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103154
MEM[01103154] <= 00u
flags now [32m 0---S--[0m

[33m 2114 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103155
1 cycles
put_reg (r15) = 01103155
flags now [32m 0---S--[0m
[36mREGS:  r15 01103154:01103155[0m

[33m 2115 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2118 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103155
0x1 + 0x1103155 + 0x0 = 0x1103156
1 + 17838421 + 0 = 17838422
flags now [32m 0------[0m
put_reg (r14) = 01103156
1 cycles
[36mREGS:  r14 01103155:01103156  psw 0----S--:0-------[0m

[33m 2119 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103155
0x1103155 - 0x1103438 - 0x0 = 0xfffffffffffffd1d
17838421 - 17839160 - 0 = -739
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2120 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103155
MEM[01103155] <= 00u
flags now [32m 0---S--[0m

[33m 2121 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103156
1 cycles
put_reg (r15) = 01103156
flags now [32m 0---S--[0m
[36mREGS:  r15 01103155:01103156[0m

[33m 2122 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2125 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103156
0x1 + 0x1103156 + 0x0 = 0x1103157
1 + 17838422 + 0 = 17838423
flags now [32m 0------[0m
put_reg (r14) = 01103157
1 cycles
[36mREGS:  r14 01103156:01103157  psw 0----S--:0-------[0m

[33m 2126 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103156
0x1103156 - 0x1103438 - 0x0 = 0xfffffffffffffd1e
17838422 - 17839160 - 0 = -738
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2127 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103156
MEM[01103156] <= 00u
flags now [32m 0---S--[0m

[33m 2128 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103157
1 cycles
put_reg (r15) = 01103157
flags now [32m 0---S--[0m
[36mREGS:  r15 01103156:01103157[0m

[33m 2129 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2132 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103157
0x1 + 0x1103157 + 0x0 = 0x1103158
1 + 17838423 + 0 = 17838424
flags now [32m 0------[0m
put_reg (r14) = 01103158
1 cycles
[36mREGS:  r14 01103157:01103158  psw 0----S--:0-------[0m

[33m 2133 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103157
0x1103157 - 0x1103438 - 0x0 = 0xfffffffffffffd1f
17838423 - 17839160 - 0 = -737
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2134 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103157
MEM[01103157] <= 00u
flags now [32m 0---S--[0m

[33m 2135 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103158
1 cycles
put_reg (r15) = 01103158
flags now [32m 0---S--[0m
[36mREGS:  r15 01103157:01103158[0m

[33m 2136 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2139 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103158
0x1 + 0x1103158 + 0x0 = 0x1103159
1 + 17838424 + 0 = 17838425
flags now [32m 0------[0m
put_reg (r14) = 01103159
1 cycles
[36mREGS:  r14 01103158:01103159  psw 0----S--:0-------[0m

[33m 2140 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103158
0x1103158 - 0x1103438 - 0x0 = 0xfffffffffffffd20
17838424 - 17839160 - 0 = -736
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2141 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103158
MEM[01103158] <= 00u
flags now [32m 0---S--[0m

[33m 2142 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103159
1 cycles
put_reg (r15) = 01103159
flags now [32m 0---S--[0m
[36mREGS:  r15 01103158:01103159[0m

[33m 2143 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2146 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103159
0x1 + 0x1103159 + 0x0 = 0x110315a
1 + 17838425 + 0 = 17838426
flags now [32m 0------[0m
put_reg (r14) = 0110315a
1 cycles
[36mREGS:  r14 01103159:0110315a  psw 0----S--:0-------[0m

[33m 2147 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103159
0x1103159 - 0x1103438 - 0x0 = 0xfffffffffffffd21
17838425 - 17839160 - 0 = -735
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2148 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103159
MEM[01103159] <= 00u
flags now [32m 0---S--[0m

[33m 2149 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110315a
1 cycles
put_reg (r15) = 0110315a
flags now [32m 0---S--[0m
[36mREGS:  r15 01103159:0110315a[0m

[33m 2150 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2153 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110315a
0x1 + 0x110315a + 0x0 = 0x110315b
1 + 17838426 + 0 = 17838427
flags now [32m 0------[0m
put_reg (r14) = 0110315b
1 cycles
[36mREGS:  r14 0110315a:0110315b  psw 0----S--:0-------[0m

[33m 2154 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110315a
0x110315a - 0x1103438 - 0x0 = 0xfffffffffffffd22
17838426 - 17839160 - 0 = -734
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2155 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110315a
MEM[0110315a] <= 00u
flags now [32m 0---S--[0m

[33m 2156 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110315b
1 cycles
put_reg (r15) = 0110315b
flags now [32m 0---S--[0m
[36mREGS:  r15 0110315a:0110315b[0m

[33m 2157 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2160 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110315b
0x1 + 0x110315b + 0x0 = 0x110315c
1 + 17838427 + 0 = 17838428
flags now [32m 0------[0m
put_reg (r14) = 0110315c
1 cycles
[36mREGS:  r14 0110315b:0110315c  psw 0----S--:0-------[0m

[33m 2161 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110315b
0x110315b - 0x1103438 - 0x0 = 0xfffffffffffffd23
17838427 - 17839160 - 0 = -733
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2162 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110315b
MEM[0110315b] <= 00u
flags now [32m 0---S--[0m

[33m 2163 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110315c
1 cycles
put_reg (r15) = 0110315c
flags now [32m 0---S--[0m
[36mREGS:  r15 0110315b:0110315c[0m

[33m 2164 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2167 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110315c
0x1 + 0x110315c + 0x0 = 0x110315d
1 + 17838428 + 0 = 17838429
flags now [32m 0------[0m
put_reg (r14) = 0110315d
1 cycles
[36mREGS:  r14 0110315c:0110315d  psw 0----S--:0-------[0m

[33m 2168 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110315c
0x110315c - 0x1103438 - 0x0 = 0xfffffffffffffd24
17838428 - 17839160 - 0 = -732
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2169 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110315c
MEM[0110315c] <= 00u
flags now [32m 0---S--[0m

[33m 2170 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110315d
1 cycles
put_reg (r15) = 0110315d
flags now [32m 0---S--[0m
[36mREGS:  r15 0110315c:0110315d[0m

[33m 2171 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2174 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110315d
0x1 + 0x110315d + 0x0 = 0x110315e
1 + 17838429 + 0 = 17838430
flags now [32m 0------[0m
put_reg (r14) = 0110315e
1 cycles
[36mREGS:  r14 0110315d:0110315e  psw 0----S--:0-------[0m

[33m 2175 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110315d
0x110315d - 0x1103438 - 0x0 = 0xfffffffffffffd25
17838429 - 17839160 - 0 = -731
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2176 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110315d
MEM[0110315d] <= 00u
flags now [32m 0---S--[0m

[33m 2177 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110315e
1 cycles
put_reg (r15) = 0110315e
flags now [32m 0---S--[0m
[36mREGS:  r15 0110315d:0110315e[0m

[33m 2178 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2181 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110315e
0x1 + 0x110315e + 0x0 = 0x110315f
1 + 17838430 + 0 = 17838431
flags now [32m 0------[0m
put_reg (r14) = 0110315f
1 cycles
[36mREGS:  r14 0110315e:0110315f  psw 0----S--:0-------[0m

[33m 2182 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110315e
0x110315e - 0x1103438 - 0x0 = 0xfffffffffffffd26
17838430 - 17839160 - 0 = -730
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2183 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110315e
MEM[0110315e] <= 00u
flags now [32m 0---S--[0m

[33m 2184 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110315f
1 cycles
put_reg (r15) = 0110315f
flags now [32m 0---S--[0m
[36mREGS:  r15 0110315e:0110315f[0m

[33m 2185 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2188 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110315f
0x1 + 0x110315f + 0x0 = 0x1103160
1 + 17838431 + 0 = 17838432
flags now [32m 0------[0m
put_reg (r14) = 01103160
1 cycles
[36mREGS:  r14 0110315f:01103160  psw 0----S--:0-------[0m

[33m 2189 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110315f
0x110315f - 0x1103438 - 0x0 = 0xfffffffffffffd27
17838431 - 17839160 - 0 = -729
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2190 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110315f
MEM[0110315f] <= 00u
flags now [32m 0---S--[0m

[33m 2191 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103160
1 cycles
put_reg (r15) = 01103160
flags now [32m 0---S--[0m
[36mREGS:  r15 0110315f:01103160[0m

[33m 2192 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2195 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103160
0x1 + 0x1103160 + 0x0 = 0x1103161
1 + 17838432 + 0 = 17838433
flags now [32m 0------[0m
put_reg (r14) = 01103161
1 cycles
[36mREGS:  r14 01103160:01103161  psw 0----S--:0-------[0m

[33m 2196 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103160
0x1103160 - 0x1103438 - 0x0 = 0xfffffffffffffd28
17838432 - 17839160 - 0 = -728
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2197 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103160
MEM[01103160] <= 00u
flags now [32m 0---S--[0m

[33m 2198 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103161
1 cycles
put_reg (r15) = 01103161
flags now [32m 0---S--[0m
[36mREGS:  r15 01103160:01103161[0m

[33m 2199 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2202 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103161
0x1 + 0x1103161 + 0x0 = 0x1103162
1 + 17838433 + 0 = 17838434
flags now [32m 0------[0m
put_reg (r14) = 01103162
1 cycles
[36mREGS:  r14 01103161:01103162  psw 0----S--:0-------[0m

[33m 2203 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103161
0x1103161 - 0x1103438 - 0x0 = 0xfffffffffffffd29
17838433 - 17839160 - 0 = -727
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2204 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103161
MEM[01103161] <= 00u
flags now [32m 0---S--[0m

[33m 2205 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103162
1 cycles
put_reg (r15) = 01103162
flags now [32m 0---S--[0m
[36mREGS:  r15 01103161:01103162[0m

[33m 2206 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2209 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103162
0x1 + 0x1103162 + 0x0 = 0x1103163
1 + 17838434 + 0 = 17838435
flags now [32m 0------[0m
put_reg (r14) = 01103163
1 cycles
[36mREGS:  r14 01103162:01103163  psw 0----S--:0-------[0m

[33m 2210 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103162
0x1103162 - 0x1103438 - 0x0 = 0xfffffffffffffd2a
17838434 - 17839160 - 0 = -726
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2211 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103162
MEM[01103162] <= 00u
flags now [32m 0---S--[0m

[33m 2212 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103163
1 cycles
put_reg (r15) = 01103163
flags now [32m 0---S--[0m
[36mREGS:  r15 01103162:01103163[0m

[33m 2213 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2216 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103163
0x1 + 0x1103163 + 0x0 = 0x1103164
1 + 17838435 + 0 = 17838436
flags now [32m 0------[0m
put_reg (r14) = 01103164
1 cycles
[36mREGS:  r14 01103163:01103164  psw 0----S--:0-------[0m

[33m 2217 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103163
0x1103163 - 0x1103438 - 0x0 = 0xfffffffffffffd2b
17838435 - 17839160 - 0 = -725
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2218 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103163
MEM[01103163] <= 00u
flags now [32m 0---S--[0m

[33m 2219 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103164
1 cycles
put_reg (r15) = 01103164
flags now [32m 0---S--[0m
[36mREGS:  r15 01103163:01103164[0m

[33m 2220 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2223 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103164
0x1 + 0x1103164 + 0x0 = 0x1103165
1 + 17838436 + 0 = 17838437
flags now [32m 0------[0m
put_reg (r14) = 01103165
1 cycles
[36mREGS:  r14 01103164:01103165  psw 0----S--:0-------[0m

[33m 2224 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103164
0x1103164 - 0x1103438 - 0x0 = 0xfffffffffffffd2c
17838436 - 17839160 - 0 = -724
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2225 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103164
MEM[01103164] <= 00u
flags now [32m 0---S--[0m

[33m 2226 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103165
1 cycles
put_reg (r15) = 01103165
flags now [32m 0---S--[0m
[36mREGS:  r15 01103164:01103165[0m

[33m 2227 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2230 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103165
0x1 + 0x1103165 + 0x0 = 0x1103166
1 + 17838437 + 0 = 17838438
flags now [32m 0------[0m
put_reg (r14) = 01103166
1 cycles
[36mREGS:  r14 01103165:01103166  psw 0----S--:0-------[0m

[33m 2231 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103165
0x1103165 - 0x1103438 - 0x0 = 0xfffffffffffffd2d
17838437 - 17839160 - 0 = -723
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2232 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103165
MEM[01103165] <= 00u
flags now [32m 0---S--[0m

[33m 2233 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103166
1 cycles
put_reg (r15) = 01103166
flags now [32m 0---S--[0m
[36mREGS:  r15 01103165:01103166[0m

[33m 2234 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2237 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103166
0x1 + 0x1103166 + 0x0 = 0x1103167
1 + 17838438 + 0 = 17838439
flags now [32m 0------[0m
put_reg (r14) = 01103167
1 cycles
[36mREGS:  r14 01103166:01103167  psw 0----S--:0-------[0m

[33m 2238 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103166
0x1103166 - 0x1103438 - 0x0 = 0xfffffffffffffd2e
17838438 - 17839160 - 0 = -722
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2239 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103166
MEM[01103166] <= 00u
flags now [32m 0---S--[0m

[33m 2240 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103167
1 cycles
put_reg (r15) = 01103167
flags now [32m 0---S--[0m
[36mREGS:  r15 01103166:01103167[0m

[33m 2241 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2244 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103167
0x1 + 0x1103167 + 0x0 = 0x1103168
1 + 17838439 + 0 = 17838440
flags now [32m 0------[0m
put_reg (r14) = 01103168
1 cycles
[36mREGS:  r14 01103167:01103168  psw 0----S--:0-------[0m

[33m 2245 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103167
0x1103167 - 0x1103438 - 0x0 = 0xfffffffffffffd2f
17838439 - 17839160 - 0 = -721
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2246 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103167
MEM[01103167] <= 00u
flags now [32m 0---S--[0m

[33m 2247 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103168
1 cycles
put_reg (r15) = 01103168
flags now [32m 0---S--[0m
[36mREGS:  r15 01103167:01103168[0m

[33m 2248 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2251 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103168
0x1 + 0x1103168 + 0x0 = 0x1103169
1 + 17838440 + 0 = 17838441
flags now [32m 0------[0m
put_reg (r14) = 01103169
1 cycles
[36mREGS:  r14 01103168:01103169  psw 0----S--:0-------[0m

[33m 2252 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103168
0x1103168 - 0x1103438 - 0x0 = 0xfffffffffffffd30
17838440 - 17839160 - 0 = -720
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2253 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103168
MEM[01103168] <= 00u
flags now [32m 0---S--[0m

[33m 2254 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103169
1 cycles
put_reg (r15) = 01103169
flags now [32m 0---S--[0m
[36mREGS:  r15 01103168:01103169[0m

[33m 2255 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2258 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103169
0x1 + 0x1103169 + 0x0 = 0x110316a
1 + 17838441 + 0 = 17838442
flags now [32m 0------[0m
put_reg (r14) = 0110316a
1 cycles
[36mREGS:  r14 01103169:0110316a  psw 0----S--:0-------[0m

[33m 2259 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103169
0x1103169 - 0x1103438 - 0x0 = 0xfffffffffffffd31
17838441 - 17839160 - 0 = -719
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2260 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103169
MEM[01103169] <= 00u
flags now [32m 0---S--[0m

[33m 2261 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110316a
1 cycles
put_reg (r15) = 0110316a
flags now [32m 0---S--[0m
[36mREGS:  r15 01103169:0110316a[0m

[33m 2262 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2265 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110316a
0x1 + 0x110316a + 0x0 = 0x110316b
1 + 17838442 + 0 = 17838443
flags now [32m 0------[0m
put_reg (r14) = 0110316b
1 cycles
[36mREGS:  r14 0110316a:0110316b  psw 0----S--:0-------[0m

[33m 2266 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110316a
0x110316a - 0x1103438 - 0x0 = 0xfffffffffffffd32
17838442 - 17839160 - 0 = -718
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2267 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110316a
MEM[0110316a] <= 00u
flags now [32m 0---S--[0m

[33m 2268 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110316b
1 cycles
put_reg (r15) = 0110316b
flags now [32m 0---S--[0m
[36mREGS:  r15 0110316a:0110316b[0m

[33m 2269 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2272 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110316b
0x1 + 0x110316b + 0x0 = 0x110316c
1 + 17838443 + 0 = 17838444
flags now [32m 0------[0m
put_reg (r14) = 0110316c
1 cycles
[36mREGS:  r14 0110316b:0110316c  psw 0----S--:0-------[0m

[33m 2273 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110316b
0x110316b - 0x1103438 - 0x0 = 0xfffffffffffffd33
17838443 - 17839160 - 0 = -717
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2274 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110316b
MEM[0110316b] <= 00u
flags now [32m 0---S--[0m

[33m 2275 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110316c
1 cycles
put_reg (r15) = 0110316c
flags now [32m 0---S--[0m
[36mREGS:  r15 0110316b:0110316c[0m

[33m 2276 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2279 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110316c
0x1 + 0x110316c + 0x0 = 0x110316d
1 + 17838444 + 0 = 17838445
flags now [32m 0------[0m
put_reg (r14) = 0110316d
1 cycles
[36mREGS:  r14 0110316c:0110316d  psw 0----S--:0-------[0m

[33m 2280 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110316c
0x110316c - 0x1103438 - 0x0 = 0xfffffffffffffd34
17838444 - 17839160 - 0 = -716
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2281 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110316c
MEM[0110316c] <= 00u
flags now [32m 0---S--[0m

[33m 2282 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110316d
1 cycles
put_reg (r15) = 0110316d
flags now [32m 0---S--[0m
[36mREGS:  r15 0110316c:0110316d[0m

[33m 2283 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2286 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110316d
0x1 + 0x110316d + 0x0 = 0x110316e
1 + 17838445 + 0 = 17838446
flags now [32m 0------[0m
put_reg (r14) = 0110316e
1 cycles
[36mREGS:  r14 0110316d:0110316e  psw 0----S--:0-------[0m

[33m 2287 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110316d
0x110316d - 0x1103438 - 0x0 = 0xfffffffffffffd35
17838445 - 17839160 - 0 = -715
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2288 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110316d
MEM[0110316d] <= 00u
flags now [32m 0---S--[0m

[33m 2289 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110316e
1 cycles
put_reg (r15) = 0110316e
flags now [32m 0---S--[0m
[36mREGS:  r15 0110316d:0110316e[0m

[33m 2290 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2293 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110316e
0x1 + 0x110316e + 0x0 = 0x110316f
1 + 17838446 + 0 = 17838447
flags now [32m 0------[0m
put_reg (r14) = 0110316f
1 cycles
[36mREGS:  r14 0110316e:0110316f  psw 0----S--:0-------[0m

[33m 2294 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110316e
0x110316e - 0x1103438 - 0x0 = 0xfffffffffffffd36
17838446 - 17839160 - 0 = -714
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2295 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110316e
MEM[0110316e] <= 00u
flags now [32m 0---S--[0m

[33m 2296 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110316f
1 cycles
put_reg (r15) = 0110316f
flags now [32m 0---S--[0m
[36mREGS:  r15 0110316e:0110316f[0m

[33m 2297 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2300 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110316f
0x1 + 0x110316f + 0x0 = 0x1103170
1 + 17838447 + 0 = 17838448
flags now [32m 0------[0m
put_reg (r14) = 01103170
1 cycles
[36mREGS:  r14 0110316f:01103170  psw 0----S--:0-------[0m

[33m 2301 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110316f
0x110316f - 0x1103438 - 0x0 = 0xfffffffffffffd37
17838447 - 17839160 - 0 = -713
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2302 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110316f
MEM[0110316f] <= 00u
flags now [32m 0---S--[0m

[33m 2303 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103170
1 cycles
put_reg (r15) = 01103170
flags now [32m 0---S--[0m
[36mREGS:  r15 0110316f:01103170[0m

[33m 2304 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2307 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103170
0x1 + 0x1103170 + 0x0 = 0x1103171
1 + 17838448 + 0 = 17838449
flags now [32m 0------[0m
put_reg (r14) = 01103171
1 cycles
[36mREGS:  r14 01103170:01103171  psw 0----S--:0-------[0m

[33m 2308 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103170
0x1103170 - 0x1103438 - 0x0 = 0xfffffffffffffd38
17838448 - 17839160 - 0 = -712
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2309 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103170
MEM[01103170] <= 00u
flags now [32m 0---S--[0m

[33m 2310 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103171
1 cycles
put_reg (r15) = 01103171
flags now [32m 0---S--[0m
[36mREGS:  r15 01103170:01103171[0m

[33m 2311 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2314 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103171
0x1 + 0x1103171 + 0x0 = 0x1103172
1 + 17838449 + 0 = 17838450
flags now [32m 0------[0m
put_reg (r14) = 01103172
1 cycles
[36mREGS:  r14 01103171:01103172  psw 0----S--:0-------[0m

[33m 2315 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103171
0x1103171 - 0x1103438 - 0x0 = 0xfffffffffffffd39
17838449 - 17839160 - 0 = -711
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2316 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103171
MEM[01103171] <= 00u
flags now [32m 0---S--[0m

[33m 2317 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103172
1 cycles
put_reg (r15) = 01103172
flags now [32m 0---S--[0m
[36mREGS:  r15 01103171:01103172[0m

[33m 2318 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2321 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103172
0x1 + 0x1103172 + 0x0 = 0x1103173
1 + 17838450 + 0 = 17838451
flags now [32m 0------[0m
put_reg (r14) = 01103173
1 cycles
[36mREGS:  r14 01103172:01103173  psw 0----S--:0-------[0m

[33m 2322 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103172
0x1103172 - 0x1103438 - 0x0 = 0xfffffffffffffd3a
17838450 - 17839160 - 0 = -710
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2323 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103172
MEM[01103172] <= 00u
flags now [32m 0---S--[0m

[33m 2324 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103173
1 cycles
put_reg (r15) = 01103173
flags now [32m 0---S--[0m
[36mREGS:  r15 01103172:01103173[0m

[33m 2325 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2328 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103173
0x1 + 0x1103173 + 0x0 = 0x1103174
1 + 17838451 + 0 = 17838452
flags now [32m 0------[0m
put_reg (r14) = 01103174
1 cycles
[36mREGS:  r14 01103173:01103174  psw 0----S--:0-------[0m

[33m 2329 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103173
0x1103173 - 0x1103438 - 0x0 = 0xfffffffffffffd3b
17838451 - 17839160 - 0 = -709
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2330 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103173
MEM[01103173] <= 00u
flags now [32m 0---S--[0m

[33m 2331 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103174
1 cycles
put_reg (r15) = 01103174
flags now [32m 0---S--[0m
[36mREGS:  r15 01103173:01103174[0m

[33m 2332 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2335 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103174
0x1 + 0x1103174 + 0x0 = 0x1103175
1 + 17838452 + 0 = 17838453
flags now [32m 0------[0m
put_reg (r14) = 01103175
1 cycles
[36mREGS:  r14 01103174:01103175  psw 0----S--:0-------[0m

[33m 2336 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103174
0x1103174 - 0x1103438 - 0x0 = 0xfffffffffffffd3c
17838452 - 17839160 - 0 = -708
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2337 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103174
MEM[01103174] <= 00u
flags now [32m 0---S--[0m

[33m 2338 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103175
1 cycles
put_reg (r15) = 01103175
flags now [32m 0---S--[0m
[36mREGS:  r15 01103174:01103175[0m

[33m 2339 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2342 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103175
0x1 + 0x1103175 + 0x0 = 0x1103176
1 + 17838453 + 0 = 17838454
flags now [32m 0------[0m
put_reg (r14) = 01103176
1 cycles
[36mREGS:  r14 01103175:01103176  psw 0----S--:0-------[0m

[33m 2343 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103175
0x1103175 - 0x1103438 - 0x0 = 0xfffffffffffffd3d
17838453 - 17839160 - 0 = -707
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2344 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103175
MEM[01103175] <= 00u
flags now [32m 0---S--[0m

[33m 2345 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103176
1 cycles
put_reg (r15) = 01103176
flags now [32m 0---S--[0m
[36mREGS:  r15 01103175:01103176[0m

[33m 2346 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2349 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103176
0x1 + 0x1103176 + 0x0 = 0x1103177
1 + 17838454 + 0 = 17838455
flags now [32m 0------[0m
put_reg (r14) = 01103177
1 cycles
[36mREGS:  r14 01103176:01103177  psw 0----S--:0-------[0m

[33m 2350 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103176
0x1103176 - 0x1103438 - 0x0 = 0xfffffffffffffd3e
17838454 - 17839160 - 0 = -706
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2351 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103176
MEM[01103176] <= 00u
flags now [32m 0---S--[0m

[33m 2352 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103177
1 cycles
put_reg (r15) = 01103177
flags now [32m 0---S--[0m
[36mREGS:  r15 01103176:01103177[0m

[33m 2353 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2356 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103177
0x1 + 0x1103177 + 0x0 = 0x1103178
1 + 17838455 + 0 = 17838456
flags now [32m 0------[0m
put_reg (r14) = 01103178
1 cycles
[36mREGS:  r14 01103177:01103178  psw 0----S--:0-------[0m

[33m 2357 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103177
0x1103177 - 0x1103438 - 0x0 = 0xfffffffffffffd3f
17838455 - 17839160 - 0 = -705
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2358 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103177
MEM[01103177] <= 00u
flags now [32m 0---S--[0m

[33m 2359 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103178
1 cycles
put_reg (r15) = 01103178
flags now [32m 0---S--[0m
[36mREGS:  r15 01103177:01103178[0m

[33m 2360 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2363 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103178
0x1 + 0x1103178 + 0x0 = 0x1103179
1 + 17838456 + 0 = 17838457
flags now [32m 0------[0m
put_reg (r14) = 01103179
1 cycles
[36mREGS:  r14 01103178:01103179  psw 0----S--:0-------[0m

[33m 2364 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103178
0x1103178 - 0x1103438 - 0x0 = 0xfffffffffffffd40
17838456 - 17839160 - 0 = -704
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2365 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103178
MEM[01103178] <= 00u
flags now [32m 0---S--[0m

[33m 2366 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103179
1 cycles
put_reg (r15) = 01103179
flags now [32m 0---S--[0m
[36mREGS:  r15 01103178:01103179[0m

[33m 2367 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2370 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103179
0x1 + 0x1103179 + 0x0 = 0x110317a
1 + 17838457 + 0 = 17838458
flags now [32m 0------[0m
put_reg (r14) = 0110317a
1 cycles
[36mREGS:  r14 01103179:0110317a  psw 0----S--:0-------[0m

[33m 2371 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103179
0x1103179 - 0x1103438 - 0x0 = 0xfffffffffffffd41
17838457 - 17839160 - 0 = -703
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2372 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103179
MEM[01103179] <= 00u
flags now [32m 0---S--[0m

[33m 2373 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110317a
1 cycles
put_reg (r15) = 0110317a
flags now [32m 0---S--[0m
[36mREGS:  r15 01103179:0110317a[0m

[33m 2374 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2377 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110317a
0x1 + 0x110317a + 0x0 = 0x110317b
1 + 17838458 + 0 = 17838459
flags now [32m 0------[0m
put_reg (r14) = 0110317b
1 cycles
[36mREGS:  r14 0110317a:0110317b  psw 0----S--:0-------[0m

[33m 2378 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110317a
0x110317a - 0x1103438 - 0x0 = 0xfffffffffffffd42
17838458 - 17839160 - 0 = -702
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2379 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110317a
MEM[0110317a] <= 00u
flags now [32m 0---S--[0m

[33m 2380 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110317b
1 cycles
put_reg (r15) = 0110317b
flags now [32m 0---S--[0m
[36mREGS:  r15 0110317a:0110317b[0m

[33m 2381 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2384 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110317b
0x1 + 0x110317b + 0x0 = 0x110317c
1 + 17838459 + 0 = 17838460
flags now [32m 0------[0m
put_reg (r14) = 0110317c
1 cycles
[36mREGS:  r14 0110317b:0110317c  psw 0----S--:0-------[0m

[33m 2385 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110317b
0x110317b - 0x1103438 - 0x0 = 0xfffffffffffffd43
17838459 - 17839160 - 0 = -701
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2386 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110317b
MEM[0110317b] <= 00u
flags now [32m 0---S--[0m

[33m 2387 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110317c
1 cycles
put_reg (r15) = 0110317c
flags now [32m 0---S--[0m
[36mREGS:  r15 0110317b:0110317c[0m

[33m 2388 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2391 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110317c
0x1 + 0x110317c + 0x0 = 0x110317d
1 + 17838460 + 0 = 17838461
flags now [32m 0------[0m
put_reg (r14) = 0110317d
1 cycles
[36mREGS:  r14 0110317c:0110317d  psw 0----S--:0-------[0m

[33m 2392 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110317c
0x110317c - 0x1103438 - 0x0 = 0xfffffffffffffd44
17838460 - 17839160 - 0 = -700
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2393 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110317c
MEM[0110317c] <= 00u
flags now [32m 0---S--[0m

[33m 2394 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110317d
1 cycles
put_reg (r15) = 0110317d
flags now [32m 0---S--[0m
[36mREGS:  r15 0110317c:0110317d[0m

[33m 2395 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2398 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110317d
0x1 + 0x110317d + 0x0 = 0x110317e
1 + 17838461 + 0 = 17838462
flags now [32m 0------[0m
put_reg (r14) = 0110317e
1 cycles
[36mREGS:  r14 0110317d:0110317e  psw 0----S--:0-------[0m

[33m 2399 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110317d
0x110317d - 0x1103438 - 0x0 = 0xfffffffffffffd45
17838461 - 17839160 - 0 = -699
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2400 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110317d
MEM[0110317d] <= 00u
flags now [32m 0---S--[0m

[33m 2401 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110317e
1 cycles
put_reg (r15) = 0110317e
flags now [32m 0---S--[0m
[36mREGS:  r15 0110317d:0110317e[0m

[33m 2402 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2405 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110317e
0x1 + 0x110317e + 0x0 = 0x110317f
1 + 17838462 + 0 = 17838463
flags now [32m 0------[0m
put_reg (r14) = 0110317f
1 cycles
[36mREGS:  r14 0110317e:0110317f  psw 0----S--:0-------[0m

[33m 2406 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110317e
0x110317e - 0x1103438 - 0x0 = 0xfffffffffffffd46
17838462 - 17839160 - 0 = -698
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2407 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110317e
MEM[0110317e] <= 00u
flags now [32m 0---S--[0m

[33m 2408 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110317f
1 cycles
put_reg (r15) = 0110317f
flags now [32m 0---S--[0m
[36mREGS:  r15 0110317e:0110317f[0m

[33m 2409 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2412 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110317f
0x1 + 0x110317f + 0x0 = 0x1103180
1 + 17838463 + 0 = 17838464
flags now [32m 0------[0m
put_reg (r14) = 01103180
1 cycles
[36mREGS:  r14 0110317f:01103180  psw 0----S--:0-------[0m

[33m 2413 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110317f
0x110317f - 0x1103438 - 0x0 = 0xfffffffffffffd47
17838463 - 17839160 - 0 = -697
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2414 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110317f
MEM[0110317f] <= 00u
flags now [32m 0---S--[0m

[33m 2415 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103180
1 cycles
put_reg (r15) = 01103180
flags now [32m 0---S--[0m
[36mREGS:  r15 0110317f:01103180[0m

[33m 2416 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2419 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103180
0x1 + 0x1103180 + 0x0 = 0x1103181
1 + 17838464 + 0 = 17838465
flags now [32m 0------[0m
put_reg (r14) = 01103181
1 cycles
[36mREGS:  r14 01103180:01103181  psw 0----S--:0-------[0m

[33m 2420 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103180
0x1103180 - 0x1103438 - 0x0 = 0xfffffffffffffd48
17838464 - 17839160 - 0 = -696
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2421 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103180
MEM[01103180] <= 00u
flags now [32m 0---S--[0m

[33m 2422 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103181
1 cycles
put_reg (r15) = 01103181
flags now [32m 0---S--[0m
[36mREGS:  r15 01103180:01103181[0m

[33m 2423 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2426 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103181
0x1 + 0x1103181 + 0x0 = 0x1103182
1 + 17838465 + 0 = 17838466
flags now [32m 0------[0m
put_reg (r14) = 01103182
1 cycles
[36mREGS:  r14 01103181:01103182  psw 0----S--:0-------[0m

[33m 2427 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103181
0x1103181 - 0x1103438 - 0x0 = 0xfffffffffffffd49
17838465 - 17839160 - 0 = -695
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2428 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103181
MEM[01103181] <= 00u
flags now [32m 0---S--[0m

[33m 2429 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103182
1 cycles
put_reg (r15) = 01103182
flags now [32m 0---S--[0m
[36mREGS:  r15 01103181:01103182[0m

[33m 2430 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2433 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103182
0x1 + 0x1103182 + 0x0 = 0x1103183
1 + 17838466 + 0 = 17838467
flags now [32m 0------[0m
put_reg (r14) = 01103183
1 cycles
[36mREGS:  r14 01103182:01103183  psw 0----S--:0-------[0m

[33m 2434 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103182
0x1103182 - 0x1103438 - 0x0 = 0xfffffffffffffd4a
17838466 - 17839160 - 0 = -694
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2435 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103182
MEM[01103182] <= 00u
flags now [32m 0---S--[0m

[33m 2436 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103183
1 cycles
put_reg (r15) = 01103183
flags now [32m 0---S--[0m
[36mREGS:  r15 01103182:01103183[0m

[33m 2437 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2440 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103183
0x1 + 0x1103183 + 0x0 = 0x1103184
1 + 17838467 + 0 = 17838468
flags now [32m 0------[0m
put_reg (r14) = 01103184
1 cycles
[36mREGS:  r14 01103183:01103184  psw 0----S--:0-------[0m

[33m 2441 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103183
0x1103183 - 0x1103438 - 0x0 = 0xfffffffffffffd4b
17838467 - 17839160 - 0 = -693
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2442 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103183
MEM[01103183] <= 00u
flags now [32m 0---S--[0m

[33m 2443 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103184
1 cycles
put_reg (r15) = 01103184
flags now [32m 0---S--[0m
[36mREGS:  r15 01103183:01103184[0m

[33m 2444 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2447 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103184
0x1 + 0x1103184 + 0x0 = 0x1103185
1 + 17838468 + 0 = 17838469
flags now [32m 0------[0m
put_reg (r14) = 01103185
1 cycles
[36mREGS:  r14 01103184:01103185  psw 0----S--:0-------[0m

[33m 2448 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103184
0x1103184 - 0x1103438 - 0x0 = 0xfffffffffffffd4c
17838468 - 17839160 - 0 = -692
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2449 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103184
MEM[01103184] <= 00u
flags now [32m 0---S--[0m

[33m 2450 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103185
1 cycles
put_reg (r15) = 01103185
flags now [32m 0---S--[0m
[36mREGS:  r15 01103184:01103185[0m

[33m 2451 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2454 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103185
0x1 + 0x1103185 + 0x0 = 0x1103186
1 + 17838469 + 0 = 17838470
flags now [32m 0------[0m
put_reg (r14) = 01103186
1 cycles
[36mREGS:  r14 01103185:01103186  psw 0----S--:0-------[0m

[33m 2455 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103185
0x1103185 - 0x1103438 - 0x0 = 0xfffffffffffffd4d
17838469 - 17839160 - 0 = -691
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2456 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103185
MEM[01103185] <= 00u
flags now [32m 0---S--[0m

[33m 2457 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103186
1 cycles
put_reg (r15) = 01103186
flags now [32m 0---S--[0m
[36mREGS:  r15 01103185:01103186[0m

[33m 2458 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2461 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103186
0x1 + 0x1103186 + 0x0 = 0x1103187
1 + 17838470 + 0 = 17838471
flags now [32m 0------[0m
put_reg (r14) = 01103187
1 cycles
[36mREGS:  r14 01103186:01103187  psw 0----S--:0-------[0m

[33m 2462 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103186
0x1103186 - 0x1103438 - 0x0 = 0xfffffffffffffd4e
17838470 - 17839160 - 0 = -690
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2463 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103186
MEM[01103186] <= 00u
flags now [32m 0---S--[0m

[33m 2464 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103187
1 cycles
put_reg (r15) = 01103187
flags now [32m 0---S--[0m
[36mREGS:  r15 01103186:01103187[0m

[33m 2465 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2468 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103187
0x1 + 0x1103187 + 0x0 = 0x1103188
1 + 17838471 + 0 = 17838472
flags now [32m 0------[0m
put_reg (r14) = 01103188
1 cycles
[36mREGS:  r14 01103187:01103188  psw 0----S--:0-------[0m

[33m 2469 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103187
0x1103187 - 0x1103438 - 0x0 = 0xfffffffffffffd4f
17838471 - 17839160 - 0 = -689
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2470 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103187
MEM[01103187] <= 00u
flags now [32m 0---S--[0m

[33m 2471 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103188
1 cycles
put_reg (r15) = 01103188
flags now [32m 0---S--[0m
[36mREGS:  r15 01103187:01103188[0m

[33m 2472 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2475 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103188
0x1 + 0x1103188 + 0x0 = 0x1103189
1 + 17838472 + 0 = 17838473
flags now [32m 0------[0m
put_reg (r14) = 01103189
1 cycles
[36mREGS:  r14 01103188:01103189  psw 0----S--:0-------[0m

[33m 2476 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103188
0x1103188 - 0x1103438 - 0x0 = 0xfffffffffffffd50
17838472 - 17839160 - 0 = -688
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2477 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103188
MEM[01103188] <= 00u
flags now [32m 0---S--[0m

[33m 2478 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103189
1 cycles
put_reg (r15) = 01103189
flags now [32m 0---S--[0m
[36mREGS:  r15 01103188:01103189[0m

[33m 2479 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2482 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103189
0x1 + 0x1103189 + 0x0 = 0x110318a
1 + 17838473 + 0 = 17838474
flags now [32m 0------[0m
put_reg (r14) = 0110318a
1 cycles
[36mREGS:  r14 01103189:0110318a  psw 0----S--:0-------[0m

[33m 2483 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103189
0x1103189 - 0x1103438 - 0x0 = 0xfffffffffffffd51
17838473 - 17839160 - 0 = -687
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2484 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103189
MEM[01103189] <= 00u
flags now [32m 0---S--[0m

[33m 2485 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110318a
1 cycles
put_reg (r15) = 0110318a
flags now [32m 0---S--[0m
[36mREGS:  r15 01103189:0110318a[0m

[33m 2486 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2489 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110318a
0x1 + 0x110318a + 0x0 = 0x110318b
1 + 17838474 + 0 = 17838475
flags now [32m 0------[0m
put_reg (r14) = 0110318b
1 cycles
[36mREGS:  r14 0110318a:0110318b  psw 0----S--:0-------[0m

[33m 2490 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110318a
0x110318a - 0x1103438 - 0x0 = 0xfffffffffffffd52
17838474 - 17839160 - 0 = -686
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2491 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110318a
MEM[0110318a] <= 00u
flags now [32m 0---S--[0m

[33m 2492 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110318b
1 cycles
put_reg (r15) = 0110318b
flags now [32m 0---S--[0m
[36mREGS:  r15 0110318a:0110318b[0m

[33m 2493 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2496 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110318b
0x1 + 0x110318b + 0x0 = 0x110318c
1 + 17838475 + 0 = 17838476
flags now [32m 0------[0m
put_reg (r14) = 0110318c
1 cycles
[36mREGS:  r14 0110318b:0110318c  psw 0----S--:0-------[0m

[33m 2497 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110318b
0x110318b - 0x1103438 - 0x0 = 0xfffffffffffffd53
17838475 - 17839160 - 0 = -685
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2498 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110318b
MEM[0110318b] <= 00u
flags now [32m 0---S--[0m

[33m 2499 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110318c
1 cycles
put_reg (r15) = 0110318c
flags now [32m 0---S--[0m
[36mREGS:  r15 0110318b:0110318c[0m

[33m 2500 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2503 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110318c
0x1 + 0x110318c + 0x0 = 0x110318d
1 + 17838476 + 0 = 17838477
flags now [32m 0------[0m
put_reg (r14) = 0110318d
1 cycles
[36mREGS:  r14 0110318c:0110318d  psw 0----S--:0-------[0m

[33m 2504 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110318c
0x110318c - 0x1103438 - 0x0 = 0xfffffffffffffd54
17838476 - 17839160 - 0 = -684
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2505 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110318c
MEM[0110318c] <= 00u
flags now [32m 0---S--[0m

[33m 2506 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110318d
1 cycles
put_reg (r15) = 0110318d
flags now [32m 0---S--[0m
[36mREGS:  r15 0110318c:0110318d[0m

[33m 2507 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2510 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110318d
0x1 + 0x110318d + 0x0 = 0x110318e
1 + 17838477 + 0 = 17838478
flags now [32m 0------[0m
put_reg (r14) = 0110318e
1 cycles
[36mREGS:  r14 0110318d:0110318e  psw 0----S--:0-------[0m

[33m 2511 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110318d
0x110318d - 0x1103438 - 0x0 = 0xfffffffffffffd55
17838477 - 17839160 - 0 = -683
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2512 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110318d
MEM[0110318d] <= 00u
flags now [32m 0---S--[0m

[33m 2513 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110318e
1 cycles
put_reg (r15) = 0110318e
flags now [32m 0---S--[0m
[36mREGS:  r15 0110318d:0110318e[0m

[33m 2514 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2517 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110318e
0x1 + 0x110318e + 0x0 = 0x110318f
1 + 17838478 + 0 = 17838479
flags now [32m 0------[0m
put_reg (r14) = 0110318f
1 cycles
[36mREGS:  r14 0110318e:0110318f  psw 0----S--:0-------[0m

[33m 2518 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110318e
0x110318e - 0x1103438 - 0x0 = 0xfffffffffffffd56
17838478 - 17839160 - 0 = -682
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2519 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110318e
MEM[0110318e] <= 00u
flags now [32m 0---S--[0m

[33m 2520 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110318f
1 cycles
put_reg (r15) = 0110318f
flags now [32m 0---S--[0m
[36mREGS:  r15 0110318e:0110318f[0m

[33m 2521 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2524 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110318f
0x1 + 0x110318f + 0x0 = 0x1103190
1 + 17838479 + 0 = 17838480
flags now [32m 0------[0m
put_reg (r14) = 01103190
1 cycles
[36mREGS:  r14 0110318f:01103190  psw 0----S--:0-------[0m

[33m 2525 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110318f
0x110318f - 0x1103438 - 0x0 = 0xfffffffffffffd57
17838479 - 17839160 - 0 = -681
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2526 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110318f
MEM[0110318f] <= 00u
flags now [32m 0---S--[0m

[33m 2527 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103190
1 cycles
put_reg (r15) = 01103190
flags now [32m 0---S--[0m
[36mREGS:  r15 0110318f:01103190[0m

[33m 2528 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2531 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103190
0x1 + 0x1103190 + 0x0 = 0x1103191
1 + 17838480 + 0 = 17838481
flags now [32m 0------[0m
put_reg (r14) = 01103191
1 cycles
[36mREGS:  r14 01103190:01103191  psw 0----S--:0-------[0m

[33m 2532 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103190
0x1103190 - 0x1103438 - 0x0 = 0xfffffffffffffd58
17838480 - 17839160 - 0 = -680
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2533 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103190
MEM[01103190] <= 00u
flags now [32m 0---S--[0m

[33m 2534 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103191
1 cycles
put_reg (r15) = 01103191
flags now [32m 0---S--[0m
[36mREGS:  r15 01103190:01103191[0m

[33m 2535 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2538 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103191
0x1 + 0x1103191 + 0x0 = 0x1103192
1 + 17838481 + 0 = 17838482
flags now [32m 0------[0m
put_reg (r14) = 01103192
1 cycles
[36mREGS:  r14 01103191:01103192  psw 0----S--:0-------[0m

[33m 2539 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103191
0x1103191 - 0x1103438 - 0x0 = 0xfffffffffffffd59
17838481 - 17839160 - 0 = -679
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2540 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103191
MEM[01103191] <= 00u
flags now [32m 0---S--[0m

[33m 2541 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103192
1 cycles
put_reg (r15) = 01103192
flags now [32m 0---S--[0m
[36mREGS:  r15 01103191:01103192[0m

[33m 2542 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2545 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103192
0x1 + 0x1103192 + 0x0 = 0x1103193
1 + 17838482 + 0 = 17838483
flags now [32m 0------[0m
put_reg (r14) = 01103193
1 cycles
[36mREGS:  r14 01103192:01103193  psw 0----S--:0-------[0m

[33m 2546 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103192
0x1103192 - 0x1103438 - 0x0 = 0xfffffffffffffd5a
17838482 - 17839160 - 0 = -678
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2547 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103192
MEM[01103192] <= 00u
flags now [32m 0---S--[0m

[33m 2548 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103193
1 cycles
put_reg (r15) = 01103193
flags now [32m 0---S--[0m
[36mREGS:  r15 01103192:01103193[0m

[33m 2549 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2552 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103193
0x1 + 0x1103193 + 0x0 = 0x1103194
1 + 17838483 + 0 = 17838484
flags now [32m 0------[0m
put_reg (r14) = 01103194
1 cycles
[36mREGS:  r14 01103193:01103194  psw 0----S--:0-------[0m

[33m 2553 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103193
0x1103193 - 0x1103438 - 0x0 = 0xfffffffffffffd5b
17838483 - 17839160 - 0 = -677
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2554 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103193
MEM[01103193] <= 00u
flags now [32m 0---S--[0m

[33m 2555 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103194
1 cycles
put_reg (r15) = 01103194
flags now [32m 0---S--[0m
[36mREGS:  r15 01103193:01103194[0m

[33m 2556 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2559 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103194
0x1 + 0x1103194 + 0x0 = 0x1103195
1 + 17838484 + 0 = 17838485
flags now [32m 0------[0m
put_reg (r14) = 01103195
1 cycles
[36mREGS:  r14 01103194:01103195  psw 0----S--:0-------[0m

[33m 2560 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103194
0x1103194 - 0x1103438 - 0x0 = 0xfffffffffffffd5c
17838484 - 17839160 - 0 = -676
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2561 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103194
MEM[01103194] <= 00u
flags now [32m 0---S--[0m

[33m 2562 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103195
1 cycles
put_reg (r15) = 01103195
flags now [32m 0---S--[0m
[36mREGS:  r15 01103194:01103195[0m

[33m 2563 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2566 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103195
0x1 + 0x1103195 + 0x0 = 0x1103196
1 + 17838485 + 0 = 17838486
flags now [32m 0------[0m
put_reg (r14) = 01103196
1 cycles
[36mREGS:  r14 01103195:01103196  psw 0----S--:0-------[0m

[33m 2567 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103195
0x1103195 - 0x1103438 - 0x0 = 0xfffffffffffffd5d
17838485 - 17839160 - 0 = -675
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2568 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103195
MEM[01103195] <= 00u
flags now [32m 0---S--[0m

[33m 2569 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103196
1 cycles
put_reg (r15) = 01103196
flags now [32m 0---S--[0m
[36mREGS:  r15 01103195:01103196[0m

[33m 2570 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2573 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103196
0x1 + 0x1103196 + 0x0 = 0x1103197
1 + 17838486 + 0 = 17838487
flags now [32m 0------[0m
put_reg (r14) = 01103197
1 cycles
[36mREGS:  r14 01103196:01103197  psw 0----S--:0-------[0m

[33m 2574 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103196
0x1103196 - 0x1103438 - 0x0 = 0xfffffffffffffd5e
17838486 - 17839160 - 0 = -674
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2575 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103196
MEM[01103196] <= 00u
flags now [32m 0---S--[0m

[33m 2576 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103197
1 cycles
put_reg (r15) = 01103197
flags now [32m 0---S--[0m
[36mREGS:  r15 01103196:01103197[0m

[33m 2577 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2580 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103197
0x1 + 0x1103197 + 0x0 = 0x1103198
1 + 17838487 + 0 = 17838488
flags now [32m 0------[0m
put_reg (r14) = 01103198
1 cycles
[36mREGS:  r14 01103197:01103198  psw 0----S--:0-------[0m

[33m 2581 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103197
0x1103197 - 0x1103438 - 0x0 = 0xfffffffffffffd5f
17838487 - 17839160 - 0 = -673
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2582 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103197
MEM[01103197] <= 00u
flags now [32m 0---S--[0m

[33m 2583 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103198
1 cycles
put_reg (r15) = 01103198
flags now [32m 0---S--[0m
[36mREGS:  r15 01103197:01103198[0m

[33m 2584 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2587 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103198
0x1 + 0x1103198 + 0x0 = 0x1103199
1 + 17838488 + 0 = 17838489
flags now [32m 0------[0m
put_reg (r14) = 01103199
1 cycles
[36mREGS:  r14 01103198:01103199  psw 0----S--:0-------[0m

[33m 2588 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103198
0x1103198 - 0x1103438 - 0x0 = 0xfffffffffffffd60
17838488 - 17839160 - 0 = -672
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2589 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103198
MEM[01103198] <= 00u
flags now [32m 0---S--[0m

[33m 2590 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103199
1 cycles
put_reg (r15) = 01103199
flags now [32m 0---S--[0m
[36mREGS:  r15 01103198:01103199[0m

[33m 2591 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2594 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103199
0x1 + 0x1103199 + 0x0 = 0x110319a
1 + 17838489 + 0 = 17838490
flags now [32m 0------[0m
put_reg (r14) = 0110319a
1 cycles
[36mREGS:  r14 01103199:0110319a  psw 0----S--:0-------[0m

[33m 2595 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103199
0x1103199 - 0x1103438 - 0x0 = 0xfffffffffffffd61
17838489 - 17839160 - 0 = -671
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2596 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103199
MEM[01103199] <= 00u
flags now [32m 0---S--[0m

[33m 2597 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110319a
1 cycles
put_reg (r15) = 0110319a
flags now [32m 0---S--[0m
[36mREGS:  r15 01103199:0110319a[0m

[33m 2598 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2601 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110319a
0x1 + 0x110319a + 0x0 = 0x110319b
1 + 17838490 + 0 = 17838491
flags now [32m 0------[0m
put_reg (r14) = 0110319b
1 cycles
[36mREGS:  r14 0110319a:0110319b  psw 0----S--:0-------[0m

[33m 2602 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110319a
0x110319a - 0x1103438 - 0x0 = 0xfffffffffffffd62
17838490 - 17839160 - 0 = -670
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2603 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110319a
MEM[0110319a] <= 00u
flags now [32m 0---S--[0m

[33m 2604 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110319b
1 cycles
put_reg (r15) = 0110319b
flags now [32m 0---S--[0m
[36mREGS:  r15 0110319a:0110319b[0m

[33m 2605 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2608 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110319b
0x1 + 0x110319b + 0x0 = 0x110319c
1 + 17838491 + 0 = 17838492
flags now [32m 0------[0m
put_reg (r14) = 0110319c
1 cycles
[36mREGS:  r14 0110319b:0110319c  psw 0----S--:0-------[0m

[33m 2609 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110319b
0x110319b - 0x1103438 - 0x0 = 0xfffffffffffffd63
17838491 - 17839160 - 0 = -669
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2610 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110319b
MEM[0110319b] <= 00u
flags now [32m 0---S--[0m

[33m 2611 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110319c
1 cycles
put_reg (r15) = 0110319c
flags now [32m 0---S--[0m
[36mREGS:  r15 0110319b:0110319c[0m

[33m 2612 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2615 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110319c
0x1 + 0x110319c + 0x0 = 0x110319d
1 + 17838492 + 0 = 17838493
flags now [32m 0------[0m
put_reg (r14) = 0110319d
1 cycles
[36mREGS:  r14 0110319c:0110319d  psw 0----S--:0-------[0m

[33m 2616 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110319c
0x110319c - 0x1103438 - 0x0 = 0xfffffffffffffd64
17838492 - 17839160 - 0 = -668
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2617 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110319c
MEM[0110319c] <= 00u
flags now [32m 0---S--[0m

[33m 2618 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110319d
1 cycles
put_reg (r15) = 0110319d
flags now [32m 0---S--[0m
[36mREGS:  r15 0110319c:0110319d[0m

[33m 2619 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2622 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110319d
0x1 + 0x110319d + 0x0 = 0x110319e
1 + 17838493 + 0 = 17838494
flags now [32m 0------[0m
put_reg (r14) = 0110319e
1 cycles
[36mREGS:  r14 0110319d:0110319e  psw 0----S--:0-------[0m

[33m 2623 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110319d
0x110319d - 0x1103438 - 0x0 = 0xfffffffffffffd65
17838493 - 17839160 - 0 = -667
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2624 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110319d
MEM[0110319d] <= 00u
flags now [32m 0---S--[0m

[33m 2625 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110319e
1 cycles
put_reg (r15) = 0110319e
flags now [32m 0---S--[0m
[36mREGS:  r15 0110319d:0110319e[0m

[33m 2626 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2629 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110319e
0x1 + 0x110319e + 0x0 = 0x110319f
1 + 17838494 + 0 = 17838495
flags now [32m 0------[0m
put_reg (r14) = 0110319f
1 cycles
[36mREGS:  r14 0110319e:0110319f  psw 0----S--:0-------[0m

[33m 2630 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110319e
0x110319e - 0x1103438 - 0x0 = 0xfffffffffffffd66
17838494 - 17839160 - 0 = -666
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2631 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110319e
MEM[0110319e] <= 00u
flags now [32m 0---S--[0m

[33m 2632 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110319f
1 cycles
put_reg (r15) = 0110319f
flags now [32m 0---S--[0m
[36mREGS:  r15 0110319e:0110319f[0m

[33m 2633 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2636 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110319f
0x1 + 0x110319f + 0x0 = 0x11031a0
1 + 17838495 + 0 = 17838496
flags now [32m 0------[0m
put_reg (r14) = 011031a0
1 cycles
[36mREGS:  r14 0110319f:011031a0  psw 0----S--:0-------[0m

[33m 2637 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110319f
0x110319f - 0x1103438 - 0x0 = 0xfffffffffffffd67
17838495 - 17839160 - 0 = -665
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2638 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110319f
MEM[0110319f] <= 00u
flags now [32m 0---S--[0m

[33m 2639 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031a0
1 cycles
put_reg (r15) = 011031a0
flags now [32m 0---S--[0m
[36mREGS:  r15 0110319f:011031a0[0m

[33m 2640 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2643 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031a0
0x1 + 0x11031a0 + 0x0 = 0x11031a1
1 + 17838496 + 0 = 17838497
flags now [32m 0------[0m
put_reg (r14) = 011031a1
1 cycles
[36mREGS:  r14 011031a0:011031a1  psw 0----S--:0-------[0m

[33m 2644 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031a0
0x11031a0 - 0x1103438 - 0x0 = 0xfffffffffffffd68
17838496 - 17839160 - 0 = -664
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2645 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031a0
MEM[011031a0] <= 00u
flags now [32m 0---S--[0m

[33m 2646 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031a1
1 cycles
put_reg (r15) = 011031a1
flags now [32m 0---S--[0m
[36mREGS:  r15 011031a0:011031a1[0m

[33m 2647 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2650 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031a1
0x1 + 0x11031a1 + 0x0 = 0x11031a2
1 + 17838497 + 0 = 17838498
flags now [32m 0------[0m
put_reg (r14) = 011031a2
1 cycles
[36mREGS:  r14 011031a1:011031a2  psw 0----S--:0-------[0m

[33m 2651 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031a1
0x11031a1 - 0x1103438 - 0x0 = 0xfffffffffffffd69
17838497 - 17839160 - 0 = -663
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2652 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031a1
MEM[011031a1] <= 00u
flags now [32m 0---S--[0m

[33m 2653 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031a2
1 cycles
put_reg (r15) = 011031a2
flags now [32m 0---S--[0m
[36mREGS:  r15 011031a1:011031a2[0m

[33m 2654 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2657 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031a2
0x1 + 0x11031a2 + 0x0 = 0x11031a3
1 + 17838498 + 0 = 17838499
flags now [32m 0------[0m
put_reg (r14) = 011031a3
1 cycles
[36mREGS:  r14 011031a2:011031a3  psw 0----S--:0-------[0m

[33m 2658 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031a2
0x11031a2 - 0x1103438 - 0x0 = 0xfffffffffffffd6a
17838498 - 17839160 - 0 = -662
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2659 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031a2
MEM[011031a2] <= 00u
flags now [32m 0---S--[0m

[33m 2660 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031a3
1 cycles
put_reg (r15) = 011031a3
flags now [32m 0---S--[0m
[36mREGS:  r15 011031a2:011031a3[0m

[33m 2661 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2664 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031a3
0x1 + 0x11031a3 + 0x0 = 0x11031a4
1 + 17838499 + 0 = 17838500
flags now [32m 0------[0m
put_reg (r14) = 011031a4
1 cycles
[36mREGS:  r14 011031a3:011031a4  psw 0----S--:0-------[0m

[33m 2665 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031a3
0x11031a3 - 0x1103438 - 0x0 = 0xfffffffffffffd6b
17838499 - 17839160 - 0 = -661
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2666 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031a3
MEM[011031a3] <= 00u
flags now [32m 0---S--[0m

[33m 2667 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031a4
1 cycles
put_reg (r15) = 011031a4
flags now [32m 0---S--[0m
[36mREGS:  r15 011031a3:011031a4[0m

[33m 2668 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2671 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031a4
0x1 + 0x11031a4 + 0x0 = 0x11031a5
1 + 17838500 + 0 = 17838501
flags now [32m 0------[0m
put_reg (r14) = 011031a5
1 cycles
[36mREGS:  r14 011031a4:011031a5  psw 0----S--:0-------[0m

[33m 2672 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031a4
0x11031a4 - 0x1103438 - 0x0 = 0xfffffffffffffd6c
17838500 - 17839160 - 0 = -660
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2673 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031a4
MEM[011031a4] <= 00u
flags now [32m 0---S--[0m

[33m 2674 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031a5
1 cycles
put_reg (r15) = 011031a5
flags now [32m 0---S--[0m
[36mREGS:  r15 011031a4:011031a5[0m

[33m 2675 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2678 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031a5
0x1 + 0x11031a5 + 0x0 = 0x11031a6
1 + 17838501 + 0 = 17838502
flags now [32m 0------[0m
put_reg (r14) = 011031a6
1 cycles
[36mREGS:  r14 011031a5:011031a6  psw 0----S--:0-------[0m

[33m 2679 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031a5
0x11031a5 - 0x1103438 - 0x0 = 0xfffffffffffffd6d
17838501 - 17839160 - 0 = -659
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2680 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031a5
MEM[011031a5] <= 00u
flags now [32m 0---S--[0m

[33m 2681 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031a6
1 cycles
put_reg (r15) = 011031a6
flags now [32m 0---S--[0m
[36mREGS:  r15 011031a5:011031a6[0m

[33m 2682 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2685 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031a6
0x1 + 0x11031a6 + 0x0 = 0x11031a7
1 + 17838502 + 0 = 17838503
flags now [32m 0------[0m
put_reg (r14) = 011031a7
1 cycles
[36mREGS:  r14 011031a6:011031a7  psw 0----S--:0-------[0m

[33m 2686 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031a6
0x11031a6 - 0x1103438 - 0x0 = 0xfffffffffffffd6e
17838502 - 17839160 - 0 = -658
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2687 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031a6
MEM[011031a6] <= 00u
flags now [32m 0---S--[0m

[33m 2688 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031a7
1 cycles
put_reg (r15) = 011031a7
flags now [32m 0---S--[0m
[36mREGS:  r15 011031a6:011031a7[0m

[33m 2689 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2692 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031a7
0x1 + 0x11031a7 + 0x0 = 0x11031a8
1 + 17838503 + 0 = 17838504
flags now [32m 0------[0m
put_reg (r14) = 011031a8
1 cycles
[36mREGS:  r14 011031a7:011031a8  psw 0----S--:0-------[0m

[33m 2693 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031a7
0x11031a7 - 0x1103438 - 0x0 = 0xfffffffffffffd6f
17838503 - 17839160 - 0 = -657
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2694 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031a7
MEM[011031a7] <= 00u
flags now [32m 0---S--[0m

[33m 2695 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031a8
1 cycles
put_reg (r15) = 011031a8
flags now [32m 0---S--[0m
[36mREGS:  r15 011031a7:011031a8[0m

[33m 2696 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2699 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031a8
0x1 + 0x11031a8 + 0x0 = 0x11031a9
1 + 17838504 + 0 = 17838505
flags now [32m 0------[0m
put_reg (r14) = 011031a9
1 cycles
[36mREGS:  r14 011031a8:011031a9  psw 0----S--:0-------[0m

[33m 2700 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031a8
0x11031a8 - 0x1103438 - 0x0 = 0xfffffffffffffd70
17838504 - 17839160 - 0 = -656
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2701 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031a8
MEM[011031a8] <= 00u
flags now [32m 0---S--[0m

[33m 2702 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031a9
1 cycles
put_reg (r15) = 011031a9
flags now [32m 0---S--[0m
[36mREGS:  r15 011031a8:011031a9[0m

[33m 2703 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2706 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031a9
0x1 + 0x11031a9 + 0x0 = 0x11031aa
1 + 17838505 + 0 = 17838506
flags now [32m 0------[0m
put_reg (r14) = 011031aa
1 cycles
[36mREGS:  r14 011031a9:011031aa  psw 0----S--:0-------[0m

[33m 2707 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031a9
0x11031a9 - 0x1103438 - 0x0 = 0xfffffffffffffd71
17838505 - 17839160 - 0 = -655
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2708 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031a9
MEM[011031a9] <= 00u
flags now [32m 0---S--[0m

[33m 2709 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031aa
1 cycles
put_reg (r15) = 011031aa
flags now [32m 0---S--[0m
[36mREGS:  r15 011031a9:011031aa[0m

[33m 2710 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2713 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031aa
0x1 + 0x11031aa + 0x0 = 0x11031ab
1 + 17838506 + 0 = 17838507
flags now [32m 0------[0m
put_reg (r14) = 011031ab
1 cycles
[36mREGS:  r14 011031aa:011031ab  psw 0----S--:0-------[0m

[33m 2714 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031aa
0x11031aa - 0x1103438 - 0x0 = 0xfffffffffffffd72
17838506 - 17839160 - 0 = -654
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2715 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031aa
MEM[011031aa] <= 00u
flags now [32m 0---S--[0m

[33m 2716 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031ab
1 cycles
put_reg (r15) = 011031ab
flags now [32m 0---S--[0m
[36mREGS:  r15 011031aa:011031ab[0m

[33m 2717 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2720 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031ab
0x1 + 0x11031ab + 0x0 = 0x11031ac
1 + 17838507 + 0 = 17838508
flags now [32m 0------[0m
put_reg (r14) = 011031ac
1 cycles
[36mREGS:  r14 011031ab:011031ac  psw 0----S--:0-------[0m

[33m 2721 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031ab
0x11031ab - 0x1103438 - 0x0 = 0xfffffffffffffd73
17838507 - 17839160 - 0 = -653
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2722 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031ab
MEM[011031ab] <= 00u
flags now [32m 0---S--[0m

[33m 2723 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031ac
1 cycles
put_reg (r15) = 011031ac
flags now [32m 0---S--[0m
[36mREGS:  r15 011031ab:011031ac[0m

[33m 2724 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2727 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031ac
0x1 + 0x11031ac + 0x0 = 0x11031ad
1 + 17838508 + 0 = 17838509
flags now [32m 0------[0m
put_reg (r14) = 011031ad
1 cycles
[36mREGS:  r14 011031ac:011031ad  psw 0----S--:0-------[0m

[33m 2728 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031ac
0x11031ac - 0x1103438 - 0x0 = 0xfffffffffffffd74
17838508 - 17839160 - 0 = -652
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2729 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031ac
MEM[011031ac] <= 00u
flags now [32m 0---S--[0m

[33m 2730 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031ad
1 cycles
put_reg (r15) = 011031ad
flags now [32m 0---S--[0m
[36mREGS:  r15 011031ac:011031ad[0m

[33m 2731 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2734 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031ad
0x1 + 0x11031ad + 0x0 = 0x11031ae
1 + 17838509 + 0 = 17838510
flags now [32m 0------[0m
put_reg (r14) = 011031ae
1 cycles
[36mREGS:  r14 011031ad:011031ae  psw 0----S--:0-------[0m

[33m 2735 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031ad
0x11031ad - 0x1103438 - 0x0 = 0xfffffffffffffd75
17838509 - 17839160 - 0 = -651
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2736 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031ad
MEM[011031ad] <= 00u
flags now [32m 0---S--[0m

[33m 2737 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031ae
1 cycles
put_reg (r15) = 011031ae
flags now [32m 0---S--[0m
[36mREGS:  r15 011031ad:011031ae[0m

[33m 2738 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2741 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031ae
0x1 + 0x11031ae + 0x0 = 0x11031af
1 + 17838510 + 0 = 17838511
flags now [32m 0------[0m
put_reg (r14) = 011031af
1 cycles
[36mREGS:  r14 011031ae:011031af  psw 0----S--:0-------[0m

[33m 2742 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031ae
0x11031ae - 0x1103438 - 0x0 = 0xfffffffffffffd76
17838510 - 17839160 - 0 = -650
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2743 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031ae
MEM[011031ae] <= 00u
flags now [32m 0---S--[0m

[33m 2744 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031af
1 cycles
put_reg (r15) = 011031af
flags now [32m 0---S--[0m
[36mREGS:  r15 011031ae:011031af[0m

[33m 2745 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2748 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031af
0x1 + 0x11031af + 0x0 = 0x11031b0
1 + 17838511 + 0 = 17838512
flags now [32m 0------[0m
put_reg (r14) = 011031b0
1 cycles
[36mREGS:  r14 011031af:011031b0  psw 0----S--:0-------[0m

[33m 2749 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031af
0x11031af - 0x1103438 - 0x0 = 0xfffffffffffffd77
17838511 - 17839160 - 0 = -649
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2750 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031af
MEM[011031af] <= 00u
flags now [32m 0---S--[0m

[33m 2751 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031b0
1 cycles
put_reg (r15) = 011031b0
flags now [32m 0---S--[0m
[36mREGS:  r15 011031af:011031b0[0m

[33m 2752 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2755 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031b0
0x1 + 0x11031b0 + 0x0 = 0x11031b1
1 + 17838512 + 0 = 17838513
flags now [32m 0------[0m
put_reg (r14) = 011031b1
1 cycles
[36mREGS:  r14 011031b0:011031b1  psw 0----S--:0-------[0m

[33m 2756 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031b0
0x11031b0 - 0x1103438 - 0x0 = 0xfffffffffffffd78
17838512 - 17839160 - 0 = -648
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2757 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031b0
MEM[011031b0] <= 00u
flags now [32m 0---S--[0m

[33m 2758 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031b1
1 cycles
put_reg (r15) = 011031b1
flags now [32m 0---S--[0m
[36mREGS:  r15 011031b0:011031b1[0m

[33m 2759 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2762 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031b1
0x1 + 0x11031b1 + 0x0 = 0x11031b2
1 + 17838513 + 0 = 17838514
flags now [32m 0------[0m
put_reg (r14) = 011031b2
1 cycles
[36mREGS:  r14 011031b1:011031b2  psw 0----S--:0-------[0m

[33m 2763 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031b1
0x11031b1 - 0x1103438 - 0x0 = 0xfffffffffffffd79
17838513 - 17839160 - 0 = -647
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2764 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031b1
MEM[011031b1] <= 00u
flags now [32m 0---S--[0m

[33m 2765 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031b2
1 cycles
put_reg (r15) = 011031b2
flags now [32m 0---S--[0m
[36mREGS:  r15 011031b1:011031b2[0m

[33m 2766 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2769 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031b2
0x1 + 0x11031b2 + 0x0 = 0x11031b3
1 + 17838514 + 0 = 17838515
flags now [32m 0------[0m
put_reg (r14) = 011031b3
1 cycles
[36mREGS:  r14 011031b2:011031b3  psw 0----S--:0-------[0m

[33m 2770 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031b2
0x11031b2 - 0x1103438 - 0x0 = 0xfffffffffffffd7a
17838514 - 17839160 - 0 = -646
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2771 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031b2
MEM[011031b2] <= 00u
flags now [32m 0---S--[0m

[33m 2772 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031b3
1 cycles
put_reg (r15) = 011031b3
flags now [32m 0---S--[0m
[36mREGS:  r15 011031b2:011031b3[0m

[33m 2773 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2776 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031b3
0x1 + 0x11031b3 + 0x0 = 0x11031b4
1 + 17838515 + 0 = 17838516
flags now [32m 0------[0m
put_reg (r14) = 011031b4
1 cycles
[36mREGS:  r14 011031b3:011031b4  psw 0----S--:0-------[0m

[33m 2777 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031b3
0x11031b3 - 0x1103438 - 0x0 = 0xfffffffffffffd7b
17838515 - 17839160 - 0 = -645
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2778 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031b3
MEM[011031b3] <= 00u
flags now [32m 0---S--[0m

[33m 2779 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031b4
1 cycles
put_reg (r15) = 011031b4
flags now [32m 0---S--[0m
[36mREGS:  r15 011031b3:011031b4[0m

[33m 2780 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2783 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031b4
0x1 + 0x11031b4 + 0x0 = 0x11031b5
1 + 17838516 + 0 = 17838517
flags now [32m 0------[0m
put_reg (r14) = 011031b5
1 cycles
[36mREGS:  r14 011031b4:011031b5  psw 0----S--:0-------[0m

[33m 2784 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031b4
0x11031b4 - 0x1103438 - 0x0 = 0xfffffffffffffd7c
17838516 - 17839160 - 0 = -644
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2785 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031b4
MEM[011031b4] <= 00u
flags now [32m 0---S--[0m

[33m 2786 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031b5
1 cycles
put_reg (r15) = 011031b5
flags now [32m 0---S--[0m
[36mREGS:  r15 011031b4:011031b5[0m

[33m 2787 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2790 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031b5
0x1 + 0x11031b5 + 0x0 = 0x11031b6
1 + 17838517 + 0 = 17838518
flags now [32m 0------[0m
put_reg (r14) = 011031b6
1 cycles
[36mREGS:  r14 011031b5:011031b6  psw 0----S--:0-------[0m

[33m 2791 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031b5
0x11031b5 - 0x1103438 - 0x0 = 0xfffffffffffffd7d
17838517 - 17839160 - 0 = -643
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2792 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031b5
MEM[011031b5] <= 00u
flags now [32m 0---S--[0m

[33m 2793 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031b6
1 cycles
put_reg (r15) = 011031b6
flags now [32m 0---S--[0m
[36mREGS:  r15 011031b5:011031b6[0m

[33m 2794 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2797 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031b6
0x1 + 0x11031b6 + 0x0 = 0x11031b7
1 + 17838518 + 0 = 17838519
flags now [32m 0------[0m
put_reg (r14) = 011031b7
1 cycles
[36mREGS:  r14 011031b6:011031b7  psw 0----S--:0-------[0m

[33m 2798 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031b6
0x11031b6 - 0x1103438 - 0x0 = 0xfffffffffffffd7e
17838518 - 17839160 - 0 = -642
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2799 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031b6
MEM[011031b6] <= 00u
flags now [32m 0---S--[0m

[33m 2800 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031b7
1 cycles
put_reg (r15) = 011031b7
flags now [32m 0---S--[0m
[36mREGS:  r15 011031b6:011031b7[0m

[33m 2801 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2804 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031b7
0x1 + 0x11031b7 + 0x0 = 0x11031b8
1 + 17838519 + 0 = 17838520
flags now [32m 0------[0m
put_reg (r14) = 011031b8
1 cycles
[36mREGS:  r14 011031b7:011031b8  psw 0----S--:0-------[0m

[33m 2805 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031b7
0x11031b7 - 0x1103438 - 0x0 = 0xfffffffffffffd7f
17838519 - 17839160 - 0 = -641
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2806 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031b7
MEM[011031b7] <= 00u
flags now [32m 0---S--[0m

[33m 2807 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031b8
1 cycles
put_reg (r15) = 011031b8
flags now [32m 0---S--[0m
[36mREGS:  r15 011031b7:011031b8[0m

[33m 2808 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2811 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031b8
0x1 + 0x11031b8 + 0x0 = 0x11031b9
1 + 17838520 + 0 = 17838521
flags now [32m 0------[0m
put_reg (r14) = 011031b9
1 cycles
[36mREGS:  r14 011031b8:011031b9  psw 0----S--:0-------[0m

[33m 2812 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031b8
0x11031b8 - 0x1103438 - 0x0 = 0xfffffffffffffd80
17838520 - 17839160 - 0 = -640
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2813 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031b8
MEM[011031b8] <= 00u
flags now [32m 0---S--[0m

[33m 2814 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031b9
1 cycles
put_reg (r15) = 011031b9
flags now [32m 0---S--[0m
[36mREGS:  r15 011031b8:011031b9[0m

[33m 2815 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2818 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031b9
0x1 + 0x11031b9 + 0x0 = 0x11031ba
1 + 17838521 + 0 = 17838522
flags now [32m 0------[0m
put_reg (r14) = 011031ba
1 cycles
[36mREGS:  r14 011031b9:011031ba  psw 0----S--:0-------[0m

[33m 2819 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031b9
0x11031b9 - 0x1103438 - 0x0 = 0xfffffffffffffd81
17838521 - 17839160 - 0 = -639
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2820 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031b9
MEM[011031b9] <= 00u
flags now [32m 0---S--[0m

[33m 2821 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031ba
1 cycles
put_reg (r15) = 011031ba
flags now [32m 0---S--[0m
[36mREGS:  r15 011031b9:011031ba[0m

[33m 2822 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2825 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031ba
0x1 + 0x11031ba + 0x0 = 0x11031bb
1 + 17838522 + 0 = 17838523
flags now [32m 0------[0m
put_reg (r14) = 011031bb
1 cycles
[36mREGS:  r14 011031ba:011031bb  psw 0----S--:0-------[0m

[33m 2826 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031ba
0x11031ba - 0x1103438 - 0x0 = 0xfffffffffffffd82
17838522 - 17839160 - 0 = -638
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2827 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031ba
MEM[011031ba] <= 00u
flags now [32m 0---S--[0m

[33m 2828 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031bb
1 cycles
put_reg (r15) = 011031bb
flags now [32m 0---S--[0m
[36mREGS:  r15 011031ba:011031bb[0m

[33m 2829 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2832 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031bb
0x1 + 0x11031bb + 0x0 = 0x11031bc
1 + 17838523 + 0 = 17838524
flags now [32m 0------[0m
put_reg (r14) = 011031bc
1 cycles
[36mREGS:  r14 011031bb:011031bc  psw 0----S--:0-------[0m

[33m 2833 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031bb
0x11031bb - 0x1103438 - 0x0 = 0xfffffffffffffd83
17838523 - 17839160 - 0 = -637
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2834 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031bb
MEM[011031bb] <= 00u
flags now [32m 0---S--[0m

[33m 2835 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031bc
1 cycles
put_reg (r15) = 011031bc
flags now [32m 0---S--[0m
[36mREGS:  r15 011031bb:011031bc[0m

[33m 2836 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2839 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031bc
0x1 + 0x11031bc + 0x0 = 0x11031bd
1 + 17838524 + 0 = 17838525
flags now [32m 0------[0m
put_reg (r14) = 011031bd
1 cycles
[36mREGS:  r14 011031bc:011031bd  psw 0----S--:0-------[0m

[33m 2840 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031bc
0x11031bc - 0x1103438 - 0x0 = 0xfffffffffffffd84
17838524 - 17839160 - 0 = -636
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2841 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031bc
MEM[011031bc] <= 00u
flags now [32m 0---S--[0m

[33m 2842 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031bd
1 cycles
put_reg (r15) = 011031bd
flags now [32m 0---S--[0m
[36mREGS:  r15 011031bc:011031bd[0m

[33m 2843 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2846 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031bd
0x1 + 0x11031bd + 0x0 = 0x11031be
1 + 17838525 + 0 = 17838526
flags now [32m 0------[0m
put_reg (r14) = 011031be
1 cycles
[36mREGS:  r14 011031bd:011031be  psw 0----S--:0-------[0m

[33m 2847 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031bd
0x11031bd - 0x1103438 - 0x0 = 0xfffffffffffffd85
17838525 - 17839160 - 0 = -635
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2848 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031bd
MEM[011031bd] <= 00u
flags now [32m 0---S--[0m

[33m 2849 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031be
1 cycles
put_reg (r15) = 011031be
flags now [32m 0---S--[0m
[36mREGS:  r15 011031bd:011031be[0m

[33m 2850 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2853 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031be
0x1 + 0x11031be + 0x0 = 0x11031bf
1 + 17838526 + 0 = 17838527
flags now [32m 0------[0m
put_reg (r14) = 011031bf
1 cycles
[36mREGS:  r14 011031be:011031bf  psw 0----S--:0-------[0m

[33m 2854 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031be
0x11031be - 0x1103438 - 0x0 = 0xfffffffffffffd86
17838526 - 17839160 - 0 = -634
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2855 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031be
MEM[011031be] <= 00u
flags now [32m 0---S--[0m

[33m 2856 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031bf
1 cycles
put_reg (r15) = 011031bf
flags now [32m 0---S--[0m
[36mREGS:  r15 011031be:011031bf[0m

[33m 2857 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2860 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031bf
0x1 + 0x11031bf + 0x0 = 0x11031c0
1 + 17838527 + 0 = 17838528
flags now [32m 0------[0m
put_reg (r14) = 011031c0
1 cycles
[36mREGS:  r14 011031bf:011031c0  psw 0----S--:0-------[0m

[33m 2861 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031bf
0x11031bf - 0x1103438 - 0x0 = 0xfffffffffffffd87
17838527 - 17839160 - 0 = -633
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2862 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031bf
MEM[011031bf] <= 00u
flags now [32m 0---S--[0m

[33m 2863 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031c0
1 cycles
put_reg (r15) = 011031c0
flags now [32m 0---S--[0m
[36mREGS:  r15 011031bf:011031c0[0m

[33m 2864 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2867 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031c0
0x1 + 0x11031c0 + 0x0 = 0x11031c1
1 + 17838528 + 0 = 17838529
flags now [32m 0------[0m
put_reg (r14) = 011031c1
1 cycles
[36mREGS:  r14 011031c0:011031c1  psw 0----S--:0-------[0m

[33m 2868 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031c0
0x11031c0 - 0x1103438 - 0x0 = 0xfffffffffffffd88
17838528 - 17839160 - 0 = -632
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2869 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031c0
MEM[011031c0] <= 00u
flags now [32m 0---S--[0m

[33m 2870 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031c1
1 cycles
put_reg (r15) = 011031c1
flags now [32m 0---S--[0m
[36mREGS:  r15 011031c0:011031c1[0m

[33m 2871 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2874 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031c1
0x1 + 0x11031c1 + 0x0 = 0x11031c2
1 + 17838529 + 0 = 17838530
flags now [32m 0------[0m
put_reg (r14) = 011031c2
1 cycles
[36mREGS:  r14 011031c1:011031c2  psw 0----S--:0-------[0m

[33m 2875 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031c1
0x11031c1 - 0x1103438 - 0x0 = 0xfffffffffffffd89
17838529 - 17839160 - 0 = -631
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2876 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031c1
MEM[011031c1] <= 00u
flags now [32m 0---S--[0m

[33m 2877 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031c2
1 cycles
put_reg (r15) = 011031c2
flags now [32m 0---S--[0m
[36mREGS:  r15 011031c1:011031c2[0m

[33m 2878 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2881 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031c2
0x1 + 0x11031c2 + 0x0 = 0x11031c3
1 + 17838530 + 0 = 17838531
flags now [32m 0------[0m
put_reg (r14) = 011031c3
1 cycles
[36mREGS:  r14 011031c2:011031c3  psw 0----S--:0-------[0m

[33m 2882 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031c2
0x11031c2 - 0x1103438 - 0x0 = 0xfffffffffffffd8a
17838530 - 17839160 - 0 = -630
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2883 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031c2
MEM[011031c2] <= 00u
flags now [32m 0---S--[0m

[33m 2884 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031c3
1 cycles
put_reg (r15) = 011031c3
flags now [32m 0---S--[0m
[36mREGS:  r15 011031c2:011031c3[0m

[33m 2885 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2888 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031c3
0x1 + 0x11031c3 + 0x0 = 0x11031c4
1 + 17838531 + 0 = 17838532
flags now [32m 0------[0m
put_reg (r14) = 011031c4
1 cycles
[36mREGS:  r14 011031c3:011031c4  psw 0----S--:0-------[0m

[33m 2889 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031c3
0x11031c3 - 0x1103438 - 0x0 = 0xfffffffffffffd8b
17838531 - 17839160 - 0 = -629
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2890 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031c3
MEM[011031c3] <= 00u
flags now [32m 0---S--[0m

[33m 2891 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031c4
1 cycles
put_reg (r15) = 011031c4
flags now [32m 0---S--[0m
[36mREGS:  r15 011031c3:011031c4[0m

[33m 2892 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2895 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031c4
0x1 + 0x11031c4 + 0x0 = 0x11031c5
1 + 17838532 + 0 = 17838533
flags now [32m 0------[0m
put_reg (r14) = 011031c5
1 cycles
[36mREGS:  r14 011031c4:011031c5  psw 0----S--:0-------[0m

[33m 2896 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031c4
0x11031c4 - 0x1103438 - 0x0 = 0xfffffffffffffd8c
17838532 - 17839160 - 0 = -628
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2897 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031c4
MEM[011031c4] <= 00u
flags now [32m 0---S--[0m

[33m 2898 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031c5
1 cycles
put_reg (r15) = 011031c5
flags now [32m 0---S--[0m
[36mREGS:  r15 011031c4:011031c5[0m

[33m 2899 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2902 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031c5
0x1 + 0x11031c5 + 0x0 = 0x11031c6
1 + 17838533 + 0 = 17838534
flags now [32m 0------[0m
put_reg (r14) = 011031c6
1 cycles
[36mREGS:  r14 011031c5:011031c6  psw 0----S--:0-------[0m

[33m 2903 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031c5
0x11031c5 - 0x1103438 - 0x0 = 0xfffffffffffffd8d
17838533 - 17839160 - 0 = -627
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2904 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031c5
MEM[011031c5] <= 00u
flags now [32m 0---S--[0m

[33m 2905 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031c6
1 cycles
put_reg (r15) = 011031c6
flags now [32m 0---S--[0m
[36mREGS:  r15 011031c5:011031c6[0m

[33m 2906 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2909 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031c6
0x1 + 0x11031c6 + 0x0 = 0x11031c7
1 + 17838534 + 0 = 17838535
flags now [32m 0------[0m
put_reg (r14) = 011031c7
1 cycles
[36mREGS:  r14 011031c6:011031c7  psw 0----S--:0-------[0m

[33m 2910 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031c6
0x11031c6 - 0x1103438 - 0x0 = 0xfffffffffffffd8e
17838534 - 17839160 - 0 = -626
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2911 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031c6
MEM[011031c6] <= 00u
flags now [32m 0---S--[0m

[33m 2912 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031c7
1 cycles
put_reg (r15) = 011031c7
flags now [32m 0---S--[0m
[36mREGS:  r15 011031c6:011031c7[0m

[33m 2913 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2916 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031c7
0x1 + 0x11031c7 + 0x0 = 0x11031c8
1 + 17838535 + 0 = 17838536
flags now [32m 0------[0m
put_reg (r14) = 011031c8
1 cycles
[36mREGS:  r14 011031c7:011031c8  psw 0----S--:0-------[0m

[33m 2917 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031c7
0x11031c7 - 0x1103438 - 0x0 = 0xfffffffffffffd8f
17838535 - 17839160 - 0 = -625
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2918 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031c7
MEM[011031c7] <= 00u
flags now [32m 0---S--[0m

[33m 2919 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031c8
1 cycles
put_reg (r15) = 011031c8
flags now [32m 0---S--[0m
[36mREGS:  r15 011031c7:011031c8[0m

[33m 2920 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2923 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031c8
0x1 + 0x11031c8 + 0x0 = 0x11031c9
1 + 17838536 + 0 = 17838537
flags now [32m 0------[0m
put_reg (r14) = 011031c9
1 cycles
[36mREGS:  r14 011031c8:011031c9  psw 0----S--:0-------[0m

[33m 2924 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031c8
0x11031c8 - 0x1103438 - 0x0 = 0xfffffffffffffd90
17838536 - 17839160 - 0 = -624
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2925 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031c8
MEM[011031c8] <= 00u
flags now [32m 0---S--[0m

[33m 2926 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031c9
1 cycles
put_reg (r15) = 011031c9
flags now [32m 0---S--[0m
[36mREGS:  r15 011031c8:011031c9[0m

[33m 2927 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2930 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031c9
0x1 + 0x11031c9 + 0x0 = 0x11031ca
1 + 17838537 + 0 = 17838538
flags now [32m 0------[0m
put_reg (r14) = 011031ca
1 cycles
[36mREGS:  r14 011031c9:011031ca  psw 0----S--:0-------[0m

[33m 2931 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031c9
0x11031c9 - 0x1103438 - 0x0 = 0xfffffffffffffd91
17838537 - 17839160 - 0 = -623
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2932 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031c9
MEM[011031c9] <= 00u
flags now [32m 0---S--[0m

[33m 2933 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031ca
1 cycles
put_reg (r15) = 011031ca
flags now [32m 0---S--[0m
[36mREGS:  r15 011031c9:011031ca[0m

[33m 2934 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2937 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031ca
0x1 + 0x11031ca + 0x0 = 0x11031cb
1 + 17838538 + 0 = 17838539
flags now [32m 0------[0m
put_reg (r14) = 011031cb
1 cycles
[36mREGS:  r14 011031ca:011031cb  psw 0----S--:0-------[0m

[33m 2938 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031ca
0x11031ca - 0x1103438 - 0x0 = 0xfffffffffffffd92
17838538 - 17839160 - 0 = -622
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2939 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031ca
MEM[011031ca] <= 00u
flags now [32m 0---S--[0m

[33m 2940 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031cb
1 cycles
put_reg (r15) = 011031cb
flags now [32m 0---S--[0m
[36mREGS:  r15 011031ca:011031cb[0m

[33m 2941 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2944 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031cb
0x1 + 0x11031cb + 0x0 = 0x11031cc
1 + 17838539 + 0 = 17838540
flags now [32m 0------[0m
put_reg (r14) = 011031cc
1 cycles
[36mREGS:  r14 011031cb:011031cc  psw 0----S--:0-------[0m

[33m 2945 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031cb
0x11031cb - 0x1103438 - 0x0 = 0xfffffffffffffd93
17838539 - 17839160 - 0 = -621
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2946 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031cb
MEM[011031cb] <= 00u
flags now [32m 0---S--[0m

[33m 2947 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031cc
1 cycles
put_reg (r15) = 011031cc
flags now [32m 0---S--[0m
[36mREGS:  r15 011031cb:011031cc[0m

[33m 2948 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2951 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031cc
0x1 + 0x11031cc + 0x0 = 0x11031cd
1 + 17838540 + 0 = 17838541
flags now [32m 0------[0m
put_reg (r14) = 011031cd
1 cycles
[36mREGS:  r14 011031cc:011031cd  psw 0----S--:0-------[0m

[33m 2952 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031cc
0x11031cc - 0x1103438 - 0x0 = 0xfffffffffffffd94
17838540 - 17839160 - 0 = -620
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2953 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031cc
MEM[011031cc] <= 00u
flags now [32m 0---S--[0m

[33m 2954 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031cd
1 cycles
put_reg (r15) = 011031cd
flags now [32m 0---S--[0m
[36mREGS:  r15 011031cc:011031cd[0m

[33m 2955 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2958 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031cd
0x1 + 0x11031cd + 0x0 = 0x11031ce
1 + 17838541 + 0 = 17838542
flags now [32m 0------[0m
put_reg (r14) = 011031ce
1 cycles
[36mREGS:  r14 011031cd:011031ce  psw 0----S--:0-------[0m

[33m 2959 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031cd
0x11031cd - 0x1103438 - 0x0 = 0xfffffffffffffd95
17838541 - 17839160 - 0 = -619
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2960 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031cd
MEM[011031cd] <= 00u
flags now [32m 0---S--[0m

[33m 2961 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031ce
1 cycles
put_reg (r15) = 011031ce
flags now [32m 0---S--[0m
[36mREGS:  r15 011031cd:011031ce[0m

[33m 2962 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2965 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031ce
0x1 + 0x11031ce + 0x0 = 0x11031cf
1 + 17838542 + 0 = 17838543
flags now [32m 0------[0m
put_reg (r14) = 011031cf
1 cycles
[36mREGS:  r14 011031ce:011031cf  psw 0----S--:0-------[0m

[33m 2966 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031ce
0x11031ce - 0x1103438 - 0x0 = 0xfffffffffffffd96
17838542 - 17839160 - 0 = -618
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2967 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031ce
MEM[011031ce] <= 00u
flags now [32m 0---S--[0m

[33m 2968 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031cf
1 cycles
put_reg (r15) = 011031cf
flags now [32m 0---S--[0m
[36mREGS:  r15 011031ce:011031cf[0m

[33m 2969 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2972 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031cf
0x1 + 0x11031cf + 0x0 = 0x11031d0
1 + 17838543 + 0 = 17838544
flags now [32m 0------[0m
put_reg (r14) = 011031d0
1 cycles
[36mREGS:  r14 011031cf:011031d0  psw 0----S--:0-------[0m

[33m 2973 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031cf
0x11031cf - 0x1103438 - 0x0 = 0xfffffffffffffd97
17838543 - 17839160 - 0 = -617
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2974 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031cf
MEM[011031cf] <= 00u
flags now [32m 0---S--[0m

[33m 2975 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031d0
1 cycles
put_reg (r15) = 011031d0
flags now [32m 0---S--[0m
[36mREGS:  r15 011031cf:011031d0[0m

[33m 2976 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2979 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031d0
0x1 + 0x11031d0 + 0x0 = 0x11031d1
1 + 17838544 + 0 = 17838545
flags now [32m 0------[0m
put_reg (r14) = 011031d1
1 cycles
[36mREGS:  r14 011031d0:011031d1  psw 0----S--:0-------[0m

[33m 2980 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031d0
0x11031d0 - 0x1103438 - 0x0 = 0xfffffffffffffd98
17838544 - 17839160 - 0 = -616
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2981 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031d0
MEM[011031d0] <= 00u
flags now [32m 0---S--[0m

[33m 2982 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031d1
1 cycles
put_reg (r15) = 011031d1
flags now [32m 0---S--[0m
[36mREGS:  r15 011031d0:011031d1[0m

[33m 2983 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2986 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031d1
0x1 + 0x11031d1 + 0x0 = 0x11031d2
1 + 17838545 + 0 = 17838546
flags now [32m 0------[0m
put_reg (r14) = 011031d2
1 cycles
[36mREGS:  r14 011031d1:011031d2  psw 0----S--:0-------[0m

[33m 2987 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031d1
0x11031d1 - 0x1103438 - 0x0 = 0xfffffffffffffd99
17838545 - 17839160 - 0 = -615
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2988 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031d1
MEM[011031d1] <= 00u
flags now [32m 0---S--[0m

[33m 2989 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031d2
1 cycles
put_reg (r15) = 011031d2
flags now [32m 0---S--[0m
[36mREGS:  r15 011031d1:011031d2[0m

[33m 2990 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 2993 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031d2
0x1 + 0x11031d2 + 0x0 = 0x11031d3
1 + 17838546 + 0 = 17838547
flags now [32m 0------[0m
put_reg (r14) = 011031d3
1 cycles
[36mREGS:  r14 011031d2:011031d3  psw 0----S--:0-------[0m

[33m 2994 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031d2
0x11031d2 - 0x1103438 - 0x0 = 0xfffffffffffffd9a
17838546 - 17839160 - 0 = -614
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2995 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031d2
MEM[011031d2] <= 00u
flags now [32m 0---S--[0m

[33m 2996 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031d3
1 cycles
put_reg (r15) = 011031d3
flags now [32m 0---S--[0m
[36mREGS:  r15 011031d2:011031d3[0m

[33m 2997 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3000 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031d3
0x1 + 0x11031d3 + 0x0 = 0x11031d4
1 + 17838547 + 0 = 17838548
flags now [32m 0------[0m
put_reg (r14) = 011031d4
1 cycles
[36mREGS:  r14 011031d3:011031d4  psw 0----S--:0-------[0m

[33m 3001 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031d3
0x11031d3 - 0x1103438 - 0x0 = 0xfffffffffffffd9b
17838547 - 17839160 - 0 = -613
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3002 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031d3
MEM[011031d3] <= 00u
flags now [32m 0---S--[0m

[33m 3003 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031d4
1 cycles
put_reg (r15) = 011031d4
flags now [32m 0---S--[0m
[36mREGS:  r15 011031d3:011031d4[0m

[33m 3004 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3007 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031d4
0x1 + 0x11031d4 + 0x0 = 0x11031d5
1 + 17838548 + 0 = 17838549
flags now [32m 0------[0m
put_reg (r14) = 011031d5
1 cycles
[36mREGS:  r14 011031d4:011031d5  psw 0----S--:0-------[0m

[33m 3008 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031d4
0x11031d4 - 0x1103438 - 0x0 = 0xfffffffffffffd9c
17838548 - 17839160 - 0 = -612
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3009 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031d4
MEM[011031d4] <= 00u
flags now [32m 0---S--[0m

[33m 3010 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031d5
1 cycles
put_reg (r15) = 011031d5
flags now [32m 0---S--[0m
[36mREGS:  r15 011031d4:011031d5[0m

[33m 3011 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3014 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031d5
0x1 + 0x11031d5 + 0x0 = 0x11031d6
1 + 17838549 + 0 = 17838550
flags now [32m 0------[0m
put_reg (r14) = 011031d6
1 cycles
[36mREGS:  r14 011031d5:011031d6  psw 0----S--:0-------[0m

[33m 3015 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031d5
0x11031d5 - 0x1103438 - 0x0 = 0xfffffffffffffd9d
17838549 - 17839160 - 0 = -611
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3016 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031d5
MEM[011031d5] <= 00u
flags now [32m 0---S--[0m

[33m 3017 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031d6
1 cycles
put_reg (r15) = 011031d6
flags now [32m 0---S--[0m
[36mREGS:  r15 011031d5:011031d6[0m

[33m 3018 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3021 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031d6
0x1 + 0x11031d6 + 0x0 = 0x11031d7
1 + 17838550 + 0 = 17838551
flags now [32m 0------[0m
put_reg (r14) = 011031d7
1 cycles
[36mREGS:  r14 011031d6:011031d7  psw 0----S--:0-------[0m

[33m 3022 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031d6
0x11031d6 - 0x1103438 - 0x0 = 0xfffffffffffffd9e
17838550 - 17839160 - 0 = -610
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3023 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031d6
MEM[011031d6] <= 00u
flags now [32m 0---S--[0m

[33m 3024 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031d7
1 cycles
put_reg (r15) = 011031d7
flags now [32m 0---S--[0m
[36mREGS:  r15 011031d6:011031d7[0m

[33m 3025 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3028 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031d7
0x1 + 0x11031d7 + 0x0 = 0x11031d8
1 + 17838551 + 0 = 17838552
flags now [32m 0------[0m
put_reg (r14) = 011031d8
1 cycles
[36mREGS:  r14 011031d7:011031d8  psw 0----S--:0-------[0m

[33m 3029 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031d7
0x11031d7 - 0x1103438 - 0x0 = 0xfffffffffffffd9f
17838551 - 17839160 - 0 = -609
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3030 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031d7
MEM[011031d7] <= 00u
flags now [32m 0---S--[0m

[33m 3031 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031d8
1 cycles
put_reg (r15) = 011031d8
flags now [32m 0---S--[0m
[36mREGS:  r15 011031d7:011031d8[0m

[33m 3032 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3035 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031d8
0x1 + 0x11031d8 + 0x0 = 0x11031d9
1 + 17838552 + 0 = 17838553
flags now [32m 0------[0m
put_reg (r14) = 011031d9
1 cycles
[36mREGS:  r14 011031d8:011031d9  psw 0----S--:0-------[0m

[33m 3036 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031d8
0x11031d8 - 0x1103438 - 0x0 = 0xfffffffffffffda0
17838552 - 17839160 - 0 = -608
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3037 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031d8
MEM[011031d8] <= 00u
flags now [32m 0---S--[0m

[33m 3038 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031d9
1 cycles
put_reg (r15) = 011031d9
flags now [32m 0---S--[0m
[36mREGS:  r15 011031d8:011031d9[0m

[33m 3039 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3042 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031d9
0x1 + 0x11031d9 + 0x0 = 0x11031da
1 + 17838553 + 0 = 17838554
flags now [32m 0------[0m
put_reg (r14) = 011031da
1 cycles
[36mREGS:  r14 011031d9:011031da  psw 0----S--:0-------[0m

[33m 3043 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031d9
0x11031d9 - 0x1103438 - 0x0 = 0xfffffffffffffda1
17838553 - 17839160 - 0 = -607
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3044 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031d9
MEM[011031d9] <= 00u
flags now [32m 0---S--[0m

[33m 3045 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031da
1 cycles
put_reg (r15) = 011031da
flags now [32m 0---S--[0m
[36mREGS:  r15 011031d9:011031da[0m

[33m 3046 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3049 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031da
0x1 + 0x11031da + 0x0 = 0x11031db
1 + 17838554 + 0 = 17838555
flags now [32m 0------[0m
put_reg (r14) = 011031db
1 cycles
[36mREGS:  r14 011031da:011031db  psw 0----S--:0-------[0m

[33m 3050 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031da
0x11031da - 0x1103438 - 0x0 = 0xfffffffffffffda2
17838554 - 17839160 - 0 = -606
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3051 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031da
MEM[011031da] <= 00u
flags now [32m 0---S--[0m

[33m 3052 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031db
1 cycles
put_reg (r15) = 011031db
flags now [32m 0---S--[0m
[36mREGS:  r15 011031da:011031db[0m

[33m 3053 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3056 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031db
0x1 + 0x11031db + 0x0 = 0x11031dc
1 + 17838555 + 0 = 17838556
flags now [32m 0------[0m
put_reg (r14) = 011031dc
1 cycles
[36mREGS:  r14 011031db:011031dc  psw 0----S--:0-------[0m

[33m 3057 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031db
0x11031db - 0x1103438 - 0x0 = 0xfffffffffffffda3
17838555 - 17839160 - 0 = -605
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3058 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031db
MEM[011031db] <= 00u
flags now [32m 0---S--[0m

[33m 3059 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031dc
1 cycles
put_reg (r15) = 011031dc
flags now [32m 0---S--[0m
[36mREGS:  r15 011031db:011031dc[0m

[33m 3060 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3063 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031dc
0x1 + 0x11031dc + 0x0 = 0x11031dd
1 + 17838556 + 0 = 17838557
flags now [32m 0------[0m
put_reg (r14) = 011031dd
1 cycles
[36mREGS:  r14 011031dc:011031dd  psw 0----S--:0-------[0m

[33m 3064 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031dc
0x11031dc - 0x1103438 - 0x0 = 0xfffffffffffffda4
17838556 - 17839160 - 0 = -604
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3065 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031dc
MEM[011031dc] <= 00u
flags now [32m 0---S--[0m

[33m 3066 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031dd
1 cycles
put_reg (r15) = 011031dd
flags now [32m 0---S--[0m
[36mREGS:  r15 011031dc:011031dd[0m

[33m 3067 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3070 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031dd
0x1 + 0x11031dd + 0x0 = 0x11031de
1 + 17838557 + 0 = 17838558
flags now [32m 0------[0m
put_reg (r14) = 011031de
1 cycles
[36mREGS:  r14 011031dd:011031de  psw 0----S--:0-------[0m

[33m 3071 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031dd
0x11031dd - 0x1103438 - 0x0 = 0xfffffffffffffda5
17838557 - 17839160 - 0 = -603
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3072 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031dd
MEM[011031dd] <= 00u
flags now [32m 0---S--[0m

[33m 3073 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031de
1 cycles
put_reg (r15) = 011031de
flags now [32m 0---S--[0m
[36mREGS:  r15 011031dd:011031de[0m

[33m 3074 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3077 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031de
0x1 + 0x11031de + 0x0 = 0x11031df
1 + 17838558 + 0 = 17838559
flags now [32m 0------[0m
put_reg (r14) = 011031df
1 cycles
[36mREGS:  r14 011031de:011031df  psw 0----S--:0-------[0m

[33m 3078 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031de
0x11031de - 0x1103438 - 0x0 = 0xfffffffffffffda6
17838558 - 17839160 - 0 = -602
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3079 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031de
MEM[011031de] <= 00u
flags now [32m 0---S--[0m

[33m 3080 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031df
1 cycles
put_reg (r15) = 011031df
flags now [32m 0---S--[0m
[36mREGS:  r15 011031de:011031df[0m

[33m 3081 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3084 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031df
0x1 + 0x11031df + 0x0 = 0x11031e0
1 + 17838559 + 0 = 17838560
flags now [32m 0------[0m
put_reg (r14) = 011031e0
1 cycles
[36mREGS:  r14 011031df:011031e0  psw 0----S--:0-------[0m

[33m 3085 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031df
0x11031df - 0x1103438 - 0x0 = 0xfffffffffffffda7
17838559 - 17839160 - 0 = -601
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3086 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031df
MEM[011031df] <= 00u
flags now [32m 0---S--[0m

[33m 3087 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031e0
1 cycles
put_reg (r15) = 011031e0
flags now [32m 0---S--[0m
[36mREGS:  r15 011031df:011031e0[0m

[33m 3088 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3091 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031e0
0x1 + 0x11031e0 + 0x0 = 0x11031e1
1 + 17838560 + 0 = 17838561
flags now [32m 0------[0m
put_reg (r14) = 011031e1
1 cycles
[36mREGS:  r14 011031e0:011031e1  psw 0----S--:0-------[0m

[33m 3092 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031e0
0x11031e0 - 0x1103438 - 0x0 = 0xfffffffffffffda8
17838560 - 17839160 - 0 = -600
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3093 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031e0
MEM[011031e0] <= 00u
flags now [32m 0---S--[0m

[33m 3094 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031e1
1 cycles
put_reg (r15) = 011031e1
flags now [32m 0---S--[0m
[36mREGS:  r15 011031e0:011031e1[0m

[33m 3095 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3098 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031e1
0x1 + 0x11031e1 + 0x0 = 0x11031e2
1 + 17838561 + 0 = 17838562
flags now [32m 0------[0m
put_reg (r14) = 011031e2
1 cycles
[36mREGS:  r14 011031e1:011031e2  psw 0----S--:0-------[0m

[33m 3099 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031e1
0x11031e1 - 0x1103438 - 0x0 = 0xfffffffffffffda9
17838561 - 17839160 - 0 = -599
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3100 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031e1
MEM[011031e1] <= 00u
flags now [32m 0---S--[0m

[33m 3101 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031e2
1 cycles
put_reg (r15) = 011031e2
flags now [32m 0---S--[0m
[36mREGS:  r15 011031e1:011031e2[0m

[33m 3102 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3105 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031e2
0x1 + 0x11031e2 + 0x0 = 0x11031e3
1 + 17838562 + 0 = 17838563
flags now [32m 0------[0m
put_reg (r14) = 011031e3
1 cycles
[36mREGS:  r14 011031e2:011031e3  psw 0----S--:0-------[0m

[33m 3106 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031e2
0x11031e2 - 0x1103438 - 0x0 = 0xfffffffffffffdaa
17838562 - 17839160 - 0 = -598
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3107 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031e2
MEM[011031e2] <= 00u
flags now [32m 0---S--[0m

[33m 3108 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031e3
1 cycles
put_reg (r15) = 011031e3
flags now [32m 0---S--[0m
[36mREGS:  r15 011031e2:011031e3[0m

[33m 3109 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3112 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031e3
0x1 + 0x11031e3 + 0x0 = 0x11031e4
1 + 17838563 + 0 = 17838564
flags now [32m 0------[0m
put_reg (r14) = 011031e4
1 cycles
[36mREGS:  r14 011031e3:011031e4  psw 0----S--:0-------[0m

[33m 3113 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031e3
0x11031e3 - 0x1103438 - 0x0 = 0xfffffffffffffdab
17838563 - 17839160 - 0 = -597
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3114 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031e3
MEM[011031e3] <= 00u
flags now [32m 0---S--[0m

[33m 3115 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031e4
1 cycles
put_reg (r15) = 011031e4
flags now [32m 0---S--[0m
[36mREGS:  r15 011031e3:011031e4[0m

[33m 3116 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3119 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031e4
0x1 + 0x11031e4 + 0x0 = 0x11031e5
1 + 17838564 + 0 = 17838565
flags now [32m 0------[0m
put_reg (r14) = 011031e5
1 cycles
[36mREGS:  r14 011031e4:011031e5  psw 0----S--:0-------[0m

[33m 3120 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031e4
0x11031e4 - 0x1103438 - 0x0 = 0xfffffffffffffdac
17838564 - 17839160 - 0 = -596
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3121 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031e4
MEM[011031e4] <= 00u
flags now [32m 0---S--[0m

[33m 3122 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031e5
1 cycles
put_reg (r15) = 011031e5
flags now [32m 0---S--[0m
[36mREGS:  r15 011031e4:011031e5[0m

[33m 3123 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3126 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031e5
0x1 + 0x11031e5 + 0x0 = 0x11031e6
1 + 17838565 + 0 = 17838566
flags now [32m 0------[0m
put_reg (r14) = 011031e6
1 cycles
[36mREGS:  r14 011031e5:011031e6  psw 0----S--:0-------[0m

[33m 3127 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031e5
0x11031e5 - 0x1103438 - 0x0 = 0xfffffffffffffdad
17838565 - 17839160 - 0 = -595
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3128 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031e5
MEM[011031e5] <= 00u
flags now [32m 0---S--[0m

[33m 3129 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031e6
1 cycles
put_reg (r15) = 011031e6
flags now [32m 0---S--[0m
[36mREGS:  r15 011031e5:011031e6[0m

[33m 3130 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3133 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031e6
0x1 + 0x11031e6 + 0x0 = 0x11031e7
1 + 17838566 + 0 = 17838567
flags now [32m 0------[0m
put_reg (r14) = 011031e7
1 cycles
[36mREGS:  r14 011031e6:011031e7  psw 0----S--:0-------[0m

[33m 3134 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031e6
0x11031e6 - 0x1103438 - 0x0 = 0xfffffffffffffdae
17838566 - 17839160 - 0 = -594
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3135 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031e6
MEM[011031e6] <= 00u
flags now [32m 0---S--[0m

[33m 3136 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031e7
1 cycles
put_reg (r15) = 011031e7
flags now [32m 0---S--[0m
[36mREGS:  r15 011031e6:011031e7[0m

[33m 3137 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3140 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031e7
0x1 + 0x11031e7 + 0x0 = 0x11031e8
1 + 17838567 + 0 = 17838568
flags now [32m 0------[0m
put_reg (r14) = 011031e8
1 cycles
[36mREGS:  r14 011031e7:011031e8  psw 0----S--:0-------[0m

[33m 3141 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031e7
0x11031e7 - 0x1103438 - 0x0 = 0xfffffffffffffdaf
17838567 - 17839160 - 0 = -593
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3142 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031e7
MEM[011031e7] <= 00u
flags now [32m 0---S--[0m

[33m 3143 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031e8
1 cycles
put_reg (r15) = 011031e8
flags now [32m 0---S--[0m
[36mREGS:  r15 011031e7:011031e8[0m

[33m 3144 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3147 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031e8
0x1 + 0x11031e8 + 0x0 = 0x11031e9
1 + 17838568 + 0 = 17838569
flags now [32m 0------[0m
put_reg (r14) = 011031e9
1 cycles
[36mREGS:  r14 011031e8:011031e9  psw 0----S--:0-------[0m

[33m 3148 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031e8
0x11031e8 - 0x1103438 - 0x0 = 0xfffffffffffffdb0
17838568 - 17839160 - 0 = -592
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3149 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031e8
MEM[011031e8] <= 00u
flags now [32m 0---S--[0m

[33m 3150 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031e9
1 cycles
put_reg (r15) = 011031e9
flags now [32m 0---S--[0m
[36mREGS:  r15 011031e8:011031e9[0m

[33m 3151 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3154 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031e9
0x1 + 0x11031e9 + 0x0 = 0x11031ea
1 + 17838569 + 0 = 17838570
flags now [32m 0------[0m
put_reg (r14) = 011031ea
1 cycles
[36mREGS:  r14 011031e9:011031ea  psw 0----S--:0-------[0m

[33m 3155 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031e9
0x11031e9 - 0x1103438 - 0x0 = 0xfffffffffffffdb1
17838569 - 17839160 - 0 = -591
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3156 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031e9
MEM[011031e9] <= 00u
flags now [32m 0---S--[0m

[33m 3157 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031ea
1 cycles
put_reg (r15) = 011031ea
flags now [32m 0---S--[0m
[36mREGS:  r15 011031e9:011031ea[0m

[33m 3158 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3161 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031ea
0x1 + 0x11031ea + 0x0 = 0x11031eb
1 + 17838570 + 0 = 17838571
flags now [32m 0------[0m
put_reg (r14) = 011031eb
1 cycles
[36mREGS:  r14 011031ea:011031eb  psw 0----S--:0-------[0m

[33m 3162 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031ea
0x11031ea - 0x1103438 - 0x0 = 0xfffffffffffffdb2
17838570 - 17839160 - 0 = -590
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3163 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031ea
MEM[011031ea] <= 00u
flags now [32m 0---S--[0m

[33m 3164 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031eb
1 cycles
put_reg (r15) = 011031eb
flags now [32m 0---S--[0m
[36mREGS:  r15 011031ea:011031eb[0m

[33m 3165 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3168 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031eb
0x1 + 0x11031eb + 0x0 = 0x11031ec
1 + 17838571 + 0 = 17838572
flags now [32m 0------[0m
put_reg (r14) = 011031ec
1 cycles
[36mREGS:  r14 011031eb:011031ec  psw 0----S--:0-------[0m

[33m 3169 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031eb
0x11031eb - 0x1103438 - 0x0 = 0xfffffffffffffdb3
17838571 - 17839160 - 0 = -589
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3170 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031eb
MEM[011031eb] <= 00u
flags now [32m 0---S--[0m

[33m 3171 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031ec
1 cycles
put_reg (r15) = 011031ec
flags now [32m 0---S--[0m
[36mREGS:  r15 011031eb:011031ec[0m

[33m 3172 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3175 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031ec
0x1 + 0x11031ec + 0x0 = 0x11031ed
1 + 17838572 + 0 = 17838573
flags now [32m 0------[0m
put_reg (r14) = 011031ed
1 cycles
[36mREGS:  r14 011031ec:011031ed  psw 0----S--:0-------[0m

[33m 3176 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031ec
0x11031ec - 0x1103438 - 0x0 = 0xfffffffffffffdb4
17838572 - 17839160 - 0 = -588
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3177 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031ec
MEM[011031ec] <= 00u
flags now [32m 0---S--[0m

[33m 3178 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031ed
1 cycles
put_reg (r15) = 011031ed
flags now [32m 0---S--[0m
[36mREGS:  r15 011031ec:011031ed[0m

[33m 3179 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3182 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031ed
0x1 + 0x11031ed + 0x0 = 0x11031ee
1 + 17838573 + 0 = 17838574
flags now [32m 0------[0m
put_reg (r14) = 011031ee
1 cycles
[36mREGS:  r14 011031ed:011031ee  psw 0----S--:0-------[0m

[33m 3183 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031ed
0x11031ed - 0x1103438 - 0x0 = 0xfffffffffffffdb5
17838573 - 17839160 - 0 = -587
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3184 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031ed
MEM[011031ed] <= 00u
flags now [32m 0---S--[0m

[33m 3185 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031ee
1 cycles
put_reg (r15) = 011031ee
flags now [32m 0---S--[0m
[36mREGS:  r15 011031ed:011031ee[0m

[33m 3186 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3189 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031ee
0x1 + 0x11031ee + 0x0 = 0x11031ef
1 + 17838574 + 0 = 17838575
flags now [32m 0------[0m
put_reg (r14) = 011031ef
1 cycles
[36mREGS:  r14 011031ee:011031ef  psw 0----S--:0-------[0m

[33m 3190 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031ee
0x11031ee - 0x1103438 - 0x0 = 0xfffffffffffffdb6
17838574 - 17839160 - 0 = -586
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3191 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031ee
MEM[011031ee] <= 00u
flags now [32m 0---S--[0m

[33m 3192 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031ef
1 cycles
put_reg (r15) = 011031ef
flags now [32m 0---S--[0m
[36mREGS:  r15 011031ee:011031ef[0m

[33m 3193 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3196 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031ef
0x1 + 0x11031ef + 0x0 = 0x11031f0
1 + 17838575 + 0 = 17838576
flags now [32m 0------[0m
put_reg (r14) = 011031f0
1 cycles
[36mREGS:  r14 011031ef:011031f0  psw 0----S--:0-------[0m

[33m 3197 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031ef
0x11031ef - 0x1103438 - 0x0 = 0xfffffffffffffdb7
17838575 - 17839160 - 0 = -585
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3198 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031ef
MEM[011031ef] <= 00u
flags now [32m 0---S--[0m

[33m 3199 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031f0
1 cycles
put_reg (r15) = 011031f0
flags now [32m 0---S--[0m
[36mREGS:  r15 011031ef:011031f0[0m

[33m 3200 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3203 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031f0
0x1 + 0x11031f0 + 0x0 = 0x11031f1
1 + 17838576 + 0 = 17838577
flags now [32m 0------[0m
put_reg (r14) = 011031f1
1 cycles
[36mREGS:  r14 011031f0:011031f1  psw 0----S--:0-------[0m

[33m 3204 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031f0
0x11031f0 - 0x1103438 - 0x0 = 0xfffffffffffffdb8
17838576 - 17839160 - 0 = -584
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3205 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031f0
MEM[011031f0] <= 00u
flags now [32m 0---S--[0m

[33m 3206 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031f1
1 cycles
put_reg (r15) = 011031f1
flags now [32m 0---S--[0m
[36mREGS:  r15 011031f0:011031f1[0m

[33m 3207 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3210 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031f1
0x1 + 0x11031f1 + 0x0 = 0x11031f2
1 + 17838577 + 0 = 17838578
flags now [32m 0------[0m
put_reg (r14) = 011031f2
1 cycles
[36mREGS:  r14 011031f1:011031f2  psw 0----S--:0-------[0m

[33m 3211 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031f1
0x11031f1 - 0x1103438 - 0x0 = 0xfffffffffffffdb9
17838577 - 17839160 - 0 = -583
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3212 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031f1
MEM[011031f1] <= 00u
flags now [32m 0---S--[0m

[33m 3213 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031f2
1 cycles
put_reg (r15) = 011031f2
flags now [32m 0---S--[0m
[36mREGS:  r15 011031f1:011031f2[0m

[33m 3214 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3217 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031f2
0x1 + 0x11031f2 + 0x0 = 0x11031f3
1 + 17838578 + 0 = 17838579
flags now [32m 0------[0m
put_reg (r14) = 011031f3
1 cycles
[36mREGS:  r14 011031f2:011031f3  psw 0----S--:0-------[0m

[33m 3218 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031f2
0x11031f2 - 0x1103438 - 0x0 = 0xfffffffffffffdba
17838578 - 17839160 - 0 = -582
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3219 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031f2
MEM[011031f2] <= 00u
flags now [32m 0---S--[0m

[33m 3220 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031f3
1 cycles
put_reg (r15) = 011031f3
flags now [32m 0---S--[0m
[36mREGS:  r15 011031f2:011031f3[0m

[33m 3221 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3224 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031f3
0x1 + 0x11031f3 + 0x0 = 0x11031f4
1 + 17838579 + 0 = 17838580
flags now [32m 0------[0m
put_reg (r14) = 011031f4
1 cycles
[36mREGS:  r14 011031f3:011031f4  psw 0----S--:0-------[0m

[33m 3225 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031f3
0x11031f3 - 0x1103438 - 0x0 = 0xfffffffffffffdbb
17838579 - 17839160 - 0 = -581
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3226 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031f3
MEM[011031f3] <= 00u
flags now [32m 0---S--[0m

[33m 3227 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031f4
1 cycles
put_reg (r15) = 011031f4
flags now [32m 0---S--[0m
[36mREGS:  r15 011031f3:011031f4[0m

[33m 3228 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3231 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031f4
0x1 + 0x11031f4 + 0x0 = 0x11031f5
1 + 17838580 + 0 = 17838581
flags now [32m 0------[0m
put_reg (r14) = 011031f5
1 cycles
[36mREGS:  r14 011031f4:011031f5  psw 0----S--:0-------[0m

[33m 3232 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031f4
0x11031f4 - 0x1103438 - 0x0 = 0xfffffffffffffdbc
17838580 - 17839160 - 0 = -580
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3233 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031f4
MEM[011031f4] <= 00u
flags now [32m 0---S--[0m

[33m 3234 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031f5
1 cycles
put_reg (r15) = 011031f5
flags now [32m 0---S--[0m
[36mREGS:  r15 011031f4:011031f5[0m

[33m 3235 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3238 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031f5
0x1 + 0x11031f5 + 0x0 = 0x11031f6
1 + 17838581 + 0 = 17838582
flags now [32m 0------[0m
put_reg (r14) = 011031f6
1 cycles
[36mREGS:  r14 011031f5:011031f6  psw 0----S--:0-------[0m

[33m 3239 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031f5
0x11031f5 - 0x1103438 - 0x0 = 0xfffffffffffffdbd
17838581 - 17839160 - 0 = -579
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3240 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031f5
MEM[011031f5] <= 00u
flags now [32m 0---S--[0m

[33m 3241 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031f6
1 cycles
put_reg (r15) = 011031f6
flags now [32m 0---S--[0m
[36mREGS:  r15 011031f5:011031f6[0m

[33m 3242 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3245 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031f6
0x1 + 0x11031f6 + 0x0 = 0x11031f7
1 + 17838582 + 0 = 17838583
flags now [32m 0------[0m
put_reg (r14) = 011031f7
1 cycles
[36mREGS:  r14 011031f6:011031f7  psw 0----S--:0-------[0m

[33m 3246 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031f6
0x11031f6 - 0x1103438 - 0x0 = 0xfffffffffffffdbe
17838582 - 17839160 - 0 = -578
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3247 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031f6
MEM[011031f6] <= 00u
flags now [32m 0---S--[0m

[33m 3248 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031f7
1 cycles
put_reg (r15) = 011031f7
flags now [32m 0---S--[0m
[36mREGS:  r15 011031f6:011031f7[0m

[33m 3249 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3252 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031f7
0x1 + 0x11031f7 + 0x0 = 0x11031f8
1 + 17838583 + 0 = 17838584
flags now [32m 0------[0m
put_reg (r14) = 011031f8
1 cycles
[36mREGS:  r14 011031f7:011031f8  psw 0----S--:0-------[0m

[33m 3253 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031f7
0x11031f7 - 0x1103438 - 0x0 = 0xfffffffffffffdbf
17838583 - 17839160 - 0 = -577
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3254 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031f7
MEM[011031f7] <= 00u
flags now [32m 0---S--[0m

[33m 3255 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031f8
1 cycles
put_reg (r15) = 011031f8
flags now [32m 0---S--[0m
[36mREGS:  r15 011031f7:011031f8[0m

[33m 3256 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3259 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031f8
0x1 + 0x11031f8 + 0x0 = 0x11031f9
1 + 17838584 + 0 = 17838585
flags now [32m 0------[0m
put_reg (r14) = 011031f9
1 cycles
[36mREGS:  r14 011031f8:011031f9  psw 0----S--:0-------[0m

[33m 3260 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031f8
0x11031f8 - 0x1103438 - 0x0 = 0xfffffffffffffdc0
17838584 - 17839160 - 0 = -576
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3261 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031f8
MEM[011031f8] <= 00u
flags now [32m 0---S--[0m

[33m 3262 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031f9
1 cycles
put_reg (r15) = 011031f9
flags now [32m 0---S--[0m
[36mREGS:  r15 011031f8:011031f9[0m

[33m 3263 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3266 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031f9
0x1 + 0x11031f9 + 0x0 = 0x11031fa
1 + 17838585 + 0 = 17838586
flags now [32m 0------[0m
put_reg (r14) = 011031fa
1 cycles
[36mREGS:  r14 011031f9:011031fa  psw 0----S--:0-------[0m

[33m 3267 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031f9
0x11031f9 - 0x1103438 - 0x0 = 0xfffffffffffffdc1
17838585 - 17839160 - 0 = -575
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3268 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031f9
MEM[011031f9] <= 00u
flags now [32m 0---S--[0m

[33m 3269 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031fa
1 cycles
put_reg (r15) = 011031fa
flags now [32m 0---S--[0m
[36mREGS:  r15 011031f9:011031fa[0m

[33m 3270 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3273 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031fa
0x1 + 0x11031fa + 0x0 = 0x11031fb
1 + 17838586 + 0 = 17838587
flags now [32m 0------[0m
put_reg (r14) = 011031fb
1 cycles
[36mREGS:  r14 011031fa:011031fb  psw 0----S--:0-------[0m

[33m 3274 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031fa
0x11031fa - 0x1103438 - 0x0 = 0xfffffffffffffdc2
17838586 - 17839160 - 0 = -574
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3275 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031fa
MEM[011031fa] <= 00u
flags now [32m 0---S--[0m

[33m 3276 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031fb
1 cycles
put_reg (r15) = 011031fb
flags now [32m 0---S--[0m
[36mREGS:  r15 011031fa:011031fb[0m

[33m 3277 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3280 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031fb
0x1 + 0x11031fb + 0x0 = 0x11031fc
1 + 17838587 + 0 = 17838588
flags now [32m 0------[0m
put_reg (r14) = 011031fc
1 cycles
[36mREGS:  r14 011031fb:011031fc  psw 0----S--:0-------[0m

[33m 3281 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031fb
0x11031fb - 0x1103438 - 0x0 = 0xfffffffffffffdc3
17838587 - 17839160 - 0 = -573
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3282 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031fb
MEM[011031fb] <= 00u
flags now [32m 0---S--[0m

[33m 3283 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031fc
1 cycles
put_reg (r15) = 011031fc
flags now [32m 0---S--[0m
[36mREGS:  r15 011031fb:011031fc[0m

[33m 3284 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3287 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031fc
0x1 + 0x11031fc + 0x0 = 0x11031fd
1 + 17838588 + 0 = 17838589
flags now [32m 0------[0m
put_reg (r14) = 011031fd
1 cycles
[36mREGS:  r14 011031fc:011031fd  psw 0----S--:0-------[0m

[33m 3288 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031fc
0x11031fc - 0x1103438 - 0x0 = 0xfffffffffffffdc4
17838588 - 17839160 - 0 = -572
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3289 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031fc
MEM[011031fc] <= 00u
flags now [32m 0---S--[0m

[33m 3290 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031fd
1 cycles
put_reg (r15) = 011031fd
flags now [32m 0---S--[0m
[36mREGS:  r15 011031fc:011031fd[0m

[33m 3291 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3294 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031fd
0x1 + 0x11031fd + 0x0 = 0x11031fe
1 + 17838589 + 0 = 17838590
flags now [32m 0------[0m
put_reg (r14) = 011031fe
1 cycles
[36mREGS:  r14 011031fd:011031fe  psw 0----S--:0-------[0m

[33m 3295 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031fd
0x11031fd - 0x1103438 - 0x0 = 0xfffffffffffffdc5
17838589 - 17839160 - 0 = -571
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3296 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031fd
MEM[011031fd] <= 00u
flags now [32m 0---S--[0m

[33m 3297 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031fe
1 cycles
put_reg (r15) = 011031fe
flags now [32m 0---S--[0m
[36mREGS:  r15 011031fd:011031fe[0m

[33m 3298 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3301 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031fe
0x1 + 0x11031fe + 0x0 = 0x11031ff
1 + 17838590 + 0 = 17838591
flags now [32m 0------[0m
put_reg (r14) = 011031ff
1 cycles
[36mREGS:  r14 011031fe:011031ff  psw 0----S--:0-------[0m

[33m 3302 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031fe
0x11031fe - 0x1103438 - 0x0 = 0xfffffffffffffdc6
17838590 - 17839160 - 0 = -570
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3303 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031fe
MEM[011031fe] <= 00u
flags now [32m 0---S--[0m

[33m 3304 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011031ff
1 cycles
put_reg (r15) = 011031ff
flags now [32m 0---S--[0m
[36mREGS:  r15 011031fe:011031ff[0m

[33m 3305 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3308 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011031ff
0x1 + 0x11031ff + 0x0 = 0x1103200
1 + 17838591 + 0 = 17838592
flags now [32m 0------[0m
put_reg (r14) = 01103200
1 cycles
[36mREGS:  r14 011031ff:01103200  psw 0----S--:0-------[0m

[33m 3309 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011031ff
0x11031ff - 0x1103438 - 0x0 = 0xfffffffffffffdc7
17838591 - 17839160 - 0 = -569
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3310 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011031ff
MEM[011031ff] <= 00u
flags now [32m 0---S--[0m

[33m 3311 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103200
1 cycles
put_reg (r15) = 01103200
flags now [32m 0---S--[0m
[36mREGS:  r15 011031ff:01103200[0m

[33m 3312 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3315 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103200
0x1 + 0x1103200 + 0x0 = 0x1103201
1 + 17838592 + 0 = 17838593
flags now [32m 0------[0m
put_reg (r14) = 01103201
1 cycles
[36mREGS:  r14 01103200:01103201  psw 0----S--:0-------[0m

[33m 3316 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103200
0x1103200 - 0x1103438 - 0x0 = 0xfffffffffffffdc8
17838592 - 17839160 - 0 = -568
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3317 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103200
MEM[01103200] <= 00u
flags now [32m 0---S--[0m

[33m 3318 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103201
1 cycles
put_reg (r15) = 01103201
flags now [32m 0---S--[0m
[36mREGS:  r15 01103200:01103201[0m

[33m 3319 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3322 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103201
0x1 + 0x1103201 + 0x0 = 0x1103202
1 + 17838593 + 0 = 17838594
flags now [32m 0------[0m
put_reg (r14) = 01103202
1 cycles
[36mREGS:  r14 01103201:01103202  psw 0----S--:0-------[0m

[33m 3323 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103201
0x1103201 - 0x1103438 - 0x0 = 0xfffffffffffffdc9
17838593 - 17839160 - 0 = -567
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3324 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103201
MEM[01103201] <= 00u
flags now [32m 0---S--[0m

[33m 3325 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103202
1 cycles
put_reg (r15) = 01103202
flags now [32m 0---S--[0m
[36mREGS:  r15 01103201:01103202[0m

[33m 3326 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3329 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103202
0x1 + 0x1103202 + 0x0 = 0x1103203
1 + 17838594 + 0 = 17838595
flags now [32m 0------[0m
put_reg (r14) = 01103203
1 cycles
[36mREGS:  r14 01103202:01103203  psw 0----S--:0-------[0m

[33m 3330 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103202
0x1103202 - 0x1103438 - 0x0 = 0xfffffffffffffdca
17838594 - 17839160 - 0 = -566
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3331 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103202
MEM[01103202] <= 00u
flags now [32m 0---S--[0m

[33m 3332 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103203
1 cycles
put_reg (r15) = 01103203
flags now [32m 0---S--[0m
[36mREGS:  r15 01103202:01103203[0m

[33m 3333 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3336 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103203
0x1 + 0x1103203 + 0x0 = 0x1103204
1 + 17838595 + 0 = 17838596
flags now [32m 0------[0m
put_reg (r14) = 01103204
1 cycles
[36mREGS:  r14 01103203:01103204  psw 0----S--:0-------[0m

[33m 3337 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103203
0x1103203 - 0x1103438 - 0x0 = 0xfffffffffffffdcb
17838595 - 17839160 - 0 = -565
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3338 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103203
MEM[01103203] <= 00u
flags now [32m 0---S--[0m

[33m 3339 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103204
1 cycles
put_reg (r15) = 01103204
flags now [32m 0---S--[0m
[36mREGS:  r15 01103203:01103204[0m

[33m 3340 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3343 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103204
0x1 + 0x1103204 + 0x0 = 0x1103205
1 + 17838596 + 0 = 17838597
flags now [32m 0------[0m
put_reg (r14) = 01103205
1 cycles
[36mREGS:  r14 01103204:01103205  psw 0----S--:0-------[0m

[33m 3344 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103204
0x1103204 - 0x1103438 - 0x0 = 0xfffffffffffffdcc
17838596 - 17839160 - 0 = -564
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3345 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103204
MEM[01103204] <= 00u
flags now [32m 0---S--[0m

[33m 3346 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103205
1 cycles
put_reg (r15) = 01103205
flags now [32m 0---S--[0m
[36mREGS:  r15 01103204:01103205[0m

[33m 3347 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3350 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103205
0x1 + 0x1103205 + 0x0 = 0x1103206
1 + 17838597 + 0 = 17838598
flags now [32m 0------[0m
put_reg (r14) = 01103206
1 cycles
[36mREGS:  r14 01103205:01103206  psw 0----S--:0-------[0m

[33m 3351 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103205
0x1103205 - 0x1103438 - 0x0 = 0xfffffffffffffdcd
17838597 - 17839160 - 0 = -563
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3352 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103205
MEM[01103205] <= 00u
flags now [32m 0---S--[0m

[33m 3353 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103206
1 cycles
put_reg (r15) = 01103206
flags now [32m 0---S--[0m
[36mREGS:  r15 01103205:01103206[0m

[33m 3354 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3357 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103206
0x1 + 0x1103206 + 0x0 = 0x1103207
1 + 17838598 + 0 = 17838599
flags now [32m 0------[0m
put_reg (r14) = 01103207
1 cycles
[36mREGS:  r14 01103206:01103207  psw 0----S--:0-------[0m

[33m 3358 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103206
0x1103206 - 0x1103438 - 0x0 = 0xfffffffffffffdce
17838598 - 17839160 - 0 = -562
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3359 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103206
MEM[01103206] <= 00u
flags now [32m 0---S--[0m

[33m 3360 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103207
1 cycles
put_reg (r15) = 01103207
flags now [32m 0---S--[0m
[36mREGS:  r15 01103206:01103207[0m

[33m 3361 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3364 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103207
0x1 + 0x1103207 + 0x0 = 0x1103208
1 + 17838599 + 0 = 17838600
flags now [32m 0------[0m
put_reg (r14) = 01103208
1 cycles
[36mREGS:  r14 01103207:01103208  psw 0----S--:0-------[0m

[33m 3365 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103207
0x1103207 - 0x1103438 - 0x0 = 0xfffffffffffffdcf
17838599 - 17839160 - 0 = -561
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3366 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103207
MEM[01103207] <= 00u
flags now [32m 0---S--[0m

[33m 3367 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103208
1 cycles
put_reg (r15) = 01103208
flags now [32m 0---S--[0m
[36mREGS:  r15 01103207:01103208[0m

[33m 3368 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3371 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103208
0x1 + 0x1103208 + 0x0 = 0x1103209
1 + 17838600 + 0 = 17838601
flags now [32m 0------[0m
put_reg (r14) = 01103209
1 cycles
[36mREGS:  r14 01103208:01103209  psw 0----S--:0-------[0m

[33m 3372 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103208
0x1103208 - 0x1103438 - 0x0 = 0xfffffffffffffdd0
17838600 - 17839160 - 0 = -560
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3373 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103208
MEM[01103208] <= 00u
flags now [32m 0---S--[0m

[33m 3374 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103209
1 cycles
put_reg (r15) = 01103209
flags now [32m 0---S--[0m
[36mREGS:  r15 01103208:01103209[0m

[33m 3375 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3378 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103209
0x1 + 0x1103209 + 0x0 = 0x110320a
1 + 17838601 + 0 = 17838602
flags now [32m 0------[0m
put_reg (r14) = 0110320a
1 cycles
[36mREGS:  r14 01103209:0110320a  psw 0----S--:0-------[0m

[33m 3379 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103209
0x1103209 - 0x1103438 - 0x0 = 0xfffffffffffffdd1
17838601 - 17839160 - 0 = -559
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3380 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103209
MEM[01103209] <= 00u
flags now [32m 0---S--[0m

[33m 3381 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110320a
1 cycles
put_reg (r15) = 0110320a
flags now [32m 0---S--[0m
[36mREGS:  r15 01103209:0110320a[0m

[33m 3382 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3385 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110320a
0x1 + 0x110320a + 0x0 = 0x110320b
1 + 17838602 + 0 = 17838603
flags now [32m 0------[0m
put_reg (r14) = 0110320b
1 cycles
[36mREGS:  r14 0110320a:0110320b  psw 0----S--:0-------[0m

[33m 3386 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110320a
0x110320a - 0x1103438 - 0x0 = 0xfffffffffffffdd2
17838602 - 17839160 - 0 = -558
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3387 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110320a
MEM[0110320a] <= 00u
flags now [32m 0---S--[0m

[33m 3388 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110320b
1 cycles
put_reg (r15) = 0110320b
flags now [32m 0---S--[0m
[36mREGS:  r15 0110320a:0110320b[0m

[33m 3389 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3392 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110320b
0x1 + 0x110320b + 0x0 = 0x110320c
1 + 17838603 + 0 = 17838604
flags now [32m 0------[0m
put_reg (r14) = 0110320c
1 cycles
[36mREGS:  r14 0110320b:0110320c  psw 0----S--:0-------[0m

[33m 3393 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110320b
0x110320b - 0x1103438 - 0x0 = 0xfffffffffffffdd3
17838603 - 17839160 - 0 = -557
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3394 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110320b
MEM[0110320b] <= 00u
flags now [32m 0---S--[0m

[33m 3395 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110320c
1 cycles
put_reg (r15) = 0110320c
flags now [32m 0---S--[0m
[36mREGS:  r15 0110320b:0110320c[0m

[33m 3396 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3399 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110320c
0x1 + 0x110320c + 0x0 = 0x110320d
1 + 17838604 + 0 = 17838605
flags now [32m 0------[0m
put_reg (r14) = 0110320d
1 cycles
[36mREGS:  r14 0110320c:0110320d  psw 0----S--:0-------[0m

[33m 3400 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110320c
0x110320c - 0x1103438 - 0x0 = 0xfffffffffffffdd4
17838604 - 17839160 - 0 = -556
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3401 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110320c
MEM[0110320c] <= 00u
flags now [32m 0---S--[0m

[33m 3402 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110320d
1 cycles
put_reg (r15) = 0110320d
flags now [32m 0---S--[0m
[36mREGS:  r15 0110320c:0110320d[0m

[33m 3403 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3406 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110320d
0x1 + 0x110320d + 0x0 = 0x110320e
1 + 17838605 + 0 = 17838606
flags now [32m 0------[0m
put_reg (r14) = 0110320e
1 cycles
[36mREGS:  r14 0110320d:0110320e  psw 0----S--:0-------[0m

[33m 3407 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110320d
0x110320d - 0x1103438 - 0x0 = 0xfffffffffffffdd5
17838605 - 17839160 - 0 = -555
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3408 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110320d
MEM[0110320d] <= 00u
flags now [32m 0---S--[0m

[33m 3409 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110320e
1 cycles
put_reg (r15) = 0110320e
flags now [32m 0---S--[0m
[36mREGS:  r15 0110320d:0110320e[0m

[33m 3410 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3413 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110320e
0x1 + 0x110320e + 0x0 = 0x110320f
1 + 17838606 + 0 = 17838607
flags now [32m 0------[0m
put_reg (r14) = 0110320f
1 cycles
[36mREGS:  r14 0110320e:0110320f  psw 0----S--:0-------[0m

[33m 3414 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110320e
0x110320e - 0x1103438 - 0x0 = 0xfffffffffffffdd6
17838606 - 17839160 - 0 = -554
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3415 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110320e
MEM[0110320e] <= 00u
flags now [32m 0---S--[0m

[33m 3416 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110320f
1 cycles
put_reg (r15) = 0110320f
flags now [32m 0---S--[0m
[36mREGS:  r15 0110320e:0110320f[0m

[33m 3417 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3420 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110320f
0x1 + 0x110320f + 0x0 = 0x1103210
1 + 17838607 + 0 = 17838608
flags now [32m 0------[0m
put_reg (r14) = 01103210
1 cycles
[36mREGS:  r14 0110320f:01103210  psw 0----S--:0-------[0m

[33m 3421 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110320f
0x110320f - 0x1103438 - 0x0 = 0xfffffffffffffdd7
17838607 - 17839160 - 0 = -553
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3422 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110320f
MEM[0110320f] <= 00u
flags now [32m 0---S--[0m

[33m 3423 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103210
1 cycles
put_reg (r15) = 01103210
flags now [32m 0---S--[0m
[36mREGS:  r15 0110320f:01103210[0m

[33m 3424 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3427 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103210
0x1 + 0x1103210 + 0x0 = 0x1103211
1 + 17838608 + 0 = 17838609
flags now [32m 0------[0m
put_reg (r14) = 01103211
1 cycles
[36mREGS:  r14 01103210:01103211  psw 0----S--:0-------[0m

[33m 3428 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103210
0x1103210 - 0x1103438 - 0x0 = 0xfffffffffffffdd8
17838608 - 17839160 - 0 = -552
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3429 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103210
MEM[01103210] <= 00u
flags now [32m 0---S--[0m

[33m 3430 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103211
1 cycles
put_reg (r15) = 01103211
flags now [32m 0---S--[0m
[36mREGS:  r15 01103210:01103211[0m

[33m 3431 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3434 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103211
0x1 + 0x1103211 + 0x0 = 0x1103212
1 + 17838609 + 0 = 17838610
flags now [32m 0------[0m
put_reg (r14) = 01103212
1 cycles
[36mREGS:  r14 01103211:01103212  psw 0----S--:0-------[0m

[33m 3435 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103211
0x1103211 - 0x1103438 - 0x0 = 0xfffffffffffffdd9
17838609 - 17839160 - 0 = -551
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3436 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103211
MEM[01103211] <= 00u
flags now [32m 0---S--[0m

[33m 3437 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103212
1 cycles
put_reg (r15) = 01103212
flags now [32m 0---S--[0m
[36mREGS:  r15 01103211:01103212[0m

[33m 3438 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3441 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103212
0x1 + 0x1103212 + 0x0 = 0x1103213
1 + 17838610 + 0 = 17838611
flags now [32m 0------[0m
put_reg (r14) = 01103213
1 cycles
[36mREGS:  r14 01103212:01103213  psw 0----S--:0-------[0m

[33m 3442 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103212
0x1103212 - 0x1103438 - 0x0 = 0xfffffffffffffdda
17838610 - 17839160 - 0 = -550
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3443 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103212
MEM[01103212] <= 00u
flags now [32m 0---S--[0m

[33m 3444 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103213
1 cycles
put_reg (r15) = 01103213
flags now [32m 0---S--[0m
[36mREGS:  r15 01103212:01103213[0m

[33m 3445 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3448 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103213
0x1 + 0x1103213 + 0x0 = 0x1103214
1 + 17838611 + 0 = 17838612
flags now [32m 0------[0m
put_reg (r14) = 01103214
1 cycles
[36mREGS:  r14 01103213:01103214  psw 0----S--:0-------[0m

[33m 3449 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103213
0x1103213 - 0x1103438 - 0x0 = 0xfffffffffffffddb
17838611 - 17839160 - 0 = -549
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3450 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103213
MEM[01103213] <= 00u
flags now [32m 0---S--[0m

[33m 3451 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103214
1 cycles
put_reg (r15) = 01103214
flags now [32m 0---S--[0m
[36mREGS:  r15 01103213:01103214[0m

[33m 3452 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3455 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103214
0x1 + 0x1103214 + 0x0 = 0x1103215
1 + 17838612 + 0 = 17838613
flags now [32m 0------[0m
put_reg (r14) = 01103215
1 cycles
[36mREGS:  r14 01103214:01103215  psw 0----S--:0-------[0m

[33m 3456 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103214
0x1103214 - 0x1103438 - 0x0 = 0xfffffffffffffddc
17838612 - 17839160 - 0 = -548
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3457 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103214
MEM[01103214] <= 00u
flags now [32m 0---S--[0m

[33m 3458 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103215
1 cycles
put_reg (r15) = 01103215
flags now [32m 0---S--[0m
[36mREGS:  r15 01103214:01103215[0m

[33m 3459 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3462 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103215
0x1 + 0x1103215 + 0x0 = 0x1103216
1 + 17838613 + 0 = 17838614
flags now [32m 0------[0m
put_reg (r14) = 01103216
1 cycles
[36mREGS:  r14 01103215:01103216  psw 0----S--:0-------[0m

[33m 3463 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103215
0x1103215 - 0x1103438 - 0x0 = 0xfffffffffffffddd
17838613 - 17839160 - 0 = -547
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3464 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103215
MEM[01103215] <= 00u
flags now [32m 0---S--[0m

[33m 3465 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103216
1 cycles
put_reg (r15) = 01103216
flags now [32m 0---S--[0m
[36mREGS:  r15 01103215:01103216[0m

[33m 3466 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3469 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103216
0x1 + 0x1103216 + 0x0 = 0x1103217
1 + 17838614 + 0 = 17838615
flags now [32m 0------[0m
put_reg (r14) = 01103217
1 cycles
[36mREGS:  r14 01103216:01103217  psw 0----S--:0-------[0m

[33m 3470 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103216
0x1103216 - 0x1103438 - 0x0 = 0xfffffffffffffdde
17838614 - 17839160 - 0 = -546
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3471 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103216
MEM[01103216] <= 00u
flags now [32m 0---S--[0m

[33m 3472 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103217
1 cycles
put_reg (r15) = 01103217
flags now [32m 0---S--[0m
[36mREGS:  r15 01103216:01103217[0m

[33m 3473 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3476 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103217
0x1 + 0x1103217 + 0x0 = 0x1103218
1 + 17838615 + 0 = 17838616
flags now [32m 0------[0m
put_reg (r14) = 01103218
1 cycles
[36mREGS:  r14 01103217:01103218  psw 0----S--:0-------[0m

[33m 3477 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103217
0x1103217 - 0x1103438 - 0x0 = 0xfffffffffffffddf
17838615 - 17839160 - 0 = -545
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3478 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103217
MEM[01103217] <= 00u
flags now [32m 0---S--[0m

[33m 3479 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103218
1 cycles
put_reg (r15) = 01103218
flags now [32m 0---S--[0m
[36mREGS:  r15 01103217:01103218[0m

[33m 3480 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3483 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103218
0x1 + 0x1103218 + 0x0 = 0x1103219
1 + 17838616 + 0 = 17838617
flags now [32m 0------[0m
put_reg (r14) = 01103219
1 cycles
[36mREGS:  r14 01103218:01103219  psw 0----S--:0-------[0m

[33m 3484 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103218
0x1103218 - 0x1103438 - 0x0 = 0xfffffffffffffde0
17838616 - 17839160 - 0 = -544
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3485 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103218
MEM[01103218] <= 00u
flags now [32m 0---S--[0m

[33m 3486 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103219
1 cycles
put_reg (r15) = 01103219
flags now [32m 0---S--[0m
[36mREGS:  r15 01103218:01103219[0m

[33m 3487 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3490 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103219
0x1 + 0x1103219 + 0x0 = 0x110321a
1 + 17838617 + 0 = 17838618
flags now [32m 0------[0m
put_reg (r14) = 0110321a
1 cycles
[36mREGS:  r14 01103219:0110321a  psw 0----S--:0-------[0m

[33m 3491 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103219
0x1103219 - 0x1103438 - 0x0 = 0xfffffffffffffde1
17838617 - 17839160 - 0 = -543
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3492 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103219
MEM[01103219] <= 00u
flags now [32m 0---S--[0m

[33m 3493 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110321a
1 cycles
put_reg (r15) = 0110321a
flags now [32m 0---S--[0m
[36mREGS:  r15 01103219:0110321a[0m

[33m 3494 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3497 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110321a
0x1 + 0x110321a + 0x0 = 0x110321b
1 + 17838618 + 0 = 17838619
flags now [32m 0------[0m
put_reg (r14) = 0110321b
1 cycles
[36mREGS:  r14 0110321a:0110321b  psw 0----S--:0-------[0m

[33m 3498 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110321a
0x110321a - 0x1103438 - 0x0 = 0xfffffffffffffde2
17838618 - 17839160 - 0 = -542
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3499 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110321a
MEM[0110321a] <= 00u
flags now [32m 0---S--[0m

[33m 3500 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110321b
1 cycles
put_reg (r15) = 0110321b
flags now [32m 0---S--[0m
[36mREGS:  r15 0110321a:0110321b[0m

[33m 3501 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3504 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110321b
0x1 + 0x110321b + 0x0 = 0x110321c
1 + 17838619 + 0 = 17838620
flags now [32m 0------[0m
put_reg (r14) = 0110321c
1 cycles
[36mREGS:  r14 0110321b:0110321c  psw 0----S--:0-------[0m

[33m 3505 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110321b
0x110321b - 0x1103438 - 0x0 = 0xfffffffffffffde3
17838619 - 17839160 - 0 = -541
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3506 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110321b
MEM[0110321b] <= 00u
flags now [32m 0---S--[0m

[33m 3507 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110321c
1 cycles
put_reg (r15) = 0110321c
flags now [32m 0---S--[0m
[36mREGS:  r15 0110321b:0110321c[0m

[33m 3508 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3511 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110321c
0x1 + 0x110321c + 0x0 = 0x110321d
1 + 17838620 + 0 = 17838621
flags now [32m 0------[0m
put_reg (r14) = 0110321d
1 cycles
[36mREGS:  r14 0110321c:0110321d  psw 0----S--:0-------[0m

[33m 3512 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110321c
0x110321c - 0x1103438 - 0x0 = 0xfffffffffffffde4
17838620 - 17839160 - 0 = -540
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3513 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110321c
MEM[0110321c] <= 00u
flags now [32m 0---S--[0m

[33m 3514 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110321d
1 cycles
put_reg (r15) = 0110321d
flags now [32m 0---S--[0m
[36mREGS:  r15 0110321c:0110321d[0m

[33m 3515 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3518 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110321d
0x1 + 0x110321d + 0x0 = 0x110321e
1 + 17838621 + 0 = 17838622
flags now [32m 0------[0m
put_reg (r14) = 0110321e
1 cycles
[36mREGS:  r14 0110321d:0110321e  psw 0----S--:0-------[0m

[33m 3519 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110321d
0x110321d - 0x1103438 - 0x0 = 0xfffffffffffffde5
17838621 - 17839160 - 0 = -539
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3520 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110321d
MEM[0110321d] <= 00u
flags now [32m 0---S--[0m

[33m 3521 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110321e
1 cycles
put_reg (r15) = 0110321e
flags now [32m 0---S--[0m
[36mREGS:  r15 0110321d:0110321e[0m

[33m 3522 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3525 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110321e
0x1 + 0x110321e + 0x0 = 0x110321f
1 + 17838622 + 0 = 17838623
flags now [32m 0------[0m
put_reg (r14) = 0110321f
1 cycles
[36mREGS:  r14 0110321e:0110321f  psw 0----S--:0-------[0m

[33m 3526 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110321e
0x110321e - 0x1103438 - 0x0 = 0xfffffffffffffde6
17838622 - 17839160 - 0 = -538
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3527 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110321e
MEM[0110321e] <= 00u
flags now [32m 0---S--[0m

[33m 3528 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110321f
1 cycles
put_reg (r15) = 0110321f
flags now [32m 0---S--[0m
[36mREGS:  r15 0110321e:0110321f[0m

[33m 3529 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3532 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110321f
0x1 + 0x110321f + 0x0 = 0x1103220
1 + 17838623 + 0 = 17838624
flags now [32m 0------[0m
put_reg (r14) = 01103220
1 cycles
[36mREGS:  r14 0110321f:01103220  psw 0----S--:0-------[0m

[33m 3533 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110321f
0x110321f - 0x1103438 - 0x0 = 0xfffffffffffffde7
17838623 - 17839160 - 0 = -537
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3534 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110321f
MEM[0110321f] <= 00u
flags now [32m 0---S--[0m

[33m 3535 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103220
1 cycles
put_reg (r15) = 01103220
flags now [32m 0---S--[0m
[36mREGS:  r15 0110321f:01103220[0m

[33m 3536 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3539 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103220
0x1 + 0x1103220 + 0x0 = 0x1103221
1 + 17838624 + 0 = 17838625
flags now [32m 0------[0m
put_reg (r14) = 01103221
1 cycles
[36mREGS:  r14 01103220:01103221  psw 0----S--:0-------[0m

[33m 3540 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103220
0x1103220 - 0x1103438 - 0x0 = 0xfffffffffffffde8
17838624 - 17839160 - 0 = -536
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3541 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103220
MEM[01103220] <= 00u
flags now [32m 0---S--[0m

[33m 3542 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103221
1 cycles
put_reg (r15) = 01103221
flags now [32m 0---S--[0m
[36mREGS:  r15 01103220:01103221[0m

[33m 3543 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3546 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103221
0x1 + 0x1103221 + 0x0 = 0x1103222
1 + 17838625 + 0 = 17838626
flags now [32m 0------[0m
put_reg (r14) = 01103222
1 cycles
[36mREGS:  r14 01103221:01103222  psw 0----S--:0-------[0m

[33m 3547 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103221
0x1103221 - 0x1103438 - 0x0 = 0xfffffffffffffde9
17838625 - 17839160 - 0 = -535
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3548 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103221
MEM[01103221] <= 00u
flags now [32m 0---S--[0m

[33m 3549 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103222
1 cycles
put_reg (r15) = 01103222
flags now [32m 0---S--[0m
[36mREGS:  r15 01103221:01103222[0m

[33m 3550 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3553 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103222
0x1 + 0x1103222 + 0x0 = 0x1103223
1 + 17838626 + 0 = 17838627
flags now [32m 0------[0m
put_reg (r14) = 01103223
1 cycles
[36mREGS:  r14 01103222:01103223  psw 0----S--:0-------[0m

[33m 3554 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103222
0x1103222 - 0x1103438 - 0x0 = 0xfffffffffffffdea
17838626 - 17839160 - 0 = -534
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3555 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103222
MEM[01103222] <= 00u
flags now [32m 0---S--[0m

[33m 3556 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103223
1 cycles
put_reg (r15) = 01103223
flags now [32m 0---S--[0m
[36mREGS:  r15 01103222:01103223[0m

[33m 3557 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3560 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103223
0x1 + 0x1103223 + 0x0 = 0x1103224
1 + 17838627 + 0 = 17838628
flags now [32m 0------[0m
put_reg (r14) = 01103224
1 cycles
[36mREGS:  r14 01103223:01103224  psw 0----S--:0-------[0m

[33m 3561 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103223
0x1103223 - 0x1103438 - 0x0 = 0xfffffffffffffdeb
17838627 - 17839160 - 0 = -533
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3562 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103223
MEM[01103223] <= 00u
flags now [32m 0---S--[0m

[33m 3563 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103224
1 cycles
put_reg (r15) = 01103224
flags now [32m 0---S--[0m
[36mREGS:  r15 01103223:01103224[0m

[33m 3564 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3567 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103224
0x1 + 0x1103224 + 0x0 = 0x1103225
1 + 17838628 + 0 = 17838629
flags now [32m 0------[0m
put_reg (r14) = 01103225
1 cycles
[36mREGS:  r14 01103224:01103225  psw 0----S--:0-------[0m

[33m 3568 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103224
0x1103224 - 0x1103438 - 0x0 = 0xfffffffffffffdec
17838628 - 17839160 - 0 = -532
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3569 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103224
MEM[01103224] <= 00u
flags now [32m 0---S--[0m

[33m 3570 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103225
1 cycles
put_reg (r15) = 01103225
flags now [32m 0---S--[0m
[36mREGS:  r15 01103224:01103225[0m

[33m 3571 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3574 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103225
0x1 + 0x1103225 + 0x0 = 0x1103226
1 + 17838629 + 0 = 17838630
flags now [32m 0------[0m
put_reg (r14) = 01103226
1 cycles
[36mREGS:  r14 01103225:01103226  psw 0----S--:0-------[0m

[33m 3575 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103225
0x1103225 - 0x1103438 - 0x0 = 0xfffffffffffffded
17838629 - 17839160 - 0 = -531
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3576 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103225
MEM[01103225] <= 00u
flags now [32m 0---S--[0m

[33m 3577 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103226
1 cycles
put_reg (r15) = 01103226
flags now [32m 0---S--[0m
[36mREGS:  r15 01103225:01103226[0m

[33m 3578 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3581 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103226
0x1 + 0x1103226 + 0x0 = 0x1103227
1 + 17838630 + 0 = 17838631
flags now [32m 0------[0m
put_reg (r14) = 01103227
1 cycles
[36mREGS:  r14 01103226:01103227  psw 0----S--:0-------[0m

[33m 3582 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103226
0x1103226 - 0x1103438 - 0x0 = 0xfffffffffffffdee
17838630 - 17839160 - 0 = -530
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3583 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103226
MEM[01103226] <= 00u
flags now [32m 0---S--[0m

[33m 3584 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103227
1 cycles
put_reg (r15) = 01103227
flags now [32m 0---S--[0m
[36mREGS:  r15 01103226:01103227[0m

[33m 3585 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3588 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103227
0x1 + 0x1103227 + 0x0 = 0x1103228
1 + 17838631 + 0 = 17838632
flags now [32m 0------[0m
put_reg (r14) = 01103228
1 cycles
[36mREGS:  r14 01103227:01103228  psw 0----S--:0-------[0m

[33m 3589 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103227
0x1103227 - 0x1103438 - 0x0 = 0xfffffffffffffdef
17838631 - 17839160 - 0 = -529
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3590 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103227
MEM[01103227] <= 00u
flags now [32m 0---S--[0m

[33m 3591 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103228
1 cycles
put_reg (r15) = 01103228
flags now [32m 0---S--[0m
[36mREGS:  r15 01103227:01103228[0m

[33m 3592 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3595 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103228
0x1 + 0x1103228 + 0x0 = 0x1103229
1 + 17838632 + 0 = 17838633
flags now [32m 0------[0m
put_reg (r14) = 01103229
1 cycles
[36mREGS:  r14 01103228:01103229  psw 0----S--:0-------[0m

[33m 3596 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103228
0x1103228 - 0x1103438 - 0x0 = 0xfffffffffffffdf0
17838632 - 17839160 - 0 = -528
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3597 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103228
MEM[01103228] <= 00u
flags now [32m 0---S--[0m

[33m 3598 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103229
1 cycles
put_reg (r15) = 01103229
flags now [32m 0---S--[0m
[36mREGS:  r15 01103228:01103229[0m

[33m 3599 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3602 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103229
0x1 + 0x1103229 + 0x0 = 0x110322a
1 + 17838633 + 0 = 17838634
flags now [32m 0------[0m
put_reg (r14) = 0110322a
1 cycles
[36mREGS:  r14 01103229:0110322a  psw 0----S--:0-------[0m

[33m 3603 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103229
0x1103229 - 0x1103438 - 0x0 = 0xfffffffffffffdf1
17838633 - 17839160 - 0 = -527
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3604 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103229
MEM[01103229] <= 00u
flags now [32m 0---S--[0m

[33m 3605 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110322a
1 cycles
put_reg (r15) = 0110322a
flags now [32m 0---S--[0m
[36mREGS:  r15 01103229:0110322a[0m

[33m 3606 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3609 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110322a
0x1 + 0x110322a + 0x0 = 0x110322b
1 + 17838634 + 0 = 17838635
flags now [32m 0------[0m
put_reg (r14) = 0110322b
1 cycles
[36mREGS:  r14 0110322a:0110322b  psw 0----S--:0-------[0m

[33m 3610 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110322a
0x110322a - 0x1103438 - 0x0 = 0xfffffffffffffdf2
17838634 - 17839160 - 0 = -526
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3611 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110322a
MEM[0110322a] <= 00u
flags now [32m 0---S--[0m

[33m 3612 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110322b
1 cycles
put_reg (r15) = 0110322b
flags now [32m 0---S--[0m
[36mREGS:  r15 0110322a:0110322b[0m

[33m 3613 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3616 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110322b
0x1 + 0x110322b + 0x0 = 0x110322c
1 + 17838635 + 0 = 17838636
flags now [32m 0------[0m
put_reg (r14) = 0110322c
1 cycles
[36mREGS:  r14 0110322b:0110322c  psw 0----S--:0-------[0m

[33m 3617 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110322b
0x110322b - 0x1103438 - 0x0 = 0xfffffffffffffdf3
17838635 - 17839160 - 0 = -525
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3618 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110322b
MEM[0110322b] <= 00u
flags now [32m 0---S--[0m

[33m 3619 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110322c
1 cycles
put_reg (r15) = 0110322c
flags now [32m 0---S--[0m
[36mREGS:  r15 0110322b:0110322c[0m

[33m 3620 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3623 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110322c
0x1 + 0x110322c + 0x0 = 0x110322d
1 + 17838636 + 0 = 17838637
flags now [32m 0------[0m
put_reg (r14) = 0110322d
1 cycles
[36mREGS:  r14 0110322c:0110322d  psw 0----S--:0-------[0m

[33m 3624 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110322c
0x110322c - 0x1103438 - 0x0 = 0xfffffffffffffdf4
17838636 - 17839160 - 0 = -524
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3625 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110322c
MEM[0110322c] <= 00u
flags now [32m 0---S--[0m

[33m 3626 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110322d
1 cycles
put_reg (r15) = 0110322d
flags now [32m 0---S--[0m
[36mREGS:  r15 0110322c:0110322d[0m

[33m 3627 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3630 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110322d
0x1 + 0x110322d + 0x0 = 0x110322e
1 + 17838637 + 0 = 17838638
flags now [32m 0------[0m
put_reg (r14) = 0110322e
1 cycles
[36mREGS:  r14 0110322d:0110322e  psw 0----S--:0-------[0m

[33m 3631 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110322d
0x110322d - 0x1103438 - 0x0 = 0xfffffffffffffdf5
17838637 - 17839160 - 0 = -523
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3632 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110322d
MEM[0110322d] <= 00u
flags now [32m 0---S--[0m

[33m 3633 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110322e
1 cycles
put_reg (r15) = 0110322e
flags now [32m 0---S--[0m
[36mREGS:  r15 0110322d:0110322e[0m

[33m 3634 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3637 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110322e
0x1 + 0x110322e + 0x0 = 0x110322f
1 + 17838638 + 0 = 17838639
flags now [32m 0------[0m
put_reg (r14) = 0110322f
1 cycles
[36mREGS:  r14 0110322e:0110322f  psw 0----S--:0-------[0m

[33m 3638 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110322e
0x110322e - 0x1103438 - 0x0 = 0xfffffffffffffdf6
17838638 - 17839160 - 0 = -522
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3639 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110322e
MEM[0110322e] <= 00u
flags now [32m 0---S--[0m

[33m 3640 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110322f
1 cycles
put_reg (r15) = 0110322f
flags now [32m 0---S--[0m
[36mREGS:  r15 0110322e:0110322f[0m

[33m 3641 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3644 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110322f
0x1 + 0x110322f + 0x0 = 0x1103230
1 + 17838639 + 0 = 17838640
flags now [32m 0------[0m
put_reg (r14) = 01103230
1 cycles
[36mREGS:  r14 0110322f:01103230  psw 0----S--:0-------[0m

[33m 3645 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110322f
0x110322f - 0x1103438 - 0x0 = 0xfffffffffffffdf7
17838639 - 17839160 - 0 = -521
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3646 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110322f
MEM[0110322f] <= 00u
flags now [32m 0---S--[0m

[33m 3647 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103230
1 cycles
put_reg (r15) = 01103230
flags now [32m 0---S--[0m
[36mREGS:  r15 0110322f:01103230[0m

[33m 3648 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3651 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103230
0x1 + 0x1103230 + 0x0 = 0x1103231
1 + 17838640 + 0 = 17838641
flags now [32m 0------[0m
put_reg (r14) = 01103231
1 cycles
[36mREGS:  r14 01103230:01103231  psw 0----S--:0-------[0m

[33m 3652 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103230
0x1103230 - 0x1103438 - 0x0 = 0xfffffffffffffdf8
17838640 - 17839160 - 0 = -520
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3653 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103230
MEM[01103230] <= 00u
flags now [32m 0---S--[0m

[33m 3654 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103231
1 cycles
put_reg (r15) = 01103231
flags now [32m 0---S--[0m
[36mREGS:  r15 01103230:01103231[0m

[33m 3655 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3658 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103231
0x1 + 0x1103231 + 0x0 = 0x1103232
1 + 17838641 + 0 = 17838642
flags now [32m 0------[0m
put_reg (r14) = 01103232
1 cycles
[36mREGS:  r14 01103231:01103232  psw 0----S--:0-------[0m

[33m 3659 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103231
0x1103231 - 0x1103438 - 0x0 = 0xfffffffffffffdf9
17838641 - 17839160 - 0 = -519
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3660 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103231
MEM[01103231] <= 00u
flags now [32m 0---S--[0m

[33m 3661 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103232
1 cycles
put_reg (r15) = 01103232
flags now [32m 0---S--[0m
[36mREGS:  r15 01103231:01103232[0m

[33m 3662 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3665 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103232
0x1 + 0x1103232 + 0x0 = 0x1103233
1 + 17838642 + 0 = 17838643
flags now [32m 0------[0m
put_reg (r14) = 01103233
1 cycles
[36mREGS:  r14 01103232:01103233  psw 0----S--:0-------[0m

[33m 3666 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103232
0x1103232 - 0x1103438 - 0x0 = 0xfffffffffffffdfa
17838642 - 17839160 - 0 = -518
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3667 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103232
MEM[01103232] <= 00u
flags now [32m 0---S--[0m

[33m 3668 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103233
1 cycles
put_reg (r15) = 01103233
flags now [32m 0---S--[0m
[36mREGS:  r15 01103232:01103233[0m

[33m 3669 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3672 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103233
0x1 + 0x1103233 + 0x0 = 0x1103234
1 + 17838643 + 0 = 17838644
flags now [32m 0------[0m
put_reg (r14) = 01103234
1 cycles
[36mREGS:  r14 01103233:01103234  psw 0----S--:0-------[0m

[33m 3673 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103233
0x1103233 - 0x1103438 - 0x0 = 0xfffffffffffffdfb
17838643 - 17839160 - 0 = -517
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3674 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103233
MEM[01103233] <= 00u
flags now [32m 0---S--[0m

[33m 3675 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103234
1 cycles
put_reg (r15) = 01103234
flags now [32m 0---S--[0m
[36mREGS:  r15 01103233:01103234[0m

[33m 3676 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3679 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103234
0x1 + 0x1103234 + 0x0 = 0x1103235
1 + 17838644 + 0 = 17838645
flags now [32m 0------[0m
put_reg (r14) = 01103235
1 cycles
[36mREGS:  r14 01103234:01103235  psw 0----S--:0-------[0m

[33m 3680 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103234
0x1103234 - 0x1103438 - 0x0 = 0xfffffffffffffdfc
17838644 - 17839160 - 0 = -516
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3681 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103234
MEM[01103234] <= 00u
flags now [32m 0---S--[0m

[33m 3682 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103235
1 cycles
put_reg (r15) = 01103235
flags now [32m 0---S--[0m
[36mREGS:  r15 01103234:01103235[0m

[33m 3683 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3686 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103235
0x1 + 0x1103235 + 0x0 = 0x1103236
1 + 17838645 + 0 = 17838646
flags now [32m 0------[0m
put_reg (r14) = 01103236
1 cycles
[36mREGS:  r14 01103235:01103236  psw 0----S--:0-------[0m

[33m 3687 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103235
0x1103235 - 0x1103438 - 0x0 = 0xfffffffffffffdfd
17838645 - 17839160 - 0 = -515
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3688 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103235
MEM[01103235] <= 00u
flags now [32m 0---S--[0m

[33m 3689 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103236
1 cycles
put_reg (r15) = 01103236
flags now [32m 0---S--[0m
[36mREGS:  r15 01103235:01103236[0m

[33m 3690 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3693 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103236
0x1 + 0x1103236 + 0x0 = 0x1103237
1 + 17838646 + 0 = 17838647
flags now [32m 0------[0m
put_reg (r14) = 01103237
1 cycles
[36mREGS:  r14 01103236:01103237  psw 0----S--:0-------[0m

[33m 3694 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103236
0x1103236 - 0x1103438 - 0x0 = 0xfffffffffffffdfe
17838646 - 17839160 - 0 = -514
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3695 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103236
MEM[01103236] <= 00u
flags now [32m 0---S--[0m

[33m 3696 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103237
1 cycles
put_reg (r15) = 01103237
flags now [32m 0---S--[0m
[36mREGS:  r15 01103236:01103237[0m

[33m 3697 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3700 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103237
0x1 + 0x1103237 + 0x0 = 0x1103238
1 + 17838647 + 0 = 17838648
flags now [32m 0------[0m
put_reg (r14) = 01103238
1 cycles
[36mREGS:  r14 01103237:01103238  psw 0----S--:0-------[0m

[33m 3701 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103237
0x1103237 - 0x1103438 - 0x0 = 0xfffffffffffffdff
17838647 - 17839160 - 0 = -513
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3702 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103237
MEM[01103237] <= 00u
flags now [32m 0---S--[0m

[33m 3703 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103238
1 cycles
put_reg (r15) = 01103238
flags now [32m 0---S--[0m
[36mREGS:  r15 01103237:01103238[0m

[33m 3704 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3707 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103238
0x1 + 0x1103238 + 0x0 = 0x1103239
1 + 17838648 + 0 = 17838649
flags now [32m 0------[0m
put_reg (r14) = 01103239
1 cycles
[36mREGS:  r14 01103238:01103239  psw 0----S--:0-------[0m

[33m 3708 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103238
0x1103238 - 0x1103438 - 0x0 = 0xfffffffffffffe00
17838648 - 17839160 - 0 = -512
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3709 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103238
MEM[01103238] <= 00u
flags now [32m 0---S--[0m

[33m 3710 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103239
1 cycles
put_reg (r15) = 01103239
flags now [32m 0---S--[0m
[36mREGS:  r15 01103238:01103239[0m

[33m 3711 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3714 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103239
0x1 + 0x1103239 + 0x0 = 0x110323a
1 + 17838649 + 0 = 17838650
flags now [32m 0------[0m
put_reg (r14) = 0110323a
1 cycles
[36mREGS:  r14 01103239:0110323a  psw 0----S--:0-------[0m

[33m 3715 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103239
0x1103239 - 0x1103438 - 0x0 = 0xfffffffffffffe01
17838649 - 17839160 - 0 = -511
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3716 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103239
MEM[01103239] <= 00u
flags now [32m 0---S--[0m

[33m 3717 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110323a
1 cycles
put_reg (r15) = 0110323a
flags now [32m 0---S--[0m
[36mREGS:  r15 01103239:0110323a[0m

[33m 3718 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3721 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110323a
0x1 + 0x110323a + 0x0 = 0x110323b
1 + 17838650 + 0 = 17838651
flags now [32m 0------[0m
put_reg (r14) = 0110323b
1 cycles
[36mREGS:  r14 0110323a:0110323b  psw 0----S--:0-------[0m

[33m 3722 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110323a
0x110323a - 0x1103438 - 0x0 = 0xfffffffffffffe02
17838650 - 17839160 - 0 = -510
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3723 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110323a
MEM[0110323a] <= 00u
flags now [32m 0---S--[0m

[33m 3724 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110323b
1 cycles
put_reg (r15) = 0110323b
flags now [32m 0---S--[0m
[36mREGS:  r15 0110323a:0110323b[0m

[33m 3725 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3728 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110323b
0x1 + 0x110323b + 0x0 = 0x110323c
1 + 17838651 + 0 = 17838652
flags now [32m 0------[0m
put_reg (r14) = 0110323c
1 cycles
[36mREGS:  r14 0110323b:0110323c  psw 0----S--:0-------[0m

[33m 3729 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110323b
0x110323b - 0x1103438 - 0x0 = 0xfffffffffffffe03
17838651 - 17839160 - 0 = -509
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3730 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110323b
MEM[0110323b] <= 00u
flags now [32m 0---S--[0m

[33m 3731 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110323c
1 cycles
put_reg (r15) = 0110323c
flags now [32m 0---S--[0m
[36mREGS:  r15 0110323b:0110323c[0m

[33m 3732 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3735 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110323c
0x1 + 0x110323c + 0x0 = 0x110323d
1 + 17838652 + 0 = 17838653
flags now [32m 0------[0m
put_reg (r14) = 0110323d
1 cycles
[36mREGS:  r14 0110323c:0110323d  psw 0----S--:0-------[0m

[33m 3736 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110323c
0x110323c - 0x1103438 - 0x0 = 0xfffffffffffffe04
17838652 - 17839160 - 0 = -508
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3737 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110323c
MEM[0110323c] <= 00u
flags now [32m 0---S--[0m

[33m 3738 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110323d
1 cycles
put_reg (r15) = 0110323d
flags now [32m 0---S--[0m
[36mREGS:  r15 0110323c:0110323d[0m

[33m 3739 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3742 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110323d
0x1 + 0x110323d + 0x0 = 0x110323e
1 + 17838653 + 0 = 17838654
flags now [32m 0------[0m
put_reg (r14) = 0110323e
1 cycles
[36mREGS:  r14 0110323d:0110323e  psw 0----S--:0-------[0m

[33m 3743 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110323d
0x110323d - 0x1103438 - 0x0 = 0xfffffffffffffe05
17838653 - 17839160 - 0 = -507
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3744 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110323d
MEM[0110323d] <= 00u
flags now [32m 0---S--[0m

[33m 3745 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110323e
1 cycles
put_reg (r15) = 0110323e
flags now [32m 0---S--[0m
[36mREGS:  r15 0110323d:0110323e[0m

[33m 3746 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3749 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110323e
0x1 + 0x110323e + 0x0 = 0x110323f
1 + 17838654 + 0 = 17838655
flags now [32m 0------[0m
put_reg (r14) = 0110323f
1 cycles
[36mREGS:  r14 0110323e:0110323f  psw 0----S--:0-------[0m

[33m 3750 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110323e
0x110323e - 0x1103438 - 0x0 = 0xfffffffffffffe06
17838654 - 17839160 - 0 = -506
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3751 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110323e
MEM[0110323e] <= 00u
flags now [32m 0---S--[0m

[33m 3752 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110323f
1 cycles
put_reg (r15) = 0110323f
flags now [32m 0---S--[0m
[36mREGS:  r15 0110323e:0110323f[0m

[33m 3753 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3756 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110323f
0x1 + 0x110323f + 0x0 = 0x1103240
1 + 17838655 + 0 = 17838656
flags now [32m 0------[0m
put_reg (r14) = 01103240
1 cycles
[36mREGS:  r14 0110323f:01103240  psw 0----S--:0-------[0m

[33m 3757 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110323f
0x110323f - 0x1103438 - 0x0 = 0xfffffffffffffe07
17838655 - 17839160 - 0 = -505
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3758 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110323f
MEM[0110323f] <= 00u
flags now [32m 0---S--[0m

[33m 3759 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103240
1 cycles
put_reg (r15) = 01103240
flags now [32m 0---S--[0m
[36mREGS:  r15 0110323f:01103240[0m

[33m 3760 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3763 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103240
0x1 + 0x1103240 + 0x0 = 0x1103241
1 + 17838656 + 0 = 17838657
flags now [32m 0------[0m
put_reg (r14) = 01103241
1 cycles
[36mREGS:  r14 01103240:01103241  psw 0----S--:0-------[0m

[33m 3764 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103240
0x1103240 - 0x1103438 - 0x0 = 0xfffffffffffffe08
17838656 - 17839160 - 0 = -504
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3765 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103240
MEM[01103240] <= 00u
flags now [32m 0---S--[0m

[33m 3766 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103241
1 cycles
put_reg (r15) = 01103241
flags now [32m 0---S--[0m
[36mREGS:  r15 01103240:01103241[0m

[33m 3767 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3770 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103241
0x1 + 0x1103241 + 0x0 = 0x1103242
1 + 17838657 + 0 = 17838658
flags now [32m 0------[0m
put_reg (r14) = 01103242
1 cycles
[36mREGS:  r14 01103241:01103242  psw 0----S--:0-------[0m

[33m 3771 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103241
0x1103241 - 0x1103438 - 0x0 = 0xfffffffffffffe09
17838657 - 17839160 - 0 = -503
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3772 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103241
MEM[01103241] <= 00u
flags now [32m 0---S--[0m

[33m 3773 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103242
1 cycles
put_reg (r15) = 01103242
flags now [32m 0---S--[0m
[36mREGS:  r15 01103241:01103242[0m

[33m 3774 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3777 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103242
0x1 + 0x1103242 + 0x0 = 0x1103243
1 + 17838658 + 0 = 17838659
flags now [32m 0------[0m
put_reg (r14) = 01103243
1 cycles
[36mREGS:  r14 01103242:01103243  psw 0----S--:0-------[0m

[33m 3778 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103242
0x1103242 - 0x1103438 - 0x0 = 0xfffffffffffffe0a
17838658 - 17839160 - 0 = -502
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3779 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103242
MEM[01103242] <= 00u
flags now [32m 0---S--[0m

[33m 3780 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103243
1 cycles
put_reg (r15) = 01103243
flags now [32m 0---S--[0m
[36mREGS:  r15 01103242:01103243[0m

[33m 3781 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3784 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103243
0x1 + 0x1103243 + 0x0 = 0x1103244
1 + 17838659 + 0 = 17838660
flags now [32m 0------[0m
put_reg (r14) = 01103244
1 cycles
[36mREGS:  r14 01103243:01103244  psw 0----S--:0-------[0m

[33m 3785 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103243
0x1103243 - 0x1103438 - 0x0 = 0xfffffffffffffe0b
17838659 - 17839160 - 0 = -501
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3786 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103243
MEM[01103243] <= 00u
flags now [32m 0---S--[0m

[33m 3787 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103244
1 cycles
put_reg (r15) = 01103244
flags now [32m 0---S--[0m
[36mREGS:  r15 01103243:01103244[0m

[33m 3788 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3791 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103244
0x1 + 0x1103244 + 0x0 = 0x1103245
1 + 17838660 + 0 = 17838661
flags now [32m 0------[0m
put_reg (r14) = 01103245
1 cycles
[36mREGS:  r14 01103244:01103245  psw 0----S--:0-------[0m

[33m 3792 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103244
0x1103244 - 0x1103438 - 0x0 = 0xfffffffffffffe0c
17838660 - 17839160 - 0 = -500
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3793 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103244
MEM[01103244] <= 00u
flags now [32m 0---S--[0m

[33m 3794 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103245
1 cycles
put_reg (r15) = 01103245
flags now [32m 0---S--[0m
[36mREGS:  r15 01103244:01103245[0m

[33m 3795 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3798 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103245
0x1 + 0x1103245 + 0x0 = 0x1103246
1 + 17838661 + 0 = 17838662
flags now [32m 0------[0m
put_reg (r14) = 01103246
1 cycles
[36mREGS:  r14 01103245:01103246  psw 0----S--:0-------[0m

[33m 3799 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103245
0x1103245 - 0x1103438 - 0x0 = 0xfffffffffffffe0d
17838661 - 17839160 - 0 = -499
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3800 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103245
MEM[01103245] <= 00u
flags now [32m 0---S--[0m

[33m 3801 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103246
1 cycles
put_reg (r15) = 01103246
flags now [32m 0---S--[0m
[36mREGS:  r15 01103245:01103246[0m

[33m 3802 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3805 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103246
0x1 + 0x1103246 + 0x0 = 0x1103247
1 + 17838662 + 0 = 17838663
flags now [32m 0------[0m
put_reg (r14) = 01103247
1 cycles
[36mREGS:  r14 01103246:01103247  psw 0----S--:0-------[0m

[33m 3806 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103246
0x1103246 - 0x1103438 - 0x0 = 0xfffffffffffffe0e
17838662 - 17839160 - 0 = -498
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3807 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103246
MEM[01103246] <= 00u
flags now [32m 0---S--[0m

[33m 3808 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103247
1 cycles
put_reg (r15) = 01103247
flags now [32m 0---S--[0m
[36mREGS:  r15 01103246:01103247[0m

[33m 3809 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3812 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103247
0x1 + 0x1103247 + 0x0 = 0x1103248
1 + 17838663 + 0 = 17838664
flags now [32m 0------[0m
put_reg (r14) = 01103248
1 cycles
[36mREGS:  r14 01103247:01103248  psw 0----S--:0-------[0m

[33m 3813 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103247
0x1103247 - 0x1103438 - 0x0 = 0xfffffffffffffe0f
17838663 - 17839160 - 0 = -497
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3814 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103247
MEM[01103247] <= 00u
flags now [32m 0---S--[0m

[33m 3815 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103248
1 cycles
put_reg (r15) = 01103248
flags now [32m 0---S--[0m
[36mREGS:  r15 01103247:01103248[0m

[33m 3816 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3819 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103248
0x1 + 0x1103248 + 0x0 = 0x1103249
1 + 17838664 + 0 = 17838665
flags now [32m 0------[0m
put_reg (r14) = 01103249
1 cycles
[36mREGS:  r14 01103248:01103249  psw 0----S--:0-------[0m

[33m 3820 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103248
0x1103248 - 0x1103438 - 0x0 = 0xfffffffffffffe10
17838664 - 17839160 - 0 = -496
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3821 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103248
MEM[01103248] <= 00u
flags now [32m 0---S--[0m

[33m 3822 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103249
1 cycles
put_reg (r15) = 01103249
flags now [32m 0---S--[0m
[36mREGS:  r15 01103248:01103249[0m

[33m 3823 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3826 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103249
0x1 + 0x1103249 + 0x0 = 0x110324a
1 + 17838665 + 0 = 17838666
flags now [32m 0------[0m
put_reg (r14) = 0110324a
1 cycles
[36mREGS:  r14 01103249:0110324a  psw 0----S--:0-------[0m

[33m 3827 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103249
0x1103249 - 0x1103438 - 0x0 = 0xfffffffffffffe11
17838665 - 17839160 - 0 = -495
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3828 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103249
MEM[01103249] <= 00u
flags now [32m 0---S--[0m

[33m 3829 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110324a
1 cycles
put_reg (r15) = 0110324a
flags now [32m 0---S--[0m
[36mREGS:  r15 01103249:0110324a[0m

[33m 3830 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3833 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110324a
0x1 + 0x110324a + 0x0 = 0x110324b
1 + 17838666 + 0 = 17838667
flags now [32m 0------[0m
put_reg (r14) = 0110324b
1 cycles
[36mREGS:  r14 0110324a:0110324b  psw 0----S--:0-------[0m

[33m 3834 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110324a
0x110324a - 0x1103438 - 0x0 = 0xfffffffffffffe12
17838666 - 17839160 - 0 = -494
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3835 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110324a
MEM[0110324a] <= 00u
flags now [32m 0---S--[0m

[33m 3836 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110324b
1 cycles
put_reg (r15) = 0110324b
flags now [32m 0---S--[0m
[36mREGS:  r15 0110324a:0110324b[0m

[33m 3837 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3840 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110324b
0x1 + 0x110324b + 0x0 = 0x110324c
1 + 17838667 + 0 = 17838668
flags now [32m 0------[0m
put_reg (r14) = 0110324c
1 cycles
[36mREGS:  r14 0110324b:0110324c  psw 0----S--:0-------[0m

[33m 3841 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110324b
0x110324b - 0x1103438 - 0x0 = 0xfffffffffffffe13
17838667 - 17839160 - 0 = -493
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3842 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110324b
MEM[0110324b] <= 00u
flags now [32m 0---S--[0m

[33m 3843 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110324c
1 cycles
put_reg (r15) = 0110324c
flags now [32m 0---S--[0m
[36mREGS:  r15 0110324b:0110324c[0m

[33m 3844 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3847 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110324c
0x1 + 0x110324c + 0x0 = 0x110324d
1 + 17838668 + 0 = 17838669
flags now [32m 0------[0m
put_reg (r14) = 0110324d
1 cycles
[36mREGS:  r14 0110324c:0110324d  psw 0----S--:0-------[0m

[33m 3848 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110324c
0x110324c - 0x1103438 - 0x0 = 0xfffffffffffffe14
17838668 - 17839160 - 0 = -492
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3849 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110324c
MEM[0110324c] <= 00u
flags now [32m 0---S--[0m

[33m 3850 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110324d
1 cycles
put_reg (r15) = 0110324d
flags now [32m 0---S--[0m
[36mREGS:  r15 0110324c:0110324d[0m

[33m 3851 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3854 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110324d
0x1 + 0x110324d + 0x0 = 0x110324e
1 + 17838669 + 0 = 17838670
flags now [32m 0------[0m
put_reg (r14) = 0110324e
1 cycles
[36mREGS:  r14 0110324d:0110324e  psw 0----S--:0-------[0m

[33m 3855 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110324d
0x110324d - 0x1103438 - 0x0 = 0xfffffffffffffe15
17838669 - 17839160 - 0 = -491
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3856 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110324d
MEM[0110324d] <= 00u
flags now [32m 0---S--[0m

[33m 3857 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110324e
1 cycles
put_reg (r15) = 0110324e
flags now [32m 0---S--[0m
[36mREGS:  r15 0110324d:0110324e[0m

[33m 3858 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3861 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110324e
0x1 + 0x110324e + 0x0 = 0x110324f
1 + 17838670 + 0 = 17838671
flags now [32m 0------[0m
put_reg (r14) = 0110324f
1 cycles
[36mREGS:  r14 0110324e:0110324f  psw 0----S--:0-------[0m

[33m 3862 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110324e
0x110324e - 0x1103438 - 0x0 = 0xfffffffffffffe16
17838670 - 17839160 - 0 = -490
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3863 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110324e
MEM[0110324e] <= 00u
flags now [32m 0---S--[0m

[33m 3864 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110324f
1 cycles
put_reg (r15) = 0110324f
flags now [32m 0---S--[0m
[36mREGS:  r15 0110324e:0110324f[0m

[33m 3865 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3868 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110324f
0x1 + 0x110324f + 0x0 = 0x1103250
1 + 17838671 + 0 = 17838672
flags now [32m 0------[0m
put_reg (r14) = 01103250
1 cycles
[36mREGS:  r14 0110324f:01103250  psw 0----S--:0-------[0m

[33m 3869 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110324f
0x110324f - 0x1103438 - 0x0 = 0xfffffffffffffe17
17838671 - 17839160 - 0 = -489
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3870 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110324f
MEM[0110324f] <= 00u
flags now [32m 0---S--[0m

[33m 3871 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103250
1 cycles
put_reg (r15) = 01103250
flags now [32m 0---S--[0m
[36mREGS:  r15 0110324f:01103250[0m

[33m 3872 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3875 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103250
0x1 + 0x1103250 + 0x0 = 0x1103251
1 + 17838672 + 0 = 17838673
flags now [32m 0------[0m
put_reg (r14) = 01103251
1 cycles
[36mREGS:  r14 01103250:01103251  psw 0----S--:0-------[0m

[33m 3876 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103250
0x1103250 - 0x1103438 - 0x0 = 0xfffffffffffffe18
17838672 - 17839160 - 0 = -488
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3877 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103250
MEM[01103250] <= 00u
flags now [32m 0---S--[0m

[33m 3878 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103251
1 cycles
put_reg (r15) = 01103251
flags now [32m 0---S--[0m
[36mREGS:  r15 01103250:01103251[0m

[33m 3879 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3882 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103251
0x1 + 0x1103251 + 0x0 = 0x1103252
1 + 17838673 + 0 = 17838674
flags now [32m 0------[0m
put_reg (r14) = 01103252
1 cycles
[36mREGS:  r14 01103251:01103252  psw 0----S--:0-------[0m

[33m 3883 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103251
0x1103251 - 0x1103438 - 0x0 = 0xfffffffffffffe19
17838673 - 17839160 - 0 = -487
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3884 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103251
MEM[01103251] <= 00u
flags now [32m 0---S--[0m

[33m 3885 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103252
1 cycles
put_reg (r15) = 01103252
flags now [32m 0---S--[0m
[36mREGS:  r15 01103251:01103252[0m

[33m 3886 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3889 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103252
0x1 + 0x1103252 + 0x0 = 0x1103253
1 + 17838674 + 0 = 17838675
flags now [32m 0------[0m
put_reg (r14) = 01103253
1 cycles
[36mREGS:  r14 01103252:01103253  psw 0----S--:0-------[0m

[33m 3890 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103252
0x1103252 - 0x1103438 - 0x0 = 0xfffffffffffffe1a
17838674 - 17839160 - 0 = -486
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3891 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103252
MEM[01103252] <= 00u
flags now [32m 0---S--[0m

[33m 3892 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103253
1 cycles
put_reg (r15) = 01103253
flags now [32m 0---S--[0m
[36mREGS:  r15 01103252:01103253[0m

[33m 3893 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3896 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103253
0x1 + 0x1103253 + 0x0 = 0x1103254
1 + 17838675 + 0 = 17838676
flags now [32m 0------[0m
put_reg (r14) = 01103254
1 cycles
[36mREGS:  r14 01103253:01103254  psw 0----S--:0-------[0m

[33m 3897 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103253
0x1103253 - 0x1103438 - 0x0 = 0xfffffffffffffe1b
17838675 - 17839160 - 0 = -485
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3898 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103253
MEM[01103253] <= 00u
flags now [32m 0---S--[0m

[33m 3899 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103254
1 cycles
put_reg (r15) = 01103254
flags now [32m 0---S--[0m
[36mREGS:  r15 01103253:01103254[0m

[33m 3900 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3903 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103254
0x1 + 0x1103254 + 0x0 = 0x1103255
1 + 17838676 + 0 = 17838677
flags now [32m 0------[0m
put_reg (r14) = 01103255
1 cycles
[36mREGS:  r14 01103254:01103255  psw 0----S--:0-------[0m

[33m 3904 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103254
0x1103254 - 0x1103438 - 0x0 = 0xfffffffffffffe1c
17838676 - 17839160 - 0 = -484
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3905 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103254
MEM[01103254] <= 00u
flags now [32m 0---S--[0m

[33m 3906 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103255
1 cycles
put_reg (r15) = 01103255
flags now [32m 0---S--[0m
[36mREGS:  r15 01103254:01103255[0m

[33m 3907 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3910 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103255
0x1 + 0x1103255 + 0x0 = 0x1103256
1 + 17838677 + 0 = 17838678
flags now [32m 0------[0m
put_reg (r14) = 01103256
1 cycles
[36mREGS:  r14 01103255:01103256  psw 0----S--:0-------[0m

[33m 3911 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103255
0x1103255 - 0x1103438 - 0x0 = 0xfffffffffffffe1d
17838677 - 17839160 - 0 = -483
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3912 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103255
MEM[01103255] <= 00u
flags now [32m 0---S--[0m

[33m 3913 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103256
1 cycles
put_reg (r15) = 01103256
flags now [32m 0---S--[0m
[36mREGS:  r15 01103255:01103256[0m

[33m 3914 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3917 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103256
0x1 + 0x1103256 + 0x0 = 0x1103257
1 + 17838678 + 0 = 17838679
flags now [32m 0------[0m
put_reg (r14) = 01103257
1 cycles
[36mREGS:  r14 01103256:01103257  psw 0----S--:0-------[0m

[33m 3918 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103256
0x1103256 - 0x1103438 - 0x0 = 0xfffffffffffffe1e
17838678 - 17839160 - 0 = -482
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3919 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103256
MEM[01103256] <= 00u
flags now [32m 0---S--[0m

[33m 3920 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103257
1 cycles
put_reg (r15) = 01103257
flags now [32m 0---S--[0m
[36mREGS:  r15 01103256:01103257[0m

[33m 3921 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3924 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103257
0x1 + 0x1103257 + 0x0 = 0x1103258
1 + 17838679 + 0 = 17838680
flags now [32m 0------[0m
put_reg (r14) = 01103258
1 cycles
[36mREGS:  r14 01103257:01103258  psw 0----S--:0-------[0m

[33m 3925 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103257
0x1103257 - 0x1103438 - 0x0 = 0xfffffffffffffe1f
17838679 - 17839160 - 0 = -481
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3926 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103257
MEM[01103257] <= 00u
flags now [32m 0---S--[0m

[33m 3927 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103258
1 cycles
put_reg (r15) = 01103258
flags now [32m 0---S--[0m
[36mREGS:  r15 01103257:01103258[0m

[33m 3928 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3931 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103258
0x1 + 0x1103258 + 0x0 = 0x1103259
1 + 17838680 + 0 = 17838681
flags now [32m 0------[0m
put_reg (r14) = 01103259
1 cycles
[36mREGS:  r14 01103258:01103259  psw 0----S--:0-------[0m

[33m 3932 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103258
0x1103258 - 0x1103438 - 0x0 = 0xfffffffffffffe20
17838680 - 17839160 - 0 = -480
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3933 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103258
MEM[01103258] <= 00u
flags now [32m 0---S--[0m

[33m 3934 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103259
1 cycles
put_reg (r15) = 01103259
flags now [32m 0---S--[0m
[36mREGS:  r15 01103258:01103259[0m

[33m 3935 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3938 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103259
0x1 + 0x1103259 + 0x0 = 0x110325a
1 + 17838681 + 0 = 17838682
flags now [32m 0------[0m
put_reg (r14) = 0110325a
1 cycles
[36mREGS:  r14 01103259:0110325a  psw 0----S--:0-------[0m

[33m 3939 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103259
0x1103259 - 0x1103438 - 0x0 = 0xfffffffffffffe21
17838681 - 17839160 - 0 = -479
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3940 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103259
MEM[01103259] <= 00u
flags now [32m 0---S--[0m

[33m 3941 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110325a
1 cycles
put_reg (r15) = 0110325a
flags now [32m 0---S--[0m
[36mREGS:  r15 01103259:0110325a[0m

[33m 3942 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3945 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110325a
0x1 + 0x110325a + 0x0 = 0x110325b
1 + 17838682 + 0 = 17838683
flags now [32m 0------[0m
put_reg (r14) = 0110325b
1 cycles
[36mREGS:  r14 0110325a:0110325b  psw 0----S--:0-------[0m

[33m 3946 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110325a
0x110325a - 0x1103438 - 0x0 = 0xfffffffffffffe22
17838682 - 17839160 - 0 = -478
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3947 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110325a
MEM[0110325a] <= 00u
flags now [32m 0---S--[0m

[33m 3948 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110325b
1 cycles
put_reg (r15) = 0110325b
flags now [32m 0---S--[0m
[36mREGS:  r15 0110325a:0110325b[0m

[33m 3949 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3952 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110325b
0x1 + 0x110325b + 0x0 = 0x110325c
1 + 17838683 + 0 = 17838684
flags now [32m 0------[0m
put_reg (r14) = 0110325c
1 cycles
[36mREGS:  r14 0110325b:0110325c  psw 0----S--:0-------[0m

[33m 3953 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110325b
0x110325b - 0x1103438 - 0x0 = 0xfffffffffffffe23
17838683 - 17839160 - 0 = -477
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3954 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110325b
MEM[0110325b] <= 00u
flags now [32m 0---S--[0m

[33m 3955 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110325c
1 cycles
put_reg (r15) = 0110325c
flags now [32m 0---S--[0m
[36mREGS:  r15 0110325b:0110325c[0m

[33m 3956 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3959 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110325c
0x1 + 0x110325c + 0x0 = 0x110325d
1 + 17838684 + 0 = 17838685
flags now [32m 0------[0m
put_reg (r14) = 0110325d
1 cycles
[36mREGS:  r14 0110325c:0110325d  psw 0----S--:0-------[0m

[33m 3960 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110325c
0x110325c - 0x1103438 - 0x0 = 0xfffffffffffffe24
17838684 - 17839160 - 0 = -476
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3961 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110325c
MEM[0110325c] <= 00u
flags now [32m 0---S--[0m

[33m 3962 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110325d
1 cycles
put_reg (r15) = 0110325d
flags now [32m 0---S--[0m
[36mREGS:  r15 0110325c:0110325d[0m

[33m 3963 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3966 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110325d
0x1 + 0x110325d + 0x0 = 0x110325e
1 + 17838685 + 0 = 17838686
flags now [32m 0------[0m
put_reg (r14) = 0110325e
1 cycles
[36mREGS:  r14 0110325d:0110325e  psw 0----S--:0-------[0m

[33m 3967 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110325d
0x110325d - 0x1103438 - 0x0 = 0xfffffffffffffe25
17838685 - 17839160 - 0 = -475
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3968 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110325d
MEM[0110325d] <= 00u
flags now [32m 0---S--[0m

[33m 3969 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110325e
1 cycles
put_reg (r15) = 0110325e
flags now [32m 0---S--[0m
[36mREGS:  r15 0110325d:0110325e[0m

[33m 3970 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3973 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110325e
0x1 + 0x110325e + 0x0 = 0x110325f
1 + 17838686 + 0 = 17838687
flags now [32m 0------[0m
put_reg (r14) = 0110325f
1 cycles
[36mREGS:  r14 0110325e:0110325f  psw 0----S--:0-------[0m

[33m 3974 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110325e
0x110325e - 0x1103438 - 0x0 = 0xfffffffffffffe26
17838686 - 17839160 - 0 = -474
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3975 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110325e
MEM[0110325e] <= 00u
flags now [32m 0---S--[0m

[33m 3976 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110325f
1 cycles
put_reg (r15) = 0110325f
flags now [32m 0---S--[0m
[36mREGS:  r15 0110325e:0110325f[0m

[33m 3977 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3980 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110325f
0x1 + 0x110325f + 0x0 = 0x1103260
1 + 17838687 + 0 = 17838688
flags now [32m 0------[0m
put_reg (r14) = 01103260
1 cycles
[36mREGS:  r14 0110325f:01103260  psw 0----S--:0-------[0m

[33m 3981 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110325f
0x110325f - 0x1103438 - 0x0 = 0xfffffffffffffe27
17838687 - 17839160 - 0 = -473
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3982 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110325f
MEM[0110325f] <= 00u
flags now [32m 0---S--[0m

[33m 3983 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103260
1 cycles
put_reg (r15) = 01103260
flags now [32m 0---S--[0m
[36mREGS:  r15 0110325f:01103260[0m

[33m 3984 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3987 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103260
0x1 + 0x1103260 + 0x0 = 0x1103261
1 + 17838688 + 0 = 17838689
flags now [32m 0------[0m
put_reg (r14) = 01103261
1 cycles
[36mREGS:  r14 01103260:01103261  psw 0----S--:0-------[0m

[33m 3988 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103260
0x1103260 - 0x1103438 - 0x0 = 0xfffffffffffffe28
17838688 - 17839160 - 0 = -472
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3989 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103260
MEM[01103260] <= 00u
flags now [32m 0---S--[0m

[33m 3990 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103261
1 cycles
put_reg (r15) = 01103261
flags now [32m 0---S--[0m
[36mREGS:  r15 01103260:01103261[0m

[33m 3991 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 3994 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103261
0x1 + 0x1103261 + 0x0 = 0x1103262
1 + 17838689 + 0 = 17838690
flags now [32m 0------[0m
put_reg (r14) = 01103262
1 cycles
[36mREGS:  r14 01103261:01103262  psw 0----S--:0-------[0m

[33m 3995 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103261
0x1103261 - 0x1103438 - 0x0 = 0xfffffffffffffe29
17838689 - 17839160 - 0 = -471
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3996 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103261
MEM[01103261] <= 00u
flags now [32m 0---S--[0m

[33m 3997 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103262
1 cycles
put_reg (r15) = 01103262
flags now [32m 0---S--[0m
[36mREGS:  r15 01103261:01103262[0m

[33m 3998 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4001 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103262
0x1 + 0x1103262 + 0x0 = 0x1103263
1 + 17838690 + 0 = 17838691
flags now [32m 0------[0m
put_reg (r14) = 01103263
1 cycles
[36mREGS:  r14 01103262:01103263  psw 0----S--:0-------[0m

[33m 4002 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103262
0x1103262 - 0x1103438 - 0x0 = 0xfffffffffffffe2a
17838690 - 17839160 - 0 = -470
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4003 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103262
MEM[01103262] <= 00u
flags now [32m 0---S--[0m

[33m 4004 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103263
1 cycles
put_reg (r15) = 01103263
flags now [32m 0---S--[0m
[36mREGS:  r15 01103262:01103263[0m

[33m 4005 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4008 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103263
0x1 + 0x1103263 + 0x0 = 0x1103264
1 + 17838691 + 0 = 17838692
flags now [32m 0------[0m
put_reg (r14) = 01103264
1 cycles
[36mREGS:  r14 01103263:01103264  psw 0----S--:0-------[0m

[33m 4009 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103263
0x1103263 - 0x1103438 - 0x0 = 0xfffffffffffffe2b
17838691 - 17839160 - 0 = -469
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4010 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103263
MEM[01103263] <= 00u
flags now [32m 0---S--[0m

[33m 4011 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103264
1 cycles
put_reg (r15) = 01103264
flags now [32m 0---S--[0m
[36mREGS:  r15 01103263:01103264[0m

[33m 4012 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4015 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103264
0x1 + 0x1103264 + 0x0 = 0x1103265
1 + 17838692 + 0 = 17838693
flags now [32m 0------[0m
put_reg (r14) = 01103265
1 cycles
[36mREGS:  r14 01103264:01103265  psw 0----S--:0-------[0m

[33m 4016 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103264
0x1103264 - 0x1103438 - 0x0 = 0xfffffffffffffe2c
17838692 - 17839160 - 0 = -468
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4017 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103264
MEM[01103264] <= 00u
flags now [32m 0---S--[0m

[33m 4018 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103265
1 cycles
put_reg (r15) = 01103265
flags now [32m 0---S--[0m
[36mREGS:  r15 01103264:01103265[0m

[33m 4019 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4022 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103265
0x1 + 0x1103265 + 0x0 = 0x1103266
1 + 17838693 + 0 = 17838694
flags now [32m 0------[0m
put_reg (r14) = 01103266
1 cycles
[36mREGS:  r14 01103265:01103266  psw 0----S--:0-------[0m

[33m 4023 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103265
0x1103265 - 0x1103438 - 0x0 = 0xfffffffffffffe2d
17838693 - 17839160 - 0 = -467
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4024 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103265
MEM[01103265] <= 00u
flags now [32m 0---S--[0m

[33m 4025 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103266
1 cycles
put_reg (r15) = 01103266
flags now [32m 0---S--[0m
[36mREGS:  r15 01103265:01103266[0m

[33m 4026 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4029 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103266
0x1 + 0x1103266 + 0x0 = 0x1103267
1 + 17838694 + 0 = 17838695
flags now [32m 0------[0m
put_reg (r14) = 01103267
1 cycles
[36mREGS:  r14 01103266:01103267  psw 0----S--:0-------[0m

[33m 4030 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103266
0x1103266 - 0x1103438 - 0x0 = 0xfffffffffffffe2e
17838694 - 17839160 - 0 = -466
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4031 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103266
MEM[01103266] <= 00u
flags now [32m 0---S--[0m

[33m 4032 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103267
1 cycles
put_reg (r15) = 01103267
flags now [32m 0---S--[0m
[36mREGS:  r15 01103266:01103267[0m

[33m 4033 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4036 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103267
0x1 + 0x1103267 + 0x0 = 0x1103268
1 + 17838695 + 0 = 17838696
flags now [32m 0------[0m
put_reg (r14) = 01103268
1 cycles
[36mREGS:  r14 01103267:01103268  psw 0----S--:0-------[0m

[33m 4037 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103267
0x1103267 - 0x1103438 - 0x0 = 0xfffffffffffffe2f
17838695 - 17839160 - 0 = -465
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4038 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103267
MEM[01103267] <= 00u
flags now [32m 0---S--[0m

[33m 4039 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103268
1 cycles
put_reg (r15) = 01103268
flags now [32m 0---S--[0m
[36mREGS:  r15 01103267:01103268[0m

[33m 4040 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4043 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103268
0x1 + 0x1103268 + 0x0 = 0x1103269
1 + 17838696 + 0 = 17838697
flags now [32m 0------[0m
put_reg (r14) = 01103269
1 cycles
[36mREGS:  r14 01103268:01103269  psw 0----S--:0-------[0m

[33m 4044 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103268
0x1103268 - 0x1103438 - 0x0 = 0xfffffffffffffe30
17838696 - 17839160 - 0 = -464
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4045 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103268
MEM[01103268] <= 00u
flags now [32m 0---S--[0m

[33m 4046 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103269
1 cycles
put_reg (r15) = 01103269
flags now [32m 0---S--[0m
[36mREGS:  r15 01103268:01103269[0m

[33m 4047 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4050 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103269
0x1 + 0x1103269 + 0x0 = 0x110326a
1 + 17838697 + 0 = 17838698
flags now [32m 0------[0m
put_reg (r14) = 0110326a
1 cycles
[36mREGS:  r14 01103269:0110326a  psw 0----S--:0-------[0m

[33m 4051 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103269
0x1103269 - 0x1103438 - 0x0 = 0xfffffffffffffe31
17838697 - 17839160 - 0 = -463
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4052 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103269
MEM[01103269] <= 00u
flags now [32m 0---S--[0m

[33m 4053 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110326a
1 cycles
put_reg (r15) = 0110326a
flags now [32m 0---S--[0m
[36mREGS:  r15 01103269:0110326a[0m

[33m 4054 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4057 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110326a
0x1 + 0x110326a + 0x0 = 0x110326b
1 + 17838698 + 0 = 17838699
flags now [32m 0------[0m
put_reg (r14) = 0110326b
1 cycles
[36mREGS:  r14 0110326a:0110326b  psw 0----S--:0-------[0m

[33m 4058 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110326a
0x110326a - 0x1103438 - 0x0 = 0xfffffffffffffe32
17838698 - 17839160 - 0 = -462
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4059 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110326a
MEM[0110326a] <= 00u
flags now [32m 0---S--[0m

[33m 4060 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110326b
1 cycles
put_reg (r15) = 0110326b
flags now [32m 0---S--[0m
[36mREGS:  r15 0110326a:0110326b[0m

[33m 4061 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4064 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110326b
0x1 + 0x110326b + 0x0 = 0x110326c
1 + 17838699 + 0 = 17838700
flags now [32m 0------[0m
put_reg (r14) = 0110326c
1 cycles
[36mREGS:  r14 0110326b:0110326c  psw 0----S--:0-------[0m

[33m 4065 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110326b
0x110326b - 0x1103438 - 0x0 = 0xfffffffffffffe33
17838699 - 17839160 - 0 = -461
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4066 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110326b
MEM[0110326b] <= 00u
flags now [32m 0---S--[0m

[33m 4067 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110326c
1 cycles
put_reg (r15) = 0110326c
flags now [32m 0---S--[0m
[36mREGS:  r15 0110326b:0110326c[0m

[33m 4068 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4071 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110326c
0x1 + 0x110326c + 0x0 = 0x110326d
1 + 17838700 + 0 = 17838701
flags now [32m 0------[0m
put_reg (r14) = 0110326d
1 cycles
[36mREGS:  r14 0110326c:0110326d  psw 0----S--:0-------[0m

[33m 4072 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110326c
0x110326c - 0x1103438 - 0x0 = 0xfffffffffffffe34
17838700 - 17839160 - 0 = -460
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4073 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110326c
MEM[0110326c] <= 00u
flags now [32m 0---S--[0m

[33m 4074 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110326d
1 cycles
put_reg (r15) = 0110326d
flags now [32m 0---S--[0m
[36mREGS:  r15 0110326c:0110326d[0m

[33m 4075 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4078 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110326d
0x1 + 0x110326d + 0x0 = 0x110326e
1 + 17838701 + 0 = 17838702
flags now [32m 0------[0m
put_reg (r14) = 0110326e
1 cycles
[36mREGS:  r14 0110326d:0110326e  psw 0----S--:0-------[0m

[33m 4079 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110326d
0x110326d - 0x1103438 - 0x0 = 0xfffffffffffffe35
17838701 - 17839160 - 0 = -459
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4080 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110326d
MEM[0110326d] <= 00u
flags now [32m 0---S--[0m

[33m 4081 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110326e
1 cycles
put_reg (r15) = 0110326e
flags now [32m 0---S--[0m
[36mREGS:  r15 0110326d:0110326e[0m

[33m 4082 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4085 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110326e
0x1 + 0x110326e + 0x0 = 0x110326f
1 + 17838702 + 0 = 17838703
flags now [32m 0------[0m
put_reg (r14) = 0110326f
1 cycles
[36mREGS:  r14 0110326e:0110326f  psw 0----S--:0-------[0m

[33m 4086 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110326e
0x110326e - 0x1103438 - 0x0 = 0xfffffffffffffe36
17838702 - 17839160 - 0 = -458
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4087 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110326e
MEM[0110326e] <= 00u
flags now [32m 0---S--[0m

[33m 4088 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110326f
1 cycles
put_reg (r15) = 0110326f
flags now [32m 0---S--[0m
[36mREGS:  r15 0110326e:0110326f[0m

[33m 4089 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4092 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110326f
0x1 + 0x110326f + 0x0 = 0x1103270
1 + 17838703 + 0 = 17838704
flags now [32m 0------[0m
put_reg (r14) = 01103270
1 cycles
[36mREGS:  r14 0110326f:01103270  psw 0----S--:0-------[0m

[33m 4093 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110326f
0x110326f - 0x1103438 - 0x0 = 0xfffffffffffffe37
17838703 - 17839160 - 0 = -457
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4094 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110326f
MEM[0110326f] <= 00u
flags now [32m 0---S--[0m

[33m 4095 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103270
1 cycles
put_reg (r15) = 01103270
flags now [32m 0---S--[0m
[36mREGS:  r15 0110326f:01103270[0m

[33m 4096 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4099 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103270
0x1 + 0x1103270 + 0x0 = 0x1103271
1 + 17838704 + 0 = 17838705
flags now [32m 0------[0m
put_reg (r14) = 01103271
1 cycles
[36mREGS:  r14 01103270:01103271  psw 0----S--:0-------[0m

[33m 4100 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103270
0x1103270 - 0x1103438 - 0x0 = 0xfffffffffffffe38
17838704 - 17839160 - 0 = -456
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4101 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103270
MEM[01103270] <= 00u
flags now [32m 0---S--[0m

[33m 4102 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103271
1 cycles
put_reg (r15) = 01103271
flags now [32m 0---S--[0m
[36mREGS:  r15 01103270:01103271[0m

[33m 4103 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4106 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103271
0x1 + 0x1103271 + 0x0 = 0x1103272
1 + 17838705 + 0 = 17838706
flags now [32m 0------[0m
put_reg (r14) = 01103272
1 cycles
[36mREGS:  r14 01103271:01103272  psw 0----S--:0-------[0m

[33m 4107 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103271
0x1103271 - 0x1103438 - 0x0 = 0xfffffffffffffe39
17838705 - 17839160 - 0 = -455
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4108 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103271
MEM[01103271] <= 00u
flags now [32m 0---S--[0m

[33m 4109 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103272
1 cycles
put_reg (r15) = 01103272
flags now [32m 0---S--[0m
[36mREGS:  r15 01103271:01103272[0m

[33m 4110 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4113 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103272
0x1 + 0x1103272 + 0x0 = 0x1103273
1 + 17838706 + 0 = 17838707
flags now [32m 0------[0m
put_reg (r14) = 01103273
1 cycles
[36mREGS:  r14 01103272:01103273  psw 0----S--:0-------[0m

[33m 4114 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103272
0x1103272 - 0x1103438 - 0x0 = 0xfffffffffffffe3a
17838706 - 17839160 - 0 = -454
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4115 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103272
MEM[01103272] <= 00u
flags now [32m 0---S--[0m

[33m 4116 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103273
1 cycles
put_reg (r15) = 01103273
flags now [32m 0---S--[0m
[36mREGS:  r15 01103272:01103273[0m

[33m 4117 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4120 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103273
0x1 + 0x1103273 + 0x0 = 0x1103274
1 + 17838707 + 0 = 17838708
flags now [32m 0------[0m
put_reg (r14) = 01103274
1 cycles
[36mREGS:  r14 01103273:01103274  psw 0----S--:0-------[0m

[33m 4121 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103273
0x1103273 - 0x1103438 - 0x0 = 0xfffffffffffffe3b
17838707 - 17839160 - 0 = -453
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4122 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103273
MEM[01103273] <= 00u
flags now [32m 0---S--[0m

[33m 4123 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103274
1 cycles
put_reg (r15) = 01103274
flags now [32m 0---S--[0m
[36mREGS:  r15 01103273:01103274[0m

[33m 4124 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4127 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103274
0x1 + 0x1103274 + 0x0 = 0x1103275
1 + 17838708 + 0 = 17838709
flags now [32m 0------[0m
put_reg (r14) = 01103275
1 cycles
[36mREGS:  r14 01103274:01103275  psw 0----S--:0-------[0m

[33m 4128 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103274
0x1103274 - 0x1103438 - 0x0 = 0xfffffffffffffe3c
17838708 - 17839160 - 0 = -452
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4129 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103274
MEM[01103274] <= 00u
flags now [32m 0---S--[0m

[33m 4130 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103275
1 cycles
put_reg (r15) = 01103275
flags now [32m 0---S--[0m
[36mREGS:  r15 01103274:01103275[0m

[33m 4131 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4134 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103275
0x1 + 0x1103275 + 0x0 = 0x1103276
1 + 17838709 + 0 = 17838710
flags now [32m 0------[0m
put_reg (r14) = 01103276
1 cycles
[36mREGS:  r14 01103275:01103276  psw 0----S--:0-------[0m

[33m 4135 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103275
0x1103275 - 0x1103438 - 0x0 = 0xfffffffffffffe3d
17838709 - 17839160 - 0 = -451
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4136 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103275
MEM[01103275] <= 00u
flags now [32m 0---S--[0m

[33m 4137 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103276
1 cycles
put_reg (r15) = 01103276
flags now [32m 0---S--[0m
[36mREGS:  r15 01103275:01103276[0m

[33m 4138 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4141 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103276
0x1 + 0x1103276 + 0x0 = 0x1103277
1 + 17838710 + 0 = 17838711
flags now [32m 0------[0m
put_reg (r14) = 01103277
1 cycles
[36mREGS:  r14 01103276:01103277  psw 0----S--:0-------[0m

[33m 4142 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103276
0x1103276 - 0x1103438 - 0x0 = 0xfffffffffffffe3e
17838710 - 17839160 - 0 = -450
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4143 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103276
MEM[01103276] <= 00u
flags now [32m 0---S--[0m

[33m 4144 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103277
1 cycles
put_reg (r15) = 01103277
flags now [32m 0---S--[0m
[36mREGS:  r15 01103276:01103277[0m

[33m 4145 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4148 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103277
0x1 + 0x1103277 + 0x0 = 0x1103278
1 + 17838711 + 0 = 17838712
flags now [32m 0------[0m
put_reg (r14) = 01103278
1 cycles
[36mREGS:  r14 01103277:01103278  psw 0----S--:0-------[0m

[33m 4149 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103277
0x1103277 - 0x1103438 - 0x0 = 0xfffffffffffffe3f
17838711 - 17839160 - 0 = -449
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4150 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103277
MEM[01103277] <= 00u
flags now [32m 0---S--[0m

[33m 4151 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103278
1 cycles
put_reg (r15) = 01103278
flags now [32m 0---S--[0m
[36mREGS:  r15 01103277:01103278[0m

[33m 4152 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4155 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103278
0x1 + 0x1103278 + 0x0 = 0x1103279
1 + 17838712 + 0 = 17838713
flags now [32m 0------[0m
put_reg (r14) = 01103279
1 cycles
[36mREGS:  r14 01103278:01103279  psw 0----S--:0-------[0m

[33m 4156 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103278
0x1103278 - 0x1103438 - 0x0 = 0xfffffffffffffe40
17838712 - 17839160 - 0 = -448
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4157 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103278
MEM[01103278] <= 00u
flags now [32m 0---S--[0m

[33m 4158 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103279
1 cycles
put_reg (r15) = 01103279
flags now [32m 0---S--[0m
[36mREGS:  r15 01103278:01103279[0m

[33m 4159 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4162 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103279
0x1 + 0x1103279 + 0x0 = 0x110327a
1 + 17838713 + 0 = 17838714
flags now [32m 0------[0m
put_reg (r14) = 0110327a
1 cycles
[36mREGS:  r14 01103279:0110327a  psw 0----S--:0-------[0m

[33m 4163 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103279
0x1103279 - 0x1103438 - 0x0 = 0xfffffffffffffe41
17838713 - 17839160 - 0 = -447
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4164 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103279
MEM[01103279] <= 00u
flags now [32m 0---S--[0m

[33m 4165 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110327a
1 cycles
put_reg (r15) = 0110327a
flags now [32m 0---S--[0m
[36mREGS:  r15 01103279:0110327a[0m

[33m 4166 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4169 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110327a
0x1 + 0x110327a + 0x0 = 0x110327b
1 + 17838714 + 0 = 17838715
flags now [32m 0------[0m
put_reg (r14) = 0110327b
1 cycles
[36mREGS:  r14 0110327a:0110327b  psw 0----S--:0-------[0m

[33m 4170 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110327a
0x110327a - 0x1103438 - 0x0 = 0xfffffffffffffe42
17838714 - 17839160 - 0 = -446
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4171 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110327a
MEM[0110327a] <= 00u
flags now [32m 0---S--[0m

[33m 4172 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110327b
1 cycles
put_reg (r15) = 0110327b
flags now [32m 0---S--[0m
[36mREGS:  r15 0110327a:0110327b[0m

[33m 4173 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4176 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110327b
0x1 + 0x110327b + 0x0 = 0x110327c
1 + 17838715 + 0 = 17838716
flags now [32m 0------[0m
put_reg (r14) = 0110327c
1 cycles
[36mREGS:  r14 0110327b:0110327c  psw 0----S--:0-------[0m

[33m 4177 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110327b
0x110327b - 0x1103438 - 0x0 = 0xfffffffffffffe43
17838715 - 17839160 - 0 = -445
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4178 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110327b
MEM[0110327b] <= 00u
flags now [32m 0---S--[0m

[33m 4179 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110327c
1 cycles
put_reg (r15) = 0110327c
flags now [32m 0---S--[0m
[36mREGS:  r15 0110327b:0110327c[0m

[33m 4180 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4183 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110327c
0x1 + 0x110327c + 0x0 = 0x110327d
1 + 17838716 + 0 = 17838717
flags now [32m 0------[0m
put_reg (r14) = 0110327d
1 cycles
[36mREGS:  r14 0110327c:0110327d  psw 0----S--:0-------[0m

[33m 4184 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110327c
0x110327c - 0x1103438 - 0x0 = 0xfffffffffffffe44
17838716 - 17839160 - 0 = -444
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4185 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110327c
MEM[0110327c] <= 00u
flags now [32m 0---S--[0m

[33m 4186 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110327d
1 cycles
put_reg (r15) = 0110327d
flags now [32m 0---S--[0m
[36mREGS:  r15 0110327c:0110327d[0m

[33m 4187 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4190 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110327d
0x1 + 0x110327d + 0x0 = 0x110327e
1 + 17838717 + 0 = 17838718
flags now [32m 0------[0m
put_reg (r14) = 0110327e
1 cycles
[36mREGS:  r14 0110327d:0110327e  psw 0----S--:0-------[0m

[33m 4191 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110327d
0x110327d - 0x1103438 - 0x0 = 0xfffffffffffffe45
17838717 - 17839160 - 0 = -443
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4192 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110327d
MEM[0110327d] <= 00u
flags now [32m 0---S--[0m

[33m 4193 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110327e
1 cycles
put_reg (r15) = 0110327e
flags now [32m 0---S--[0m
[36mREGS:  r15 0110327d:0110327e[0m

[33m 4194 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4197 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110327e
0x1 + 0x110327e + 0x0 = 0x110327f
1 + 17838718 + 0 = 17838719
flags now [32m 0------[0m
put_reg (r14) = 0110327f
1 cycles
[36mREGS:  r14 0110327e:0110327f  psw 0----S--:0-------[0m

[33m 4198 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110327e
0x110327e - 0x1103438 - 0x0 = 0xfffffffffffffe46
17838718 - 17839160 - 0 = -442
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4199 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110327e
MEM[0110327e] <= 00u
flags now [32m 0---S--[0m

[33m 4200 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110327f
1 cycles
put_reg (r15) = 0110327f
flags now [32m 0---S--[0m
[36mREGS:  r15 0110327e:0110327f[0m

[33m 4201 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4204 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110327f
0x1 + 0x110327f + 0x0 = 0x1103280
1 + 17838719 + 0 = 17838720
flags now [32m 0------[0m
put_reg (r14) = 01103280
1 cycles
[36mREGS:  r14 0110327f:01103280  psw 0----S--:0-------[0m

[33m 4205 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110327f
0x110327f - 0x1103438 - 0x0 = 0xfffffffffffffe47
17838719 - 17839160 - 0 = -441
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4206 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110327f
MEM[0110327f] <= 00u
flags now [32m 0---S--[0m

[33m 4207 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103280
1 cycles
put_reg (r15) = 01103280
flags now [32m 0---S--[0m
[36mREGS:  r15 0110327f:01103280[0m

[33m 4208 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4211 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103280
0x1 + 0x1103280 + 0x0 = 0x1103281
1 + 17838720 + 0 = 17838721
flags now [32m 0------[0m
put_reg (r14) = 01103281
1 cycles
[36mREGS:  r14 01103280:01103281  psw 0----S--:0-------[0m

[33m 4212 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103280
0x1103280 - 0x1103438 - 0x0 = 0xfffffffffffffe48
17838720 - 17839160 - 0 = -440
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4213 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103280
MEM[01103280] <= 00u
flags now [32m 0---S--[0m

[33m 4214 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103281
1 cycles
put_reg (r15) = 01103281
flags now [32m 0---S--[0m
[36mREGS:  r15 01103280:01103281[0m

[33m 4215 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4218 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103281
0x1 + 0x1103281 + 0x0 = 0x1103282
1 + 17838721 + 0 = 17838722
flags now [32m 0------[0m
put_reg (r14) = 01103282
1 cycles
[36mREGS:  r14 01103281:01103282  psw 0----S--:0-------[0m

[33m 4219 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103281
0x1103281 - 0x1103438 - 0x0 = 0xfffffffffffffe49
17838721 - 17839160 - 0 = -439
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4220 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103281
MEM[01103281] <= 00u
flags now [32m 0---S--[0m

[33m 4221 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103282
1 cycles
put_reg (r15) = 01103282
flags now [32m 0---S--[0m
[36mREGS:  r15 01103281:01103282[0m

[33m 4222 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4225 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103282
0x1 + 0x1103282 + 0x0 = 0x1103283
1 + 17838722 + 0 = 17838723
flags now [32m 0------[0m
put_reg (r14) = 01103283
1 cycles
[36mREGS:  r14 01103282:01103283  psw 0----S--:0-------[0m

[33m 4226 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103282
0x1103282 - 0x1103438 - 0x0 = 0xfffffffffffffe4a
17838722 - 17839160 - 0 = -438
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4227 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103282
MEM[01103282] <= 00u
flags now [32m 0---S--[0m

[33m 4228 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103283
1 cycles
put_reg (r15) = 01103283
flags now [32m 0---S--[0m
[36mREGS:  r15 01103282:01103283[0m

[33m 4229 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4232 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103283
0x1 + 0x1103283 + 0x0 = 0x1103284
1 + 17838723 + 0 = 17838724
flags now [32m 0------[0m
put_reg (r14) = 01103284
1 cycles
[36mREGS:  r14 01103283:01103284  psw 0----S--:0-------[0m

[33m 4233 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103283
0x1103283 - 0x1103438 - 0x0 = 0xfffffffffffffe4b
17838723 - 17839160 - 0 = -437
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4234 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103283
MEM[01103283] <= 00u
flags now [32m 0---S--[0m

[33m 4235 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103284
1 cycles
put_reg (r15) = 01103284
flags now [32m 0---S--[0m
[36mREGS:  r15 01103283:01103284[0m

[33m 4236 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4239 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103284
0x1 + 0x1103284 + 0x0 = 0x1103285
1 + 17838724 + 0 = 17838725
flags now [32m 0------[0m
put_reg (r14) = 01103285
1 cycles
[36mREGS:  r14 01103284:01103285  psw 0----S--:0-------[0m

[33m 4240 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103284
0x1103284 - 0x1103438 - 0x0 = 0xfffffffffffffe4c
17838724 - 17839160 - 0 = -436
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4241 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103284
MEM[01103284] <= 00u
flags now [32m 0---S--[0m

[33m 4242 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103285
1 cycles
put_reg (r15) = 01103285
flags now [32m 0---S--[0m
[36mREGS:  r15 01103284:01103285[0m

[33m 4243 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4246 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103285
0x1 + 0x1103285 + 0x0 = 0x1103286
1 + 17838725 + 0 = 17838726
flags now [32m 0------[0m
put_reg (r14) = 01103286
1 cycles
[36mREGS:  r14 01103285:01103286  psw 0----S--:0-------[0m

[33m 4247 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103285
0x1103285 - 0x1103438 - 0x0 = 0xfffffffffffffe4d
17838725 - 17839160 - 0 = -435
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4248 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103285
MEM[01103285] <= 00u
flags now [32m 0---S--[0m

[33m 4249 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103286
1 cycles
put_reg (r15) = 01103286
flags now [32m 0---S--[0m
[36mREGS:  r15 01103285:01103286[0m

[33m 4250 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4253 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103286
0x1 + 0x1103286 + 0x0 = 0x1103287
1 + 17838726 + 0 = 17838727
flags now [32m 0------[0m
put_reg (r14) = 01103287
1 cycles
[36mREGS:  r14 01103286:01103287  psw 0----S--:0-------[0m

[33m 4254 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103286
0x1103286 - 0x1103438 - 0x0 = 0xfffffffffffffe4e
17838726 - 17839160 - 0 = -434
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4255 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103286
MEM[01103286] <= 00u
flags now [32m 0---S--[0m

[33m 4256 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103287
1 cycles
put_reg (r15) = 01103287
flags now [32m 0---S--[0m
[36mREGS:  r15 01103286:01103287[0m

[33m 4257 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4260 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103287
0x1 + 0x1103287 + 0x0 = 0x1103288
1 + 17838727 + 0 = 17838728
flags now [32m 0------[0m
put_reg (r14) = 01103288
1 cycles
[36mREGS:  r14 01103287:01103288  psw 0----S--:0-------[0m

[33m 4261 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103287
0x1103287 - 0x1103438 - 0x0 = 0xfffffffffffffe4f
17838727 - 17839160 - 0 = -433
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4262 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103287
MEM[01103287] <= 00u
flags now [32m 0---S--[0m

[33m 4263 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103288
1 cycles
put_reg (r15) = 01103288
flags now [32m 0---S--[0m
[36mREGS:  r15 01103287:01103288[0m

[33m 4264 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4267 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103288
0x1 + 0x1103288 + 0x0 = 0x1103289
1 + 17838728 + 0 = 17838729
flags now [32m 0------[0m
put_reg (r14) = 01103289
1 cycles
[36mREGS:  r14 01103288:01103289  psw 0----S--:0-------[0m

[33m 4268 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103288
0x1103288 - 0x1103438 - 0x0 = 0xfffffffffffffe50
17838728 - 17839160 - 0 = -432
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4269 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103288
MEM[01103288] <= 00u
flags now [32m 0---S--[0m

[33m 4270 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103289
1 cycles
put_reg (r15) = 01103289
flags now [32m 0---S--[0m
[36mREGS:  r15 01103288:01103289[0m

[33m 4271 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4274 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103289
0x1 + 0x1103289 + 0x0 = 0x110328a
1 + 17838729 + 0 = 17838730
flags now [32m 0------[0m
put_reg (r14) = 0110328a
1 cycles
[36mREGS:  r14 01103289:0110328a  psw 0----S--:0-------[0m

[33m 4275 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103289
0x1103289 - 0x1103438 - 0x0 = 0xfffffffffffffe51
17838729 - 17839160 - 0 = -431
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4276 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103289
MEM[01103289] <= 00u
flags now [32m 0---S--[0m

[33m 4277 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110328a
1 cycles
put_reg (r15) = 0110328a
flags now [32m 0---S--[0m
[36mREGS:  r15 01103289:0110328a[0m

[33m 4278 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4281 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110328a
0x1 + 0x110328a + 0x0 = 0x110328b
1 + 17838730 + 0 = 17838731
flags now [32m 0------[0m
put_reg (r14) = 0110328b
1 cycles
[36mREGS:  r14 0110328a:0110328b  psw 0----S--:0-------[0m

[33m 4282 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110328a
0x110328a - 0x1103438 - 0x0 = 0xfffffffffffffe52
17838730 - 17839160 - 0 = -430
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4283 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110328a
MEM[0110328a] <= 00u
flags now [32m 0---S--[0m

[33m 4284 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110328b
1 cycles
put_reg (r15) = 0110328b
flags now [32m 0---S--[0m
[36mREGS:  r15 0110328a:0110328b[0m

[33m 4285 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4288 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110328b
0x1 + 0x110328b + 0x0 = 0x110328c
1 + 17838731 + 0 = 17838732
flags now [32m 0------[0m
put_reg (r14) = 0110328c
1 cycles
[36mREGS:  r14 0110328b:0110328c  psw 0----S--:0-------[0m

[33m 4289 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110328b
0x110328b - 0x1103438 - 0x0 = 0xfffffffffffffe53
17838731 - 17839160 - 0 = -429
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4290 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110328b
MEM[0110328b] <= 00u
flags now [32m 0---S--[0m

[33m 4291 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110328c
1 cycles
put_reg (r15) = 0110328c
flags now [32m 0---S--[0m
[36mREGS:  r15 0110328b:0110328c[0m

[33m 4292 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4295 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110328c
0x1 + 0x110328c + 0x0 = 0x110328d
1 + 17838732 + 0 = 17838733
flags now [32m 0------[0m
put_reg (r14) = 0110328d
1 cycles
[36mREGS:  r14 0110328c:0110328d  psw 0----S--:0-------[0m

[33m 4296 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110328c
0x110328c - 0x1103438 - 0x0 = 0xfffffffffffffe54
17838732 - 17839160 - 0 = -428
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4297 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110328c
MEM[0110328c] <= 00u
flags now [32m 0---S--[0m

[33m 4298 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110328d
1 cycles
put_reg (r15) = 0110328d
flags now [32m 0---S--[0m
[36mREGS:  r15 0110328c:0110328d[0m

[33m 4299 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4302 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110328d
0x1 + 0x110328d + 0x0 = 0x110328e
1 + 17838733 + 0 = 17838734
flags now [32m 0------[0m
put_reg (r14) = 0110328e
1 cycles
[36mREGS:  r14 0110328d:0110328e  psw 0----S--:0-------[0m

[33m 4303 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110328d
0x110328d - 0x1103438 - 0x0 = 0xfffffffffffffe55
17838733 - 17839160 - 0 = -427
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4304 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110328d
MEM[0110328d] <= 00u
flags now [32m 0---S--[0m

[33m 4305 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110328e
1 cycles
put_reg (r15) = 0110328e
flags now [32m 0---S--[0m
[36mREGS:  r15 0110328d:0110328e[0m

[33m 4306 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4309 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110328e
0x1 + 0x110328e + 0x0 = 0x110328f
1 + 17838734 + 0 = 17838735
flags now [32m 0------[0m
put_reg (r14) = 0110328f
1 cycles
[36mREGS:  r14 0110328e:0110328f  psw 0----S--:0-------[0m

[33m 4310 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110328e
0x110328e - 0x1103438 - 0x0 = 0xfffffffffffffe56
17838734 - 17839160 - 0 = -426
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4311 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110328e
MEM[0110328e] <= 00u
flags now [32m 0---S--[0m

[33m 4312 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110328f
1 cycles
put_reg (r15) = 0110328f
flags now [32m 0---S--[0m
[36mREGS:  r15 0110328e:0110328f[0m

[33m 4313 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4316 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110328f
0x1 + 0x110328f + 0x0 = 0x1103290
1 + 17838735 + 0 = 17838736
flags now [32m 0------[0m
put_reg (r14) = 01103290
1 cycles
[36mREGS:  r14 0110328f:01103290  psw 0----S--:0-------[0m

[33m 4317 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110328f
0x110328f - 0x1103438 - 0x0 = 0xfffffffffffffe57
17838735 - 17839160 - 0 = -425
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4318 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110328f
MEM[0110328f] <= 00u
flags now [32m 0---S--[0m

[33m 4319 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103290
1 cycles
put_reg (r15) = 01103290
flags now [32m 0---S--[0m
[36mREGS:  r15 0110328f:01103290[0m

[33m 4320 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4323 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103290
0x1 + 0x1103290 + 0x0 = 0x1103291
1 + 17838736 + 0 = 17838737
flags now [32m 0------[0m
put_reg (r14) = 01103291
1 cycles
[36mREGS:  r14 01103290:01103291  psw 0----S--:0-------[0m

[33m 4324 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103290
0x1103290 - 0x1103438 - 0x0 = 0xfffffffffffffe58
17838736 - 17839160 - 0 = -424
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4325 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103290
MEM[01103290] <= 00u
flags now [32m 0---S--[0m

[33m 4326 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103291
1 cycles
put_reg (r15) = 01103291
flags now [32m 0---S--[0m
[36mREGS:  r15 01103290:01103291[0m

[33m 4327 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4330 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103291
0x1 + 0x1103291 + 0x0 = 0x1103292
1 + 17838737 + 0 = 17838738
flags now [32m 0------[0m
put_reg (r14) = 01103292
1 cycles
[36mREGS:  r14 01103291:01103292  psw 0----S--:0-------[0m

[33m 4331 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103291
0x1103291 - 0x1103438 - 0x0 = 0xfffffffffffffe59
17838737 - 17839160 - 0 = -423
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4332 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103291
MEM[01103291] <= 00u
flags now [32m 0---S--[0m

[33m 4333 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103292
1 cycles
put_reg (r15) = 01103292
flags now [32m 0---S--[0m
[36mREGS:  r15 01103291:01103292[0m

[33m 4334 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4337 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103292
0x1 + 0x1103292 + 0x0 = 0x1103293
1 + 17838738 + 0 = 17838739
flags now [32m 0------[0m
put_reg (r14) = 01103293
1 cycles
[36mREGS:  r14 01103292:01103293  psw 0----S--:0-------[0m

[33m 4338 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103292
0x1103292 - 0x1103438 - 0x0 = 0xfffffffffffffe5a
17838738 - 17839160 - 0 = -422
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4339 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103292
MEM[01103292] <= 00u
flags now [32m 0---S--[0m

[33m 4340 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103293
1 cycles
put_reg (r15) = 01103293
flags now [32m 0---S--[0m
[36mREGS:  r15 01103292:01103293[0m

[33m 4341 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4344 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103293
0x1 + 0x1103293 + 0x0 = 0x1103294
1 + 17838739 + 0 = 17838740
flags now [32m 0------[0m
put_reg (r14) = 01103294
1 cycles
[36mREGS:  r14 01103293:01103294  psw 0----S--:0-------[0m

[33m 4345 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103293
0x1103293 - 0x1103438 - 0x0 = 0xfffffffffffffe5b
17838739 - 17839160 - 0 = -421
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4346 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103293
MEM[01103293] <= 00u
flags now [32m 0---S--[0m

[33m 4347 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103294
1 cycles
put_reg (r15) = 01103294
flags now [32m 0---S--[0m
[36mREGS:  r15 01103293:01103294[0m

[33m 4348 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4351 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103294
0x1 + 0x1103294 + 0x0 = 0x1103295
1 + 17838740 + 0 = 17838741
flags now [32m 0------[0m
put_reg (r14) = 01103295
1 cycles
[36mREGS:  r14 01103294:01103295  psw 0----S--:0-------[0m

[33m 4352 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103294
0x1103294 - 0x1103438 - 0x0 = 0xfffffffffffffe5c
17838740 - 17839160 - 0 = -420
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4353 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103294
MEM[01103294] <= 00u
flags now [32m 0---S--[0m

[33m 4354 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103295
1 cycles
put_reg (r15) = 01103295
flags now [32m 0---S--[0m
[36mREGS:  r15 01103294:01103295[0m

[33m 4355 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4358 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103295
0x1 + 0x1103295 + 0x0 = 0x1103296
1 + 17838741 + 0 = 17838742
flags now [32m 0------[0m
put_reg (r14) = 01103296
1 cycles
[36mREGS:  r14 01103295:01103296  psw 0----S--:0-------[0m

[33m 4359 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103295
0x1103295 - 0x1103438 - 0x0 = 0xfffffffffffffe5d
17838741 - 17839160 - 0 = -419
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4360 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103295
MEM[01103295] <= 00u
flags now [32m 0---S--[0m

[33m 4361 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103296
1 cycles
put_reg (r15) = 01103296
flags now [32m 0---S--[0m
[36mREGS:  r15 01103295:01103296[0m

[33m 4362 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4365 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103296
0x1 + 0x1103296 + 0x0 = 0x1103297
1 + 17838742 + 0 = 17838743
flags now [32m 0------[0m
put_reg (r14) = 01103297
1 cycles
[36mREGS:  r14 01103296:01103297  psw 0----S--:0-------[0m

[33m 4366 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103296
0x1103296 - 0x1103438 - 0x0 = 0xfffffffffffffe5e
17838742 - 17839160 - 0 = -418
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4367 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103296
MEM[01103296] <= 00u
flags now [32m 0---S--[0m

[33m 4368 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103297
1 cycles
put_reg (r15) = 01103297
flags now [32m 0---S--[0m
[36mREGS:  r15 01103296:01103297[0m

[33m 4369 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4372 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103297
0x1 + 0x1103297 + 0x0 = 0x1103298
1 + 17838743 + 0 = 17838744
flags now [32m 0------[0m
put_reg (r14) = 01103298
1 cycles
[36mREGS:  r14 01103297:01103298  psw 0----S--:0-------[0m

[33m 4373 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103297
0x1103297 - 0x1103438 - 0x0 = 0xfffffffffffffe5f
17838743 - 17839160 - 0 = -417
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4374 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103297
MEM[01103297] <= 00u
flags now [32m 0---S--[0m

[33m 4375 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103298
1 cycles
put_reg (r15) = 01103298
flags now [32m 0---S--[0m
[36mREGS:  r15 01103297:01103298[0m

[33m 4376 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4379 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103298
0x1 + 0x1103298 + 0x0 = 0x1103299
1 + 17838744 + 0 = 17838745
flags now [32m 0------[0m
put_reg (r14) = 01103299
1 cycles
[36mREGS:  r14 01103298:01103299  psw 0----S--:0-------[0m

[33m 4380 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103298
0x1103298 - 0x1103438 - 0x0 = 0xfffffffffffffe60
17838744 - 17839160 - 0 = -416
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4381 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103298
MEM[01103298] <= 00u
flags now [32m 0---S--[0m

[33m 4382 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103299
1 cycles
put_reg (r15) = 01103299
flags now [32m 0---S--[0m
[36mREGS:  r15 01103298:01103299[0m

[33m 4383 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4386 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103299
0x1 + 0x1103299 + 0x0 = 0x110329a
1 + 17838745 + 0 = 17838746
flags now [32m 0------[0m
put_reg (r14) = 0110329a
1 cycles
[36mREGS:  r14 01103299:0110329a  psw 0----S--:0-------[0m

[33m 4387 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103299
0x1103299 - 0x1103438 - 0x0 = 0xfffffffffffffe61
17838745 - 17839160 - 0 = -415
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4388 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103299
MEM[01103299] <= 00u
flags now [32m 0---S--[0m

[33m 4389 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110329a
1 cycles
put_reg (r15) = 0110329a
flags now [32m 0---S--[0m
[36mREGS:  r15 01103299:0110329a[0m

[33m 4390 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4393 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110329a
0x1 + 0x110329a + 0x0 = 0x110329b
1 + 17838746 + 0 = 17838747
flags now [32m 0------[0m
put_reg (r14) = 0110329b
1 cycles
[36mREGS:  r14 0110329a:0110329b  psw 0----S--:0-------[0m

[33m 4394 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110329a
0x110329a - 0x1103438 - 0x0 = 0xfffffffffffffe62
17838746 - 17839160 - 0 = -414
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4395 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110329a
MEM[0110329a] <= 00u
flags now [32m 0---S--[0m

[33m 4396 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110329b
1 cycles
put_reg (r15) = 0110329b
flags now [32m 0---S--[0m
[36mREGS:  r15 0110329a:0110329b[0m

[33m 4397 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4400 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110329b
0x1 + 0x110329b + 0x0 = 0x110329c
1 + 17838747 + 0 = 17838748
flags now [32m 0------[0m
put_reg (r14) = 0110329c
1 cycles
[36mREGS:  r14 0110329b:0110329c  psw 0----S--:0-------[0m

[33m 4401 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110329b
0x110329b - 0x1103438 - 0x0 = 0xfffffffffffffe63
17838747 - 17839160 - 0 = -413
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4402 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110329b
MEM[0110329b] <= 00u
flags now [32m 0---S--[0m

[33m 4403 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110329c
1 cycles
put_reg (r15) = 0110329c
flags now [32m 0---S--[0m
[36mREGS:  r15 0110329b:0110329c[0m

[33m 4404 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4407 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110329c
0x1 + 0x110329c + 0x0 = 0x110329d
1 + 17838748 + 0 = 17838749
flags now [32m 0------[0m
put_reg (r14) = 0110329d
1 cycles
[36mREGS:  r14 0110329c:0110329d  psw 0----S--:0-------[0m

[33m 4408 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110329c
0x110329c - 0x1103438 - 0x0 = 0xfffffffffffffe64
17838748 - 17839160 - 0 = -412
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4409 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110329c
MEM[0110329c] <= 00u
flags now [32m 0---S--[0m

[33m 4410 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110329d
1 cycles
put_reg (r15) = 0110329d
flags now [32m 0---S--[0m
[36mREGS:  r15 0110329c:0110329d[0m

[33m 4411 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4414 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110329d
0x1 + 0x110329d + 0x0 = 0x110329e
1 + 17838749 + 0 = 17838750
flags now [32m 0------[0m
put_reg (r14) = 0110329e
1 cycles
[36mREGS:  r14 0110329d:0110329e  psw 0----S--:0-------[0m

[33m 4415 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110329d
0x110329d - 0x1103438 - 0x0 = 0xfffffffffffffe65
17838749 - 17839160 - 0 = -411
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4416 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110329d
MEM[0110329d] <= 00u
flags now [32m 0---S--[0m

[33m 4417 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110329e
1 cycles
put_reg (r15) = 0110329e
flags now [32m 0---S--[0m
[36mREGS:  r15 0110329d:0110329e[0m

[33m 4418 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4421 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110329e
0x1 + 0x110329e + 0x0 = 0x110329f
1 + 17838750 + 0 = 17838751
flags now [32m 0------[0m
put_reg (r14) = 0110329f
1 cycles
[36mREGS:  r14 0110329e:0110329f  psw 0----S--:0-------[0m

[33m 4422 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110329e
0x110329e - 0x1103438 - 0x0 = 0xfffffffffffffe66
17838750 - 17839160 - 0 = -410
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4423 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110329e
MEM[0110329e] <= 00u
flags now [32m 0---S--[0m

[33m 4424 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110329f
1 cycles
put_reg (r15) = 0110329f
flags now [32m 0---S--[0m
[36mREGS:  r15 0110329e:0110329f[0m

[33m 4425 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4428 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110329f
0x1 + 0x110329f + 0x0 = 0x11032a0
1 + 17838751 + 0 = 17838752
flags now [32m 0------[0m
put_reg (r14) = 011032a0
1 cycles
[36mREGS:  r14 0110329f:011032a0  psw 0----S--:0-------[0m

[33m 4429 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110329f
0x110329f - 0x1103438 - 0x0 = 0xfffffffffffffe67
17838751 - 17839160 - 0 = -409
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4430 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110329f
MEM[0110329f] <= 00u
flags now [32m 0---S--[0m

[33m 4431 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032a0
1 cycles
put_reg (r15) = 011032a0
flags now [32m 0---S--[0m
[36mREGS:  r15 0110329f:011032a0[0m

[33m 4432 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4435 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032a0
0x1 + 0x11032a0 + 0x0 = 0x11032a1
1 + 17838752 + 0 = 17838753
flags now [32m 0------[0m
put_reg (r14) = 011032a1
1 cycles
[36mREGS:  r14 011032a0:011032a1  psw 0----S--:0-------[0m

[33m 4436 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032a0
0x11032a0 - 0x1103438 - 0x0 = 0xfffffffffffffe68
17838752 - 17839160 - 0 = -408
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4437 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032a0
MEM[011032a0] <= 00u
flags now [32m 0---S--[0m

[33m 4438 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032a1
1 cycles
put_reg (r15) = 011032a1
flags now [32m 0---S--[0m
[36mREGS:  r15 011032a0:011032a1[0m

[33m 4439 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4442 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032a1
0x1 + 0x11032a1 + 0x0 = 0x11032a2
1 + 17838753 + 0 = 17838754
flags now [32m 0------[0m
put_reg (r14) = 011032a2
1 cycles
[36mREGS:  r14 011032a1:011032a2  psw 0----S--:0-------[0m

[33m 4443 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032a1
0x11032a1 - 0x1103438 - 0x0 = 0xfffffffffffffe69
17838753 - 17839160 - 0 = -407
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4444 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032a1
MEM[011032a1] <= 00u
flags now [32m 0---S--[0m

[33m 4445 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032a2
1 cycles
put_reg (r15) = 011032a2
flags now [32m 0---S--[0m
[36mREGS:  r15 011032a1:011032a2[0m

[33m 4446 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4449 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032a2
0x1 + 0x11032a2 + 0x0 = 0x11032a3
1 + 17838754 + 0 = 17838755
flags now [32m 0------[0m
put_reg (r14) = 011032a3
1 cycles
[36mREGS:  r14 011032a2:011032a3  psw 0----S--:0-------[0m

[33m 4450 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032a2
0x11032a2 - 0x1103438 - 0x0 = 0xfffffffffffffe6a
17838754 - 17839160 - 0 = -406
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4451 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032a2
MEM[011032a2] <= 00u
flags now [32m 0---S--[0m

[33m 4452 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032a3
1 cycles
put_reg (r15) = 011032a3
flags now [32m 0---S--[0m
[36mREGS:  r15 011032a2:011032a3[0m

[33m 4453 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4456 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032a3
0x1 + 0x11032a3 + 0x0 = 0x11032a4
1 + 17838755 + 0 = 17838756
flags now [32m 0------[0m
put_reg (r14) = 011032a4
1 cycles
[36mREGS:  r14 011032a3:011032a4  psw 0----S--:0-------[0m

[33m 4457 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032a3
0x11032a3 - 0x1103438 - 0x0 = 0xfffffffffffffe6b
17838755 - 17839160 - 0 = -405
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4458 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032a3
MEM[011032a3] <= 00u
flags now [32m 0---S--[0m

[33m 4459 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032a4
1 cycles
put_reg (r15) = 011032a4
flags now [32m 0---S--[0m
[36mREGS:  r15 011032a3:011032a4[0m

[33m 4460 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4463 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032a4
0x1 + 0x11032a4 + 0x0 = 0x11032a5
1 + 17838756 + 0 = 17838757
flags now [32m 0------[0m
put_reg (r14) = 011032a5
1 cycles
[36mREGS:  r14 011032a4:011032a5  psw 0----S--:0-------[0m

[33m 4464 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032a4
0x11032a4 - 0x1103438 - 0x0 = 0xfffffffffffffe6c
17838756 - 17839160 - 0 = -404
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4465 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032a4
MEM[011032a4] <= 00u
flags now [32m 0---S--[0m

[33m 4466 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032a5
1 cycles
put_reg (r15) = 011032a5
flags now [32m 0---S--[0m
[36mREGS:  r15 011032a4:011032a5[0m

[33m 4467 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4470 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032a5
0x1 + 0x11032a5 + 0x0 = 0x11032a6
1 + 17838757 + 0 = 17838758
flags now [32m 0------[0m
put_reg (r14) = 011032a6
1 cycles
[36mREGS:  r14 011032a5:011032a6  psw 0----S--:0-------[0m

[33m 4471 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032a5
0x11032a5 - 0x1103438 - 0x0 = 0xfffffffffffffe6d
17838757 - 17839160 - 0 = -403
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4472 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032a5
MEM[011032a5] <= 00u
flags now [32m 0---S--[0m

[33m 4473 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032a6
1 cycles
put_reg (r15) = 011032a6
flags now [32m 0---S--[0m
[36mREGS:  r15 011032a5:011032a6[0m

[33m 4474 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4477 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032a6
0x1 + 0x11032a6 + 0x0 = 0x11032a7
1 + 17838758 + 0 = 17838759
flags now [32m 0------[0m
put_reg (r14) = 011032a7
1 cycles
[36mREGS:  r14 011032a6:011032a7  psw 0----S--:0-------[0m

[33m 4478 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032a6
0x11032a6 - 0x1103438 - 0x0 = 0xfffffffffffffe6e
17838758 - 17839160 - 0 = -402
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4479 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032a6
MEM[011032a6] <= 00u
flags now [32m 0---S--[0m

[33m 4480 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032a7
1 cycles
put_reg (r15) = 011032a7
flags now [32m 0---S--[0m
[36mREGS:  r15 011032a6:011032a7[0m

[33m 4481 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4484 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032a7
0x1 + 0x11032a7 + 0x0 = 0x11032a8
1 + 17838759 + 0 = 17838760
flags now [32m 0------[0m
put_reg (r14) = 011032a8
1 cycles
[36mREGS:  r14 011032a7:011032a8  psw 0----S--:0-------[0m

[33m 4485 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032a7
0x11032a7 - 0x1103438 - 0x0 = 0xfffffffffffffe6f
17838759 - 17839160 - 0 = -401
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4486 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032a7
MEM[011032a7] <= 00u
flags now [32m 0---S--[0m

[33m 4487 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032a8
1 cycles
put_reg (r15) = 011032a8
flags now [32m 0---S--[0m
[36mREGS:  r15 011032a7:011032a8[0m

[33m 4488 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4491 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032a8
0x1 + 0x11032a8 + 0x0 = 0x11032a9
1 + 17838760 + 0 = 17838761
flags now [32m 0------[0m
put_reg (r14) = 011032a9
1 cycles
[36mREGS:  r14 011032a8:011032a9  psw 0----S--:0-------[0m

[33m 4492 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032a8
0x11032a8 - 0x1103438 - 0x0 = 0xfffffffffffffe70
17838760 - 17839160 - 0 = -400
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4493 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032a8
MEM[011032a8] <= 00u
flags now [32m 0---S--[0m

[33m 4494 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032a9
1 cycles
put_reg (r15) = 011032a9
flags now [32m 0---S--[0m
[36mREGS:  r15 011032a8:011032a9[0m

[33m 4495 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4498 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032a9
0x1 + 0x11032a9 + 0x0 = 0x11032aa
1 + 17838761 + 0 = 17838762
flags now [32m 0------[0m
put_reg (r14) = 011032aa
1 cycles
[36mREGS:  r14 011032a9:011032aa  psw 0----S--:0-------[0m

[33m 4499 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032a9
0x11032a9 - 0x1103438 - 0x0 = 0xfffffffffffffe71
17838761 - 17839160 - 0 = -399
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4500 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032a9
MEM[011032a9] <= 00u
flags now [32m 0---S--[0m

[33m 4501 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032aa
1 cycles
put_reg (r15) = 011032aa
flags now [32m 0---S--[0m
[36mREGS:  r15 011032a9:011032aa[0m

[33m 4502 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4505 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032aa
0x1 + 0x11032aa + 0x0 = 0x11032ab
1 + 17838762 + 0 = 17838763
flags now [32m 0------[0m
put_reg (r14) = 011032ab
1 cycles
[36mREGS:  r14 011032aa:011032ab  psw 0----S--:0-------[0m

[33m 4506 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032aa
0x11032aa - 0x1103438 - 0x0 = 0xfffffffffffffe72
17838762 - 17839160 - 0 = -398
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4507 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032aa
MEM[011032aa] <= 00u
flags now [32m 0---S--[0m

[33m 4508 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032ab
1 cycles
put_reg (r15) = 011032ab
flags now [32m 0---S--[0m
[36mREGS:  r15 011032aa:011032ab[0m

[33m 4509 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4512 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032ab
0x1 + 0x11032ab + 0x0 = 0x11032ac
1 + 17838763 + 0 = 17838764
flags now [32m 0------[0m
put_reg (r14) = 011032ac
1 cycles
[36mREGS:  r14 011032ab:011032ac  psw 0----S--:0-------[0m

[33m 4513 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032ab
0x11032ab - 0x1103438 - 0x0 = 0xfffffffffffffe73
17838763 - 17839160 - 0 = -397
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4514 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032ab
MEM[011032ab] <= 00u
flags now [32m 0---S--[0m

[33m 4515 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032ac
1 cycles
put_reg (r15) = 011032ac
flags now [32m 0---S--[0m
[36mREGS:  r15 011032ab:011032ac[0m

[33m 4516 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4519 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032ac
0x1 + 0x11032ac + 0x0 = 0x11032ad
1 + 17838764 + 0 = 17838765
flags now [32m 0------[0m
put_reg (r14) = 011032ad
1 cycles
[36mREGS:  r14 011032ac:011032ad  psw 0----S--:0-------[0m

[33m 4520 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032ac
0x11032ac - 0x1103438 - 0x0 = 0xfffffffffffffe74
17838764 - 17839160 - 0 = -396
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4521 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032ac
MEM[011032ac] <= 00u
flags now [32m 0---S--[0m

[33m 4522 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032ad
1 cycles
put_reg (r15) = 011032ad
flags now [32m 0---S--[0m
[36mREGS:  r15 011032ac:011032ad[0m

[33m 4523 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4526 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032ad
0x1 + 0x11032ad + 0x0 = 0x11032ae
1 + 17838765 + 0 = 17838766
flags now [32m 0------[0m
put_reg (r14) = 011032ae
1 cycles
[36mREGS:  r14 011032ad:011032ae  psw 0----S--:0-------[0m

[33m 4527 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032ad
0x11032ad - 0x1103438 - 0x0 = 0xfffffffffffffe75
17838765 - 17839160 - 0 = -395
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4528 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032ad
MEM[011032ad] <= 00u
flags now [32m 0---S--[0m

[33m 4529 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032ae
1 cycles
put_reg (r15) = 011032ae
flags now [32m 0---S--[0m
[36mREGS:  r15 011032ad:011032ae[0m

[33m 4530 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4533 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032ae
0x1 + 0x11032ae + 0x0 = 0x11032af
1 + 17838766 + 0 = 17838767
flags now [32m 0------[0m
put_reg (r14) = 011032af
1 cycles
[36mREGS:  r14 011032ae:011032af  psw 0----S--:0-------[0m

[33m 4534 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032ae
0x11032ae - 0x1103438 - 0x0 = 0xfffffffffffffe76
17838766 - 17839160 - 0 = -394
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4535 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032ae
MEM[011032ae] <= 00u
flags now [32m 0---S--[0m

[33m 4536 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032af
1 cycles
put_reg (r15) = 011032af
flags now [32m 0---S--[0m
[36mREGS:  r15 011032ae:011032af[0m

[33m 4537 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4540 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032af
0x1 + 0x11032af + 0x0 = 0x11032b0
1 + 17838767 + 0 = 17838768
flags now [32m 0------[0m
put_reg (r14) = 011032b0
1 cycles
[36mREGS:  r14 011032af:011032b0  psw 0----S--:0-------[0m

[33m 4541 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032af
0x11032af - 0x1103438 - 0x0 = 0xfffffffffffffe77
17838767 - 17839160 - 0 = -393
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4542 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032af
MEM[011032af] <= 00u
flags now [32m 0---S--[0m

[33m 4543 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032b0
1 cycles
put_reg (r15) = 011032b0
flags now [32m 0---S--[0m
[36mREGS:  r15 011032af:011032b0[0m

[33m 4544 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4547 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032b0
0x1 + 0x11032b0 + 0x0 = 0x11032b1
1 + 17838768 + 0 = 17838769
flags now [32m 0------[0m
put_reg (r14) = 011032b1
1 cycles
[36mREGS:  r14 011032b0:011032b1  psw 0----S--:0-------[0m

[33m 4548 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032b0
0x11032b0 - 0x1103438 - 0x0 = 0xfffffffffffffe78
17838768 - 17839160 - 0 = -392
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4549 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032b0
MEM[011032b0] <= 00u
flags now [32m 0---S--[0m

[33m 4550 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032b1
1 cycles
put_reg (r15) = 011032b1
flags now [32m 0---S--[0m
[36mREGS:  r15 011032b0:011032b1[0m

[33m 4551 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4554 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032b1
0x1 + 0x11032b1 + 0x0 = 0x11032b2
1 + 17838769 + 0 = 17838770
flags now [32m 0------[0m
put_reg (r14) = 011032b2
1 cycles
[36mREGS:  r14 011032b1:011032b2  psw 0----S--:0-------[0m

[33m 4555 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032b1
0x11032b1 - 0x1103438 - 0x0 = 0xfffffffffffffe79
17838769 - 17839160 - 0 = -391
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4556 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032b1
MEM[011032b1] <= 00u
flags now [32m 0---S--[0m

[33m 4557 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032b2
1 cycles
put_reg (r15) = 011032b2
flags now [32m 0---S--[0m
[36mREGS:  r15 011032b1:011032b2[0m

[33m 4558 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4561 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032b2
0x1 + 0x11032b2 + 0x0 = 0x11032b3
1 + 17838770 + 0 = 17838771
flags now [32m 0------[0m
put_reg (r14) = 011032b3
1 cycles
[36mREGS:  r14 011032b2:011032b3  psw 0----S--:0-------[0m

[33m 4562 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032b2
0x11032b2 - 0x1103438 - 0x0 = 0xfffffffffffffe7a
17838770 - 17839160 - 0 = -390
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4563 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032b2
MEM[011032b2] <= 00u
flags now [32m 0---S--[0m

[33m 4564 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032b3
1 cycles
put_reg (r15) = 011032b3
flags now [32m 0---S--[0m
[36mREGS:  r15 011032b2:011032b3[0m

[33m 4565 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4568 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032b3
0x1 + 0x11032b3 + 0x0 = 0x11032b4
1 + 17838771 + 0 = 17838772
flags now [32m 0------[0m
put_reg (r14) = 011032b4
1 cycles
[36mREGS:  r14 011032b3:011032b4  psw 0----S--:0-------[0m

[33m 4569 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032b3
0x11032b3 - 0x1103438 - 0x0 = 0xfffffffffffffe7b
17838771 - 17839160 - 0 = -389
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4570 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032b3
MEM[011032b3] <= 00u
flags now [32m 0---S--[0m

[33m 4571 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032b4
1 cycles
put_reg (r15) = 011032b4
flags now [32m 0---S--[0m
[36mREGS:  r15 011032b3:011032b4[0m

[33m 4572 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4575 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032b4
0x1 + 0x11032b4 + 0x0 = 0x11032b5
1 + 17838772 + 0 = 17838773
flags now [32m 0------[0m
put_reg (r14) = 011032b5
1 cycles
[36mREGS:  r14 011032b4:011032b5  psw 0----S--:0-------[0m

[33m 4576 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032b4
0x11032b4 - 0x1103438 - 0x0 = 0xfffffffffffffe7c
17838772 - 17839160 - 0 = -388
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4577 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032b4
MEM[011032b4] <= 00u
flags now [32m 0---S--[0m

[33m 4578 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032b5
1 cycles
put_reg (r15) = 011032b5
flags now [32m 0---S--[0m
[36mREGS:  r15 011032b4:011032b5[0m

[33m 4579 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4582 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032b5
0x1 + 0x11032b5 + 0x0 = 0x11032b6
1 + 17838773 + 0 = 17838774
flags now [32m 0------[0m
put_reg (r14) = 011032b6
1 cycles
[36mREGS:  r14 011032b5:011032b6  psw 0----S--:0-------[0m

[33m 4583 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032b5
0x11032b5 - 0x1103438 - 0x0 = 0xfffffffffffffe7d
17838773 - 17839160 - 0 = -387
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4584 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032b5
MEM[011032b5] <= 00u
flags now [32m 0---S--[0m

[33m 4585 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032b6
1 cycles
put_reg (r15) = 011032b6
flags now [32m 0---S--[0m
[36mREGS:  r15 011032b5:011032b6[0m

[33m 4586 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4589 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032b6
0x1 + 0x11032b6 + 0x0 = 0x11032b7
1 + 17838774 + 0 = 17838775
flags now [32m 0------[0m
put_reg (r14) = 011032b7
1 cycles
[36mREGS:  r14 011032b6:011032b7  psw 0----S--:0-------[0m

[33m 4590 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032b6
0x11032b6 - 0x1103438 - 0x0 = 0xfffffffffffffe7e
17838774 - 17839160 - 0 = -386
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4591 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032b6
MEM[011032b6] <= 00u
flags now [32m 0---S--[0m

[33m 4592 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032b7
1 cycles
put_reg (r15) = 011032b7
flags now [32m 0---S--[0m
[36mREGS:  r15 011032b6:011032b7[0m

[33m 4593 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4596 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032b7
0x1 + 0x11032b7 + 0x0 = 0x11032b8
1 + 17838775 + 0 = 17838776
flags now [32m 0------[0m
put_reg (r14) = 011032b8
1 cycles
[36mREGS:  r14 011032b7:011032b8  psw 0----S--:0-------[0m

[33m 4597 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032b7
0x11032b7 - 0x1103438 - 0x0 = 0xfffffffffffffe7f
17838775 - 17839160 - 0 = -385
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4598 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032b7
MEM[011032b7] <= 00u
flags now [32m 0---S--[0m

[33m 4599 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032b8
1 cycles
put_reg (r15) = 011032b8
flags now [32m 0---S--[0m
[36mREGS:  r15 011032b7:011032b8[0m

[33m 4600 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4603 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032b8
0x1 + 0x11032b8 + 0x0 = 0x11032b9
1 + 17838776 + 0 = 17838777
flags now [32m 0------[0m
put_reg (r14) = 011032b9
1 cycles
[36mREGS:  r14 011032b8:011032b9  psw 0----S--:0-------[0m

[33m 4604 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032b8
0x11032b8 - 0x1103438 - 0x0 = 0xfffffffffffffe80
17838776 - 17839160 - 0 = -384
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4605 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032b8
MEM[011032b8] <= 00u
flags now [32m 0---S--[0m

[33m 4606 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032b9
1 cycles
put_reg (r15) = 011032b9
flags now [32m 0---S--[0m
[36mREGS:  r15 011032b8:011032b9[0m

[33m 4607 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4610 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032b9
0x1 + 0x11032b9 + 0x0 = 0x11032ba
1 + 17838777 + 0 = 17838778
flags now [32m 0------[0m
put_reg (r14) = 011032ba
1 cycles
[36mREGS:  r14 011032b9:011032ba  psw 0----S--:0-------[0m

[33m 4611 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032b9
0x11032b9 - 0x1103438 - 0x0 = 0xfffffffffffffe81
17838777 - 17839160 - 0 = -383
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4612 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032b9
MEM[011032b9] <= 00u
flags now [32m 0---S--[0m

[33m 4613 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032ba
1 cycles
put_reg (r15) = 011032ba
flags now [32m 0---S--[0m
[36mREGS:  r15 011032b9:011032ba[0m

[33m 4614 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4617 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032ba
0x1 + 0x11032ba + 0x0 = 0x11032bb
1 + 17838778 + 0 = 17838779
flags now [32m 0------[0m
put_reg (r14) = 011032bb
1 cycles
[36mREGS:  r14 011032ba:011032bb  psw 0----S--:0-------[0m

[33m 4618 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032ba
0x11032ba - 0x1103438 - 0x0 = 0xfffffffffffffe82
17838778 - 17839160 - 0 = -382
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4619 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032ba
MEM[011032ba] <= 00u
flags now [32m 0---S--[0m

[33m 4620 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032bb
1 cycles
put_reg (r15) = 011032bb
flags now [32m 0---S--[0m
[36mREGS:  r15 011032ba:011032bb[0m

[33m 4621 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4624 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032bb
0x1 + 0x11032bb + 0x0 = 0x11032bc
1 + 17838779 + 0 = 17838780
flags now [32m 0------[0m
put_reg (r14) = 011032bc
1 cycles
[36mREGS:  r14 011032bb:011032bc  psw 0----S--:0-------[0m

[33m 4625 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032bb
0x11032bb - 0x1103438 - 0x0 = 0xfffffffffffffe83
17838779 - 17839160 - 0 = -381
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4626 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032bb
MEM[011032bb] <= 00u
flags now [32m 0---S--[0m

[33m 4627 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032bc
1 cycles
put_reg (r15) = 011032bc
flags now [32m 0---S--[0m
[36mREGS:  r15 011032bb:011032bc[0m

[33m 4628 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4631 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032bc
0x1 + 0x11032bc + 0x0 = 0x11032bd
1 + 17838780 + 0 = 17838781
flags now [32m 0------[0m
put_reg (r14) = 011032bd
1 cycles
[36mREGS:  r14 011032bc:011032bd  psw 0----S--:0-------[0m

[33m 4632 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032bc
0x11032bc - 0x1103438 - 0x0 = 0xfffffffffffffe84
17838780 - 17839160 - 0 = -380
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4633 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032bc
MEM[011032bc] <= 00u
flags now [32m 0---S--[0m

[33m 4634 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032bd
1 cycles
put_reg (r15) = 011032bd
flags now [32m 0---S--[0m
[36mREGS:  r15 011032bc:011032bd[0m

[33m 4635 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4638 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032bd
0x1 + 0x11032bd + 0x0 = 0x11032be
1 + 17838781 + 0 = 17838782
flags now [32m 0------[0m
put_reg (r14) = 011032be
1 cycles
[36mREGS:  r14 011032bd:011032be  psw 0----S--:0-------[0m

[33m 4639 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032bd
0x11032bd - 0x1103438 - 0x0 = 0xfffffffffffffe85
17838781 - 17839160 - 0 = -379
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4640 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032bd
MEM[011032bd] <= 00u
flags now [32m 0---S--[0m

[33m 4641 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032be
1 cycles
put_reg (r15) = 011032be
flags now [32m 0---S--[0m
[36mREGS:  r15 011032bd:011032be[0m

[33m 4642 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4645 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032be
0x1 + 0x11032be + 0x0 = 0x11032bf
1 + 17838782 + 0 = 17838783
flags now [32m 0------[0m
put_reg (r14) = 011032bf
1 cycles
[36mREGS:  r14 011032be:011032bf  psw 0----S--:0-------[0m

[33m 4646 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032be
0x11032be - 0x1103438 - 0x0 = 0xfffffffffffffe86
17838782 - 17839160 - 0 = -378
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4647 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032be
MEM[011032be] <= 00u
flags now [32m 0---S--[0m

[33m 4648 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032bf
1 cycles
put_reg (r15) = 011032bf
flags now [32m 0---S--[0m
[36mREGS:  r15 011032be:011032bf[0m

[33m 4649 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4652 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032bf
0x1 + 0x11032bf + 0x0 = 0x11032c0
1 + 17838783 + 0 = 17838784
flags now [32m 0------[0m
put_reg (r14) = 011032c0
1 cycles
[36mREGS:  r14 011032bf:011032c0  psw 0----S--:0-------[0m

[33m 4653 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032bf
0x11032bf - 0x1103438 - 0x0 = 0xfffffffffffffe87
17838783 - 17839160 - 0 = -377
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4654 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032bf
MEM[011032bf] <= 00u
flags now [32m 0---S--[0m

[33m 4655 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032c0
1 cycles
put_reg (r15) = 011032c0
flags now [32m 0---S--[0m
[36mREGS:  r15 011032bf:011032c0[0m

[33m 4656 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4659 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032c0
0x1 + 0x11032c0 + 0x0 = 0x11032c1
1 + 17838784 + 0 = 17838785
flags now [32m 0------[0m
put_reg (r14) = 011032c1
1 cycles
[36mREGS:  r14 011032c0:011032c1  psw 0----S--:0-------[0m

[33m 4660 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032c0
0x11032c0 - 0x1103438 - 0x0 = 0xfffffffffffffe88
17838784 - 17839160 - 0 = -376
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4661 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032c0
MEM[011032c0] <= 00u
flags now [32m 0---S--[0m

[33m 4662 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032c1
1 cycles
put_reg (r15) = 011032c1
flags now [32m 0---S--[0m
[36mREGS:  r15 011032c0:011032c1[0m

[33m 4663 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4666 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032c1
0x1 + 0x11032c1 + 0x0 = 0x11032c2
1 + 17838785 + 0 = 17838786
flags now [32m 0------[0m
put_reg (r14) = 011032c2
1 cycles
[36mREGS:  r14 011032c1:011032c2  psw 0----S--:0-------[0m

[33m 4667 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032c1
0x11032c1 - 0x1103438 - 0x0 = 0xfffffffffffffe89
17838785 - 17839160 - 0 = -375
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4668 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032c1
MEM[011032c1] <= 00u
flags now [32m 0---S--[0m

[33m 4669 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032c2
1 cycles
put_reg (r15) = 011032c2
flags now [32m 0---S--[0m
[36mREGS:  r15 011032c1:011032c2[0m

[33m 4670 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4673 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032c2
0x1 + 0x11032c2 + 0x0 = 0x11032c3
1 + 17838786 + 0 = 17838787
flags now [32m 0------[0m
put_reg (r14) = 011032c3
1 cycles
[36mREGS:  r14 011032c2:011032c3  psw 0----S--:0-------[0m

[33m 4674 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032c2
0x11032c2 - 0x1103438 - 0x0 = 0xfffffffffffffe8a
17838786 - 17839160 - 0 = -374
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4675 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032c2
MEM[011032c2] <= 00u
flags now [32m 0---S--[0m

[33m 4676 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032c3
1 cycles
put_reg (r15) = 011032c3
flags now [32m 0---S--[0m
[36mREGS:  r15 011032c2:011032c3[0m

[33m 4677 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4680 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032c3
0x1 + 0x11032c3 + 0x0 = 0x11032c4
1 + 17838787 + 0 = 17838788
flags now [32m 0------[0m
put_reg (r14) = 011032c4
1 cycles
[36mREGS:  r14 011032c3:011032c4  psw 0----S--:0-------[0m

[33m 4681 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032c3
0x11032c3 - 0x1103438 - 0x0 = 0xfffffffffffffe8b
17838787 - 17839160 - 0 = -373
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4682 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032c3
MEM[011032c3] <= 00u
flags now [32m 0---S--[0m

[33m 4683 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032c4
1 cycles
put_reg (r15) = 011032c4
flags now [32m 0---S--[0m
[36mREGS:  r15 011032c3:011032c4[0m

[33m 4684 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4687 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032c4
0x1 + 0x11032c4 + 0x0 = 0x11032c5
1 + 17838788 + 0 = 17838789
flags now [32m 0------[0m
put_reg (r14) = 011032c5
1 cycles
[36mREGS:  r14 011032c4:011032c5  psw 0----S--:0-------[0m

[33m 4688 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032c4
0x11032c4 - 0x1103438 - 0x0 = 0xfffffffffffffe8c
17838788 - 17839160 - 0 = -372
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4689 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032c4
MEM[011032c4] <= 00u
flags now [32m 0---S--[0m

[33m 4690 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032c5
1 cycles
put_reg (r15) = 011032c5
flags now [32m 0---S--[0m
[36mREGS:  r15 011032c4:011032c5[0m

[33m 4691 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4694 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032c5
0x1 + 0x11032c5 + 0x0 = 0x11032c6
1 + 17838789 + 0 = 17838790
flags now [32m 0------[0m
put_reg (r14) = 011032c6
1 cycles
[36mREGS:  r14 011032c5:011032c6  psw 0----S--:0-------[0m

[33m 4695 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032c5
0x11032c5 - 0x1103438 - 0x0 = 0xfffffffffffffe8d
17838789 - 17839160 - 0 = -371
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4696 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032c5
MEM[011032c5] <= 00u
flags now [32m 0---S--[0m

[33m 4697 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032c6
1 cycles
put_reg (r15) = 011032c6
flags now [32m 0---S--[0m
[36mREGS:  r15 011032c5:011032c6[0m

[33m 4698 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4701 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032c6
0x1 + 0x11032c6 + 0x0 = 0x11032c7
1 + 17838790 + 0 = 17838791
flags now [32m 0------[0m
put_reg (r14) = 011032c7
1 cycles
[36mREGS:  r14 011032c6:011032c7  psw 0----S--:0-------[0m

[33m 4702 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032c6
0x11032c6 - 0x1103438 - 0x0 = 0xfffffffffffffe8e
17838790 - 17839160 - 0 = -370
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4703 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032c6
MEM[011032c6] <= 00u
flags now [32m 0---S--[0m

[33m 4704 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032c7
1 cycles
put_reg (r15) = 011032c7
flags now [32m 0---S--[0m
[36mREGS:  r15 011032c6:011032c7[0m

[33m 4705 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4708 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032c7
0x1 + 0x11032c7 + 0x0 = 0x11032c8
1 + 17838791 + 0 = 17838792
flags now [32m 0------[0m
put_reg (r14) = 011032c8
1 cycles
[36mREGS:  r14 011032c7:011032c8  psw 0----S--:0-------[0m

[33m 4709 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032c7
0x11032c7 - 0x1103438 - 0x0 = 0xfffffffffffffe8f
17838791 - 17839160 - 0 = -369
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4710 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032c7
MEM[011032c7] <= 00u
flags now [32m 0---S--[0m

[33m 4711 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032c8
1 cycles
put_reg (r15) = 011032c8
flags now [32m 0---S--[0m
[36mREGS:  r15 011032c7:011032c8[0m

[33m 4712 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4715 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032c8
0x1 + 0x11032c8 + 0x0 = 0x11032c9
1 + 17838792 + 0 = 17838793
flags now [32m 0------[0m
put_reg (r14) = 011032c9
1 cycles
[36mREGS:  r14 011032c8:011032c9  psw 0----S--:0-------[0m

[33m 4716 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032c8
0x11032c8 - 0x1103438 - 0x0 = 0xfffffffffffffe90
17838792 - 17839160 - 0 = -368
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4717 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032c8
MEM[011032c8] <= 00u
flags now [32m 0---S--[0m

[33m 4718 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032c9
1 cycles
put_reg (r15) = 011032c9
flags now [32m 0---S--[0m
[36mREGS:  r15 011032c8:011032c9[0m

[33m 4719 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4722 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032c9
0x1 + 0x11032c9 + 0x0 = 0x11032ca
1 + 17838793 + 0 = 17838794
flags now [32m 0------[0m
put_reg (r14) = 011032ca
1 cycles
[36mREGS:  r14 011032c9:011032ca  psw 0----S--:0-------[0m

[33m 4723 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032c9
0x11032c9 - 0x1103438 - 0x0 = 0xfffffffffffffe91
17838793 - 17839160 - 0 = -367
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4724 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032c9
MEM[011032c9] <= 00u
flags now [32m 0---S--[0m

[33m 4725 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032ca
1 cycles
put_reg (r15) = 011032ca
flags now [32m 0---S--[0m
[36mREGS:  r15 011032c9:011032ca[0m

[33m 4726 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4729 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032ca
0x1 + 0x11032ca + 0x0 = 0x11032cb
1 + 17838794 + 0 = 17838795
flags now [32m 0------[0m
put_reg (r14) = 011032cb
1 cycles
[36mREGS:  r14 011032ca:011032cb  psw 0----S--:0-------[0m

[33m 4730 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032ca
0x11032ca - 0x1103438 - 0x0 = 0xfffffffffffffe92
17838794 - 17839160 - 0 = -366
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4731 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032ca
MEM[011032ca] <= 00u
flags now [32m 0---S--[0m

[33m 4732 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032cb
1 cycles
put_reg (r15) = 011032cb
flags now [32m 0---S--[0m
[36mREGS:  r15 011032ca:011032cb[0m

[33m 4733 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4736 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032cb
0x1 + 0x11032cb + 0x0 = 0x11032cc
1 + 17838795 + 0 = 17838796
flags now [32m 0------[0m
put_reg (r14) = 011032cc
1 cycles
[36mREGS:  r14 011032cb:011032cc  psw 0----S--:0-------[0m

[33m 4737 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032cb
0x11032cb - 0x1103438 - 0x0 = 0xfffffffffffffe93
17838795 - 17839160 - 0 = -365
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4738 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032cb
MEM[011032cb] <= 00u
flags now [32m 0---S--[0m

[33m 4739 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032cc
1 cycles
put_reg (r15) = 011032cc
flags now [32m 0---S--[0m
[36mREGS:  r15 011032cb:011032cc[0m

[33m 4740 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4743 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032cc
0x1 + 0x11032cc + 0x0 = 0x11032cd
1 + 17838796 + 0 = 17838797
flags now [32m 0------[0m
put_reg (r14) = 011032cd
1 cycles
[36mREGS:  r14 011032cc:011032cd  psw 0----S--:0-------[0m

[33m 4744 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032cc
0x11032cc - 0x1103438 - 0x0 = 0xfffffffffffffe94
17838796 - 17839160 - 0 = -364
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4745 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032cc
MEM[011032cc] <= 00u
flags now [32m 0---S--[0m

[33m 4746 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032cd
1 cycles
put_reg (r15) = 011032cd
flags now [32m 0---S--[0m
[36mREGS:  r15 011032cc:011032cd[0m

[33m 4747 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4750 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032cd
0x1 + 0x11032cd + 0x0 = 0x11032ce
1 + 17838797 + 0 = 17838798
flags now [32m 0------[0m
put_reg (r14) = 011032ce
1 cycles
[36mREGS:  r14 011032cd:011032ce  psw 0----S--:0-------[0m

[33m 4751 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032cd
0x11032cd - 0x1103438 - 0x0 = 0xfffffffffffffe95
17838797 - 17839160 - 0 = -363
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4752 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032cd
MEM[011032cd] <= 00u
flags now [32m 0---S--[0m

[33m 4753 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032ce
1 cycles
put_reg (r15) = 011032ce
flags now [32m 0---S--[0m
[36mREGS:  r15 011032cd:011032ce[0m

[33m 4754 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4757 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032ce
0x1 + 0x11032ce + 0x0 = 0x11032cf
1 + 17838798 + 0 = 17838799
flags now [32m 0------[0m
put_reg (r14) = 011032cf
1 cycles
[36mREGS:  r14 011032ce:011032cf  psw 0----S--:0-------[0m

[33m 4758 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032ce
0x11032ce - 0x1103438 - 0x0 = 0xfffffffffffffe96
17838798 - 17839160 - 0 = -362
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4759 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032ce
MEM[011032ce] <= 00u
flags now [32m 0---S--[0m

[33m 4760 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032cf
1 cycles
put_reg (r15) = 011032cf
flags now [32m 0---S--[0m
[36mREGS:  r15 011032ce:011032cf[0m

[33m 4761 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4764 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032cf
0x1 + 0x11032cf + 0x0 = 0x11032d0
1 + 17838799 + 0 = 17838800
flags now [32m 0------[0m
put_reg (r14) = 011032d0
1 cycles
[36mREGS:  r14 011032cf:011032d0  psw 0----S--:0-------[0m

[33m 4765 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032cf
0x11032cf - 0x1103438 - 0x0 = 0xfffffffffffffe97
17838799 - 17839160 - 0 = -361
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4766 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032cf
MEM[011032cf] <= 00u
flags now [32m 0---S--[0m

[33m 4767 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032d0
1 cycles
put_reg (r15) = 011032d0
flags now [32m 0---S--[0m
[36mREGS:  r15 011032cf:011032d0[0m

[33m 4768 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4771 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032d0
0x1 + 0x11032d0 + 0x0 = 0x11032d1
1 + 17838800 + 0 = 17838801
flags now [32m 0------[0m
put_reg (r14) = 011032d1
1 cycles
[36mREGS:  r14 011032d0:011032d1  psw 0----S--:0-------[0m

[33m 4772 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032d0
0x11032d0 - 0x1103438 - 0x0 = 0xfffffffffffffe98
17838800 - 17839160 - 0 = -360
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4773 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032d0
MEM[011032d0] <= 00u
flags now [32m 0---S--[0m

[33m 4774 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032d1
1 cycles
put_reg (r15) = 011032d1
flags now [32m 0---S--[0m
[36mREGS:  r15 011032d0:011032d1[0m

[33m 4775 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4778 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032d1
0x1 + 0x11032d1 + 0x0 = 0x11032d2
1 + 17838801 + 0 = 17838802
flags now [32m 0------[0m
put_reg (r14) = 011032d2
1 cycles
[36mREGS:  r14 011032d1:011032d2  psw 0----S--:0-------[0m

[33m 4779 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032d1
0x11032d1 - 0x1103438 - 0x0 = 0xfffffffffffffe99
17838801 - 17839160 - 0 = -359
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4780 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032d1
MEM[011032d1] <= 00u
flags now [32m 0---S--[0m

[33m 4781 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032d2
1 cycles
put_reg (r15) = 011032d2
flags now [32m 0---S--[0m
[36mREGS:  r15 011032d1:011032d2[0m

[33m 4782 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4785 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032d2
0x1 + 0x11032d2 + 0x0 = 0x11032d3
1 + 17838802 + 0 = 17838803
flags now [32m 0------[0m
put_reg (r14) = 011032d3
1 cycles
[36mREGS:  r14 011032d2:011032d3  psw 0----S--:0-------[0m

[33m 4786 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032d2
0x11032d2 - 0x1103438 - 0x0 = 0xfffffffffffffe9a
17838802 - 17839160 - 0 = -358
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4787 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032d2
MEM[011032d2] <= 00u
flags now [32m 0---S--[0m

[33m 4788 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032d3
1 cycles
put_reg (r15) = 011032d3
flags now [32m 0---S--[0m
[36mREGS:  r15 011032d2:011032d3[0m

[33m 4789 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4792 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032d3
0x1 + 0x11032d3 + 0x0 = 0x11032d4
1 + 17838803 + 0 = 17838804
flags now [32m 0------[0m
put_reg (r14) = 011032d4
1 cycles
[36mREGS:  r14 011032d3:011032d4  psw 0----S--:0-------[0m

[33m 4793 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032d3
0x11032d3 - 0x1103438 - 0x0 = 0xfffffffffffffe9b
17838803 - 17839160 - 0 = -357
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4794 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032d3
MEM[011032d3] <= 00u
flags now [32m 0---S--[0m

[33m 4795 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032d4
1 cycles
put_reg (r15) = 011032d4
flags now [32m 0---S--[0m
[36mREGS:  r15 011032d3:011032d4[0m

[33m 4796 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4799 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032d4
0x1 + 0x11032d4 + 0x0 = 0x11032d5
1 + 17838804 + 0 = 17838805
flags now [32m 0------[0m
put_reg (r14) = 011032d5
1 cycles
[36mREGS:  r14 011032d4:011032d5  psw 0----S--:0-------[0m

[33m 4800 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032d4
0x11032d4 - 0x1103438 - 0x0 = 0xfffffffffffffe9c
17838804 - 17839160 - 0 = -356
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4801 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032d4
MEM[011032d4] <= 00u
flags now [32m 0---S--[0m

[33m 4802 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032d5
1 cycles
put_reg (r15) = 011032d5
flags now [32m 0---S--[0m
[36mREGS:  r15 011032d4:011032d5[0m

[33m 4803 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4806 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032d5
0x1 + 0x11032d5 + 0x0 = 0x11032d6
1 + 17838805 + 0 = 17838806
flags now [32m 0------[0m
put_reg (r14) = 011032d6
1 cycles
[36mREGS:  r14 011032d5:011032d6  psw 0----S--:0-------[0m

[33m 4807 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032d5
0x11032d5 - 0x1103438 - 0x0 = 0xfffffffffffffe9d
17838805 - 17839160 - 0 = -355
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4808 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032d5
MEM[011032d5] <= 00u
flags now [32m 0---S--[0m

[33m 4809 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032d6
1 cycles
put_reg (r15) = 011032d6
flags now [32m 0---S--[0m
[36mREGS:  r15 011032d5:011032d6[0m

[33m 4810 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4813 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032d6
0x1 + 0x11032d6 + 0x0 = 0x11032d7
1 + 17838806 + 0 = 17838807
flags now [32m 0------[0m
put_reg (r14) = 011032d7
1 cycles
[36mREGS:  r14 011032d6:011032d7  psw 0----S--:0-------[0m

[33m 4814 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032d6
0x11032d6 - 0x1103438 - 0x0 = 0xfffffffffffffe9e
17838806 - 17839160 - 0 = -354
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4815 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032d6
MEM[011032d6] <= 00u
flags now [32m 0---S--[0m

[33m 4816 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032d7
1 cycles
put_reg (r15) = 011032d7
flags now [32m 0---S--[0m
[36mREGS:  r15 011032d6:011032d7[0m

[33m 4817 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4820 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032d7
0x1 + 0x11032d7 + 0x0 = 0x11032d8
1 + 17838807 + 0 = 17838808
flags now [32m 0------[0m
put_reg (r14) = 011032d8
1 cycles
[36mREGS:  r14 011032d7:011032d8  psw 0----S--:0-------[0m

[33m 4821 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032d7
0x11032d7 - 0x1103438 - 0x0 = 0xfffffffffffffe9f
17838807 - 17839160 - 0 = -353
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4822 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032d7
MEM[011032d7] <= 00u
flags now [32m 0---S--[0m

[33m 4823 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032d8
1 cycles
put_reg (r15) = 011032d8
flags now [32m 0---S--[0m
[36mREGS:  r15 011032d7:011032d8[0m

[33m 4824 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4827 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032d8
0x1 + 0x11032d8 + 0x0 = 0x11032d9
1 + 17838808 + 0 = 17838809
flags now [32m 0------[0m
put_reg (r14) = 011032d9
1 cycles
[36mREGS:  r14 011032d8:011032d9  psw 0----S--:0-------[0m

[33m 4828 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032d8
0x11032d8 - 0x1103438 - 0x0 = 0xfffffffffffffea0
17838808 - 17839160 - 0 = -352
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4829 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032d8
MEM[011032d8] <= 00u
flags now [32m 0---S--[0m

[33m 4830 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032d9
1 cycles
put_reg (r15) = 011032d9
flags now [32m 0---S--[0m
[36mREGS:  r15 011032d8:011032d9[0m

[33m 4831 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4834 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032d9
0x1 + 0x11032d9 + 0x0 = 0x11032da
1 + 17838809 + 0 = 17838810
flags now [32m 0------[0m
put_reg (r14) = 011032da
1 cycles
[36mREGS:  r14 011032d9:011032da  psw 0----S--:0-------[0m

[33m 4835 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032d9
0x11032d9 - 0x1103438 - 0x0 = 0xfffffffffffffea1
17838809 - 17839160 - 0 = -351
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4836 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032d9
MEM[011032d9] <= 00u
flags now [32m 0---S--[0m

[33m 4837 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032da
1 cycles
put_reg (r15) = 011032da
flags now [32m 0---S--[0m
[36mREGS:  r15 011032d9:011032da[0m

[33m 4838 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4841 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032da
0x1 + 0x11032da + 0x0 = 0x11032db
1 + 17838810 + 0 = 17838811
flags now [32m 0------[0m
put_reg (r14) = 011032db
1 cycles
[36mREGS:  r14 011032da:011032db  psw 0----S--:0-------[0m

[33m 4842 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032da
0x11032da - 0x1103438 - 0x0 = 0xfffffffffffffea2
17838810 - 17839160 - 0 = -350
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4843 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032da
MEM[011032da] <= 00u
flags now [32m 0---S--[0m

[33m 4844 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032db
1 cycles
put_reg (r15) = 011032db
flags now [32m 0---S--[0m
[36mREGS:  r15 011032da:011032db[0m

[33m 4845 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4848 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032db
0x1 + 0x11032db + 0x0 = 0x11032dc
1 + 17838811 + 0 = 17838812
flags now [32m 0------[0m
put_reg (r14) = 011032dc
1 cycles
[36mREGS:  r14 011032db:011032dc  psw 0----S--:0-------[0m

[33m 4849 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032db
0x11032db - 0x1103438 - 0x0 = 0xfffffffffffffea3
17838811 - 17839160 - 0 = -349
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4850 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032db
MEM[011032db] <= 00u
flags now [32m 0---S--[0m

[33m 4851 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032dc
1 cycles
put_reg (r15) = 011032dc
flags now [32m 0---S--[0m
[36mREGS:  r15 011032db:011032dc[0m

[33m 4852 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4855 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032dc
0x1 + 0x11032dc + 0x0 = 0x11032dd
1 + 17838812 + 0 = 17838813
flags now [32m 0------[0m
put_reg (r14) = 011032dd
1 cycles
[36mREGS:  r14 011032dc:011032dd  psw 0----S--:0-------[0m

[33m 4856 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032dc
0x11032dc - 0x1103438 - 0x0 = 0xfffffffffffffea4
17838812 - 17839160 - 0 = -348
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4857 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032dc
MEM[011032dc] <= 00u
flags now [32m 0---S--[0m

[33m 4858 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032dd
1 cycles
put_reg (r15) = 011032dd
flags now [32m 0---S--[0m
[36mREGS:  r15 011032dc:011032dd[0m

[33m 4859 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4862 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032dd
0x1 + 0x11032dd + 0x0 = 0x11032de
1 + 17838813 + 0 = 17838814
flags now [32m 0------[0m
put_reg (r14) = 011032de
1 cycles
[36mREGS:  r14 011032dd:011032de  psw 0----S--:0-------[0m

[33m 4863 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032dd
0x11032dd - 0x1103438 - 0x0 = 0xfffffffffffffea5
17838813 - 17839160 - 0 = -347
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4864 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032dd
MEM[011032dd] <= 00u
flags now [32m 0---S--[0m

[33m 4865 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032de
1 cycles
put_reg (r15) = 011032de
flags now [32m 0---S--[0m
[36mREGS:  r15 011032dd:011032de[0m

[33m 4866 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4869 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032de
0x1 + 0x11032de + 0x0 = 0x11032df
1 + 17838814 + 0 = 17838815
flags now [32m 0------[0m
put_reg (r14) = 011032df
1 cycles
[36mREGS:  r14 011032de:011032df  psw 0----S--:0-------[0m

[33m 4870 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032de
0x11032de - 0x1103438 - 0x0 = 0xfffffffffffffea6
17838814 - 17839160 - 0 = -346
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4871 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032de
MEM[011032de] <= 00u
flags now [32m 0---S--[0m

[33m 4872 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032df
1 cycles
put_reg (r15) = 011032df
flags now [32m 0---S--[0m
[36mREGS:  r15 011032de:011032df[0m

[33m 4873 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4876 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032df
0x1 + 0x11032df + 0x0 = 0x11032e0
1 + 17838815 + 0 = 17838816
flags now [32m 0------[0m
put_reg (r14) = 011032e0
1 cycles
[36mREGS:  r14 011032df:011032e0  psw 0----S--:0-------[0m

[33m 4877 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032df
0x11032df - 0x1103438 - 0x0 = 0xfffffffffffffea7
17838815 - 17839160 - 0 = -345
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4878 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032df
MEM[011032df] <= 00u
flags now [32m 0---S--[0m

[33m 4879 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032e0
1 cycles
put_reg (r15) = 011032e0
flags now [32m 0---S--[0m
[36mREGS:  r15 011032df:011032e0[0m

[33m 4880 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4883 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032e0
0x1 + 0x11032e0 + 0x0 = 0x11032e1
1 + 17838816 + 0 = 17838817
flags now [32m 0------[0m
put_reg (r14) = 011032e1
1 cycles
[36mREGS:  r14 011032e0:011032e1  psw 0----S--:0-------[0m

[33m 4884 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032e0
0x11032e0 - 0x1103438 - 0x0 = 0xfffffffffffffea8
17838816 - 17839160 - 0 = -344
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4885 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032e0
MEM[011032e0] <= 00u
flags now [32m 0---S--[0m

[33m 4886 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032e1
1 cycles
put_reg (r15) = 011032e1
flags now [32m 0---S--[0m
[36mREGS:  r15 011032e0:011032e1[0m

[33m 4887 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4890 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032e1
0x1 + 0x11032e1 + 0x0 = 0x11032e2
1 + 17838817 + 0 = 17838818
flags now [32m 0------[0m
put_reg (r14) = 011032e2
1 cycles
[36mREGS:  r14 011032e1:011032e2  psw 0----S--:0-------[0m

[33m 4891 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032e1
0x11032e1 - 0x1103438 - 0x0 = 0xfffffffffffffea9
17838817 - 17839160 - 0 = -343
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4892 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032e1
MEM[011032e1] <= 00u
flags now [32m 0---S--[0m

[33m 4893 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032e2
1 cycles
put_reg (r15) = 011032e2
flags now [32m 0---S--[0m
[36mREGS:  r15 011032e1:011032e2[0m

[33m 4894 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4897 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032e2
0x1 + 0x11032e2 + 0x0 = 0x11032e3
1 + 17838818 + 0 = 17838819
flags now [32m 0------[0m
put_reg (r14) = 011032e3
1 cycles
[36mREGS:  r14 011032e2:011032e3  psw 0----S--:0-------[0m

[33m 4898 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032e2
0x11032e2 - 0x1103438 - 0x0 = 0xfffffffffffffeaa
17838818 - 17839160 - 0 = -342
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4899 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032e2
MEM[011032e2] <= 00u
flags now [32m 0---S--[0m

[33m 4900 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032e3
1 cycles
put_reg (r15) = 011032e3
flags now [32m 0---S--[0m
[36mREGS:  r15 011032e2:011032e3[0m

[33m 4901 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4904 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032e3
0x1 + 0x11032e3 + 0x0 = 0x11032e4
1 + 17838819 + 0 = 17838820
flags now [32m 0------[0m
put_reg (r14) = 011032e4
1 cycles
[36mREGS:  r14 011032e3:011032e4  psw 0----S--:0-------[0m

[33m 4905 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032e3
0x11032e3 - 0x1103438 - 0x0 = 0xfffffffffffffeab
17838819 - 17839160 - 0 = -341
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4906 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032e3
MEM[011032e3] <= 00u
flags now [32m 0---S--[0m

[33m 4907 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032e4
1 cycles
put_reg (r15) = 011032e4
flags now [32m 0---S--[0m
[36mREGS:  r15 011032e3:011032e4[0m

[33m 4908 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4911 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032e4
0x1 + 0x11032e4 + 0x0 = 0x11032e5
1 + 17838820 + 0 = 17838821
flags now [32m 0------[0m
put_reg (r14) = 011032e5
1 cycles
[36mREGS:  r14 011032e4:011032e5  psw 0----S--:0-------[0m

[33m 4912 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032e4
0x11032e4 - 0x1103438 - 0x0 = 0xfffffffffffffeac
17838820 - 17839160 - 0 = -340
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4913 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032e4
MEM[011032e4] <= 00u
flags now [32m 0---S--[0m

[33m 4914 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032e5
1 cycles
put_reg (r15) = 011032e5
flags now [32m 0---S--[0m
[36mREGS:  r15 011032e4:011032e5[0m

[33m 4915 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4918 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032e5
0x1 + 0x11032e5 + 0x0 = 0x11032e6
1 + 17838821 + 0 = 17838822
flags now [32m 0------[0m
put_reg (r14) = 011032e6
1 cycles
[36mREGS:  r14 011032e5:011032e6  psw 0----S--:0-------[0m

[33m 4919 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032e5
0x11032e5 - 0x1103438 - 0x0 = 0xfffffffffffffead
17838821 - 17839160 - 0 = -339
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4920 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032e5
MEM[011032e5] <= 00u
flags now [32m 0---S--[0m

[33m 4921 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032e6
1 cycles
put_reg (r15) = 011032e6
flags now [32m 0---S--[0m
[36mREGS:  r15 011032e5:011032e6[0m

[33m 4922 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4925 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032e6
0x1 + 0x11032e6 + 0x0 = 0x11032e7
1 + 17838822 + 0 = 17838823
flags now [32m 0------[0m
put_reg (r14) = 011032e7
1 cycles
[36mREGS:  r14 011032e6:011032e7  psw 0----S--:0-------[0m

[33m 4926 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032e6
0x11032e6 - 0x1103438 - 0x0 = 0xfffffffffffffeae
17838822 - 17839160 - 0 = -338
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4927 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032e6
MEM[011032e6] <= 00u
flags now [32m 0---S--[0m

[33m 4928 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032e7
1 cycles
put_reg (r15) = 011032e7
flags now [32m 0---S--[0m
[36mREGS:  r15 011032e6:011032e7[0m

[33m 4929 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4932 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032e7
0x1 + 0x11032e7 + 0x0 = 0x11032e8
1 + 17838823 + 0 = 17838824
flags now [32m 0------[0m
put_reg (r14) = 011032e8
1 cycles
[36mREGS:  r14 011032e7:011032e8  psw 0----S--:0-------[0m

[33m 4933 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032e7
0x11032e7 - 0x1103438 - 0x0 = 0xfffffffffffffeaf
17838823 - 17839160 - 0 = -337
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4934 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032e7
MEM[011032e7] <= 00u
flags now [32m 0---S--[0m

[33m 4935 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032e8
1 cycles
put_reg (r15) = 011032e8
flags now [32m 0---S--[0m
[36mREGS:  r15 011032e7:011032e8[0m

[33m 4936 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4939 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032e8
0x1 + 0x11032e8 + 0x0 = 0x11032e9
1 + 17838824 + 0 = 17838825
flags now [32m 0------[0m
put_reg (r14) = 011032e9
1 cycles
[36mREGS:  r14 011032e8:011032e9  psw 0----S--:0-------[0m

[33m 4940 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032e8
0x11032e8 - 0x1103438 - 0x0 = 0xfffffffffffffeb0
17838824 - 17839160 - 0 = -336
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4941 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032e8
MEM[011032e8] <= 00u
flags now [32m 0---S--[0m

[33m 4942 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032e9
1 cycles
put_reg (r15) = 011032e9
flags now [32m 0---S--[0m
[36mREGS:  r15 011032e8:011032e9[0m

[33m 4943 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4946 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032e9
0x1 + 0x11032e9 + 0x0 = 0x11032ea
1 + 17838825 + 0 = 17838826
flags now [32m 0------[0m
put_reg (r14) = 011032ea
1 cycles
[36mREGS:  r14 011032e9:011032ea  psw 0----S--:0-------[0m

[33m 4947 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032e9
0x11032e9 - 0x1103438 - 0x0 = 0xfffffffffffffeb1
17838825 - 17839160 - 0 = -335
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4948 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032e9
MEM[011032e9] <= 00u
flags now [32m 0---S--[0m

[33m 4949 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032ea
1 cycles
put_reg (r15) = 011032ea
flags now [32m 0---S--[0m
[36mREGS:  r15 011032e9:011032ea[0m

[33m 4950 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4953 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032ea
0x1 + 0x11032ea + 0x0 = 0x11032eb
1 + 17838826 + 0 = 17838827
flags now [32m 0------[0m
put_reg (r14) = 011032eb
1 cycles
[36mREGS:  r14 011032ea:011032eb  psw 0----S--:0-------[0m

[33m 4954 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032ea
0x11032ea - 0x1103438 - 0x0 = 0xfffffffffffffeb2
17838826 - 17839160 - 0 = -334
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4955 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032ea
MEM[011032ea] <= 00u
flags now [32m 0---S--[0m

[33m 4956 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032eb
1 cycles
put_reg (r15) = 011032eb
flags now [32m 0---S--[0m
[36mREGS:  r15 011032ea:011032eb[0m

[33m 4957 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4960 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032eb
0x1 + 0x11032eb + 0x0 = 0x11032ec
1 + 17838827 + 0 = 17838828
flags now [32m 0------[0m
put_reg (r14) = 011032ec
1 cycles
[36mREGS:  r14 011032eb:011032ec  psw 0----S--:0-------[0m

[33m 4961 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032eb
0x11032eb - 0x1103438 - 0x0 = 0xfffffffffffffeb3
17838827 - 17839160 - 0 = -333
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4962 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032eb
MEM[011032eb] <= 00u
flags now [32m 0---S--[0m

[33m 4963 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032ec
1 cycles
put_reg (r15) = 011032ec
flags now [32m 0---S--[0m
[36mREGS:  r15 011032eb:011032ec[0m

[33m 4964 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4967 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032ec
0x1 + 0x11032ec + 0x0 = 0x11032ed
1 + 17838828 + 0 = 17838829
flags now [32m 0------[0m
put_reg (r14) = 011032ed
1 cycles
[36mREGS:  r14 011032ec:011032ed  psw 0----S--:0-------[0m

[33m 4968 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032ec
0x11032ec - 0x1103438 - 0x0 = 0xfffffffffffffeb4
17838828 - 17839160 - 0 = -332
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4969 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032ec
MEM[011032ec] <= 00u
flags now [32m 0---S--[0m

[33m 4970 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032ed
1 cycles
put_reg (r15) = 011032ed
flags now [32m 0---S--[0m
[36mREGS:  r15 011032ec:011032ed[0m

[33m 4971 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4974 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032ed
0x1 + 0x11032ed + 0x0 = 0x11032ee
1 + 17838829 + 0 = 17838830
flags now [32m 0------[0m
put_reg (r14) = 011032ee
1 cycles
[36mREGS:  r14 011032ed:011032ee  psw 0----S--:0-------[0m

[33m 4975 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032ed
0x11032ed - 0x1103438 - 0x0 = 0xfffffffffffffeb5
17838829 - 17839160 - 0 = -331
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4976 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032ed
MEM[011032ed] <= 00u
flags now [32m 0---S--[0m

[33m 4977 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032ee
1 cycles
put_reg (r15) = 011032ee
flags now [32m 0---S--[0m
[36mREGS:  r15 011032ed:011032ee[0m

[33m 4978 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4981 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032ee
0x1 + 0x11032ee + 0x0 = 0x11032ef
1 + 17838830 + 0 = 17838831
flags now [32m 0------[0m
put_reg (r14) = 011032ef
1 cycles
[36mREGS:  r14 011032ee:011032ef  psw 0----S--:0-------[0m

[33m 4982 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032ee
0x11032ee - 0x1103438 - 0x0 = 0xfffffffffffffeb6
17838830 - 17839160 - 0 = -330
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4983 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032ee
MEM[011032ee] <= 00u
flags now [32m 0---S--[0m

[33m 4984 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032ef
1 cycles
put_reg (r15) = 011032ef
flags now [32m 0---S--[0m
[36mREGS:  r15 011032ee:011032ef[0m

[33m 4985 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4988 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032ef
0x1 + 0x11032ef + 0x0 = 0x11032f0
1 + 17838831 + 0 = 17838832
flags now [32m 0------[0m
put_reg (r14) = 011032f0
1 cycles
[36mREGS:  r14 011032ef:011032f0  psw 0----S--:0-------[0m

[33m 4989 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032ef
0x11032ef - 0x1103438 - 0x0 = 0xfffffffffffffeb7
17838831 - 17839160 - 0 = -329
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4990 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032ef
MEM[011032ef] <= 00u
flags now [32m 0---S--[0m

[33m 4991 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032f0
1 cycles
put_reg (r15) = 011032f0
flags now [32m 0---S--[0m
[36mREGS:  r15 011032ef:011032f0[0m

[33m 4992 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 4995 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032f0
0x1 + 0x11032f0 + 0x0 = 0x11032f1
1 + 17838832 + 0 = 17838833
flags now [32m 0------[0m
put_reg (r14) = 011032f1
1 cycles
[36mREGS:  r14 011032f0:011032f1  psw 0----S--:0-------[0m

[33m 4996 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032f0
0x11032f0 - 0x1103438 - 0x0 = 0xfffffffffffffeb8
17838832 - 17839160 - 0 = -328
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4997 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032f0
MEM[011032f0] <= 00u
flags now [32m 0---S--[0m

[33m 4998 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032f1
1 cycles
put_reg (r15) = 011032f1
flags now [32m 0---S--[0m
[36mREGS:  r15 011032f0:011032f1[0m

[33m 4999 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5002 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032f1
0x1 + 0x11032f1 + 0x0 = 0x11032f2
1 + 17838833 + 0 = 17838834
flags now [32m 0------[0m
put_reg (r14) = 011032f2
1 cycles
[36mREGS:  r14 011032f1:011032f2  psw 0----S--:0-------[0m

[33m 5003 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032f1
0x11032f1 - 0x1103438 - 0x0 = 0xfffffffffffffeb9
17838833 - 17839160 - 0 = -327
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5004 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032f1
MEM[011032f1] <= 00u
flags now [32m 0---S--[0m

[33m 5005 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032f2
1 cycles
put_reg (r15) = 011032f2
flags now [32m 0---S--[0m
[36mREGS:  r15 011032f1:011032f2[0m

[33m 5006 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5009 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032f2
0x1 + 0x11032f2 + 0x0 = 0x11032f3
1 + 17838834 + 0 = 17838835
flags now [32m 0------[0m
put_reg (r14) = 011032f3
1 cycles
[36mREGS:  r14 011032f2:011032f3  psw 0----S--:0-------[0m

[33m 5010 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032f2
0x11032f2 - 0x1103438 - 0x0 = 0xfffffffffffffeba
17838834 - 17839160 - 0 = -326
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5011 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032f2
MEM[011032f2] <= 00u
flags now [32m 0---S--[0m

[33m 5012 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032f3
1 cycles
put_reg (r15) = 011032f3
flags now [32m 0---S--[0m
[36mREGS:  r15 011032f2:011032f3[0m

[33m 5013 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5016 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032f3
0x1 + 0x11032f3 + 0x0 = 0x11032f4
1 + 17838835 + 0 = 17838836
flags now [32m 0------[0m
put_reg (r14) = 011032f4
1 cycles
[36mREGS:  r14 011032f3:011032f4  psw 0----S--:0-------[0m

[33m 5017 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032f3
0x11032f3 - 0x1103438 - 0x0 = 0xfffffffffffffebb
17838835 - 17839160 - 0 = -325
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5018 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032f3
MEM[011032f3] <= 00u
flags now [32m 0---S--[0m

[33m 5019 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032f4
1 cycles
put_reg (r15) = 011032f4
flags now [32m 0---S--[0m
[36mREGS:  r15 011032f3:011032f4[0m

[33m 5020 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5023 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032f4
0x1 + 0x11032f4 + 0x0 = 0x11032f5
1 + 17838836 + 0 = 17838837
flags now [32m 0------[0m
put_reg (r14) = 011032f5
1 cycles
[36mREGS:  r14 011032f4:011032f5  psw 0----S--:0-------[0m

[33m 5024 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032f4
0x11032f4 - 0x1103438 - 0x0 = 0xfffffffffffffebc
17838836 - 17839160 - 0 = -324
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5025 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032f4
MEM[011032f4] <= 00u
flags now [32m 0---S--[0m

[33m 5026 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032f5
1 cycles
put_reg (r15) = 011032f5
flags now [32m 0---S--[0m
[36mREGS:  r15 011032f4:011032f5[0m

[33m 5027 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5030 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032f5
0x1 + 0x11032f5 + 0x0 = 0x11032f6
1 + 17838837 + 0 = 17838838
flags now [32m 0------[0m
put_reg (r14) = 011032f6
1 cycles
[36mREGS:  r14 011032f5:011032f6  psw 0----S--:0-------[0m

[33m 5031 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032f5
0x11032f5 - 0x1103438 - 0x0 = 0xfffffffffffffebd
17838837 - 17839160 - 0 = -323
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5032 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032f5
MEM[011032f5] <= 00u
flags now [32m 0---S--[0m

[33m 5033 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032f6
1 cycles
put_reg (r15) = 011032f6
flags now [32m 0---S--[0m
[36mREGS:  r15 011032f5:011032f6[0m

[33m 5034 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5037 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032f6
0x1 + 0x11032f6 + 0x0 = 0x11032f7
1 + 17838838 + 0 = 17838839
flags now [32m 0------[0m
put_reg (r14) = 011032f7
1 cycles
[36mREGS:  r14 011032f6:011032f7  psw 0----S--:0-------[0m

[33m 5038 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032f6
0x11032f6 - 0x1103438 - 0x0 = 0xfffffffffffffebe
17838838 - 17839160 - 0 = -322
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5039 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032f6
MEM[011032f6] <= 00u
flags now [32m 0---S--[0m

[33m 5040 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032f7
1 cycles
put_reg (r15) = 011032f7
flags now [32m 0---S--[0m
[36mREGS:  r15 011032f6:011032f7[0m

[33m 5041 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5044 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032f7
0x1 + 0x11032f7 + 0x0 = 0x11032f8
1 + 17838839 + 0 = 17838840
flags now [32m 0------[0m
put_reg (r14) = 011032f8
1 cycles
[36mREGS:  r14 011032f7:011032f8  psw 0----S--:0-------[0m

[33m 5045 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032f7
0x11032f7 - 0x1103438 - 0x0 = 0xfffffffffffffebf
17838839 - 17839160 - 0 = -321
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5046 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032f7
MEM[011032f7] <= 00u
flags now [32m 0---S--[0m

[33m 5047 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032f8
1 cycles
put_reg (r15) = 011032f8
flags now [32m 0---S--[0m
[36mREGS:  r15 011032f7:011032f8[0m

[33m 5048 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5051 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032f8
0x1 + 0x11032f8 + 0x0 = 0x11032f9
1 + 17838840 + 0 = 17838841
flags now [32m 0------[0m
put_reg (r14) = 011032f9
1 cycles
[36mREGS:  r14 011032f8:011032f9  psw 0----S--:0-------[0m

[33m 5052 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032f8
0x11032f8 - 0x1103438 - 0x0 = 0xfffffffffffffec0
17838840 - 17839160 - 0 = -320
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5053 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032f8
MEM[011032f8] <= 00u
flags now [32m 0---S--[0m

[33m 5054 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032f9
1 cycles
put_reg (r15) = 011032f9
flags now [32m 0---S--[0m
[36mREGS:  r15 011032f8:011032f9[0m

[33m 5055 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5058 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032f9
0x1 + 0x11032f9 + 0x0 = 0x11032fa
1 + 17838841 + 0 = 17838842
flags now [32m 0------[0m
put_reg (r14) = 011032fa
1 cycles
[36mREGS:  r14 011032f9:011032fa  psw 0----S--:0-------[0m

[33m 5059 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032f9
0x11032f9 - 0x1103438 - 0x0 = 0xfffffffffffffec1
17838841 - 17839160 - 0 = -319
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5060 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032f9
MEM[011032f9] <= 00u
flags now [32m 0---S--[0m

[33m 5061 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032fa
1 cycles
put_reg (r15) = 011032fa
flags now [32m 0---S--[0m
[36mREGS:  r15 011032f9:011032fa[0m

[33m 5062 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5065 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032fa
0x1 + 0x11032fa + 0x0 = 0x11032fb
1 + 17838842 + 0 = 17838843
flags now [32m 0------[0m
put_reg (r14) = 011032fb
1 cycles
[36mREGS:  r14 011032fa:011032fb  psw 0----S--:0-------[0m

[33m 5066 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032fa
0x11032fa - 0x1103438 - 0x0 = 0xfffffffffffffec2
17838842 - 17839160 - 0 = -318
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5067 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032fa
MEM[011032fa] <= 00u
flags now [32m 0---S--[0m

[33m 5068 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032fb
1 cycles
put_reg (r15) = 011032fb
flags now [32m 0---S--[0m
[36mREGS:  r15 011032fa:011032fb[0m

[33m 5069 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5072 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032fb
0x1 + 0x11032fb + 0x0 = 0x11032fc
1 + 17838843 + 0 = 17838844
flags now [32m 0------[0m
put_reg (r14) = 011032fc
1 cycles
[36mREGS:  r14 011032fb:011032fc  psw 0----S--:0-------[0m

[33m 5073 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032fb
0x11032fb - 0x1103438 - 0x0 = 0xfffffffffffffec3
17838843 - 17839160 - 0 = -317
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5074 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032fb
MEM[011032fb] <= 00u
flags now [32m 0---S--[0m

[33m 5075 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032fc
1 cycles
put_reg (r15) = 011032fc
flags now [32m 0---S--[0m
[36mREGS:  r15 011032fb:011032fc[0m

[33m 5076 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5079 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032fc
0x1 + 0x11032fc + 0x0 = 0x11032fd
1 + 17838844 + 0 = 17838845
flags now [32m 0------[0m
put_reg (r14) = 011032fd
1 cycles
[36mREGS:  r14 011032fc:011032fd  psw 0----S--:0-------[0m

[33m 5080 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032fc
0x11032fc - 0x1103438 - 0x0 = 0xfffffffffffffec4
17838844 - 17839160 - 0 = -316
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5081 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032fc
MEM[011032fc] <= 00u
flags now [32m 0---S--[0m

[33m 5082 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032fd
1 cycles
put_reg (r15) = 011032fd
flags now [32m 0---S--[0m
[36mREGS:  r15 011032fc:011032fd[0m

[33m 5083 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5086 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032fd
0x1 + 0x11032fd + 0x0 = 0x11032fe
1 + 17838845 + 0 = 17838846
flags now [32m 0------[0m
put_reg (r14) = 011032fe
1 cycles
[36mREGS:  r14 011032fd:011032fe  psw 0----S--:0-------[0m

[33m 5087 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032fd
0x11032fd - 0x1103438 - 0x0 = 0xfffffffffffffec5
17838845 - 17839160 - 0 = -315
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5088 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032fd
MEM[011032fd] <= 00u
flags now [32m 0---S--[0m

[33m 5089 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032fe
1 cycles
put_reg (r15) = 011032fe
flags now [32m 0---S--[0m
[36mREGS:  r15 011032fd:011032fe[0m

[33m 5090 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5093 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032fe
0x1 + 0x11032fe + 0x0 = 0x11032ff
1 + 17838846 + 0 = 17838847
flags now [32m 0------[0m
put_reg (r14) = 011032ff
1 cycles
[36mREGS:  r14 011032fe:011032ff  psw 0----S--:0-------[0m

[33m 5094 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032fe
0x11032fe - 0x1103438 - 0x0 = 0xfffffffffffffec6
17838846 - 17839160 - 0 = -314
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5095 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032fe
MEM[011032fe] <= 00u
flags now [32m 0---S--[0m

[33m 5096 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011032ff
1 cycles
put_reg (r15) = 011032ff
flags now [32m 0---S--[0m
[36mREGS:  r15 011032fe:011032ff[0m

[33m 5097 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5100 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011032ff
0x1 + 0x11032ff + 0x0 = 0x1103300
1 + 17838847 + 0 = 17838848
flags now [32m 0------[0m
put_reg (r14) = 01103300
1 cycles
[36mREGS:  r14 011032ff:01103300  psw 0----S--:0-------[0m

[33m 5101 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011032ff
0x11032ff - 0x1103438 - 0x0 = 0xfffffffffffffec7
17838847 - 17839160 - 0 = -313
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5102 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011032ff
MEM[011032ff] <= 00u
flags now [32m 0---S--[0m

[33m 5103 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103300
1 cycles
put_reg (r15) = 01103300
flags now [32m 0---S--[0m
[36mREGS:  r15 011032ff:01103300[0m

[33m 5104 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5107 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103300
0x1 + 0x1103300 + 0x0 = 0x1103301
1 + 17838848 + 0 = 17838849
flags now [32m 0------[0m
put_reg (r14) = 01103301
1 cycles
[36mREGS:  r14 01103300:01103301  psw 0----S--:0-------[0m

[33m 5108 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103300
0x1103300 - 0x1103438 - 0x0 = 0xfffffffffffffec8
17838848 - 17839160 - 0 = -312
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5109 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103300
MEM[01103300] <= 00u
flags now [32m 0---S--[0m

[33m 5110 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103301
1 cycles
put_reg (r15) = 01103301
flags now [32m 0---S--[0m
[36mREGS:  r15 01103300:01103301[0m

[33m 5111 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5114 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103301
0x1 + 0x1103301 + 0x0 = 0x1103302
1 + 17838849 + 0 = 17838850
flags now [32m 0------[0m
put_reg (r14) = 01103302
1 cycles
[36mREGS:  r14 01103301:01103302  psw 0----S--:0-------[0m

[33m 5115 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103301
0x1103301 - 0x1103438 - 0x0 = 0xfffffffffffffec9
17838849 - 17839160 - 0 = -311
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5116 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103301
MEM[01103301] <= 00u
flags now [32m 0---S--[0m

[33m 5117 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103302
1 cycles
put_reg (r15) = 01103302
flags now [32m 0---S--[0m
[36mREGS:  r15 01103301:01103302[0m

[33m 5118 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5121 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103302
0x1 + 0x1103302 + 0x0 = 0x1103303
1 + 17838850 + 0 = 17838851
flags now [32m 0------[0m
put_reg (r14) = 01103303
1 cycles
[36mREGS:  r14 01103302:01103303  psw 0----S--:0-------[0m

[33m 5122 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103302
0x1103302 - 0x1103438 - 0x0 = 0xfffffffffffffeca
17838850 - 17839160 - 0 = -310
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5123 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103302
MEM[01103302] <= 00u
flags now [32m 0---S--[0m

[33m 5124 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103303
1 cycles
put_reg (r15) = 01103303
flags now [32m 0---S--[0m
[36mREGS:  r15 01103302:01103303[0m

[33m 5125 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5128 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103303
0x1 + 0x1103303 + 0x0 = 0x1103304
1 + 17838851 + 0 = 17838852
flags now [32m 0------[0m
put_reg (r14) = 01103304
1 cycles
[36mREGS:  r14 01103303:01103304  psw 0----S--:0-------[0m

[33m 5129 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103303
0x1103303 - 0x1103438 - 0x0 = 0xfffffffffffffecb
17838851 - 17839160 - 0 = -309
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5130 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103303
MEM[01103303] <= 00u
flags now [32m 0---S--[0m

[33m 5131 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103304
1 cycles
put_reg (r15) = 01103304
flags now [32m 0---S--[0m
[36mREGS:  r15 01103303:01103304[0m

[33m 5132 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5135 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103304
0x1 + 0x1103304 + 0x0 = 0x1103305
1 + 17838852 + 0 = 17838853
flags now [32m 0------[0m
put_reg (r14) = 01103305
1 cycles
[36mREGS:  r14 01103304:01103305  psw 0----S--:0-------[0m

[33m 5136 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103304
0x1103304 - 0x1103438 - 0x0 = 0xfffffffffffffecc
17838852 - 17839160 - 0 = -308
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5137 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103304
MEM[01103304] <= 00u
flags now [32m 0---S--[0m

[33m 5138 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103305
1 cycles
put_reg (r15) = 01103305
flags now [32m 0---S--[0m
[36mREGS:  r15 01103304:01103305[0m

[33m 5139 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5142 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103305
0x1 + 0x1103305 + 0x0 = 0x1103306
1 + 17838853 + 0 = 17838854
flags now [32m 0------[0m
put_reg (r14) = 01103306
1 cycles
[36mREGS:  r14 01103305:01103306  psw 0----S--:0-------[0m

[33m 5143 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103305
0x1103305 - 0x1103438 - 0x0 = 0xfffffffffffffecd
17838853 - 17839160 - 0 = -307
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5144 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103305
MEM[01103305] <= 00u
flags now [32m 0---S--[0m

[33m 5145 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103306
1 cycles
put_reg (r15) = 01103306
flags now [32m 0---S--[0m
[36mREGS:  r15 01103305:01103306[0m

[33m 5146 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5149 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103306
0x1 + 0x1103306 + 0x0 = 0x1103307
1 + 17838854 + 0 = 17838855
flags now [32m 0------[0m
put_reg (r14) = 01103307
1 cycles
[36mREGS:  r14 01103306:01103307  psw 0----S--:0-------[0m

[33m 5150 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103306
0x1103306 - 0x1103438 - 0x0 = 0xfffffffffffffece
17838854 - 17839160 - 0 = -306
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5151 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103306
MEM[01103306] <= 00u
flags now [32m 0---S--[0m

[33m 5152 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103307
1 cycles
put_reg (r15) = 01103307
flags now [32m 0---S--[0m
[36mREGS:  r15 01103306:01103307[0m

[33m 5153 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5156 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103307
0x1 + 0x1103307 + 0x0 = 0x1103308
1 + 17838855 + 0 = 17838856
flags now [32m 0------[0m
put_reg (r14) = 01103308
1 cycles
[36mREGS:  r14 01103307:01103308  psw 0----S--:0-------[0m

[33m 5157 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103307
0x1103307 - 0x1103438 - 0x0 = 0xfffffffffffffecf
17838855 - 17839160 - 0 = -305
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5158 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103307
MEM[01103307] <= 00u
flags now [32m 0---S--[0m

[33m 5159 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103308
1 cycles
put_reg (r15) = 01103308
flags now [32m 0---S--[0m
[36mREGS:  r15 01103307:01103308[0m

[33m 5160 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5163 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103308
0x1 + 0x1103308 + 0x0 = 0x1103309
1 + 17838856 + 0 = 17838857
flags now [32m 0------[0m
put_reg (r14) = 01103309
1 cycles
[36mREGS:  r14 01103308:01103309  psw 0----S--:0-------[0m

[33m 5164 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103308
0x1103308 - 0x1103438 - 0x0 = 0xfffffffffffffed0
17838856 - 17839160 - 0 = -304
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5165 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103308
MEM[01103308] <= 00u
flags now [32m 0---S--[0m

[33m 5166 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103309
1 cycles
put_reg (r15) = 01103309
flags now [32m 0---S--[0m
[36mREGS:  r15 01103308:01103309[0m

[33m 5167 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5170 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103309
0x1 + 0x1103309 + 0x0 = 0x110330a
1 + 17838857 + 0 = 17838858
flags now [32m 0------[0m
put_reg (r14) = 0110330a
1 cycles
[36mREGS:  r14 01103309:0110330a  psw 0----S--:0-------[0m

[33m 5171 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103309
0x1103309 - 0x1103438 - 0x0 = 0xfffffffffffffed1
17838857 - 17839160 - 0 = -303
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5172 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103309
MEM[01103309] <= 00u
flags now [32m 0---S--[0m

[33m 5173 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110330a
1 cycles
put_reg (r15) = 0110330a
flags now [32m 0---S--[0m
[36mREGS:  r15 01103309:0110330a[0m

[33m 5174 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5177 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110330a
0x1 + 0x110330a + 0x0 = 0x110330b
1 + 17838858 + 0 = 17838859
flags now [32m 0------[0m
put_reg (r14) = 0110330b
1 cycles
[36mREGS:  r14 0110330a:0110330b  psw 0----S--:0-------[0m

[33m 5178 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110330a
0x110330a - 0x1103438 - 0x0 = 0xfffffffffffffed2
17838858 - 17839160 - 0 = -302
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5179 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110330a
MEM[0110330a] <= 00u
flags now [32m 0---S--[0m

[33m 5180 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110330b
1 cycles
put_reg (r15) = 0110330b
flags now [32m 0---S--[0m
[36mREGS:  r15 0110330a:0110330b[0m

[33m 5181 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5184 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110330b
0x1 + 0x110330b + 0x0 = 0x110330c
1 + 17838859 + 0 = 17838860
flags now [32m 0------[0m
put_reg (r14) = 0110330c
1 cycles
[36mREGS:  r14 0110330b:0110330c  psw 0----S--:0-------[0m

[33m 5185 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110330b
0x110330b - 0x1103438 - 0x0 = 0xfffffffffffffed3
17838859 - 17839160 - 0 = -301
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5186 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110330b
MEM[0110330b] <= 00u
flags now [32m 0---S--[0m

[33m 5187 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110330c
1 cycles
put_reg (r15) = 0110330c
flags now [32m 0---S--[0m
[36mREGS:  r15 0110330b:0110330c[0m

[33m 5188 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5191 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110330c
0x1 + 0x110330c + 0x0 = 0x110330d
1 + 17838860 + 0 = 17838861
flags now [32m 0------[0m
put_reg (r14) = 0110330d
1 cycles
[36mREGS:  r14 0110330c:0110330d  psw 0----S--:0-------[0m

[33m 5192 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110330c
0x110330c - 0x1103438 - 0x0 = 0xfffffffffffffed4
17838860 - 17839160 - 0 = -300
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5193 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110330c
MEM[0110330c] <= 00u
flags now [32m 0---S--[0m

[33m 5194 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110330d
1 cycles
put_reg (r15) = 0110330d
flags now [32m 0---S--[0m
[36mREGS:  r15 0110330c:0110330d[0m

[33m 5195 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5198 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110330d
0x1 + 0x110330d + 0x0 = 0x110330e
1 + 17838861 + 0 = 17838862
flags now [32m 0------[0m
put_reg (r14) = 0110330e
1 cycles
[36mREGS:  r14 0110330d:0110330e  psw 0----S--:0-------[0m

[33m 5199 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110330d
0x110330d - 0x1103438 - 0x0 = 0xfffffffffffffed5
17838861 - 17839160 - 0 = -299
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5200 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110330d
MEM[0110330d] <= 00u
flags now [32m 0---S--[0m

[33m 5201 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110330e
1 cycles
put_reg (r15) = 0110330e
flags now [32m 0---S--[0m
[36mREGS:  r15 0110330d:0110330e[0m

[33m 5202 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5205 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110330e
0x1 + 0x110330e + 0x0 = 0x110330f
1 + 17838862 + 0 = 17838863
flags now [32m 0------[0m
put_reg (r14) = 0110330f
1 cycles
[36mREGS:  r14 0110330e:0110330f  psw 0----S--:0-------[0m

[33m 5206 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110330e
0x110330e - 0x1103438 - 0x0 = 0xfffffffffffffed6
17838862 - 17839160 - 0 = -298
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5207 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110330e
MEM[0110330e] <= 00u
flags now [32m 0---S--[0m

[33m 5208 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110330f
1 cycles
put_reg (r15) = 0110330f
flags now [32m 0---S--[0m
[36mREGS:  r15 0110330e:0110330f[0m

[33m 5209 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5212 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110330f
0x1 + 0x110330f + 0x0 = 0x1103310
1 + 17838863 + 0 = 17838864
flags now [32m 0------[0m
put_reg (r14) = 01103310
1 cycles
[36mREGS:  r14 0110330f:01103310  psw 0----S--:0-------[0m

[33m 5213 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110330f
0x110330f - 0x1103438 - 0x0 = 0xfffffffffffffed7
17838863 - 17839160 - 0 = -297
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5214 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110330f
MEM[0110330f] <= 00u
flags now [32m 0---S--[0m

[33m 5215 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103310
1 cycles
put_reg (r15) = 01103310
flags now [32m 0---S--[0m
[36mREGS:  r15 0110330f:01103310[0m

[33m 5216 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5219 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103310
0x1 + 0x1103310 + 0x0 = 0x1103311
1 + 17838864 + 0 = 17838865
flags now [32m 0------[0m
put_reg (r14) = 01103311
1 cycles
[36mREGS:  r14 01103310:01103311  psw 0----S--:0-------[0m

[33m 5220 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103310
0x1103310 - 0x1103438 - 0x0 = 0xfffffffffffffed8
17838864 - 17839160 - 0 = -296
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5221 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103310
MEM[01103310] <= 00u
flags now [32m 0---S--[0m

[33m 5222 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103311
1 cycles
put_reg (r15) = 01103311
flags now [32m 0---S--[0m
[36mREGS:  r15 01103310:01103311[0m

[33m 5223 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5226 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103311
0x1 + 0x1103311 + 0x0 = 0x1103312
1 + 17838865 + 0 = 17838866
flags now [32m 0------[0m
put_reg (r14) = 01103312
1 cycles
[36mREGS:  r14 01103311:01103312  psw 0----S--:0-------[0m

[33m 5227 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103311
0x1103311 - 0x1103438 - 0x0 = 0xfffffffffffffed9
17838865 - 17839160 - 0 = -295
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5228 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103311
MEM[01103311] <= 00u
flags now [32m 0---S--[0m

[33m 5229 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103312
1 cycles
put_reg (r15) = 01103312
flags now [32m 0---S--[0m
[36mREGS:  r15 01103311:01103312[0m

[33m 5230 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5233 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103312
0x1 + 0x1103312 + 0x0 = 0x1103313
1 + 17838866 + 0 = 17838867
flags now [32m 0------[0m
put_reg (r14) = 01103313
1 cycles
[36mREGS:  r14 01103312:01103313  psw 0----S--:0-------[0m

[33m 5234 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103312
0x1103312 - 0x1103438 - 0x0 = 0xfffffffffffffeda
17838866 - 17839160 - 0 = -294
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5235 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103312
MEM[01103312] <= 00u
flags now [32m 0---S--[0m

[33m 5236 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103313
1 cycles
put_reg (r15) = 01103313
flags now [32m 0---S--[0m
[36mREGS:  r15 01103312:01103313[0m

[33m 5237 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5240 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103313
0x1 + 0x1103313 + 0x0 = 0x1103314
1 + 17838867 + 0 = 17838868
flags now [32m 0------[0m
put_reg (r14) = 01103314
1 cycles
[36mREGS:  r14 01103313:01103314  psw 0----S--:0-------[0m

[33m 5241 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103313
0x1103313 - 0x1103438 - 0x0 = 0xfffffffffffffedb
17838867 - 17839160 - 0 = -293
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5242 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103313
MEM[01103313] <= 00u
flags now [32m 0---S--[0m

[33m 5243 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103314
1 cycles
put_reg (r15) = 01103314
flags now [32m 0---S--[0m
[36mREGS:  r15 01103313:01103314[0m

[33m 5244 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5247 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103314
0x1 + 0x1103314 + 0x0 = 0x1103315
1 + 17838868 + 0 = 17838869
flags now [32m 0------[0m
put_reg (r14) = 01103315
1 cycles
[36mREGS:  r14 01103314:01103315  psw 0----S--:0-------[0m

[33m 5248 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103314
0x1103314 - 0x1103438 - 0x0 = 0xfffffffffffffedc
17838868 - 17839160 - 0 = -292
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5249 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103314
MEM[01103314] <= 00u
flags now [32m 0---S--[0m

[33m 5250 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103315
1 cycles
put_reg (r15) = 01103315
flags now [32m 0---S--[0m
[36mREGS:  r15 01103314:01103315[0m

[33m 5251 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5254 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103315
0x1 + 0x1103315 + 0x0 = 0x1103316
1 + 17838869 + 0 = 17838870
flags now [32m 0------[0m
put_reg (r14) = 01103316
1 cycles
[36mREGS:  r14 01103315:01103316  psw 0----S--:0-------[0m

[33m 5255 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103315
0x1103315 - 0x1103438 - 0x0 = 0xfffffffffffffedd
17838869 - 17839160 - 0 = -291
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5256 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103315
MEM[01103315] <= 00u
flags now [32m 0---S--[0m

[33m 5257 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103316
1 cycles
put_reg (r15) = 01103316
flags now [32m 0---S--[0m
[36mREGS:  r15 01103315:01103316[0m

[33m 5258 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5261 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103316
0x1 + 0x1103316 + 0x0 = 0x1103317
1 + 17838870 + 0 = 17838871
flags now [32m 0------[0m
put_reg (r14) = 01103317
1 cycles
[36mREGS:  r14 01103316:01103317  psw 0----S--:0-------[0m

[33m 5262 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103316
0x1103316 - 0x1103438 - 0x0 = 0xfffffffffffffede
17838870 - 17839160 - 0 = -290
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5263 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103316
MEM[01103316] <= 00u
flags now [32m 0---S--[0m

[33m 5264 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103317
1 cycles
put_reg (r15) = 01103317
flags now [32m 0---S--[0m
[36mREGS:  r15 01103316:01103317[0m

[33m 5265 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5268 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103317
0x1 + 0x1103317 + 0x0 = 0x1103318
1 + 17838871 + 0 = 17838872
flags now [32m 0------[0m
put_reg (r14) = 01103318
1 cycles
[36mREGS:  r14 01103317:01103318  psw 0----S--:0-------[0m

[33m 5269 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103317
0x1103317 - 0x1103438 - 0x0 = 0xfffffffffffffedf
17838871 - 17839160 - 0 = -289
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5270 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103317
MEM[01103317] <= 00u
flags now [32m 0---S--[0m

[33m 5271 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103318
1 cycles
put_reg (r15) = 01103318
flags now [32m 0---S--[0m
[36mREGS:  r15 01103317:01103318[0m

[33m 5272 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5275 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103318
0x1 + 0x1103318 + 0x0 = 0x1103319
1 + 17838872 + 0 = 17838873
flags now [32m 0------[0m
put_reg (r14) = 01103319
1 cycles
[36mREGS:  r14 01103318:01103319  psw 0----S--:0-------[0m

[33m 5276 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103318
0x1103318 - 0x1103438 - 0x0 = 0xfffffffffffffee0
17838872 - 17839160 - 0 = -288
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5277 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103318
MEM[01103318] <= 00u
flags now [32m 0---S--[0m

[33m 5278 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103319
1 cycles
put_reg (r15) = 01103319
flags now [32m 0---S--[0m
[36mREGS:  r15 01103318:01103319[0m

[33m 5279 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5282 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103319
0x1 + 0x1103319 + 0x0 = 0x110331a
1 + 17838873 + 0 = 17838874
flags now [32m 0------[0m
put_reg (r14) = 0110331a
1 cycles
[36mREGS:  r14 01103319:0110331a  psw 0----S--:0-------[0m

[33m 5283 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103319
0x1103319 - 0x1103438 - 0x0 = 0xfffffffffffffee1
17838873 - 17839160 - 0 = -287
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5284 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103319
MEM[01103319] <= 00u
flags now [32m 0---S--[0m

[33m 5285 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110331a
1 cycles
put_reg (r15) = 0110331a
flags now [32m 0---S--[0m
[36mREGS:  r15 01103319:0110331a[0m

[33m 5286 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5289 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110331a
0x1 + 0x110331a + 0x0 = 0x110331b
1 + 17838874 + 0 = 17838875
flags now [32m 0------[0m
put_reg (r14) = 0110331b
1 cycles
[36mREGS:  r14 0110331a:0110331b  psw 0----S--:0-------[0m

[33m 5290 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110331a
0x110331a - 0x1103438 - 0x0 = 0xfffffffffffffee2
17838874 - 17839160 - 0 = -286
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5291 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110331a
MEM[0110331a] <= 00u
flags now [32m 0---S--[0m

[33m 5292 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110331b
1 cycles
put_reg (r15) = 0110331b
flags now [32m 0---S--[0m
[36mREGS:  r15 0110331a:0110331b[0m

[33m 5293 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5296 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110331b
0x1 + 0x110331b + 0x0 = 0x110331c
1 + 17838875 + 0 = 17838876
flags now [32m 0------[0m
put_reg (r14) = 0110331c
1 cycles
[36mREGS:  r14 0110331b:0110331c  psw 0----S--:0-------[0m

[33m 5297 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110331b
0x110331b - 0x1103438 - 0x0 = 0xfffffffffffffee3
17838875 - 17839160 - 0 = -285
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5298 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110331b
MEM[0110331b] <= 00u
flags now [32m 0---S--[0m

[33m 5299 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110331c
1 cycles
put_reg (r15) = 0110331c
flags now [32m 0---S--[0m
[36mREGS:  r15 0110331b:0110331c[0m

[33m 5300 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5303 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110331c
0x1 + 0x110331c + 0x0 = 0x110331d
1 + 17838876 + 0 = 17838877
flags now [32m 0------[0m
put_reg (r14) = 0110331d
1 cycles
[36mREGS:  r14 0110331c:0110331d  psw 0----S--:0-------[0m

[33m 5304 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110331c
0x110331c - 0x1103438 - 0x0 = 0xfffffffffffffee4
17838876 - 17839160 - 0 = -284
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5305 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110331c
MEM[0110331c] <= 00u
flags now [32m 0---S--[0m

[33m 5306 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110331d
1 cycles
put_reg (r15) = 0110331d
flags now [32m 0---S--[0m
[36mREGS:  r15 0110331c:0110331d[0m

[33m 5307 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5310 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110331d
0x1 + 0x110331d + 0x0 = 0x110331e
1 + 17838877 + 0 = 17838878
flags now [32m 0------[0m
put_reg (r14) = 0110331e
1 cycles
[36mREGS:  r14 0110331d:0110331e  psw 0----S--:0-------[0m

[33m 5311 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110331d
0x110331d - 0x1103438 - 0x0 = 0xfffffffffffffee5
17838877 - 17839160 - 0 = -283
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5312 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110331d
MEM[0110331d] <= 00u
flags now [32m 0---S--[0m

[33m 5313 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110331e
1 cycles
put_reg (r15) = 0110331e
flags now [32m 0---S--[0m
[36mREGS:  r15 0110331d:0110331e[0m

[33m 5314 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5317 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110331e
0x1 + 0x110331e + 0x0 = 0x110331f
1 + 17838878 + 0 = 17838879
flags now [32m 0------[0m
put_reg (r14) = 0110331f
1 cycles
[36mREGS:  r14 0110331e:0110331f  psw 0----S--:0-------[0m

[33m 5318 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110331e
0x110331e - 0x1103438 - 0x0 = 0xfffffffffffffee6
17838878 - 17839160 - 0 = -282
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5319 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110331e
MEM[0110331e] <= 00u
flags now [32m 0---S--[0m

[33m 5320 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110331f
1 cycles
put_reg (r15) = 0110331f
flags now [32m 0---S--[0m
[36mREGS:  r15 0110331e:0110331f[0m

[33m 5321 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5324 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110331f
0x1 + 0x110331f + 0x0 = 0x1103320
1 + 17838879 + 0 = 17838880
flags now [32m 0------[0m
put_reg (r14) = 01103320
1 cycles
[36mREGS:  r14 0110331f:01103320  psw 0----S--:0-------[0m

[33m 5325 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110331f
0x110331f - 0x1103438 - 0x0 = 0xfffffffffffffee7
17838879 - 17839160 - 0 = -281
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5326 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110331f
MEM[0110331f] <= 00u
flags now [32m 0---S--[0m

[33m 5327 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103320
1 cycles
put_reg (r15) = 01103320
flags now [32m 0---S--[0m
[36mREGS:  r15 0110331f:01103320[0m

[33m 5328 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5331 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103320
0x1 + 0x1103320 + 0x0 = 0x1103321
1 + 17838880 + 0 = 17838881
flags now [32m 0------[0m
put_reg (r14) = 01103321
1 cycles
[36mREGS:  r14 01103320:01103321  psw 0----S--:0-------[0m

[33m 5332 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103320
0x1103320 - 0x1103438 - 0x0 = 0xfffffffffffffee8
17838880 - 17839160 - 0 = -280
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5333 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103320
MEM[01103320] <= 00u
flags now [32m 0---S--[0m

[33m 5334 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103321
1 cycles
put_reg (r15) = 01103321
flags now [32m 0---S--[0m
[36mREGS:  r15 01103320:01103321[0m

[33m 5335 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5338 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103321
0x1 + 0x1103321 + 0x0 = 0x1103322
1 + 17838881 + 0 = 17838882
flags now [32m 0------[0m
put_reg (r14) = 01103322
1 cycles
[36mREGS:  r14 01103321:01103322  psw 0----S--:0-------[0m

[33m 5339 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103321
0x1103321 - 0x1103438 - 0x0 = 0xfffffffffffffee9
17838881 - 17839160 - 0 = -279
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5340 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103321
MEM[01103321] <= 00u
flags now [32m 0---S--[0m

[33m 5341 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103322
1 cycles
put_reg (r15) = 01103322
flags now [32m 0---S--[0m
[36mREGS:  r15 01103321:01103322[0m

[33m 5342 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5345 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103322
0x1 + 0x1103322 + 0x0 = 0x1103323
1 + 17838882 + 0 = 17838883
flags now [32m 0------[0m
put_reg (r14) = 01103323
1 cycles
[36mREGS:  r14 01103322:01103323  psw 0----S--:0-------[0m

[33m 5346 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103322
0x1103322 - 0x1103438 - 0x0 = 0xfffffffffffffeea
17838882 - 17839160 - 0 = -278
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5347 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103322
MEM[01103322] <= 00u
flags now [32m 0---S--[0m

[33m 5348 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103323
1 cycles
put_reg (r15) = 01103323
flags now [32m 0---S--[0m
[36mREGS:  r15 01103322:01103323[0m

[33m 5349 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5352 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103323
0x1 + 0x1103323 + 0x0 = 0x1103324
1 + 17838883 + 0 = 17838884
flags now [32m 0------[0m
put_reg (r14) = 01103324
1 cycles
[36mREGS:  r14 01103323:01103324  psw 0----S--:0-------[0m

[33m 5353 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103323
0x1103323 - 0x1103438 - 0x0 = 0xfffffffffffffeeb
17838883 - 17839160 - 0 = -277
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5354 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103323
MEM[01103323] <= 00u
flags now [32m 0---S--[0m

[33m 5355 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103324
1 cycles
put_reg (r15) = 01103324
flags now [32m 0---S--[0m
[36mREGS:  r15 01103323:01103324[0m

[33m 5356 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5359 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103324
0x1 + 0x1103324 + 0x0 = 0x1103325
1 + 17838884 + 0 = 17838885
flags now [32m 0------[0m
put_reg (r14) = 01103325
1 cycles
[36mREGS:  r14 01103324:01103325  psw 0----S--:0-------[0m

[33m 5360 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103324
0x1103324 - 0x1103438 - 0x0 = 0xfffffffffffffeec
17838884 - 17839160 - 0 = -276
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5361 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103324
MEM[01103324] <= 00u
flags now [32m 0---S--[0m

[33m 5362 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103325
1 cycles
put_reg (r15) = 01103325
flags now [32m 0---S--[0m
[36mREGS:  r15 01103324:01103325[0m

[33m 5363 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5366 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103325
0x1 + 0x1103325 + 0x0 = 0x1103326
1 + 17838885 + 0 = 17838886
flags now [32m 0------[0m
put_reg (r14) = 01103326
1 cycles
[36mREGS:  r14 01103325:01103326  psw 0----S--:0-------[0m

[33m 5367 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103325
0x1103325 - 0x1103438 - 0x0 = 0xfffffffffffffeed
17838885 - 17839160 - 0 = -275
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5368 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103325
MEM[01103325] <= 00u
flags now [32m 0---S--[0m

[33m 5369 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103326
1 cycles
put_reg (r15) = 01103326
flags now [32m 0---S--[0m
[36mREGS:  r15 01103325:01103326[0m

[33m 5370 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5373 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103326
0x1 + 0x1103326 + 0x0 = 0x1103327
1 + 17838886 + 0 = 17838887
flags now [32m 0------[0m
put_reg (r14) = 01103327
1 cycles
[36mREGS:  r14 01103326:01103327  psw 0----S--:0-------[0m

[33m 5374 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103326
0x1103326 - 0x1103438 - 0x0 = 0xfffffffffffffeee
17838886 - 17839160 - 0 = -274
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5375 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103326
MEM[01103326] <= 00u
flags now [32m 0---S--[0m

[33m 5376 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103327
1 cycles
put_reg (r15) = 01103327
flags now [32m 0---S--[0m
[36mREGS:  r15 01103326:01103327[0m

[33m 5377 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5380 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103327
0x1 + 0x1103327 + 0x0 = 0x1103328
1 + 17838887 + 0 = 17838888
flags now [32m 0------[0m
put_reg (r14) = 01103328
1 cycles
[36mREGS:  r14 01103327:01103328  psw 0----S--:0-------[0m

[33m 5381 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103327
0x1103327 - 0x1103438 - 0x0 = 0xfffffffffffffeef
17838887 - 17839160 - 0 = -273
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5382 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103327
MEM[01103327] <= 00u
flags now [32m 0---S--[0m

[33m 5383 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103328
1 cycles
put_reg (r15) = 01103328
flags now [32m 0---S--[0m
[36mREGS:  r15 01103327:01103328[0m

[33m 5384 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5387 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103328
0x1 + 0x1103328 + 0x0 = 0x1103329
1 + 17838888 + 0 = 17838889
flags now [32m 0------[0m
put_reg (r14) = 01103329
1 cycles
[36mREGS:  r14 01103328:01103329  psw 0----S--:0-------[0m

[33m 5388 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103328
0x1103328 - 0x1103438 - 0x0 = 0xfffffffffffffef0
17838888 - 17839160 - 0 = -272
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5389 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103328
MEM[01103328] <= 00u
flags now [32m 0---S--[0m

[33m 5390 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103329
1 cycles
put_reg (r15) = 01103329
flags now [32m 0---S--[0m
[36mREGS:  r15 01103328:01103329[0m

[33m 5391 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5394 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103329
0x1 + 0x1103329 + 0x0 = 0x110332a
1 + 17838889 + 0 = 17838890
flags now [32m 0------[0m
put_reg (r14) = 0110332a
1 cycles
[36mREGS:  r14 01103329:0110332a  psw 0----S--:0-------[0m

[33m 5395 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103329
0x1103329 - 0x1103438 - 0x0 = 0xfffffffffffffef1
17838889 - 17839160 - 0 = -271
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5396 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103329
MEM[01103329] <= 00u
flags now [32m 0---S--[0m

[33m 5397 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110332a
1 cycles
put_reg (r15) = 0110332a
flags now [32m 0---S--[0m
[36mREGS:  r15 01103329:0110332a[0m

[33m 5398 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5401 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110332a
0x1 + 0x110332a + 0x0 = 0x110332b
1 + 17838890 + 0 = 17838891
flags now [32m 0------[0m
put_reg (r14) = 0110332b
1 cycles
[36mREGS:  r14 0110332a:0110332b  psw 0----S--:0-------[0m

[33m 5402 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110332a
0x110332a - 0x1103438 - 0x0 = 0xfffffffffffffef2
17838890 - 17839160 - 0 = -270
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5403 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110332a
MEM[0110332a] <= 00u
flags now [32m 0---S--[0m

[33m 5404 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110332b
1 cycles
put_reg (r15) = 0110332b
flags now [32m 0---S--[0m
[36mREGS:  r15 0110332a:0110332b[0m

[33m 5405 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5408 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110332b
0x1 + 0x110332b + 0x0 = 0x110332c
1 + 17838891 + 0 = 17838892
flags now [32m 0------[0m
put_reg (r14) = 0110332c
1 cycles
[36mREGS:  r14 0110332b:0110332c  psw 0----S--:0-------[0m

[33m 5409 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110332b
0x110332b - 0x1103438 - 0x0 = 0xfffffffffffffef3
17838891 - 17839160 - 0 = -269
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5410 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110332b
MEM[0110332b] <= 00u
flags now [32m 0---S--[0m

[33m 5411 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110332c
1 cycles
put_reg (r15) = 0110332c
flags now [32m 0---S--[0m
[36mREGS:  r15 0110332b:0110332c[0m

[33m 5412 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5415 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110332c
0x1 + 0x110332c + 0x0 = 0x110332d
1 + 17838892 + 0 = 17838893
flags now [32m 0------[0m
put_reg (r14) = 0110332d
1 cycles
[36mREGS:  r14 0110332c:0110332d  psw 0----S--:0-------[0m

[33m 5416 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110332c
0x110332c - 0x1103438 - 0x0 = 0xfffffffffffffef4
17838892 - 17839160 - 0 = -268
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5417 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110332c
MEM[0110332c] <= 00u
flags now [32m 0---S--[0m

[33m 5418 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110332d
1 cycles
put_reg (r15) = 0110332d
flags now [32m 0---S--[0m
[36mREGS:  r15 0110332c:0110332d[0m

[33m 5419 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5422 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110332d
0x1 + 0x110332d + 0x0 = 0x110332e
1 + 17838893 + 0 = 17838894
flags now [32m 0------[0m
put_reg (r14) = 0110332e
1 cycles
[36mREGS:  r14 0110332d:0110332e  psw 0----S--:0-------[0m

[33m 5423 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110332d
0x110332d - 0x1103438 - 0x0 = 0xfffffffffffffef5
17838893 - 17839160 - 0 = -267
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5424 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110332d
MEM[0110332d] <= 00u
flags now [32m 0---S--[0m

[33m 5425 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110332e
1 cycles
put_reg (r15) = 0110332e
flags now [32m 0---S--[0m
[36mREGS:  r15 0110332d:0110332e[0m

[33m 5426 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5429 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110332e
0x1 + 0x110332e + 0x0 = 0x110332f
1 + 17838894 + 0 = 17838895
flags now [32m 0------[0m
put_reg (r14) = 0110332f
1 cycles
[36mREGS:  r14 0110332e:0110332f  psw 0----S--:0-------[0m

[33m 5430 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110332e
0x110332e - 0x1103438 - 0x0 = 0xfffffffffffffef6
17838894 - 17839160 - 0 = -266
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5431 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110332e
MEM[0110332e] <= 00u
flags now [32m 0---S--[0m

[33m 5432 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110332f
1 cycles
put_reg (r15) = 0110332f
flags now [32m 0---S--[0m
[36mREGS:  r15 0110332e:0110332f[0m

[33m 5433 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5436 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110332f
0x1 + 0x110332f + 0x0 = 0x1103330
1 + 17838895 + 0 = 17838896
flags now [32m 0------[0m
put_reg (r14) = 01103330
1 cycles
[36mREGS:  r14 0110332f:01103330  psw 0----S--:0-------[0m

[33m 5437 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110332f
0x110332f - 0x1103438 - 0x0 = 0xfffffffffffffef7
17838895 - 17839160 - 0 = -265
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5438 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110332f
MEM[0110332f] <= 00u
flags now [32m 0---S--[0m

[33m 5439 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103330
1 cycles
put_reg (r15) = 01103330
flags now [32m 0---S--[0m
[36mREGS:  r15 0110332f:01103330[0m

[33m 5440 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5443 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103330
0x1 + 0x1103330 + 0x0 = 0x1103331
1 + 17838896 + 0 = 17838897
flags now [32m 0------[0m
put_reg (r14) = 01103331
1 cycles
[36mREGS:  r14 01103330:01103331  psw 0----S--:0-------[0m

[33m 5444 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103330
0x1103330 - 0x1103438 - 0x0 = 0xfffffffffffffef8
17838896 - 17839160 - 0 = -264
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5445 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103330
MEM[01103330] <= 00u
flags now [32m 0---S--[0m

[33m 5446 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103331
1 cycles
put_reg (r15) = 01103331
flags now [32m 0---S--[0m
[36mREGS:  r15 01103330:01103331[0m

[33m 5447 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5450 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103331
0x1 + 0x1103331 + 0x0 = 0x1103332
1 + 17838897 + 0 = 17838898
flags now [32m 0------[0m
put_reg (r14) = 01103332
1 cycles
[36mREGS:  r14 01103331:01103332  psw 0----S--:0-------[0m

[33m 5451 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103331
0x1103331 - 0x1103438 - 0x0 = 0xfffffffffffffef9
17838897 - 17839160 - 0 = -263
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5452 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103331
MEM[01103331] <= 00u
flags now [32m 0---S--[0m

[33m 5453 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103332
1 cycles
put_reg (r15) = 01103332
flags now [32m 0---S--[0m
[36mREGS:  r15 01103331:01103332[0m

[33m 5454 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5457 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103332
0x1 + 0x1103332 + 0x0 = 0x1103333
1 + 17838898 + 0 = 17838899
flags now [32m 0------[0m
put_reg (r14) = 01103333
1 cycles
[36mREGS:  r14 01103332:01103333  psw 0----S--:0-------[0m

[33m 5458 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103332
0x1103332 - 0x1103438 - 0x0 = 0xfffffffffffffefa
17838898 - 17839160 - 0 = -262
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5459 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103332
MEM[01103332] <= 00u
flags now [32m 0---S--[0m

[33m 5460 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103333
1 cycles
put_reg (r15) = 01103333
flags now [32m 0---S--[0m
[36mREGS:  r15 01103332:01103333[0m

[33m 5461 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5464 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103333
0x1 + 0x1103333 + 0x0 = 0x1103334
1 + 17838899 + 0 = 17838900
flags now [32m 0------[0m
put_reg (r14) = 01103334
1 cycles
[36mREGS:  r14 01103333:01103334  psw 0----S--:0-------[0m

[33m 5465 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103333
0x1103333 - 0x1103438 - 0x0 = 0xfffffffffffffefb
17838899 - 17839160 - 0 = -261
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5466 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103333
MEM[01103333] <= 00u
flags now [32m 0---S--[0m

[33m 5467 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103334
1 cycles
put_reg (r15) = 01103334
flags now [32m 0---S--[0m
[36mREGS:  r15 01103333:01103334[0m

[33m 5468 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5471 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103334
0x1 + 0x1103334 + 0x0 = 0x1103335
1 + 17838900 + 0 = 17838901
flags now [32m 0------[0m
put_reg (r14) = 01103335
1 cycles
[36mREGS:  r14 01103334:01103335  psw 0----S--:0-------[0m

[33m 5472 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103334
0x1103334 - 0x1103438 - 0x0 = 0xfffffffffffffefc
17838900 - 17839160 - 0 = -260
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5473 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103334
MEM[01103334] <= 00u
flags now [32m 0---S--[0m

[33m 5474 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103335
1 cycles
put_reg (r15) = 01103335
flags now [32m 0---S--[0m
[36mREGS:  r15 01103334:01103335[0m

[33m 5475 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5478 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103335
0x1 + 0x1103335 + 0x0 = 0x1103336
1 + 17838901 + 0 = 17838902
flags now [32m 0------[0m
put_reg (r14) = 01103336
1 cycles
[36mREGS:  r14 01103335:01103336  psw 0----S--:0-------[0m

[33m 5479 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103335
0x1103335 - 0x1103438 - 0x0 = 0xfffffffffffffefd
17838901 - 17839160 - 0 = -259
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5480 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103335
MEM[01103335] <= 00u
flags now [32m 0---S--[0m

[33m 5481 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103336
1 cycles
put_reg (r15) = 01103336
flags now [32m 0---S--[0m
[36mREGS:  r15 01103335:01103336[0m

[33m 5482 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5485 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103336
0x1 + 0x1103336 + 0x0 = 0x1103337
1 + 17838902 + 0 = 17838903
flags now [32m 0------[0m
put_reg (r14) = 01103337
1 cycles
[36mREGS:  r14 01103336:01103337  psw 0----S--:0-------[0m

[33m 5486 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103336
0x1103336 - 0x1103438 - 0x0 = 0xfffffffffffffefe
17838902 - 17839160 - 0 = -258
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5487 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103336
MEM[01103336] <= 00u
flags now [32m 0---S--[0m

[33m 5488 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103337
1 cycles
put_reg (r15) = 01103337
flags now [32m 0---S--[0m
[36mREGS:  r15 01103336:01103337[0m

[33m 5489 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5492 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103337
0x1 + 0x1103337 + 0x0 = 0x1103338
1 + 17838903 + 0 = 17838904
flags now [32m 0------[0m
put_reg (r14) = 01103338
1 cycles
[36mREGS:  r14 01103337:01103338  psw 0----S--:0-------[0m

[33m 5493 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103337
0x1103337 - 0x1103438 - 0x0 = 0xfffffffffffffeff
17838903 - 17839160 - 0 = -257
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5494 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103337
MEM[01103337] <= 00u
flags now [32m 0---S--[0m

[33m 5495 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103338
1 cycles
put_reg (r15) = 01103338
flags now [32m 0---S--[0m
[36mREGS:  r15 01103337:01103338[0m

[33m 5496 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5499 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103338
0x1 + 0x1103338 + 0x0 = 0x1103339
1 + 17838904 + 0 = 17838905
flags now [32m 0------[0m
put_reg (r14) = 01103339
1 cycles
[36mREGS:  r14 01103338:01103339  psw 0----S--:0-------[0m

[33m 5500 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103338
0x1103338 - 0x1103438 - 0x0 = 0xffffffffffffff00
17838904 - 17839160 - 0 = -256
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5501 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103338
MEM[01103338] <= 00u
flags now [32m 0---S--[0m

[33m 5502 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103339
1 cycles
put_reg (r15) = 01103339
flags now [32m 0---S--[0m
[36mREGS:  r15 01103338:01103339[0m

[33m 5503 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5506 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103339
0x1 + 0x1103339 + 0x0 = 0x110333a
1 + 17838905 + 0 = 17838906
flags now [32m 0------[0m
put_reg (r14) = 0110333a
1 cycles
[36mREGS:  r14 01103339:0110333a  psw 0----S--:0-------[0m

[33m 5507 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103339
0x1103339 - 0x1103438 - 0x0 = 0xffffffffffffff01
17838905 - 17839160 - 0 = -255
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5508 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103339
MEM[01103339] <= 00u
flags now [32m 0---S--[0m

[33m 5509 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110333a
1 cycles
put_reg (r15) = 0110333a
flags now [32m 0---S--[0m
[36mREGS:  r15 01103339:0110333a[0m

[33m 5510 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5513 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110333a
0x1 + 0x110333a + 0x0 = 0x110333b
1 + 17838906 + 0 = 17838907
flags now [32m 0------[0m
put_reg (r14) = 0110333b
1 cycles
[36mREGS:  r14 0110333a:0110333b  psw 0----S--:0-------[0m

[33m 5514 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110333a
0x110333a - 0x1103438 - 0x0 = 0xffffffffffffff02
17838906 - 17839160 - 0 = -254
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5515 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110333a
MEM[0110333a] <= 00u
flags now [32m 0---S--[0m

[33m 5516 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110333b
1 cycles
put_reg (r15) = 0110333b
flags now [32m 0---S--[0m
[36mREGS:  r15 0110333a:0110333b[0m

[33m 5517 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5520 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110333b
0x1 + 0x110333b + 0x0 = 0x110333c
1 + 17838907 + 0 = 17838908
flags now [32m 0------[0m
put_reg (r14) = 0110333c
1 cycles
[36mREGS:  r14 0110333b:0110333c  psw 0----S--:0-------[0m

[33m 5521 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110333b
0x110333b - 0x1103438 - 0x0 = 0xffffffffffffff03
17838907 - 17839160 - 0 = -253
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5522 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110333b
MEM[0110333b] <= 00u
flags now [32m 0---S--[0m

[33m 5523 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110333c
1 cycles
put_reg (r15) = 0110333c
flags now [32m 0---S--[0m
[36mREGS:  r15 0110333b:0110333c[0m

[33m 5524 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5527 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110333c
0x1 + 0x110333c + 0x0 = 0x110333d
1 + 17838908 + 0 = 17838909
flags now [32m 0------[0m
put_reg (r14) = 0110333d
1 cycles
[36mREGS:  r14 0110333c:0110333d  psw 0----S--:0-------[0m

[33m 5528 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110333c
0x110333c - 0x1103438 - 0x0 = 0xffffffffffffff04
17838908 - 17839160 - 0 = -252
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5529 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110333c
MEM[0110333c] <= 00u
flags now [32m 0---S--[0m

[33m 5530 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110333d
1 cycles
put_reg (r15) = 0110333d
flags now [32m 0---S--[0m
[36mREGS:  r15 0110333c:0110333d[0m

[33m 5531 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5534 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110333d
0x1 + 0x110333d + 0x0 = 0x110333e
1 + 17838909 + 0 = 17838910
flags now [32m 0------[0m
put_reg (r14) = 0110333e
1 cycles
[36mREGS:  r14 0110333d:0110333e  psw 0----S--:0-------[0m

[33m 5535 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110333d
0x110333d - 0x1103438 - 0x0 = 0xffffffffffffff05
17838909 - 17839160 - 0 = -251
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5536 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110333d
MEM[0110333d] <= 00u
flags now [32m 0---S--[0m

[33m 5537 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110333e
1 cycles
put_reg (r15) = 0110333e
flags now [32m 0---S--[0m
[36mREGS:  r15 0110333d:0110333e[0m

[33m 5538 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5541 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110333e
0x1 + 0x110333e + 0x0 = 0x110333f
1 + 17838910 + 0 = 17838911
flags now [32m 0------[0m
put_reg (r14) = 0110333f
1 cycles
[36mREGS:  r14 0110333e:0110333f  psw 0----S--:0-------[0m

[33m 5542 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110333e
0x110333e - 0x1103438 - 0x0 = 0xffffffffffffff06
17838910 - 17839160 - 0 = -250
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5543 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110333e
MEM[0110333e] <= 00u
flags now [32m 0---S--[0m

[33m 5544 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110333f
1 cycles
put_reg (r15) = 0110333f
flags now [32m 0---S--[0m
[36mREGS:  r15 0110333e:0110333f[0m

[33m 5545 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5548 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110333f
0x1 + 0x110333f + 0x0 = 0x1103340
1 + 17838911 + 0 = 17838912
flags now [32m 0------[0m
put_reg (r14) = 01103340
1 cycles
[36mREGS:  r14 0110333f:01103340  psw 0----S--:0-------[0m

[33m 5549 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110333f
0x110333f - 0x1103438 - 0x0 = 0xffffffffffffff07
17838911 - 17839160 - 0 = -249
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5550 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110333f
MEM[0110333f] <= 00u
flags now [32m 0---S--[0m

[33m 5551 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103340
1 cycles
put_reg (r15) = 01103340
flags now [32m 0---S--[0m
[36mREGS:  r15 0110333f:01103340[0m

[33m 5552 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5555 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103340
0x1 + 0x1103340 + 0x0 = 0x1103341
1 + 17838912 + 0 = 17838913
flags now [32m 0------[0m
put_reg (r14) = 01103341
1 cycles
[36mREGS:  r14 01103340:01103341  psw 0----S--:0-------[0m

[33m 5556 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103340
0x1103340 - 0x1103438 - 0x0 = 0xffffffffffffff08
17838912 - 17839160 - 0 = -248
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5557 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103340
MEM[01103340] <= 00u
flags now [32m 0---S--[0m

[33m 5558 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103341
1 cycles
put_reg (r15) = 01103341
flags now [32m 0---S--[0m
[36mREGS:  r15 01103340:01103341[0m

[33m 5559 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5562 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103341
0x1 + 0x1103341 + 0x0 = 0x1103342
1 + 17838913 + 0 = 17838914
flags now [32m 0------[0m
put_reg (r14) = 01103342
1 cycles
[36mREGS:  r14 01103341:01103342  psw 0----S--:0-------[0m

[33m 5563 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103341
0x1103341 - 0x1103438 - 0x0 = 0xffffffffffffff09
17838913 - 17839160 - 0 = -247
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5564 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103341
MEM[01103341] <= 00u
flags now [32m 0---S--[0m

[33m 5565 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103342
1 cycles
put_reg (r15) = 01103342
flags now [32m 0---S--[0m
[36mREGS:  r15 01103341:01103342[0m

[33m 5566 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5569 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103342
0x1 + 0x1103342 + 0x0 = 0x1103343
1 + 17838914 + 0 = 17838915
flags now [32m 0------[0m
put_reg (r14) = 01103343
1 cycles
[36mREGS:  r14 01103342:01103343  psw 0----S--:0-------[0m

[33m 5570 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103342
0x1103342 - 0x1103438 - 0x0 = 0xffffffffffffff0a
17838914 - 17839160 - 0 = -246
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5571 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103342
MEM[01103342] <= 00u
flags now [32m 0---S--[0m

[33m 5572 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103343
1 cycles
put_reg (r15) = 01103343
flags now [32m 0---S--[0m
[36mREGS:  r15 01103342:01103343[0m

[33m 5573 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5576 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103343
0x1 + 0x1103343 + 0x0 = 0x1103344
1 + 17838915 + 0 = 17838916
flags now [32m 0------[0m
put_reg (r14) = 01103344
1 cycles
[36mREGS:  r14 01103343:01103344  psw 0----S--:0-------[0m

[33m 5577 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103343
0x1103343 - 0x1103438 - 0x0 = 0xffffffffffffff0b
17838915 - 17839160 - 0 = -245
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5578 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103343
MEM[01103343] <= 00u
flags now [32m 0---S--[0m

[33m 5579 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103344
1 cycles
put_reg (r15) = 01103344
flags now [32m 0---S--[0m
[36mREGS:  r15 01103343:01103344[0m

[33m 5580 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5583 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103344
0x1 + 0x1103344 + 0x0 = 0x1103345
1 + 17838916 + 0 = 17838917
flags now [32m 0------[0m
put_reg (r14) = 01103345
1 cycles
[36mREGS:  r14 01103344:01103345  psw 0----S--:0-------[0m

[33m 5584 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103344
0x1103344 - 0x1103438 - 0x0 = 0xffffffffffffff0c
17838916 - 17839160 - 0 = -244
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5585 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103344
MEM[01103344] <= 00u
flags now [32m 0---S--[0m

[33m 5586 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103345
1 cycles
put_reg (r15) = 01103345
flags now [32m 0---S--[0m
[36mREGS:  r15 01103344:01103345[0m

[33m 5587 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5590 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103345
0x1 + 0x1103345 + 0x0 = 0x1103346
1 + 17838917 + 0 = 17838918
flags now [32m 0------[0m
put_reg (r14) = 01103346
1 cycles
[36mREGS:  r14 01103345:01103346  psw 0----S--:0-------[0m

[33m 5591 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103345
0x1103345 - 0x1103438 - 0x0 = 0xffffffffffffff0d
17838917 - 17839160 - 0 = -243
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5592 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103345
MEM[01103345] <= 00u
flags now [32m 0---S--[0m

[33m 5593 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103346
1 cycles
put_reg (r15) = 01103346
flags now [32m 0---S--[0m
[36mREGS:  r15 01103345:01103346[0m

[33m 5594 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5597 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103346
0x1 + 0x1103346 + 0x0 = 0x1103347
1 + 17838918 + 0 = 17838919
flags now [32m 0------[0m
put_reg (r14) = 01103347
1 cycles
[36mREGS:  r14 01103346:01103347  psw 0----S--:0-------[0m

[33m 5598 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103346
0x1103346 - 0x1103438 - 0x0 = 0xffffffffffffff0e
17838918 - 17839160 - 0 = -242
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5599 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103346
MEM[01103346] <= 00u
flags now [32m 0---S--[0m

[33m 5600 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103347
1 cycles
put_reg (r15) = 01103347
flags now [32m 0---S--[0m
[36mREGS:  r15 01103346:01103347[0m

[33m 5601 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5604 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103347
0x1 + 0x1103347 + 0x0 = 0x1103348
1 + 17838919 + 0 = 17838920
flags now [32m 0------[0m
put_reg (r14) = 01103348
1 cycles
[36mREGS:  r14 01103347:01103348  psw 0----S--:0-------[0m

[33m 5605 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103347
0x1103347 - 0x1103438 - 0x0 = 0xffffffffffffff0f
17838919 - 17839160 - 0 = -241
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5606 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103347
MEM[01103347] <= 00u
flags now [32m 0---S--[0m

[33m 5607 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103348
1 cycles
put_reg (r15) = 01103348
flags now [32m 0---S--[0m
[36mREGS:  r15 01103347:01103348[0m

[33m 5608 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5611 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103348
0x1 + 0x1103348 + 0x0 = 0x1103349
1 + 17838920 + 0 = 17838921
flags now [32m 0------[0m
put_reg (r14) = 01103349
1 cycles
[36mREGS:  r14 01103348:01103349  psw 0----S--:0-------[0m

[33m 5612 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103348
0x1103348 - 0x1103438 - 0x0 = 0xffffffffffffff10
17838920 - 17839160 - 0 = -240
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5613 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103348
MEM[01103348] <= 00u
flags now [32m 0---S--[0m

[33m 5614 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103349
1 cycles
put_reg (r15) = 01103349
flags now [32m 0---S--[0m
[36mREGS:  r15 01103348:01103349[0m

[33m 5615 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5618 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103349
0x1 + 0x1103349 + 0x0 = 0x110334a
1 + 17838921 + 0 = 17838922
flags now [32m 0------[0m
put_reg (r14) = 0110334a
1 cycles
[36mREGS:  r14 01103349:0110334a  psw 0----S--:0-------[0m

[33m 5619 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103349
0x1103349 - 0x1103438 - 0x0 = 0xffffffffffffff11
17838921 - 17839160 - 0 = -239
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5620 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103349
MEM[01103349] <= 00u
flags now [32m 0---S--[0m

[33m 5621 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110334a
1 cycles
put_reg (r15) = 0110334a
flags now [32m 0---S--[0m
[36mREGS:  r15 01103349:0110334a[0m

[33m 5622 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5625 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110334a
0x1 + 0x110334a + 0x0 = 0x110334b
1 + 17838922 + 0 = 17838923
flags now [32m 0------[0m
put_reg (r14) = 0110334b
1 cycles
[36mREGS:  r14 0110334a:0110334b  psw 0----S--:0-------[0m

[33m 5626 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110334a
0x110334a - 0x1103438 - 0x0 = 0xffffffffffffff12
17838922 - 17839160 - 0 = -238
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5627 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110334a
MEM[0110334a] <= 00u
flags now [32m 0---S--[0m

[33m 5628 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110334b
1 cycles
put_reg (r15) = 0110334b
flags now [32m 0---S--[0m
[36mREGS:  r15 0110334a:0110334b[0m

[33m 5629 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5632 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110334b
0x1 + 0x110334b + 0x0 = 0x110334c
1 + 17838923 + 0 = 17838924
flags now [32m 0------[0m
put_reg (r14) = 0110334c
1 cycles
[36mREGS:  r14 0110334b:0110334c  psw 0----S--:0-------[0m

[33m 5633 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110334b
0x110334b - 0x1103438 - 0x0 = 0xffffffffffffff13
17838923 - 17839160 - 0 = -237
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5634 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110334b
MEM[0110334b] <= 00u
flags now [32m 0---S--[0m

[33m 5635 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110334c
1 cycles
put_reg (r15) = 0110334c
flags now [32m 0---S--[0m
[36mREGS:  r15 0110334b:0110334c[0m

[33m 5636 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5639 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110334c
0x1 + 0x110334c + 0x0 = 0x110334d
1 + 17838924 + 0 = 17838925
flags now [32m 0------[0m
put_reg (r14) = 0110334d
1 cycles
[36mREGS:  r14 0110334c:0110334d  psw 0----S--:0-------[0m

[33m 5640 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110334c
0x110334c - 0x1103438 - 0x0 = 0xffffffffffffff14
17838924 - 17839160 - 0 = -236
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5641 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110334c
MEM[0110334c] <= 00u
flags now [32m 0---S--[0m

[33m 5642 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110334d
1 cycles
put_reg (r15) = 0110334d
flags now [32m 0---S--[0m
[36mREGS:  r15 0110334c:0110334d[0m

[33m 5643 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5646 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110334d
0x1 + 0x110334d + 0x0 = 0x110334e
1 + 17838925 + 0 = 17838926
flags now [32m 0------[0m
put_reg (r14) = 0110334e
1 cycles
[36mREGS:  r14 0110334d:0110334e  psw 0----S--:0-------[0m

[33m 5647 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110334d
0x110334d - 0x1103438 - 0x0 = 0xffffffffffffff15
17838925 - 17839160 - 0 = -235
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5648 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110334d
MEM[0110334d] <= 00u
flags now [32m 0---S--[0m

[33m 5649 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110334e
1 cycles
put_reg (r15) = 0110334e
flags now [32m 0---S--[0m
[36mREGS:  r15 0110334d:0110334e[0m

[33m 5650 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5653 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110334e
0x1 + 0x110334e + 0x0 = 0x110334f
1 + 17838926 + 0 = 17838927
flags now [32m 0------[0m
put_reg (r14) = 0110334f
1 cycles
[36mREGS:  r14 0110334e:0110334f  psw 0----S--:0-------[0m

[33m 5654 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110334e
0x110334e - 0x1103438 - 0x0 = 0xffffffffffffff16
17838926 - 17839160 - 0 = -234
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5655 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110334e
MEM[0110334e] <= 00u
flags now [32m 0---S--[0m

[33m 5656 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110334f
1 cycles
put_reg (r15) = 0110334f
flags now [32m 0---S--[0m
[36mREGS:  r15 0110334e:0110334f[0m

[33m 5657 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5660 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110334f
0x1 + 0x110334f + 0x0 = 0x1103350
1 + 17838927 + 0 = 17838928
flags now [32m 0------[0m
put_reg (r14) = 01103350
1 cycles
[36mREGS:  r14 0110334f:01103350  psw 0----S--:0-------[0m

[33m 5661 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110334f
0x110334f - 0x1103438 - 0x0 = 0xffffffffffffff17
17838927 - 17839160 - 0 = -233
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5662 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110334f
MEM[0110334f] <= 00u
flags now [32m 0---S--[0m

[33m 5663 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103350
1 cycles
put_reg (r15) = 01103350
flags now [32m 0---S--[0m
[36mREGS:  r15 0110334f:01103350[0m

[33m 5664 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5667 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103350
0x1 + 0x1103350 + 0x0 = 0x1103351
1 + 17838928 + 0 = 17838929
flags now [32m 0------[0m
put_reg (r14) = 01103351
1 cycles
[36mREGS:  r14 01103350:01103351  psw 0----S--:0-------[0m

[33m 5668 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103350
0x1103350 - 0x1103438 - 0x0 = 0xffffffffffffff18
17838928 - 17839160 - 0 = -232
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5669 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103350
MEM[01103350] <= 00u
flags now [32m 0---S--[0m

[33m 5670 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103351
1 cycles
put_reg (r15) = 01103351
flags now [32m 0---S--[0m
[36mREGS:  r15 01103350:01103351[0m

[33m 5671 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5674 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103351
0x1 + 0x1103351 + 0x0 = 0x1103352
1 + 17838929 + 0 = 17838930
flags now [32m 0------[0m
put_reg (r14) = 01103352
1 cycles
[36mREGS:  r14 01103351:01103352  psw 0----S--:0-------[0m

[33m 5675 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103351
0x1103351 - 0x1103438 - 0x0 = 0xffffffffffffff19
17838929 - 17839160 - 0 = -231
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5676 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103351
MEM[01103351] <= 00u
flags now [32m 0---S--[0m

[33m 5677 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103352
1 cycles
put_reg (r15) = 01103352
flags now [32m 0---S--[0m
[36mREGS:  r15 01103351:01103352[0m

[33m 5678 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5681 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103352
0x1 + 0x1103352 + 0x0 = 0x1103353
1 + 17838930 + 0 = 17838931
flags now [32m 0------[0m
put_reg (r14) = 01103353
1 cycles
[36mREGS:  r14 01103352:01103353  psw 0----S--:0-------[0m

[33m 5682 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103352
0x1103352 - 0x1103438 - 0x0 = 0xffffffffffffff1a
17838930 - 17839160 - 0 = -230
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5683 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103352
MEM[01103352] <= 00u
flags now [32m 0---S--[0m

[33m 5684 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103353
1 cycles
put_reg (r15) = 01103353
flags now [32m 0---S--[0m
[36mREGS:  r15 01103352:01103353[0m

[33m 5685 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5688 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103353
0x1 + 0x1103353 + 0x0 = 0x1103354
1 + 17838931 + 0 = 17838932
flags now [32m 0------[0m
put_reg (r14) = 01103354
1 cycles
[36mREGS:  r14 01103353:01103354  psw 0----S--:0-------[0m

[33m 5689 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103353
0x1103353 - 0x1103438 - 0x0 = 0xffffffffffffff1b
17838931 - 17839160 - 0 = -229
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5690 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103353
MEM[01103353] <= 00u
flags now [32m 0---S--[0m

[33m 5691 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103354
1 cycles
put_reg (r15) = 01103354
flags now [32m 0---S--[0m
[36mREGS:  r15 01103353:01103354[0m

[33m 5692 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5695 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103354
0x1 + 0x1103354 + 0x0 = 0x1103355
1 + 17838932 + 0 = 17838933
flags now [32m 0------[0m
put_reg (r14) = 01103355
1 cycles
[36mREGS:  r14 01103354:01103355  psw 0----S--:0-------[0m

[33m 5696 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103354
0x1103354 - 0x1103438 - 0x0 = 0xffffffffffffff1c
17838932 - 17839160 - 0 = -228
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5697 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103354
MEM[01103354] <= 00u
flags now [32m 0---S--[0m

[33m 5698 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103355
1 cycles
put_reg (r15) = 01103355
flags now [32m 0---S--[0m
[36mREGS:  r15 01103354:01103355[0m

[33m 5699 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5702 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103355
0x1 + 0x1103355 + 0x0 = 0x1103356
1 + 17838933 + 0 = 17838934
flags now [32m 0------[0m
put_reg (r14) = 01103356
1 cycles
[36mREGS:  r14 01103355:01103356  psw 0----S--:0-------[0m

[33m 5703 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103355
0x1103355 - 0x1103438 - 0x0 = 0xffffffffffffff1d
17838933 - 17839160 - 0 = -227
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5704 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103355
MEM[01103355] <= 00u
flags now [32m 0---S--[0m

[33m 5705 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103356
1 cycles
put_reg (r15) = 01103356
flags now [32m 0---S--[0m
[36mREGS:  r15 01103355:01103356[0m

[33m 5706 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5709 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103356
0x1 + 0x1103356 + 0x0 = 0x1103357
1 + 17838934 + 0 = 17838935
flags now [32m 0------[0m
put_reg (r14) = 01103357
1 cycles
[36mREGS:  r14 01103356:01103357  psw 0----S--:0-------[0m

[33m 5710 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103356
0x1103356 - 0x1103438 - 0x0 = 0xffffffffffffff1e
17838934 - 17839160 - 0 = -226
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5711 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103356
MEM[01103356] <= 00u
flags now [32m 0---S--[0m

[33m 5712 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103357
1 cycles
put_reg (r15) = 01103357
flags now [32m 0---S--[0m
[36mREGS:  r15 01103356:01103357[0m

[33m 5713 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5716 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103357
0x1 + 0x1103357 + 0x0 = 0x1103358
1 + 17838935 + 0 = 17838936
flags now [32m 0------[0m
put_reg (r14) = 01103358
1 cycles
[36mREGS:  r14 01103357:01103358  psw 0----S--:0-------[0m

[33m 5717 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103357
0x1103357 - 0x1103438 - 0x0 = 0xffffffffffffff1f
17838935 - 17839160 - 0 = -225
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5718 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103357
MEM[01103357] <= 00u
flags now [32m 0---S--[0m

[33m 5719 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103358
1 cycles
put_reg (r15) = 01103358
flags now [32m 0---S--[0m
[36mREGS:  r15 01103357:01103358[0m

[33m 5720 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5723 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103358
0x1 + 0x1103358 + 0x0 = 0x1103359
1 + 17838936 + 0 = 17838937
flags now [32m 0------[0m
put_reg (r14) = 01103359
1 cycles
[36mREGS:  r14 01103358:01103359  psw 0----S--:0-------[0m

[33m 5724 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103358
0x1103358 - 0x1103438 - 0x0 = 0xffffffffffffff20
17838936 - 17839160 - 0 = -224
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5725 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103358
MEM[01103358] <= 00u
flags now [32m 0---S--[0m

[33m 5726 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103359
1 cycles
put_reg (r15) = 01103359
flags now [32m 0---S--[0m
[36mREGS:  r15 01103358:01103359[0m

[33m 5727 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5730 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103359
0x1 + 0x1103359 + 0x0 = 0x110335a
1 + 17838937 + 0 = 17838938
flags now [32m 0------[0m
put_reg (r14) = 0110335a
1 cycles
[36mREGS:  r14 01103359:0110335a  psw 0----S--:0-------[0m

[33m 5731 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103359
0x1103359 - 0x1103438 - 0x0 = 0xffffffffffffff21
17838937 - 17839160 - 0 = -223
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5732 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103359
MEM[01103359] <= 00u
flags now [32m 0---S--[0m

[33m 5733 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110335a
1 cycles
put_reg (r15) = 0110335a
flags now [32m 0---S--[0m
[36mREGS:  r15 01103359:0110335a[0m

[33m 5734 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5737 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110335a
0x1 + 0x110335a + 0x0 = 0x110335b
1 + 17838938 + 0 = 17838939
flags now [32m 0------[0m
put_reg (r14) = 0110335b
1 cycles
[36mREGS:  r14 0110335a:0110335b  psw 0----S--:0-------[0m

[33m 5738 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110335a
0x110335a - 0x1103438 - 0x0 = 0xffffffffffffff22
17838938 - 17839160 - 0 = -222
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5739 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110335a
MEM[0110335a] <= 00u
flags now [32m 0---S--[0m

[33m 5740 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110335b
1 cycles
put_reg (r15) = 0110335b
flags now [32m 0---S--[0m
[36mREGS:  r15 0110335a:0110335b[0m

[33m 5741 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5744 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110335b
0x1 + 0x110335b + 0x0 = 0x110335c
1 + 17838939 + 0 = 17838940
flags now [32m 0------[0m
put_reg (r14) = 0110335c
1 cycles
[36mREGS:  r14 0110335b:0110335c  psw 0----S--:0-------[0m

[33m 5745 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110335b
0x110335b - 0x1103438 - 0x0 = 0xffffffffffffff23
17838939 - 17839160 - 0 = -221
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5746 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110335b
MEM[0110335b] <= 00u
flags now [32m 0---S--[0m

[33m 5747 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110335c
1 cycles
put_reg (r15) = 0110335c
flags now [32m 0---S--[0m
[36mREGS:  r15 0110335b:0110335c[0m

[33m 5748 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5751 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110335c
0x1 + 0x110335c + 0x0 = 0x110335d
1 + 17838940 + 0 = 17838941
flags now [32m 0------[0m
put_reg (r14) = 0110335d
1 cycles
[36mREGS:  r14 0110335c:0110335d  psw 0----S--:0-------[0m

[33m 5752 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110335c
0x110335c - 0x1103438 - 0x0 = 0xffffffffffffff24
17838940 - 17839160 - 0 = -220
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5753 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110335c
MEM[0110335c] <= 00u
flags now [32m 0---S--[0m

[33m 5754 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110335d
1 cycles
put_reg (r15) = 0110335d
flags now [32m 0---S--[0m
[36mREGS:  r15 0110335c:0110335d[0m

[33m 5755 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5758 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110335d
0x1 + 0x110335d + 0x0 = 0x110335e
1 + 17838941 + 0 = 17838942
flags now [32m 0------[0m
put_reg (r14) = 0110335e
1 cycles
[36mREGS:  r14 0110335d:0110335e  psw 0----S--:0-------[0m

[33m 5759 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110335d
0x110335d - 0x1103438 - 0x0 = 0xffffffffffffff25
17838941 - 17839160 - 0 = -219
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5760 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110335d
MEM[0110335d] <= 00u
flags now [32m 0---S--[0m

[33m 5761 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110335e
1 cycles
put_reg (r15) = 0110335e
flags now [32m 0---S--[0m
[36mREGS:  r15 0110335d:0110335e[0m

[33m 5762 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5765 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110335e
0x1 + 0x110335e + 0x0 = 0x110335f
1 + 17838942 + 0 = 17838943
flags now [32m 0------[0m
put_reg (r14) = 0110335f
1 cycles
[36mREGS:  r14 0110335e:0110335f  psw 0----S--:0-------[0m

[33m 5766 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110335e
0x110335e - 0x1103438 - 0x0 = 0xffffffffffffff26
17838942 - 17839160 - 0 = -218
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5767 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110335e
MEM[0110335e] <= 00u
flags now [32m 0---S--[0m

[33m 5768 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110335f
1 cycles
put_reg (r15) = 0110335f
flags now [32m 0---S--[0m
[36mREGS:  r15 0110335e:0110335f[0m

[33m 5769 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5772 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110335f
0x1 + 0x110335f + 0x0 = 0x1103360
1 + 17838943 + 0 = 17838944
flags now [32m 0------[0m
put_reg (r14) = 01103360
1 cycles
[36mREGS:  r14 0110335f:01103360  psw 0----S--:0-------[0m

[33m 5773 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110335f
0x110335f - 0x1103438 - 0x0 = 0xffffffffffffff27
17838943 - 17839160 - 0 = -217
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5774 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110335f
MEM[0110335f] <= 00u
flags now [32m 0---S--[0m

[33m 5775 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103360
1 cycles
put_reg (r15) = 01103360
flags now [32m 0---S--[0m
[36mREGS:  r15 0110335f:01103360[0m

[33m 5776 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5779 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103360
0x1 + 0x1103360 + 0x0 = 0x1103361
1 + 17838944 + 0 = 17838945
flags now [32m 0------[0m
put_reg (r14) = 01103361
1 cycles
[36mREGS:  r14 01103360:01103361  psw 0----S--:0-------[0m

[33m 5780 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103360
0x1103360 - 0x1103438 - 0x0 = 0xffffffffffffff28
17838944 - 17839160 - 0 = -216
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5781 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103360
MEM[01103360] <= 00u
flags now [32m 0---S--[0m

[33m 5782 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103361
1 cycles
put_reg (r15) = 01103361
flags now [32m 0---S--[0m
[36mREGS:  r15 01103360:01103361[0m

[33m 5783 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5786 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103361
0x1 + 0x1103361 + 0x0 = 0x1103362
1 + 17838945 + 0 = 17838946
flags now [32m 0------[0m
put_reg (r14) = 01103362
1 cycles
[36mREGS:  r14 01103361:01103362  psw 0----S--:0-------[0m

[33m 5787 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103361
0x1103361 - 0x1103438 - 0x0 = 0xffffffffffffff29
17838945 - 17839160 - 0 = -215
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5788 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103361
MEM[01103361] <= 00u
flags now [32m 0---S--[0m

[33m 5789 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103362
1 cycles
put_reg (r15) = 01103362
flags now [32m 0---S--[0m
[36mREGS:  r15 01103361:01103362[0m

[33m 5790 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5793 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103362
0x1 + 0x1103362 + 0x0 = 0x1103363
1 + 17838946 + 0 = 17838947
flags now [32m 0------[0m
put_reg (r14) = 01103363
1 cycles
[36mREGS:  r14 01103362:01103363  psw 0----S--:0-------[0m

[33m 5794 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103362
0x1103362 - 0x1103438 - 0x0 = 0xffffffffffffff2a
17838946 - 17839160 - 0 = -214
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5795 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103362
MEM[01103362] <= 00u
flags now [32m 0---S--[0m

[33m 5796 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103363
1 cycles
put_reg (r15) = 01103363
flags now [32m 0---S--[0m
[36mREGS:  r15 01103362:01103363[0m

[33m 5797 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5800 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103363
0x1 + 0x1103363 + 0x0 = 0x1103364
1 + 17838947 + 0 = 17838948
flags now [32m 0------[0m
put_reg (r14) = 01103364
1 cycles
[36mREGS:  r14 01103363:01103364  psw 0----S--:0-------[0m

[33m 5801 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103363
0x1103363 - 0x1103438 - 0x0 = 0xffffffffffffff2b
17838947 - 17839160 - 0 = -213
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5802 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103363
MEM[01103363] <= 00u
flags now [32m 0---S--[0m

[33m 5803 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103364
1 cycles
put_reg (r15) = 01103364
flags now [32m 0---S--[0m
[36mREGS:  r15 01103363:01103364[0m

[33m 5804 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5807 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103364
0x1 + 0x1103364 + 0x0 = 0x1103365
1 + 17838948 + 0 = 17838949
flags now [32m 0------[0m
put_reg (r14) = 01103365
1 cycles
[36mREGS:  r14 01103364:01103365  psw 0----S--:0-------[0m

[33m 5808 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103364
0x1103364 - 0x1103438 - 0x0 = 0xffffffffffffff2c
17838948 - 17839160 - 0 = -212
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5809 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103364
MEM[01103364] <= 00u
flags now [32m 0---S--[0m

[33m 5810 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103365
1 cycles
put_reg (r15) = 01103365
flags now [32m 0---S--[0m
[36mREGS:  r15 01103364:01103365[0m

[33m 5811 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5814 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103365
0x1 + 0x1103365 + 0x0 = 0x1103366
1 + 17838949 + 0 = 17838950
flags now [32m 0------[0m
put_reg (r14) = 01103366
1 cycles
[36mREGS:  r14 01103365:01103366  psw 0----S--:0-------[0m

[33m 5815 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103365
0x1103365 - 0x1103438 - 0x0 = 0xffffffffffffff2d
17838949 - 17839160 - 0 = -211
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5816 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103365
MEM[01103365] <= 00u
flags now [32m 0---S--[0m

[33m 5817 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103366
1 cycles
put_reg (r15) = 01103366
flags now [32m 0---S--[0m
[36mREGS:  r15 01103365:01103366[0m

[33m 5818 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5821 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103366
0x1 + 0x1103366 + 0x0 = 0x1103367
1 + 17838950 + 0 = 17838951
flags now [32m 0------[0m
put_reg (r14) = 01103367
1 cycles
[36mREGS:  r14 01103366:01103367  psw 0----S--:0-------[0m

[33m 5822 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103366
0x1103366 - 0x1103438 - 0x0 = 0xffffffffffffff2e
17838950 - 17839160 - 0 = -210
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5823 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103366
MEM[01103366] <= 00u
flags now [32m 0---S--[0m

[33m 5824 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103367
1 cycles
put_reg (r15) = 01103367
flags now [32m 0---S--[0m
[36mREGS:  r15 01103366:01103367[0m

[33m 5825 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5828 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103367
0x1 + 0x1103367 + 0x0 = 0x1103368
1 + 17838951 + 0 = 17838952
flags now [32m 0------[0m
put_reg (r14) = 01103368
1 cycles
[36mREGS:  r14 01103367:01103368  psw 0----S--:0-------[0m

[33m 5829 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103367
0x1103367 - 0x1103438 - 0x0 = 0xffffffffffffff2f
17838951 - 17839160 - 0 = -209
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5830 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103367
MEM[01103367] <= 00u
flags now [32m 0---S--[0m

[33m 5831 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103368
1 cycles
put_reg (r15) = 01103368
flags now [32m 0---S--[0m
[36mREGS:  r15 01103367:01103368[0m

[33m 5832 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5835 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103368
0x1 + 0x1103368 + 0x0 = 0x1103369
1 + 17838952 + 0 = 17838953
flags now [32m 0------[0m
put_reg (r14) = 01103369
1 cycles
[36mREGS:  r14 01103368:01103369  psw 0----S--:0-------[0m

[33m 5836 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103368
0x1103368 - 0x1103438 - 0x0 = 0xffffffffffffff30
17838952 - 17839160 - 0 = -208
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5837 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103368
MEM[01103368] <= 00u
flags now [32m 0---S--[0m

[33m 5838 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103369
1 cycles
put_reg (r15) = 01103369
flags now [32m 0---S--[0m
[36mREGS:  r15 01103368:01103369[0m

[33m 5839 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5842 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103369
0x1 + 0x1103369 + 0x0 = 0x110336a
1 + 17838953 + 0 = 17838954
flags now [32m 0------[0m
put_reg (r14) = 0110336a
1 cycles
[36mREGS:  r14 01103369:0110336a  psw 0----S--:0-------[0m

[33m 5843 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103369
0x1103369 - 0x1103438 - 0x0 = 0xffffffffffffff31
17838953 - 17839160 - 0 = -207
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5844 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103369
MEM[01103369] <= 00u
flags now [32m 0---S--[0m

[33m 5845 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110336a
1 cycles
put_reg (r15) = 0110336a
flags now [32m 0---S--[0m
[36mREGS:  r15 01103369:0110336a[0m

[33m 5846 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5849 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110336a
0x1 + 0x110336a + 0x0 = 0x110336b
1 + 17838954 + 0 = 17838955
flags now [32m 0------[0m
put_reg (r14) = 0110336b
1 cycles
[36mREGS:  r14 0110336a:0110336b  psw 0----S--:0-------[0m

[33m 5850 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110336a
0x110336a - 0x1103438 - 0x0 = 0xffffffffffffff32
17838954 - 17839160 - 0 = -206
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5851 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110336a
MEM[0110336a] <= 00u
flags now [32m 0---S--[0m

[33m 5852 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110336b
1 cycles
put_reg (r15) = 0110336b
flags now [32m 0---S--[0m
[36mREGS:  r15 0110336a:0110336b[0m

[33m 5853 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5856 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110336b
0x1 + 0x110336b + 0x0 = 0x110336c
1 + 17838955 + 0 = 17838956
flags now [32m 0------[0m
put_reg (r14) = 0110336c
1 cycles
[36mREGS:  r14 0110336b:0110336c  psw 0----S--:0-------[0m

[33m 5857 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110336b
0x110336b - 0x1103438 - 0x0 = 0xffffffffffffff33
17838955 - 17839160 - 0 = -205
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5858 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110336b
MEM[0110336b] <= 00u
flags now [32m 0---S--[0m

[33m 5859 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110336c
1 cycles
put_reg (r15) = 0110336c
flags now [32m 0---S--[0m
[36mREGS:  r15 0110336b:0110336c[0m

[33m 5860 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5863 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110336c
0x1 + 0x110336c + 0x0 = 0x110336d
1 + 17838956 + 0 = 17838957
flags now [32m 0------[0m
put_reg (r14) = 0110336d
1 cycles
[36mREGS:  r14 0110336c:0110336d  psw 0----S--:0-------[0m

[33m 5864 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110336c
0x110336c - 0x1103438 - 0x0 = 0xffffffffffffff34
17838956 - 17839160 - 0 = -204
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5865 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110336c
MEM[0110336c] <= 00u
flags now [32m 0---S--[0m

[33m 5866 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110336d
1 cycles
put_reg (r15) = 0110336d
flags now [32m 0---S--[0m
[36mREGS:  r15 0110336c:0110336d[0m

[33m 5867 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5870 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110336d
0x1 + 0x110336d + 0x0 = 0x110336e
1 + 17838957 + 0 = 17838958
flags now [32m 0------[0m
put_reg (r14) = 0110336e
1 cycles
[36mREGS:  r14 0110336d:0110336e  psw 0----S--:0-------[0m

[33m 5871 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110336d
0x110336d - 0x1103438 - 0x0 = 0xffffffffffffff35
17838957 - 17839160 - 0 = -203
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5872 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110336d
MEM[0110336d] <= 00u
flags now [32m 0---S--[0m

[33m 5873 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110336e
1 cycles
put_reg (r15) = 0110336e
flags now [32m 0---S--[0m
[36mREGS:  r15 0110336d:0110336e[0m

[33m 5874 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5877 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110336e
0x1 + 0x110336e + 0x0 = 0x110336f
1 + 17838958 + 0 = 17838959
flags now [32m 0------[0m
put_reg (r14) = 0110336f
1 cycles
[36mREGS:  r14 0110336e:0110336f  psw 0----S--:0-------[0m

[33m 5878 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110336e
0x110336e - 0x1103438 - 0x0 = 0xffffffffffffff36
17838958 - 17839160 - 0 = -202
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5879 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110336e
MEM[0110336e] <= 00u
flags now [32m 0---S--[0m

[33m 5880 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110336f
1 cycles
put_reg (r15) = 0110336f
flags now [32m 0---S--[0m
[36mREGS:  r15 0110336e:0110336f[0m

[33m 5881 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5884 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110336f
0x1 + 0x110336f + 0x0 = 0x1103370
1 + 17838959 + 0 = 17838960
flags now [32m 0------[0m
put_reg (r14) = 01103370
1 cycles
[36mREGS:  r14 0110336f:01103370  psw 0----S--:0-------[0m

[33m 5885 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110336f
0x110336f - 0x1103438 - 0x0 = 0xffffffffffffff37
17838959 - 17839160 - 0 = -201
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5886 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110336f
MEM[0110336f] <= 00u
flags now [32m 0---S--[0m

[33m 5887 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103370
1 cycles
put_reg (r15) = 01103370
flags now [32m 0---S--[0m
[36mREGS:  r15 0110336f:01103370[0m

[33m 5888 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5891 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103370
0x1 + 0x1103370 + 0x0 = 0x1103371
1 + 17838960 + 0 = 17838961
flags now [32m 0------[0m
put_reg (r14) = 01103371
1 cycles
[36mREGS:  r14 01103370:01103371  psw 0----S--:0-------[0m

[33m 5892 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103370
0x1103370 - 0x1103438 - 0x0 = 0xffffffffffffff38
17838960 - 17839160 - 0 = -200
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5893 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103370
MEM[01103370] <= 00u
flags now [32m 0---S--[0m

[33m 5894 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103371
1 cycles
put_reg (r15) = 01103371
flags now [32m 0---S--[0m
[36mREGS:  r15 01103370:01103371[0m

[33m 5895 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5898 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103371
0x1 + 0x1103371 + 0x0 = 0x1103372
1 + 17838961 + 0 = 17838962
flags now [32m 0------[0m
put_reg (r14) = 01103372
1 cycles
[36mREGS:  r14 01103371:01103372  psw 0----S--:0-------[0m

[33m 5899 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103371
0x1103371 - 0x1103438 - 0x0 = 0xffffffffffffff39
17838961 - 17839160 - 0 = -199
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5900 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103371
MEM[01103371] <= 00u
flags now [32m 0---S--[0m

[33m 5901 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103372
1 cycles
put_reg (r15) = 01103372
flags now [32m 0---S--[0m
[36mREGS:  r15 01103371:01103372[0m

[33m 5902 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5905 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103372
0x1 + 0x1103372 + 0x0 = 0x1103373
1 + 17838962 + 0 = 17838963
flags now [32m 0------[0m
put_reg (r14) = 01103373
1 cycles
[36mREGS:  r14 01103372:01103373  psw 0----S--:0-------[0m

[33m 5906 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103372
0x1103372 - 0x1103438 - 0x0 = 0xffffffffffffff3a
17838962 - 17839160 - 0 = -198
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5907 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103372
MEM[01103372] <= 00u
flags now [32m 0---S--[0m

[33m 5908 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103373
1 cycles
put_reg (r15) = 01103373
flags now [32m 0---S--[0m
[36mREGS:  r15 01103372:01103373[0m

[33m 5909 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5912 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103373
0x1 + 0x1103373 + 0x0 = 0x1103374
1 + 17838963 + 0 = 17838964
flags now [32m 0------[0m
put_reg (r14) = 01103374
1 cycles
[36mREGS:  r14 01103373:01103374  psw 0----S--:0-------[0m

[33m 5913 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103373
0x1103373 - 0x1103438 - 0x0 = 0xffffffffffffff3b
17838963 - 17839160 - 0 = -197
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5914 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103373
MEM[01103373] <= 00u
flags now [32m 0---S--[0m

[33m 5915 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103374
1 cycles
put_reg (r15) = 01103374
flags now [32m 0---S--[0m
[36mREGS:  r15 01103373:01103374[0m

[33m 5916 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5919 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103374
0x1 + 0x1103374 + 0x0 = 0x1103375
1 + 17838964 + 0 = 17838965
flags now [32m 0------[0m
put_reg (r14) = 01103375
1 cycles
[36mREGS:  r14 01103374:01103375  psw 0----S--:0-------[0m

[33m 5920 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103374
0x1103374 - 0x1103438 - 0x0 = 0xffffffffffffff3c
17838964 - 17839160 - 0 = -196
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5921 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103374
MEM[01103374] <= 00u
flags now [32m 0---S--[0m

[33m 5922 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103375
1 cycles
put_reg (r15) = 01103375
flags now [32m 0---S--[0m
[36mREGS:  r15 01103374:01103375[0m

[33m 5923 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5926 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103375
0x1 + 0x1103375 + 0x0 = 0x1103376
1 + 17838965 + 0 = 17838966
flags now [32m 0------[0m
put_reg (r14) = 01103376
1 cycles
[36mREGS:  r14 01103375:01103376  psw 0----S--:0-------[0m

[33m 5927 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103375
0x1103375 - 0x1103438 - 0x0 = 0xffffffffffffff3d
17838965 - 17839160 - 0 = -195
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5928 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103375
MEM[01103375] <= 00u
flags now [32m 0---S--[0m

[33m 5929 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103376
1 cycles
put_reg (r15) = 01103376
flags now [32m 0---S--[0m
[36mREGS:  r15 01103375:01103376[0m

[33m 5930 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5933 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103376
0x1 + 0x1103376 + 0x0 = 0x1103377
1 + 17838966 + 0 = 17838967
flags now [32m 0------[0m
put_reg (r14) = 01103377
1 cycles
[36mREGS:  r14 01103376:01103377  psw 0----S--:0-------[0m

[33m 5934 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103376
0x1103376 - 0x1103438 - 0x0 = 0xffffffffffffff3e
17838966 - 17839160 - 0 = -194
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5935 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103376
MEM[01103376] <= 00u
flags now [32m 0---S--[0m

[33m 5936 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103377
1 cycles
put_reg (r15) = 01103377
flags now [32m 0---S--[0m
[36mREGS:  r15 01103376:01103377[0m

[33m 5937 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5940 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103377
0x1 + 0x1103377 + 0x0 = 0x1103378
1 + 17838967 + 0 = 17838968
flags now [32m 0------[0m
put_reg (r14) = 01103378
1 cycles
[36mREGS:  r14 01103377:01103378  psw 0----S--:0-------[0m

[33m 5941 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103377
0x1103377 - 0x1103438 - 0x0 = 0xffffffffffffff3f
17838967 - 17839160 - 0 = -193
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5942 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103377
MEM[01103377] <= 00u
flags now [32m 0---S--[0m

[33m 5943 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103378
1 cycles
put_reg (r15) = 01103378
flags now [32m 0---S--[0m
[36mREGS:  r15 01103377:01103378[0m

[33m 5944 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5947 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103378
0x1 + 0x1103378 + 0x0 = 0x1103379
1 + 17838968 + 0 = 17838969
flags now [32m 0------[0m
put_reg (r14) = 01103379
1 cycles
[36mREGS:  r14 01103378:01103379  psw 0----S--:0-------[0m

[33m 5948 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103378
0x1103378 - 0x1103438 - 0x0 = 0xffffffffffffff40
17838968 - 17839160 - 0 = -192
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5949 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103378
MEM[01103378] <= 00u
flags now [32m 0---S--[0m

[33m 5950 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103379
1 cycles
put_reg (r15) = 01103379
flags now [32m 0---S--[0m
[36mREGS:  r15 01103378:01103379[0m

[33m 5951 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5954 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103379
0x1 + 0x1103379 + 0x0 = 0x110337a
1 + 17838969 + 0 = 17838970
flags now [32m 0------[0m
put_reg (r14) = 0110337a
1 cycles
[36mREGS:  r14 01103379:0110337a  psw 0----S--:0-------[0m

[33m 5955 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103379
0x1103379 - 0x1103438 - 0x0 = 0xffffffffffffff41
17838969 - 17839160 - 0 = -191
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5956 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103379
MEM[01103379] <= 00u
flags now [32m 0---S--[0m

[33m 5957 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110337a
1 cycles
put_reg (r15) = 0110337a
flags now [32m 0---S--[0m
[36mREGS:  r15 01103379:0110337a[0m

[33m 5958 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5961 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110337a
0x1 + 0x110337a + 0x0 = 0x110337b
1 + 17838970 + 0 = 17838971
flags now [32m 0------[0m
put_reg (r14) = 0110337b
1 cycles
[36mREGS:  r14 0110337a:0110337b  psw 0----S--:0-------[0m

[33m 5962 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110337a
0x110337a - 0x1103438 - 0x0 = 0xffffffffffffff42
17838970 - 17839160 - 0 = -190
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5963 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110337a
MEM[0110337a] <= 00u
flags now [32m 0---S--[0m

[33m 5964 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110337b
1 cycles
put_reg (r15) = 0110337b
flags now [32m 0---S--[0m
[36mREGS:  r15 0110337a:0110337b[0m

[33m 5965 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5968 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110337b
0x1 + 0x110337b + 0x0 = 0x110337c
1 + 17838971 + 0 = 17838972
flags now [32m 0------[0m
put_reg (r14) = 0110337c
1 cycles
[36mREGS:  r14 0110337b:0110337c  psw 0----S--:0-------[0m

[33m 5969 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110337b
0x110337b - 0x1103438 - 0x0 = 0xffffffffffffff43
17838971 - 17839160 - 0 = -189
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5970 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110337b
MEM[0110337b] <= 00u
flags now [32m 0---S--[0m

[33m 5971 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110337c
1 cycles
put_reg (r15) = 0110337c
flags now [32m 0---S--[0m
[36mREGS:  r15 0110337b:0110337c[0m

[33m 5972 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5975 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110337c
0x1 + 0x110337c + 0x0 = 0x110337d
1 + 17838972 + 0 = 17838973
flags now [32m 0------[0m
put_reg (r14) = 0110337d
1 cycles
[36mREGS:  r14 0110337c:0110337d  psw 0----S--:0-------[0m

[33m 5976 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110337c
0x110337c - 0x1103438 - 0x0 = 0xffffffffffffff44
17838972 - 17839160 - 0 = -188
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5977 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110337c
MEM[0110337c] <= 00u
flags now [32m 0---S--[0m

[33m 5978 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110337d
1 cycles
put_reg (r15) = 0110337d
flags now [32m 0---S--[0m
[36mREGS:  r15 0110337c:0110337d[0m

[33m 5979 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5982 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110337d
0x1 + 0x110337d + 0x0 = 0x110337e
1 + 17838973 + 0 = 17838974
flags now [32m 0------[0m
put_reg (r14) = 0110337e
1 cycles
[36mREGS:  r14 0110337d:0110337e  psw 0----S--:0-------[0m

[33m 5983 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110337d
0x110337d - 0x1103438 - 0x0 = 0xffffffffffffff45
17838973 - 17839160 - 0 = -187
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5984 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110337d
MEM[0110337d] <= 00u
flags now [32m 0---S--[0m

[33m 5985 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110337e
1 cycles
put_reg (r15) = 0110337e
flags now [32m 0---S--[0m
[36mREGS:  r15 0110337d:0110337e[0m

[33m 5986 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5989 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110337e
0x1 + 0x110337e + 0x0 = 0x110337f
1 + 17838974 + 0 = 17838975
flags now [32m 0------[0m
put_reg (r14) = 0110337f
1 cycles
[36mREGS:  r14 0110337e:0110337f  psw 0----S--:0-------[0m

[33m 5990 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110337e
0x110337e - 0x1103438 - 0x0 = 0xffffffffffffff46
17838974 - 17839160 - 0 = -186
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5991 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110337e
MEM[0110337e] <= 00u
flags now [32m 0---S--[0m

[33m 5992 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110337f
1 cycles
put_reg (r15) = 0110337f
flags now [32m 0---S--[0m
[36mREGS:  r15 0110337e:0110337f[0m

[33m 5993 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 5996 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110337f
0x1 + 0x110337f + 0x0 = 0x1103380
1 + 17838975 + 0 = 17838976
flags now [32m 0------[0m
put_reg (r14) = 01103380
1 cycles
[36mREGS:  r14 0110337f:01103380  psw 0----S--:0-------[0m

[33m 5997 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110337f
0x110337f - 0x1103438 - 0x0 = 0xffffffffffffff47
17838975 - 17839160 - 0 = -185
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5998 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110337f
MEM[0110337f] <= 00u
flags now [32m 0---S--[0m

[33m 5999 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103380
1 cycles
put_reg (r15) = 01103380
flags now [32m 0---S--[0m
[36mREGS:  r15 0110337f:01103380[0m

[33m 6000 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6003 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103380
0x1 + 0x1103380 + 0x0 = 0x1103381
1 + 17838976 + 0 = 17838977
flags now [32m 0------[0m
put_reg (r14) = 01103381
1 cycles
[36mREGS:  r14 01103380:01103381  psw 0----S--:0-------[0m

[33m 6004 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103380
0x1103380 - 0x1103438 - 0x0 = 0xffffffffffffff48
17838976 - 17839160 - 0 = -184
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6005 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103380
MEM[01103380] <= 00u
flags now [32m 0---S--[0m

[33m 6006 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103381
1 cycles
put_reg (r15) = 01103381
flags now [32m 0---S--[0m
[36mREGS:  r15 01103380:01103381[0m

[33m 6007 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6010 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103381
0x1 + 0x1103381 + 0x0 = 0x1103382
1 + 17838977 + 0 = 17838978
flags now [32m 0------[0m
put_reg (r14) = 01103382
1 cycles
[36mREGS:  r14 01103381:01103382  psw 0----S--:0-------[0m

[33m 6011 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103381
0x1103381 - 0x1103438 - 0x0 = 0xffffffffffffff49
17838977 - 17839160 - 0 = -183
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6012 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103381
MEM[01103381] <= 00u
flags now [32m 0---S--[0m

[33m 6013 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103382
1 cycles
put_reg (r15) = 01103382
flags now [32m 0---S--[0m
[36mREGS:  r15 01103381:01103382[0m

[33m 6014 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6017 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103382
0x1 + 0x1103382 + 0x0 = 0x1103383
1 + 17838978 + 0 = 17838979
flags now [32m 0------[0m
put_reg (r14) = 01103383
1 cycles
[36mREGS:  r14 01103382:01103383  psw 0----S--:0-------[0m

[33m 6018 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103382
0x1103382 - 0x1103438 - 0x0 = 0xffffffffffffff4a
17838978 - 17839160 - 0 = -182
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6019 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103382
MEM[01103382] <= 00u
flags now [32m 0---S--[0m

[33m 6020 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103383
1 cycles
put_reg (r15) = 01103383
flags now [32m 0---S--[0m
[36mREGS:  r15 01103382:01103383[0m

[33m 6021 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6024 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103383
0x1 + 0x1103383 + 0x0 = 0x1103384
1 + 17838979 + 0 = 17838980
flags now [32m 0------[0m
put_reg (r14) = 01103384
1 cycles
[36mREGS:  r14 01103383:01103384  psw 0----S--:0-------[0m

[33m 6025 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103383
0x1103383 - 0x1103438 - 0x0 = 0xffffffffffffff4b
17838979 - 17839160 - 0 = -181
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6026 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103383
MEM[01103383] <= 00u
flags now [32m 0---S--[0m

[33m 6027 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103384
1 cycles
put_reg (r15) = 01103384
flags now [32m 0---S--[0m
[36mREGS:  r15 01103383:01103384[0m

[33m 6028 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6031 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103384
0x1 + 0x1103384 + 0x0 = 0x1103385
1 + 17838980 + 0 = 17838981
flags now [32m 0------[0m
put_reg (r14) = 01103385
1 cycles
[36mREGS:  r14 01103384:01103385  psw 0----S--:0-------[0m

[33m 6032 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103384
0x1103384 - 0x1103438 - 0x0 = 0xffffffffffffff4c
17838980 - 17839160 - 0 = -180
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6033 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103384
MEM[01103384] <= 00u
flags now [32m 0---S--[0m

[33m 6034 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103385
1 cycles
put_reg (r15) = 01103385
flags now [32m 0---S--[0m
[36mREGS:  r15 01103384:01103385[0m

[33m 6035 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6038 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103385
0x1 + 0x1103385 + 0x0 = 0x1103386
1 + 17838981 + 0 = 17838982
flags now [32m 0------[0m
put_reg (r14) = 01103386
1 cycles
[36mREGS:  r14 01103385:01103386  psw 0----S--:0-------[0m

[33m 6039 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103385
0x1103385 - 0x1103438 - 0x0 = 0xffffffffffffff4d
17838981 - 17839160 - 0 = -179
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6040 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103385
MEM[01103385] <= 00u
flags now [32m 0---S--[0m

[33m 6041 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103386
1 cycles
put_reg (r15) = 01103386
flags now [32m 0---S--[0m
[36mREGS:  r15 01103385:01103386[0m

[33m 6042 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6045 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103386
0x1 + 0x1103386 + 0x0 = 0x1103387
1 + 17838982 + 0 = 17838983
flags now [32m 0------[0m
put_reg (r14) = 01103387
1 cycles
[36mREGS:  r14 01103386:01103387  psw 0----S--:0-------[0m

[33m 6046 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103386
0x1103386 - 0x1103438 - 0x0 = 0xffffffffffffff4e
17838982 - 17839160 - 0 = -178
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6047 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103386
MEM[01103386] <= 00u
flags now [32m 0---S--[0m

[33m 6048 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103387
1 cycles
put_reg (r15) = 01103387
flags now [32m 0---S--[0m
[36mREGS:  r15 01103386:01103387[0m

[33m 6049 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6052 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103387
0x1 + 0x1103387 + 0x0 = 0x1103388
1 + 17838983 + 0 = 17838984
flags now [32m 0------[0m
put_reg (r14) = 01103388
1 cycles
[36mREGS:  r14 01103387:01103388  psw 0----S--:0-------[0m

[33m 6053 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103387
0x1103387 - 0x1103438 - 0x0 = 0xffffffffffffff4f
17838983 - 17839160 - 0 = -177
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6054 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103387
MEM[01103387] <= 00u
flags now [32m 0---S--[0m

[33m 6055 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103388
1 cycles
put_reg (r15) = 01103388
flags now [32m 0---S--[0m
[36mREGS:  r15 01103387:01103388[0m

[33m 6056 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6059 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103388
0x1 + 0x1103388 + 0x0 = 0x1103389
1 + 17838984 + 0 = 17838985
flags now [32m 0------[0m
put_reg (r14) = 01103389
1 cycles
[36mREGS:  r14 01103388:01103389  psw 0----S--:0-------[0m

[33m 6060 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103388
0x1103388 - 0x1103438 - 0x0 = 0xffffffffffffff50
17838984 - 17839160 - 0 = -176
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6061 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103388
MEM[01103388] <= 00u
flags now [32m 0---S--[0m

[33m 6062 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103389
1 cycles
put_reg (r15) = 01103389
flags now [32m 0---S--[0m
[36mREGS:  r15 01103388:01103389[0m

[33m 6063 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6066 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103389
0x1 + 0x1103389 + 0x0 = 0x110338a
1 + 17838985 + 0 = 17838986
flags now [32m 0------[0m
put_reg (r14) = 0110338a
1 cycles
[36mREGS:  r14 01103389:0110338a  psw 0----S--:0-------[0m

[33m 6067 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103389
0x1103389 - 0x1103438 - 0x0 = 0xffffffffffffff51
17838985 - 17839160 - 0 = -175
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6068 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103389
MEM[01103389] <= 00u
flags now [32m 0---S--[0m

[33m 6069 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110338a
1 cycles
put_reg (r15) = 0110338a
flags now [32m 0---S--[0m
[36mREGS:  r15 01103389:0110338a[0m

[33m 6070 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6073 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110338a
0x1 + 0x110338a + 0x0 = 0x110338b
1 + 17838986 + 0 = 17838987
flags now [32m 0------[0m
put_reg (r14) = 0110338b
1 cycles
[36mREGS:  r14 0110338a:0110338b  psw 0----S--:0-------[0m

[33m 6074 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110338a
0x110338a - 0x1103438 - 0x0 = 0xffffffffffffff52
17838986 - 17839160 - 0 = -174
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6075 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110338a
MEM[0110338a] <= 00u
flags now [32m 0---S--[0m

[33m 6076 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110338b
1 cycles
put_reg (r15) = 0110338b
flags now [32m 0---S--[0m
[36mREGS:  r15 0110338a:0110338b[0m

[33m 6077 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6080 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110338b
0x1 + 0x110338b + 0x0 = 0x110338c
1 + 17838987 + 0 = 17838988
flags now [32m 0------[0m
put_reg (r14) = 0110338c
1 cycles
[36mREGS:  r14 0110338b:0110338c  psw 0----S--:0-------[0m

[33m 6081 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110338b
0x110338b - 0x1103438 - 0x0 = 0xffffffffffffff53
17838987 - 17839160 - 0 = -173
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6082 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110338b
MEM[0110338b] <= 00u
flags now [32m 0---S--[0m

[33m 6083 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110338c
1 cycles
put_reg (r15) = 0110338c
flags now [32m 0---S--[0m
[36mREGS:  r15 0110338b:0110338c[0m

[33m 6084 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6087 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110338c
0x1 + 0x110338c + 0x0 = 0x110338d
1 + 17838988 + 0 = 17838989
flags now [32m 0------[0m
put_reg (r14) = 0110338d
1 cycles
[36mREGS:  r14 0110338c:0110338d  psw 0----S--:0-------[0m

[33m 6088 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110338c
0x110338c - 0x1103438 - 0x0 = 0xffffffffffffff54
17838988 - 17839160 - 0 = -172
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6089 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110338c
MEM[0110338c] <= 00u
flags now [32m 0---S--[0m

[33m 6090 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110338d
1 cycles
put_reg (r15) = 0110338d
flags now [32m 0---S--[0m
[36mREGS:  r15 0110338c:0110338d[0m

[33m 6091 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6094 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110338d
0x1 + 0x110338d + 0x0 = 0x110338e
1 + 17838989 + 0 = 17838990
flags now [32m 0------[0m
put_reg (r14) = 0110338e
1 cycles
[36mREGS:  r14 0110338d:0110338e  psw 0----S--:0-------[0m

[33m 6095 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110338d
0x110338d - 0x1103438 - 0x0 = 0xffffffffffffff55
17838989 - 17839160 - 0 = -171
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6096 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110338d
MEM[0110338d] <= 00u
flags now [32m 0---S--[0m

[33m 6097 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110338e
1 cycles
put_reg (r15) = 0110338e
flags now [32m 0---S--[0m
[36mREGS:  r15 0110338d:0110338e[0m

[33m 6098 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6101 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110338e
0x1 + 0x110338e + 0x0 = 0x110338f
1 + 17838990 + 0 = 17838991
flags now [32m 0------[0m
put_reg (r14) = 0110338f
1 cycles
[36mREGS:  r14 0110338e:0110338f  psw 0----S--:0-------[0m

[33m 6102 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110338e
0x110338e - 0x1103438 - 0x0 = 0xffffffffffffff56
17838990 - 17839160 - 0 = -170
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6103 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110338e
MEM[0110338e] <= 00u
flags now [32m 0---S--[0m

[33m 6104 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110338f
1 cycles
put_reg (r15) = 0110338f
flags now [32m 0---S--[0m
[36mREGS:  r15 0110338e:0110338f[0m

[33m 6105 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6108 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110338f
0x1 + 0x110338f + 0x0 = 0x1103390
1 + 17838991 + 0 = 17838992
flags now [32m 0------[0m
put_reg (r14) = 01103390
1 cycles
[36mREGS:  r14 0110338f:01103390  psw 0----S--:0-------[0m

[33m 6109 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110338f
0x110338f - 0x1103438 - 0x0 = 0xffffffffffffff57
17838991 - 17839160 - 0 = -169
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6110 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110338f
MEM[0110338f] <= 00u
flags now [32m 0---S--[0m

[33m 6111 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103390
1 cycles
put_reg (r15) = 01103390
flags now [32m 0---S--[0m
[36mREGS:  r15 0110338f:01103390[0m

[33m 6112 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6115 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103390
0x1 + 0x1103390 + 0x0 = 0x1103391
1 + 17838992 + 0 = 17838993
flags now [32m 0------[0m
put_reg (r14) = 01103391
1 cycles
[36mREGS:  r14 01103390:01103391  psw 0----S--:0-------[0m

[33m 6116 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103390
0x1103390 - 0x1103438 - 0x0 = 0xffffffffffffff58
17838992 - 17839160 - 0 = -168
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6117 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103390
MEM[01103390] <= 00u
flags now [32m 0---S--[0m

[33m 6118 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103391
1 cycles
put_reg (r15) = 01103391
flags now [32m 0---S--[0m
[36mREGS:  r15 01103390:01103391[0m

[33m 6119 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6122 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103391
0x1 + 0x1103391 + 0x0 = 0x1103392
1 + 17838993 + 0 = 17838994
flags now [32m 0------[0m
put_reg (r14) = 01103392
1 cycles
[36mREGS:  r14 01103391:01103392  psw 0----S--:0-------[0m

[33m 6123 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103391
0x1103391 - 0x1103438 - 0x0 = 0xffffffffffffff59
17838993 - 17839160 - 0 = -167
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6124 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103391
MEM[01103391] <= 00u
flags now [32m 0---S--[0m

[33m 6125 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103392
1 cycles
put_reg (r15) = 01103392
flags now [32m 0---S--[0m
[36mREGS:  r15 01103391:01103392[0m

[33m 6126 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6129 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103392
0x1 + 0x1103392 + 0x0 = 0x1103393
1 + 17838994 + 0 = 17838995
flags now [32m 0------[0m
put_reg (r14) = 01103393
1 cycles
[36mREGS:  r14 01103392:01103393  psw 0----S--:0-------[0m

[33m 6130 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103392
0x1103392 - 0x1103438 - 0x0 = 0xffffffffffffff5a
17838994 - 17839160 - 0 = -166
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6131 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103392
MEM[01103392] <= 00u
flags now [32m 0---S--[0m

[33m 6132 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103393
1 cycles
put_reg (r15) = 01103393
flags now [32m 0---S--[0m
[36mREGS:  r15 01103392:01103393[0m

[33m 6133 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6136 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103393
0x1 + 0x1103393 + 0x0 = 0x1103394
1 + 17838995 + 0 = 17838996
flags now [32m 0------[0m
put_reg (r14) = 01103394
1 cycles
[36mREGS:  r14 01103393:01103394  psw 0----S--:0-------[0m

[33m 6137 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103393
0x1103393 - 0x1103438 - 0x0 = 0xffffffffffffff5b
17838995 - 17839160 - 0 = -165
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6138 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103393
MEM[01103393] <= 00u
flags now [32m 0---S--[0m

[33m 6139 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103394
1 cycles
put_reg (r15) = 01103394
flags now [32m 0---S--[0m
[36mREGS:  r15 01103393:01103394[0m

[33m 6140 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6143 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103394
0x1 + 0x1103394 + 0x0 = 0x1103395
1 + 17838996 + 0 = 17838997
flags now [32m 0------[0m
put_reg (r14) = 01103395
1 cycles
[36mREGS:  r14 01103394:01103395  psw 0----S--:0-------[0m

[33m 6144 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103394
0x1103394 - 0x1103438 - 0x0 = 0xffffffffffffff5c
17838996 - 17839160 - 0 = -164
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6145 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103394
MEM[01103394] <= 00u
flags now [32m 0---S--[0m

[33m 6146 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103395
1 cycles
put_reg (r15) = 01103395
flags now [32m 0---S--[0m
[36mREGS:  r15 01103394:01103395[0m

[33m 6147 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6150 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103395
0x1 + 0x1103395 + 0x0 = 0x1103396
1 + 17838997 + 0 = 17838998
flags now [32m 0------[0m
put_reg (r14) = 01103396
1 cycles
[36mREGS:  r14 01103395:01103396  psw 0----S--:0-------[0m

[33m 6151 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103395
0x1103395 - 0x1103438 - 0x0 = 0xffffffffffffff5d
17838997 - 17839160 - 0 = -163
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6152 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103395
MEM[01103395] <= 00u
flags now [32m 0---S--[0m

[33m 6153 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103396
1 cycles
put_reg (r15) = 01103396
flags now [32m 0---S--[0m
[36mREGS:  r15 01103395:01103396[0m

[33m 6154 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6157 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103396
0x1 + 0x1103396 + 0x0 = 0x1103397
1 + 17838998 + 0 = 17838999
flags now [32m 0------[0m
put_reg (r14) = 01103397
1 cycles
[36mREGS:  r14 01103396:01103397  psw 0----S--:0-------[0m

[33m 6158 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103396
0x1103396 - 0x1103438 - 0x0 = 0xffffffffffffff5e
17838998 - 17839160 - 0 = -162
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6159 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103396
MEM[01103396] <= 00u
flags now [32m 0---S--[0m

[33m 6160 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103397
1 cycles
put_reg (r15) = 01103397
flags now [32m 0---S--[0m
[36mREGS:  r15 01103396:01103397[0m

[33m 6161 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6164 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103397
0x1 + 0x1103397 + 0x0 = 0x1103398
1 + 17838999 + 0 = 17839000
flags now [32m 0------[0m
put_reg (r14) = 01103398
1 cycles
[36mREGS:  r14 01103397:01103398  psw 0----S--:0-------[0m

[33m 6165 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103397
0x1103397 - 0x1103438 - 0x0 = 0xffffffffffffff5f
17838999 - 17839160 - 0 = -161
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6166 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103397
MEM[01103397] <= 00u
flags now [32m 0---S--[0m

[33m 6167 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103398
1 cycles
put_reg (r15) = 01103398
flags now [32m 0---S--[0m
[36mREGS:  r15 01103397:01103398[0m

[33m 6168 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6171 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103398
0x1 + 0x1103398 + 0x0 = 0x1103399
1 + 17839000 + 0 = 17839001
flags now [32m 0------[0m
put_reg (r14) = 01103399
1 cycles
[36mREGS:  r14 01103398:01103399  psw 0----S--:0-------[0m

[33m 6172 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103398
0x1103398 - 0x1103438 - 0x0 = 0xffffffffffffff60
17839000 - 17839160 - 0 = -160
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6173 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103398
MEM[01103398] <= 00u
flags now [32m 0---S--[0m

[33m 6174 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103399
1 cycles
put_reg (r15) = 01103399
flags now [32m 0---S--[0m
[36mREGS:  r15 01103398:01103399[0m

[33m 6175 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6178 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103399
0x1 + 0x1103399 + 0x0 = 0x110339a
1 + 17839001 + 0 = 17839002
flags now [32m 0------[0m
put_reg (r14) = 0110339a
1 cycles
[36mREGS:  r14 01103399:0110339a  psw 0----S--:0-------[0m

[33m 6179 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103399
0x1103399 - 0x1103438 - 0x0 = 0xffffffffffffff61
17839001 - 17839160 - 0 = -159
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6180 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103399
MEM[01103399] <= 00u
flags now [32m 0---S--[0m

[33m 6181 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110339a
1 cycles
put_reg (r15) = 0110339a
flags now [32m 0---S--[0m
[36mREGS:  r15 01103399:0110339a[0m

[33m 6182 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6185 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110339a
0x1 + 0x110339a + 0x0 = 0x110339b
1 + 17839002 + 0 = 17839003
flags now [32m 0------[0m
put_reg (r14) = 0110339b
1 cycles
[36mREGS:  r14 0110339a:0110339b  psw 0----S--:0-------[0m

[33m 6186 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110339a
0x110339a - 0x1103438 - 0x0 = 0xffffffffffffff62
17839002 - 17839160 - 0 = -158
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6187 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110339a
MEM[0110339a] <= 00u
flags now [32m 0---S--[0m

[33m 6188 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110339b
1 cycles
put_reg (r15) = 0110339b
flags now [32m 0---S--[0m
[36mREGS:  r15 0110339a:0110339b[0m

[33m 6189 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6192 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110339b
0x1 + 0x110339b + 0x0 = 0x110339c
1 + 17839003 + 0 = 17839004
flags now [32m 0------[0m
put_reg (r14) = 0110339c
1 cycles
[36mREGS:  r14 0110339b:0110339c  psw 0----S--:0-------[0m

[33m 6193 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110339b
0x110339b - 0x1103438 - 0x0 = 0xffffffffffffff63
17839003 - 17839160 - 0 = -157
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6194 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110339b
MEM[0110339b] <= 00u
flags now [32m 0---S--[0m

[33m 6195 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110339c
1 cycles
put_reg (r15) = 0110339c
flags now [32m 0---S--[0m
[36mREGS:  r15 0110339b:0110339c[0m

[33m 6196 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6199 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110339c
0x1 + 0x110339c + 0x0 = 0x110339d
1 + 17839004 + 0 = 17839005
flags now [32m 0------[0m
put_reg (r14) = 0110339d
1 cycles
[36mREGS:  r14 0110339c:0110339d  psw 0----S--:0-------[0m

[33m 6200 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110339c
0x110339c - 0x1103438 - 0x0 = 0xffffffffffffff64
17839004 - 17839160 - 0 = -156
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6201 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110339c
MEM[0110339c] <= 00u
flags now [32m 0---S--[0m

[33m 6202 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110339d
1 cycles
put_reg (r15) = 0110339d
flags now [32m 0---S--[0m
[36mREGS:  r15 0110339c:0110339d[0m

[33m 6203 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6206 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110339d
0x1 + 0x110339d + 0x0 = 0x110339e
1 + 17839005 + 0 = 17839006
flags now [32m 0------[0m
put_reg (r14) = 0110339e
1 cycles
[36mREGS:  r14 0110339d:0110339e  psw 0----S--:0-------[0m

[33m 6207 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110339d
0x110339d - 0x1103438 - 0x0 = 0xffffffffffffff65
17839005 - 17839160 - 0 = -155
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6208 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110339d
MEM[0110339d] <= 00u
flags now [32m 0---S--[0m

[33m 6209 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110339e
1 cycles
put_reg (r15) = 0110339e
flags now [32m 0---S--[0m
[36mREGS:  r15 0110339d:0110339e[0m

[33m 6210 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6213 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110339e
0x1 + 0x110339e + 0x0 = 0x110339f
1 + 17839006 + 0 = 17839007
flags now [32m 0------[0m
put_reg (r14) = 0110339f
1 cycles
[36mREGS:  r14 0110339e:0110339f  psw 0----S--:0-------[0m

[33m 6214 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110339e
0x110339e - 0x1103438 - 0x0 = 0xffffffffffffff66
17839006 - 17839160 - 0 = -154
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6215 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110339e
MEM[0110339e] <= 00u
flags now [32m 0---S--[0m

[33m 6216 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110339f
1 cycles
put_reg (r15) = 0110339f
flags now [32m 0---S--[0m
[36mREGS:  r15 0110339e:0110339f[0m

[33m 6217 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6220 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110339f
0x1 + 0x110339f + 0x0 = 0x11033a0
1 + 17839007 + 0 = 17839008
flags now [32m 0------[0m
put_reg (r14) = 011033a0
1 cycles
[36mREGS:  r14 0110339f:011033a0  psw 0----S--:0-------[0m

[33m 6221 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110339f
0x110339f - 0x1103438 - 0x0 = 0xffffffffffffff67
17839007 - 17839160 - 0 = -153
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6222 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110339f
MEM[0110339f] <= 00u
flags now [32m 0---S--[0m

[33m 6223 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033a0
1 cycles
put_reg (r15) = 011033a0
flags now [32m 0---S--[0m
[36mREGS:  r15 0110339f:011033a0[0m

[33m 6224 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6227 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033a0
0x1 + 0x11033a0 + 0x0 = 0x11033a1
1 + 17839008 + 0 = 17839009
flags now [32m 0------[0m
put_reg (r14) = 011033a1
1 cycles
[36mREGS:  r14 011033a0:011033a1  psw 0----S--:0-------[0m

[33m 6228 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033a0
0x11033a0 - 0x1103438 - 0x0 = 0xffffffffffffff68
17839008 - 17839160 - 0 = -152
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6229 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033a0
MEM[011033a0] <= 00u
flags now [32m 0---S--[0m

[33m 6230 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033a1
1 cycles
put_reg (r15) = 011033a1
flags now [32m 0---S--[0m
[36mREGS:  r15 011033a0:011033a1[0m

[33m 6231 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6234 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033a1
0x1 + 0x11033a1 + 0x0 = 0x11033a2
1 + 17839009 + 0 = 17839010
flags now [32m 0------[0m
put_reg (r14) = 011033a2
1 cycles
[36mREGS:  r14 011033a1:011033a2  psw 0----S--:0-------[0m

[33m 6235 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033a1
0x11033a1 - 0x1103438 - 0x0 = 0xffffffffffffff69
17839009 - 17839160 - 0 = -151
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6236 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033a1
MEM[011033a1] <= 00u
flags now [32m 0---S--[0m

[33m 6237 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033a2
1 cycles
put_reg (r15) = 011033a2
flags now [32m 0---S--[0m
[36mREGS:  r15 011033a1:011033a2[0m

[33m 6238 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6241 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033a2
0x1 + 0x11033a2 + 0x0 = 0x11033a3
1 + 17839010 + 0 = 17839011
flags now [32m 0------[0m
put_reg (r14) = 011033a3
1 cycles
[36mREGS:  r14 011033a2:011033a3  psw 0----S--:0-------[0m

[33m 6242 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033a2
0x11033a2 - 0x1103438 - 0x0 = 0xffffffffffffff6a
17839010 - 17839160 - 0 = -150
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6243 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033a2
MEM[011033a2] <= 00u
flags now [32m 0---S--[0m

[33m 6244 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033a3
1 cycles
put_reg (r15) = 011033a3
flags now [32m 0---S--[0m
[36mREGS:  r15 011033a2:011033a3[0m

[33m 6245 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6248 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033a3
0x1 + 0x11033a3 + 0x0 = 0x11033a4
1 + 17839011 + 0 = 17839012
flags now [32m 0------[0m
put_reg (r14) = 011033a4
1 cycles
[36mREGS:  r14 011033a3:011033a4  psw 0----S--:0-------[0m

[33m 6249 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033a3
0x11033a3 - 0x1103438 - 0x0 = 0xffffffffffffff6b
17839011 - 17839160 - 0 = -149
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6250 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033a3
MEM[011033a3] <= 00u
flags now [32m 0---S--[0m

[33m 6251 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033a4
1 cycles
put_reg (r15) = 011033a4
flags now [32m 0---S--[0m
[36mREGS:  r15 011033a3:011033a4[0m

[33m 6252 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6255 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033a4
0x1 + 0x11033a4 + 0x0 = 0x11033a5
1 + 17839012 + 0 = 17839013
flags now [32m 0------[0m
put_reg (r14) = 011033a5
1 cycles
[36mREGS:  r14 011033a4:011033a5  psw 0----S--:0-------[0m

[33m 6256 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033a4
0x11033a4 - 0x1103438 - 0x0 = 0xffffffffffffff6c
17839012 - 17839160 - 0 = -148
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6257 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033a4
MEM[011033a4] <= 00u
flags now [32m 0---S--[0m

[33m 6258 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033a5
1 cycles
put_reg (r15) = 011033a5
flags now [32m 0---S--[0m
[36mREGS:  r15 011033a4:011033a5[0m

[33m 6259 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6262 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033a5
0x1 + 0x11033a5 + 0x0 = 0x11033a6
1 + 17839013 + 0 = 17839014
flags now [32m 0------[0m
put_reg (r14) = 011033a6
1 cycles
[36mREGS:  r14 011033a5:011033a6  psw 0----S--:0-------[0m

[33m 6263 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033a5
0x11033a5 - 0x1103438 - 0x0 = 0xffffffffffffff6d
17839013 - 17839160 - 0 = -147
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6264 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033a5
MEM[011033a5] <= 00u
flags now [32m 0---S--[0m

[33m 6265 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033a6
1 cycles
put_reg (r15) = 011033a6
flags now [32m 0---S--[0m
[36mREGS:  r15 011033a5:011033a6[0m

[33m 6266 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6269 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033a6
0x1 + 0x11033a6 + 0x0 = 0x11033a7
1 + 17839014 + 0 = 17839015
flags now [32m 0------[0m
put_reg (r14) = 011033a7
1 cycles
[36mREGS:  r14 011033a6:011033a7  psw 0----S--:0-------[0m

[33m 6270 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033a6
0x11033a6 - 0x1103438 - 0x0 = 0xffffffffffffff6e
17839014 - 17839160 - 0 = -146
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6271 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033a6
MEM[011033a6] <= 00u
flags now [32m 0---S--[0m

[33m 6272 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033a7
1 cycles
put_reg (r15) = 011033a7
flags now [32m 0---S--[0m
[36mREGS:  r15 011033a6:011033a7[0m

[33m 6273 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6276 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033a7
0x1 + 0x11033a7 + 0x0 = 0x11033a8
1 + 17839015 + 0 = 17839016
flags now [32m 0------[0m
put_reg (r14) = 011033a8
1 cycles
[36mREGS:  r14 011033a7:011033a8  psw 0----S--:0-------[0m

[33m 6277 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033a7
0x11033a7 - 0x1103438 - 0x0 = 0xffffffffffffff6f
17839015 - 17839160 - 0 = -145
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6278 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033a7
MEM[011033a7] <= 00u
flags now [32m 0---S--[0m

[33m 6279 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033a8
1 cycles
put_reg (r15) = 011033a8
flags now [32m 0---S--[0m
[36mREGS:  r15 011033a7:011033a8[0m

[33m 6280 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6283 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033a8
0x1 + 0x11033a8 + 0x0 = 0x11033a9
1 + 17839016 + 0 = 17839017
flags now [32m 0------[0m
put_reg (r14) = 011033a9
1 cycles
[36mREGS:  r14 011033a8:011033a9  psw 0----S--:0-------[0m

[33m 6284 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033a8
0x11033a8 - 0x1103438 - 0x0 = 0xffffffffffffff70
17839016 - 17839160 - 0 = -144
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6285 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033a8
MEM[011033a8] <= 00u
flags now [32m 0---S--[0m

[33m 6286 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033a9
1 cycles
put_reg (r15) = 011033a9
flags now [32m 0---S--[0m
[36mREGS:  r15 011033a8:011033a9[0m

[33m 6287 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6290 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033a9
0x1 + 0x11033a9 + 0x0 = 0x11033aa
1 + 17839017 + 0 = 17839018
flags now [32m 0------[0m
put_reg (r14) = 011033aa
1 cycles
[36mREGS:  r14 011033a9:011033aa  psw 0----S--:0-------[0m

[33m 6291 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033a9
0x11033a9 - 0x1103438 - 0x0 = 0xffffffffffffff71
17839017 - 17839160 - 0 = -143
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6292 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033a9
MEM[011033a9] <= 00u
flags now [32m 0---S--[0m

[33m 6293 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033aa
1 cycles
put_reg (r15) = 011033aa
flags now [32m 0---S--[0m
[36mREGS:  r15 011033a9:011033aa[0m

[33m 6294 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6297 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033aa
0x1 + 0x11033aa + 0x0 = 0x11033ab
1 + 17839018 + 0 = 17839019
flags now [32m 0------[0m
put_reg (r14) = 011033ab
1 cycles
[36mREGS:  r14 011033aa:011033ab  psw 0----S--:0-------[0m

[33m 6298 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033aa
0x11033aa - 0x1103438 - 0x0 = 0xffffffffffffff72
17839018 - 17839160 - 0 = -142
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6299 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033aa
MEM[011033aa] <= 00u
flags now [32m 0---S--[0m

[33m 6300 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033ab
1 cycles
put_reg (r15) = 011033ab
flags now [32m 0---S--[0m
[36mREGS:  r15 011033aa:011033ab[0m

[33m 6301 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6304 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033ab
0x1 + 0x11033ab + 0x0 = 0x11033ac
1 + 17839019 + 0 = 17839020
flags now [32m 0------[0m
put_reg (r14) = 011033ac
1 cycles
[36mREGS:  r14 011033ab:011033ac  psw 0----S--:0-------[0m

[33m 6305 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033ab
0x11033ab - 0x1103438 - 0x0 = 0xffffffffffffff73
17839019 - 17839160 - 0 = -141
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6306 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033ab
MEM[011033ab] <= 00u
flags now [32m 0---S--[0m

[33m 6307 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033ac
1 cycles
put_reg (r15) = 011033ac
flags now [32m 0---S--[0m
[36mREGS:  r15 011033ab:011033ac[0m

[33m 6308 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6311 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033ac
0x1 + 0x11033ac + 0x0 = 0x11033ad
1 + 17839020 + 0 = 17839021
flags now [32m 0------[0m
put_reg (r14) = 011033ad
1 cycles
[36mREGS:  r14 011033ac:011033ad  psw 0----S--:0-------[0m

[33m 6312 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033ac
0x11033ac - 0x1103438 - 0x0 = 0xffffffffffffff74
17839020 - 17839160 - 0 = -140
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6313 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033ac
MEM[011033ac] <= 00u
flags now [32m 0---S--[0m

[33m 6314 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033ad
1 cycles
put_reg (r15) = 011033ad
flags now [32m 0---S--[0m
[36mREGS:  r15 011033ac:011033ad[0m

[33m 6315 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6318 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033ad
0x1 + 0x11033ad + 0x0 = 0x11033ae
1 + 17839021 + 0 = 17839022
flags now [32m 0------[0m
put_reg (r14) = 011033ae
1 cycles
[36mREGS:  r14 011033ad:011033ae  psw 0----S--:0-------[0m

[33m 6319 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033ad
0x11033ad - 0x1103438 - 0x0 = 0xffffffffffffff75
17839021 - 17839160 - 0 = -139
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6320 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033ad
MEM[011033ad] <= 00u
flags now [32m 0---S--[0m

[33m 6321 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033ae
1 cycles
put_reg (r15) = 011033ae
flags now [32m 0---S--[0m
[36mREGS:  r15 011033ad:011033ae[0m

[33m 6322 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6325 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033ae
0x1 + 0x11033ae + 0x0 = 0x11033af
1 + 17839022 + 0 = 17839023
flags now [32m 0------[0m
put_reg (r14) = 011033af
1 cycles
[36mREGS:  r14 011033ae:011033af  psw 0----S--:0-------[0m

[33m 6326 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033ae
0x11033ae - 0x1103438 - 0x0 = 0xffffffffffffff76
17839022 - 17839160 - 0 = -138
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6327 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033ae
MEM[011033ae] <= 00u
flags now [32m 0---S--[0m

[33m 6328 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033af
1 cycles
put_reg (r15) = 011033af
flags now [32m 0---S--[0m
[36mREGS:  r15 011033ae:011033af[0m

[33m 6329 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6332 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033af
0x1 + 0x11033af + 0x0 = 0x11033b0
1 + 17839023 + 0 = 17839024
flags now [32m 0------[0m
put_reg (r14) = 011033b0
1 cycles
[36mREGS:  r14 011033af:011033b0  psw 0----S--:0-------[0m

[33m 6333 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033af
0x11033af - 0x1103438 - 0x0 = 0xffffffffffffff77
17839023 - 17839160 - 0 = -137
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6334 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033af
MEM[011033af] <= 00u
flags now [32m 0---S--[0m

[33m 6335 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033b0
1 cycles
put_reg (r15) = 011033b0
flags now [32m 0---S--[0m
[36mREGS:  r15 011033af:011033b0[0m

[33m 6336 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6339 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033b0
0x1 + 0x11033b0 + 0x0 = 0x11033b1
1 + 17839024 + 0 = 17839025
flags now [32m 0------[0m
put_reg (r14) = 011033b1
1 cycles
[36mREGS:  r14 011033b0:011033b1  psw 0----S--:0-------[0m

[33m 6340 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033b0
0x11033b0 - 0x1103438 - 0x0 = 0xffffffffffffff78
17839024 - 17839160 - 0 = -136
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6341 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033b0
MEM[011033b0] <= 00u
flags now [32m 0---S--[0m

[33m 6342 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033b1
1 cycles
put_reg (r15) = 011033b1
flags now [32m 0---S--[0m
[36mREGS:  r15 011033b0:011033b1[0m

[33m 6343 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6346 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033b1
0x1 + 0x11033b1 + 0x0 = 0x11033b2
1 + 17839025 + 0 = 17839026
flags now [32m 0------[0m
put_reg (r14) = 011033b2
1 cycles
[36mREGS:  r14 011033b1:011033b2  psw 0----S--:0-------[0m

[33m 6347 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033b1
0x11033b1 - 0x1103438 - 0x0 = 0xffffffffffffff79
17839025 - 17839160 - 0 = -135
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6348 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033b1
MEM[011033b1] <= 00u
flags now [32m 0---S--[0m

[33m 6349 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033b2
1 cycles
put_reg (r15) = 011033b2
flags now [32m 0---S--[0m
[36mREGS:  r15 011033b1:011033b2[0m

[33m 6350 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6353 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033b2
0x1 + 0x11033b2 + 0x0 = 0x11033b3
1 + 17839026 + 0 = 17839027
flags now [32m 0------[0m
put_reg (r14) = 011033b3
1 cycles
[36mREGS:  r14 011033b2:011033b3  psw 0----S--:0-------[0m

[33m 6354 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033b2
0x11033b2 - 0x1103438 - 0x0 = 0xffffffffffffff7a
17839026 - 17839160 - 0 = -134
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6355 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033b2
MEM[011033b2] <= 00u
flags now [32m 0---S--[0m

[33m 6356 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033b3
1 cycles
put_reg (r15) = 011033b3
flags now [32m 0---S--[0m
[36mREGS:  r15 011033b2:011033b3[0m

[33m 6357 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6360 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033b3
0x1 + 0x11033b3 + 0x0 = 0x11033b4
1 + 17839027 + 0 = 17839028
flags now [32m 0------[0m
put_reg (r14) = 011033b4
1 cycles
[36mREGS:  r14 011033b3:011033b4  psw 0----S--:0-------[0m

[33m 6361 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033b3
0x11033b3 - 0x1103438 - 0x0 = 0xffffffffffffff7b
17839027 - 17839160 - 0 = -133
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6362 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033b3
MEM[011033b3] <= 00u
flags now [32m 0---S--[0m

[33m 6363 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033b4
1 cycles
put_reg (r15) = 011033b4
flags now [32m 0---S--[0m
[36mREGS:  r15 011033b3:011033b4[0m

[33m 6364 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6367 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033b4
0x1 + 0x11033b4 + 0x0 = 0x11033b5
1 + 17839028 + 0 = 17839029
flags now [32m 0------[0m
put_reg (r14) = 011033b5
1 cycles
[36mREGS:  r14 011033b4:011033b5  psw 0----S--:0-------[0m

[33m 6368 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033b4
0x11033b4 - 0x1103438 - 0x0 = 0xffffffffffffff7c
17839028 - 17839160 - 0 = -132
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6369 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033b4
MEM[011033b4] <= 00u
flags now [32m 0---S--[0m

[33m 6370 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033b5
1 cycles
put_reg (r15) = 011033b5
flags now [32m 0---S--[0m
[36mREGS:  r15 011033b4:011033b5[0m

[33m 6371 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6374 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033b5
0x1 + 0x11033b5 + 0x0 = 0x11033b6
1 + 17839029 + 0 = 17839030
flags now [32m 0------[0m
put_reg (r14) = 011033b6
1 cycles
[36mREGS:  r14 011033b5:011033b6  psw 0----S--:0-------[0m

[33m 6375 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033b5
0x11033b5 - 0x1103438 - 0x0 = 0xffffffffffffff7d
17839029 - 17839160 - 0 = -131
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6376 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033b5
MEM[011033b5] <= 00u
flags now [32m 0---S--[0m

[33m 6377 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033b6
1 cycles
put_reg (r15) = 011033b6
flags now [32m 0---S--[0m
[36mREGS:  r15 011033b5:011033b6[0m

[33m 6378 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6381 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033b6
0x1 + 0x11033b6 + 0x0 = 0x11033b7
1 + 17839030 + 0 = 17839031
flags now [32m 0------[0m
put_reg (r14) = 011033b7
1 cycles
[36mREGS:  r14 011033b6:011033b7  psw 0----S--:0-------[0m

[33m 6382 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033b6
0x11033b6 - 0x1103438 - 0x0 = 0xffffffffffffff7e
17839030 - 17839160 - 0 = -130
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6383 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033b6
MEM[011033b6] <= 00u
flags now [32m 0---S--[0m

[33m 6384 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033b7
1 cycles
put_reg (r15) = 011033b7
flags now [32m 0---S--[0m
[36mREGS:  r15 011033b6:011033b7[0m

[33m 6385 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6388 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033b7
0x1 + 0x11033b7 + 0x0 = 0x11033b8
1 + 17839031 + 0 = 17839032
flags now [32m 0------[0m
put_reg (r14) = 011033b8
1 cycles
[36mREGS:  r14 011033b7:011033b8  psw 0----S--:0-------[0m

[33m 6389 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033b7
0x11033b7 - 0x1103438 - 0x0 = 0xffffffffffffff7f
17839031 - 17839160 - 0 = -129
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6390 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033b7
MEM[011033b7] <= 00u
flags now [32m 0---S--[0m

[33m 6391 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033b8
1 cycles
put_reg (r15) = 011033b8
flags now [32m 0---S--[0m
[36mREGS:  r15 011033b7:011033b8[0m

[33m 6392 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6395 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033b8
0x1 + 0x11033b8 + 0x0 = 0x11033b9
1 + 17839032 + 0 = 17839033
flags now [32m 0------[0m
put_reg (r14) = 011033b9
1 cycles
[36mREGS:  r14 011033b8:011033b9  psw 0----S--:0-------[0m

[33m 6396 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033b8
0x11033b8 - 0x1103438 - 0x0 = 0xffffffffffffff80
17839032 - 17839160 - 0 = -128
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6397 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033b8
MEM[011033b8] <= 00u
flags now [32m 0---S--[0m

[33m 6398 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033b9
1 cycles
put_reg (r15) = 011033b9
flags now [32m 0---S--[0m
[36mREGS:  r15 011033b8:011033b9[0m

[33m 6399 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6402 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033b9
0x1 + 0x11033b9 + 0x0 = 0x11033ba
1 + 17839033 + 0 = 17839034
flags now [32m 0------[0m
put_reg (r14) = 011033ba
1 cycles
[36mREGS:  r14 011033b9:011033ba  psw 0----S--:0-------[0m

[33m 6403 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033b9
0x11033b9 - 0x1103438 - 0x0 = 0xffffffffffffff81
17839033 - 17839160 - 0 = -127
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6404 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033b9
MEM[011033b9] <= 00u
flags now [32m 0---S--[0m

[33m 6405 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033ba
1 cycles
put_reg (r15) = 011033ba
flags now [32m 0---S--[0m
[36mREGS:  r15 011033b9:011033ba[0m

[33m 6406 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6409 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033ba
0x1 + 0x11033ba + 0x0 = 0x11033bb
1 + 17839034 + 0 = 17839035
flags now [32m 0------[0m
put_reg (r14) = 011033bb
1 cycles
[36mREGS:  r14 011033ba:011033bb  psw 0----S--:0-------[0m

[33m 6410 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033ba
0x11033ba - 0x1103438 - 0x0 = 0xffffffffffffff82
17839034 - 17839160 - 0 = -126
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6411 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033ba
MEM[011033ba] <= 00u
flags now [32m 0---S--[0m

[33m 6412 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033bb
1 cycles
put_reg (r15) = 011033bb
flags now [32m 0---S--[0m
[36mREGS:  r15 011033ba:011033bb[0m

[33m 6413 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6416 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033bb
0x1 + 0x11033bb + 0x0 = 0x11033bc
1 + 17839035 + 0 = 17839036
flags now [32m 0------[0m
put_reg (r14) = 011033bc
1 cycles
[36mREGS:  r14 011033bb:011033bc  psw 0----S--:0-------[0m

[33m 6417 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033bb
0x11033bb - 0x1103438 - 0x0 = 0xffffffffffffff83
17839035 - 17839160 - 0 = -125
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6418 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033bb
MEM[011033bb] <= 00u
flags now [32m 0---S--[0m

[33m 6419 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033bc
1 cycles
put_reg (r15) = 011033bc
flags now [32m 0---S--[0m
[36mREGS:  r15 011033bb:011033bc[0m

[33m 6420 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6423 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033bc
0x1 + 0x11033bc + 0x0 = 0x11033bd
1 + 17839036 + 0 = 17839037
flags now [32m 0------[0m
put_reg (r14) = 011033bd
1 cycles
[36mREGS:  r14 011033bc:011033bd  psw 0----S--:0-------[0m

[33m 6424 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033bc
0x11033bc - 0x1103438 - 0x0 = 0xffffffffffffff84
17839036 - 17839160 - 0 = -124
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6425 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033bc
MEM[011033bc] <= 00u
flags now [32m 0---S--[0m

[33m 6426 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033bd
1 cycles
put_reg (r15) = 011033bd
flags now [32m 0---S--[0m
[36mREGS:  r15 011033bc:011033bd[0m

[33m 6427 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6430 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033bd
0x1 + 0x11033bd + 0x0 = 0x11033be
1 + 17839037 + 0 = 17839038
flags now [32m 0------[0m
put_reg (r14) = 011033be
1 cycles
[36mREGS:  r14 011033bd:011033be  psw 0----S--:0-------[0m

[33m 6431 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033bd
0x11033bd - 0x1103438 - 0x0 = 0xffffffffffffff85
17839037 - 17839160 - 0 = -123
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6432 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033bd
MEM[011033bd] <= 00u
flags now [32m 0---S--[0m

[33m 6433 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033be
1 cycles
put_reg (r15) = 011033be
flags now [32m 0---S--[0m
[36mREGS:  r15 011033bd:011033be[0m

[33m 6434 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6437 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033be
0x1 + 0x11033be + 0x0 = 0x11033bf
1 + 17839038 + 0 = 17839039
flags now [32m 0------[0m
put_reg (r14) = 011033bf
1 cycles
[36mREGS:  r14 011033be:011033bf  psw 0----S--:0-------[0m

[33m 6438 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033be
0x11033be - 0x1103438 - 0x0 = 0xffffffffffffff86
17839038 - 17839160 - 0 = -122
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6439 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033be
MEM[011033be] <= 00u
flags now [32m 0---S--[0m

[33m 6440 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033bf
1 cycles
put_reg (r15) = 011033bf
flags now [32m 0---S--[0m
[36mREGS:  r15 011033be:011033bf[0m

[33m 6441 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6444 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033bf
0x1 + 0x11033bf + 0x0 = 0x11033c0
1 + 17839039 + 0 = 17839040
flags now [32m 0------[0m
put_reg (r14) = 011033c0
1 cycles
[36mREGS:  r14 011033bf:011033c0  psw 0----S--:0-------[0m

[33m 6445 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033bf
0x11033bf - 0x1103438 - 0x0 = 0xffffffffffffff87
17839039 - 17839160 - 0 = -121
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6446 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033bf
MEM[011033bf] <= 00u
flags now [32m 0---S--[0m

[33m 6447 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033c0
1 cycles
put_reg (r15) = 011033c0
flags now [32m 0---S--[0m
[36mREGS:  r15 011033bf:011033c0[0m

[33m 6448 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6451 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033c0
0x1 + 0x11033c0 + 0x0 = 0x11033c1
1 + 17839040 + 0 = 17839041
flags now [32m 0------[0m
put_reg (r14) = 011033c1
1 cycles
[36mREGS:  r14 011033c0:011033c1  psw 0----S--:0-------[0m

[33m 6452 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033c0
0x11033c0 - 0x1103438 - 0x0 = 0xffffffffffffff88
17839040 - 17839160 - 0 = -120
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6453 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033c0
MEM[011033c0] <= 00u
flags now [32m 0---S--[0m

[33m 6454 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033c1
1 cycles
put_reg (r15) = 011033c1
flags now [32m 0---S--[0m
[36mREGS:  r15 011033c0:011033c1[0m

[33m 6455 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6458 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033c1
0x1 + 0x11033c1 + 0x0 = 0x11033c2
1 + 17839041 + 0 = 17839042
flags now [32m 0------[0m
put_reg (r14) = 011033c2
1 cycles
[36mREGS:  r14 011033c1:011033c2  psw 0----S--:0-------[0m

[33m 6459 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033c1
0x11033c1 - 0x1103438 - 0x0 = 0xffffffffffffff89
17839041 - 17839160 - 0 = -119
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6460 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033c1
MEM[011033c1] <= 00u
flags now [32m 0---S--[0m

[33m 6461 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033c2
1 cycles
put_reg (r15) = 011033c2
flags now [32m 0---S--[0m
[36mREGS:  r15 011033c1:011033c2[0m

[33m 6462 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6465 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033c2
0x1 + 0x11033c2 + 0x0 = 0x11033c3
1 + 17839042 + 0 = 17839043
flags now [32m 0------[0m
put_reg (r14) = 011033c3
1 cycles
[36mREGS:  r14 011033c2:011033c3  psw 0----S--:0-------[0m

[33m 6466 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033c2
0x11033c2 - 0x1103438 - 0x0 = 0xffffffffffffff8a
17839042 - 17839160 - 0 = -118
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6467 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033c2
MEM[011033c2] <= 00u
flags now [32m 0---S--[0m

[33m 6468 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033c3
1 cycles
put_reg (r15) = 011033c3
flags now [32m 0---S--[0m
[36mREGS:  r15 011033c2:011033c3[0m

[33m 6469 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6472 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033c3
0x1 + 0x11033c3 + 0x0 = 0x11033c4
1 + 17839043 + 0 = 17839044
flags now [32m 0------[0m
put_reg (r14) = 011033c4
1 cycles
[36mREGS:  r14 011033c3:011033c4  psw 0----S--:0-------[0m

[33m 6473 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033c3
0x11033c3 - 0x1103438 - 0x0 = 0xffffffffffffff8b
17839043 - 17839160 - 0 = -117
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6474 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033c3
MEM[011033c3] <= 00u
flags now [32m 0---S--[0m

[33m 6475 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033c4
1 cycles
put_reg (r15) = 011033c4
flags now [32m 0---S--[0m
[36mREGS:  r15 011033c3:011033c4[0m

[33m 6476 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6479 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033c4
0x1 + 0x11033c4 + 0x0 = 0x11033c5
1 + 17839044 + 0 = 17839045
flags now [32m 0------[0m
put_reg (r14) = 011033c5
1 cycles
[36mREGS:  r14 011033c4:011033c5  psw 0----S--:0-------[0m

[33m 6480 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033c4
0x11033c4 - 0x1103438 - 0x0 = 0xffffffffffffff8c
17839044 - 17839160 - 0 = -116
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6481 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033c4
MEM[011033c4] <= 00u
flags now [32m 0---S--[0m

[33m 6482 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033c5
1 cycles
put_reg (r15) = 011033c5
flags now [32m 0---S--[0m
[36mREGS:  r15 011033c4:011033c5[0m

[33m 6483 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6486 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033c5
0x1 + 0x11033c5 + 0x0 = 0x11033c6
1 + 17839045 + 0 = 17839046
flags now [32m 0------[0m
put_reg (r14) = 011033c6
1 cycles
[36mREGS:  r14 011033c5:011033c6  psw 0----S--:0-------[0m

[33m 6487 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033c5
0x11033c5 - 0x1103438 - 0x0 = 0xffffffffffffff8d
17839045 - 17839160 - 0 = -115
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6488 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033c5
MEM[011033c5] <= 00u
flags now [32m 0---S--[0m

[33m 6489 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033c6
1 cycles
put_reg (r15) = 011033c6
flags now [32m 0---S--[0m
[36mREGS:  r15 011033c5:011033c6[0m

[33m 6490 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6493 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033c6
0x1 + 0x11033c6 + 0x0 = 0x11033c7
1 + 17839046 + 0 = 17839047
flags now [32m 0------[0m
put_reg (r14) = 011033c7
1 cycles
[36mREGS:  r14 011033c6:011033c7  psw 0----S--:0-------[0m

[33m 6494 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033c6
0x11033c6 - 0x1103438 - 0x0 = 0xffffffffffffff8e
17839046 - 17839160 - 0 = -114
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6495 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033c6
MEM[011033c6] <= 00u
flags now [32m 0---S--[0m

[33m 6496 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033c7
1 cycles
put_reg (r15) = 011033c7
flags now [32m 0---S--[0m
[36mREGS:  r15 011033c6:011033c7[0m

[33m 6497 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6500 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033c7
0x1 + 0x11033c7 + 0x0 = 0x11033c8
1 + 17839047 + 0 = 17839048
flags now [32m 0------[0m
put_reg (r14) = 011033c8
1 cycles
[36mREGS:  r14 011033c7:011033c8  psw 0----S--:0-------[0m

[33m 6501 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033c7
0x11033c7 - 0x1103438 - 0x0 = 0xffffffffffffff8f
17839047 - 17839160 - 0 = -113
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6502 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033c7
MEM[011033c7] <= 00u
flags now [32m 0---S--[0m

[33m 6503 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033c8
1 cycles
put_reg (r15) = 011033c8
flags now [32m 0---S--[0m
[36mREGS:  r15 011033c7:011033c8[0m

[33m 6504 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6507 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033c8
0x1 + 0x11033c8 + 0x0 = 0x11033c9
1 + 17839048 + 0 = 17839049
flags now [32m 0------[0m
put_reg (r14) = 011033c9
1 cycles
[36mREGS:  r14 011033c8:011033c9  psw 0----S--:0-------[0m

[33m 6508 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033c8
0x11033c8 - 0x1103438 - 0x0 = 0xffffffffffffff90
17839048 - 17839160 - 0 = -112
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6509 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033c8
MEM[011033c8] <= 00u
flags now [32m 0---S--[0m

[33m 6510 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033c9
1 cycles
put_reg (r15) = 011033c9
flags now [32m 0---S--[0m
[36mREGS:  r15 011033c8:011033c9[0m

[33m 6511 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6514 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033c9
0x1 + 0x11033c9 + 0x0 = 0x11033ca
1 + 17839049 + 0 = 17839050
flags now [32m 0------[0m
put_reg (r14) = 011033ca
1 cycles
[36mREGS:  r14 011033c9:011033ca  psw 0----S--:0-------[0m

[33m 6515 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033c9
0x11033c9 - 0x1103438 - 0x0 = 0xffffffffffffff91
17839049 - 17839160 - 0 = -111
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6516 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033c9
MEM[011033c9] <= 00u
flags now [32m 0---S--[0m

[33m 6517 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033ca
1 cycles
put_reg (r15) = 011033ca
flags now [32m 0---S--[0m
[36mREGS:  r15 011033c9:011033ca[0m

[33m 6518 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6521 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033ca
0x1 + 0x11033ca + 0x0 = 0x11033cb
1 + 17839050 + 0 = 17839051
flags now [32m 0------[0m
put_reg (r14) = 011033cb
1 cycles
[36mREGS:  r14 011033ca:011033cb  psw 0----S--:0-------[0m

[33m 6522 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033ca
0x11033ca - 0x1103438 - 0x0 = 0xffffffffffffff92
17839050 - 17839160 - 0 = -110
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6523 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033ca
MEM[011033ca] <= 00u
flags now [32m 0---S--[0m

[33m 6524 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033cb
1 cycles
put_reg (r15) = 011033cb
flags now [32m 0---S--[0m
[36mREGS:  r15 011033ca:011033cb[0m

[33m 6525 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6528 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033cb
0x1 + 0x11033cb + 0x0 = 0x11033cc
1 + 17839051 + 0 = 17839052
flags now [32m 0------[0m
put_reg (r14) = 011033cc
1 cycles
[36mREGS:  r14 011033cb:011033cc  psw 0----S--:0-------[0m

[33m 6529 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033cb
0x11033cb - 0x1103438 - 0x0 = 0xffffffffffffff93
17839051 - 17839160 - 0 = -109
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6530 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033cb
MEM[011033cb] <= 00u
flags now [32m 0---S--[0m

[33m 6531 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033cc
1 cycles
put_reg (r15) = 011033cc
flags now [32m 0---S--[0m
[36mREGS:  r15 011033cb:011033cc[0m

[33m 6532 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6535 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033cc
0x1 + 0x11033cc + 0x0 = 0x11033cd
1 + 17839052 + 0 = 17839053
flags now [32m 0------[0m
put_reg (r14) = 011033cd
1 cycles
[36mREGS:  r14 011033cc:011033cd  psw 0----S--:0-------[0m

[33m 6536 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033cc
0x11033cc - 0x1103438 - 0x0 = 0xffffffffffffff94
17839052 - 17839160 - 0 = -108
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6537 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033cc
MEM[011033cc] <= 00u
flags now [32m 0---S--[0m

[33m 6538 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033cd
1 cycles
put_reg (r15) = 011033cd
flags now [32m 0---S--[0m
[36mREGS:  r15 011033cc:011033cd[0m

[33m 6539 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6542 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033cd
0x1 + 0x11033cd + 0x0 = 0x11033ce
1 + 17839053 + 0 = 17839054
flags now [32m 0------[0m
put_reg (r14) = 011033ce
1 cycles
[36mREGS:  r14 011033cd:011033ce  psw 0----S--:0-------[0m

[33m 6543 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033cd
0x11033cd - 0x1103438 - 0x0 = 0xffffffffffffff95
17839053 - 17839160 - 0 = -107
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6544 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033cd
MEM[011033cd] <= 00u
flags now [32m 0---S--[0m

[33m 6545 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033ce
1 cycles
put_reg (r15) = 011033ce
flags now [32m 0---S--[0m
[36mREGS:  r15 011033cd:011033ce[0m

[33m 6546 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6549 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033ce
0x1 + 0x11033ce + 0x0 = 0x11033cf
1 + 17839054 + 0 = 17839055
flags now [32m 0------[0m
put_reg (r14) = 011033cf
1 cycles
[36mREGS:  r14 011033ce:011033cf  psw 0----S--:0-------[0m

[33m 6550 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033ce
0x11033ce - 0x1103438 - 0x0 = 0xffffffffffffff96
17839054 - 17839160 - 0 = -106
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6551 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033ce
MEM[011033ce] <= 00u
flags now [32m 0---S--[0m

[33m 6552 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033cf
1 cycles
put_reg (r15) = 011033cf
flags now [32m 0---S--[0m
[36mREGS:  r15 011033ce:011033cf[0m

[33m 6553 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6556 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033cf
0x1 + 0x11033cf + 0x0 = 0x11033d0
1 + 17839055 + 0 = 17839056
flags now [32m 0------[0m
put_reg (r14) = 011033d0
1 cycles
[36mREGS:  r14 011033cf:011033d0  psw 0----S--:0-------[0m

[33m 6557 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033cf
0x11033cf - 0x1103438 - 0x0 = 0xffffffffffffff97
17839055 - 17839160 - 0 = -105
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6558 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033cf
MEM[011033cf] <= 00u
flags now [32m 0---S--[0m

[33m 6559 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033d0
1 cycles
put_reg (r15) = 011033d0
flags now [32m 0---S--[0m
[36mREGS:  r15 011033cf:011033d0[0m

[33m 6560 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6563 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033d0
0x1 + 0x11033d0 + 0x0 = 0x11033d1
1 + 17839056 + 0 = 17839057
flags now [32m 0------[0m
put_reg (r14) = 011033d1
1 cycles
[36mREGS:  r14 011033d0:011033d1  psw 0----S--:0-------[0m

[33m 6564 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033d0
0x11033d0 - 0x1103438 - 0x0 = 0xffffffffffffff98
17839056 - 17839160 - 0 = -104
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6565 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033d0
MEM[011033d0] <= 00u
flags now [32m 0---S--[0m

[33m 6566 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033d1
1 cycles
put_reg (r15) = 011033d1
flags now [32m 0---S--[0m
[36mREGS:  r15 011033d0:011033d1[0m

[33m 6567 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6570 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033d1
0x1 + 0x11033d1 + 0x0 = 0x11033d2
1 + 17839057 + 0 = 17839058
flags now [32m 0------[0m
put_reg (r14) = 011033d2
1 cycles
[36mREGS:  r14 011033d1:011033d2  psw 0----S--:0-------[0m

[33m 6571 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033d1
0x11033d1 - 0x1103438 - 0x0 = 0xffffffffffffff99
17839057 - 17839160 - 0 = -103
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6572 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033d1
MEM[011033d1] <= 00u
flags now [32m 0---S--[0m

[33m 6573 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033d2
1 cycles
put_reg (r15) = 011033d2
flags now [32m 0---S--[0m
[36mREGS:  r15 011033d1:011033d2[0m

[33m 6574 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6577 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033d2
0x1 + 0x11033d2 + 0x0 = 0x11033d3
1 + 17839058 + 0 = 17839059
flags now [32m 0------[0m
put_reg (r14) = 011033d3
1 cycles
[36mREGS:  r14 011033d2:011033d3  psw 0----S--:0-------[0m

[33m 6578 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033d2
0x11033d2 - 0x1103438 - 0x0 = 0xffffffffffffff9a
17839058 - 17839160 - 0 = -102
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6579 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033d2
MEM[011033d2] <= 00u
flags now [32m 0---S--[0m

[33m 6580 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033d3
1 cycles
put_reg (r15) = 011033d3
flags now [32m 0---S--[0m
[36mREGS:  r15 011033d2:011033d3[0m

[33m 6581 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6584 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033d3
0x1 + 0x11033d3 + 0x0 = 0x11033d4
1 + 17839059 + 0 = 17839060
flags now [32m 0------[0m
put_reg (r14) = 011033d4
1 cycles
[36mREGS:  r14 011033d3:011033d4  psw 0----S--:0-------[0m

[33m 6585 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033d3
0x11033d3 - 0x1103438 - 0x0 = 0xffffffffffffff9b
17839059 - 17839160 - 0 = -101
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6586 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033d3
MEM[011033d3] <= 00u
flags now [32m 0---S--[0m

[33m 6587 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033d4
1 cycles
put_reg (r15) = 011033d4
flags now [32m 0---S--[0m
[36mREGS:  r15 011033d3:011033d4[0m

[33m 6588 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6591 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033d4
0x1 + 0x11033d4 + 0x0 = 0x11033d5
1 + 17839060 + 0 = 17839061
flags now [32m 0------[0m
put_reg (r14) = 011033d5
1 cycles
[36mREGS:  r14 011033d4:011033d5  psw 0----S--:0-------[0m

[33m 6592 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033d4
0x11033d4 - 0x1103438 - 0x0 = 0xffffffffffffff9c
17839060 - 17839160 - 0 = -100
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6593 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033d4
MEM[011033d4] <= 00u
flags now [32m 0---S--[0m

[33m 6594 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033d5
1 cycles
put_reg (r15) = 011033d5
flags now [32m 0---S--[0m
[36mREGS:  r15 011033d4:011033d5[0m

[33m 6595 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6598 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033d5
0x1 + 0x11033d5 + 0x0 = 0x11033d6
1 + 17839061 + 0 = 17839062
flags now [32m 0------[0m
put_reg (r14) = 011033d6
1 cycles
[36mREGS:  r14 011033d5:011033d6  psw 0----S--:0-------[0m

[33m 6599 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033d5
0x11033d5 - 0x1103438 - 0x0 = 0xffffffffffffff9d
17839061 - 17839160 - 0 = -99
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6600 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033d5
MEM[011033d5] <= 00u
flags now [32m 0---S--[0m

[33m 6601 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033d6
1 cycles
put_reg (r15) = 011033d6
flags now [32m 0---S--[0m
[36mREGS:  r15 011033d5:011033d6[0m

[33m 6602 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6605 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033d6
0x1 + 0x11033d6 + 0x0 = 0x11033d7
1 + 17839062 + 0 = 17839063
flags now [32m 0------[0m
put_reg (r14) = 011033d7
1 cycles
[36mREGS:  r14 011033d6:011033d7  psw 0----S--:0-------[0m

[33m 6606 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033d6
0x11033d6 - 0x1103438 - 0x0 = 0xffffffffffffff9e
17839062 - 17839160 - 0 = -98
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6607 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033d6
MEM[011033d6] <= 00u
flags now [32m 0---S--[0m

[33m 6608 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033d7
1 cycles
put_reg (r15) = 011033d7
flags now [32m 0---S--[0m
[36mREGS:  r15 011033d6:011033d7[0m

[33m 6609 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6612 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033d7
0x1 + 0x11033d7 + 0x0 = 0x11033d8
1 + 17839063 + 0 = 17839064
flags now [32m 0------[0m
put_reg (r14) = 011033d8
1 cycles
[36mREGS:  r14 011033d7:011033d8  psw 0----S--:0-------[0m

[33m 6613 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033d7
0x11033d7 - 0x1103438 - 0x0 = 0xffffffffffffff9f
17839063 - 17839160 - 0 = -97
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6614 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033d7
MEM[011033d7] <= 00u
flags now [32m 0---S--[0m

[33m 6615 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033d8
1 cycles
put_reg (r15) = 011033d8
flags now [32m 0---S--[0m
[36mREGS:  r15 011033d7:011033d8[0m

[33m 6616 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6619 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033d8
0x1 + 0x11033d8 + 0x0 = 0x11033d9
1 + 17839064 + 0 = 17839065
flags now [32m 0------[0m
put_reg (r14) = 011033d9
1 cycles
[36mREGS:  r14 011033d8:011033d9  psw 0----S--:0-------[0m

[33m 6620 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033d8
0x11033d8 - 0x1103438 - 0x0 = 0xffffffffffffffa0
17839064 - 17839160 - 0 = -96
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6621 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033d8
MEM[011033d8] <= 00u
flags now [32m 0---S--[0m

[33m 6622 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033d9
1 cycles
put_reg (r15) = 011033d9
flags now [32m 0---S--[0m
[36mREGS:  r15 011033d8:011033d9[0m

[33m 6623 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6626 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033d9
0x1 + 0x11033d9 + 0x0 = 0x11033da
1 + 17839065 + 0 = 17839066
flags now [32m 0------[0m
put_reg (r14) = 011033da
1 cycles
[36mREGS:  r14 011033d9:011033da  psw 0----S--:0-------[0m

[33m 6627 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033d9
0x11033d9 - 0x1103438 - 0x0 = 0xffffffffffffffa1
17839065 - 17839160 - 0 = -95
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6628 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033d9
MEM[011033d9] <= 00u
flags now [32m 0---S--[0m

[33m 6629 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033da
1 cycles
put_reg (r15) = 011033da
flags now [32m 0---S--[0m
[36mREGS:  r15 011033d9:011033da[0m

[33m 6630 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6633 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033da
0x1 + 0x11033da + 0x0 = 0x11033db
1 + 17839066 + 0 = 17839067
flags now [32m 0------[0m
put_reg (r14) = 011033db
1 cycles
[36mREGS:  r14 011033da:011033db  psw 0----S--:0-------[0m

[33m 6634 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033da
0x11033da - 0x1103438 - 0x0 = 0xffffffffffffffa2
17839066 - 17839160 - 0 = -94
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6635 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033da
MEM[011033da] <= 00u
flags now [32m 0---S--[0m

[33m 6636 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033db
1 cycles
put_reg (r15) = 011033db
flags now [32m 0---S--[0m
[36mREGS:  r15 011033da:011033db[0m

[33m 6637 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6640 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033db
0x1 + 0x11033db + 0x0 = 0x11033dc
1 + 17839067 + 0 = 17839068
flags now [32m 0------[0m
put_reg (r14) = 011033dc
1 cycles
[36mREGS:  r14 011033db:011033dc  psw 0----S--:0-------[0m

[33m 6641 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033db
0x11033db - 0x1103438 - 0x0 = 0xffffffffffffffa3
17839067 - 17839160 - 0 = -93
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6642 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033db
MEM[011033db] <= 00u
flags now [32m 0---S--[0m

[33m 6643 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033dc
1 cycles
put_reg (r15) = 011033dc
flags now [32m 0---S--[0m
[36mREGS:  r15 011033db:011033dc[0m

[33m 6644 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6647 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033dc
0x1 + 0x11033dc + 0x0 = 0x11033dd
1 + 17839068 + 0 = 17839069
flags now [32m 0------[0m
put_reg (r14) = 011033dd
1 cycles
[36mREGS:  r14 011033dc:011033dd  psw 0----S--:0-------[0m

[33m 6648 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033dc
0x11033dc - 0x1103438 - 0x0 = 0xffffffffffffffa4
17839068 - 17839160 - 0 = -92
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6649 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033dc
MEM[011033dc] <= 00u
flags now [32m 0---S--[0m

[33m 6650 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033dd
1 cycles
put_reg (r15) = 011033dd
flags now [32m 0---S--[0m
[36mREGS:  r15 011033dc:011033dd[0m

[33m 6651 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6654 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033dd
0x1 + 0x11033dd + 0x0 = 0x11033de
1 + 17839069 + 0 = 17839070
flags now [32m 0------[0m
put_reg (r14) = 011033de
1 cycles
[36mREGS:  r14 011033dd:011033de  psw 0----S--:0-------[0m

[33m 6655 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033dd
0x11033dd - 0x1103438 - 0x0 = 0xffffffffffffffa5
17839069 - 17839160 - 0 = -91
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6656 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033dd
MEM[011033dd] <= 00u
flags now [32m 0---S--[0m

[33m 6657 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033de
1 cycles
put_reg (r15) = 011033de
flags now [32m 0---S--[0m
[36mREGS:  r15 011033dd:011033de[0m

[33m 6658 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6661 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033de
0x1 + 0x11033de + 0x0 = 0x11033df
1 + 17839070 + 0 = 17839071
flags now [32m 0------[0m
put_reg (r14) = 011033df
1 cycles
[36mREGS:  r14 011033de:011033df  psw 0----S--:0-------[0m

[33m 6662 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033de
0x11033de - 0x1103438 - 0x0 = 0xffffffffffffffa6
17839070 - 17839160 - 0 = -90
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6663 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033de
MEM[011033de] <= 00u
flags now [32m 0---S--[0m

[33m 6664 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033df
1 cycles
put_reg (r15) = 011033df
flags now [32m 0---S--[0m
[36mREGS:  r15 011033de:011033df[0m

[33m 6665 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6668 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033df
0x1 + 0x11033df + 0x0 = 0x11033e0
1 + 17839071 + 0 = 17839072
flags now [32m 0------[0m
put_reg (r14) = 011033e0
1 cycles
[36mREGS:  r14 011033df:011033e0  psw 0----S--:0-------[0m

[33m 6669 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033df
0x11033df - 0x1103438 - 0x0 = 0xffffffffffffffa7
17839071 - 17839160 - 0 = -89
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6670 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033df
MEM[011033df] <= 00u
flags now [32m 0---S--[0m

[33m 6671 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033e0
1 cycles
put_reg (r15) = 011033e0
flags now [32m 0---S--[0m
[36mREGS:  r15 011033df:011033e0[0m

[33m 6672 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6675 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033e0
0x1 + 0x11033e0 + 0x0 = 0x11033e1
1 + 17839072 + 0 = 17839073
flags now [32m 0------[0m
put_reg (r14) = 011033e1
1 cycles
[36mREGS:  r14 011033e0:011033e1  psw 0----S--:0-------[0m

[33m 6676 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033e0
0x11033e0 - 0x1103438 - 0x0 = 0xffffffffffffffa8
17839072 - 17839160 - 0 = -88
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6677 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033e0
MEM[011033e0] <= 00u
flags now [32m 0---S--[0m

[33m 6678 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033e1
1 cycles
put_reg (r15) = 011033e1
flags now [32m 0---S--[0m
[36mREGS:  r15 011033e0:011033e1[0m

[33m 6679 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6682 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033e1
0x1 + 0x11033e1 + 0x0 = 0x11033e2
1 + 17839073 + 0 = 17839074
flags now [32m 0------[0m
put_reg (r14) = 011033e2
1 cycles
[36mREGS:  r14 011033e1:011033e2  psw 0----S--:0-------[0m

[33m 6683 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033e1
0x11033e1 - 0x1103438 - 0x0 = 0xffffffffffffffa9
17839073 - 17839160 - 0 = -87
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6684 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033e1
MEM[011033e1] <= 00u
flags now [32m 0---S--[0m

[33m 6685 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033e2
1 cycles
put_reg (r15) = 011033e2
flags now [32m 0---S--[0m
[36mREGS:  r15 011033e1:011033e2[0m

[33m 6686 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6689 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033e2
0x1 + 0x11033e2 + 0x0 = 0x11033e3
1 + 17839074 + 0 = 17839075
flags now [32m 0------[0m
put_reg (r14) = 011033e3
1 cycles
[36mREGS:  r14 011033e2:011033e3  psw 0----S--:0-------[0m

[33m 6690 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033e2
0x11033e2 - 0x1103438 - 0x0 = 0xffffffffffffffaa
17839074 - 17839160 - 0 = -86
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6691 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033e2
MEM[011033e2] <= 00u
flags now [32m 0---S--[0m

[33m 6692 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033e3
1 cycles
put_reg (r15) = 011033e3
flags now [32m 0---S--[0m
[36mREGS:  r15 011033e2:011033e3[0m

[33m 6693 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6696 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033e3
0x1 + 0x11033e3 + 0x0 = 0x11033e4
1 + 17839075 + 0 = 17839076
flags now [32m 0------[0m
put_reg (r14) = 011033e4
1 cycles
[36mREGS:  r14 011033e3:011033e4  psw 0----S--:0-------[0m

[33m 6697 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033e3
0x11033e3 - 0x1103438 - 0x0 = 0xffffffffffffffab
17839075 - 17839160 - 0 = -85
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6698 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033e3
MEM[011033e3] <= 00u
flags now [32m 0---S--[0m

[33m 6699 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033e4
1 cycles
put_reg (r15) = 011033e4
flags now [32m 0---S--[0m
[36mREGS:  r15 011033e3:011033e4[0m

[33m 6700 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6703 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033e4
0x1 + 0x11033e4 + 0x0 = 0x11033e5
1 + 17839076 + 0 = 17839077
flags now [32m 0------[0m
put_reg (r14) = 011033e5
1 cycles
[36mREGS:  r14 011033e4:011033e5  psw 0----S--:0-------[0m

[33m 6704 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033e4
0x11033e4 - 0x1103438 - 0x0 = 0xffffffffffffffac
17839076 - 17839160 - 0 = -84
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6705 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033e4
MEM[011033e4] <= 00u
flags now [32m 0---S--[0m

[33m 6706 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033e5
1 cycles
put_reg (r15) = 011033e5
flags now [32m 0---S--[0m
[36mREGS:  r15 011033e4:011033e5[0m

[33m 6707 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6710 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033e5
0x1 + 0x11033e5 + 0x0 = 0x11033e6
1 + 17839077 + 0 = 17839078
flags now [32m 0------[0m
put_reg (r14) = 011033e6
1 cycles
[36mREGS:  r14 011033e5:011033e6  psw 0----S--:0-------[0m

[33m 6711 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033e5
0x11033e5 - 0x1103438 - 0x0 = 0xffffffffffffffad
17839077 - 17839160 - 0 = -83
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6712 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033e5
MEM[011033e5] <= 00u
flags now [32m 0---S--[0m

[33m 6713 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033e6
1 cycles
put_reg (r15) = 011033e6
flags now [32m 0---S--[0m
[36mREGS:  r15 011033e5:011033e6[0m

[33m 6714 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6717 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033e6
0x1 + 0x11033e6 + 0x0 = 0x11033e7
1 + 17839078 + 0 = 17839079
flags now [32m 0------[0m
put_reg (r14) = 011033e7
1 cycles
[36mREGS:  r14 011033e6:011033e7  psw 0----S--:0-------[0m

[33m 6718 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033e6
0x11033e6 - 0x1103438 - 0x0 = 0xffffffffffffffae
17839078 - 17839160 - 0 = -82
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6719 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033e6
MEM[011033e6] <= 00u
flags now [32m 0---S--[0m

[33m 6720 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033e7
1 cycles
put_reg (r15) = 011033e7
flags now [32m 0---S--[0m
[36mREGS:  r15 011033e6:011033e7[0m

[33m 6721 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6724 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033e7
0x1 + 0x11033e7 + 0x0 = 0x11033e8
1 + 17839079 + 0 = 17839080
flags now [32m 0------[0m
put_reg (r14) = 011033e8
1 cycles
[36mREGS:  r14 011033e7:011033e8  psw 0----S--:0-------[0m

[33m 6725 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033e7
0x11033e7 - 0x1103438 - 0x0 = 0xffffffffffffffaf
17839079 - 17839160 - 0 = -81
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6726 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033e7
MEM[011033e7] <= 00u
flags now [32m 0---S--[0m

[33m 6727 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033e8
1 cycles
put_reg (r15) = 011033e8
flags now [32m 0---S--[0m
[36mREGS:  r15 011033e7:011033e8[0m

[33m 6728 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6731 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033e8
0x1 + 0x11033e8 + 0x0 = 0x11033e9
1 + 17839080 + 0 = 17839081
flags now [32m 0------[0m
put_reg (r14) = 011033e9
1 cycles
[36mREGS:  r14 011033e8:011033e9  psw 0----S--:0-------[0m

[33m 6732 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033e8
0x11033e8 - 0x1103438 - 0x0 = 0xffffffffffffffb0
17839080 - 17839160 - 0 = -80
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6733 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033e8
MEM[011033e8] <= 00u
flags now [32m 0---S--[0m

[33m 6734 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033e9
1 cycles
put_reg (r15) = 011033e9
flags now [32m 0---S--[0m
[36mREGS:  r15 011033e8:011033e9[0m

[33m 6735 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6738 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033e9
0x1 + 0x11033e9 + 0x0 = 0x11033ea
1 + 17839081 + 0 = 17839082
flags now [32m 0------[0m
put_reg (r14) = 011033ea
1 cycles
[36mREGS:  r14 011033e9:011033ea  psw 0----S--:0-------[0m

[33m 6739 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033e9
0x11033e9 - 0x1103438 - 0x0 = 0xffffffffffffffb1
17839081 - 17839160 - 0 = -79
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6740 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033e9
MEM[011033e9] <= 00u
flags now [32m 0---S--[0m

[33m 6741 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033ea
1 cycles
put_reg (r15) = 011033ea
flags now [32m 0---S--[0m
[36mREGS:  r15 011033e9:011033ea[0m

[33m 6742 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6745 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033ea
0x1 + 0x11033ea + 0x0 = 0x11033eb
1 + 17839082 + 0 = 17839083
flags now [32m 0------[0m
put_reg (r14) = 011033eb
1 cycles
[36mREGS:  r14 011033ea:011033eb  psw 0----S--:0-------[0m

[33m 6746 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033ea
0x11033ea - 0x1103438 - 0x0 = 0xffffffffffffffb2
17839082 - 17839160 - 0 = -78
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6747 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033ea
MEM[011033ea] <= 00u
flags now [32m 0---S--[0m

[33m 6748 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033eb
1 cycles
put_reg (r15) = 011033eb
flags now [32m 0---S--[0m
[36mREGS:  r15 011033ea:011033eb[0m

[33m 6749 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6752 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033eb
0x1 + 0x11033eb + 0x0 = 0x11033ec
1 + 17839083 + 0 = 17839084
flags now [32m 0------[0m
put_reg (r14) = 011033ec
1 cycles
[36mREGS:  r14 011033eb:011033ec  psw 0----S--:0-------[0m

[33m 6753 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033eb
0x11033eb - 0x1103438 - 0x0 = 0xffffffffffffffb3
17839083 - 17839160 - 0 = -77
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6754 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033eb
MEM[011033eb] <= 00u
flags now [32m 0---S--[0m

[33m 6755 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033ec
1 cycles
put_reg (r15) = 011033ec
flags now [32m 0---S--[0m
[36mREGS:  r15 011033eb:011033ec[0m

[33m 6756 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6759 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033ec
0x1 + 0x11033ec + 0x0 = 0x11033ed
1 + 17839084 + 0 = 17839085
flags now [32m 0------[0m
put_reg (r14) = 011033ed
1 cycles
[36mREGS:  r14 011033ec:011033ed  psw 0----S--:0-------[0m

[33m 6760 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033ec
0x11033ec - 0x1103438 - 0x0 = 0xffffffffffffffb4
17839084 - 17839160 - 0 = -76
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6761 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033ec
MEM[011033ec] <= 00u
flags now [32m 0---S--[0m

[33m 6762 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033ed
1 cycles
put_reg (r15) = 011033ed
flags now [32m 0---S--[0m
[36mREGS:  r15 011033ec:011033ed[0m

[33m 6763 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6766 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033ed
0x1 + 0x11033ed + 0x0 = 0x11033ee
1 + 17839085 + 0 = 17839086
flags now [32m 0------[0m
put_reg (r14) = 011033ee
1 cycles
[36mREGS:  r14 011033ed:011033ee  psw 0----S--:0-------[0m

[33m 6767 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033ed
0x11033ed - 0x1103438 - 0x0 = 0xffffffffffffffb5
17839085 - 17839160 - 0 = -75
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6768 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033ed
MEM[011033ed] <= 00u
flags now [32m 0---S--[0m

[33m 6769 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033ee
1 cycles
put_reg (r15) = 011033ee
flags now [32m 0---S--[0m
[36mREGS:  r15 011033ed:011033ee[0m

[33m 6770 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6773 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033ee
0x1 + 0x11033ee + 0x0 = 0x11033ef
1 + 17839086 + 0 = 17839087
flags now [32m 0------[0m
put_reg (r14) = 011033ef
1 cycles
[36mREGS:  r14 011033ee:011033ef  psw 0----S--:0-------[0m

[33m 6774 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033ee
0x11033ee - 0x1103438 - 0x0 = 0xffffffffffffffb6
17839086 - 17839160 - 0 = -74
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6775 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033ee
MEM[011033ee] <= 00u
flags now [32m 0---S--[0m

[33m 6776 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033ef
1 cycles
put_reg (r15) = 011033ef
flags now [32m 0---S--[0m
[36mREGS:  r15 011033ee:011033ef[0m

[33m 6777 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6780 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033ef
0x1 + 0x11033ef + 0x0 = 0x11033f0
1 + 17839087 + 0 = 17839088
flags now [32m 0------[0m
put_reg (r14) = 011033f0
1 cycles
[36mREGS:  r14 011033ef:011033f0  psw 0----S--:0-------[0m

[33m 6781 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033ef
0x11033ef - 0x1103438 - 0x0 = 0xffffffffffffffb7
17839087 - 17839160 - 0 = -73
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6782 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033ef
MEM[011033ef] <= 00u
flags now [32m 0---S--[0m

[33m 6783 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033f0
1 cycles
put_reg (r15) = 011033f0
flags now [32m 0---S--[0m
[36mREGS:  r15 011033ef:011033f0[0m

[33m 6784 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6787 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033f0
0x1 + 0x11033f0 + 0x0 = 0x11033f1
1 + 17839088 + 0 = 17839089
flags now [32m 0------[0m
put_reg (r14) = 011033f1
1 cycles
[36mREGS:  r14 011033f0:011033f1  psw 0----S--:0-------[0m

[33m 6788 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033f0
0x11033f0 - 0x1103438 - 0x0 = 0xffffffffffffffb8
17839088 - 17839160 - 0 = -72
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6789 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033f0
MEM[011033f0] <= 00u
flags now [32m 0---S--[0m

[33m 6790 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033f1
1 cycles
put_reg (r15) = 011033f1
flags now [32m 0---S--[0m
[36mREGS:  r15 011033f0:011033f1[0m

[33m 6791 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6794 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033f1
0x1 + 0x11033f1 + 0x0 = 0x11033f2
1 + 17839089 + 0 = 17839090
flags now [32m 0------[0m
put_reg (r14) = 011033f2
1 cycles
[36mREGS:  r14 011033f1:011033f2  psw 0----S--:0-------[0m

[33m 6795 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033f1
0x11033f1 - 0x1103438 - 0x0 = 0xffffffffffffffb9
17839089 - 17839160 - 0 = -71
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6796 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033f1
MEM[011033f1] <= 00u
flags now [32m 0---S--[0m

[33m 6797 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033f2
1 cycles
put_reg (r15) = 011033f2
flags now [32m 0---S--[0m
[36mREGS:  r15 011033f1:011033f2[0m

[33m 6798 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6801 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033f2
0x1 + 0x11033f2 + 0x0 = 0x11033f3
1 + 17839090 + 0 = 17839091
flags now [32m 0------[0m
put_reg (r14) = 011033f3
1 cycles
[36mREGS:  r14 011033f2:011033f3  psw 0----S--:0-------[0m

[33m 6802 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033f2
0x11033f2 - 0x1103438 - 0x0 = 0xffffffffffffffba
17839090 - 17839160 - 0 = -70
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6803 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033f2
MEM[011033f2] <= 00u
flags now [32m 0---S--[0m

[33m 6804 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033f3
1 cycles
put_reg (r15) = 011033f3
flags now [32m 0---S--[0m
[36mREGS:  r15 011033f2:011033f3[0m

[33m 6805 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6808 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033f3
0x1 + 0x11033f3 + 0x0 = 0x11033f4
1 + 17839091 + 0 = 17839092
flags now [32m 0------[0m
put_reg (r14) = 011033f4
1 cycles
[36mREGS:  r14 011033f3:011033f4  psw 0----S--:0-------[0m

[33m 6809 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033f3
0x11033f3 - 0x1103438 - 0x0 = 0xffffffffffffffbb
17839091 - 17839160 - 0 = -69
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6810 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033f3
MEM[011033f3] <= 00u
flags now [32m 0---S--[0m

[33m 6811 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033f4
1 cycles
put_reg (r15) = 011033f4
flags now [32m 0---S--[0m
[36mREGS:  r15 011033f3:011033f4[0m

[33m 6812 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6815 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033f4
0x1 + 0x11033f4 + 0x0 = 0x11033f5
1 + 17839092 + 0 = 17839093
flags now [32m 0------[0m
put_reg (r14) = 011033f5
1 cycles
[36mREGS:  r14 011033f4:011033f5  psw 0----S--:0-------[0m

[33m 6816 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033f4
0x11033f4 - 0x1103438 - 0x0 = 0xffffffffffffffbc
17839092 - 17839160 - 0 = -68
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6817 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033f4
MEM[011033f4] <= 00u
flags now [32m 0---S--[0m

[33m 6818 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033f5
1 cycles
put_reg (r15) = 011033f5
flags now [32m 0---S--[0m
[36mREGS:  r15 011033f4:011033f5[0m

[33m 6819 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6822 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033f5
0x1 + 0x11033f5 + 0x0 = 0x11033f6
1 + 17839093 + 0 = 17839094
flags now [32m 0------[0m
put_reg (r14) = 011033f6
1 cycles
[36mREGS:  r14 011033f5:011033f6  psw 0----S--:0-------[0m

[33m 6823 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033f5
0x11033f5 - 0x1103438 - 0x0 = 0xffffffffffffffbd
17839093 - 17839160 - 0 = -67
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6824 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033f5
MEM[011033f5] <= 00u
flags now [32m 0---S--[0m

[33m 6825 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033f6
1 cycles
put_reg (r15) = 011033f6
flags now [32m 0---S--[0m
[36mREGS:  r15 011033f5:011033f6[0m

[33m 6826 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6829 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033f6
0x1 + 0x11033f6 + 0x0 = 0x11033f7
1 + 17839094 + 0 = 17839095
flags now [32m 0------[0m
put_reg (r14) = 011033f7
1 cycles
[36mREGS:  r14 011033f6:011033f7  psw 0----S--:0-------[0m

[33m 6830 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033f6
0x11033f6 - 0x1103438 - 0x0 = 0xffffffffffffffbe
17839094 - 17839160 - 0 = -66
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6831 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033f6
MEM[011033f6] <= 00u
flags now [32m 0---S--[0m

[33m 6832 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033f7
1 cycles
put_reg (r15) = 011033f7
flags now [32m 0---S--[0m
[36mREGS:  r15 011033f6:011033f7[0m

[33m 6833 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6836 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033f7
0x1 + 0x11033f7 + 0x0 = 0x11033f8
1 + 17839095 + 0 = 17839096
flags now [32m 0------[0m
put_reg (r14) = 011033f8
1 cycles
[36mREGS:  r14 011033f7:011033f8  psw 0----S--:0-------[0m

[33m 6837 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033f7
0x11033f7 - 0x1103438 - 0x0 = 0xffffffffffffffbf
17839095 - 17839160 - 0 = -65
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6838 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033f7
MEM[011033f7] <= 00u
flags now [32m 0---S--[0m

[33m 6839 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033f8
1 cycles
put_reg (r15) = 011033f8
flags now [32m 0---S--[0m
[36mREGS:  r15 011033f7:011033f8[0m

[33m 6840 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6843 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033f8
0x1 + 0x11033f8 + 0x0 = 0x11033f9
1 + 17839096 + 0 = 17839097
flags now [32m 0------[0m
put_reg (r14) = 011033f9
1 cycles
[36mREGS:  r14 011033f8:011033f9  psw 0----S--:0-------[0m

[33m 6844 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033f8
0x11033f8 - 0x1103438 - 0x0 = 0xffffffffffffffc0
17839096 - 17839160 - 0 = -64
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6845 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033f8
MEM[011033f8] <= 00u
flags now [32m 0---S--[0m

[33m 6846 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033f9
1 cycles
put_reg (r15) = 011033f9
flags now [32m 0---S--[0m
[36mREGS:  r15 011033f8:011033f9[0m

[33m 6847 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6850 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033f9
0x1 + 0x11033f9 + 0x0 = 0x11033fa
1 + 17839097 + 0 = 17839098
flags now [32m 0------[0m
put_reg (r14) = 011033fa
1 cycles
[36mREGS:  r14 011033f9:011033fa  psw 0----S--:0-------[0m

[33m 6851 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033f9
0x11033f9 - 0x1103438 - 0x0 = 0xffffffffffffffc1
17839097 - 17839160 - 0 = -63
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6852 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033f9
MEM[011033f9] <= 00u
flags now [32m 0---S--[0m

[33m 6853 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033fa
1 cycles
put_reg (r15) = 011033fa
flags now [32m 0---S--[0m
[36mREGS:  r15 011033f9:011033fa[0m

[33m 6854 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6857 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033fa
0x1 + 0x11033fa + 0x0 = 0x11033fb
1 + 17839098 + 0 = 17839099
flags now [32m 0------[0m
put_reg (r14) = 011033fb
1 cycles
[36mREGS:  r14 011033fa:011033fb  psw 0----S--:0-------[0m

[33m 6858 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033fa
0x11033fa - 0x1103438 - 0x0 = 0xffffffffffffffc2
17839098 - 17839160 - 0 = -62
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6859 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033fa
MEM[011033fa] <= 00u
flags now [32m 0---S--[0m

[33m 6860 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033fb
1 cycles
put_reg (r15) = 011033fb
flags now [32m 0---S--[0m
[36mREGS:  r15 011033fa:011033fb[0m

[33m 6861 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6864 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033fb
0x1 + 0x11033fb + 0x0 = 0x11033fc
1 + 17839099 + 0 = 17839100
flags now [32m 0------[0m
put_reg (r14) = 011033fc
1 cycles
[36mREGS:  r14 011033fb:011033fc  psw 0----S--:0-------[0m

[33m 6865 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033fb
0x11033fb - 0x1103438 - 0x0 = 0xffffffffffffffc3
17839099 - 17839160 - 0 = -61
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6866 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033fb
MEM[011033fb] <= 00u
flags now [32m 0---S--[0m

[33m 6867 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033fc
1 cycles
put_reg (r15) = 011033fc
flags now [32m 0---S--[0m
[36mREGS:  r15 011033fb:011033fc[0m

[33m 6868 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6871 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033fc
0x1 + 0x11033fc + 0x0 = 0x11033fd
1 + 17839100 + 0 = 17839101
flags now [32m 0------[0m
put_reg (r14) = 011033fd
1 cycles
[36mREGS:  r14 011033fc:011033fd  psw 0----S--:0-------[0m

[33m 6872 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033fc
0x11033fc - 0x1103438 - 0x0 = 0xffffffffffffffc4
17839100 - 17839160 - 0 = -60
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6873 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033fc
MEM[011033fc] <= 00u
flags now [32m 0---S--[0m

[33m 6874 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033fd
1 cycles
put_reg (r15) = 011033fd
flags now [32m 0---S--[0m
[36mREGS:  r15 011033fc:011033fd[0m

[33m 6875 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6878 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033fd
0x1 + 0x11033fd + 0x0 = 0x11033fe
1 + 17839101 + 0 = 17839102
flags now [32m 0------[0m
put_reg (r14) = 011033fe
1 cycles
[36mREGS:  r14 011033fd:011033fe  psw 0----S--:0-------[0m

[33m 6879 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033fd
0x11033fd - 0x1103438 - 0x0 = 0xffffffffffffffc5
17839101 - 17839160 - 0 = -59
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6880 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033fd
MEM[011033fd] <= 00u
flags now [32m 0---S--[0m

[33m 6881 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033fe
1 cycles
put_reg (r15) = 011033fe
flags now [32m 0---S--[0m
[36mREGS:  r15 011033fd:011033fe[0m

[33m 6882 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6885 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033fe
0x1 + 0x11033fe + 0x0 = 0x11033ff
1 + 17839102 + 0 = 17839103
flags now [32m 0------[0m
put_reg (r14) = 011033ff
1 cycles
[36mREGS:  r14 011033fe:011033ff  psw 0----S--:0-------[0m

[33m 6886 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033fe
0x11033fe - 0x1103438 - 0x0 = 0xffffffffffffffc6
17839102 - 17839160 - 0 = -58
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6887 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033fe
MEM[011033fe] <= 00u
flags now [32m 0---S--[0m

[33m 6888 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 011033ff
1 cycles
put_reg (r15) = 011033ff
flags now [32m 0---S--[0m
[36mREGS:  r15 011033fe:011033ff[0m

[33m 6889 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6892 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 011033ff
0x1 + 0x11033ff + 0x0 = 0x1103400
1 + 17839103 + 0 = 17839104
flags now [32m 0------[0m
put_reg (r14) = 01103400
1 cycles
[36mREGS:  r14 011033ff:01103400  psw 0----S--:0-------[0m

[33m 6893 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 011033ff
0x11033ff - 0x1103438 - 0x0 = 0xffffffffffffffc7
17839103 - 17839160 - 0 = -57
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6894 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 011033ff
MEM[011033ff] <= 00u
flags now [32m 0---S--[0m

[33m 6895 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103400
1 cycles
put_reg (r15) = 01103400
flags now [32m 0---S--[0m
[36mREGS:  r15 011033ff:01103400[0m

[33m 6896 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6899 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103400
0x1 + 0x1103400 + 0x0 = 0x1103401
1 + 17839104 + 0 = 17839105
flags now [32m 0------[0m
put_reg (r14) = 01103401
1 cycles
[36mREGS:  r14 01103400:01103401  psw 0----S--:0-------[0m

[33m 6900 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103400
0x1103400 - 0x1103438 - 0x0 = 0xffffffffffffffc8
17839104 - 17839160 - 0 = -56
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6901 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103400
MEM[01103400] <= 00u
flags now [32m 0---S--[0m

[33m 6902 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103401
1 cycles
put_reg (r15) = 01103401
flags now [32m 0---S--[0m
[36mREGS:  r15 01103400:01103401[0m

[33m 6903 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6906 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103401
0x1 + 0x1103401 + 0x0 = 0x1103402
1 + 17839105 + 0 = 17839106
flags now [32m 0------[0m
put_reg (r14) = 01103402
1 cycles
[36mREGS:  r14 01103401:01103402  psw 0----S--:0-------[0m

[33m 6907 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103401
0x1103401 - 0x1103438 - 0x0 = 0xffffffffffffffc9
17839105 - 17839160 - 0 = -55
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6908 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103401
MEM[01103401] <= 00u
flags now [32m 0---S--[0m

[33m 6909 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103402
1 cycles
put_reg (r15) = 01103402
flags now [32m 0---S--[0m
[36mREGS:  r15 01103401:01103402[0m

[33m 6910 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6913 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103402
0x1 + 0x1103402 + 0x0 = 0x1103403
1 + 17839106 + 0 = 17839107
flags now [32m 0------[0m
put_reg (r14) = 01103403
1 cycles
[36mREGS:  r14 01103402:01103403  psw 0----S--:0-------[0m

[33m 6914 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103402
0x1103402 - 0x1103438 - 0x0 = 0xffffffffffffffca
17839106 - 17839160 - 0 = -54
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6915 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103402
MEM[01103402] <= 00u
flags now [32m 0---S--[0m

[33m 6916 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103403
1 cycles
put_reg (r15) = 01103403
flags now [32m 0---S--[0m
[36mREGS:  r15 01103402:01103403[0m

[33m 6917 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6920 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103403
0x1 + 0x1103403 + 0x0 = 0x1103404
1 + 17839107 + 0 = 17839108
flags now [32m 0------[0m
put_reg (r14) = 01103404
1 cycles
[36mREGS:  r14 01103403:01103404  psw 0----S--:0-------[0m

[33m 6921 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103403
0x1103403 - 0x1103438 - 0x0 = 0xffffffffffffffcb
17839107 - 17839160 - 0 = -53
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6922 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103403
MEM[01103403] <= 00u
flags now [32m 0---S--[0m

[33m 6923 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103404
1 cycles
put_reg (r15) = 01103404
flags now [32m 0---S--[0m
[36mREGS:  r15 01103403:01103404[0m

[33m 6924 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6927 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103404
0x1 + 0x1103404 + 0x0 = 0x1103405
1 + 17839108 + 0 = 17839109
flags now [32m 0------[0m
put_reg (r14) = 01103405
1 cycles
[36mREGS:  r14 01103404:01103405  psw 0----S--:0-------[0m

[33m 6928 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103404
0x1103404 - 0x1103438 - 0x0 = 0xffffffffffffffcc
17839108 - 17839160 - 0 = -52
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6929 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103404
MEM[01103404] <= 00u
flags now [32m 0---S--[0m

[33m 6930 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103405
1 cycles
put_reg (r15) = 01103405
flags now [32m 0---S--[0m
[36mREGS:  r15 01103404:01103405[0m

[33m 6931 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6934 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103405
0x1 + 0x1103405 + 0x0 = 0x1103406
1 + 17839109 + 0 = 17839110
flags now [32m 0------[0m
put_reg (r14) = 01103406
1 cycles
[36mREGS:  r14 01103405:01103406  psw 0----S--:0-------[0m

[33m 6935 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103405
0x1103405 - 0x1103438 - 0x0 = 0xffffffffffffffcd
17839109 - 17839160 - 0 = -51
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6936 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103405
MEM[01103405] <= 00u
flags now [32m 0---S--[0m

[33m 6937 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103406
1 cycles
put_reg (r15) = 01103406
flags now [32m 0---S--[0m
[36mREGS:  r15 01103405:01103406[0m

[33m 6938 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6941 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103406
0x1 + 0x1103406 + 0x0 = 0x1103407
1 + 17839110 + 0 = 17839111
flags now [32m 0------[0m
put_reg (r14) = 01103407
1 cycles
[36mREGS:  r14 01103406:01103407  psw 0----S--:0-------[0m

[33m 6942 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103406
0x1103406 - 0x1103438 - 0x0 = 0xffffffffffffffce
17839110 - 17839160 - 0 = -50
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6943 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103406
MEM[01103406] <= 00u
flags now [32m 0---S--[0m

[33m 6944 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103407
1 cycles
put_reg (r15) = 01103407
flags now [32m 0---S--[0m
[36mREGS:  r15 01103406:01103407[0m

[33m 6945 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6948 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103407
0x1 + 0x1103407 + 0x0 = 0x1103408
1 + 17839111 + 0 = 17839112
flags now [32m 0------[0m
put_reg (r14) = 01103408
1 cycles
[36mREGS:  r14 01103407:01103408  psw 0----S--:0-------[0m

[33m 6949 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103407
0x1103407 - 0x1103438 - 0x0 = 0xffffffffffffffcf
17839111 - 17839160 - 0 = -49
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6950 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103407
MEM[01103407] <= 00u
flags now [32m 0---S--[0m

[33m 6951 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103408
1 cycles
put_reg (r15) = 01103408
flags now [32m 0---S--[0m
[36mREGS:  r15 01103407:01103408[0m

[33m 6952 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6955 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103408
0x1 + 0x1103408 + 0x0 = 0x1103409
1 + 17839112 + 0 = 17839113
flags now [32m 0------[0m
put_reg (r14) = 01103409
1 cycles
[36mREGS:  r14 01103408:01103409  psw 0----S--:0-------[0m

[33m 6956 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103408
0x1103408 - 0x1103438 - 0x0 = 0xffffffffffffffd0
17839112 - 17839160 - 0 = -48
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6957 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103408
MEM[01103408] <= 00u
flags now [32m 0---S--[0m

[33m 6958 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103409
1 cycles
put_reg (r15) = 01103409
flags now [32m 0---S--[0m
[36mREGS:  r15 01103408:01103409[0m

[33m 6959 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6962 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103409
0x1 + 0x1103409 + 0x0 = 0x110340a
1 + 17839113 + 0 = 17839114
flags now [32m 0------[0m
put_reg (r14) = 0110340a
1 cycles
[36mREGS:  r14 01103409:0110340a  psw 0----S--:0-------[0m

[33m 6963 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103409
0x1103409 - 0x1103438 - 0x0 = 0xffffffffffffffd1
17839113 - 17839160 - 0 = -47
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6964 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103409
MEM[01103409] <= 00u
flags now [32m 0---S--[0m

[33m 6965 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110340a
1 cycles
put_reg (r15) = 0110340a
flags now [32m 0---S--[0m
[36mREGS:  r15 01103409:0110340a[0m

[33m 6966 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6969 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110340a
0x1 + 0x110340a + 0x0 = 0x110340b
1 + 17839114 + 0 = 17839115
flags now [32m 0------[0m
put_reg (r14) = 0110340b
1 cycles
[36mREGS:  r14 0110340a:0110340b  psw 0----S--:0-------[0m

[33m 6970 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110340a
0x110340a - 0x1103438 - 0x0 = 0xffffffffffffffd2
17839114 - 17839160 - 0 = -46
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6971 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110340a
MEM[0110340a] <= 00u
flags now [32m 0---S--[0m

[33m 6972 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110340b
1 cycles
put_reg (r15) = 0110340b
flags now [32m 0---S--[0m
[36mREGS:  r15 0110340a:0110340b[0m

[33m 6973 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6976 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110340b
0x1 + 0x110340b + 0x0 = 0x110340c
1 + 17839115 + 0 = 17839116
flags now [32m 0------[0m
put_reg (r14) = 0110340c
1 cycles
[36mREGS:  r14 0110340b:0110340c  psw 0----S--:0-------[0m

[33m 6977 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110340b
0x110340b - 0x1103438 - 0x0 = 0xffffffffffffffd3
17839115 - 17839160 - 0 = -45
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6978 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110340b
MEM[0110340b] <= 00u
flags now [32m 0---S--[0m

[33m 6979 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110340c
1 cycles
put_reg (r15) = 0110340c
flags now [32m 0---S--[0m
[36mREGS:  r15 0110340b:0110340c[0m

[33m 6980 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6983 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110340c
0x1 + 0x110340c + 0x0 = 0x110340d
1 + 17839116 + 0 = 17839117
flags now [32m 0------[0m
put_reg (r14) = 0110340d
1 cycles
[36mREGS:  r14 0110340c:0110340d  psw 0----S--:0-------[0m

[33m 6984 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110340c
0x110340c - 0x1103438 - 0x0 = 0xffffffffffffffd4
17839116 - 17839160 - 0 = -44
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6985 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110340c
MEM[0110340c] <= 00u
flags now [32m 0---S--[0m

[33m 6986 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110340d
1 cycles
put_reg (r15) = 0110340d
flags now [32m 0---S--[0m
[36mREGS:  r15 0110340c:0110340d[0m

[33m 6987 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6990 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110340d
0x1 + 0x110340d + 0x0 = 0x110340e
1 + 17839117 + 0 = 17839118
flags now [32m 0------[0m
put_reg (r14) = 0110340e
1 cycles
[36mREGS:  r14 0110340d:0110340e  psw 0----S--:0-------[0m

[33m 6991 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110340d
0x110340d - 0x1103438 - 0x0 = 0xffffffffffffffd5
17839117 - 17839160 - 0 = -43
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6992 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110340d
MEM[0110340d] <= 00u
flags now [32m 0---S--[0m

[33m 6993 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110340e
1 cycles
put_reg (r15) = 0110340e
flags now [32m 0---S--[0m
[36mREGS:  r15 0110340d:0110340e[0m

[33m 6994 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 6997 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110340e
0x1 + 0x110340e + 0x0 = 0x110340f
1 + 17839118 + 0 = 17839119
flags now [32m 0------[0m
put_reg (r14) = 0110340f
1 cycles
[36mREGS:  r14 0110340e:0110340f  psw 0----S--:0-------[0m

[33m 6998 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110340e
0x110340e - 0x1103438 - 0x0 = 0xffffffffffffffd6
17839118 - 17839160 - 0 = -42
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6999 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110340e
MEM[0110340e] <= 00u
flags now [32m 0---S--[0m

[33m 7000 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110340f
1 cycles
put_reg (r15) = 0110340f
flags now [32m 0---S--[0m
[36mREGS:  r15 0110340e:0110340f[0m

[33m 7001 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 7004 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110340f
0x1 + 0x110340f + 0x0 = 0x1103410
1 + 17839119 + 0 = 17839120
flags now [32m 0------[0m
put_reg (r14) = 01103410
1 cycles
[36mREGS:  r14 0110340f:01103410  psw 0----S--:0-------[0m

[33m 7005 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110340f
0x110340f - 0x1103438 - 0x0 = 0xffffffffffffffd7
17839119 - 17839160 - 0 = -41
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 7006 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110340f
MEM[0110340f] <= 00u
flags now [32m 0---S--[0m

[33m 7007 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103410
1 cycles
put_reg (r15) = 01103410
flags now [32m 0---S--[0m
[36mREGS:  r15 0110340f:01103410[0m

[33m 7008 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 7011 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103410
0x1 + 0x1103410 + 0x0 = 0x1103411
1 + 17839120 + 0 = 17839121
flags now [32m 0------[0m
put_reg (r14) = 01103411
1 cycles
[36mREGS:  r14 01103410:01103411  psw 0----S--:0-------[0m

[33m 7012 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103410
0x1103410 - 0x1103438 - 0x0 = 0xffffffffffffffd8
17839120 - 17839160 - 0 = -40
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 7013 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103410
MEM[01103410] <= 00u
flags now [32m 0---S--[0m

[33m 7014 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103411
1 cycles
put_reg (r15) = 01103411
flags now [32m 0---S--[0m
[36mREGS:  r15 01103410:01103411[0m

[33m 7015 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 7018 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103411
0x1 + 0x1103411 + 0x0 = 0x1103412
1 + 17839121 + 0 = 17839122
flags now [32m 0------[0m
put_reg (r14) = 01103412
1 cycles
[36mREGS:  r14 01103411:01103412  psw 0----S--:0-------[0m

[33m 7019 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103411
0x1103411 - 0x1103438 - 0x0 = 0xffffffffffffffd9
17839121 - 17839160 - 0 = -39
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 7020 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103411
MEM[01103411] <= 00u
flags now [32m 0---S--[0m

[33m 7021 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103412
1 cycles
put_reg (r15) = 01103412
flags now [32m 0---S--[0m
[36mREGS:  r15 01103411:01103412[0m

[33m 7022 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 7025 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103412
0x1 + 0x1103412 + 0x0 = 0x1103413
1 + 17839122 + 0 = 17839123
flags now [32m 0------[0m
put_reg (r14) = 01103413
1 cycles
[36mREGS:  r14 01103412:01103413  psw 0----S--:0-------[0m

[33m 7026 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103412
0x1103412 - 0x1103438 - 0x0 = 0xffffffffffffffda
17839122 - 17839160 - 0 = -38
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 7027 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103412
MEM[01103412] <= 00u
flags now [32m 0---S--[0m

[33m 7028 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103413
1 cycles
put_reg (r15) = 01103413
flags now [32m 0---S--[0m
[36mREGS:  r15 01103412:01103413[0m

[33m 7029 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 7032 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103413
0x1 + 0x1103413 + 0x0 = 0x1103414
1 + 17839123 + 0 = 17839124
flags now [32m 0------[0m
put_reg (r14) = 01103414
1 cycles
[36mREGS:  r14 01103413:01103414  psw 0----S--:0-------[0m

[33m 7033 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103413
0x1103413 - 0x1103438 - 0x0 = 0xffffffffffffffdb
17839123 - 17839160 - 0 = -37
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 7034 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103413
MEM[01103413] <= 00u
flags now [32m 0---S--[0m

[33m 7035 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103414
1 cycles
put_reg (r15) = 01103414
flags now [32m 0---S--[0m
[36mREGS:  r15 01103413:01103414[0m

[33m 7036 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 7039 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103414
0x1 + 0x1103414 + 0x0 = 0x1103415
1 + 17839124 + 0 = 17839125
flags now [32m 0------[0m
put_reg (r14) = 01103415
1 cycles
[36mREGS:  r14 01103414:01103415  psw 0----S--:0-------[0m

[33m 7040 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103414
0x1103414 - 0x1103438 - 0x0 = 0xffffffffffffffdc
17839124 - 17839160 - 0 = -36
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 7041 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103414
MEM[01103414] <= 00u
flags now [32m 0---S--[0m

[33m 7042 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103415
1 cycles
put_reg (r15) = 01103415
flags now [32m 0---S--[0m
[36mREGS:  r15 01103414:01103415[0m

[33m 7043 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 7046 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103415
0x1 + 0x1103415 + 0x0 = 0x1103416
1 + 17839125 + 0 = 17839126
flags now [32m 0------[0m
put_reg (r14) = 01103416
1 cycles
[36mREGS:  r14 01103415:01103416  psw 0----S--:0-------[0m

[33m 7047 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103415
0x1103415 - 0x1103438 - 0x0 = 0xffffffffffffffdd
17839125 - 17839160 - 0 = -35
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 7048 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103415
MEM[01103415] <= 00u
flags now [32m 0---S--[0m

[33m 7049 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103416
1 cycles
put_reg (r15) = 01103416
flags now [32m 0---S--[0m
[36mREGS:  r15 01103415:01103416[0m

[33m 7050 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 7053 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103416
0x1 + 0x1103416 + 0x0 = 0x1103417
1 + 17839126 + 0 = 17839127
flags now [32m 0------[0m
put_reg (r14) = 01103417
1 cycles
[36mREGS:  r14 01103416:01103417  psw 0----S--:0-------[0m

[33m 7054 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103416
0x1103416 - 0x1103438 - 0x0 = 0xffffffffffffffde
17839126 - 17839160 - 0 = -34
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 7055 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103416
MEM[01103416] <= 00u
flags now [32m 0---S--[0m

[33m 7056 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103417
1 cycles
put_reg (r15) = 01103417
flags now [32m 0---S--[0m
[36mREGS:  r15 01103416:01103417[0m

[33m 7057 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 7060 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103417
0x1 + 0x1103417 + 0x0 = 0x1103418
1 + 17839127 + 0 = 17839128
flags now [32m 0------[0m
put_reg (r14) = 01103418
1 cycles
[36mREGS:  r14 01103417:01103418  psw 0----S--:0-------[0m

[33m 7061 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103417
0x1103417 - 0x1103438 - 0x0 = 0xffffffffffffffdf
17839127 - 17839160 - 0 = -33
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 7062 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103417
MEM[01103417] <= 00u
flags now [32m 0---S--[0m

[33m 7063 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103418
1 cycles
put_reg (r15) = 01103418
flags now [32m 0---S--[0m
[36mREGS:  r15 01103417:01103418[0m

[33m 7064 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 7067 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103418
0x1 + 0x1103418 + 0x0 = 0x1103419
1 + 17839128 + 0 = 17839129
flags now [32m 0------[0m
put_reg (r14) = 01103419
1 cycles
[36mREGS:  r14 01103418:01103419  psw 0----S--:0-------[0m

[33m 7068 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103418
0x1103418 - 0x1103438 - 0x0 = 0xffffffffffffffe0
17839128 - 17839160 - 0 = -32
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 7069 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103418
MEM[01103418] <= 00u
flags now [32m 0---S--[0m

[33m 7070 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103419
1 cycles
put_reg (r15) = 01103419
flags now [32m 0---S--[0m
[36mREGS:  r15 01103418:01103419[0m

[33m 7071 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 7074 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103419
0x1 + 0x1103419 + 0x0 = 0x110341a
1 + 17839129 + 0 = 17839130
flags now [32m 0------[0m
put_reg (r14) = 0110341a
1 cycles
[36mREGS:  r14 01103419:0110341a  psw 0----S--:0-------[0m

[33m 7075 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103419
0x1103419 - 0x1103438 - 0x0 = 0xffffffffffffffe1
17839129 - 17839160 - 0 = -31
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 7076 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103419
MEM[01103419] <= 00u
flags now [32m 0---S--[0m

[33m 7077 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110341a
1 cycles
put_reg (r15) = 0110341a
flags now [32m 0---S--[0m
[36mREGS:  r15 01103419:0110341a[0m

[33m 7078 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 7081 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110341a
0x1 + 0x110341a + 0x0 = 0x110341b
1 + 17839130 + 0 = 17839131
flags now [32m 0------[0m
put_reg (r14) = 0110341b
1 cycles
[36mREGS:  r14 0110341a:0110341b  psw 0----S--:0-------[0m

[33m 7082 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110341a
0x110341a - 0x1103438 - 0x0 = 0xffffffffffffffe2
17839130 - 17839160 - 0 = -30
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 7083 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110341a
MEM[0110341a] <= 00u
flags now [32m 0---S--[0m

[33m 7084 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110341b
1 cycles
put_reg (r15) = 0110341b
flags now [32m 0---S--[0m
[36mREGS:  r15 0110341a:0110341b[0m

[33m 7085 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 7088 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110341b
0x1 + 0x110341b + 0x0 = 0x110341c
1 + 17839131 + 0 = 17839132
flags now [32m 0------[0m
put_reg (r14) = 0110341c
1 cycles
[36mREGS:  r14 0110341b:0110341c  psw 0----S--:0-------[0m

[33m 7089 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110341b
0x110341b - 0x1103438 - 0x0 = 0xffffffffffffffe3
17839131 - 17839160 - 0 = -29
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 7090 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110341b
MEM[0110341b] <= 00u
flags now [32m 0---S--[0m

[33m 7091 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110341c
1 cycles
put_reg (r15) = 0110341c
flags now [32m 0---S--[0m
[36mREGS:  r15 0110341b:0110341c[0m

[33m 7092 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 7095 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110341c
0x1 + 0x110341c + 0x0 = 0x110341d
1 + 17839132 + 0 = 17839133
flags now [32m 0------[0m
put_reg (r14) = 0110341d
1 cycles
[36mREGS:  r14 0110341c:0110341d  psw 0----S--:0-------[0m

[33m 7096 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110341c
0x110341c - 0x1103438 - 0x0 = 0xffffffffffffffe4
17839132 - 17839160 - 0 = -28
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 7097 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110341c
MEM[0110341c] <= 00u
flags now [32m 0---S--[0m

[33m 7098 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110341d
1 cycles
put_reg (r15) = 0110341d
flags now [32m 0---S--[0m
[36mREGS:  r15 0110341c:0110341d[0m

[33m 7099 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 7102 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110341d
0x1 + 0x110341d + 0x0 = 0x110341e
1 + 17839133 + 0 = 17839134
flags now [32m 0------[0m
put_reg (r14) = 0110341e
1 cycles
[36mREGS:  r14 0110341d:0110341e  psw 0----S--:0-------[0m

[33m 7103 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110341d
0x110341d - 0x1103438 - 0x0 = 0xffffffffffffffe5
17839133 - 17839160 - 0 = -27
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 7104 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110341d
MEM[0110341d] <= 00u
flags now [32m 0---S--[0m

[33m 7105 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110341e
1 cycles
put_reg (r15) = 0110341e
flags now [32m 0---S--[0m
[36mREGS:  r15 0110341d:0110341e[0m

[33m 7106 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 7109 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110341e
0x1 + 0x110341e + 0x0 = 0x110341f
1 + 17839134 + 0 = 17839135
flags now [32m 0------[0m
put_reg (r14) = 0110341f
1 cycles
[36mREGS:  r14 0110341e:0110341f  psw 0----S--:0-------[0m

[33m 7110 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110341e
0x110341e - 0x1103438 - 0x0 = 0xffffffffffffffe6
17839134 - 17839160 - 0 = -26
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 7111 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110341e
MEM[0110341e] <= 00u
flags now [32m 0---S--[0m

[33m 7112 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110341f
1 cycles
put_reg (r15) = 0110341f
flags now [32m 0---S--[0m
[36mREGS:  r15 0110341e:0110341f[0m

[33m 7113 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 7116 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110341f
0x1 + 0x110341f + 0x0 = 0x1103420
1 + 17839135 + 0 = 17839136
flags now [32m 0------[0m
put_reg (r14) = 01103420
1 cycles
[36mREGS:  r14 0110341f:01103420  psw 0----S--:0-------[0m

[33m 7117 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110341f
0x110341f - 0x1103438 - 0x0 = 0xffffffffffffffe7
17839135 - 17839160 - 0 = -25
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 7118 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110341f
MEM[0110341f] <= 00u
flags now [32m 0---S--[0m

[33m 7119 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103420
1 cycles
put_reg (r15) = 01103420
flags now [32m 0---S--[0m
[36mREGS:  r15 0110341f:01103420[0m

[33m 7120 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 7123 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103420
0x1 + 0x1103420 + 0x0 = 0x1103421
1 + 17839136 + 0 = 17839137
flags now [32m 0------[0m
put_reg (r14) = 01103421
1 cycles
[36mREGS:  r14 01103420:01103421  psw 0----S--:0-------[0m

[33m 7124 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103420
0x1103420 - 0x1103438 - 0x0 = 0xffffffffffffffe8
17839136 - 17839160 - 0 = -24
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 7125 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103420
MEM[01103420] <= 00u
flags now [32m 0---S--[0m

[33m 7126 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103421
1 cycles
put_reg (r15) = 01103421
flags now [32m 0---S--[0m
[36mREGS:  r15 01103420:01103421[0m

[33m 7127 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 7130 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103421
0x1 + 0x1103421 + 0x0 = 0x1103422
1 + 17839137 + 0 = 17839138
flags now [32m 0------[0m
put_reg (r14) = 01103422
1 cycles
[36mREGS:  r14 01103421:01103422  psw 0----S--:0-------[0m

[33m 7131 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103421
0x1103421 - 0x1103438 - 0x0 = 0xffffffffffffffe9
17839137 - 17839160 - 0 = -23
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 7132 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103421
MEM[01103421] <= 00u
flags now [32m 0---S--[0m

[33m 7133 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103422
1 cycles
put_reg (r15) = 01103422
flags now [32m 0---S--[0m
[36mREGS:  r15 01103421:01103422[0m

[33m 7134 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 7137 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103422
0x1 + 0x1103422 + 0x0 = 0x1103423
1 + 17839138 + 0 = 17839139
flags now [32m 0------[0m
put_reg (r14) = 01103423
1 cycles
[36mREGS:  r14 01103422:01103423  psw 0----S--:0-------[0m

[33m 7138 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103422
0x1103422 - 0x1103438 - 0x0 = 0xffffffffffffffea
17839138 - 17839160 - 0 = -22
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 7139 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103422
MEM[01103422] <= 00u
flags now [32m 0---S--[0m

[33m 7140 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103423
1 cycles
put_reg (r15) = 01103423
flags now [32m 0---S--[0m
[36mREGS:  r15 01103422:01103423[0m

[33m 7141 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 7144 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103423
0x1 + 0x1103423 + 0x0 = 0x1103424
1 + 17839139 + 0 = 17839140
flags now [32m 0------[0m
put_reg (r14) = 01103424
1 cycles
[36mREGS:  r14 01103423:01103424  psw 0----S--:0-------[0m

[33m 7145 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103423
0x1103423 - 0x1103438 - 0x0 = 0xffffffffffffffeb
17839139 - 17839160 - 0 = -21
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 7146 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103423
MEM[01103423] <= 00u
flags now [32m 0---S--[0m

[33m 7147 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103424
1 cycles
put_reg (r15) = 01103424
flags now [32m 0---S--[0m
[36mREGS:  r15 01103423:01103424[0m

[33m 7148 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 7151 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103424
0x1 + 0x1103424 + 0x0 = 0x1103425
1 + 17839140 + 0 = 17839141
flags now [32m 0------[0m
put_reg (r14) = 01103425
1 cycles
[36mREGS:  r14 01103424:01103425  psw 0----S--:0-------[0m

[33m 7152 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103424
0x1103424 - 0x1103438 - 0x0 = 0xffffffffffffffec
17839140 - 17839160 - 0 = -20
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 7153 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103424
MEM[01103424] <= 00u
flags now [32m 0---S--[0m

[33m 7154 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103425
1 cycles
put_reg (r15) = 01103425
flags now [32m 0---S--[0m
[36mREGS:  r15 01103424:01103425[0m

[33m 7155 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 7158 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103425
0x1 + 0x1103425 + 0x0 = 0x1103426
1 + 17839141 + 0 = 17839142
flags now [32m 0------[0m
put_reg (r14) = 01103426
1 cycles
[36mREGS:  r14 01103425:01103426  psw 0----S--:0-------[0m

[33m 7159 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103425
0x1103425 - 0x1103438 - 0x0 = 0xffffffffffffffed
17839141 - 17839160 - 0 = -19
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 7160 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103425
MEM[01103425] <= 00u
flags now [32m 0---S--[0m

[33m 7161 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103426
1 cycles
put_reg (r15) = 01103426
flags now [32m 0---S--[0m
[36mREGS:  r15 01103425:01103426[0m

[33m 7162 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 7165 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103426
0x1 + 0x1103426 + 0x0 = 0x1103427
1 + 17839142 + 0 = 17839143
flags now [32m 0------[0m
put_reg (r14) = 01103427
1 cycles
[36mREGS:  r14 01103426:01103427  psw 0----S--:0-------[0m

[33m 7166 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103426
0x1103426 - 0x1103438 - 0x0 = 0xffffffffffffffee
17839142 - 17839160 - 0 = -18
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 7167 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103426
MEM[01103426] <= 00u
flags now [32m 0---S--[0m

[33m 7168 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103427
1 cycles
put_reg (r15) = 01103427
flags now [32m 0---S--[0m
[36mREGS:  r15 01103426:01103427[0m

[33m 7169 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 7172 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103427
0x1 + 0x1103427 + 0x0 = 0x1103428
1 + 17839143 + 0 = 17839144
flags now [32m 0------[0m
put_reg (r14) = 01103428
1 cycles
[36mREGS:  r14 01103427:01103428  psw 0----S--:0-------[0m

[33m 7173 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103427
0x1103427 - 0x1103438 - 0x0 = 0xffffffffffffffef
17839143 - 17839160 - 0 = -17
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 7174 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103427
MEM[01103427] <= 00u
flags now [32m 0---S--[0m

[33m 7175 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103428
1 cycles
put_reg (r15) = 01103428
flags now [32m 0---S--[0m
[36mREGS:  r15 01103427:01103428[0m

[33m 7176 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 7179 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103428
0x1 + 0x1103428 + 0x0 = 0x1103429
1 + 17839144 + 0 = 17839145
flags now [32m 0------[0m
put_reg (r14) = 01103429
1 cycles
[36mREGS:  r14 01103428:01103429  psw 0----S--:0-------[0m

[33m 7180 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103428
0x1103428 - 0x1103438 - 0x0 = 0xfffffffffffffff0
17839144 - 17839160 - 0 = -16
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 7181 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103428
MEM[01103428] <= 00u
flags now [32m 0---S--[0m

[33m 7182 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103429
1 cycles
put_reg (r15) = 01103429
flags now [32m 0---S--[0m
[36mREGS:  r15 01103428:01103429[0m

[33m 7183 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 7186 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103429
0x1 + 0x1103429 + 0x0 = 0x110342a
1 + 17839145 + 0 = 17839146
flags now [32m 0------[0m
put_reg (r14) = 0110342a
1 cycles
[36mREGS:  r14 01103429:0110342a  psw 0----S--:0-------[0m

[33m 7187 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103429
0x1103429 - 0x1103438 - 0x0 = 0xfffffffffffffff1
17839145 - 17839160 - 0 = -15
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 7188 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103429
MEM[01103429] <= 00u
flags now [32m 0---S--[0m

[33m 7189 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110342a
1 cycles
put_reg (r15) = 0110342a
flags now [32m 0---S--[0m
[36mREGS:  r15 01103429:0110342a[0m

[33m 7190 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 7193 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110342a
0x1 + 0x110342a + 0x0 = 0x110342b
1 + 17839146 + 0 = 17839147
flags now [32m 0------[0m
put_reg (r14) = 0110342b
1 cycles
[36mREGS:  r14 0110342a:0110342b  psw 0----S--:0-------[0m

[33m 7194 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110342a
0x110342a - 0x1103438 - 0x0 = 0xfffffffffffffff2
17839146 - 17839160 - 0 = -14
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 7195 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110342a
MEM[0110342a] <= 00u
flags now [32m 0---S--[0m

[33m 7196 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110342b
1 cycles
put_reg (r15) = 0110342b
flags now [32m 0---S--[0m
[36mREGS:  r15 0110342a:0110342b[0m

[33m 7197 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 7200 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110342b
0x1 + 0x110342b + 0x0 = 0x110342c
1 + 17839147 + 0 = 17839148
flags now [32m 0------[0m
put_reg (r14) = 0110342c
1 cycles
[36mREGS:  r14 0110342b:0110342c  psw 0----S--:0-------[0m

[33m 7201 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110342b
0x110342b - 0x1103438 - 0x0 = 0xfffffffffffffff3
17839147 - 17839160 - 0 = -13
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 7202 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110342b
MEM[0110342b] <= 00u
flags now [32m 0---S--[0m

[33m 7203 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110342c
1 cycles
put_reg (r15) = 0110342c
flags now [32m 0---S--[0m
[36mREGS:  r15 0110342b:0110342c[0m

[33m 7204 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 7207 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110342c
0x1 + 0x110342c + 0x0 = 0x110342d
1 + 17839148 + 0 = 17839149
flags now [32m 0------[0m
put_reg (r14) = 0110342d
1 cycles
[36mREGS:  r14 0110342c:0110342d  psw 0----S--:0-------[0m

[33m 7208 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110342c
0x110342c - 0x1103438 - 0x0 = 0xfffffffffffffff4
17839148 - 17839160 - 0 = -12
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 7209 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110342c
MEM[0110342c] <= 00u
flags now [32m 0---S--[0m

[33m 7210 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110342d
1 cycles
put_reg (r15) = 0110342d
flags now [32m 0---S--[0m
[36mREGS:  r15 0110342c:0110342d[0m

[33m 7211 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 7214 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110342d
0x1 + 0x110342d + 0x0 = 0x110342e
1 + 17839149 + 0 = 17839150
flags now [32m 0------[0m
put_reg (r14) = 0110342e
1 cycles
[36mREGS:  r14 0110342d:0110342e  psw 0----S--:0-------[0m

[33m 7215 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110342d
0x110342d - 0x1103438 - 0x0 = 0xfffffffffffffff5
17839149 - 17839160 - 0 = -11
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 7216 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110342d
MEM[0110342d] <= 00u
flags now [32m 0---S--[0m

[33m 7217 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110342e
1 cycles
put_reg (r15) = 0110342e
flags now [32m 0---S--[0m
[36mREGS:  r15 0110342d:0110342e[0m

[33m 7218 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 7221 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110342e
0x1 + 0x110342e + 0x0 = 0x110342f
1 + 17839150 + 0 = 17839151
flags now [32m 0------[0m
put_reg (r14) = 0110342f
1 cycles
[36mREGS:  r14 0110342e:0110342f  psw 0----S--:0-------[0m

[33m 7222 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110342e
0x110342e - 0x1103438 - 0x0 = 0xfffffffffffffff6
17839150 - 17839160 - 0 = -10
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 7223 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110342e
MEM[0110342e] <= 00u
flags now [32m 0---S--[0m

[33m 7224 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 0110342f
1 cycles
put_reg (r15) = 0110342f
flags now [32m 0---S--[0m
[36mREGS:  r15 0110342e:0110342f[0m

[33m 7225 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 7228 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 0110342f
0x1 + 0x110342f + 0x0 = 0x1103430
1 + 17839151 + 0 = 17839152
flags now [32m 0------[0m
put_reg (r14) = 01103430
1 cycles
[36mREGS:  r14 0110342f:01103430  psw 0----S--:0-------[0m

[33m 7229 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 0110342f
0x110342f - 0x1103438 - 0x0 = 0xfffffffffffffff7
17839151 - 17839160 - 0 = -9
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 7230 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 0110342f
MEM[0110342f] <= 00u
flags now [32m 0---S--[0m

[33m 7231 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103430
1 cycles
put_reg (r15) = 01103430
flags now [32m 0---S--[0m
[36mREGS:  r15 0110342f:01103430[0m

[33m 7232 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 7235 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103430
0x1 + 0x1103430 + 0x0 = 0x1103431
1 + 17839152 + 0 = 17839153
flags now [32m 0------[0m
put_reg (r14) = 01103431
1 cycles
[36mREGS:  r14 01103430:01103431  psw 0----S--:0-------[0m

[33m 7236 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103430
0x1103430 - 0x1103438 - 0x0 = 0xfffffffffffffff8
17839152 - 17839160 - 0 = -8
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 7237 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103430
MEM[01103430] <= 00u
flags now [32m 0---S--[0m

[33m 7238 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103431
1 cycles
put_reg (r15) = 01103431
flags now [32m 0---S--[0m
[36mREGS:  r15 01103430:01103431[0m

[33m 7239 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 7242 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103431
0x1 + 0x1103431 + 0x0 = 0x1103432
1 + 17839153 + 0 = 17839154
flags now [32m 0------[0m
put_reg (r14) = 01103432
1 cycles
[36mREGS:  r14 01103431:01103432  psw 0----S--:0-------[0m

[33m 7243 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103431
0x1103431 - 0x1103438 - 0x0 = 0xfffffffffffffff9
17839153 - 17839160 - 0 = -7
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 7244 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103431
MEM[01103431] <= 00u
flags now [32m 0---S--[0m

[33m 7245 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103432
1 cycles
put_reg (r15) = 01103432
flags now [32m 0---S--[0m
[36mREGS:  r15 01103431:01103432[0m

[33m 7246 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 7249 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103432
0x1 + 0x1103432 + 0x0 = 0x1103433
1 + 17839154 + 0 = 17839155
flags now [32m 0------[0m
put_reg (r14) = 01103433
1 cycles
[36mREGS:  r14 01103432:01103433  psw 0----S--:0-------[0m

[33m 7250 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103432
0x1103432 - 0x1103438 - 0x0 = 0xfffffffffffffffa
17839154 - 17839160 - 0 = -6
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 7251 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103432
MEM[01103432] <= 00u
flags now [32m 0---S--[0m

[33m 7252 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103433
1 cycles
put_reg (r15) = 01103433
flags now [32m 0---S--[0m
[36mREGS:  r15 01103432:01103433[0m

[33m 7253 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 7256 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103433
0x1 + 0x1103433 + 0x0 = 0x1103434
1 + 17839155 + 0 = 17839156
flags now [32m 0------[0m
put_reg (r14) = 01103434
1 cycles
[36mREGS:  r14 01103433:01103434  psw 0----S--:0-------[0m

[33m 7257 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103433
0x1103433 - 0x1103438 - 0x0 = 0xfffffffffffffffb
17839155 - 17839160 - 0 = -5
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 7258 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103433
MEM[01103433] <= 00u
flags now [32m 0---S--[0m

[33m 7259 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103434
1 cycles
put_reg (r15) = 01103434
flags now [32m 0---S--[0m
[36mREGS:  r15 01103433:01103434[0m

[33m 7260 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 7263 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103434
0x1 + 0x1103434 + 0x0 = 0x1103435
1 + 17839156 + 0 = 17839157
flags now [32m 0------[0m
put_reg (r14) = 01103435
1 cycles
[36mREGS:  r14 01103434:01103435  psw 0----S--:0-------[0m

[33m 7264 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103434
0x1103434 - 0x1103438 - 0x0 = 0xfffffffffffffffc
17839156 - 17839160 - 0 = -4
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 7265 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103434
MEM[01103434] <= 00u
flags now [32m 0---S--[0m

[33m 7266 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103435
1 cycles
put_reg (r15) = 01103435
flags now [32m 0---S--[0m
[36mREGS:  r15 01103434:01103435[0m

[33m 7267 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 7270 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103435
0x1 + 0x1103435 + 0x0 = 0x1103436
1 + 17839157 + 0 = 17839158
flags now [32m 0------[0m
put_reg (r14) = 01103436
1 cycles
[36mREGS:  r14 01103435:01103436  psw 0----S--:0-------[0m

[33m 7271 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103435
0x1103435 - 0x1103438 - 0x0 = 0xfffffffffffffffd
17839157 - 17839160 - 0 = -3
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 7272 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103435
MEM[01103435] <= 00u
flags now [32m 0---S--[0m

[33m 7273 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103436
1 cycles
put_reg (r15) = 01103436
flags now [32m 0---S--[0m
[36mREGS:  r15 01103435:01103436[0m

[33m 7274 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 7277 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103436
0x1 + 0x1103436 + 0x0 = 0x1103437
1 + 17839158 + 0 = 17839159
flags now [32m 0------[0m
put_reg (r14) = 01103437
1 cycles
[36mREGS:  r14 01103436:01103437  psw 0----S--:0-------[0m

[33m 7278 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103436
0x1103436 - 0x1103438 - 0x0 = 0xfffffffffffffffe
17839158 - 17839160 - 0 = -2
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 7279 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103436
MEM[01103436] <= 00u
flags now [32m 0---S--[0m

[33m 7280 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103437
1 cycles
put_reg (r15) = 01103437
flags now [32m 0---S--[0m
[36mREGS:  r15 01103436:01103437[0m

[33m 7281 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 7284 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103437
0x1 + 0x1103437 + 0x0 = 0x1103438
1 + 17839159 + 0 = 17839160
flags now [32m 0------[0m
put_reg (r14) = 01103438
1 cycles
[36mREGS:  r14 01103437:01103438  psw 0----S--:0-------[0m

[33m 7285 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103437
0x1103437 - 0x1103438 - 0x0 = 0xffffffffffffffff
17839159 - 17839160 - 0 = -1
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 7286 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103437
MEM[01103437] <= 00u
flags now [32m 0---S--[0m

[33m 7287 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103438
1 cycles
put_reg (r15) = 01103438
flags now [32m 0---S--[0m
[36mREGS:  r15 01103437:01103438[0m

[33m 7288 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = true
3 cycles

[33m 7291 1002773: 71fe01      add	#1, r15, r14  [0m
get_reg (r15) = 01103438
0x1 + 0x1103438 + 0x0 = 0x1103439
1 + 17839160 + 0 = 17839161
flags now [32m 0------[0m
put_reg (r14) = 01103439
1 cycles
[36mREGS:  r14 01103438:01103439  psw 0----S--:0-------[0m

[33m 7292 1002776: 475f        cmp	r5, r15       [0m
get_reg (r5) = 01103438
get_reg (r15) = 01103438
0x1103438 - 0x1103438 - 0x0 = 0x0
17839160 - 17839160 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 7293 1002778: f8f400      mov.b	#0, [r15]   [0m
1 cycles
get_reg (r15) = 01103438
MEM[01103438] <= 00u
flags now [32m 0----ZC[0m

[33m 7294 100277b: efef        mov.l	r14, r15    [0m
get_reg (r14) = 01103439
1 cycles
put_reg (r15) = 01103439
flags now [32m 0----ZC[0m
[36mREGS:  r15 01103438:01103439[0m

[33m 7295 100277d: 21f6        bne.b	0x01002773  [0m
cond[1] !Z = false
1 cycles

[33m 7296 100277f: 02          rts               [0m
MEM[07fffffc] => 42p 00p 00p 01d
put_reg (r0) = 08000000
fast return bonus
3 cycles
[36mREGS:  isp 07fffffc:08000000[0m

[43;30m_start+10:			[0m
[33m 7299 1000042: 6615        mov.l	#1, r5      [0m
1 cycles
put_reg (r5) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r5 01103438:00000001[0m

[33m 7300 1000044: 39bfff      bsr.w	0x01000003  [0m
put_reg (r0) = 07fffffc
MEM[07fffffc] <= 47u 00u 00u 01d
3 cycles
[36mREGS:  isp 08000000:07fffffc[0m

[43;30m_call_main:			[0m
[33m 7303 1000003: 6080        sub	#8, r0        [0m
0x7fffffc - 0x8 - 0x0 = 0x7fffff4
134217724 - 8 - 0 = 134217716
flags now [32m 0-----C[0m
put_reg (r0) = 07fffff4
1 cycles
[36mREGS:  isp 07fffffc:07fffff4  psw 0-----ZC:0------C[0m

[33m 7304 1000005: fb12002b0001  mov.l	#0x1002b00, r1  [0m
1 cycles
put_reg (r1) = 01002b00
flags now [32m 0-----C[0m
[36mREGS:  r1 00000000:01002b00[0m

[33m 7305 100000b: e301        mov.l	r1, [r0]    [0m
get_reg (r1) = 01002b00
1 cycles
MEM[07fffff4] <= 00u 2bu 00u 01u
flags now [32m 0-----C[0m

[33m 7306 100000d: fb12052b0001  mov.l	#0x1002b05, r1  [0m
1 cycles
put_reg (r1) = 01002b05
flags now [32m 0-----C[0m
[36mREGS:  r1 01002b00:01002b05[0m

[33m 7307 1000013: a009        mov.l	r1, 4[r0]   [0m
get_reg (r1) = 01002b05
1 cycles
MEM[07fffff8] <= 05u 2bu 00u 01u
flags now [32m 0-----C[0m

[33m 7308 1000015: 05810500    bsr.a	0x01000596  [0m
put_reg (r0) = 07fffff0
MEM[07fffff0] <= 19u 00u 00u 01u
3 cycles
[36mREGS:  isp 07fffff4:07fffff0[0m

[43;30m__CALL_INIT:			[0m
[33m 7311 1000596: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 00000000
put_reg (r0) = 07ffffec
MEM[07ffffec] <= 00u 00u 00u 00u
get_reg (r6) = 00000000
put_reg (r0) = 07ffffe8
MEM[07ffffe8] <= 00u 00u 00u 00u
2 cycles
[36mREGS:  isp 07fffff0:07ffffe8[0m

[33m 7313 1000598: fb620c280001  mov.l	#0x100280c, r6  [0m
1 cycles
put_reg (r6) = 0100280c
flags now [32m 0-----C[0m
[36mREGS:  r6 00000000:0100280c[0m

[33m 7314 100059e: fb720c280001  mov.l	#0x100280c, r7  [0m
1 cycles
put_reg (r7) = 0100280c
flags now [32m 0-----C[0m
[36mREGS:  r7 00000000:0100280c[0m

[33m 7315 10005a4: 4776        cmp	r7, r6        [0m
get_reg (r7) = 0100280c
get_reg (r6) = 0100280c
0x100280c - 0x100280c - 0x0 = 0x0
16787468 - 16787468 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 7316 10005a6: 2209        bc.b	0x010005af   [0m
cond[2] C = true
near forward branch bonus
2 cycles

[33m 7318 10005af: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffffe8
MEM[07ffffe8] => 00d 00d 00d 00d
put_reg (r0) = 07ffffec
put_reg (r6) = 00000000
MEM[07ffffec] => 00d 00d 00d 00d
put_reg (r0) = 07fffff0
put_reg (r7) = 00000000
MEM[07fffff0] => 19p 00p 00p 01d
put_reg (r0) = 07fffff4
fast return bonus
3 cycles
[36mREGS:  r6 0100280c:00000000  r7 0100280c:00000000  isp 07ffffe8:07fffff4[0m

[43;30m_call_main+22:			[0m
[33m 7321 1000019: ef02        mov.l	r0, r2      [0m
1 cycles
put_reg (r2) = 07fffff4
flags now [32m 0----ZC[0m
[36mREGS:  r2 00000000:07fffff4[0m

[33m 7322 100001b: 6621        mov.l	#2, r1      [0m
1 cycles
put_reg (r1) = 00000002
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002b05:00000002[0m

[33m 7323 100001d: 05710400    bsr.a	0x0100048e  [0m
put_reg (r0) = 07fffff0
MEM[07fffff0] <= 21u 00u 00u 01d
3 cycles
[36mREGS:  isp 07fffff4:07fffff0[0m

[43;30m_main:			[0m
[33m 7326 100048e: fbe230341001  mov.l	#0x1103430, r14  [0m
1 cycle branch alignment penalty
1 cycles
1 cycles
put_reg (r14) = 01103430
flags now [32m 0----ZC[0m
[36mREGS:  r14 01103439:01103430[0m

[33m 7328 1000494: f8e600      mov.l	#0, [r14]   [0m
1 cycles
get_reg (r14) = 01103430
MEM[01103430] <= 00d 00d 00d 00d
flags now [32m 0----ZC[0m

[33m 7329 1000497: fb122b2d0001  mov.l	#0x1002d2b, r1  [0m
1 cycles
put_reg (r1) = 01002d2b
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000002:01002d2b[0m

[33m 7330 100049d: 39f6fb      bsr.w	0x01000093  [0m
put_reg (r0) = 07ffffec
MEM[07ffffec] <= a0d 04d 00d 01d
3 cycles
[36mREGS:  isp 07fffff0:07ffffec[0m

[43;30m_testcaseID:			[0m
[33m 7333 1000093: 6080        sub	#8, r0        [0m
0x7ffffec - 0x8 - 0x0 = 0x7ffffe4
134217708 - 8 - 0 = 134217700
flags now [32m 0-----C[0m
put_reg (r0) = 07ffffe4
1 cycles
[36mREGS:  isp 07ffffec:07ffffe4  psw 0-----ZC:0------C[0m

[33m 7334 1000095: fbe2142b0001  mov.l	#0x1002b14, r14  [0m
1 cycles
put_reg (r14) = 01002b14
flags now [32m 0-----C[0m
[36mREGS:  r14 01103430:01002b14[0m

[33m 7335 100009b: e30e        mov.l	r14, [r0]   [0m
get_reg (r14) = 01002b14
1 cycles
MEM[07ffffe4] <= 14u 2bu 00u 01u
flags now [32m 0-----C[0m

[33m 7336 100009d: a009        mov.l	r1, 4[r0]   [0m
get_reg (r1) = 01002d2b
1 cycles
MEM[07ffffe8] <= 2bd 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 7337 100009f: 059e0400    bsr.a	0x0100053d  [0m
put_reg (r0) = 07ffffe0
MEM[07ffffe0] <= a3u 00u 00u 01u
3 cycles
[36mREGS:  isp 07ffffe4:07ffffe0[0m

[43;30m_printf:			[0m
[33m 7340 100053d: 6040        sub	#4, r0        [0m
0x7ffffe0 - 0x4 - 0x0 = 0x7ffffdc
134217696 - 4 - 0 = 134217692
flags now [32m 0-----C[0m
put_reg (r0) = 07ffffdc
1 cycles
[36mREGS:  isp 07ffffe0:07ffffdc[0m

[33m 7341 100053f: fb22c02d0001  mov.l	#0x1002dc0, r2  [0m
1 cycles
put_reg (r2) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r2 07fffff4:01002dc0[0m

[33m 7342 1000545: 71040c      add	#12, r0, r4   [0m
0xc + 0x7ffffdc + 0x0 = 0x7ffffe8
12 + 134217692 + 0 = 134217704
flags now [32m 0------[0m
put_reg (r4) = 07ffffe8
1 cycles
[36mREGS:  r4 00000000:07ffffe8  psw 0------C:0-------[0m

[33m 7343 1000548: fb1220050001  mov.l	#0x1000520, r1  [0m
1 cycles
put_reg (r1) = 01000520
flags now [32m 0------[0m
[36mREGS:  r1 01002d2b:01000520[0m

[33m 7344 100054e: e304        mov.l	r4, [r0]    [0m
get_reg (r4) = 07ffffe8
1 cycles
MEM[07ffffdc] <= e8u ffu ffu 07u
flags now [32m 0------[0m

[33m 7345 1000550: 6040        sub	#4, r0        [0m
0x7ffffdc - 0x4 - 0x0 = 0x7ffffd8
134217692 - 4 - 0 = 134217688
flags now [32m 0-----C[0m
put_reg (r0) = 07ffffd8
1 cycles
[36mREGS:  isp 07ffffdc:07ffffd8  psw 0-------:0------C[0m

[33m 7346 1000552: a88b        mov.l	12[r0], r3  [0m
MEM[07ffffe4] => 14d 2bd 00d 01d
1 cycles
put_reg (r3) = 01002b14
Rt now 3
flags now [32m 0-----C[0m
[36mREGS:  r3 00000000:01002b14[0m

[33m 7347 1000554: f80600      mov.l	#0, [r0]    [0m
1 cycles
MEM[07ffffd8] <= 00u 00u 00u 00u
flags now [32m 0-----C[0m

[33m 7348 1000557: 05e30000    bsr.a	0x0100063a  [0m
put_reg (r0) = 07ffffd4
MEM[07ffffd4] <= 5bu 05u 00u 01u
3 cycles
[36mREGS:  isp 07ffffd8:07ffffd4[0m

[43;30m__Printf:			[0m
[33m 7351 100063a: 6e6d        pushm	r6-r13      [0m
get_reg (r13) = 00000000
put_reg (r0) = 07ffffd0
MEM[07ffffd0] <= 00u 00u 00u 00u
get_reg (r12) = 00000000
put_reg (r0) = 07ffffcc
MEM[07ffffcc] <= 00u 00u 00u 00u
get_reg (r11) = 00000000
put_reg (r0) = 07ffffc8
MEM[07ffffc8] <= 00u 00u 00u 00u
get_reg (r10) = 00000000
put_reg (r0) = 07ffffc4
MEM[07ffffc4] <= 00u 00u 00u 00u
get_reg (r9) = 00000000
put_reg (r0) = 07ffffc0
MEM[07ffffc0] <= 00u 00u 00u 00u
get_reg (r8) = 00000000
put_reg (r0) = 07ffffbc
MEM[07ffffbc] <= 00u 00u 00u 00u
get_reg (r7) = 00000000
put_reg (r0) = 07ffffb8
MEM[07ffffb8] <= 00u 00u 00u 00u
get_reg (r6) = 00000000
put_reg (r0) = 07ffffb4
MEM[07ffffb4] <= 00u 00u 00u 00u
8 cycles
[36mREGS:  isp 07ffffd4:07ffffb4[0m

[33m 7359 100063c: 72006cff    add	#-148, r0, r0  [0m
0xffffff6c + 0x7ffffb4 + 0x0 = 0x107ffff20
-148 + 134217652 + 0 = 134217504
flags now [32m 0-----C[0m
put_reg (r0) = 07ffff20
1 cycles
[36mREGS:  isp 07ffffb4:07ffff20[0m

[33m 7360 1000640: ef36        mov.l	r3, r6      [0m
get_reg (r3) = 01002b14
1 cycles
put_reg (r6) = 01002b14
flags now [32m 0-----C[0m
[36mREGS:  r6 00000000:01002b14[0m

[33m 7361 1000642: a581        mov.l	r1, 88[r0]  [0m
get_reg (r1) = 01000520
1 cycles
MEM[07ffff78] <= 20u 05u 00u 01u
flags now [32m 0-----C[0m

[33m 7362 1000644: 71014c      add	#76, r0, r1   [0m
0x4c + 0x7ffff20 + 0x0 = 0x7ffff6c
76 + 134217504 + 0 = 134217580
flags now [32m 0------[0m
put_reg (r1) = 07ffff6c
1 cycles
[36mREGS:  r1 01000520:07ffff6c  psw 0------C:0-------[0m

[33m 7363 1000647: a58a        mov.l	r2, 92[r0]  [0m
get_reg (r2) = 01002dc0
1 cycles
MEM[07ffff7c] <= c0u 2du 00u 01u
flags now [32m 0------[0m

[33m 7364 1000649: ef42        mov.l	r4, r2      [0m
get_reg (r4) = 07ffffe8
1 cycles
put_reg (r2) = 07ffffe8
flags now [32m 0------[0m
[36mREGS:  r2 01002dc0:07ffffe8[0m

[33m 7365 100064b: 05f90800    bsr.a	0x01000f44  [0m
put_reg (r0) = 07ffff1c
MEM[07ffff1c] <= 4fu 06u 00u 01u
3 cycles
[36mREGS:  isp 07ffff20:07ffff1c[0m

[43;30m__Vacopy:			[0m
[33m 7368 1000f44: 6040        sub	#4, r0        [0m
0x7ffff1c - 0x4 - 0x0 = 0x7ffff18
134217500 - 4 - 0 = 134217496
flags now [32m 0-----C[0m
put_reg (r0) = 07ffff18
1 cycles
[36mREGS:  isp 07ffff1c:07ffff18  psw 0-------:0------C[0m

[33m 7369 1000f46: e312        mov.l	r2, [r1]    [0m
get_reg (r2) = 07ffffe8
1 cycles
get_reg (r1) = 07ffff6c
MEM[07ffff6c] <= e8u ffu ffu 07u
flags now [32m 0-----C[0m

[33m 7370 1000f48: e302        mov.l	r2, [r0]    [0m
get_reg (r2) = 07ffffe8
1 cycles
MEM[07ffff18] <= e8u ffu ffu 07u
flags now [32m 0-----C[0m

[33m 7371 1000f4a: 6701        rtsd	#4           [0m
put_reg (r0) = 07ffff1c
MEM[07ffff1c] => 4fp 06p 00p 01d
put_reg (r0) = 07ffff20
fast return bonus
3 cycles
[36mREGS:  isp 07ffff18:07ffff20[0m

[43;30m__Printf+21:			[0m
[33m 7374 100064f: ed012e      mov.l	184[r0], r1  [0m
1 cycle branch alignment penalty
1 cycles
MEM[07ffffd8] => 00d 00d 00d 00d
1 cycles
put_reg (r1) = 00000000
Rt now 1
flags now [32m 0-----C[0m
[36mREGS:  r1 07ffff6c:00000000[0m

[33m 7376 1000652: 72078c00    add	#140, r0, r7  [0m
0x8c + 0x7ffff20 + 0x0 = 0x7ffffac
140 + 134217504 + 0 = 134217644
flags now [32m 0------[0m
put_reg (r7) = 07ffffac
1 cycles
[36mREGS:  r7 00000000:07ffffac  psw 0------C:0-------[0m

[33m 7377 1000656: fb825c2e0001  mov.l	#0x1002e5c, r8  [0m
1 cycles
put_reg (r8) = 01002e5c
flags now [32m 0------[0m
[36mREGS:  r8 00000000:01002e5c[0m

[33m 7378 100065c: c7018f      mov.b	r1, 143[r0]  [0m
get_reg (r1) = 00000000
1 cycles
MEM[07ffffaf] <= 00u
flags now [32m 0------[0m

[33m 7379 100065f: fb920c280001  mov.l	#0x100280c, r9  [0m
1 cycles
put_reg (r9) = 0100280c
flags now [32m 0------[0m
[36mREGS:  r9 00000000:0100280c[0m

[33m 7380 1000665: fbd2d0270001  mov.l	#0x10027d0, r13  [0m
1 cycles
put_reg (r13) = 010027d0
flags now [32m 0------[0m
[36mREGS:  r13 00000000:010027d0[0m

[33m 7381 100066b: f9062100    mov.l	#0, 132[r0]  [0m
1 cycles
MEM[07ffffa4] <= 00u 00u 00u 00u
flags now [32m 0------[0m

[33m 7382 100066f: 586c        movu.b	[r6], r12  [0m
get_reg (r6) = 01002b14
MEM[01002b14] => 54d
1 cycles
put_reg (r12) = 00000054
Rt now 12
flags now [32m 0------[0m
[36mREGS:  r12 00000000:00000054[0m

[33m 7383 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000054
0x54 - 0x0 - 0x0 = 0x54
84 - 0 - 0 = 84
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 7385 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 00000000:00000001[0m

[33m 7386 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000054
0x54 - 0x25 - 0x0 = 0x2f
84 - 37 - 0 = 47
flags now [32m 0-----C[0m
1 cycles

[33m 7387 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000000:00000001[0m

[33m 7388 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 7391 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 7393 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 7394 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff7c] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m
[36mREGS:  r1 00000000:01002dc0[0m

[33m 7395 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002b14
1 cycles
put_reg (r2) = 01002b14
flags now [32m 0-----C[0m
[36mREGS:  r2 07ffffe8:01002b14[0m

[33m 7396 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff78] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 07ffffe8:01000520[0m

[33m 7397 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r3 01002b14:00000001[0m

[33m 7398 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff1c
MEM[07ffff1c] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff20:07ffff1c[0m

[43;30m__$prout:			[0m
[33m 7401 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffac
put_reg (r0) = 07ffff18
MEM[07ffff18] <= acd ffd ffd 07d
get_reg (r6) = 01002b14
put_reg (r0) = 07ffff14
MEM[07ffff14] <= 14u 2bu 00u 01u
2 cycles
[36mREGS:  isp 07ffff1c:07ffff14[0m

[33m 7403 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b14:01002dc0[0m

[33m 7404 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffac:00000001[0m

[33m 7405 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002b14:00000001[0m

[33m 7406 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002b14
1 cycles
put_reg (r1) = 01002b14
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002b14[0m

[33m 7407 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002b14:00000001[0m

[33m 7408 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 7409 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff10
MEM[07ffff10] <= 32u 05u 00u 01u
3 cycles
[36mREGS:  isp 07ffff14:07ffff10[0m

[43;30m_fwrite:			[0m
[33m 7412 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 7413 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 7414 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002b14
1 cycles
put_reg (r14) = 01002b14
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002b14[0m

[33m 7415 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002b14:00000001[0m

[33m 7416 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 7418 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 7419 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 7422 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 7423 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002b14
1 cycles
put_reg (r2) = 01002b14
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002b14[0m

[33m 7424 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m
[36mREGS:  r5 00000001:00000005[0m

[33m 7425 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002b14
get_reg (r3) = 00000001
write(1,0x1002b14,1)
MEM[01002b14] => 54d
Twrite(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 7431 10027a9: 02          rts               [0m
MEM[07ffff10] => 32p 05p 00p 01d
put_reg (r0) = 07ffff14
fast return bonus
3 cycles
[36mREGS:  isp 07ffff10:07ffff14[0m

[43;30m__$prout+18:			[0m
[33m 7434 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 7435 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 7436 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 7437 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff14
MEM[07ffff14] => 14d 2bd 00d 01d
put_reg (r0) = 07ffff18
put_reg (r6) = 01002b14
MEM[07ffff18] => acd ffd ffd 07d
put_reg (r0) = 07ffff1c
put_reg (r7) = 07ffffac
MEM[07ffff1c] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff20
5 cycles
[36mREGS:  r6 01002dc0:01002b14  r7 00000001:07ffffac  isp 07ffff14:07ffff20[0m

[43;30m__Printf+83:			[0m
[33m 7442 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 7443 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff7c] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 7444 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 7445 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffffa4] => 00d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x0 + 0x0 = 0x1
1 + 0 + 0 = 1
flags now [32m 0------[0m
put_reg (r10) = 00000001
Rt now 10
3 cycles
[36mREGS:  psw 0------C:0-------[0m

[33m 7448 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000001
1 cycles
MEM[07ffffa4] <= 01d 00d 00d 00d
flags now [32m 0------[0m

[33m 7450 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002b14
get_reg (r11) = 00000001
0x1 + 0x1002b14 + 0x0 = 0x1002b15
1 + 16788244 + 0 = 16788245
flags now [32m 0------[0m
put_reg (r11) = 01002b15
1 cycles
[36mREGS:  r11 00000001:01002b15[0m

[33m 7451 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000054
0x54 - 0x25 - 0x0 = 0x2f
84 - 37 - 0 = 47
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 7452 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 7455 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000054
0x54 - 0x0 - 0x0 = 0x54
84 - 0 - 0 = 84
flags now [32m 0-----C[0m
1 cycles

[33m 7457 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 7458 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002b15
1 cycles
put_reg (r6) = 01002b15
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b14:01002b15[0m

[33m 7459 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 7462 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002b15
MEM[01002b15] => 65d
1 cycles
put_reg (r12) = 00000065
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 00000054:00000065[0m

[33m 7464 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000065
0x65 - 0x0 - 0x0 = 0x65
101 - 0 - 0 = 101
flags now [32m 0-----C[0m
1 cycles

[33m 7466 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002b15:00000001[0m

[33m 7467 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000065
0x65 - 0x25 - 0x0 = 0x40
101 - 37 - 0 = 64
flags now [32m 0-----C[0m
1 cycles

[33m 7468 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m

[33m 7469 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 7472 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 7474 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 7475 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff7c] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 7476 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002b15
1 cycles
put_reg (r2) = 01002b15
flags now [32m 0-----C[0m
[36mREGS:  r2 01002b14:01002b15[0m

[33m 7477 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff78] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 7478 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 7479 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff1c
MEM[07ffff1c] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff20:07ffff1c[0m

[43;30m__$prout:			[0m
[33m 7482 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffac
put_reg (r0) = 07ffff18
MEM[07ffff18] <= acd ffd ffd 07d
get_reg (r6) = 01002b15
put_reg (r0) = 07ffff14
MEM[07ffff14] <= 15d 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff1c:07ffff14[0m

[33m 7484 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b15:01002dc0[0m

[33m 7485 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffac:00000001[0m

[33m 7486 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002b14:00000001[0m

[33m 7487 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002b15
1 cycles
put_reg (r1) = 01002b15
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002b15[0m

[33m 7488 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002b15:00000001[0m

[33m 7489 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 7490 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff10
MEM[07ffff10] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff14:07ffff10[0m

[43;30m_fwrite:			[0m
[33m 7493 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 7494 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 7495 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002b15
1 cycles
put_reg (r14) = 01002b15
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002b15[0m

[33m 7496 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002b15:00000001[0m

[33m 7497 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 7499 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 7500 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 7503 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 7504 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002b15
1 cycles
put_reg (r2) = 01002b15
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002b15[0m

[33m 7505 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 7506 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002b15
get_reg (r3) = 00000001
write(1,0x1002b15,1)
MEM[01002b15] => 65d
ewrite(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 7512 10027a9: 02          rts               [0m
MEM[07ffff10] => 32p 05p 00p 01d
put_reg (r0) = 07ffff14
fast return bonus
3 cycles
[36mREGS:  isp 07ffff10:07ffff14[0m

[43;30m__$prout+18:			[0m
[33m 7515 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 7516 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 7517 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 7518 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff14
MEM[07ffff14] => 15d 2bd 00d 01d
put_reg (r0) = 07ffff18
put_reg (r6) = 01002b15
MEM[07ffff18] => acd ffd ffd 07d
put_reg (r0) = 07ffff1c
put_reg (r7) = 07ffffac
MEM[07ffff1c] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff20
5 cycles
[36mREGS:  r6 01002dc0:01002b15  r7 00000001:07ffffac  isp 07ffff14:07ffff20[0m

[43;30m__Printf+83:			[0m
[33m 7523 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 7524 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff7c] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 7525 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 7526 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffffa4] => 01d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x1 + 0x0 = 0x2
1 + 1 + 0 = 2
flags now [32m 0------[0m
put_reg (r10) = 00000002
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000002  psw 0------C:0-------[0m

[33m 7529 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000002
1 cycles
MEM[07ffffa4] <= 02d 00d 00d 00d
flags now [32m 0------[0m

[33m 7531 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002b15
get_reg (r11) = 00000001
0x1 + 0x1002b15 + 0x0 = 0x1002b16
1 + 16788245 + 0 = 16788246
flags now [32m 0------[0m
put_reg (r11) = 01002b16
1 cycles
[36mREGS:  r11 00000001:01002b16[0m

[33m 7532 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000065
0x65 - 0x25 - 0x0 = 0x40
101 - 37 - 0 = 64
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 7533 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 7536 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000065
0x65 - 0x0 - 0x0 = 0x65
101 - 0 - 0 = 101
flags now [32m 0-----C[0m
1 cycles

[33m 7538 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 7539 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002b16
1 cycles
put_reg (r6) = 01002b16
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b15:01002b16[0m

[33m 7540 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 7543 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002b16
MEM[01002b16] => 73d
1 cycles
put_reg (r12) = 00000073
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 00000065:00000073[0m

[33m 7545 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000073
0x73 - 0x0 - 0x0 = 0x73
115 - 0 - 0 = 115
flags now [32m 0-----C[0m
1 cycles

[33m 7547 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002b16:00000001[0m

[33m 7548 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000073
0x73 - 0x25 - 0x0 = 0x4e
115 - 37 - 0 = 78
flags now [32m 0-----C[0m
1 cycles

[33m 7549 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000002:00000001[0m

[33m 7550 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 7553 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 7555 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 7556 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff7c] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 7557 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002b16
1 cycles
put_reg (r2) = 01002b16
flags now [32m 0-----C[0m
[36mREGS:  r2 01002b15:01002b16[0m

[33m 7558 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff78] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 7559 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 7560 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff1c
MEM[07ffff1c] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff20:07ffff1c[0m

[43;30m__$prout:			[0m
[33m 7563 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffac
put_reg (r0) = 07ffff18
MEM[07ffff18] <= acd ffd ffd 07d
get_reg (r6) = 01002b16
put_reg (r0) = 07ffff14
MEM[07ffff14] <= 16d 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff1c:07ffff14[0m

[33m 7565 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b16:01002dc0[0m

[33m 7566 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffac:00000001[0m

[33m 7567 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002b15:00000001[0m

[33m 7568 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002b16
1 cycles
put_reg (r1) = 01002b16
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002b16[0m

[33m 7569 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002b16:00000001[0m

[33m 7570 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 7571 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff10
MEM[07ffff10] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff14:07ffff10[0m

[43;30m_fwrite:			[0m
[33m 7574 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 7575 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 7576 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002b16
1 cycles
put_reg (r14) = 01002b16
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002b16[0m

[33m 7577 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002b16:00000001[0m

[33m 7578 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 7580 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 7581 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 7584 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 7585 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002b16
1 cycles
put_reg (r2) = 01002b16
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002b16[0m

[33m 7586 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 7587 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002b16
get_reg (r3) = 00000001
write(1,0x1002b16,1)
MEM[01002b16] => 73d
swrite(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 7593 10027a9: 02          rts               [0m
MEM[07ffff10] => 32p 05p 00p 01d
put_reg (r0) = 07ffff14
fast return bonus
3 cycles
[36mREGS:  isp 07ffff10:07ffff14[0m

[43;30m__$prout+18:			[0m
[33m 7596 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 7597 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 7598 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 7599 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff14
MEM[07ffff14] => 16d 2bd 00d 01d
put_reg (r0) = 07ffff18
put_reg (r6) = 01002b16
MEM[07ffff18] => acd ffd ffd 07d
put_reg (r0) = 07ffff1c
put_reg (r7) = 07ffffac
MEM[07ffff1c] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff20
5 cycles
[36mREGS:  r6 01002dc0:01002b16  r7 00000001:07ffffac  isp 07ffff14:07ffff20[0m

[43;30m__Printf+83:			[0m
[33m 7604 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 7605 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff7c] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 7606 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 7607 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffffa4] => 02d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x2 + 0x0 = 0x3
1 + 2 + 0 = 3
flags now [32m 0------[0m
put_reg (r10) = 00000003
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000003  psw 0------C:0-------[0m

[33m 7610 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000003
1 cycles
MEM[07ffffa4] <= 03d 00d 00d 00d
flags now [32m 0------[0m

[33m 7612 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002b16
get_reg (r11) = 00000001
0x1 + 0x1002b16 + 0x0 = 0x1002b17
1 + 16788246 + 0 = 16788247
flags now [32m 0------[0m
put_reg (r11) = 01002b17
1 cycles
[36mREGS:  r11 00000001:01002b17[0m

[33m 7613 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000073
0x73 - 0x25 - 0x0 = 0x4e
115 - 37 - 0 = 78
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 7614 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 7617 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000073
0x73 - 0x0 - 0x0 = 0x73
115 - 0 - 0 = 115
flags now [32m 0-----C[0m
1 cycles

[33m 7619 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 7620 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002b17
1 cycles
put_reg (r6) = 01002b17
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b16:01002b17[0m

[33m 7621 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 7624 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002b17
MEM[01002b17] => 74d
1 cycles
put_reg (r12) = 00000074
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 00000073:00000074[0m

[33m 7626 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000074
0x74 - 0x0 - 0x0 = 0x74
116 - 0 - 0 = 116
flags now [32m 0-----C[0m
1 cycles

[33m 7628 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002b17:00000001[0m

[33m 7629 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000074
0x74 - 0x25 - 0x0 = 0x4f
116 - 37 - 0 = 79
flags now [32m 0-----C[0m
1 cycles

[33m 7630 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000003:00000001[0m

[33m 7631 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 7634 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 7636 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 7637 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff7c] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 7638 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002b17
1 cycles
put_reg (r2) = 01002b17
flags now [32m 0-----C[0m
[36mREGS:  r2 01002b16:01002b17[0m

[33m 7639 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff78] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 7640 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 7641 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff1c
MEM[07ffff1c] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff20:07ffff1c[0m

[43;30m__$prout:			[0m
[33m 7644 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffac
put_reg (r0) = 07ffff18
MEM[07ffff18] <= acd ffd ffd 07d
get_reg (r6) = 01002b17
put_reg (r0) = 07ffff14
MEM[07ffff14] <= 17d 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff1c:07ffff14[0m

[33m 7646 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b17:01002dc0[0m

[33m 7647 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffac:00000001[0m

[33m 7648 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002b16:00000001[0m

[33m 7649 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002b17
1 cycles
put_reg (r1) = 01002b17
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002b17[0m

[33m 7650 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002b17:00000001[0m

[33m 7651 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 7652 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff10
MEM[07ffff10] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff14:07ffff10[0m

[43;30m_fwrite:			[0m
[33m 7655 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 7656 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 7657 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002b17
1 cycles
put_reg (r14) = 01002b17
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002b17[0m

[33m 7658 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002b17:00000001[0m

[33m 7659 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 7661 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 7662 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 7665 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 7666 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002b17
1 cycles
put_reg (r2) = 01002b17
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002b17[0m

[33m 7667 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 7668 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002b17
get_reg (r3) = 00000001
write(1,0x1002b17,1)
MEM[01002b17] => 74d
twrite(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 7674 10027a9: 02          rts               [0m
MEM[07ffff10] => 32p 05p 00p 01d
put_reg (r0) = 07ffff14
fast return bonus
3 cycles
[36mREGS:  isp 07ffff10:07ffff14[0m

[43;30m__$prout+18:			[0m
[33m 7677 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 7678 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 7679 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 7680 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff14
MEM[07ffff14] => 17d 2bd 00d 01d
put_reg (r0) = 07ffff18
put_reg (r6) = 01002b17
MEM[07ffff18] => acd ffd ffd 07d
put_reg (r0) = 07ffff1c
put_reg (r7) = 07ffffac
MEM[07ffff1c] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff20
5 cycles
[36mREGS:  r6 01002dc0:01002b17  r7 00000001:07ffffac  isp 07ffff14:07ffff20[0m

[43;30m__Printf+83:			[0m
[33m 7685 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 7686 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff7c] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 7687 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 7688 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffffa4] => 03d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x3 + 0x0 = 0x4
1 + 3 + 0 = 4
flags now [32m 0------[0m
put_reg (r10) = 00000004
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000004  psw 0------C:0-------[0m

[33m 7691 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000004
1 cycles
MEM[07ffffa4] <= 04d 00d 00d 00d
flags now [32m 0------[0m

[33m 7693 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002b17
get_reg (r11) = 00000001
0x1 + 0x1002b17 + 0x0 = 0x1002b18
1 + 16788247 + 0 = 16788248
flags now [32m 0------[0m
put_reg (r11) = 01002b18
1 cycles
[36mREGS:  r11 00000001:01002b18[0m

[33m 7694 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000074
0x74 - 0x25 - 0x0 = 0x4f
116 - 37 - 0 = 79
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 7695 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 7698 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000074
0x74 - 0x0 - 0x0 = 0x74
116 - 0 - 0 = 116
flags now [32m 0-----C[0m
1 cycles

[33m 7700 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 7701 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002b18
1 cycles
put_reg (r6) = 01002b18
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b17:01002b18[0m

[33m 7702 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 7705 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002b18
MEM[01002b18] => 20d
1 cycles
put_reg (r12) = 00000020
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 00000074:00000020[0m

[33m 7707 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000020
0x20 - 0x0 - 0x0 = 0x20
32 - 0 - 0 = 32
flags now [32m 0-----C[0m
1 cycles

[33m 7709 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002b18:00000001[0m

[33m 7710 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000020
0x20 - 0x25 - 0x0 = 0xfffffffffffffffb
32 - 37 - 0 = -5
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0------C:0----S--[0m

[33m 7711 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0---S--[0m
[36mREGS:  r10 00000004:00000001[0m

[33m 7712 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 7715 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 7717 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 7718 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff7c] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 7719 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002b18
1 cycles
put_reg (r2) = 01002b18
flags now [32m 0-----C[0m
[36mREGS:  r2 01002b17:01002b18[0m

[33m 7720 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff78] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 7721 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 7722 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff1c
MEM[07ffff1c] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff20:07ffff1c[0m

[43;30m__$prout:			[0m
[33m 7725 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffac
put_reg (r0) = 07ffff18
MEM[07ffff18] <= acd ffd ffd 07d
get_reg (r6) = 01002b18
put_reg (r0) = 07ffff14
MEM[07ffff14] <= 18d 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff1c:07ffff14[0m

[33m 7727 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b18:01002dc0[0m

[33m 7728 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffac:00000001[0m

[33m 7729 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002b17:00000001[0m

[33m 7730 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002b18
1 cycles
put_reg (r1) = 01002b18
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002b18[0m

[33m 7731 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002b18:00000001[0m

[33m 7732 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 7733 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff10
MEM[07ffff10] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff14:07ffff10[0m

[43;30m_fwrite:			[0m
[33m 7736 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 7737 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 7738 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002b18
1 cycles
put_reg (r14) = 01002b18
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002b18[0m

[33m 7739 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002b18:00000001[0m

[33m 7740 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 7742 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 7743 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 7746 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 7747 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002b18
1 cycles
put_reg (r2) = 01002b18
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002b18[0m

[33m 7748 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 7749 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002b18
get_reg (r3) = 00000001
write(1,0x1002b18,1)
MEM[01002b18] => 20d
 write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 7755 10027a9: 02          rts               [0m
MEM[07ffff10] => 32p 05p 00p 01d
put_reg (r0) = 07ffff14
fast return bonus
3 cycles
[36mREGS:  isp 07ffff10:07ffff14[0m

[43;30m__$prout+18:			[0m
[33m 7758 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 7759 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 7760 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 7761 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff14
MEM[07ffff14] => 18d 2bd 00d 01d
put_reg (r0) = 07ffff18
put_reg (r6) = 01002b18
MEM[07ffff18] => acd ffd ffd 07d
put_reg (r0) = 07ffff1c
put_reg (r7) = 07ffffac
MEM[07ffff1c] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff20
5 cycles
[36mREGS:  r6 01002dc0:01002b18  r7 00000001:07ffffac  isp 07ffff14:07ffff20[0m

[43;30m__Printf+83:			[0m
[33m 7766 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 7767 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff7c] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 7768 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 7769 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffffa4] => 04d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x4 + 0x0 = 0x5
1 + 4 + 0 = 5
flags now [32m 0------[0m
put_reg (r10) = 00000005
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000005  psw 0------C:0-------[0m

[33m 7772 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000005
1 cycles
MEM[07ffffa4] <= 05d 00d 00d 00d
flags now [32m 0------[0m

[33m 7774 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002b18
get_reg (r11) = 00000001
0x1 + 0x1002b18 + 0x0 = 0x1002b19
1 + 16788248 + 0 = 16788249
flags now [32m 0------[0m
put_reg (r11) = 01002b19
1 cycles
[36mREGS:  r11 00000001:01002b19[0m

[33m 7775 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000020
0x20 - 0x25 - 0x0 = 0xfffffffffffffffb
32 - 37 - 0 = -5
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 7776 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 7779 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000020
0x20 - 0x0 - 0x0 = 0x20
32 - 0 - 0 = 32
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 7781 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 7782 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002b19
1 cycles
put_reg (r6) = 01002b19
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b18:01002b19[0m

[33m 7783 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 7786 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002b19
MEM[01002b19] => 63d
1 cycles
put_reg (r12) = 00000063
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 00000020:00000063[0m

[33m 7788 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000063
0x63 - 0x0 - 0x0 = 0x63
99 - 0 - 0 = 99
flags now [32m 0-----C[0m
1 cycles

[33m 7790 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002b19:00000001[0m

[33m 7791 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000063
0x63 - 0x25 - 0x0 = 0x3e
99 - 37 - 0 = 62
flags now [32m 0-----C[0m
1 cycles

[33m 7792 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000005:00000001[0m

[33m 7793 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 7796 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 7798 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 7799 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff7c] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 7800 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002b19
1 cycles
put_reg (r2) = 01002b19
flags now [32m 0-----C[0m
[36mREGS:  r2 01002b18:01002b19[0m

[33m 7801 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff78] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 7802 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 7803 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff1c
MEM[07ffff1c] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff20:07ffff1c[0m

[43;30m__$prout:			[0m
[33m 7806 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffac
put_reg (r0) = 07ffff18
MEM[07ffff18] <= acd ffd ffd 07d
get_reg (r6) = 01002b19
put_reg (r0) = 07ffff14
MEM[07ffff14] <= 19d 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff1c:07ffff14[0m

[33m 7808 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b19:01002dc0[0m

[33m 7809 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffac:00000001[0m

[33m 7810 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002b18:00000001[0m

[33m 7811 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002b19
1 cycles
put_reg (r1) = 01002b19
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002b19[0m

[33m 7812 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002b19:00000001[0m

[33m 7813 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 7814 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff10
MEM[07ffff10] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff14:07ffff10[0m

[43;30m_fwrite:			[0m
[33m 7817 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 7818 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 7819 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002b19
1 cycles
put_reg (r14) = 01002b19
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002b19[0m

[33m 7820 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002b19:00000001[0m

[33m 7821 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 7823 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 7824 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 7827 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 7828 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002b19
1 cycles
put_reg (r2) = 01002b19
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002b19[0m

[33m 7829 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 7830 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002b19
get_reg (r3) = 00000001
write(1,0x1002b19,1)
MEM[01002b19] => 63d
cwrite(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 7836 10027a9: 02          rts               [0m
MEM[07ffff10] => 32p 05p 00p 01d
put_reg (r0) = 07ffff14
fast return bonus
3 cycles
[36mREGS:  isp 07ffff10:07ffff14[0m

[43;30m__$prout+18:			[0m
[33m 7839 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 7840 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 7841 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 7842 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff14
MEM[07ffff14] => 19d 2bd 00d 01d
put_reg (r0) = 07ffff18
put_reg (r6) = 01002b19
MEM[07ffff18] => acd ffd ffd 07d
put_reg (r0) = 07ffff1c
put_reg (r7) = 07ffffac
MEM[07ffff1c] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff20
5 cycles
[36mREGS:  r6 01002dc0:01002b19  r7 00000001:07ffffac  isp 07ffff14:07ffff20[0m

[43;30m__Printf+83:			[0m
[33m 7847 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 7848 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff7c] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 7849 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 7850 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffffa4] => 05d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x5 + 0x0 = 0x6
1 + 5 + 0 = 6
flags now [32m 0------[0m
put_reg (r10) = 00000006
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000006  psw 0------C:0-------[0m

[33m 7853 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000006
1 cycles
MEM[07ffffa4] <= 06d 00d 00d 00d
flags now [32m 0------[0m

[33m 7855 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002b19
get_reg (r11) = 00000001
0x1 + 0x1002b19 + 0x0 = 0x1002b1a
1 + 16788249 + 0 = 16788250
flags now [32m 0------[0m
put_reg (r11) = 01002b1a
1 cycles
[36mREGS:  r11 00000001:01002b1a[0m

[33m 7856 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000063
0x63 - 0x25 - 0x0 = 0x3e
99 - 37 - 0 = 62
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 7857 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 7860 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000063
0x63 - 0x0 - 0x0 = 0x63
99 - 0 - 0 = 99
flags now [32m 0-----C[0m
1 cycles

[33m 7862 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 7863 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002b1a
1 cycles
put_reg (r6) = 01002b1a
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b19:01002b1a[0m

[33m 7864 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 7867 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002b1a
MEM[01002b1a] => 61d
1 cycles
put_reg (r12) = 00000061
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 00000063:00000061[0m

[33m 7869 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000061
0x61 - 0x0 - 0x0 = 0x61
97 - 0 - 0 = 97
flags now [32m 0-----C[0m
1 cycles

[33m 7871 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002b1a:00000001[0m

[33m 7872 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000061
0x61 - 0x25 - 0x0 = 0x3c
97 - 37 - 0 = 60
flags now [32m 0-----C[0m
1 cycles

[33m 7873 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000006:00000001[0m

[33m 7874 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 7877 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 7879 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 7880 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff7c] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 7881 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002b1a
1 cycles
put_reg (r2) = 01002b1a
flags now [32m 0-----C[0m
[36mREGS:  r2 01002b19:01002b1a[0m

[33m 7882 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff78] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 7883 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 7884 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff1c
MEM[07ffff1c] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff20:07ffff1c[0m

[43;30m__$prout:			[0m
[33m 7887 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffac
put_reg (r0) = 07ffff18
MEM[07ffff18] <= acd ffd ffd 07d
get_reg (r6) = 01002b1a
put_reg (r0) = 07ffff14
MEM[07ffff14] <= 1ad 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff1c:07ffff14[0m

[33m 7889 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b1a:01002dc0[0m

[33m 7890 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffac:00000001[0m

[33m 7891 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002b19:00000001[0m

[33m 7892 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002b1a
1 cycles
put_reg (r1) = 01002b1a
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002b1a[0m

[33m 7893 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002b1a:00000001[0m

[33m 7894 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 7895 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff10
MEM[07ffff10] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff14:07ffff10[0m

[43;30m_fwrite:			[0m
[33m 7898 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 7899 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 7900 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002b1a
1 cycles
put_reg (r14) = 01002b1a
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002b1a[0m

[33m 7901 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002b1a:00000001[0m

[33m 7902 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 7904 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 7905 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 7908 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 7909 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002b1a
1 cycles
put_reg (r2) = 01002b1a
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002b1a[0m

[33m 7910 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 7911 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002b1a
get_reg (r3) = 00000001
write(1,0x1002b1a,1)
MEM[01002b1a] => 61d
awrite(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 7917 10027a9: 02          rts               [0m
MEM[07ffff10] => 32p 05p 00p 01d
put_reg (r0) = 07ffff14
fast return bonus
3 cycles
[36mREGS:  isp 07ffff10:07ffff14[0m

[43;30m__$prout+18:			[0m
[33m 7920 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 7921 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 7922 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 7923 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff14
MEM[07ffff14] => 1ad 2bd 00d 01d
put_reg (r0) = 07ffff18
put_reg (r6) = 01002b1a
MEM[07ffff18] => acd ffd ffd 07d
put_reg (r0) = 07ffff1c
put_reg (r7) = 07ffffac
MEM[07ffff1c] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff20
5 cycles
[36mREGS:  r6 01002dc0:01002b1a  r7 00000001:07ffffac  isp 07ffff14:07ffff20[0m

[43;30m__Printf+83:			[0m
[33m 7928 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 7929 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff7c] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 7930 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 7931 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffffa4] => 06d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x6 + 0x0 = 0x7
1 + 6 + 0 = 7
flags now [32m 0------[0m
put_reg (r10) = 00000007
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000007  psw 0------C:0-------[0m

[33m 7934 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000007
1 cycles
MEM[07ffffa4] <= 07d 00d 00d 00d
flags now [32m 0------[0m

[33m 7936 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002b1a
get_reg (r11) = 00000001
0x1 + 0x1002b1a + 0x0 = 0x1002b1b
1 + 16788250 + 0 = 16788251
flags now [32m 0------[0m
put_reg (r11) = 01002b1b
1 cycles
[36mREGS:  r11 00000001:01002b1b[0m

[33m 7937 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000061
0x61 - 0x25 - 0x0 = 0x3c
97 - 37 - 0 = 60
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 7938 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 7941 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000061
0x61 - 0x0 - 0x0 = 0x61
97 - 0 - 0 = 97
flags now [32m 0-----C[0m
1 cycles

[33m 7943 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 7944 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002b1b
1 cycles
put_reg (r6) = 01002b1b
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b1a:01002b1b[0m

[33m 7945 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 7948 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002b1b
MEM[01002b1b] => 73d
1 cycles
put_reg (r12) = 00000073
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 00000061:00000073[0m

[33m 7950 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000073
0x73 - 0x0 - 0x0 = 0x73
115 - 0 - 0 = 115
flags now [32m 0-----C[0m
1 cycles

[33m 7952 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002b1b:00000001[0m

[33m 7953 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000073
0x73 - 0x25 - 0x0 = 0x4e
115 - 37 - 0 = 78
flags now [32m 0-----C[0m
1 cycles

[33m 7954 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000007:00000001[0m

[33m 7955 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 7958 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 7960 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 7961 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff7c] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 7962 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002b1b
1 cycles
put_reg (r2) = 01002b1b
flags now [32m 0-----C[0m
[36mREGS:  r2 01002b1a:01002b1b[0m

[33m 7963 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff78] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 7964 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 7965 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff1c
MEM[07ffff1c] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff20:07ffff1c[0m

[43;30m__$prout:			[0m
[33m 7968 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffac
put_reg (r0) = 07ffff18
MEM[07ffff18] <= acd ffd ffd 07d
get_reg (r6) = 01002b1b
put_reg (r0) = 07ffff14
MEM[07ffff14] <= 1bd 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff1c:07ffff14[0m

[33m 7970 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b1b:01002dc0[0m

[33m 7971 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffac:00000001[0m

[33m 7972 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002b1a:00000001[0m

[33m 7973 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002b1b
1 cycles
put_reg (r1) = 01002b1b
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002b1b[0m

[33m 7974 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002b1b:00000001[0m

[33m 7975 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 7976 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff10
MEM[07ffff10] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff14:07ffff10[0m

[43;30m_fwrite:			[0m
[33m 7979 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 7980 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 7981 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002b1b
1 cycles
put_reg (r14) = 01002b1b
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002b1b[0m

[33m 7982 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002b1b:00000001[0m

[33m 7983 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 7985 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 7986 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 7989 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 7990 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002b1b
1 cycles
put_reg (r2) = 01002b1b
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002b1b[0m

[33m 7991 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 7992 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002b1b
get_reg (r3) = 00000001
write(1,0x1002b1b,1)
MEM[01002b1b] => 73d
swrite(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 7998 10027a9: 02          rts               [0m
MEM[07ffff10] => 32p 05p 00p 01d
put_reg (r0) = 07ffff14
fast return bonus
3 cycles
[36mREGS:  isp 07ffff10:07ffff14[0m

[43;30m__$prout+18:			[0m
[33m 8001 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 8002 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 8003 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 8004 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff14
MEM[07ffff14] => 1bd 2bd 00d 01d
put_reg (r0) = 07ffff18
put_reg (r6) = 01002b1b
MEM[07ffff18] => acd ffd ffd 07d
put_reg (r0) = 07ffff1c
put_reg (r7) = 07ffffac
MEM[07ffff1c] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff20
5 cycles
[36mREGS:  r6 01002dc0:01002b1b  r7 00000001:07ffffac  isp 07ffff14:07ffff20[0m

[43;30m__Printf+83:			[0m
[33m 8009 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 8010 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff7c] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 8011 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 8012 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffffa4] => 07d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x7 + 0x0 = 0x8
1 + 7 + 0 = 8
flags now [32m 0------[0m
put_reg (r10) = 00000008
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000008  psw 0------C:0-------[0m

[33m 8015 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000008
1 cycles
MEM[07ffffa4] <= 08d 00d 00d 00d
flags now [32m 0------[0m

[33m 8017 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002b1b
get_reg (r11) = 00000001
0x1 + 0x1002b1b + 0x0 = 0x1002b1c
1 + 16788251 + 0 = 16788252
flags now [32m 0------[0m
put_reg (r11) = 01002b1c
1 cycles
[36mREGS:  r11 00000001:01002b1c[0m

[33m 8018 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000073
0x73 - 0x25 - 0x0 = 0x4e
115 - 37 - 0 = 78
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 8019 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 8022 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000073
0x73 - 0x0 - 0x0 = 0x73
115 - 0 - 0 = 115
flags now [32m 0-----C[0m
1 cycles

[33m 8024 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 8025 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002b1c
1 cycles
put_reg (r6) = 01002b1c
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b1b:01002b1c[0m

[33m 8026 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 8029 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002b1c
MEM[01002b1c] => 65d
1 cycles
put_reg (r12) = 00000065
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 00000073:00000065[0m

[33m 8031 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000065
0x65 - 0x0 - 0x0 = 0x65
101 - 0 - 0 = 101
flags now [32m 0-----C[0m
1 cycles

[33m 8033 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002b1c:00000001[0m

[33m 8034 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000065
0x65 - 0x25 - 0x0 = 0x40
101 - 37 - 0 = 64
flags now [32m 0-----C[0m
1 cycles

[33m 8035 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000008:00000001[0m

[33m 8036 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 8039 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 8041 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 8042 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff7c] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 8043 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002b1c
1 cycles
put_reg (r2) = 01002b1c
flags now [32m 0-----C[0m
[36mREGS:  r2 01002b1b:01002b1c[0m

[33m 8044 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff78] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 8045 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 8046 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff1c
MEM[07ffff1c] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff20:07ffff1c[0m

[43;30m__$prout:			[0m
[33m 8049 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffac
put_reg (r0) = 07ffff18
MEM[07ffff18] <= acd ffd ffd 07d
get_reg (r6) = 01002b1c
put_reg (r0) = 07ffff14
MEM[07ffff14] <= 1cd 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff1c:07ffff14[0m

[33m 8051 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b1c:01002dc0[0m

[33m 8052 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffac:00000001[0m

[33m 8053 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002b1b:00000001[0m

[33m 8054 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002b1c
1 cycles
put_reg (r1) = 01002b1c
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002b1c[0m

[33m 8055 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002b1c:00000001[0m

[33m 8056 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 8057 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff10
MEM[07ffff10] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff14:07ffff10[0m

[43;30m_fwrite:			[0m
[33m 8060 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 8061 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 8062 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002b1c
1 cycles
put_reg (r14) = 01002b1c
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002b1c[0m

[33m 8063 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002b1c:00000001[0m

[33m 8064 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 8066 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 8067 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 8070 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 8071 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002b1c
1 cycles
put_reg (r2) = 01002b1c
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002b1c[0m

[33m 8072 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 8073 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002b1c
get_reg (r3) = 00000001
write(1,0x1002b1c,1)
MEM[01002b1c] => 65d
ewrite(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 8079 10027a9: 02          rts               [0m
MEM[07ffff10] => 32p 05p 00p 01d
put_reg (r0) = 07ffff14
fast return bonus
3 cycles
[36mREGS:  isp 07ffff10:07ffff14[0m

[43;30m__$prout+18:			[0m
[33m 8082 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 8083 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 8084 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 8085 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff14
MEM[07ffff14] => 1cd 2bd 00d 01d
put_reg (r0) = 07ffff18
put_reg (r6) = 01002b1c
MEM[07ffff18] => acd ffd ffd 07d
put_reg (r0) = 07ffff1c
put_reg (r7) = 07ffffac
MEM[07ffff1c] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff20
5 cycles
[36mREGS:  r6 01002dc0:01002b1c  r7 00000001:07ffffac  isp 07ffff14:07ffff20[0m

[43;30m__Printf+83:			[0m
[33m 8090 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 8091 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff7c] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 8092 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 8093 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffffa4] => 08d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x8 + 0x0 = 0x9
1 + 8 + 0 = 9
flags now [32m 0------[0m
put_reg (r10) = 00000009
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000009  psw 0------C:0-------[0m

[33m 8096 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000009
1 cycles
MEM[07ffffa4] <= 09d 00d 00d 00d
flags now [32m 0------[0m

[33m 8098 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002b1c
get_reg (r11) = 00000001
0x1 + 0x1002b1c + 0x0 = 0x1002b1d
1 + 16788252 + 0 = 16788253
flags now [32m 0------[0m
put_reg (r11) = 01002b1d
1 cycles
[36mREGS:  r11 00000001:01002b1d[0m

[33m 8099 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000065
0x65 - 0x25 - 0x0 = 0x40
101 - 37 - 0 = 64
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 8100 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 8103 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000065
0x65 - 0x0 - 0x0 = 0x65
101 - 0 - 0 = 101
flags now [32m 0-----C[0m
1 cycles

[33m 8105 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 8106 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002b1d
1 cycles
put_reg (r6) = 01002b1d
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b1c:01002b1d[0m

[33m 8107 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 8110 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002b1d
MEM[01002b1d] => 20d
1 cycles
put_reg (r12) = 00000020
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 00000065:00000020[0m

[33m 8112 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000020
0x20 - 0x0 - 0x0 = 0x20
32 - 0 - 0 = 32
flags now [32m 0-----C[0m
1 cycles

[33m 8114 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002b1d:00000001[0m

[33m 8115 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000020
0x20 - 0x25 - 0x0 = 0xfffffffffffffffb
32 - 37 - 0 = -5
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0------C:0----S--[0m

[33m 8116 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0---S--[0m
[36mREGS:  r10 00000009:00000001[0m

[33m 8117 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 8120 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 8122 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 8123 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff7c] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 8124 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002b1d
1 cycles
put_reg (r2) = 01002b1d
flags now [32m 0-----C[0m
[36mREGS:  r2 01002b1c:01002b1d[0m

[33m 8125 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff78] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 8126 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 8127 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff1c
MEM[07ffff1c] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff20:07ffff1c[0m

[43;30m__$prout:			[0m
[33m 8130 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffac
put_reg (r0) = 07ffff18
MEM[07ffff18] <= acd ffd ffd 07d
get_reg (r6) = 01002b1d
put_reg (r0) = 07ffff14
MEM[07ffff14] <= 1dd 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff1c:07ffff14[0m

[33m 8132 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b1d:01002dc0[0m

[33m 8133 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffac:00000001[0m

[33m 8134 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002b1c:00000001[0m

[33m 8135 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002b1d
1 cycles
put_reg (r1) = 01002b1d
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002b1d[0m

[33m 8136 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002b1d:00000001[0m

[33m 8137 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 8138 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff10
MEM[07ffff10] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff14:07ffff10[0m

[43;30m_fwrite:			[0m
[33m 8141 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 8142 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 8143 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002b1d
1 cycles
put_reg (r14) = 01002b1d
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002b1d[0m

[33m 8144 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002b1d:00000001[0m

[33m 8145 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 8147 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 8148 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 8151 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 8152 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002b1d
1 cycles
put_reg (r2) = 01002b1d
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002b1d[0m

[33m 8153 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 8154 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002b1d
get_reg (r3) = 00000001
write(1,0x1002b1d,1)
MEM[01002b1d] => 20d
 write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 8160 10027a9: 02          rts               [0m
MEM[07ffff10] => 32p 05p 00p 01d
put_reg (r0) = 07ffff14
fast return bonus
3 cycles
[36mREGS:  isp 07ffff10:07ffff14[0m

[43;30m__$prout+18:			[0m
[33m 8163 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 8164 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 8165 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 8166 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff14
MEM[07ffff14] => 1dd 2bd 00d 01d
put_reg (r0) = 07ffff18
put_reg (r6) = 01002b1d
MEM[07ffff18] => acd ffd ffd 07d
put_reg (r0) = 07ffff1c
put_reg (r7) = 07ffffac
MEM[07ffff1c] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff20
5 cycles
[36mREGS:  r6 01002dc0:01002b1d  r7 00000001:07ffffac  isp 07ffff14:07ffff20[0m

[43;30m__Printf+83:			[0m
[33m 8171 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 8172 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff7c] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 8173 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 8174 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffffa4] => 09d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x9 + 0x0 = 0xa
1 + 9 + 0 = 10
flags now [32m 0------[0m
put_reg (r10) = 0000000a
Rt now 10
3 cycles
[36mREGS:  r10 00000001:0000000a  psw 0------C:0-------[0m

[33m 8177 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 0000000a
1 cycles
MEM[07ffffa4] <= 0ad 00d 00d 00d
flags now [32m 0------[0m

[33m 8179 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002b1d
get_reg (r11) = 00000001
0x1 + 0x1002b1d + 0x0 = 0x1002b1e
1 + 16788253 + 0 = 16788254
flags now [32m 0------[0m
put_reg (r11) = 01002b1e
1 cycles
[36mREGS:  r11 00000001:01002b1e[0m

[33m 8180 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000020
0x20 - 0x25 - 0x0 = 0xfffffffffffffffb
32 - 37 - 0 = -5
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 8181 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 8184 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000020
0x20 - 0x0 - 0x0 = 0x20
32 - 0 - 0 = 32
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 8186 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 8187 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002b1e
1 cycles
put_reg (r6) = 01002b1e
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b1d:01002b1e[0m

[33m 8188 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 8191 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002b1e
MEM[01002b1e] => 25d
1 cycles
put_reg (r12) = 00000025
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 00000020:00000025[0m

[33m 8193 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000025
0x25 - 0x0 - 0x0 = 0x25
37 - 0 - 0 = 37
flags now [32m 0-----C[0m
1 cycles

[33m 8195 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002b1e:00000001[0m

[33m 8196 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000025
0x25 - 0x25 - 0x0 = 0x0
37 - 37 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 8197 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r10 0000000a:00000001[0m

[33m 8198 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = false
1 cycles

[33m 8199 100067c: 71baff      add	#-1, r11, r10  [0m
get_reg (r11) = 00000001
0xffffffff + 0x1 + 0x0 = 0x100000000
-1 + 1 + 0 = 0
flags now [32m 0----ZC[0m
put_reg (r10) = 00000000
1 cycles
[36mREGS:  r10 00000001:00000000[0m

[33m 8200 100067f: 610a        cmp	#0, r10       [0m
get_reg (r10) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 8201 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = true
3 cycles

[33m 8204 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002b1e
get_reg (r11) = 00000001
0x1 + 0x1002b1e + 0x0 = 0x1002b1f
1 + 16788254 + 0 = 16788255
flags now [32m 0------[0m
put_reg (r11) = 01002b1f
1 cycles
[36mREGS:  r11 00000001:01002b1f  psw 0-----ZC:0-------[0m

[33m 8205 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000025
0x25 - 0x25 - 0x0 = 0x0
37 - 37 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 8206 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = false
1 cycles

[33m 8207 10006a3: 610c        cmp	#0, r12       [0m
get_reg (r12) = 00000025
0x25 - 0x0 - 0x0 = 0x25
37 - 0 - 0 = 37
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 8208 10006a5: 660c        mov.l	#0, r12     [0m
1 cycles
put_reg (r12) = 00000000
flags now [32m 0-----C[0m
[36mREGS:  r12 00000025:00000000[0m

[33m 8209 10006a7: fcdbe1      scne.l	r14        [0m
cond[1] !Z = true
put_reg (r14) = 00000001
1 cycles
[36mREGS:  r14 01002b1d:00000001[0m

[33m 8210 10006aa: 4be6        add	r14, r6       [0m
get_reg (r14) = 00000001
get_reg (r6) = 01002b1e
0x1002b1e + 0x1 + 0x0 = 0x1002b1f
16788254 + 1 + 0 = 16788255
flags now [32m 0------[0m
put_reg (r6) = 01002b1f
1 cycles
[36mREGS:  r6 01002b1e:01002b1f  psw 0------C:0-------[0m

[33m 8211 10006ac: 3e8f00      mov.l	#0, 124[r0]  [0m
1 cycles
MEM[07ffff9c] <= 00u 00u 00u 00u
flags now [32m 0------[0m

[33m 8212 10006af: ec8e        mov.l	[r8], r14   [0m
get_reg (r8) = 01002e5c
MEM[01002e5c] => e0d 28d 00d 01d
1 cycles
put_reg (r14) = 010028e0
Rt now 14
flags now [32m 0------[0m
[36mREGS:  r14 00000001:010028e0[0m

[33m 8213 10006b1: 716501      add	#1, r6, r5    [0m
get_reg (r6) = 01002b1f
0x1 + 0x1002b1f + 0x0 = 0x1002b20
1 + 16788255 + 0 = 16788256
flags now [32m 0------[0m
put_reg (r5) = 01002b20
1 cycles
[36mREGS:  r5 00000005:01002b20[0m

[33m 8214 10006b4: 586f        movu.b	[r6], r15  [0m
get_reg (r6) = 01002b1f
MEM[01002b1f] => 73d
1 cycles
put_reg (r15) = 00000073
Rt now 15
flags now [32m 0------[0m
[36mREGS:  r15 01103439:00000073[0m

[33m 8215 10006b6: fedfee      movu.w	[r15, r14], r14  [0m
register 15 load stall
get_reg (r15) = 00000073
get_reg (r14) = 010028e0
MEM[010029c6] => 10d 00d
put_reg (r14) = 00000010
Rt now 14
1 cycles
[36mREGS:  r14 010028e0:00000010[0m

[33m 8217 10006b9: 7c5e        btst	#5, r14      [0m
register 14 load stall
get_reg (r14) = 00000010
flags now [32m 0----Z-[0m
1 cycles
[36mREGS:  psw 0-------:0-----Z-[0m

[33m 8219 10006bb: 2016        beq.b	0x010006d1  [0m
cond[0] Z = true
3 cycles

[33m 8222 10006d1: fd386e      movu.b	[r6+], r14  [0m
get_reg (r6) = 01002b1f
MEM[01002b1f] => 73d
get_reg (r6) = 01002b1f
put_reg (r6) = 01002b20
1 cycles
put_reg (r14) = 00000073
Rt now 14
flags now [32m 0----Z-[0m
[36mREGS:  r6 01002b1f:01002b20  r14 00000010:00000073[0m

[33m 8223 10006d4: 755e24      cmp	#36, r14      [0m
register 14 load stall
get_reg (r14) = 00000073
0x73 - 0x24 - 0x0 = 0x4f
115 - 36 - 0 = 79
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----Z-:0------C[0m

[33m 8225 10006d7: 19          bne.s	0x010006e0  [0m
cond[1] !Z = true
3 cycles

[33m 8228 10006e0: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002b1f
1 cycles
put_reg (r6) = 01002b1f
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b20:01002b1f[0m

[33m 8229 10006e2: 3e8f00      mov.l	#0, 124[r0]  [0m
1 cycles
MEM[07ffff9c] <= 00d 00d 00d 00d
flags now [32m 0-----C[0m

[33m 8230 10006e5: 660b        mov.l	#0, r11     [0m
1 cycles
put_reg (r11) = 00000000
flags now [32m 0-----C[0m
[36mREGS:  r11 01002b1f:00000000[0m

[33m 8231 10006e7: ef6c        mov.l	r6, r12     [0m
get_reg (r6) = 01002b1f
1 cycles
put_reg (r12) = 01002b1f
flags now [32m 0-----C[0m
[36mREGS:  r12 00000000:01002b1f[0m

[33m 8232 10006e9: e70b1e      mov.l	r11, 120[r0]  [0m
get_reg (r11) = 00000000
1 cycles
MEM[07ffff98] <= 00u 00u 00u 00u
flags now [32m 0-----C[0m

[33m 8233 10006ec: e70b1d      mov.l	r11, 116[r0]  [0m
get_reg (r11) = 00000000
1 cycles
MEM[07ffff94] <= 00u 00u 00u 00u
flags now [32m 0-----C[0m

[33m 8234 10006ef: e70b1c      mov.l	r11, 112[r0]  [0m
get_reg (r11) = 00000000
1 cycles
MEM[07ffff90] <= 00u 00u 00u 00u
flags now [32m 0-----C[0m

[33m 8235 10006f2: e70b1b      mov.l	r11, 108[r0]  [0m
get_reg (r11) = 00000000
1 cycles
MEM[07ffff8c] <= 00u 00u 00u 00u
flags now [32m 0-----C[0m

[33m 8236 10006f5: e70b1a      mov.l	r11, 104[r0]  [0m
get_reg (r11) = 00000000
1 cycles
MEM[07ffff88] <= 00u 00u 00u 00u
flags now [32m 0-----C[0m

[33m 8237 10006f8: e70b19      mov.l	r11, 100[r0]  [0m
get_reg (r11) = 00000000
1 cycles
MEM[07ffff84] <= 00u 00u 00u 00u
flags now [32m 0-----C[0m

[33m 8238 10006fb: f9049020    mov.b	#32, 144[r0]  [0m
1 cycles
MEM[07ffffb0] <= 20u
flags now [32m 0-----C[0m

[33m 8239 10006ff: d70b46      mov.w	r11, 140[r0]  [0m
get_reg (r11) = 00000000
1 cycles
MEM[07ffffac] <= 00u 00u
flags now [32m 0-----C[0m

[33m 8240 1000702: 58c2        movu.b	[r12], r2  [0m
get_reg (r12) = 01002b1f
MEM[01002b1f] => 73d
1 cycles
put_reg (r2) = 00000073
Rt now 2
flags now [32m 0-----C[0m
[36mREGS:  r2 01002b1d:00000073[0m

[33m 8241 1000704: ef91        mov.l	r9, r1      [0m
get_reg (r9) = 0100280c
1 cycles
put_reg (r1) = 0100280c
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:0100280c[0m

[33m 8242 1000706: 052b0b00    bsr.a	0x01001231  [0m
put_reg (r0) = 07ffff1c
MEM[07ffff1c] <= 0au 07u 00u 01d
3 cycles
[36mREGS:  isp 07ffff20:07ffff1c[0m

[43;30m_strchr:			[0m
[33m 8245 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 0100280c
MEM[0100280c] => 20d
1 cycles
put_reg (r14) = 00000020
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 00000073:00000020[0m

[33m 8246 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 0100280c
0x1 + 0x100280c + 0x0 = 0x100280d
1 + 16787468 + 0 = 16787469
flags now [32m 0------[0m
put_reg (r15) = 0100280d
1 cycles
[36mREGS:  r15 00000073:0100280d  psw 0------C:0-------[0m

[33m 8247 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000073
1 cycles
put_reg (r5) = 00000073
flags now [32m 0------[0m
[36mREGS:  r5 01002b20:00000073[0m

[33m 8248 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000073
get_reg (r14) = 00000020
0x20 - 0x73 - 0x0 = 0xffffffffffffffad
32 - 115 - 0 = -83
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 8249 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 8250 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 00000020
0x20 - 0x0 - 0x0 = 0x20
32 - 0 - 0 = 32
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 8251 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 0100280d
1 cycles
put_reg (r1) = 0100280d
flags now [32m 0-----C[0m
[36mREGS:  r1 0100280c:0100280d[0m

[33m 8252 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 8255 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 0100280d
MEM[0100280d] => 2bd
1 cycles
put_reg (r14) = 0000002b
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 00000020:0000002b[0m

[33m 8256 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 0100280d
0x1 + 0x100280d + 0x0 = 0x100280e
1 + 16787469 + 0 = 16787470
flags now [32m 0------[0m
put_reg (r15) = 0100280e
1 cycles
[36mREGS:  r15 0100280d:0100280e  psw 0------C:0-------[0m

[33m 8257 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000073
1 cycles
put_reg (r5) = 00000073
flags now [32m 0------[0m

[33m 8258 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000073
get_reg (r14) = 0000002b
0x2b - 0x73 - 0x0 = 0xffffffffffffffb8
43 - 115 - 0 = -72
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 8259 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 8260 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 0000002b
0x2b - 0x0 - 0x0 = 0x2b
43 - 0 - 0 = 43
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 8261 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 0100280e
1 cycles
put_reg (r1) = 0100280e
flags now [32m 0-----C[0m
[36mREGS:  r1 0100280d:0100280e[0m

[33m 8262 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 8265 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 0100280e
MEM[0100280e] => 2dd
1 cycles
put_reg (r14) = 0000002d
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 0000002b:0000002d[0m

[33m 8266 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 0100280e
0x1 + 0x100280e + 0x0 = 0x100280f
1 + 16787470 + 0 = 16787471
flags now [32m 0------[0m
put_reg (r15) = 0100280f
1 cycles
[36mREGS:  r15 0100280e:0100280f  psw 0------C:0-------[0m

[33m 8267 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000073
1 cycles
put_reg (r5) = 00000073
flags now [32m 0------[0m

[33m 8268 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000073
get_reg (r14) = 0000002d
0x2d - 0x73 - 0x0 = 0xffffffffffffffba
45 - 115 - 0 = -70
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 8269 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 8270 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 0000002d
0x2d - 0x0 - 0x0 = 0x2d
45 - 0 - 0 = 45
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 8271 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 0100280f
1 cycles
put_reg (r1) = 0100280f
flags now [32m 0-----C[0m
[36mREGS:  r1 0100280e:0100280f[0m

[33m 8272 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 8275 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 0100280f
MEM[0100280f] => 23d
1 cycles
put_reg (r14) = 00000023
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 0000002d:00000023[0m

[33m 8276 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 0100280f
0x1 + 0x100280f + 0x0 = 0x1002810
1 + 16787471 + 0 = 16787472
flags now [32m 0------[0m
put_reg (r15) = 01002810
1 cycles
[36mREGS:  r15 0100280f:01002810  psw 0------C:0-------[0m

[33m 8277 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000073
1 cycles
put_reg (r5) = 00000073
flags now [32m 0------[0m

[33m 8278 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000073
get_reg (r14) = 00000023
0x23 - 0x73 - 0x0 = 0xffffffffffffffb0
35 - 115 - 0 = -80
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 8279 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 8280 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 00000023
0x23 - 0x0 - 0x0 = 0x23
35 - 0 - 0 = 35
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 8281 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002810
1 cycles
put_reg (r1) = 01002810
flags now [32m 0-----C[0m
[36mREGS:  r1 0100280f:01002810[0m

[33m 8282 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 8285 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002810
MEM[01002810] => 30d
1 cycles
put_reg (r14) = 00000030
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 00000023:00000030[0m

[33m 8286 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002810
0x1 + 0x1002810 + 0x0 = 0x1002811
1 + 16787472 + 0 = 16787473
flags now [32m 0------[0m
put_reg (r15) = 01002811
1 cycles
[36mREGS:  r15 01002810:01002811  psw 0------C:0-------[0m

[33m 8287 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000073
1 cycles
put_reg (r5) = 00000073
flags now [32m 0------[0m

[33m 8288 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000073
get_reg (r14) = 00000030
0x30 - 0x73 - 0x0 = 0xffffffffffffffbd
48 - 115 - 0 = -67
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 8289 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 8290 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 00000030
0x30 - 0x0 - 0x0 = 0x30
48 - 0 - 0 = 48
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 8291 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002811
1 cycles
put_reg (r1) = 01002811
flags now [32m 0-----C[0m
[36mREGS:  r1 01002810:01002811[0m

[33m 8292 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 8295 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002811
MEM[01002811] => 2cd
1 cycles
put_reg (r14) = 0000002c
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 00000030:0000002c[0m

[33m 8296 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002811
0x1 + 0x1002811 + 0x0 = 0x1002812
1 + 16787473 + 0 = 16787474
flags now [32m 0------[0m
put_reg (r15) = 01002812
1 cycles
[36mREGS:  r15 01002811:01002812  psw 0------C:0-------[0m

[33m 8297 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000073
1 cycles
put_reg (r5) = 00000073
flags now [32m 0------[0m

[33m 8298 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000073
get_reg (r14) = 0000002c
0x2c - 0x73 - 0x0 = 0xffffffffffffffb9
44 - 115 - 0 = -71
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 8299 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 8300 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 0000002c
0x2c - 0x0 - 0x0 = 0x2c
44 - 0 - 0 = 44
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 8301 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002812
1 cycles
put_reg (r1) = 01002812
flags now [32m 0-----C[0m
[36mREGS:  r1 01002811:01002812[0m

[33m 8302 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 8305 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002812
MEM[01002812] => 3bd
1 cycles
put_reg (r14) = 0000003b
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 0000002c:0000003b[0m

[33m 8306 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002812
0x1 + 0x1002812 + 0x0 = 0x1002813
1 + 16787474 + 0 = 16787475
flags now [32m 0------[0m
put_reg (r15) = 01002813
1 cycles
[36mREGS:  r15 01002812:01002813  psw 0------C:0-------[0m

[33m 8307 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000073
1 cycles
put_reg (r5) = 00000073
flags now [32m 0------[0m

[33m 8308 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000073
get_reg (r14) = 0000003b
0x3b - 0x73 - 0x0 = 0xffffffffffffffc8
59 - 115 - 0 = -56
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 8309 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 8310 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 0000003b
0x3b - 0x0 - 0x0 = 0x3b
59 - 0 - 0 = 59
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 8311 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002813
1 cycles
put_reg (r1) = 01002813
flags now [32m 0-----C[0m
[36mREGS:  r1 01002812:01002813[0m

[33m 8312 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 8315 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002813
MEM[01002813] => 3ad
1 cycles
put_reg (r14) = 0000003a
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 0000003b:0000003a[0m

[33m 8316 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002813
0x1 + 0x1002813 + 0x0 = 0x1002814
1 + 16787475 + 0 = 16787476
flags now [32m 0------[0m
put_reg (r15) = 01002814
1 cycles
[36mREGS:  r15 01002813:01002814  psw 0------C:0-------[0m

[33m 8317 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000073
1 cycles
put_reg (r5) = 00000073
flags now [32m 0------[0m

[33m 8318 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000073
get_reg (r14) = 0000003a
0x3a - 0x73 - 0x0 = 0xffffffffffffffc7
58 - 115 - 0 = -57
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 8319 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 8320 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 0000003a
0x3a - 0x0 - 0x0 = 0x3a
58 - 0 - 0 = 58
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 8321 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002814
1 cycles
put_reg (r1) = 01002814
flags now [32m 0-----C[0m
[36mREGS:  r1 01002813:01002814[0m

[33m 8322 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 8325 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002814
MEM[01002814] => 5fd
1 cycles
put_reg (r14) = 0000005f
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 0000003a:0000005f[0m

[33m 8326 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002814
0x1 + 0x1002814 + 0x0 = 0x1002815
1 + 16787476 + 0 = 16787477
flags now [32m 0------[0m
put_reg (r15) = 01002815
1 cycles
[36mREGS:  r15 01002814:01002815  psw 0------C:0-------[0m

[33m 8327 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000073
1 cycles
put_reg (r5) = 00000073
flags now [32m 0------[0m

[33m 8328 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000073
get_reg (r14) = 0000005f
0x5f - 0x73 - 0x0 = 0xffffffffffffffec
95 - 115 - 0 = -20
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 8329 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 8330 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 0000005f
0x5f - 0x0 - 0x0 = 0x5f
95 - 0 - 0 = 95
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 8331 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002815
1 cycles
put_reg (r1) = 01002815
flags now [32m 0-----C[0m
[36mREGS:  r1 01002814:01002815[0m

[33m 8332 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 8335 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002815
MEM[01002815] => 00d
1 cycles
put_reg (r14) = 00000000
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 0000005f:00000000[0m

[33m 8336 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002815
0x1 + 0x1002815 + 0x0 = 0x1002816
1 + 16787477 + 0 = 16787478
flags now [32m 0------[0m
put_reg (r15) = 01002816
1 cycles
[36mREGS:  r15 01002815:01002816  psw 0------C:0-------[0m

[33m 8337 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000073
1 cycles
put_reg (r5) = 00000073
flags now [32m 0------[0m

[33m 8338 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000073
get_reg (r14) = 00000000
0x0 - 0x73 - 0x0 = 0xffffffffffffff8d
0 - 115 - 0 = -115
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 8339 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 8340 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0----S--:0-----ZC[0m

[33m 8341 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002816
1 cycles
put_reg (r1) = 01002816
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002815:01002816[0m

[33m 8342 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = false
1 cycles

[33m 8343 1001241: 6601        mov.l	#0, r1      [0m
1 cycles
put_reg (r1) = 00000000
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002816:00000000[0m

[33m 8344 1001243: 02          rts               [0m
MEM[07ffff1c] => 0ap 07p 00p 01d
put_reg (r0) = 07ffff20
fast return bonus
3 cycles
[36mREGS:  isp 07ffff1c:07ffff20[0m

[43;30m__Printf+208:			[0m
[33m 8347 100070a: 6101        cmp	#0, r1        [0m
get_reg (r1) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 8348 100070c: 201f        beq.b	0x0100072b  [0m
cond[0] Z = true
3 cycles

[33m 8351 100072b: 58ce        movu.b	[r12], r14  [0m
get_reg (r12) = 01002b1f
MEM[01002b1f] => 73d
1 cycles
put_reg (r14) = 00000073
Rt now 14
flags now [32m 0----ZC[0m
[36mREGS:  r14 00000000:00000073[0m

[33m 8352 100072d: 755e2a      cmp	#42, r14      [0m
register 14 load stall
get_reg (r14) = 00000073
0x73 - 0x2a - 0x0 = 0x49
115 - 42 - 0 = 73
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 8354 1000730: 2120        bne.b	0x01000750  [0m
cond[1] !Z = true
3 cycles

[33m 8357 1000750: 660e        mov.l	#0, r14     [0m
1 cycles
put_reg (r14) = 00000000
flags now [32m 0-----C[0m
[36mREGS:  r14 00000073:00000000[0m

[33m 8358 1000752: efec        mov.l	r14, r12    [0m
get_reg (r14) = 00000000
1 cycles
put_reg (r12) = 00000000
flags now [32m 0-----C[0m
[36mREGS:  r12 01002b1f:00000000[0m

[33m 8359 1000754: f9062200    mov.l	#0, 136[r0]  [0m
1 cycles
MEM[07ffffa8] <= 00u 00u 00u 00u
flags now [32m 0-----C[0m

[33m 8360 1000758: ec8f        mov.l	[r8], r15   [0m
get_reg (r8) = 01002e5c
MEM[01002e5c] => e0d 28d 00d 01d
1 cycles
put_reg (r15) = 010028e0
Rt now 15
flags now [32m 0-----C[0m
[36mREGS:  r15 01002816:010028e0[0m

[33m 8361 100075a: ff25eb      add	r14, r11, r5  [0m
get_reg (r14) = 00000000
get_reg (r11) = 00000000
0x0 + 0x0 + 0x0 = 0x0
0 + 0 + 0 = 0
flags now [32m 0----Z-[0m
put_reg (r5) = 00000000
1 cycles
[36mREGS:  r5 00000073:00000000  psw 0------C:0-----Z-[0m

[33m 8362 100075d: fec654      movu.b	[r6, r5], r4  [0m
get_reg (r6) = 01002b1f
get_reg (r5) = 00000000
MEM[01002b1f] => 73d
put_reg (r4) = 00000073
Rt now 4
1 cycles
[36mREGS:  r4 01002dc0:00000073[0m

[33m 8363 1000760: 4b65        add	r6, r5        [0m
get_reg (r6) = 01002b1f
get_reg (r5) = 00000000
0x0 + 0x1002b1f + 0x0 = 0x1002b1f
0 + 16788255 + 0 = 16788255
flags now [32m 0------[0m
put_reg (r5) = 01002b1f
1 cycles
[36mREGS:  r5 00000000:01002b1f  psw 0-----Z-:0-------[0m

[33m 8364 1000762: fed4ff      movu.w	[r4, r15], r15  [0m
get_reg (r4) = 00000073
get_reg (r15) = 010028e0
MEM[010029c6] => 10d 00d
put_reg (r15) = 00000010
Rt now 15
1 cycles
[36mREGS:  r15 010028e0:00000010[0m

[33m 8365 1000765: 7c5f        btst	#5, r15      [0m
register 15 load stall
get_reg (r15) = 00000010
flags now [32m 0----Z-[0m
1 cycles
[36mREGS:  psw 0-------:0-----Z-[0m

[33m 8367 1000767: 2018        beq.b	0x0100077f  [0m
cond[0] Z = true
3 cycles

[33m 8370 100077f: ef5b        mov.l	r5, r11     [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r5) = 01002b1f
1 cycles
put_reg (r11) = 01002b1f
flags now [32m 0----Z-[0m
[36mREGS:  r11 00000000:01002b1f[0m

[33m 8372 1000781: 58be        movu.b	[r11], r14  [0m
get_reg (r11) = 01002b1f
MEM[01002b1f] => 73d
1 cycles
put_reg (r14) = 00000073
Rt now 14
flags now [32m 0----Z-[0m
[36mREGS:  r14 00000000:00000073[0m

[33m 8373 1000783: 755e2e      cmp	#46, r14      [0m
register 14 load stall
get_reg (r14) = 00000073
0x73 - 0x2e - 0x0 = 0x45
115 - 46 - 0 = 69
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----Z-:0------C[0m

[33m 8375 1000786: 2142        bne.b	0x010007c8  [0m
cond[1] !Z = true
3 cycles

[33m 8378 10007c8: f90620ff    mov.l	#-1, 128[r0]  [0m
1 cycles
MEM[07ffffa0] <= ffu ffu ffu ffu
flags now [32m 0-----C[0m

[33m 8379 10007cc: 58b2        movu.b	[r11], r2  [0m
get_reg (r11) = 01002b1f
MEM[01002b1f] => 73d
1 cycles
put_reg (r2) = 00000073
Rt now 2
flags now [32m 0-----C[0m

[33m 8380 10007ce: fb62302d0001  mov.l	#0x1002d30, r6  [0m
1 cycles
put_reg (r6) = 01002d30
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b1f:01002d30[0m

[33m 8381 10007d4: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002d30
1 cycles
put_reg (r1) = 01002d30
flags now [32m 0-----C[0m
[36mREGS:  r1 00000000:01002d30[0m

[33m 8382 10007d6: 055b0a00    bsr.a	0x01001231  [0m
put_reg (r0) = 07ffff1c
MEM[07ffff1c] <= dau 07u 00u 01d
3 cycles
[36mREGS:  isp 07ffff20:07ffff1c[0m

[43;30m_strchr:			[0m
[33m 8385 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002d30
MEM[01002d30] => 68d
1 cycles
put_reg (r14) = 00000068
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 00000073:00000068[0m

[33m 8386 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002d30
0x1 + 0x1002d30 + 0x0 = 0x1002d31
1 + 16788784 + 0 = 16788785
flags now [32m 0------[0m
put_reg (r15) = 01002d31
1 cycles
[36mREGS:  r15 00000010:01002d31  psw 0------C:0-------[0m

[33m 8387 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000073
1 cycles
put_reg (r5) = 00000073
flags now [32m 0------[0m
[36mREGS:  r5 01002b1f:00000073[0m

[33m 8388 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000073
get_reg (r14) = 00000068
0x68 - 0x73 - 0x0 = 0xfffffffffffffff5
104 - 115 - 0 = -11
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 8389 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 8390 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 00000068
0x68 - 0x0 - 0x0 = 0x68
104 - 0 - 0 = 104
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 8391 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002d31
1 cycles
put_reg (r1) = 01002d31
flags now [32m 0-----C[0m
[36mREGS:  r1 01002d30:01002d31[0m

[33m 8392 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 8395 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002d31
MEM[01002d31] => 6ad
1 cycles
put_reg (r14) = 0000006a
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 00000068:0000006a[0m

[33m 8396 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002d31
0x1 + 0x1002d31 + 0x0 = 0x1002d32
1 + 16788785 + 0 = 16788786
flags now [32m 0------[0m
put_reg (r15) = 01002d32
1 cycles
[36mREGS:  r15 01002d31:01002d32  psw 0------C:0-------[0m

[33m 8397 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000073
1 cycles
put_reg (r5) = 00000073
flags now [32m 0------[0m

[33m 8398 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000073
get_reg (r14) = 0000006a
0x6a - 0x73 - 0x0 = 0xfffffffffffffff7
106 - 115 - 0 = -9
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 8399 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 8400 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 0000006a
0x6a - 0x0 - 0x0 = 0x6a
106 - 0 - 0 = 106
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 8401 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002d32
1 cycles
put_reg (r1) = 01002d32
flags now [32m 0-----C[0m
[36mREGS:  r1 01002d31:01002d32[0m

[33m 8402 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 8405 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002d32
MEM[01002d32] => 6cd
1 cycles
put_reg (r14) = 0000006c
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 0000006a:0000006c[0m

[33m 8406 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002d32
0x1 + 0x1002d32 + 0x0 = 0x1002d33
1 + 16788786 + 0 = 16788787
flags now [32m 0------[0m
put_reg (r15) = 01002d33
1 cycles
[36mREGS:  r15 01002d32:01002d33  psw 0------C:0-------[0m

[33m 8407 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000073
1 cycles
put_reg (r5) = 00000073
flags now [32m 0------[0m

[33m 8408 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000073
get_reg (r14) = 0000006c
0x6c - 0x73 - 0x0 = 0xfffffffffffffff9
108 - 115 - 0 = -7
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 8409 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 8410 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 0000006c
0x6c - 0x0 - 0x0 = 0x6c
108 - 0 - 0 = 108
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 8411 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002d33
1 cycles
put_reg (r1) = 01002d33
flags now [32m 0-----C[0m
[36mREGS:  r1 01002d32:01002d33[0m

[33m 8412 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 8415 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002d33
MEM[01002d33] => 74d
1 cycles
put_reg (r14) = 00000074
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 0000006c:00000074[0m

[33m 8416 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002d33
0x1 + 0x1002d33 + 0x0 = 0x1002d34
1 + 16788787 + 0 = 16788788
flags now [32m 0------[0m
put_reg (r15) = 01002d34
1 cycles
[36mREGS:  r15 01002d33:01002d34  psw 0------C:0-------[0m

[33m 8417 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000073
1 cycles
put_reg (r5) = 00000073
flags now [32m 0------[0m

[33m 8418 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000073
get_reg (r14) = 00000074
0x74 - 0x73 - 0x0 = 0x1
116 - 115 - 0 = 1
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 8419 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 8420 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 00000074
0x74 - 0x0 - 0x0 = 0x74
116 - 0 - 0 = 116
flags now [32m 0-----C[0m
1 cycles

[33m 8421 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002d34
1 cycles
put_reg (r1) = 01002d34
flags now [32m 0-----C[0m
[36mREGS:  r1 01002d33:01002d34[0m

[33m 8422 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 8425 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002d34
MEM[01002d34] => 7ad
1 cycles
put_reg (r14) = 0000007a
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 00000074:0000007a[0m

[33m 8426 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002d34
0x1 + 0x1002d34 + 0x0 = 0x1002d35
1 + 16788788 + 0 = 16788789
flags now [32m 0------[0m
put_reg (r15) = 01002d35
1 cycles
[36mREGS:  r15 01002d34:01002d35  psw 0------C:0-------[0m

[33m 8427 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000073
1 cycles
put_reg (r5) = 00000073
flags now [32m 0------[0m

[33m 8428 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000073
get_reg (r14) = 0000007a
0x7a - 0x73 - 0x0 = 0x7
122 - 115 - 0 = 7
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 8429 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 8430 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 0000007a
0x7a - 0x0 - 0x0 = 0x7a
122 - 0 - 0 = 122
flags now [32m 0-----C[0m
1 cycles

[33m 8431 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002d35
1 cycles
put_reg (r1) = 01002d35
flags now [32m 0-----C[0m
[36mREGS:  r1 01002d34:01002d35[0m

[33m 8432 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 8435 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002d35
MEM[01002d35] => 4cd
1 cycles
put_reg (r14) = 0000004c
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 0000007a:0000004c[0m

[33m 8436 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002d35
0x1 + 0x1002d35 + 0x0 = 0x1002d36
1 + 16788789 + 0 = 16788790
flags now [32m 0------[0m
put_reg (r15) = 01002d36
1 cycles
[36mREGS:  r15 01002d35:01002d36  psw 0------C:0-------[0m

[33m 8437 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000073
1 cycles
put_reg (r5) = 00000073
flags now [32m 0------[0m

[33m 8438 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000073
get_reg (r14) = 0000004c
0x4c - 0x73 - 0x0 = 0xffffffffffffffd9
76 - 115 - 0 = -39
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 8439 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 8440 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 0000004c
0x4c - 0x0 - 0x0 = 0x4c
76 - 0 - 0 = 76
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 8441 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002d36
1 cycles
put_reg (r1) = 01002d36
flags now [32m 0-----C[0m
[36mREGS:  r1 01002d35:01002d36[0m

[33m 8442 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 8445 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002d36
MEM[01002d36] => 00d
1 cycles
put_reg (r14) = 00000000
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 0000004c:00000000[0m

[33m 8446 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002d36
0x1 + 0x1002d36 + 0x0 = 0x1002d37
1 + 16788790 + 0 = 16788791
flags now [32m 0------[0m
put_reg (r15) = 01002d37
1 cycles
[36mREGS:  r15 01002d36:01002d37  psw 0------C:0-------[0m

[33m 8447 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000073
1 cycles
put_reg (r5) = 00000073
flags now [32m 0------[0m

[33m 8448 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000073
get_reg (r14) = 00000000
0x0 - 0x73 - 0x0 = 0xffffffffffffff8d
0 - 115 - 0 = -115
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 8449 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 8450 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0----S--:0-----ZC[0m

[33m 8451 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002d37
1 cycles
put_reg (r1) = 01002d37
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002d36:01002d37[0m

[33m 8452 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = false
1 cycles

[33m 8453 1001241: 6601        mov.l	#0, r1      [0m
1 cycles
put_reg (r1) = 00000000
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002d37:00000000[0m

[33m 8454 1001243: 02          rts               [0m
MEM[07ffff1c] => dap 07p 00p 01d
put_reg (r0) = 07ffff20
fast return bonus
3 cycles
[36mREGS:  isp 07ffff1c:07ffff20[0m

[43;30m__Printf+416:			[0m
[33m 8457 10007da: 6101        cmp	#0, r1        [0m
get_reg (r1) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 8458 10007dc: 660e        mov.l	#0, r14     [0m
1 cycles
put_reg (r14) = 00000000
flags now [32m 0----ZC[0m

[33m 8459 10007de: 14          beq.s	0x010007e2  [0m
cond[0] Z = true
3 cycles

[33m 8462 10007e2: 610e        cmp	#0, r14       [0m
get_reg (r14) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 8463 10007e4: c70e8e      mov.b	r14, 142[r0]  [0m
get_reg (r14) = 00000000
1 cycles
MEM[07ffffae] <= 00u
flags now [32m 0----ZC[0m

[33m 8464 10007e7: 210f        bne.b	0x010007f6  [0m
cond[1] !Z = false
1 cycles

[33m 8465 10007e9: 58bf        movu.b	[r11], r15  [0m
get_reg (r11) = 01002b1f
MEM[01002b1f] => 73d
1 cycles
put_reg (r15) = 00000073
Rt now 15
flags now [32m 0----ZC[0m
[36mREGS:  r15 01002d37:00000073[0m

[33m 8466 10007eb: 755f76      cmp	#118, r15     [0m
register 15 load stall
get_reg (r15) = 00000073
0x73 - 0x76 - 0x0 = 0xfffffffffffffffd
115 - 118 - 0 = -3
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-----ZC:0----S--[0m

[33m 8468 10007ee: 18          bne.s	0x010007f6  [0m
cond[1] !Z = true
3 cycles

[33m 8471 10007f6: 755e68      cmp	#104, r14     [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r14) = 00000000
0x0 - 0x68 - 0x0 = 0xffffffffffffff98
0 - 104 - 0 = -104
flags now [32m 0---S--[0m
1 cycles

[33m 8473 10007f9: 18          bne.s	0x01000801  [0m
cond[1] !Z = true
3 cycles

[33m 8476 1000801: 755e76      cmp	#118, r14     [0m
get_reg (r14) = 00000000
0x0 - 0x76 - 0x0 = 0xffffffffffffff8a
0 - 118 - 0 = -118
flags now [32m 0---S--[0m
1 cycles

[33m 8477 1000804: 18          bne.s	0x0100080c  [0m
cond[1] !Z = true
3 cycles

[33m 8480 100080c: 755e6c      cmp	#108, r14     [0m
get_reg (r14) = 00000000
0x0 - 0x6c - 0x0 = 0xffffffffffffff94
0 - 108 - 0 = -108
flags now [32m 0---S--[0m
1 cycles

[33m 8481 100080f: 18          bne.s	0x01000817  [0m
cond[1] !Z = true
3 cycles

[33m 8484 1000817: 755e76      cmp	#118, r14     [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r14) = 00000000
0x0 - 0x76 - 0x0 = 0xffffffffffffff8a
0 - 118 - 0 = -118
flags now [32m 0---S--[0m
1 cycles

[33m 8486 100081a: 18          bne.s	0x01000822  [0m
cond[1] !Z = true
3 cycles

[33m 8489 1000822: 755e68      cmp	#104, r14     [0m
get_reg (r14) = 00000000
0x0 - 0x68 - 0x0 = 0xffffffffffffff98
0 - 104 - 0 = -104
flags now [32m 0---S--[0m
1 cycles

[33m 8490 1000825: 210e        bne.b	0x01000833  [0m
cond[1] !Z = true
near forward branch bonus
2 cycles

[33m 8492 1000833: 755e6c      cmp	#108, r14     [0m
get_reg (r14) = 00000000
0x0 - 0x6c - 0x0 = 0xffffffffffffff94
0 - 108 - 0 = -108
flags now [32m 0---S--[0m
1 cycles

[33m 8493 1000836: 2119        bne.b	0x0100084f  [0m
cond[1] !Z = true
3 cycles

[33m 8496 100084f: af8e        mov.l	124[r0], r6  [0m
1 cycle branch alignment penalty
1 cycles
MEM[07ffff9c] => 00d 00d 00d 00d
1 cycles
put_reg (r6) = 00000000
Rt now 6
flags now [32m 0---S--[0m
[36mREGS:  r6 01002d30:00000000[0m

[33m 8498 1000851: 6106        cmp	#0, r6        [0m
register 6 load stall
get_reg (r6) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0----S--:0-----ZC[0m

[33m 8500 1000853: 2b1c        ble.b	0x0100086f  [0m
cond[11] (S^O)|Z = true
3 cycles

[33m 8503 100086f: 58b3        movu.b	[r11], r3  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r11) = 01002b1f
MEM[01002b1f] => 73d
1 cycles
put_reg (r3) = 00000073
Rt now 3
flags now [32m 0----ZC[0m
[36mREGS:  r3 00000001:00000073[0m

[33m 8505 1000871: 710404      add	#4, r0, r4    [0m
0x4 + 0x7ffff20 + 0x0 = 0x7ffff24
4 + 134217504 + 0 = 134217508
flags now [32m 0------[0m
put_reg (r4) = 07ffff24
1 cycles
[36mREGS:  r4 00000073:07ffff24  psw 0-----ZC:0-------[0m

[33m 8506 1000874: 71024c      add	#76, r0, r2   [0m
0x4c + 0x7ffff20 + 0x0 = 0x7ffff6c
76 + 134217504 + 0 = 134217580
flags now [32m 0------[0m
put_reg (r2) = 07ffff6c
1 cycles
[36mREGS:  r2 00000073:07ffff6c[0m

[33m 8507 1000877: 710150      add	#80, r0, r1   [0m
0x50 + 0x7ffff20 + 0x0 = 0x7ffff70
80 + 134217504 + 0 = 134217584
flags now [32m 0------[0m
put_reg (r1) = 07ffff70
1 cycles
[36mREGS:  r1 00000000:07ffff70[0m

[33m 8508 100087a: 05330200    bsr.a	0x01000aad  [0m
put_reg (r0) = 07ffff1c
MEM[07ffff1c] <= 7eu 08u 00u 01d
3 cycles
[36mREGS:  isp 07ffff20:07ffff1c[0m

[43;30m__Putfld:			[0m
[33m 8511 1000aad: 6e69        pushm	r6-r9       [0m
get_reg (r9) = 0100280c
put_reg (r0) = 07ffff18
MEM[07ffff18] <= 0cd 28d 00d 01d
get_reg (r8) = 01002e5c
put_reg (r0) = 07ffff14
MEM[07ffff14] <= 5cd 2ed 00d 01d
get_reg (r7) = 07ffffac
put_reg (r0) = 07ffff10
MEM[07ffff10] <= acu ffu ffu 07d
get_reg (r6) = 00000000
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 00u 00u 00u 00u
4 cycles
[36mREGS:  isp 07ffff1c:07ffff0c[0m

[33m 8515 1000aaf: 6040        sub	#4, r0        [0m
0x7ffff0c - 0x4 - 0x0 = 0x7ffff08
134217484 - 4 - 0 = 134217480
flags now [32m 0-----C[0m
put_reg (r0) = 07ffff08
1 cycles
[36mREGS:  isp 07ffff0c:07ffff08  psw 0-------:0------C[0m

[33m 8516 1000ab1: 755325      cmp	#37, r3       [0m
get_reg (r3) = 00000073
0x73 - 0x25 - 0x0 = 0x4e
115 - 37 - 0 = 78
flags now [32m 0-----C[0m
1 cycles

[33m 8517 1000ab4: ef3e        mov.l	r3, r14     [0m
get_reg (r3) = 00000073
1 cycles
put_reg (r14) = 00000073
flags now [32m 0-----C[0m
[36mREGS:  r14 00000000:00000073[0m

[33m 8518 1000ab6: ef15        mov.l	r1, r5      [0m
get_reg (r1) = 07ffff70
1 cycles
put_reg (r5) = 07ffff70
flags now [32m 0-----C[0m
[36mREGS:  r5 00000073:07ffff70[0m

[33m 8519 1000ab8: 754f25      mov.l	#37, r15    [0m
1 cycles
put_reg (r15) = 00000025
flags now [32m 0-----C[0m
[36mREGS:  r15 00000073:00000025[0m

[33m 8520 1000abb: 3a7604      beq.w	0x01000f31  [0m
cond[0] Z = false
1 cycles

[33m 8521 1000abe: 755341      cmp	#65, r3       [0m
get_reg (r3) = 00000073
0x73 - 0x41 - 0x0 = 0x32
115 - 65 - 0 = 50
flags now [32m 0-----C[0m
1 cycles

[33m 8522 1000ac1: 75412d      mov.l	#45, r1     [0m
1 cycles
put_reg (r1) = 0000002d
flags now [32m 0-----C[0m
[36mREGS:  r1 07ffff70:0000002d[0m

[33m 8523 1000ac4: 754620      mov.l	#32, r6     [0m
1 cycles
put_reg (r6) = 00000020
flags now [32m 0-----C[0m
[36mREGS:  r6 00000000:00000020[0m

[33m 8524 1000ac7: 75472b      mov.l	#43, r7     [0m
1 cycles
put_reg (r7) = 0000002b
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffac:0000002b[0m

[33m 8525 1000aca: 3a0702      beq.w	0x01000cd1  [0m
cond[0] Z = false
1 cycles

[33m 8526 1000acd: 7138bb      add	#-69, r3, r8  [0m
get_reg (r3) = 00000073
0xffffffbb + 0x73 + 0x0 = 0x10000002e
-69 + 115 + 0 = 46
flags now [32m 0-----C[0m
put_reg (r8) = 0000002e
1 cycles
[36mREGS:  r8 01002e5c:0000002e[0m

[33m 8527 1000ad0: 6138        cmp	#3, r8        [0m
get_reg (r8) = 0000002e
0x2e - 0x3 - 0x0 = 0x2b
46 - 3 - 0 = 43
flags now [32m 0-----C[0m
1 cycles

[33m 8528 1000ad2: 2205        bc.b	0x01000ad7   [0m
cond[2] C = true
near forward branch bonus
2 cycles

[33m 8530 1000ad7: 755353      cmp	#83, r3       [0m
get_reg (r3) = 00000073
0x73 - 0x53 - 0x0 = 0x20
115 - 83 - 0 = 32
flags now [32m 0-----C[0m
1 cycles

[33m 8531 1000ada: fb86ff      mov.l	#-1, r8     [0m
1 cycles
put_reg (r8) = ffffffff
flags now [32m 0-----C[0m
[36mREGS:  r8 0000002e:ffffffff[0m

[33m 8532 1000add: 3ac903      beq.w	0x01000ea6  [0m
cond[0] Z = false
1 cycles

[33m 8533 1000ae0: 755358      cmp	#88, r3       [0m
get_reg (r3) = 00000073
0x73 - 0x58 - 0x0 = 0x1b
115 - 88 - 0 = 27
flags now [32m 0-----C[0m
1 cycles

[33m 8534 1000ae3: 3a5501      beq.w	0x01000c38  [0m
cond[0] Z = false
1 cycles

[33m 8535 1000ae6: 755361      cmp	#97, r3       [0m
get_reg (r3) = 00000073
0x73 - 0x61 - 0x0 = 0x12
115 - 97 - 0 = 18
flags now [32m 0-----C[0m
1 cycles

[33m 8536 1000ae9: 3ae801      beq.w	0x01000cd1  [0m
cond[0] Z = false
1 cycles

[33m 8537 1000aec: 755363      cmp	#99, r3       [0m
get_reg (r3) = 00000073
0x73 - 0x63 - 0x0 = 0x10
115 - 99 - 0 = 16
flags now [32m 0-----C[0m
1 cycles

[33m 8538 1000aef: 205e        beq.b	0x01000b4d  [0m
cond[0] Z = false
1 cycles

[33m 8539 1000af1: 755364      cmp	#100, r3      [0m
get_reg (r3) = 00000073
0x73 - 0x64 - 0x0 = 0xf
115 - 100 - 0 = 15
flags now [32m 0-----C[0m
1 cycles

[33m 8540 1000af4: 3ab000      beq.w	0x01000ba4  [0m
cond[0] Z = false
1 cycles

[33m 8541 1000af7: 71399b      add	#-101, r3, r9  [0m
get_reg (r3) = 00000073
0xffffff9b + 0x73 + 0x0 = 0x10000000e
-101 + 115 + 0 = 14
flags now [32m 0-----C[0m
put_reg (r9) = 0000000e
1 cycles
[36mREGS:  r9 0100280c:0000000e[0m

[33m 8542 1000afa: 6139        cmp	#3, r9        [0m
get_reg (r9) = 0000000e
0xe - 0x3 - 0x0 = 0xb
14 - 3 - 0 = 11
flags now [32m 0-----C[0m
1 cycles

[33m 8543 1000afc: 2205        bc.b	0x01000b01   [0m
cond[2] C = true
near forward branch bonus
2 cycles

[33m 8545 1000b01: 755369      cmp	#105, r3      [0m
get_reg (r3) = 00000073
0x73 - 0x69 - 0x0 = 0xa
115 - 105 - 0 = 10
flags now [32m 0-----C[0m
1 cycles

[33m 8546 1000b04: 3aa000      beq.w	0x01000ba4  [0m
cond[0] Z = false
1 cycles

[33m 8547 1000b07: 75536e      cmp	#110, r3      [0m
get_reg (r3) = 00000073
0x73 - 0x6e - 0x0 = 0x5
115 - 110 - 0 = 5
flags now [32m 0-----C[0m
1 cycles

[33m 8548 1000b0a: 3a2502      beq.w	0x01000d2f  [0m
cond[0] Z = false
1 cycles

[33m 8549 1000b0d: 75536f      cmp	#111, r3      [0m
get_reg (r3) = 00000073
0x73 - 0x6f - 0x0 = 0x4
115 - 111 - 0 = 4
flags now [32m 0-----C[0m
1 cycles

[33m 8550 1000b10: 3a2801      beq.w	0x01000c38  [0m
cond[0] Z = false
1 cycles

[33m 8551 1000b13: 755370      cmp	#112, r3      [0m
get_reg (r3) = 00000073
0x73 - 0x70 - 0x0 = 0x3
115 - 112 - 0 = 3
flags now [32m 0-----C[0m
1 cycles

[33m 8552 1000b16: 3a6103      beq.w	0x01000e77  [0m
cond[0] Z = false
1 cycles

[33m 8553 1000b19: 755373      cmp	#115, r3      [0m
get_reg (r3) = 00000073
0x73 - 0x73 - 0x0 = 0x0
115 - 115 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 8554 1000b1c: 3a8e03      beq.w	0x01000eaa  [0m
cond[0] Z = true
3 cycles

[33m 8557 1000eaa: 595e3e      movu.b	62[r5], r14  [0m
get_reg (r5) = 07ffff70
MEM[07ffffae] => 00d
1 cycles
put_reg (r14) = 00000000
Rt now 14
flags now [32m 0----ZC[0m
[36mREGS:  r14 00000073:00000000[0m

[33m 8558 1000ead: 755e6c      cmp	#108, r14     [0m
register 14 load stall
get_reg (r14) = 00000000
0x0 - 0x6c - 0x0 = 0xffffffffffffff94
0 - 108 - 0 = -108
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-----ZC:0----S--[0m

[33m 8560 1000eb0: 212f        bne.b	0x01000edf  [0m
cond[1] !Z = true
3 cycles

[33m 8563 1000edf: ed5f0b      mov.l	44[r5], r15  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r5) = 07ffff70
MEM[07ffff9c] => 00d 00d 00d 00d
1 cycles
put_reg (r15) = 00000000
Rt now 15
flags now [32m 0---S--[0m
[36mREGS:  r15 00000025:00000000[0m

[33m 8565 1000ee2: 610f        cmp	#0, r15       [0m
register 15 load stall
get_reg (r15) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0----S--:0-----ZC[0m

[33m 8567 1000ee4: 2716        bn.b	0x01000efa   [0m
cond[7] S = false
1 cycles

[33m 8568 1000ee6: ec2e        mov.l	[r2], r14   [0m
get_reg (r2) = 07ffff6c
MEM[07ffff6c] => e8d ffd ffd 07d
1 cycles
put_reg (r14) = 07ffffe8
Rt now 14
flags now [32m 0----ZC[0m
[36mREGS:  r14 00000000:07ffffe8[0m

[33m 8569 1000ee8: 71ef04      add	#4, r14, r15  [0m
register 14 load stall
get_reg (r14) = 07ffffe8
0x4 + 0x7ffffe8 + 0x0 = 0x7ffffec
4 + 134217704 + 0 = 134217708
flags now [32m 0------[0m
put_reg (r15) = 07ffffec
1 cycles
[36mREGS:  r15 00000000:07ffffec  psw 0-----ZC:0-------[0m

[33m 8571 1000eeb: e32f        mov.l	r15, [r2]   [0m
get_reg (r15) = 07ffffec
1 cycles
get_reg (r2) = 07ffff6c
MEM[07ffff6c] <= ecd ffd ffd 07d
flags now [32m 0------[0m

[33m 8572 1000eed: e4e504      mov.l	[r14], 16[r5]  [0m
get_reg (r14) = 07ffffe8
MEM[07ffffe8] => 2bd 2dd 00d 01d
2 cycles
get_reg (r5) = 07ffff70
MEM[07ffff80] <= 2bu 2du 00u 01u
flags now [32m 0------[0m

[33m 8574 1000ef0: ed5f0b      mov.l	44[r5], r15  [0m
src memory stall
get_reg (r5) = 07ffff70
MEM[07ffff9c] => 00d 00d 00d 00d
1 cycles
put_reg (r15) = 00000000
Rt now 15
flags now [32m 0------[0m
[36mREGS:  r15 07ffffec:00000000[0m

[33m 8576 1000ef3: 601f        sub	#1, r15       [0m
register 15 load stall
get_reg (r15) = 00000000
0x0 - 0x1 - 0x0 = 0xffffffffffffffff
0 - 1 - 0 = -1
flags now [32m 0---S--[0m
put_reg (r15) = ffffffff
1 cycles
[36mREGS:  r15 00000000:ffffffff  psw 0-------:0----S--[0m

[33m 8578 1000ef5: e75f0b      mov.l	r15, 44[r5]  [0m
get_reg (r15) = ffffffff
1 cycles
get_reg (r5) = 07ffff70
MEM[07ffff9c] <= ffd ffd ffd ffd
flags now [32m 0---S--[0m

[33m 8579 1000ef8: 2ee7        bra.b	0x01000edf  [0m
3 cycles

[33m 8582 1000edf: ed5f0b      mov.l	44[r5], r15  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r5) = 07ffff70
MEM[07ffff9c] => ffd ffd ffd ffd
1 cycles
put_reg (r15) = ffffffff
Rt now 15
flags now [32m 0---S--[0m

[33m 8584 1000ee2: 610f        cmp	#0, r15       [0m
register 15 load stall
get_reg (r15) = ffffffff
0xffffffff - 0x0 - 0x0 = 0xffffffff
-1 - 0 - 0 = -1
flags now [32m 0---S-C[0m
1 cycles
[36mREGS:  psw 0----S--:0----S-C[0m

[33m 8586 1000ee4: 2716        bn.b	0x01000efa   [0m
cond[7] S = true
3 cycles

[33m 8589 1000efa: ed5f04      mov.l	16[r5], r15  [0m
get_reg (r5) = 07ffff70
MEM[07ffff80] => 2bd 2dd 00d 01d
1 cycles
put_reg (r15) = 01002d2b
Rt now 15
flags now [32m 0---S-C[0m
[36mREGS:  r15 ffffffff:01002d2b[0m

[33m 8590 1000efd: 610f        cmp	#0, r15       [0m
register 15 load stall
get_reg (r15) = 01002d2b
0x1002d2b - 0x0 - 0x0 = 0x1002d2b
16788779 - 0 - 0 = 16788779
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S-C:0------C[0m

[33m 8592 1000eff: 3a25ff      beq.w	0x01000e24  [0m
cond[0] Z = false
1 cycles

[33m 8593 1000f02: ab54        mov.l	48[r5], r4  [0m
get_reg (r5) = 07ffff70
MEM[07ffffa0] => ffd ffd ffd ffd
1 cycles
put_reg (r4) = ffffffff
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 07ffff24:ffffffff[0m

[33m 8594 1000f04: 6104        cmp	#0, r4        [0m
register 4 load stall
get_reg (r4) = ffffffff
0xffffffff - 0x0 - 0x0 = 0xffffffff
-1 - 0 - 0 = -1
flags now [32m 0---S-C[0m
1 cycles
[36mREGS:  psw 0------C:0----S-C[0m

[33m 8596 1000f06: 2611        bpz.b	0x01000f17  [0m
cond[6] !S = false
1 cycles

[33m 8597 1000f08: 6602        mov.l	#0, r2      [0m
1 cycles
put_reg (r2) = 00000000
flags now [32m 0---S-C[0m
[36mREGS:  r2 07ffff6c:00000000[0m

[33m 8598 1000f0a: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002d2b
1 cycles
put_reg (r1) = 01002d2b
flags now [32m 0---S-C[0m
[36mREGS:  r1 0000002d:01002d2b[0m

[33m 8599 1000f0c: ef83        mov.l	r8, r3      [0m
get_reg (r8) = ffffffff
1 cycles
put_reg (r3) = ffffffff
flags now [32m 0---S-C[0m
[36mREGS:  r3 00000073:ffffffff[0m

[33m 8600 1000f0e: fb46fe      mov.l	#-2, r4     [0m
1 cycles
put_reg (r4) = fffffffe
flags now [32m 0---S-C[0m
[36mREGS:  r4 ffffffff:fffffffe[0m

[33m 8601 1000f11: 7f80        suntil.b          [0m
get_reg (r2) = 00000000
MEM[01002d2b] => 31d
MEM[01002d2c] => 32d
MEM[01002d2d] => 00d
12 cycles
flags now [32m 0---SZC[0m
[36mREGS:  r1 01002d2b:01002d2e  r3 ffffffff:fffffffc  psw 0----S-C:0----SZC[0m

[33m 8613 1000f13: 4334        sub	r3, r4        [0m
get_reg (r3) = fffffffc
get_reg (r4) = fffffffe
0xfffffffe - 0xfffffffc - 0x0 = 0x2
-2 - -4 - 0 = 2
flags now [32m 0-----C[0m
put_reg (r4) = 00000002
1 cycles
[36mREGS:  r4 fffffffe:00000002  psw 0----SZC:0------C[0m

[33m 8614 1000f15: 2e17        bra.b	0x01000f2c  [0m
3 cycles

[33m 8617 1000f2c: a1dc        mov.l	r4, 28[r5]  [0m
get_reg (r4) = 00000002
1 cycles
get_reg (r5) = 07ffff70
MEM[07ffff8c] <= 02d 00d 00d 00d
flags now [32m 0-----C[0m

[33m 8618 1000f2e: 380bfc      bra.w	0x01000b39  [0m
3 cycles

[33m 8621 1000b39: 6601        mov.l	#0, r1      [0m
1 cycles
put_reg (r1) = 00000000
flags now [32m 0-----C[0m
[36mREGS:  r1 01002d2e:00000000[0m

[33m 8622 1000b3b: 2e0f        bra.b	0x01000b4a  [0m
near forward branch bonus
2 cycles

[33m 8624 1000b4a: 3f6905      rtsd	#20, r6-r9   [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] => 00d 00d 00d 00d
put_reg (r0) = 07ffff10
put_reg (r6) = 00000000
MEM[07ffff10] => acd ffd ffd 07d
put_reg (r0) = 07ffff14
put_reg (r7) = 07ffffac
MEM[07ffff14] => 5cd 2ed 00d 01d
put_reg (r0) = 07ffff18
put_reg (r8) = 01002e5c
MEM[07ffff18] => 0cd 28d 00d 01d
put_reg (r0) = 07ffff1c
put_reg (r9) = 0100280c
MEM[07ffff1c] => 7ep 08p 00p 01d
put_reg (r0) = 07ffff20
fast return bonus
5 cycles
[36mREGS:  r6 00000020:00000000  r7 0000002b:07ffffac  r8 ffffffff:01002e5c  r9 0000000e:0100280c  isp 07ffff08:07ffff20[0m

[43;30m__Printf+580:			[0m
[33m 8629 100087e: 6101        cmp	#0, r1        [0m
get_reg (r1) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 8630 1000880: 2112        bne.b	0x01000892  [0m
cond[1] !Z = false
1 cycles

[33m 8631 1000882: 710204      add	#4, r0, r2    [0m
0x4 + 0x7ffff20 + 0x0 = 0x7ffff24
4 + 134217504 + 0 = 134217508
flags now [32m 0------[0m
put_reg (r2) = 07ffff24
1 cycles
[36mREGS:  r2 00000000:07ffff24  psw 0-----ZC:0-------[0m

[33m 8632 1000885: 710150      add	#80, r0, r1   [0m
0x50 + 0x7ffff20 + 0x0 = 0x7ffff70
80 + 134217504 + 0 = 134217584
flags now [32m 0------[0m
put_reg (r1) = 07ffff70
1 cycles
[36mREGS:  r1 00000000:07ffff70[0m

[33m 8633 1000888: 05c40600    bsr.a	0x01000f4c  [0m
put_reg (r0) = 07ffff1c
MEM[07ffff1c] <= 8cu 08u 00u 01d
3 cycles
[36mREGS:  isp 07ffff20:07ffff1c[0m

[43;30m__Puttxt:			[0m
[33m 8636 1000f4c: 6e6c        pushm	r6-r12      [0m
get_reg (r12) = 00000000
put_reg (r0) = 07ffff18
MEM[07ffff18] <= 00d 00d 00d 00d
get_reg (r11) = 01002b1f
put_reg (r0) = 07ffff14
MEM[07ffff14] <= 1fd 2bd 00d 01d
get_reg (r10) = 00000000
put_reg (r0) = 07ffff10
MEM[07ffff10] <= 00d 00d 00d 00d
get_reg (r9) = 0100280c
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 0cd 28d 00d 01d
get_reg (r8) = 01002e5c
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 5cu 2eu 00u 01u
get_reg (r7) = 07ffffac
put_reg (r0) = 07ffff04
MEM[07ffff04] <= acu ffu ffu 07u
get_reg (r6) = 00000000
put_reg (r0) = 07ffff00
MEM[07ffff00] <= 00u 00u 00u 00u
7 cycles
[36mREGS:  isp 07ffff1c:07ffff00[0m

[33m 8643 1000f4e: ab96        mov.l	56[r1], r6  [0m
get_reg (r1) = 07ffff70
MEM[07ffffa8] => 00d 00d 00d 00d
1 cycles
put_reg (r6) = 00000000
Rt now 6
flags now [32m 0------[0m

[33m 8644 1000f50: ef27        mov.l	r2, r7      [0m
get_reg (r2) = 07ffff24
1 cycles
put_reg (r7) = 07ffff24
flags now [32m 0------[0m
[36mREGS:  r7 07ffffac:07ffff24[0m

[33m 8645 1000f52: bf93        movu.w	60[r1], r3  [0m
get_reg (r1) = 07ffff70
MEM[07ffffac] => 00d 00d
1 cycles
put_reg (r3) = 00000000
Rt now 3
flags now [32m 0------[0m
[36mREGS:  r3 fffffffc:00000000[0m

[33m 8646 1000f54: ef18        mov.l	r1, r8      [0m
get_reg (r1) = 07ffff70
1 cycles
put_reg (r8) = 07ffff70
flags now [32m 0------[0m
[36mREGS:  r8 01002e5c:07ffff70[0m

[33m 8647 1000f56: ef69        mov.l	r6, r9      [0m
get_reg (r6) = 00000000
1 cycles
put_reg (r9) = 00000000
flags now [32m 0------[0m
[36mREGS:  r9 0100280c:00000000[0m

[33m 8648 1000f58: 754a20      mov.l	#32, r10    [0m
1 cycles
put_reg (r10) = 00000020
flags now [32m 0------[0m
[36mREGS:  r10 00000000:00000020[0m

[33m 8649 1000f5b: 06811905    sub	20[r1].l, r9  [0m
get_reg (r1) = 07ffff70
MEM[07ffff84] => 00d 00d 00d 00d
get_reg (r9) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
put_reg (r9) = 00000000
Rt now 9
3 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 8652 1000f5f: 06811906    sub	24[r1].l, r9  [0m
get_reg (r1) = 07ffff70
MEM[07ffff88] => 00d 00d 00d 00d
get_reg (r9) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
put_reg (r9) = 00000000
Rt now 9
3 cycles

[33m 8655 1000f63: 06811907    sub	28[r1].l, r9  [0m
get_reg (r1) = 07ffff70
MEM[07ffff8c] => 02d 00d 00d 00d
get_reg (r9) = 00000000
0x0 - 0x2 - 0x0 = 0xfffffffffffffffe
0 - 2 - 0 = -2
flags now [32m 0---S--[0m
put_reg (r9) = fffffffe
Rt now 9
3 cycles
[36mREGS:  r9 00000000:fffffffe  psw 0-----ZC:0----S--[0m

[33m 8658 1000f67: 06811908    sub	32[r1].l, r9  [0m
get_reg (r1) = 07ffff70
MEM[07ffff90] => 00d 00d 00d 00d
get_reg (r9) = fffffffe
0xfffffffe - 0x0 - 0x0 = 0xfffffffe
-2 - 0 - 0 = -2
flags now [32m 0---S-C[0m
put_reg (r9) = fffffffe
Rt now 9
3 cycles
[36mREGS:  psw 0----S--:0----S-C[0m

[33m 8661 1000f6b: 06811909    sub	36[r1].l, r9  [0m
get_reg (r1) = 07ffff70
MEM[07ffff94] => 00d 00d 00d 00d
get_reg (r9) = fffffffe
0xfffffffe - 0x0 - 0x0 = 0xfffffffe
-2 - 0 - 0 = -2
flags now [32m 0---S-C[0m
put_reg (r9) = fffffffe
Rt now 9
3 cycles

[33m 8664 1000f6f: 0681190a    sub	40[r1].l, r9  [0m
get_reg (r1) = 07ffff70
MEM[07ffff98] => 00d 00d 00d 00d
get_reg (r9) = fffffffe
0xfffffffe - 0x0 - 0x0 = 0xfffffffe
-2 - 0 - 0 = -2
flags now [32m 0---S-C[0m
put_reg (r9) = fffffffe
Rt now 9
3 cycles

[33m 8667 1000f73: 7c83        btst	#8, r3       [0m
get_reg (r3) = 00000000
flags now [32m 0---SZ-[0m
1 cycles
[36mREGS:  psw 0----S-C:0----SZ-[0m

[33m 8668 1000f75: 3b6c02      bne.w	0x010011e1  [0m
cond[1] !Z = false
1 cycles

[33m 8669 1000f78: 7c93        btst	#9, r3       [0m
get_reg (r3) = 00000000
flags now [32m 0---SZ-[0m
1 cycles

[33m 8670 1000f7a: 3b1d02      bne.w	0x01001197  [0m
cond[1] !Z = false
1 cycles

[33m 8671 1000f7d: 7ca3        btst	#10, r3      [0m
get_reg (r3) = 00000000
flags now [32m 0---SZ-[0m
1 cycles

[33m 8672 1000f7f: 3bd301      bne.w	0x01001152  [0m
cond[1] !Z = false
1 cycles

[33m 8673 1000f82: 7c23        btst	#2, r3       [0m
get_reg (r3) = 00000000
flags now [32m 0---SZ-[0m
1 cycles

[33m 8674 1000f84: fb6216280001  mov.l	#0x1002816, r6  [0m
1 cycles
put_reg (r6) = 01002816
flags now [32m 0---SZ-[0m
[36mREGS:  r6 00000000:01002816[0m

[33m 8675 1000f8a: 2143        bne.b	0x01000fcd  [0m
cond[1] !Z = false
1 cycles

[33m 8676 1000f8c: 6109        cmp	#0, r9        [0m
get_reg (r9) = fffffffe
0xfffffffe - 0x0 - 0x0 = 0xfffffffe
-2 - 0 - 0 = -2
flags now [32m 0---S-C[0m
1 cycles
[36mREGS:  psw 0----SZ-:0----S-C[0m

[33m 8677 1000f8e: 2b3f        ble.b	0x01000fcd  [0m
cond[11] (S^O)|Z = true
3 cycles

[33m 8680 1000fcd: ed8305      mov.l	20[r8], r3  [0m
get_reg (r8) = 07ffff70
MEM[07ffff84] => 00d 00d 00d 00d
1 cycles
put_reg (r3) = 00000000
Rt now 3
flags now [32m 0---S-C[0m

[33m 8681 1000fd0: 6103        cmp	#0, r3        [0m
register 3 load stall
get_reg (r3) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0----S-C:0-----ZC[0m

[33m 8683 1000fd2: 2b1e        ble.b	0x01000ff0  [0m
cond[11] (S^O)|Z = true
3 cycles

[33m 8686 1000ff0: ed8706      mov.l	24[r8], r7  [0m
get_reg (r8) = 07ffff70
MEM[07ffff88] => 00d 00d 00d 00d
1 cycles
put_reg (r7) = 00000000
Rt now 7
flags now [32m 0----ZC[0m
[36mREGS:  r7 07ffff24:00000000[0m

[33m 8687 1000ff3: fbc237280001  mov.l	#0x1002837, r12  [0m
1 cycles
put_reg (r12) = 01002837
flags now [32m 0----ZC[0m
[36mREGS:  r12 00000000:01002837[0m

[33m 8688 1000ff9: 6107        cmp	#0, r7        [0m
get_reg (r7) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 8689 1000ffb: 2b3d        ble.b	0x01001038  [0m
cond[11] (S^O)|Z = true
3 cycles

[33m 8692 1001038: ed8307      mov.l	28[r8], r3  [0m
get_reg (r8) = 07ffff70
MEM[07ffff8c] => 02d 00d 00d 00d
1 cycles
put_reg (r3) = 00000002
Rt now 3
flags now [32m 0----ZC[0m
[36mREGS:  r3 00000000:00000002[0m

[33m 8693 100103b: 6103        cmp	#0, r3        [0m
register 3 load stall
get_reg (r3) = 00000002
0x2 - 0x0 - 0x0 = 0x2
2 - 0 - 0 = 2
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 8695 100103d: 2b1f        ble.b	0x0100105c  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 8696 100103f: ed8204      mov.l	16[r8], r2  [0m
get_reg (r8) = 07ffff70
MEM[07ffff80] => 2bd 2dd 00d 01d
1 cycles
put_reg (r2) = 01002d2b
Rt now 2
flags now [32m 0-----C[0m
[36mREGS:  r2 07ffff24:01002d2b[0m

[33m 8697 1001042: ed8103      mov.l	12[r8], r1  [0m
get_reg (r8) = 07ffff70
MEM[07ffff7c] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m
[36mREGS:  r1 07ffff70:01002dc0[0m

[33m 8698 1001045: ed8402      mov.l	8[r8], r4   [0m
get_reg (r8) = 07ffff70
MEM[07ffff78] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 00000002:01000520[0m

[33m 8699 1001048: 7f14        jsr	r4            [0m
register 4 load stall
get_reg (r4) = 01000520
put_reg (r0) = 07fffefc
MEM[07fffefc] <= 4au 10u 00u 01u
3 cycles
[36mREGS:  isp 07ffff00:07fffefc[0m

[43;30m__$prout:			[0m
[33m 8703 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 00000000
put_reg (r0) = 07fffef8
MEM[07fffef8] <= 00u 00u 00u 00u
get_reg (r6) = 01002816
put_reg (r0) = 07fffef4
MEM[07fffef4] <= 16u 28u 00u 01u
2 cycles
[36mREGS:  isp 07fffefc:07fffef4[0m

[33m 8705 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002816:01002dc0[0m

[33m 8706 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000002
1 cycles
put_reg (r7) = 00000002
flags now [32m 0-----C[0m
[36mREGS:  r7 00000000:00000002[0m

[33m 8707 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 07ffffe8:00000001[0m

[33m 8708 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002d2b
1 cycles
put_reg (r1) = 01002d2b
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002d2b[0m

[33m 8709 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002d2b:00000001[0m

[33m 8710 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 8711 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07fffef0
MEM[07fffef0] <= 32u 05u 00u 01u
3 cycles
[36mREGS:  isp 07fffef4:07fffef0[0m

[43;30m_fwrite:			[0m
[33m 8714 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 8715 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 8716 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002d2b
1 cycles
put_reg (r14) = 01002d2b
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002d2b[0m

[33m 8717 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002d2b:00000001[0m

[33m 8718 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 8720 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 8721 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 8724 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000002
put_reg (r3) = 00000002
1 cycles

[33m 8725 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002d2b
1 cycles
put_reg (r2) = 01002d2b
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002d2b[0m

[33m 8726 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m
[36mREGS:  r5 07ffff70:00000005[0m

[33m 8727 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002d2b
get_reg (r3) = 00000002
write(1,0x1002d2b,2)
MEM[01002d2b] => 31d
MEM[01002d2c] => 32d
12write(1,2) = 2
put_reg (r1) = 00000002
6 cycles
[36mREGS:  r1 00000001:00000002[0m

[33m 8733 10027a9: 02          rts               [0m
MEM[07fffef0] => 32p 05p 00p 01d
put_reg (r0) = 07fffef4
fast return bonus
3 cycles
[36mREGS:  isp 07fffef0:07fffef4[0m

[43;30m__$prout+18:			[0m
[33m 8736 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000002
get_reg (r1) = 00000002
0x2 - 0x2 - 0x0 = 0x0
2 - 2 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 8737 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000002:01002dc0[0m

[33m 8738 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 8739 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07fffef4
MEM[07fffef4] => 16d 28d 00d 01d
put_reg (r0) = 07fffef8
put_reg (r6) = 01002816
MEM[07fffef8] => 00d 00d 00d 00d
put_reg (r0) = 07fffefc
put_reg (r7) = 00000000
MEM[07fffefc] => 4ap 10p 00p 01d
put_reg (r0) = 07ffff00
5 cycles
[36mREGS:  r6 01002dc0:01002816  r7 00000002:00000000  isp 07fffef4:07ffff00[0m

[43;30m__Puttxt+254:			[0m
[33m 8744 100104a: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 8745 100104c: e78103      mov.l	r1, 12[r8]  [0m
get_reg (r1) = 01002dc0
1 cycles
get_reg (r8) = 07ffff70
MEM[07ffff7c] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 8746 100104f: 3adc01      beq.w	0x0100122b  [0m
cond[0] Z = false
1 cycles

[33m 8747 1001052: ed810d      mov.l	52[r8], r1  [0m
get_reg (r8) = 07ffff70
MEM[07ffffa4] => 0ad 00d 00d 00d
1 cycles
put_reg (r1) = 0000000a
Rt now 1
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:0000000a[0m

[33m 8748 1001055: 06898107    add	28[r8].l, r1  [0m
get_reg (r8) = 07ffff70
MEM[07ffff8c] => 02d 00d 00d 00d
get_reg (r1) = 0000000a
0xa + 0x2 + 0x0 = 0xc
10 + 2 + 0 = 12
flags now [32m 0------[0m
put_reg (r1) = 0000000c
Rt now 1
3 cycles
[36mREGS:  r1 0000000a:0000000c  psw 0------C:0-------[0m

[33m 8751 1001059: e7810d      mov.l	r1, 52[r8]  [0m
register 1 load stall
get_reg (r1) = 0000000c
1 cycles
get_reg (r8) = 07ffff70
MEM[07ffffa4] <= 0cd 00d 00d 00d
flags now [32m 0------[0m

[33m 8753 100105c: ed8708      mov.l	32[r8], r7  [0m
get_reg (r8) = 07ffff70
MEM[07ffff90] => 00d 00d 00d 00d
1 cycles
put_reg (r7) = 00000000
Rt now 7
flags now [32m 0------[0m

[33m 8754 100105f: 6107        cmp	#0, r7        [0m
register 7 load stall
get_reg (r7) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 8756 1001061: 2b3d        ble.b	0x0100109e  [0m
cond[11] (S^O)|Z = true
3 cycles

[33m 8759 100109e: ed8309      mov.l	36[r8], r3  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r8) = 07ffff70
MEM[07ffff94] => 00d 00d 00d 00d
1 cycles
put_reg (r3) = 00000000
Rt now 3
flags now [32m 0----ZC[0m
[36mREGS:  r3 00000002:00000000[0m

[33m 8761 10010a1: 6103        cmp	#0, r3        [0m
register 3 load stall
get_reg (r3) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 8763 10010a3: 2b23        ble.b	0x010010c6  [0m
cond[11] (S^O)|Z = true
3 cycles

[33m 8766 10010c6: ed870a      mov.l	40[r8], r7  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r8) = 07ffff70
MEM[07ffff98] => 00d 00d 00d 00d
1 cycles
put_reg (r7) = 00000000
Rt now 7
flags now [32m 0----ZC[0m

[33m 8768 10010c9: 6107        cmp	#0, r7        [0m
register 7 load stall
get_reg (r7) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 8770 10010cb: 2b3d        ble.b	0x01001108  [0m
cond[11] (S^O)|Z = true
3 cycles

[33m 8773 1001108: 5d811e      movu.w	60[r8], r1  [0m
get_reg (r8) = 07ffff70
MEM[07ffffac] => 00d 00d
1 cycles
put_reg (r1) = 00000000
Rt now 1
flags now [32m 0----ZC[0m
[36mREGS:  r1 0000000c:00000000[0m

[33m 8774 100110b: 7c21        btst	#2, r1       [0m
register 1 load stall
get_reg (r1) = 00000000
flags now [32m 0----Z-[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-----Z-[0m

[33m 8776 100110d: 15          beq.s	0x01001112  [0m
cond[0] Z = true
3 cycles

[33m 8779 1001112: 6601        mov.l	#0, r1      [0m
1 cycles
put_reg (r1) = 00000000
flags now [32m 0----Z-[0m

[33m 8780 1001114: 381a01      bra.w	0x0100122e  [0m
3 cycles

[33m 8783 100122e: 3f6c07      rtsd	#28, r6-r12  [0m
1 cycle branch alignment penalty
1 cycles
put_reg (r0) = 07ffff00
MEM[07ffff00] => 00d 00d 00d 00d
put_reg (r0) = 07ffff04
put_reg (r6) = 00000000
MEM[07ffff04] => acd ffd ffd 07d
put_reg (r0) = 07ffff08
put_reg (r7) = 07ffffac
MEM[07ffff08] => 5cd 2ed 00d 01d
put_reg (r0) = 07ffff0c
put_reg (r8) = 01002e5c
MEM[07ffff0c] => 0cd 28d 00d 01d
put_reg (r0) = 07ffff10
put_reg (r9) = 0100280c
MEM[07ffff10] => 00d 00d 00d 00d
put_reg (r0) = 07ffff14
put_reg (r10) = 00000000
MEM[07ffff14] => 1fd 2bd 00d 01d
put_reg (r0) = 07ffff18
put_reg (r11) = 01002b1f
MEM[07ffff18] => 00d 00d 00d 00d
put_reg (r0) = 07ffff1c
put_reg (r12) = 00000000
MEM[07ffff1c] => 8cp 08p 00p 01d
put_reg (r0) = 07ffff20
8 cycles
[36mREGS:  r6 01002816:00000000  r7 00000000:07ffffac  r8 07ffff70:01002e5c  r9 fffffffe:0100280c  r10 00000020:00000000  r12 01002837:00000000  isp 07ffff00:07ffff20[0m

[43;30m__Printf+594:			[0m
[33m 8792 100088c: 621b        add	#1, r11       [0m
get_reg (r11) = 01002b1f
0x1002b1f + 0x1 + 0x0 = 0x1002b20
16788255 + 1 + 0 = 16788256
flags now [32m 0------[0m
put_reg (r11) = 01002b20
1 cycles
[36mREGS:  r11 01002b1f:01002b20  psw 0-----Z-:0-------[0m

[33m 8793 100088e: 6101        cmp	#0, r1        [0m
get_reg (r1) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 8794 1000890: 260a        bpz.b	0x0100089a  [0m
cond[6] !S = true
near forward branch bonus
2 cycles

[33m 8796 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002b20
1 cycles
put_reg (r6) = 01002b20
flags now [32m 0----ZC[0m
[36mREGS:  r6 00000000:01002b20[0m

[33m 8797 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 8800 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002b20
MEM[01002b20] => 3ad
1 cycles
put_reg (r12) = 0000003a
Rt now 12
flags now [32m 0----ZC[0m
[36mREGS:  r12 00000000:0000003a[0m

[33m 8802 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 0000003a
0x3a - 0x0 - 0x0 = 0x3a
58 - 0 - 0 = 58
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 8804 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002b20:00000001[0m

[33m 8805 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000003a
0x3a - 0x25 - 0x0 = 0x15
58 - 37 - 0 = 21
flags now [32m 0-----C[0m
1 cycles

[33m 8806 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000000:00000001[0m

[33m 8807 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 8810 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 8812 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 8813 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff7c] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m
[36mREGS:  r1 00000000:01002dc0[0m

[33m 8814 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002b20
1 cycles
put_reg (r2) = 01002b20
flags now [32m 0-----C[0m
[36mREGS:  r2 01002d2b:01002b20[0m

[33m 8815 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff78] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 8816 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r3 00000000:00000001[0m

[33m 8817 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff1c
MEM[07ffff1c] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff20:07ffff1c[0m

[43;30m__$prout:			[0m
[33m 8820 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffac
put_reg (r0) = 07ffff18
MEM[07ffff18] <= acd ffd ffd 07d
get_reg (r6) = 01002b20
put_reg (r0) = 07ffff14
MEM[07ffff14] <= 20d 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff1c:07ffff14[0m

[33m 8822 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b20:01002dc0[0m

[33m 8823 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffac:00000001[0m

[33m 8824 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002d2b:00000001[0m

[33m 8825 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002b20
1 cycles
put_reg (r1) = 01002b20
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002b20[0m

[33m 8826 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002b20:00000001[0m

[33m 8827 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 8828 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff10
MEM[07ffff10] <= 32d 05d 00d 01d
3 cycles
[36mREGS:  isp 07ffff14:07ffff10[0m

[43;30m_fwrite:			[0m
[33m 8831 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 8832 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 8833 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002b20
1 cycles
put_reg (r14) = 01002b20
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002b20[0m

[33m 8834 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002b20:00000001[0m

[33m 8835 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 8837 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 8838 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 8841 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 8842 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002b20
1 cycles
put_reg (r2) = 01002b20
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002b20[0m

[33m 8843 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 8844 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002b20
get_reg (r3) = 00000001
write(1,0x1002b20,1)
MEM[01002b20] => 3ad
:write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 8850 10027a9: 02          rts               [0m
MEM[07ffff10] => 32p 05p 00p 01d
put_reg (r0) = 07ffff14
fast return bonus
3 cycles
[36mREGS:  isp 07ffff10:07ffff14[0m

[43;30m__$prout+18:			[0m
[33m 8853 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 8854 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 8855 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 8856 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff14
MEM[07ffff14] => 20d 2bd 00d 01d
put_reg (r0) = 07ffff18
put_reg (r6) = 01002b20
MEM[07ffff18] => acd ffd ffd 07d
put_reg (r0) = 07ffff1c
put_reg (r7) = 07ffffac
MEM[07ffff1c] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff20
5 cycles
[36mREGS:  r6 01002dc0:01002b20  r7 00000001:07ffffac  isp 07ffff14:07ffff20[0m

[43;30m__Printf+83:			[0m
[33m 8861 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 8862 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff7c] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 8863 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 8864 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffffa4] => 0cd 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0xc + 0x0 = 0xd
1 + 12 + 0 = 13
flags now [32m 0------[0m
put_reg (r10) = 0000000d
Rt now 10
3 cycles
[36mREGS:  r10 00000001:0000000d  psw 0------C:0-------[0m

[33m 8867 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 0000000d
1 cycles
MEM[07ffffa4] <= 0dd 00d 00d 00d
flags now [32m 0------[0m

[33m 8869 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002b20
get_reg (r11) = 00000001
0x1 + 0x1002b20 + 0x0 = 0x1002b21
1 + 16788256 + 0 = 16788257
flags now [32m 0------[0m
put_reg (r11) = 01002b21
1 cycles
[36mREGS:  r11 00000001:01002b21[0m

[33m 8870 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000003a
0x3a - 0x25 - 0x0 = 0x15
58 - 37 - 0 = 21
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 8871 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 8874 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 0000003a
0x3a - 0x0 - 0x0 = 0x3a
58 - 0 - 0 = 58
flags now [32m 0-----C[0m
1 cycles

[33m 8876 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 8877 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002b21
1 cycles
put_reg (r6) = 01002b21
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b20:01002b21[0m

[33m 8878 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 8881 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002b21
MEM[01002b21] => 0ad
1 cycles
put_reg (r12) = 0000000a
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 0000003a:0000000a[0m

[33m 8883 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 0000000a
0xa - 0x0 - 0x0 = 0xa
10 - 0 - 0 = 10
flags now [32m 0-----C[0m
1 cycles

[33m 8885 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002b21:00000001[0m

[33m 8886 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000000a
0xa - 0x25 - 0x0 = 0xffffffffffffffe5
10 - 37 - 0 = -27
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0------C:0----S--[0m

[33m 8887 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0---S--[0m
[36mREGS:  r10 0000000d:00000001[0m

[33m 8888 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 8891 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 8893 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 8894 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff7c] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 8895 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002b21
1 cycles
put_reg (r2) = 01002b21
flags now [32m 0-----C[0m
[36mREGS:  r2 01002b20:01002b21[0m

[33m 8896 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff78] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 8897 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 8898 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff1c
MEM[07ffff1c] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff20:07ffff1c[0m

[43;30m__$prout:			[0m
[33m 8901 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffac
put_reg (r0) = 07ffff18
MEM[07ffff18] <= acd ffd ffd 07d
get_reg (r6) = 01002b21
put_reg (r0) = 07ffff14
MEM[07ffff14] <= 21d 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff1c:07ffff14[0m

[33m 8903 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b21:01002dc0[0m

[33m 8904 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffac:00000001[0m

[33m 8905 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002b20:00000001[0m

[33m 8906 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002b21
1 cycles
put_reg (r1) = 01002b21
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002b21[0m

[33m 8907 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002b21:00000001[0m

[33m 8908 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 8909 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff10
MEM[07ffff10] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff14:07ffff10[0m

[43;30m_fwrite:			[0m
[33m 8912 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 8913 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 8914 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002b21
1 cycles
put_reg (r14) = 01002b21
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002b21[0m

[33m 8915 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002b21:00000001[0m

[33m 8916 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 8918 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 8919 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 8922 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 8923 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002b21
1 cycles
put_reg (r2) = 01002b21
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002b21[0m

[33m 8924 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 8925 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002b21
get_reg (r3) = 00000001
write(1,0x1002b21,1)
MEM[01002b21] => 0ad

write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 8931 10027a9: 02          rts               [0m
MEM[07ffff10] => 32p 05p 00p 01d
put_reg (r0) = 07ffff14
fast return bonus
3 cycles
[36mREGS:  isp 07ffff10:07ffff14[0m

[43;30m__$prout+18:			[0m
[33m 8934 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 8935 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 8936 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 8937 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff14
MEM[07ffff14] => 21d 2bd 00d 01d
put_reg (r0) = 07ffff18
put_reg (r6) = 01002b21
MEM[07ffff18] => acd ffd ffd 07d
put_reg (r0) = 07ffff1c
put_reg (r7) = 07ffffac
MEM[07ffff1c] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff20
5 cycles
[36mREGS:  r6 01002dc0:01002b21  r7 00000001:07ffffac  isp 07ffff14:07ffff20[0m

[43;30m__Printf+83:			[0m
[33m 8942 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 8943 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff7c] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 8944 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 8945 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffffa4] => 0dd 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0xd + 0x0 = 0xe
1 + 13 + 0 = 14
flags now [32m 0------[0m
put_reg (r10) = 0000000e
Rt now 10
3 cycles
[36mREGS:  r10 00000001:0000000e  psw 0------C:0-------[0m

[33m 8948 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 0000000e
1 cycles
MEM[07ffffa4] <= 0ed 00d 00d 00d
flags now [32m 0------[0m

[33m 8950 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002b21
get_reg (r11) = 00000001
0x1 + 0x1002b21 + 0x0 = 0x1002b22
1 + 16788257 + 0 = 16788258
flags now [32m 0------[0m
put_reg (r11) = 01002b22
1 cycles
[36mREGS:  r11 00000001:01002b22[0m

[33m 8951 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000000a
0xa - 0x25 - 0x0 = 0xffffffffffffffe5
10 - 37 - 0 = -27
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 8952 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 8955 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 0000000a
0xa - 0x0 - 0x0 = 0xa
10 - 0 - 0 = 10
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 8957 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 8958 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002b22
1 cycles
put_reg (r6) = 01002b22
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b21:01002b22[0m

[33m 8959 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 8962 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002b22
MEM[01002b22] => 00d
1 cycles
put_reg (r12) = 00000000
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 0000000a:00000000[0m

[33m 8964 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 8966 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = false
put_reg (r11) = 00000000
1 cycles
[36mREGS:  r11 01002b22:00000000[0m

[33m 8967 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000000
0x0 - 0x25 - 0x0 = 0xffffffffffffffdb
0 - 37 - 0 = -37
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-----ZC:0----S--[0m

[33m 8968 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000000
1 cycles
put_reg (r10) = 00000000
flags now [32m 0---S--[0m
[36mREGS:  r10 0000000e:00000000[0m

[33m 8969 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 8972 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0----S--:0-----ZC[0m

[33m 8974 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = true
3 cycles

[33m 8977 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002b22
get_reg (r11) = 00000000
0x0 + 0x1002b22 + 0x0 = 0x1002b22
0 + 16788258 + 0 = 16788258
flags now [32m 0------[0m
put_reg (r11) = 01002b22
1 cycles
[36mREGS:  r11 00000000:01002b22  psw 0-----ZC:0-------[0m

[33m 8978 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000000
0x0 - 0x25 - 0x0 = 0xffffffffffffffdb
0 - 37 - 0 = -37
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 8979 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 8982 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0----S--:0-----ZC[0m

[33m 8984 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = true
3 cycles

[33m 8987 100089f: ed0121      mov.l	132[r0], r1  [0m
1 cycle branch alignment penalty
1 cycles
MEM[07ffffa4] => 0ed 00d 00d 00d
1 cycles
put_reg (r1) = 0000000e
Rt now 1
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002dc0:0000000e[0m

[33m 8989 10008a2: 3f6d2d      rtsd	#180, r6-r13  [0m
put_reg (r0) = 07ffffb4
MEM[07ffffb4] => 00d 00d 00d 00d
put_reg (r0) = 07ffffb8
put_reg (r6) = 00000000
MEM[07ffffb8] => 00d 00d 00d 00d
put_reg (r0) = 07ffffbc
put_reg (r7) = 00000000
MEM[07ffffbc] => 00d 00d 00d 00d
put_reg (r0) = 07ffffc0
put_reg (r8) = 00000000
MEM[07ffffc0] => 00d 00d 00d 00d
put_reg (r0) = 07ffffc4
put_reg (r9) = 00000000
MEM[07ffffc4] => 00d 00d 00d 00d
put_reg (r0) = 07ffffc8
put_reg (r10) = 00000000
MEM[07ffffc8] => 00d 00d 00d 00d
put_reg (r0) = 07ffffcc
put_reg (r11) = 00000000
MEM[07ffffcc] => 00d 00d 00d 00d
put_reg (r0) = 07ffffd0
put_reg (r12) = 00000000
MEM[07ffffd0] => 00d 00d 00d 00d
put_reg (r0) = 07ffffd4
put_reg (r13) = 00000000
MEM[07ffffd4] => 5bp 05p 00p 01d
put_reg (r0) = 07ffffd8
9 cycles
[36mREGS:  r6 01002b22:00000000  r7 07ffffac:00000000  r8 01002e5c:00000000  r9 0100280c:00000000  r11 01002b22:00000000  r13 010027d0:00000000  isp 07ffff20:07ffffd8[0m

[43;30m_printf+30:			[0m
[33m 8998 100055b: 6240        add	#4, r0        [0m
0x7ffffd8 + 0x4 + 0x0 = 0x7ffffdc
134217688 + 4 + 0 = 134217692
flags now [32m 0------[0m
put_reg (r0) = 07ffffdc
1 cycles
[36mREGS:  isp 07ffffd8:07ffffdc  psw 0-----ZC:0-------[0m

[33m 8999 100055d: 6701        rtsd	#4           [0m
put_reg (r0) = 07ffffe0
MEM[07ffffe0] => a3p 00p 00p 01d
put_reg (r0) = 07ffffe4
5 cycles
[36mREGS:  isp 07ffffdc:07ffffe4[0m

[43;30m_testcaseID+16:			[0m
[33m 9004 10000a3: 6280        add	#8, r0        [0m
0x7ffffe4 + 0x8 + 0x0 = 0x7ffffec
134217700 + 8 + 0 = 134217708
flags now [32m 0------[0m
put_reg (r0) = 07ffffec
1 cycles
[36mREGS:  isp 07ffffe4:07ffffec[0m

[33m 9005 10000a5: 02          rts               [0m
MEM[07ffffec] => a0p 04p 00p 01d
put_reg (r0) = 07fffff0
5 cycles
[36mREGS:  isp 07ffffec:07fffff0[0m

[43;30m_main+18:			[0m
[33m 9010 10004a0: 2e02        bra.b	0x010004a2  [0m
near forward branch bonus
2 cycles

[43;30m_TC_lrint_12:			[0m
[33m 9012 10004a2: fb1200006040  mov.l	#0x40600000, r1  [0m
1 cycles
put_reg (r1) = 40600000
flags now [32m 0------[0m
[36mREGS:  r1 0000000e:40600000[0m

[33m 9013 10004a8: 05190000    bsr.a	0x010004c1  [0m
put_reg (r0) = 07ffffec
MEM[07ffffec] <= acu 04u 00u 01d
3 cycles
[36mREGS:  isp 07fffff0:07ffffec[0m

[43;30m_lrintf:			[0m
[33m 9016 10004c1: 7ea6        push.l	r6         [0m
get_reg (r6) = 00000000
1 cycles
put_reg (r0) = 07ffffe8
MEM[07ffffe8] <= 00d 00d 00d 00d
push special case
flags now [32m 0------[0m
[36mREGS:  isp 07ffffec:07ffffe8[0m

[33m 9017 10004c3: 6040        sub	#4, r0        [0m
0x7ffffe8 - 0x4 - 0x0 = 0x7ffffe4
134217704 - 4 - 0 = 134217700
flags now [32m 0-----C[0m
put_reg (r0) = 07ffffe4
1 cycles
[36mREGS:  isp 07ffffe8:07ffffe4  psw 0-------:0------C[0m

[33m 9018 10004c5: e301        mov.l	r1, [r0]    [0m
get_reg (r1) = 40600000
1 cycles
MEM[07ffffe4] <= 00d 00d 60d 40d
flags now [32m 0-----C[0m

[33m 9019 10004c7: ef01        mov.l	r0, r1      [0m
1 cycles
put_reg (r1) = 07ffffe4
flags now [32m 0-----C[0m
[36mREGS:  r1 40600000:07ffffe4[0m

[33m 9020 10004c9: 050a0100    bsr.a	0x010005d3  [0m
put_reg (r0) = 07ffffe0
MEM[07ffffe0] <= cdu 04u 00u 01d
3 cycles
[36mREGS:  isp 07ffffe4:07ffffe0[0m

[43;30m__FDtest:			[0m
[33m 9023 10005d3: b81a        movu.w	2[r1], r2  [0m
get_reg (r1) = 07ffffe4
MEM[07ffffe6] => 60d 40d
1 cycles
put_reg (r2) = 00004060
Rt now 2
flags now [32m 0-----C[0m
[36mREGS:  r2 01002b21:00004060[0m

[33m 9024 10005d5: ef2e        mov.l	r2, r14     [0m
register 2 load stall
get_reg (r2) = 00004060
1 cycles
put_reg (r14) = 00004060
flags now [32m 0-----C[0m
[36mREGS:  r14 01002b21:00004060[0m

[33m 9026 10005d7: 762e807f    and	#0x7f80, r14  [0m
get_reg (r14) = 00004060
0x4060 & 0x7f80 = 0x4000
flags now [32m 0-----C[0m
put_reg (r14) = 00004000
1 cycles
[36mREGS:  r14 00004060:00004000[0m

[33m 9027 10005db: 760e807f    cmp	#0x7f80, r14  [0m
get_reg (r14) = 00004000
0x4000 - 0x7f80 - 0x0 = 0xffffffffffffc080
16384 - 32640 - 0 = -16256
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0------C:0----S--[0m

[33m 9028 10005df: 2113        bne.b	0x010005f2  [0m
cond[1] !Z = true
3 cycles

[33m 9031 10005f2: fd78c2ff7f  tst	#0x7fff, r2   [0m
get_reg (r2) = 00004060
0x7fff & 0x4060 = 0x4060
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0----S--:0-------[0m

[33m 9032 10005f7: 19          bne.s	0x01000600  [0m
cond[1] !Z = true
3 cycles

[33m 9035 1000600: 610e        cmp	#0, r14       [0m
get_reg (r14) = 00004000
0x4000 - 0x0 - 0x0 = 0x4000
16384 - 0 - 0 = 16384
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 9036 1000602: fbeefeff00  mov.l	#0xfffe, r14  [0m
1 cycles
put_reg (r14) = 0000fffe
flags now [32m 0-----C[0m
[36mREGS:  r14 00004000:0000fffe[0m

[33m 9037 1000607: fd7cfeffff00  stnz	#0xffff, r14  [0m
cond[1] !Z = true
put_reg (r14) = 0000ffff
1 cycles
[36mREGS:  r14 0000fffe:0000ffff[0m

[33m 9038 100060d: dfe1        mov.w	r14, r1     [0m
get_reg (r14) = 0000ffff
1 cycles
put_reg (r1) = ffffffff
flags now [32m 0-----C[0m
[36mREGS:  r1 07ffffe4:ffffffff[0m

[33m 9039 100060f: 02          rts               [0m
MEM[07ffffe0] => cdp 04p 00p 01d
put_reg (r0) = 07ffffe4
fast return bonus
3 cycles
[36mREGS:  isp 07ffffe0:07ffffe4[0m

[43;30m_lrintf+12:			[0m
[33m 9042 10004cd: 6101        cmp	#0, r1        [0m
get_reg (r1) = ffffffff
0xffffffff - 0x0 - 0x0 = 0xffffffff
-1 - 0 - 0 = -1
flags now [32m 0---S-C[0m
1 cycles
[36mREGS:  psw 0------C:0----S-C[0m

[33m 9043 10004cf: 204c        beq.b	0x0100051b  [0m
cond[0] Z = false
1 cycles

[33m 9044 10004d1: 6011        sub	#1, r1        [0m
get_reg (r1) = ffffffff
0xffffffff - 0x1 - 0x0 = 0xfffffffe
-1 - 1 - 0 = -2
flags now [32m 0---S-C[0m
put_reg (r1) = fffffffe
1 cycles
[36mREGS:  r1 ffffffff:fffffffe[0m

[33m 9045 10004d3: 6121        cmp	#2, r1        [0m
get_reg (r1) = fffffffe
0xfffffffe - 0x2 - 0x0 = 0xfffffffc
-2 - 2 - 0 = -4
flags now [32m 0---S-C[0m
1 cycles

[33m 9046 10004d5: 2340        bnc.b	0x01000515  [0m
cond[3] !C = false
1 cycles

[33m 9047 10004d7: ec01        mov.l	[r0], r1    [0m
MEM[07ffffe4] => 00d 00d 60d 40d
1 cycles
put_reg (r1) = 40600000
Rt now 1
flags now [32m 0---S-C[0m
[36mREGS:  r1 fffffffe:40600000[0m

[33m 9048 10004d9: 05e10000    bsr.a	0x010005ba  [0m
put_reg (r0) = 07ffffe0
MEM[07ffffe0] <= ddu 04u 00u 01d
3 cycles
[36mREGS:  isp 07ffffe4:07ffffe0[0m

[43;30m_nearbyintf:			[0m
[33m 9051 10005ba: 6040        sub	#4, r0        [0m
0x7ffffe0 - 0x4 - 0x0 = 0x7ffffdc
134217696 - 4 - 0 = 134217692
flags now [32m 0-----C[0m
put_reg (r0) = 07ffffdc
1 cycles
[36mREGS:  isp 07ffffe0:07ffffdc  psw 0----S-C:0------C[0m

[33m 9052 10005bc: e301        mov.l	r1, [r0]    [0m
get_reg (r1) = 40600000
1 cycles
MEM[07ffffdc] <= 00d 00d 60d 40d
flags now [32m 0-----C[0m

[33m 9053 10005be: ef01        mov.l	r0, r1      [0m
1 cycles
put_reg (r1) = 07ffffdc
flags now [32m 0-----C[0m
[36mREGS:  r1 40600000:07ffffdc[0m

[33m 9054 10005c0: 05130000    bsr.a	0x010005d3  [0m
put_reg (r0) = 07ffffd8
MEM[07ffffd8] <= c4d 05d 00d 01d
near forward jsr bonus
2 cycles
[36mREGS:  isp 07ffffdc:07ffffd8[0m

[43;30m__FDtest:			[0m
[33m 9056 10005d3: b81a        movu.w	2[r1], r2  [0m
get_reg (r1) = 07ffffdc
MEM[07ffffde] => 60d 40d
1 cycles
put_reg (r2) = 00004060
Rt now 2
flags now [32m 0-----C[0m

[33m 9057 10005d5: ef2e        mov.l	r2, r14     [0m
register 2 load stall
get_reg (r2) = 00004060
1 cycles
put_reg (r14) = 00004060
flags now [32m 0-----C[0m
[36mREGS:  r14 0000ffff:00004060[0m

[33m 9059 10005d7: 762e807f    and	#0x7f80, r14  [0m
get_reg (r14) = 00004060
0x4060 & 0x7f80 = 0x4000
flags now [32m 0-----C[0m
put_reg (r14) = 00004000
1 cycles
[36mREGS:  r14 00004060:00004000[0m

[33m 9060 10005db: 760e807f    cmp	#0x7f80, r14  [0m
get_reg (r14) = 00004000
0x4000 - 0x7f80 - 0x0 = 0xffffffffffffc080
16384 - 32640 - 0 = -16256
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0------C:0----S--[0m

[33m 9061 10005df: 2113        bne.b	0x010005f2  [0m
cond[1] !Z = true
3 cycles

[33m 9064 10005f2: fd78c2ff7f  tst	#0x7fff, r2   [0m
get_reg (r2) = 00004060
0x7fff & 0x4060 = 0x4060
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0----S--:0-------[0m

[33m 9065 10005f7: 19          bne.s	0x01000600  [0m
cond[1] !Z = true
3 cycles

[33m 9068 1000600: 610e        cmp	#0, r14       [0m
get_reg (r14) = 00004000
0x4000 - 0x0 - 0x0 = 0x4000
16384 - 0 - 0 = 16384
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 9069 1000602: fbeefeff00  mov.l	#0xfffe, r14  [0m
1 cycles
put_reg (r14) = 0000fffe
flags now [32m 0-----C[0m
[36mREGS:  r14 00004000:0000fffe[0m

[33m 9070 1000607: fd7cfeffff00  stnz	#0xffff, r14  [0m
cond[1] !Z = true
put_reg (r14) = 0000ffff
1 cycles
[36mREGS:  r14 0000fffe:0000ffff[0m

[33m 9071 100060d: dfe1        mov.w	r14, r1     [0m
get_reg (r14) = 0000ffff
1 cycles
put_reg (r1) = ffffffff
flags now [32m 0-----C[0m
[36mREGS:  r1 07ffffdc:ffffffff[0m

[33m 9072 100060f: 02          rts               [0m
MEM[07ffffd8] => c4p 05p 00p 01d
put_reg (r0) = 07ffffdc
fast return bonus
3 cycles
[36mREGS:  isp 07ffffd8:07ffffdc[0m

[43;30m_nearbyintf+10:			[0m
[33m 9075 10005c4: 6131        cmp	#3, r1        [0m
get_reg (r1) = ffffffff
0xffffffff - 0x3 - 0x0 = 0xfffffffc
-1 - 3 - 0 = -4
flags now [32m 0---S-C[0m
1 cycles
[36mREGS:  psw 0------C:0----S-C[0m

[33m 9076 10005c6: 2309        bnc.b	0x010005cf  [0m
cond[3] !C = false
1 cycles

[33m 9077 10005c8: ec01        mov.l	[r0], r1    [0m
MEM[07ffffdc] => 00d 00d 60d 40d
1 cycles
put_reg (r1) = 40600000
Rt now 1
flags now [32m 0---S-C[0m
[36mREGS:  r1 ffffffff:40600000[0m

[33m 9078 10005ca: 05190400    bsr.a	0x010009e3  [0m
put_reg (r0) = 07ffffd8
MEM[07ffffd8] <= ceu 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffffdc:07ffffd8[0m

[43;30m__FRint:			[0m
[33m 9081 10009e3: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 00000000
put_reg (r0) = 07ffffd4
MEM[07ffffd4] <= 00u 00u 00u 00d
get_reg (r6) = 00000000
put_reg (r0) = 07ffffd0
MEM[07ffffd0] <= 00d 00d 00d 00d
2 cycles
[36mREGS:  isp 07ffffd8:07ffffd0[0m

[33m 9083 10009e5: 6040        sub	#4, r0        [0m
0x7ffffd0 - 0x4 - 0x0 = 0x7ffffcc
134217680 - 4 - 0 = 134217676
flags now [32m 0-----C[0m
put_reg (r0) = 07ffffcc
1 cycles
[36mREGS:  isp 07ffffd0:07ffffcc  psw 0----S-C:0------C[0m

[33m 9084 10009e7: e301        mov.l	r1, [r0]    [0m
get_reg (r1) = 40600000
1 cycles
MEM[07ffffcc] <= 00d 00d 60d 40d
flags now [32m 0-----C[0m

[33m 9085 10009e9: 057f0f00    bsr.a	0x01001968  [0m
put_reg (r0) = 07ffffc8
MEM[07ffffc8] <= edd 09d 00d 01d
3 cycles
[36mREGS:  isp 07ffffcc:07ffffc8[0m

[43;30m_fegetround:			[0m
[33m 9088 1001968: fb16ff      mov.l	#-1, r1     [0m
1 cycles
put_reg (r1) = ffffffff
flags now [32m 0-----C[0m
[36mREGS:  r1 40600000:ffffffff[0m

[33m 9089 100196b: 02          rts               [0m
MEM[07ffffc8] => edp 09p 00p 01d
put_reg (r0) = 07ffffcc
fast return bonus
3 cycles
[36mREGS:  isp 07ffffc8:07ffffcc[0m

[43;30m__FRint+10:			[0m
[33m 9092 10009ed: 6101        cmp	#0, r1        [0m
get_reg (r1) = ffffffff
0xffffffff - 0x0 - 0x0 = 0xffffffff
-1 - 0 - 0 = -1
flags now [32m 0---S-C[0m
1 cycles
[36mREGS:  psw 0------C:0----S-C[0m

[33m 9093 10009ef: fb62000080bf  mov.l	#0xbf800000, r6  [0m
1 cycles
put_reg (r6) = bf800000
flags now [32m 0---S-C[0m
[36mREGS:  r6 00000000:bf800000[0m

[33m 9094 10009f5: fb720000803f  mov.l	#0x3f800000, r7  [0m
1 cycles
put_reg (r7) = 3f800000
flags now [32m 0---S-C[0m
[36mREGS:  r7 00000000:3f800000[0m

[33m 9095 10009fb: 202d        beq.b	0x01000a28  [0m
cond[0] Z = false
1 cycles

[33m 9096 10009fd: 6111        cmp	#1, r1        [0m
get_reg (r1) = ffffffff
0xffffffff - 0x1 - 0x0 = 0xfffffffe
-1 - 1 - 0 = -2
flags now [32m 0---S-C[0m
1 cycles

[33m 9097 10009ff: 3aa100      beq.w	0x01000aa0  [0m
cond[0] Z = false
1 cycles

[33m 9098 1000a02: 6121        cmp	#2, r1        [0m
get_reg (r1) = ffffffff
0xffffffff - 0x2 - 0x0 = 0xfffffffd
-1 - 2 - 0 = -3
flags now [32m 0---S-C[0m
1 cycles

[33m 9099 1000a04: 3a8400      beq.w	0x01000a88  [0m
cond[0] Z = false
1 cycles

[33m 9100 1000a07: 6131        cmp	#3, r1        [0m
get_reg (r1) = ffffffff
0xffffffff - 0x3 - 0x0 = 0xfffffffc
-1 - 3 - 0 = -4
flags now [32m 0---S-C[0m
1 cycles

[33m 9101 1000a09: 3b9f00      bne.w	0x01000aa8  [0m
cond[1] !Z = true
3 cycles

[33m 9104 1000aa8: ec01        mov.l	[r0], r1    [0m
MEM[07ffffcc] => 00d 00d 60d 40d
1 cycles
put_reg (r1) = 40600000
Rt now 1
flags now [32m 0---S-C[0m
[36mREGS:  r1 ffffffff:40600000[0m

[33m 9105 1000aaa: 3f6703      rtsd	#12, r6-r7   [0m
put_reg (r0) = 07ffffd0
MEM[07ffffd0] => 00d 00d 00d 00d
put_reg (r0) = 07ffffd4
put_reg (r6) = 00000000
MEM[07ffffd4] => 00d 00d 00d 00d
put_reg (r0) = 07ffffd8
put_reg (r7) = 00000000
MEM[07ffffd8] => cep 05p 00p 01d
put_reg (r0) = 07ffffdc
5 cycles
[36mREGS:  r6 bf800000:00000000  r7 3f800000:00000000  isp 07ffffcc:07ffffdc[0m

[43;30m_nearbyintf+20:			[0m
[33m 9110 10005ce: 0b          bra.s	0x010005d1  [0m
3 cycles

[33m 9113 10005d1: 6701        rtsd	#4           [0m
put_reg (r0) = 07ffffe0
MEM[07ffffe0] => ddp 04p 00p 01d
put_reg (r0) = 07ffffe4
5 cycles
[36mREGS:  isp 07ffffdc:07ffffe4[0m

[43;30m_lrintf+28:			[0m
[33m 9118 10004dd: ec02        mov.l	[r0], r2    [0m
MEM[07ffffe4] => 00d 00d 60d 40d
1 cycles
put_reg (r2) = 40600000
Rt now 2
flags now [32m 0---S-C[0m
[36mREGS:  r2 00004060:40600000[0m

[33m 9119 10004df: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 40600000
1 cycles
put_reg (r6) = 40600000
flags now [32m 0---S-C[0m
[36mREGS:  r6 00000000:40600000[0m

[33m 9120 10004e1: 052a0400    bsr.a	0x0100090b  [0m
put_reg (r0) = 07ffffe0
MEM[07ffffe0] <= e5u 04u 00u 01d
3 cycles
[36mREGS:  isp 07ffffe4:07ffffe0[0m

[43;30m__COM_CMPEQf:			[0m
[33m 9123 100090b: fd70c10000807f  tst	#0x7f800000, r1  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r1) = 40600000
0x7f800000 & 0x40600000 = 0x40000000
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S-C:0------C[0m

[33m 9125 1000912: 1f          bne.s	0x01000919  [0m
cond[1] !Z = true
3 cycles

[43;30mOPE_2:			[0m
[33m 9128 1000919: fd70c20000807f  tst	#0x7f800000, r2  [0m
get_reg (r2) = 40600000
0x7f800000 & 0x40600000 = 0x40000000
flags now [32m 0-----C[0m
1 cycles

[33m 9129 1000920: 1f          bne.s	0x01000927  [0m
cond[1] !Z = true
3 cycles

[43;30mNORM:			[0m
[33m 9132 1000927: 4721        cmp	r2, r1        [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r2) = 40600000
get_reg (r1) = 40600000
0x40600000 - 0x40600000 - 0x0 = 0x0
1080033280 - 1080033280 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 9134 1000929: 11          beq.s	0x01000932  [0m
cond[0] Z = true
3 cycles

[43;30mequal:			[0m
[33m 9137 1000932: 6c12        shll	#1, r2       [0m
get_reg (r2) = 40600000
1080033280 <<= 1
flags now [32m 0--OS--[0m
put_reg (r2) = 80c00000
1 cycles
[36mREGS:  r2 40600000:80c00000  psw 0-----ZC:0---OS--[0m

[33m 9138 1000934: 7402010000ff  cmp	#0xff000001, r2  [0m
get_reg (r2) = 80c00000
0x80c00000 - 0xff000001 - 0x0 = 0xffffffff81bfffff
-2134900736 - -16777215 - 0 = -2118123521
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0---OS--:0----S--[0m

[33m 9139 100093a: fcdb13      scnc.l	r1         [0m
cond[3] !C = true
put_reg (r1) = 00000001
1 cycles
[36mREGS:  r1 40600000:00000001[0m

[33m 9140 100093d: 02          rts               [0m
MEM[07ffffe0] => e5p 04p 00p 01d
put_reg (r0) = 07ffffe4
fast return bonus
3 cycles
[36mREGS:  isp 07ffffe0:07ffffe4[0m

[43;30m_lrintf+36:			[0m
[33m 9143 10004e5: 6101        cmp	#0, r1        [0m
get_reg (r1) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 9144 10004e7: 18          bne.s	0x010004ef  [0m
cond[1] !Z = true
3 cycles

[33m 9147 10004ef: ef61        mov.l	r6, r1      [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 40600000
1 cycles
put_reg (r1) = 40600000
flags now [32m 0-----C[0m
[36mREGS:  r1 00000001:40600000[0m

[33m 9149 10004f1: fb22000000cf  mov.l	#0xcf000000, r2  [0m
1 cycles
put_reg (r2) = cf000000
flags now [32m 0-----C[0m
[36mREGS:  r2 80c00000:cf000000[0m

[33m 9150 10004f7: 05470400    bsr.a	0x0100093e  [0m
put_reg (r0) = 07ffffe0
MEM[07ffffe0] <= fbu 04u 00u 01d
3 cycles
[36mREGS:  isp 07ffffe4:07ffffe0[0m

[43;30m__COM_CMPLTf:			[0m
[33m 9153 100093e: fd6e11      rotl	#1, r1       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r1) = 40600000
flags now [32m 0---S--[0m
put_reg (r1) = 80c00000
1 cycles
[36mREGS:  r1 40600000:80c00000  psw 0------C:0----S--[0m

[33m 9155 1000941: 7401010000ff  cmp	#0xff000001, r1  [0m
get_reg (r1) = 80c00000
0x80c00000 - 0xff000001 - 0x0 = 0xffffffff81bfffff
-2134900736 - -16777215 - 0 = -2118123521
flags now [32m 0---S--[0m
1 cycles

[33m 9156 1000947: 243b        bgtu.b	0x01000982  [0m
cond[4] C&!Z = false
1 cycles

[33m 9157 1000949: 7401ffffff00  cmp	#0xffffff, r1  [0m
get_reg (r1) = 80c00000
0x80c00000 - 0xffffff - 0x0 = 0x7fc00001
-2134900736 - 16777215 - 0 = -2151677951
flags now [32m 0--O--C[0m
1 cycles
[36mREGS:  psw 0----S--:0---O--C[0m

[33m 9158 100094f: 2408        bgtu.b	0x01000957  [0m
cond[4] C&!Z = true
near forward branch bonus
2 cycles

[43;30mOPE_1:			[0m
[33m 9160 1000957: 6811        shlr	#1, r1       [0m
get_reg (r1) = 80c00000
2160066560 >>= 1
flags now [32m 0--O---[0m
put_reg (r1) = 40600000
1 cycles
[36mREGS:  r1 80c00000:40600000  psw 0---O--C:0---O---[0m

[33m 9161 1000959: 2304        bnc.b	0x0100095d  [0m
cond[3] !C = true
near forward branch bonus
2 cycles

[43;30mx_normalized:			[0m
[33m 9163 100095d: fd6e12      rotl	#1, r2       [0m
get_reg (r2) = cf000000
flags now [32m 0--OS-C[0m
put_reg (r2) = 9e000001
1 cycles
[36mREGS:  r2 cf000000:9e000001  psw 0---O---:0---OS-C[0m

[33m 9164 1000960: 7402010000ff  cmp	#0xff000001, r2  [0m
get_reg (r2) = 9e000001
0x9e000001 - 0xff000001 - 0x0 = 0xffffffff9f000000
-1644167167 - -16777215 - 0 = -1627389952
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0---OS-C:0----S--[0m

[33m 9165 1000966: 241c        bgtu.b	0x01000982  [0m
cond[4] C&!Z = false
1 cycles

[33m 9166 1000968: 7402ffffff00  cmp	#0xffffff, r2  [0m
get_reg (r2) = 9e000001
0x9e000001 - 0xffffff - 0x0 = 0x9d000002
-1644167167 - 16777215 - 0 = -1660944382
flags now [32m 0---S-C[0m
1 cycles
[36mREGS:  psw 0----S--:0----S-C[0m

[33m 9167 100096e: 2408        bgtu.b	0x01000976  [0m
cond[4] C&!Z = true
near forward branch bonus
2 cycles

[43;30mOPE_2:			[0m
[33m 9169 1000976: 6812        shlr	#1, r2       [0m
get_reg (r2) = 9e000001
2650800129 >>= 1
flags now [32m 0-----C[0m
put_reg (r2) = 4f000000
1 cycles
[36mREGS:  r2 9e000001:4f000000  psw 0----S-C:0------C[0m

[33m 9170 1000978: 2304        bnc.b	0x0100097c  [0m
cond[3] !C = false
1 cycles

[33m 9171 100097a: 7e12        neg	r2            [0m
get_reg (r2) = 4f000000
0x0 - 0x4f000000 - 0x0 = 0xffffffffb1000000
0 - 1325400064 - 0 = -1325400064
flags now [32m 0---S--[0m
put_reg (r2) = b1000000
1 cycles
[36mREGS:  r2 4f000000:b1000000  psw 0------C:0----S--[0m

[43;30my_normalized:			[0m
[33m 9172 100097c: 4721        cmp	r2, r1        [0m
get_reg (r2) = b1000000
get_reg (r1) = 40600000
0x40600000 - 0xb1000000 - 0x0 = 0xffffffff8f600000
1080033280 - -1325400064 - 0 = 2405433344
flags now [32m 0--OS--[0m
1 cycles
[36mREGS:  psw 0----S--:0---OS--[0m

[33m 9173 100097e: fcdb19      sclt.l	r1         [0m
cond[9] S^O = false
put_reg (r1) = 00000000
1 cycles
[36mREGS:  r1 40600000:00000000[0m

[33m 9174 1000981: 02          rts               [0m
MEM[07ffffe0] => fbp 04p 00p 01d
put_reg (r0) = 07ffffe4
fast return bonus
3 cycles
[36mREGS:  isp 07ffffe0:07ffffe4[0m

[43;30m_lrintf+58:			[0m
[33m 9177 10004fb: 6101        cmp	#0, r1        [0m
get_reg (r1) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0---OS--:0-----ZC[0m

[33m 9178 10004fd: 2118        bne.b	0x01000515  [0m
cond[1] !Z = false
1 cycles

[33m 9179 10004ff: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 40600000
1 cycles
put_reg (r2) = 40600000
flags now [32m 0----ZC[0m
[36mREGS:  r2 b1000000:40600000[0m

[33m 9180 1000501: fb120000004f  mov.l	#0x4f000000, r1  [0m
1 cycles
put_reg (r1) = 4f000000
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000000:4f000000[0m

[33m 9181 1000507: 05370400    bsr.a	0x0100093e  [0m
put_reg (r0) = 07ffffe0
MEM[07ffffe0] <= 0bu 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffffe4:07ffffe0[0m

[43;30m__COM_CMPLTf:			[0m
[33m 9184 100093e: fd6e11      rotl	#1, r1       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r1) = 4f000000
flags now [32m 0---S--[0m
put_reg (r1) = 9e000000
1 cycles
[36mREGS:  r1 4f000000:9e000000  psw 0-----ZC:0----S--[0m

[33m 9186 1000941: 7401010000ff  cmp	#0xff000001, r1  [0m
get_reg (r1) = 9e000000
0x9e000000 - 0xff000001 - 0x0 = 0xffffffff9effffff
-1644167168 - -16777215 - 0 = -1627389953
flags now [32m 0---S--[0m
1 cycles

[33m 9187 1000947: 243b        bgtu.b	0x01000982  [0m
cond[4] C&!Z = false
1 cycles

[33m 9188 1000949: 7401ffffff00  cmp	#0xffffff, r1  [0m
get_reg (r1) = 9e000000
0x9e000000 - 0xffffff - 0x0 = 0x9d000001
-1644167168 - 16777215 - 0 = -1660944383
flags now [32m 0---S-C[0m
1 cycles
[36mREGS:  psw 0----S--:0----S-C[0m

[33m 9189 100094f: 2408        bgtu.b	0x01000957  [0m
cond[4] C&!Z = true
near forward branch bonus
2 cycles

[43;30mOPE_1:			[0m
[33m 9191 1000957: 6811        shlr	#1, r1       [0m
get_reg (r1) = 9e000000
2650800128 >>= 1
flags now [32m 0------[0m
put_reg (r1) = 4f000000
1 cycles
[36mREGS:  r1 9e000000:4f000000  psw 0----S-C:0-------[0m

[33m 9192 1000959: 2304        bnc.b	0x0100095d  [0m
cond[3] !C = true
near forward branch bonus
2 cycles

[43;30mx_normalized:			[0m
[33m 9194 100095d: fd6e12      rotl	#1, r2       [0m
get_reg (r2) = 40600000
flags now [32m 0---S--[0m
put_reg (r2) = 80c00000
1 cycles
[36mREGS:  r2 40600000:80c00000  psw 0-------:0----S--[0m

[33m 9195 1000960: 7402010000ff  cmp	#0xff000001, r2  [0m
get_reg (r2) = 80c00000
0x80c00000 - 0xff000001 - 0x0 = 0xffffffff81bfffff
-2134900736 - -16777215 - 0 = -2118123521
flags now [32m 0---S--[0m
1 cycles

[33m 9196 1000966: 241c        bgtu.b	0x01000982  [0m
cond[4] C&!Z = false
1 cycles

[33m 9197 1000968: 7402ffffff00  cmp	#0xffffff, r2  [0m
get_reg (r2) = 80c00000
0x80c00000 - 0xffffff - 0x0 = 0x7fc00001
-2134900736 - 16777215 - 0 = -2151677951
flags now [32m 0--O--C[0m
1 cycles
[36mREGS:  psw 0----S--:0---O--C[0m

[33m 9198 100096e: 2408        bgtu.b	0x01000976  [0m
cond[4] C&!Z = true
near forward branch bonus
2 cycles

[43;30mOPE_2:			[0m
[33m 9200 1000976: 6812        shlr	#1, r2       [0m
get_reg (r2) = 80c00000
2160066560 >>= 1
flags now [32m 0--O---[0m
put_reg (r2) = 40600000
1 cycles
[36mREGS:  r2 80c00000:40600000  psw 0---O--C:0---O---[0m

[33m 9201 1000978: 2304        bnc.b	0x0100097c  [0m
cond[3] !C = true
near forward branch bonus
2 cycles

[43;30my_normalized:			[0m
[33m 9203 100097c: 4721        cmp	r2, r1        [0m
get_reg (r2) = 40600000
get_reg (r1) = 4f000000
0x4f000000 - 0x40600000 - 0x0 = 0xea00000
1325400064 - 1080033280 - 0 = 245366784
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0---O---:0------C[0m

[33m 9204 100097e: fcdb19      sclt.l	r1         [0m
cond[9] S^O = false
put_reg (r1) = 00000000
1 cycles
[36mREGS:  r1 4f000000:00000000[0m

[33m 9205 1000981: 02          rts               [0m
MEM[07ffffe0] => 0bp 05p 00p 01d
put_reg (r0) = 07ffffe4
fast return bonus
3 cycles
[36mREGS:  isp 07ffffe0:07ffffe4[0m

[43;30m_lrintf+74:			[0m
[33m 9208 100050b: 6101        cmp	#0, r1        [0m
get_reg (r1) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 9209 100050d: 18          bne.s	0x01000515  [0m
cond[1] !Z = false
1 cycles

[33m 9210 100050e: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 40600000
1 cycles
put_reg (r1) = 40600000
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000000:40600000[0m

[33m 9211 1000510: 05970400    bsr.a	0x010009a7  [0m
put_reg (r0) = 07ffffe0
MEM[07ffffe0] <= 14u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffffe4:07ffffe0[0m

[43;30m__COM_CONVf32s:			[0m
[33m 9214 10009a7: fd9713      shlr	#23, r1, r3  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r1) = 40600000
1080033280 >>= 23
flags now [32m 0-----C[0m
put_reg (r3) = 00000080
1 cycles
[36mREGS:  r3 00000001:00000080  psw 0-----ZC:0------C[0m

[33m 9216 10009aa: 7a83        bclr	#8, r3       [0m
get_reg (r3) = 00000080
put_reg (r3) = 00000080
1 cycles

[33m 9217 10009ac: 713381      add	#-127, r3, r3  [0m
get_reg (r3) = 00000080
0xffffff81 + 0x80 + 0x0 = 0x100000001
-127 + 128 + 0 = 1
flags now [32m 0-----C[0m
put_reg (r3) = 00000001
1 cycles
[36mREGS:  r3 00000080:00000001[0m

[33m 9218 10009af: 291a        blt.b	0x010009c9  [0m
cond[9] S^O = false
1 cycles

[33m 9219 10009b1: fdc814      shll	#8, r1, r4   [0m
get_reg (r1) = 40600000
1080033280 <<= 8
flags now [32m 0--O---[0m
put_reg (r4) = 60000000
1 cycles
[36mREGS:  r4 01002dc0:60000000  psw 0------C:0---O---[0m

[33m 9220 10009b4: 79f4        bset	#31, r4      [0m
get_reg (r4) = 60000000
put_reg (r4) = e0000000
1 cycles
[36mREGS:  r4 60000000:e0000000[0m

[33m 9221 10009b6: 75421f      mov.l	#31, r2     [0m
1 cycles
put_reg (r2) = 0000001f
flags now [32m 0--O---[0m
[36mREGS:  r2 40600000:0000001f[0m

[33m 9222 10009b9: 4332        sub	r3, r2        [0m
get_reg (r3) = 00000001
get_reg (r2) = 0000001f
0x1f - 0x1 - 0x0 = 0x1e
31 - 1 - 0 = 30
flags now [32m 0-----C[0m
put_reg (r2) = 0000001e
1 cycles
[36mREGS:  r2 0000001f:0000001e  psw 0---O---:0------C[0m

[33m 9223 10009bb: 2b11        ble.b	0x010009cc  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 9224 10009bd: fd6024      shlr	r2, r4       [0m
get_reg (r2) = 0000001e
get_reg (r4) = e0000000
3758096384 >>= 30
flags now [32m 0-----C[0m
put_reg (r4) = 00000003
1 cycles
[36mREGS:  r4 e0000000:00000003[0m

[33m 9225 10009c0: 6bf1        shar	#31, r1      [0m
get_reg (r1) = 40600000
1080033280 >>= 31
flags now [32m 0----ZC[0m
put_reg (r1) = 00000000
1 cycles
[36mREGS:  r1 40600000:00000000  psw 0------C:0-----ZC[0m

[33m 9226 10009c2: fc3714      xor	r1, r4        [0m
get_reg (r1) = 00000000
get_reg (r4) = 00000003
0x3 ^ 0x0 = 0x3
flags now [32m 0-----C[0m
put_reg (r4) = 00000003
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 9227 10009c5: ff0114      sub	r1, r4, r1    [0m
get_reg (r1) = 00000000
get_reg (r4) = 00000003
0x3 - 0x0 - 0x0 = 0x3
3 - 0 - 0 = 3
flags now [32m 0-----C[0m
put_reg (r1) = 00000003
1 cycles
[36mREGS:  r1 00000000:00000003[0m

[33m 9228 10009c8: 02          rts               [0m
MEM[07ffffe0] => 14p 05p 00p 01d
put_reg (r0) = 07ffffe4
fast return bonus
3 cycles
[36mREGS:  isp 07ffffe0:07ffffe4[0m

[43;30m_lrintf+83:			[0m
[33m 9231 1000514: 09          bra.s	0x0100051d  [0m
3 cycles

[33m 9234 100051d: 3f6602      rtsd	#8, r6-r6    [0m
put_reg (r0) = 07ffffe8
MEM[07ffffe8] => 00d 00d 00d 00d
put_reg (r0) = 07ffffec
put_reg (r6) = 00000000
MEM[07ffffec] => acp 04p 00p 01d
put_reg (r0) = 07fffff0
5 cycles
[36mREGS:  r6 40600000:00000000  isp 07ffffe4:07fffff0[0m

[43;30m_TC_lrint_12+10:			[0m
[33m 9239 10004ac: ef12        mov.l	r1, r2      [0m
get_reg (r1) = 00000003
1 cycles
put_reg (r2) = 00000003
flags now [32m 0-----C[0m
[36mREGS:  r2 0000001e:00000003[0m

[33m 9240 10004ae: fbe230341001  mov.l	#0x1103430, r14  [0m
1 cycles
put_reg (r14) = 01103430
flags now [32m 0-----C[0m
[36mREGS:  r14 0000ffff:01103430[0m

[33m 9241 10004b4: ece4        mov.l	[r14], r4   [0m
get_reg (r14) = 01103430
MEM[01103430] => 00d 00d 00d 00d
1 cycles
put_reg (r4) = 00000000
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 00000003:00000000[0m

[33m 9242 10004b6: 6603        mov.l	#0, r3      [0m
1 cycles
put_reg (r3) = 00000000
flags now [32m 0-----C[0m
[36mREGS:  r3 00000001:00000000[0m

[33m 9243 10004b8: 6641        mov.l	#4, r1      [0m
1 cycles
put_reg (r1) = 00000004
flags now [32m 0-----C[0m
[36mREGS:  r1 00000003:00000004[0m

[33m 9244 10004ba: 38d0fd      bra.w	0x0100028a  [0m
3 cycles

[43;30m_assertEqualsL:			[0m
[33m 9247 100028a: 6e69        pushm	r6-r9       [0m
get_reg (r9) = 00000000
put_reg (r0) = 07ffffec
MEM[07ffffec] <= 00u 00u 00u 00d
get_reg (r8) = 00000000
put_reg (r0) = 07ffffe8
MEM[07ffffe8] <= 00d 00d 00d 00d
get_reg (r7) = 00000000
put_reg (r0) = 07ffffe4
MEM[07ffffe4] <= 00d 00d 00d 00d
get_reg (r6) = 00000000
put_reg (r0) = 07ffffe0
MEM[07ffffe0] <= 00u 00u 00u 00d
4 cycles
[36mREGS:  isp 07fffff0:07ffffe0[0m

[33m 9251 100028c: fbe22f2b0001  mov.l	#0x1002b2f, r14  [0m
1 cycles
put_reg (r14) = 01002b2f
flags now [32m 0-----C[0m
[36mREGS:  r14 01103430:01002b2f[0m

[33m 9252 1000292: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 00000004
1 cycles
put_reg (r6) = 00000004
flags now [32m 0-----C[0m
[36mREGS:  r6 00000000:00000004[0m

[33m 9253 1000294: ef27        mov.l	r2, r7      [0m
get_reg (r2) = 00000003
1 cycles
put_reg (r7) = 00000003
flags now [32m 0-----C[0m
[36mREGS:  r7 00000000:00000003[0m

[33m 9254 1000296: ef38        mov.l	r3, r8      [0m
get_reg (r3) = 00000000
1 cycles
put_reg (r8) = 00000000
flags now [32m 0-----C[0m

[33m 9255 1000298: ef49        mov.l	r4, r9      [0m
get_reg (r4) = 00000000
1 cycles
put_reg (r9) = 00000000
flags now [32m 0-----C[0m

[33m 9256 100029a: 6080        sub	#8, r0        [0m
0x7ffffe0 - 0x8 - 0x0 = 0x7ffffd8
134217696 - 8 - 0 = 134217688
flags now [32m 0-----C[0m
put_reg (r0) = 07ffffd8
1 cycles
[36mREGS:  isp 07ffffe0:07ffffd8[0m

[33m 9257 100029c: e30e        mov.l	r14, [r0]   [0m
get_reg (r14) = 01002b2f
1 cycles
MEM[07ffffd8] <= 2fu 2bu 00u 01d
flags now [32m 0-----C[0m

[33m 9258 100029e: e70901      mov.l	r9, 4[r0]   [0m
get_reg (r9) = 00000000
1 cycles
MEM[07ffffdc] <= 00d 00d 00d 00d
flags now [32m 0-----C[0m

[33m 9259 10002a1: 059c0200    bsr.a	0x0100053d  [0m
put_reg (r0) = 07ffffd4
MEM[07ffffd4] <= a5d 02d 00d 01d
3 cycles
[36mREGS:  isp 07ffffd8:07ffffd4[0m

[43;30m_printf:			[0m
[33m 9262 100053d: 6040        sub	#4, r0        [0m
0x7ffffd4 - 0x4 - 0x0 = 0x7ffffd0
134217684 - 4 - 0 = 134217680
flags now [32m 0-----C[0m
put_reg (r0) = 07ffffd0
1 cycles
[36mREGS:  isp 07ffffd4:07ffffd0[0m

[33m 9263 100053f: fb22c02d0001  mov.l	#0x1002dc0, r2  [0m
1 cycles
put_reg (r2) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r2 00000003:01002dc0[0m

[33m 9264 1000545: 71040c      add	#12, r0, r4   [0m
0xc + 0x7ffffd0 + 0x0 = 0x7ffffdc
12 + 134217680 + 0 = 134217692
flags now [32m 0------[0m
put_reg (r4) = 07ffffdc
1 cycles
[36mREGS:  r4 00000000:07ffffdc  psw 0------C:0-------[0m

[33m 9265 1000548: fb1220050001  mov.l	#0x1000520, r1  [0m
1 cycles
put_reg (r1) = 01000520
flags now [32m 0------[0m
[36mREGS:  r1 00000004:01000520[0m

[33m 9266 100054e: e304        mov.l	r4, [r0]    [0m
get_reg (r4) = 07ffffdc
1 cycles
MEM[07ffffd0] <= dcd ffd ffd 07d
flags now [32m 0------[0m

[33m 9267 1000550: 6040        sub	#4, r0        [0m
0x7ffffd0 - 0x4 - 0x0 = 0x7ffffcc
134217680 - 4 - 0 = 134217676
flags now [32m 0-----C[0m
put_reg (r0) = 07ffffcc
1 cycles
[36mREGS:  isp 07ffffd0:07ffffcc  psw 0-------:0------C[0m

[33m 9268 1000552: a88b        mov.l	12[r0], r3  [0m
MEM[07ffffd8] => 2fd 2bd 00d 01d
1 cycles
put_reg (r3) = 01002b2f
Rt now 3
flags now [32m 0-----C[0m
[36mREGS:  r3 00000000:01002b2f[0m

[33m 9269 1000554: f80600      mov.l	#0, [r0]    [0m
1 cycles
MEM[07ffffcc] <= 00d 00d 00d 00d
flags now [32m 0-----C[0m

[33m 9270 1000557: 05e30000    bsr.a	0x0100063a  [0m
put_reg (r0) = 07ffffc8
MEM[07ffffc8] <= 5bu 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffffcc:07ffffc8[0m

[43;30m__Printf:			[0m
[33m 9273 100063a: 6e6d        pushm	r6-r13      [0m
get_reg (r13) = 00000000
put_reg (r0) = 07ffffc4
MEM[07ffffc4] <= 00d 00d 00d 00d
get_reg (r12) = 00000000
put_reg (r0) = 07ffffc0
MEM[07ffffc0] <= 00d 00d 00d 00d
get_reg (r11) = 00000000
put_reg (r0) = 07ffffbc
MEM[07ffffbc] <= 00d 00d 00d 00d
get_reg (r10) = 00000000
put_reg (r0) = 07ffffb8
MEM[07ffffb8] <= 00d 00d 00d 00d
get_reg (r9) = 00000000
put_reg (r0) = 07ffffb4
MEM[07ffffb4] <= 00d 00d 00d 00d
get_reg (r8) = 00000000
put_reg (r0) = 07ffffb0
MEM[07ffffb0] <= 00d 00u 00u 00u
get_reg (r7) = 00000003
put_reg (r0) = 07ffffac
MEM[07ffffac] <= 03d 00d 00d 00d
get_reg (r6) = 00000004
put_reg (r0) = 07ffffa8
MEM[07ffffa8] <= 04d 00d 00d 00d
8 cycles
[36mREGS:  isp 07ffffc8:07ffffa8[0m

[33m 9281 100063c: 72006cff    add	#-148, r0, r0  [0m
0xffffff6c + 0x7ffffa8 + 0x0 = 0x107ffff14
-148 + 134217640 + 0 = 134217492
flags now [32m 0-----C[0m
put_reg (r0) = 07ffff14
1 cycles
[36mREGS:  isp 07ffffa8:07ffff14[0m

[33m 9282 1000640: ef36        mov.l	r3, r6      [0m
get_reg (r3) = 01002b2f
1 cycles
put_reg (r6) = 01002b2f
flags now [32m 0-----C[0m
[36mREGS:  r6 00000004:01002b2f[0m

[33m 9283 1000642: a581        mov.l	r1, 88[r0]  [0m
get_reg (r1) = 01000520
1 cycles
MEM[07ffff6c] <= 20d 05d 00d 01d
flags now [32m 0-----C[0m

[33m 9284 1000644: 71014c      add	#76, r0, r1   [0m
0x4c + 0x7ffff14 + 0x0 = 0x7ffff60
76 + 134217492 + 0 = 134217568
flags now [32m 0------[0m
put_reg (r1) = 07ffff60
1 cycles
[36mREGS:  r1 01000520:07ffff60  psw 0------C:0-------[0m

[33m 9285 1000647: a58a        mov.l	r2, 92[r0]  [0m
get_reg (r2) = 01002dc0
1 cycles
MEM[07ffff70] <= c0u 2du 00u 01u
flags now [32m 0------[0m

[33m 9286 1000649: ef42        mov.l	r4, r2      [0m
get_reg (r4) = 07ffffdc
1 cycles
put_reg (r2) = 07ffffdc
flags now [32m 0------[0m
[36mREGS:  r2 01002dc0:07ffffdc[0m

[33m 9287 100064b: 05f90800    bsr.a	0x01000f44  [0m
put_reg (r0) = 07ffff10
MEM[07ffff10] <= 4fu 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff14:07ffff10[0m

[43;30m__Vacopy:			[0m
[33m 9290 1000f44: 6040        sub	#4, r0        [0m
0x7ffff10 - 0x4 - 0x0 = 0x7ffff0c
134217488 - 4 - 0 = 134217484
flags now [32m 0-----C[0m
put_reg (r0) = 07ffff0c
1 cycles
[36mREGS:  isp 07ffff10:07ffff0c  psw 0-------:0------C[0m

[33m 9291 1000f46: e312        mov.l	r2, [r1]    [0m
get_reg (r2) = 07ffffdc
1 cycles
get_reg (r1) = 07ffff60
MEM[07ffff60] <= dcu ffu ffu 07u
flags now [32m 0-----C[0m

[33m 9292 1000f48: e302        mov.l	r2, [r0]    [0m
get_reg (r2) = 07ffffdc
1 cycles
MEM[07ffff0c] <= dcd ffd ffd 07d
flags now [32m 0-----C[0m

[33m 9293 1000f4a: 6701        rtsd	#4           [0m
put_reg (r0) = 07ffff10
MEM[07ffff10] => 4fp 06p 00p 01d
put_reg (r0) = 07ffff14
fast return bonus
3 cycles
[36mREGS:  isp 07ffff0c:07ffff14[0m

[43;30m__Printf+21:			[0m
[33m 9296 100064f: ed012e      mov.l	184[r0], r1  [0m
1 cycle branch alignment penalty
1 cycles
MEM[07ffffcc] => 00d 00d 00d 00d
1 cycles
put_reg (r1) = 00000000
Rt now 1
flags now [32m 0-----C[0m
[36mREGS:  r1 07ffff60:00000000[0m

[33m 9298 1000652: 72078c00    add	#140, r0, r7  [0m
0x8c + 0x7ffff14 + 0x0 = 0x7ffffa0
140 + 134217492 + 0 = 134217632
flags now [32m 0------[0m
put_reg (r7) = 07ffffa0
1 cycles
[36mREGS:  r7 00000003:07ffffa0  psw 0------C:0-------[0m

[33m 9299 1000656: fb825c2e0001  mov.l	#0x1002e5c, r8  [0m
1 cycles
put_reg (r8) = 01002e5c
flags now [32m 0------[0m
[36mREGS:  r8 00000000:01002e5c[0m

[33m 9300 100065c: c7018f      mov.b	r1, 143[r0]  [0m
get_reg (r1) = 00000000
1 cycles
MEM[07ffffa3] <= 00d
flags now [32m 0------[0m

[33m 9301 100065f: fb920c280001  mov.l	#0x100280c, r9  [0m
1 cycles
put_reg (r9) = 0100280c
flags now [32m 0------[0m
[36mREGS:  r9 00000000:0100280c[0m

[33m 9302 1000665: fbd2d0270001  mov.l	#0x10027d0, r13  [0m
1 cycles
put_reg (r13) = 010027d0
flags now [32m 0------[0m
[36mREGS:  r13 00000000:010027d0[0m

[33m 9303 100066b: f9062100    mov.l	#0, 132[r0]  [0m
1 cycles
MEM[07ffff98] <= 00d 00d 00d 00d
flags now [32m 0------[0m

[33m 9304 100066f: 586c        movu.b	[r6], r12  [0m
get_reg (r6) = 01002b2f
MEM[01002b2f] => 65d
1 cycles
put_reg (r12) = 00000065
Rt now 12
flags now [32m 0------[0m
[36mREGS:  r12 00000000:00000065[0m

[33m 9305 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000065
0x65 - 0x0 - 0x0 = 0x65
101 - 0 - 0 = 101
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 9307 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 00000000:00000001[0m

[33m 9308 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000065
0x65 - 0x25 - 0x0 = 0x40
101 - 37 - 0 = 64
flags now [32m 0-----C[0m
1 cycles

[33m 9309 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000000:00000001[0m

[33m 9310 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 9313 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 9315 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 9316 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff70] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m
[36mREGS:  r1 00000000:01002dc0[0m

[33m 9317 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002b2f
1 cycles
put_reg (r2) = 01002b2f
flags now [32m 0-----C[0m
[36mREGS:  r2 07ffffdc:01002b2f[0m

[33m 9318 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff6c] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 07ffffdc:01000520[0m

[33m 9319 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r3 01002b2f:00000001[0m

[33m 9320 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff10
MEM[07ffff10] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff14:07ffff10[0m

[43;30m__$prout:			[0m
[33m 9323 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffa0
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= a0d ffd ffd 07d
get_reg (r6) = 01002b2f
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 2fd 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff10:07ffff08[0m

[33m 9325 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b2f:01002dc0[0m

[33m 9326 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffa0:00000001[0m

[33m 9327 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002b2f:00000001[0m

[33m 9328 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002b2f
1 cycles
put_reg (r1) = 01002b2f
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002b2f[0m

[33m 9329 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002b2f:00000001[0m

[33m 9330 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 9331 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 32d 05d 00d 01d
3 cycles
[36mREGS:  isp 07ffff08:07ffff04[0m

[43;30m_fwrite:			[0m
[33m 9334 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 9335 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 9336 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002b2f
1 cycles
put_reg (r14) = 01002b2f
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002b2f[0m

[33m 9337 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002b2f:00000001[0m

[33m 9338 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 9340 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 9341 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 9344 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 9345 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002b2f
1 cycles
put_reg (r2) = 01002b2f
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002b2f[0m

[33m 9346 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 9347 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002b2f
get_reg (r3) = 00000001
write(1,0x1002b2f,1)
MEM[01002b2f] => 65d
ewrite(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 9353 10027a9: 02          rts               [0m
MEM[07ffff04] => 32p 05p 00p 01d
put_reg (r0) = 07ffff08
fast return bonus
3 cycles
[36mREGS:  isp 07ffff04:07ffff08[0m

[43;30m__$prout+18:			[0m
[33m 9356 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 9357 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 9358 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 9359 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff08
MEM[07ffff08] => 2fd 2bd 00d 01d
put_reg (r0) = 07ffff0c
put_reg (r6) = 01002b2f
MEM[07ffff0c] => a0d ffd ffd 07d
put_reg (r0) = 07ffff10
put_reg (r7) = 07ffffa0
MEM[07ffff10] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff14
5 cycles
[36mREGS:  r6 01002dc0:01002b2f  r7 00000001:07ffffa0  isp 07ffff08:07ffff14[0m

[43;30m__Printf+83:			[0m
[33m 9364 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 9365 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff70] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 9366 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 9367 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff98] => 00d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x0 + 0x0 = 0x1
1 + 0 + 0 = 1
flags now [32m 0------[0m
put_reg (r10) = 00000001
Rt now 10
3 cycles
[36mREGS:  psw 0------C:0-------[0m

[33m 9370 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000001
1 cycles
MEM[07ffff98] <= 01d 00d 00d 00d
flags now [32m 0------[0m

[33m 9372 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002b2f
get_reg (r11) = 00000001
0x1 + 0x1002b2f + 0x0 = 0x1002b30
1 + 16788271 + 0 = 16788272
flags now [32m 0------[0m
put_reg (r11) = 01002b30
1 cycles
[36mREGS:  r11 00000001:01002b30[0m

[33m 9373 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000065
0x65 - 0x25 - 0x0 = 0x40
101 - 37 - 0 = 64
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 9374 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 9377 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000065
0x65 - 0x0 - 0x0 = 0x65
101 - 0 - 0 = 101
flags now [32m 0-----C[0m
1 cycles

[33m 9379 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 9380 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002b30
1 cycles
put_reg (r6) = 01002b30
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b2f:01002b30[0m

[33m 9381 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 9384 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002b30
MEM[01002b30] => 72d
1 cycles
put_reg (r12) = 00000072
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 00000065:00000072[0m

[33m 9386 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000072
0x72 - 0x0 - 0x0 = 0x72
114 - 0 - 0 = 114
flags now [32m 0-----C[0m
1 cycles

[33m 9388 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002b30:00000001[0m

[33m 9389 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000072
0x72 - 0x25 - 0x0 = 0x4d
114 - 37 - 0 = 77
flags now [32m 0-----C[0m
1 cycles

[33m 9390 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m

[33m 9391 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 9394 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 9396 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 9397 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff70] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 9398 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002b30
1 cycles
put_reg (r2) = 01002b30
flags now [32m 0-----C[0m
[36mREGS:  r2 01002b2f:01002b30[0m

[33m 9399 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff6c] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 9400 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 9401 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff10
MEM[07ffff10] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff14:07ffff10[0m

[43;30m__$prout:			[0m
[33m 9404 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffa0
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= a0d ffd ffd 07d
get_reg (r6) = 01002b30
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 30d 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff10:07ffff08[0m

[33m 9406 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b30:01002dc0[0m

[33m 9407 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffa0:00000001[0m

[33m 9408 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002b2f:00000001[0m

[33m 9409 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002b30
1 cycles
put_reg (r1) = 01002b30
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002b30[0m

[33m 9410 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002b30:00000001[0m

[33m 9411 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 9412 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff08:07ffff04[0m

[43;30m_fwrite:			[0m
[33m 9415 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 9416 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 9417 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002b30
1 cycles
put_reg (r14) = 01002b30
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002b30[0m

[33m 9418 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002b30:00000001[0m

[33m 9419 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 9421 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 9422 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 9425 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 9426 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002b30
1 cycles
put_reg (r2) = 01002b30
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002b30[0m

[33m 9427 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 9428 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002b30
get_reg (r3) = 00000001
write(1,0x1002b30,1)
MEM[01002b30] => 72d
rwrite(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 9434 10027a9: 02          rts               [0m
MEM[07ffff04] => 32p 05p 00p 01d
put_reg (r0) = 07ffff08
fast return bonus
3 cycles
[36mREGS:  isp 07ffff04:07ffff08[0m

[43;30m__$prout+18:			[0m
[33m 9437 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 9438 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 9439 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 9440 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff08
MEM[07ffff08] => 30d 2bd 00d 01d
put_reg (r0) = 07ffff0c
put_reg (r6) = 01002b30
MEM[07ffff0c] => a0d ffd ffd 07d
put_reg (r0) = 07ffff10
put_reg (r7) = 07ffffa0
MEM[07ffff10] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff14
5 cycles
[36mREGS:  r6 01002dc0:01002b30  r7 00000001:07ffffa0  isp 07ffff08:07ffff14[0m

[43;30m__Printf+83:			[0m
[33m 9445 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 9446 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff70] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 9447 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 9448 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff98] => 01d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x1 + 0x0 = 0x2
1 + 1 + 0 = 2
flags now [32m 0------[0m
put_reg (r10) = 00000002
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000002  psw 0------C:0-------[0m

[33m 9451 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000002
1 cycles
MEM[07ffff98] <= 02d 00d 00d 00d
flags now [32m 0------[0m

[33m 9453 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002b30
get_reg (r11) = 00000001
0x1 + 0x1002b30 + 0x0 = 0x1002b31
1 + 16788272 + 0 = 16788273
flags now [32m 0------[0m
put_reg (r11) = 01002b31
1 cycles
[36mREGS:  r11 00000001:01002b31[0m

[33m 9454 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000072
0x72 - 0x25 - 0x0 = 0x4d
114 - 37 - 0 = 77
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 9455 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 9458 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000072
0x72 - 0x0 - 0x0 = 0x72
114 - 0 - 0 = 114
flags now [32m 0-----C[0m
1 cycles

[33m 9460 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 9461 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002b31
1 cycles
put_reg (r6) = 01002b31
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b30:01002b31[0m

[33m 9462 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 9465 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002b31
MEM[01002b31] => 72d
1 cycles
put_reg (r12) = 00000072
Rt now 12
flags now [32m 0-----C[0m

[33m 9467 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000072
0x72 - 0x0 - 0x0 = 0x72
114 - 0 - 0 = 114
flags now [32m 0-----C[0m
1 cycles

[33m 9469 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002b31:00000001[0m

[33m 9470 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000072
0x72 - 0x25 - 0x0 = 0x4d
114 - 37 - 0 = 77
flags now [32m 0-----C[0m
1 cycles

[33m 9471 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000002:00000001[0m

[33m 9472 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 9475 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 9477 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 9478 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff70] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 9479 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002b31
1 cycles
put_reg (r2) = 01002b31
flags now [32m 0-----C[0m
[36mREGS:  r2 01002b30:01002b31[0m

[33m 9480 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff6c] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 9481 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 9482 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff10
MEM[07ffff10] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff14:07ffff10[0m

[43;30m__$prout:			[0m
[33m 9485 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffa0
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= a0d ffd ffd 07d
get_reg (r6) = 01002b31
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 31d 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff10:07ffff08[0m

[33m 9487 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b31:01002dc0[0m

[33m 9488 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffa0:00000001[0m

[33m 9489 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002b30:00000001[0m

[33m 9490 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002b31
1 cycles
put_reg (r1) = 01002b31
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002b31[0m

[33m 9491 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002b31:00000001[0m

[33m 9492 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 9493 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff08:07ffff04[0m

[43;30m_fwrite:			[0m
[33m 9496 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 9497 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 9498 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002b31
1 cycles
put_reg (r14) = 01002b31
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002b31[0m

[33m 9499 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002b31:00000001[0m

[33m 9500 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 9502 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 9503 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 9506 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 9507 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002b31
1 cycles
put_reg (r2) = 01002b31
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002b31[0m

[33m 9508 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 9509 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002b31
get_reg (r3) = 00000001
write(1,0x1002b31,1)
MEM[01002b31] => 72d
rwrite(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 9515 10027a9: 02          rts               [0m
MEM[07ffff04] => 32p 05p 00p 01d
put_reg (r0) = 07ffff08
fast return bonus
3 cycles
[36mREGS:  isp 07ffff04:07ffff08[0m

[43;30m__$prout+18:			[0m
[33m 9518 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 9519 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 9520 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 9521 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff08
MEM[07ffff08] => 31d 2bd 00d 01d
put_reg (r0) = 07ffff0c
put_reg (r6) = 01002b31
MEM[07ffff0c] => a0d ffd ffd 07d
put_reg (r0) = 07ffff10
put_reg (r7) = 07ffffa0
MEM[07ffff10] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff14
5 cycles
[36mREGS:  r6 01002dc0:01002b31  r7 00000001:07ffffa0  isp 07ffff08:07ffff14[0m

[43;30m__Printf+83:			[0m
[33m 9526 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 9527 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff70] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 9528 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 9529 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff98] => 02d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x2 + 0x0 = 0x3
1 + 2 + 0 = 3
flags now [32m 0------[0m
put_reg (r10) = 00000003
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000003  psw 0------C:0-------[0m

[33m 9532 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000003
1 cycles
MEM[07ffff98] <= 03d 00d 00d 00d
flags now [32m 0------[0m

[33m 9534 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002b31
get_reg (r11) = 00000001
0x1 + 0x1002b31 + 0x0 = 0x1002b32
1 + 16788273 + 0 = 16788274
flags now [32m 0------[0m
put_reg (r11) = 01002b32
1 cycles
[36mREGS:  r11 00000001:01002b32[0m

[33m 9535 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000072
0x72 - 0x25 - 0x0 = 0x4d
114 - 37 - 0 = 77
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 9536 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 9539 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000072
0x72 - 0x0 - 0x0 = 0x72
114 - 0 - 0 = 114
flags now [32m 0-----C[0m
1 cycles

[33m 9541 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 9542 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002b32
1 cycles
put_reg (r6) = 01002b32
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b31:01002b32[0m

[33m 9543 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 9546 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002b32
MEM[01002b32] => 6ed
1 cycles
put_reg (r12) = 0000006e
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 00000072:0000006e[0m

[33m 9548 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 0000006e
0x6e - 0x0 - 0x0 = 0x6e
110 - 0 - 0 = 110
flags now [32m 0-----C[0m
1 cycles

[33m 9550 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002b32:00000001[0m

[33m 9551 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000006e
0x6e - 0x25 - 0x0 = 0x49
110 - 37 - 0 = 73
flags now [32m 0-----C[0m
1 cycles

[33m 9552 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000003:00000001[0m

[33m 9553 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 9556 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 9558 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 9559 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff70] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 9560 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002b32
1 cycles
put_reg (r2) = 01002b32
flags now [32m 0-----C[0m
[36mREGS:  r2 01002b31:01002b32[0m

[33m 9561 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff6c] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 9562 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 9563 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff10
MEM[07ffff10] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff14:07ffff10[0m

[43;30m__$prout:			[0m
[33m 9566 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffa0
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= a0d ffd ffd 07d
get_reg (r6) = 01002b32
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 32d 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff10:07ffff08[0m

[33m 9568 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b32:01002dc0[0m

[33m 9569 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffa0:00000001[0m

[33m 9570 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002b31:00000001[0m

[33m 9571 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002b32
1 cycles
put_reg (r1) = 01002b32
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002b32[0m

[33m 9572 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002b32:00000001[0m

[33m 9573 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 9574 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff08:07ffff04[0m

[43;30m_fwrite:			[0m
[33m 9577 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 9578 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 9579 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002b32
1 cycles
put_reg (r14) = 01002b32
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002b32[0m

[33m 9580 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002b32:00000001[0m

[33m 9581 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 9583 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 9584 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 9587 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 9588 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002b32
1 cycles
put_reg (r2) = 01002b32
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002b32[0m

[33m 9589 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 9590 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002b32
get_reg (r3) = 00000001
write(1,0x1002b32,1)
MEM[01002b32] => 6ed
nwrite(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 9596 10027a9: 02          rts               [0m
MEM[07ffff04] => 32p 05p 00p 01d
put_reg (r0) = 07ffff08
fast return bonus
3 cycles
[36mREGS:  isp 07ffff04:07ffff08[0m

[43;30m__$prout+18:			[0m
[33m 9599 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 9600 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 9601 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 9602 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff08
MEM[07ffff08] => 32d 2bd 00d 01d
put_reg (r0) = 07ffff0c
put_reg (r6) = 01002b32
MEM[07ffff0c] => a0d ffd ffd 07d
put_reg (r0) = 07ffff10
put_reg (r7) = 07ffffa0
MEM[07ffff10] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff14
5 cycles
[36mREGS:  r6 01002dc0:01002b32  r7 00000001:07ffffa0  isp 07ffff08:07ffff14[0m

[43;30m__Printf+83:			[0m
[33m 9607 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 9608 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff70] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 9609 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 9610 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff98] => 03d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x3 + 0x0 = 0x4
1 + 3 + 0 = 4
flags now [32m 0------[0m
put_reg (r10) = 00000004
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000004  psw 0------C:0-------[0m

[33m 9613 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000004
1 cycles
MEM[07ffff98] <= 04d 00d 00d 00d
flags now [32m 0------[0m

[33m 9615 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002b32
get_reg (r11) = 00000001
0x1 + 0x1002b32 + 0x0 = 0x1002b33
1 + 16788274 + 0 = 16788275
flags now [32m 0------[0m
put_reg (r11) = 01002b33
1 cycles
[36mREGS:  r11 00000001:01002b33[0m

[33m 9616 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000006e
0x6e - 0x25 - 0x0 = 0x49
110 - 37 - 0 = 73
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 9617 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 9620 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 0000006e
0x6e - 0x0 - 0x0 = 0x6e
110 - 0 - 0 = 110
flags now [32m 0-----C[0m
1 cycles

[33m 9622 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 9623 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002b33
1 cycles
put_reg (r6) = 01002b33
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b32:01002b33[0m

[33m 9624 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 9627 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002b33
MEM[01002b33] => 6fd
1 cycles
put_reg (r12) = 0000006f
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 0000006e:0000006f[0m

[33m 9629 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 0000006f
0x6f - 0x0 - 0x0 = 0x6f
111 - 0 - 0 = 111
flags now [32m 0-----C[0m
1 cycles

[33m 9631 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002b33:00000001[0m

[33m 9632 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000006f
0x6f - 0x25 - 0x0 = 0x4a
111 - 37 - 0 = 74
flags now [32m 0-----C[0m
1 cycles

[33m 9633 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000004:00000001[0m

[33m 9634 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 9637 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 9639 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 9640 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff70] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 9641 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002b33
1 cycles
put_reg (r2) = 01002b33
flags now [32m 0-----C[0m
[36mREGS:  r2 01002b32:01002b33[0m

[33m 9642 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff6c] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 9643 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 9644 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff10
MEM[07ffff10] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff14:07ffff10[0m

[43;30m__$prout:			[0m
[33m 9647 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffa0
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= a0d ffd ffd 07d
get_reg (r6) = 01002b33
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 33d 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff10:07ffff08[0m

[33m 9649 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b33:01002dc0[0m

[33m 9650 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffa0:00000001[0m

[33m 9651 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002b32:00000001[0m

[33m 9652 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002b33
1 cycles
put_reg (r1) = 01002b33
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002b33[0m

[33m 9653 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002b33:00000001[0m

[33m 9654 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 9655 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff08:07ffff04[0m

[43;30m_fwrite:			[0m
[33m 9658 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 9659 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 9660 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002b33
1 cycles
put_reg (r14) = 01002b33
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002b33[0m

[33m 9661 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002b33:00000001[0m

[33m 9662 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 9664 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 9665 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 9668 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 9669 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002b33
1 cycles
put_reg (r2) = 01002b33
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002b33[0m

[33m 9670 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 9671 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002b33
get_reg (r3) = 00000001
write(1,0x1002b33,1)
MEM[01002b33] => 6fd
owrite(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 9677 10027a9: 02          rts               [0m
MEM[07ffff04] => 32p 05p 00p 01d
put_reg (r0) = 07ffff08
fast return bonus
3 cycles
[36mREGS:  isp 07ffff04:07ffff08[0m

[43;30m__$prout+18:			[0m
[33m 9680 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 9681 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 9682 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 9683 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff08
MEM[07ffff08] => 33d 2bd 00d 01d
put_reg (r0) = 07ffff0c
put_reg (r6) = 01002b33
MEM[07ffff0c] => a0d ffd ffd 07d
put_reg (r0) = 07ffff10
put_reg (r7) = 07ffffa0
MEM[07ffff10] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff14
5 cycles
[36mREGS:  r6 01002dc0:01002b33  r7 00000001:07ffffa0  isp 07ffff08:07ffff14[0m

[43;30m__Printf+83:			[0m
[33m 9688 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 9689 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff70] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 9690 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 9691 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff98] => 04d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x4 + 0x0 = 0x5
1 + 4 + 0 = 5
flags now [32m 0------[0m
put_reg (r10) = 00000005
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000005  psw 0------C:0-------[0m

[33m 9694 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000005
1 cycles
MEM[07ffff98] <= 05d 00d 00d 00d
flags now [32m 0------[0m

[33m 9696 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002b33
get_reg (r11) = 00000001
0x1 + 0x1002b33 + 0x0 = 0x1002b34
1 + 16788275 + 0 = 16788276
flags now [32m 0------[0m
put_reg (r11) = 01002b34
1 cycles
[36mREGS:  r11 00000001:01002b34[0m

[33m 9697 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000006f
0x6f - 0x25 - 0x0 = 0x4a
111 - 37 - 0 = 74
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 9698 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 9701 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 0000006f
0x6f - 0x0 - 0x0 = 0x6f
111 - 0 - 0 = 111
flags now [32m 0-----C[0m
1 cycles

[33m 9703 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 9704 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002b34
1 cycles
put_reg (r6) = 01002b34
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b33:01002b34[0m

[33m 9705 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 9708 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002b34
MEM[01002b34] => 20d
1 cycles
put_reg (r12) = 00000020
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 0000006f:00000020[0m

[33m 9710 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000020
0x20 - 0x0 - 0x0 = 0x20
32 - 0 - 0 = 32
flags now [32m 0-----C[0m
1 cycles

[33m 9712 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002b34:00000001[0m

[33m 9713 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000020
0x20 - 0x25 - 0x0 = 0xfffffffffffffffb
32 - 37 - 0 = -5
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0------C:0----S--[0m

[33m 9714 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0---S--[0m
[36mREGS:  r10 00000005:00000001[0m

[33m 9715 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 9718 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 9720 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 9721 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff70] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 9722 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002b34
1 cycles
put_reg (r2) = 01002b34
flags now [32m 0-----C[0m
[36mREGS:  r2 01002b33:01002b34[0m

[33m 9723 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff6c] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 9724 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 9725 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff10
MEM[07ffff10] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff14:07ffff10[0m

[43;30m__$prout:			[0m
[33m 9728 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffa0
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= a0d ffd ffd 07d
get_reg (r6) = 01002b34
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 34d 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff10:07ffff08[0m

[33m 9730 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b34:01002dc0[0m

[33m 9731 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffa0:00000001[0m

[33m 9732 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002b33:00000001[0m

[33m 9733 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002b34
1 cycles
put_reg (r1) = 01002b34
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002b34[0m

[33m 9734 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002b34:00000001[0m

[33m 9735 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 9736 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff08:07ffff04[0m

[43;30m_fwrite:			[0m
[33m 9739 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 9740 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 9741 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002b34
1 cycles
put_reg (r14) = 01002b34
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002b34[0m

[33m 9742 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002b34:00000001[0m

[33m 9743 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 9745 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 9746 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 9749 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 9750 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002b34
1 cycles
put_reg (r2) = 01002b34
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002b34[0m

[33m 9751 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 9752 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002b34
get_reg (r3) = 00000001
write(1,0x1002b34,1)
MEM[01002b34] => 20d
 write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 9758 10027a9: 02          rts               [0m
MEM[07ffff04] => 32p 05p 00p 01d
put_reg (r0) = 07ffff08
fast return bonus
3 cycles
[36mREGS:  isp 07ffff04:07ffff08[0m

[43;30m__$prout+18:			[0m
[33m 9761 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 9762 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 9763 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 9764 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff08
MEM[07ffff08] => 34d 2bd 00d 01d
put_reg (r0) = 07ffff0c
put_reg (r6) = 01002b34
MEM[07ffff0c] => a0d ffd ffd 07d
put_reg (r0) = 07ffff10
put_reg (r7) = 07ffffa0
MEM[07ffff10] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff14
5 cycles
[36mREGS:  r6 01002dc0:01002b34  r7 00000001:07ffffa0  isp 07ffff08:07ffff14[0m

[43;30m__Printf+83:			[0m
[33m 9769 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 9770 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff70] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 9771 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 9772 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff98] => 05d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x5 + 0x0 = 0x6
1 + 5 + 0 = 6
flags now [32m 0------[0m
put_reg (r10) = 00000006
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000006  psw 0------C:0-------[0m

[33m 9775 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000006
1 cycles
MEM[07ffff98] <= 06d 00d 00d 00d
flags now [32m 0------[0m

[33m 9777 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002b34
get_reg (r11) = 00000001
0x1 + 0x1002b34 + 0x0 = 0x1002b35
1 + 16788276 + 0 = 16788277
flags now [32m 0------[0m
put_reg (r11) = 01002b35
1 cycles
[36mREGS:  r11 00000001:01002b35[0m

[33m 9778 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000020
0x20 - 0x25 - 0x0 = 0xfffffffffffffffb
32 - 37 - 0 = -5
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 9779 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 9782 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000020
0x20 - 0x0 - 0x0 = 0x20
32 - 0 - 0 = 32
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 9784 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 9785 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002b35
1 cycles
put_reg (r6) = 01002b35
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b34:01002b35[0m

[33m 9786 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 9789 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002b35
MEM[01002b35] => 3dd
1 cycles
put_reg (r12) = 0000003d
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 00000020:0000003d[0m

[33m 9791 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 0000003d
0x3d - 0x0 - 0x0 = 0x3d
61 - 0 - 0 = 61
flags now [32m 0-----C[0m
1 cycles

[33m 9793 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002b35:00000001[0m

[33m 9794 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000003d
0x3d - 0x25 - 0x0 = 0x18
61 - 37 - 0 = 24
flags now [32m 0-----C[0m
1 cycles

[33m 9795 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000006:00000001[0m

[33m 9796 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 9799 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 9801 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 9802 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff70] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 9803 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002b35
1 cycles
put_reg (r2) = 01002b35
flags now [32m 0-----C[0m
[36mREGS:  r2 01002b34:01002b35[0m

[33m 9804 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff6c] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 9805 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 9806 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff10
MEM[07ffff10] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff14:07ffff10[0m

[43;30m__$prout:			[0m
[33m 9809 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffa0
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= a0d ffd ffd 07d
get_reg (r6) = 01002b35
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 35d 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff10:07ffff08[0m

[33m 9811 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b35:01002dc0[0m

[33m 9812 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffa0:00000001[0m

[33m 9813 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002b34:00000001[0m

[33m 9814 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002b35
1 cycles
put_reg (r1) = 01002b35
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002b35[0m

[33m 9815 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002b35:00000001[0m

[33m 9816 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 9817 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff08:07ffff04[0m

[43;30m_fwrite:			[0m
[33m 9820 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 9821 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 9822 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002b35
1 cycles
put_reg (r14) = 01002b35
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002b35[0m

[33m 9823 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002b35:00000001[0m

[33m 9824 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 9826 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 9827 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 9830 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 9831 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002b35
1 cycles
put_reg (r2) = 01002b35
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002b35[0m

[33m 9832 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 9833 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002b35
get_reg (r3) = 00000001
write(1,0x1002b35,1)
MEM[01002b35] => 3dd
=write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 9839 10027a9: 02          rts               [0m
MEM[07ffff04] => 32p 05p 00p 01d
put_reg (r0) = 07ffff08
fast return bonus
3 cycles
[36mREGS:  isp 07ffff04:07ffff08[0m

[43;30m__$prout+18:			[0m
[33m 9842 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 9843 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 9844 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 9845 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff08
MEM[07ffff08] => 35d 2bd 00d 01d
put_reg (r0) = 07ffff0c
put_reg (r6) = 01002b35
MEM[07ffff0c] => a0d ffd ffd 07d
put_reg (r0) = 07ffff10
put_reg (r7) = 07ffffa0
MEM[07ffff10] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff14
5 cycles
[36mREGS:  r6 01002dc0:01002b35  r7 00000001:07ffffa0  isp 07ffff08:07ffff14[0m

[43;30m__Printf+83:			[0m
[33m 9850 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 9851 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff70] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 9852 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 9853 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff98] => 06d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x6 + 0x0 = 0x7
1 + 6 + 0 = 7
flags now [32m 0------[0m
put_reg (r10) = 00000007
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000007  psw 0------C:0-------[0m

[33m 9856 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000007
1 cycles
MEM[07ffff98] <= 07d 00d 00d 00d
flags now [32m 0------[0m

[33m 9858 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002b35
get_reg (r11) = 00000001
0x1 + 0x1002b35 + 0x0 = 0x1002b36
1 + 16788277 + 0 = 16788278
flags now [32m 0------[0m
put_reg (r11) = 01002b36
1 cycles
[36mREGS:  r11 00000001:01002b36[0m

[33m 9859 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000003d
0x3d - 0x25 - 0x0 = 0x18
61 - 37 - 0 = 24
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 9860 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 9863 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 0000003d
0x3d - 0x0 - 0x0 = 0x3d
61 - 0 - 0 = 61
flags now [32m 0-----C[0m
1 cycles

[33m 9865 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 9866 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002b36
1 cycles
put_reg (r6) = 01002b36
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b35:01002b36[0m

[33m 9867 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 9870 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002b36
MEM[01002b36] => 20d
1 cycles
put_reg (r12) = 00000020
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 0000003d:00000020[0m

[33m 9872 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000020
0x20 - 0x0 - 0x0 = 0x20
32 - 0 - 0 = 32
flags now [32m 0-----C[0m
1 cycles

[33m 9874 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002b36:00000001[0m

[33m 9875 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000020
0x20 - 0x25 - 0x0 = 0xfffffffffffffffb
32 - 37 - 0 = -5
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0------C:0----S--[0m

[33m 9876 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0---S--[0m
[36mREGS:  r10 00000007:00000001[0m

[33m 9877 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 9880 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 9882 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 9883 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff70] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 9884 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002b36
1 cycles
put_reg (r2) = 01002b36
flags now [32m 0-----C[0m
[36mREGS:  r2 01002b35:01002b36[0m

[33m 9885 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff6c] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 9886 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 9887 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff10
MEM[07ffff10] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff14:07ffff10[0m

[43;30m__$prout:			[0m
[33m 9890 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffa0
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= a0d ffd ffd 07d
get_reg (r6) = 01002b36
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 36d 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff10:07ffff08[0m

[33m 9892 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b36:01002dc0[0m

[33m 9893 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffa0:00000001[0m

[33m 9894 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002b35:00000001[0m

[33m 9895 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002b36
1 cycles
put_reg (r1) = 01002b36
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002b36[0m

[33m 9896 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002b36:00000001[0m

[33m 9897 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 9898 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff08:07ffff04[0m

[43;30m_fwrite:			[0m
[33m 9901 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 9902 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 9903 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002b36
1 cycles
put_reg (r14) = 01002b36
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002b36[0m

[33m 9904 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002b36:00000001[0m

[33m 9905 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 9907 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 9908 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 9911 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 9912 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002b36
1 cycles
put_reg (r2) = 01002b36
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002b36[0m

[33m 9913 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 9914 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002b36
get_reg (r3) = 00000001
write(1,0x1002b36,1)
MEM[01002b36] => 20d
 write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 9920 10027a9: 02          rts               [0m
MEM[07ffff04] => 32p 05p 00p 01d
put_reg (r0) = 07ffff08
fast return bonus
3 cycles
[36mREGS:  isp 07ffff04:07ffff08[0m

[43;30m__$prout+18:			[0m
[33m 9923 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 9924 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 9925 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 9926 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff08
MEM[07ffff08] => 36d 2bd 00d 01d
put_reg (r0) = 07ffff0c
put_reg (r6) = 01002b36
MEM[07ffff0c] => a0d ffd ffd 07d
put_reg (r0) = 07ffff10
put_reg (r7) = 07ffffa0
MEM[07ffff10] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff14
5 cycles
[36mREGS:  r6 01002dc0:01002b36  r7 00000001:07ffffa0  isp 07ffff08:07ffff14[0m

[43;30m__Printf+83:			[0m
[33m 9931 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 9932 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff70] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 9933 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 9934 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff98] => 07d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x7 + 0x0 = 0x8
1 + 7 + 0 = 8
flags now [32m 0------[0m
put_reg (r10) = 00000008
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000008  psw 0------C:0-------[0m

[33m 9937 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000008
1 cycles
MEM[07ffff98] <= 08d 00d 00d 00d
flags now [32m 0------[0m

[33m 9939 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002b36
get_reg (r11) = 00000001
0x1 + 0x1002b36 + 0x0 = 0x1002b37
1 + 16788278 + 0 = 16788279
flags now [32m 0------[0m
put_reg (r11) = 01002b37
1 cycles
[36mREGS:  r11 00000001:01002b37[0m

[33m 9940 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000020
0x20 - 0x25 - 0x0 = 0xfffffffffffffffb
32 - 37 - 0 = -5
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 9941 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 9944 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000020
0x20 - 0x0 - 0x0 = 0x20
32 - 0 - 0 = 32
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 9946 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 9947 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002b37
1 cycles
put_reg (r6) = 01002b37
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b36:01002b37[0m

[33m 9948 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 9951 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002b37
MEM[01002b37] => 25d
1 cycles
put_reg (r12) = 00000025
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 00000020:00000025[0m

[33m 9953 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000025
0x25 - 0x0 - 0x0 = 0x25
37 - 0 - 0 = 37
flags now [32m 0-----C[0m
1 cycles

[33m 9955 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002b37:00000001[0m

[33m 9956 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000025
0x25 - 0x25 - 0x0 = 0x0
37 - 37 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 9957 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r10 00000008:00000001[0m

[33m 9958 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = false
1 cycles

[33m 9959 100067c: 71baff      add	#-1, r11, r10  [0m
get_reg (r11) = 00000001
0xffffffff + 0x1 + 0x0 = 0x100000000
-1 + 1 + 0 = 0
flags now [32m 0----ZC[0m
put_reg (r10) = 00000000
1 cycles
[36mREGS:  r10 00000001:00000000[0m

[33m 9960 100067f: 610a        cmp	#0, r10       [0m
get_reg (r10) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 9961 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = true
3 cycles

[33m 9964 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002b37
get_reg (r11) = 00000001
0x1 + 0x1002b37 + 0x0 = 0x1002b38
1 + 16788279 + 0 = 16788280
flags now [32m 0------[0m
put_reg (r11) = 01002b38
1 cycles
[36mREGS:  r11 00000001:01002b38  psw 0-----ZC:0-------[0m

[33m 9965 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000025
0x25 - 0x25 - 0x0 = 0x0
37 - 37 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 9966 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = false
1 cycles

[33m 9967 10006a3: 610c        cmp	#0, r12       [0m
get_reg (r12) = 00000025
0x25 - 0x0 - 0x0 = 0x25
37 - 0 - 0 = 37
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 9968 10006a5: 660c        mov.l	#0, r12     [0m
1 cycles
put_reg (r12) = 00000000
flags now [32m 0-----C[0m
[36mREGS:  r12 00000025:00000000[0m

[33m 9969 10006a7: fcdbe1      scne.l	r14        [0m
cond[1] !Z = true
put_reg (r14) = 00000001
1 cycles
[36mREGS:  r14 01002b36:00000001[0m

[33m 9970 10006aa: 4be6        add	r14, r6       [0m
get_reg (r14) = 00000001
get_reg (r6) = 01002b37
0x1002b37 + 0x1 + 0x0 = 0x1002b38
16788279 + 1 + 0 = 16788280
flags now [32m 0------[0m
put_reg (r6) = 01002b38
1 cycles
[36mREGS:  r6 01002b37:01002b38  psw 0------C:0-------[0m

[33m 9971 10006ac: 3e8f00      mov.l	#0, 124[r0]  [0m
1 cycles
MEM[07ffff90] <= 00d 00d 00d 00d
flags now [32m 0------[0m

[33m 9972 10006af: ec8e        mov.l	[r8], r14   [0m
get_reg (r8) = 01002e5c
MEM[01002e5c] => e0d 28d 00d 01d
1 cycles
put_reg (r14) = 010028e0
Rt now 14
flags now [32m 0------[0m
[36mREGS:  r14 00000001:010028e0[0m

[33m 9973 10006b1: 716501      add	#1, r6, r5    [0m
get_reg (r6) = 01002b38
0x1 + 0x1002b38 + 0x0 = 0x1002b39
1 + 16788280 + 0 = 16788281
flags now [32m 0------[0m
put_reg (r5) = 01002b39
1 cycles
[36mREGS:  r5 00000005:01002b39[0m

[33m 9974 10006b4: 586f        movu.b	[r6], r15  [0m
get_reg (r6) = 01002b38
MEM[01002b38] => 64d
1 cycles
put_reg (r15) = 00000064
Rt now 15
flags now [32m 0------[0m
[36mREGS:  r15 01002d2b:00000064[0m

[33m 9975 10006b6: fedfee      movu.w	[r15, r14], r14  [0m
register 15 load stall
get_reg (r15) = 00000064
get_reg (r14) = 010028e0
MEM[010029a8] => 11d 00d
put_reg (r14) = 00000011
Rt now 14
1 cycles
[36mREGS:  r14 010028e0:00000011[0m

[33m 9977 10006b9: 7c5e        btst	#5, r14      [0m
register 14 load stall
get_reg (r14) = 00000011
flags now [32m 0----Z-[0m
1 cycles
[36mREGS:  psw 0-------:0-----Z-[0m

[33m 9979 10006bb: 2016        beq.b	0x010006d1  [0m
cond[0] Z = true
3 cycles

[33m 9982 10006d1: fd386e      movu.b	[r6+], r14  [0m
get_reg (r6) = 01002b38
MEM[01002b38] => 64d
get_reg (r6) = 01002b38
put_reg (r6) = 01002b39
1 cycles
put_reg (r14) = 00000064
Rt now 14
flags now [32m 0----Z-[0m
[36mREGS:  r6 01002b38:01002b39  r14 00000011:00000064[0m

[33m 9983 10006d4: 755e24      cmp	#36, r14      [0m
register 14 load stall
get_reg (r14) = 00000064
0x64 - 0x24 - 0x0 = 0x40
100 - 36 - 0 = 64
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----Z-:0------C[0m

[33m 9985 10006d7: 19          bne.s	0x010006e0  [0m
cond[1] !Z = true
3 cycles

[33m 9988 10006e0: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002b38
1 cycles
put_reg (r6) = 01002b38
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b39:01002b38[0m

[33m 9989 10006e2: 3e8f00      mov.l	#0, 124[r0]  [0m
1 cycles
MEM[07ffff90] <= 00d 00d 00d 00d
flags now [32m 0-----C[0m

[33m 9990 10006e5: 660b        mov.l	#0, r11     [0m
1 cycles
put_reg (r11) = 00000000
flags now [32m 0-----C[0m
[36mREGS:  r11 01002b38:00000000[0m

[33m 9991 10006e7: ef6c        mov.l	r6, r12     [0m
get_reg (r6) = 01002b38
1 cycles
put_reg (r12) = 01002b38
flags now [32m 0-----C[0m
[36mREGS:  r12 00000000:01002b38[0m

[33m 9992 10006e9: e70b1e      mov.l	r11, 120[r0]  [0m
get_reg (r11) = 00000000
1 cycles
MEM[07ffff8c] <= 00d 00d 00d 00d
flags now [32m 0-----C[0m

[33m 9993 10006ec: e70b1d      mov.l	r11, 116[r0]  [0m
get_reg (r11) = 00000000
1 cycles
MEM[07ffff88] <= 00d 00d 00d 00d
flags now [32m 0-----C[0m

[33m 9994 10006ef: e70b1c      mov.l	r11, 112[r0]  [0m
get_reg (r11) = 00000000
1 cycles
MEM[07ffff84] <= 00d 00d 00d 00d
flags now [32m 0-----C[0m

[33m 9995 10006f2: e70b1b      mov.l	r11, 108[r0]  [0m
get_reg (r11) = 00000000
1 cycles
MEM[07ffff80] <= 00d 00d 00d 00d
flags now [32m 0-----C[0m

[33m 9996 10006f5: e70b1a      mov.l	r11, 104[r0]  [0m
get_reg (r11) = 00000000
1 cycles
MEM[07ffff7c] <= 00d 00d 00d 00d
flags now [32m 0-----C[0m

[33m 9997 10006f8: e70b19      mov.l	r11, 100[r0]  [0m
get_reg (r11) = 00000000
1 cycles
MEM[07ffff78] <= 00d 00d 00d 00d
flags now [32m 0-----C[0m

[33m 9998 10006fb: f9049020    mov.b	#32, 144[r0]  [0m
1 cycles
MEM[07ffffa4] <= 20d
flags now [32m 0-----C[0m

[33m 9999 10006ff: d70b46      mov.w	r11, 140[r0]  [0m
get_reg (r11) = 00000000
1 cycles
MEM[07ffffa0] <= 00d 00d
flags now [32m 0-----C[0m

[33m 0000 1000702: 58c2        movu.b	[r12], r2  [0m
get_reg (r12) = 01002b38
MEM[01002b38] => 64d
1 cycles
put_reg (r2) = 00000064
Rt now 2
flags now [32m 0-----C[0m
[36mREGS:  r2 01002b36:00000064[0m

[33m 0001 1000704: ef91        mov.l	r9, r1      [0m
get_reg (r9) = 0100280c
1 cycles
put_reg (r1) = 0100280c
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:0100280c[0m

[33m 0002 1000706: 052b0b00    bsr.a	0x01001231  [0m
put_reg (r0) = 07ffff10
MEM[07ffff10] <= 0au 07u 00u 01d
3 cycles
[36mREGS:  isp 07ffff14:07ffff10[0m

[43;30m_strchr:			[0m
[33m 0005 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 0100280c
MEM[0100280c] => 20d
1 cycles
put_reg (r14) = 00000020
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 00000064:00000020[0m

[33m 0006 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 0100280c
0x1 + 0x100280c + 0x0 = 0x100280d
1 + 16787468 + 0 = 16787469
flags now [32m 0------[0m
put_reg (r15) = 0100280d
1 cycles
[36mREGS:  r15 00000064:0100280d  psw 0------C:0-------[0m

[33m 0007 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000064
1 cycles
put_reg (r5) = 00000064
flags now [32m 0------[0m
[36mREGS:  r5 01002b39:00000064[0m

[33m 0008 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000064
get_reg (r14) = 00000020
0x20 - 0x64 - 0x0 = 0xffffffffffffffbc
32 - 100 - 0 = -68
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0009 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 0010 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 00000020
0x20 - 0x0 - 0x0 = 0x20
32 - 0 - 0 = 32
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 0011 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 0100280d
1 cycles
put_reg (r1) = 0100280d
flags now [32m 0-----C[0m
[36mREGS:  r1 0100280c:0100280d[0m

[33m 0012 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 0015 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 0100280d
MEM[0100280d] => 2bd
1 cycles
put_reg (r14) = 0000002b
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 00000020:0000002b[0m

[33m 0016 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 0100280d
0x1 + 0x100280d + 0x0 = 0x100280e
1 + 16787469 + 0 = 16787470
flags now [32m 0------[0m
put_reg (r15) = 0100280e
1 cycles
[36mREGS:  r15 0100280d:0100280e  psw 0------C:0-------[0m

[33m 0017 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000064
1 cycles
put_reg (r5) = 00000064
flags now [32m 0------[0m

[33m 0018 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000064
get_reg (r14) = 0000002b
0x2b - 0x64 - 0x0 = 0xffffffffffffffc7
43 - 100 - 0 = -57
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0019 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 0020 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 0000002b
0x2b - 0x0 - 0x0 = 0x2b
43 - 0 - 0 = 43
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 0021 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 0100280e
1 cycles
put_reg (r1) = 0100280e
flags now [32m 0-----C[0m
[36mREGS:  r1 0100280d:0100280e[0m

[33m 0022 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 0025 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 0100280e
MEM[0100280e] => 2dd
1 cycles
put_reg (r14) = 0000002d
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 0000002b:0000002d[0m

[33m 0026 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 0100280e
0x1 + 0x100280e + 0x0 = 0x100280f
1 + 16787470 + 0 = 16787471
flags now [32m 0------[0m
put_reg (r15) = 0100280f
1 cycles
[36mREGS:  r15 0100280e:0100280f  psw 0------C:0-------[0m

[33m 0027 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000064
1 cycles
put_reg (r5) = 00000064
flags now [32m 0------[0m

[33m 0028 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000064
get_reg (r14) = 0000002d
0x2d - 0x64 - 0x0 = 0xffffffffffffffc9
45 - 100 - 0 = -55
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0029 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 0030 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 0000002d
0x2d - 0x0 - 0x0 = 0x2d
45 - 0 - 0 = 45
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 0031 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 0100280f
1 cycles
put_reg (r1) = 0100280f
flags now [32m 0-----C[0m
[36mREGS:  r1 0100280e:0100280f[0m

[33m 0032 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 0035 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 0100280f
MEM[0100280f] => 23d
1 cycles
put_reg (r14) = 00000023
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 0000002d:00000023[0m

[33m 0036 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 0100280f
0x1 + 0x100280f + 0x0 = 0x1002810
1 + 16787471 + 0 = 16787472
flags now [32m 0------[0m
put_reg (r15) = 01002810
1 cycles
[36mREGS:  r15 0100280f:01002810  psw 0------C:0-------[0m

[33m 0037 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000064
1 cycles
put_reg (r5) = 00000064
flags now [32m 0------[0m

[33m 0038 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000064
get_reg (r14) = 00000023
0x23 - 0x64 - 0x0 = 0xffffffffffffffbf
35 - 100 - 0 = -65
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0039 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 0040 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 00000023
0x23 - 0x0 - 0x0 = 0x23
35 - 0 - 0 = 35
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 0041 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002810
1 cycles
put_reg (r1) = 01002810
flags now [32m 0-----C[0m
[36mREGS:  r1 0100280f:01002810[0m

[33m 0042 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 0045 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002810
MEM[01002810] => 30d
1 cycles
put_reg (r14) = 00000030
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 00000023:00000030[0m

[33m 0046 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002810
0x1 + 0x1002810 + 0x0 = 0x1002811
1 + 16787472 + 0 = 16787473
flags now [32m 0------[0m
put_reg (r15) = 01002811
1 cycles
[36mREGS:  r15 01002810:01002811  psw 0------C:0-------[0m

[33m 0047 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000064
1 cycles
put_reg (r5) = 00000064
flags now [32m 0------[0m

[33m 0048 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000064
get_reg (r14) = 00000030
0x30 - 0x64 - 0x0 = 0xffffffffffffffcc
48 - 100 - 0 = -52
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0049 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 0050 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 00000030
0x30 - 0x0 - 0x0 = 0x30
48 - 0 - 0 = 48
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 0051 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002811
1 cycles
put_reg (r1) = 01002811
flags now [32m 0-----C[0m
[36mREGS:  r1 01002810:01002811[0m

[33m 0052 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 0055 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002811
MEM[01002811] => 2cd
1 cycles
put_reg (r14) = 0000002c
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 00000030:0000002c[0m

[33m 0056 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002811
0x1 + 0x1002811 + 0x0 = 0x1002812
1 + 16787473 + 0 = 16787474
flags now [32m 0------[0m
put_reg (r15) = 01002812
1 cycles
[36mREGS:  r15 01002811:01002812  psw 0------C:0-------[0m

[33m 0057 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000064
1 cycles
put_reg (r5) = 00000064
flags now [32m 0------[0m

[33m 0058 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000064
get_reg (r14) = 0000002c
0x2c - 0x64 - 0x0 = 0xffffffffffffffc8
44 - 100 - 0 = -56
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0059 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 0060 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 0000002c
0x2c - 0x0 - 0x0 = 0x2c
44 - 0 - 0 = 44
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 0061 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002812
1 cycles
put_reg (r1) = 01002812
flags now [32m 0-----C[0m
[36mREGS:  r1 01002811:01002812[0m

[33m 0062 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 0065 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002812
MEM[01002812] => 3bd
1 cycles
put_reg (r14) = 0000003b
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 0000002c:0000003b[0m

[33m 0066 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002812
0x1 + 0x1002812 + 0x0 = 0x1002813
1 + 16787474 + 0 = 16787475
flags now [32m 0------[0m
put_reg (r15) = 01002813
1 cycles
[36mREGS:  r15 01002812:01002813  psw 0------C:0-------[0m

[33m 0067 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000064
1 cycles
put_reg (r5) = 00000064
flags now [32m 0------[0m

[33m 0068 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000064
get_reg (r14) = 0000003b
0x3b - 0x64 - 0x0 = 0xffffffffffffffd7
59 - 100 - 0 = -41
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0069 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 0070 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 0000003b
0x3b - 0x0 - 0x0 = 0x3b
59 - 0 - 0 = 59
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 0071 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002813
1 cycles
put_reg (r1) = 01002813
flags now [32m 0-----C[0m
[36mREGS:  r1 01002812:01002813[0m

[33m 0072 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 0075 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002813
MEM[01002813] => 3ad
1 cycles
put_reg (r14) = 0000003a
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 0000003b:0000003a[0m

[33m 0076 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002813
0x1 + 0x1002813 + 0x0 = 0x1002814
1 + 16787475 + 0 = 16787476
flags now [32m 0------[0m
put_reg (r15) = 01002814
1 cycles
[36mREGS:  r15 01002813:01002814  psw 0------C:0-------[0m

[33m 0077 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000064
1 cycles
put_reg (r5) = 00000064
flags now [32m 0------[0m

[33m 0078 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000064
get_reg (r14) = 0000003a
0x3a - 0x64 - 0x0 = 0xffffffffffffffd6
58 - 100 - 0 = -42
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0079 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 0080 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 0000003a
0x3a - 0x0 - 0x0 = 0x3a
58 - 0 - 0 = 58
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 0081 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002814
1 cycles
put_reg (r1) = 01002814
flags now [32m 0-----C[0m
[36mREGS:  r1 01002813:01002814[0m

[33m 0082 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 0085 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002814
MEM[01002814] => 5fd
1 cycles
put_reg (r14) = 0000005f
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 0000003a:0000005f[0m

[33m 0086 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002814
0x1 + 0x1002814 + 0x0 = 0x1002815
1 + 16787476 + 0 = 16787477
flags now [32m 0------[0m
put_reg (r15) = 01002815
1 cycles
[36mREGS:  r15 01002814:01002815  psw 0------C:0-------[0m

[33m 0087 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000064
1 cycles
put_reg (r5) = 00000064
flags now [32m 0------[0m

[33m 0088 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000064
get_reg (r14) = 0000005f
0x5f - 0x64 - 0x0 = 0xfffffffffffffffb
95 - 100 - 0 = -5
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0089 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 0090 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 0000005f
0x5f - 0x0 - 0x0 = 0x5f
95 - 0 - 0 = 95
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 0091 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002815
1 cycles
put_reg (r1) = 01002815
flags now [32m 0-----C[0m
[36mREGS:  r1 01002814:01002815[0m

[33m 0092 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 0095 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002815
MEM[01002815] => 00d
1 cycles
put_reg (r14) = 00000000
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 0000005f:00000000[0m

[33m 0096 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002815
0x1 + 0x1002815 + 0x0 = 0x1002816
1 + 16787477 + 0 = 16787478
flags now [32m 0------[0m
put_reg (r15) = 01002816
1 cycles
[36mREGS:  r15 01002815:01002816  psw 0------C:0-------[0m

[33m 0097 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000064
1 cycles
put_reg (r5) = 00000064
flags now [32m 0------[0m

[33m 0098 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000064
get_reg (r14) = 00000000
0x0 - 0x64 - 0x0 = 0xffffffffffffff9c
0 - 100 - 0 = -100
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0099 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 0100 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0----S--:0-----ZC[0m

[33m 0101 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002816
1 cycles
put_reg (r1) = 01002816
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002815:01002816[0m

[33m 0102 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = false
1 cycles

[33m 0103 1001241: 6601        mov.l	#0, r1      [0m
1 cycles
put_reg (r1) = 00000000
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002816:00000000[0m

[33m 0104 1001243: 02          rts               [0m
MEM[07ffff10] => 0ap 07p 00p 01d
put_reg (r0) = 07ffff14
fast return bonus
3 cycles
[36mREGS:  isp 07ffff10:07ffff14[0m

[43;30m__Printf+208:			[0m
[33m 0107 100070a: 6101        cmp	#0, r1        [0m
get_reg (r1) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 0108 100070c: 201f        beq.b	0x0100072b  [0m
cond[0] Z = true
3 cycles

[33m 0111 100072b: 58ce        movu.b	[r12], r14  [0m
get_reg (r12) = 01002b38
MEM[01002b38] => 64d
1 cycles
put_reg (r14) = 00000064
Rt now 14
flags now [32m 0----ZC[0m
[36mREGS:  r14 00000000:00000064[0m

[33m 0112 100072d: 755e2a      cmp	#42, r14      [0m
register 14 load stall
get_reg (r14) = 00000064
0x64 - 0x2a - 0x0 = 0x3a
100 - 42 - 0 = 58
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 0114 1000730: 2120        bne.b	0x01000750  [0m
cond[1] !Z = true
3 cycles

[33m 0117 1000750: 660e        mov.l	#0, r14     [0m
1 cycles
put_reg (r14) = 00000000
flags now [32m 0-----C[0m
[36mREGS:  r14 00000064:00000000[0m

[33m 0118 1000752: efec        mov.l	r14, r12    [0m
get_reg (r14) = 00000000
1 cycles
put_reg (r12) = 00000000
flags now [32m 0-----C[0m
[36mREGS:  r12 01002b38:00000000[0m

[33m 0119 1000754: f9062200    mov.l	#0, 136[r0]  [0m
1 cycles
MEM[07ffff9c] <= 00d 00d 00d 00d
flags now [32m 0-----C[0m

[33m 0120 1000758: ec8f        mov.l	[r8], r15   [0m
get_reg (r8) = 01002e5c
MEM[01002e5c] => e0d 28d 00d 01d
1 cycles
put_reg (r15) = 010028e0
Rt now 15
flags now [32m 0-----C[0m
[36mREGS:  r15 01002816:010028e0[0m

[33m 0121 100075a: ff25eb      add	r14, r11, r5  [0m
get_reg (r14) = 00000000
get_reg (r11) = 00000000
0x0 + 0x0 + 0x0 = 0x0
0 + 0 + 0 = 0
flags now [32m 0----Z-[0m
put_reg (r5) = 00000000
1 cycles
[36mREGS:  r5 00000064:00000000  psw 0------C:0-----Z-[0m

[33m 0122 100075d: fec654      movu.b	[r6, r5], r4  [0m
get_reg (r6) = 01002b38
get_reg (r5) = 00000000
MEM[01002b38] => 64d
put_reg (r4) = 00000064
Rt now 4
1 cycles
[36mREGS:  r4 01002dc0:00000064[0m

[33m 0123 1000760: 4b65        add	r6, r5        [0m
get_reg (r6) = 01002b38
get_reg (r5) = 00000000
0x0 + 0x1002b38 + 0x0 = 0x1002b38
0 + 16788280 + 0 = 16788280
flags now [32m 0------[0m
put_reg (r5) = 01002b38
1 cycles
[36mREGS:  r5 00000000:01002b38  psw 0-----Z-:0-------[0m

[33m 0124 1000762: fed4ff      movu.w	[r4, r15], r15  [0m
get_reg (r4) = 00000064
get_reg (r15) = 010028e0
MEM[010029a8] => 11d 00d
put_reg (r15) = 00000011
Rt now 15
1 cycles
[36mREGS:  r15 010028e0:00000011[0m

[33m 0125 1000765: 7c5f        btst	#5, r15      [0m
register 15 load stall
get_reg (r15) = 00000011
flags now [32m 0----Z-[0m
1 cycles
[36mREGS:  psw 0-------:0-----Z-[0m

[33m 0127 1000767: 2018        beq.b	0x0100077f  [0m
cond[0] Z = true
3 cycles

[33m 0130 100077f: ef5b        mov.l	r5, r11     [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r5) = 01002b38
1 cycles
put_reg (r11) = 01002b38
flags now [32m 0----Z-[0m
[36mREGS:  r11 00000000:01002b38[0m

[33m 0132 1000781: 58be        movu.b	[r11], r14  [0m
get_reg (r11) = 01002b38
MEM[01002b38] => 64d
1 cycles
put_reg (r14) = 00000064
Rt now 14
flags now [32m 0----Z-[0m
[36mREGS:  r14 00000000:00000064[0m

[33m 0133 1000783: 755e2e      cmp	#46, r14      [0m
register 14 load stall
get_reg (r14) = 00000064
0x64 - 0x2e - 0x0 = 0x36
100 - 46 - 0 = 54
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----Z-:0------C[0m

[33m 0135 1000786: 2142        bne.b	0x010007c8  [0m
cond[1] !Z = true
3 cycles

[33m 0138 10007c8: f90620ff    mov.l	#-1, 128[r0]  [0m
1 cycles
MEM[07ffff94] <= ffd ffd ffd ffd
flags now [32m 0-----C[0m

[33m 0139 10007cc: 58b2        movu.b	[r11], r2  [0m
get_reg (r11) = 01002b38
MEM[01002b38] => 64d
1 cycles
put_reg (r2) = 00000064
Rt now 2
flags now [32m 0-----C[0m

[33m 0140 10007ce: fb62302d0001  mov.l	#0x1002d30, r6  [0m
1 cycles
put_reg (r6) = 01002d30
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b38:01002d30[0m

[33m 0141 10007d4: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002d30
1 cycles
put_reg (r1) = 01002d30
flags now [32m 0-----C[0m
[36mREGS:  r1 00000000:01002d30[0m

[33m 0142 10007d6: 055b0a00    bsr.a	0x01001231  [0m
put_reg (r0) = 07ffff10
MEM[07ffff10] <= dau 07u 00u 01d
3 cycles
[36mREGS:  isp 07ffff14:07ffff10[0m

[43;30m_strchr:			[0m
[33m 0145 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002d30
MEM[01002d30] => 68d
1 cycles
put_reg (r14) = 00000068
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 00000064:00000068[0m

[33m 0146 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002d30
0x1 + 0x1002d30 + 0x0 = 0x1002d31
1 + 16788784 + 0 = 16788785
flags now [32m 0------[0m
put_reg (r15) = 01002d31
1 cycles
[36mREGS:  r15 00000011:01002d31  psw 0------C:0-------[0m

[33m 0147 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000064
1 cycles
put_reg (r5) = 00000064
flags now [32m 0------[0m
[36mREGS:  r5 01002b38:00000064[0m

[33m 0148 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000064
get_reg (r14) = 00000068
0x68 - 0x64 - 0x0 = 0x4
104 - 100 - 0 = 4
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 0149 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 0150 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 00000068
0x68 - 0x0 - 0x0 = 0x68
104 - 0 - 0 = 104
flags now [32m 0-----C[0m
1 cycles

[33m 0151 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002d31
1 cycles
put_reg (r1) = 01002d31
flags now [32m 0-----C[0m
[36mREGS:  r1 01002d30:01002d31[0m

[33m 0152 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 0155 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002d31
MEM[01002d31] => 6ad
1 cycles
put_reg (r14) = 0000006a
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 00000068:0000006a[0m

[33m 0156 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002d31
0x1 + 0x1002d31 + 0x0 = 0x1002d32
1 + 16788785 + 0 = 16788786
flags now [32m 0------[0m
put_reg (r15) = 01002d32
1 cycles
[36mREGS:  r15 01002d31:01002d32  psw 0------C:0-------[0m

[33m 0157 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000064
1 cycles
put_reg (r5) = 00000064
flags now [32m 0------[0m

[33m 0158 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000064
get_reg (r14) = 0000006a
0x6a - 0x64 - 0x0 = 0x6
106 - 100 - 0 = 6
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 0159 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 0160 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 0000006a
0x6a - 0x0 - 0x0 = 0x6a
106 - 0 - 0 = 106
flags now [32m 0-----C[0m
1 cycles

[33m 0161 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002d32
1 cycles
put_reg (r1) = 01002d32
flags now [32m 0-----C[0m
[36mREGS:  r1 01002d31:01002d32[0m

[33m 0162 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 0165 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002d32
MEM[01002d32] => 6cd
1 cycles
put_reg (r14) = 0000006c
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 0000006a:0000006c[0m

[33m 0166 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002d32
0x1 + 0x1002d32 + 0x0 = 0x1002d33
1 + 16788786 + 0 = 16788787
flags now [32m 0------[0m
put_reg (r15) = 01002d33
1 cycles
[36mREGS:  r15 01002d32:01002d33  psw 0------C:0-------[0m

[33m 0167 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000064
1 cycles
put_reg (r5) = 00000064
flags now [32m 0------[0m

[33m 0168 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000064
get_reg (r14) = 0000006c
0x6c - 0x64 - 0x0 = 0x8
108 - 100 - 0 = 8
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 0169 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 0170 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 0000006c
0x6c - 0x0 - 0x0 = 0x6c
108 - 0 - 0 = 108
flags now [32m 0-----C[0m
1 cycles

[33m 0171 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002d33
1 cycles
put_reg (r1) = 01002d33
flags now [32m 0-----C[0m
[36mREGS:  r1 01002d32:01002d33[0m

[33m 0172 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 0175 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002d33
MEM[01002d33] => 74d
1 cycles
put_reg (r14) = 00000074
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 0000006c:00000074[0m

[33m 0176 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002d33
0x1 + 0x1002d33 + 0x0 = 0x1002d34
1 + 16788787 + 0 = 16788788
flags now [32m 0------[0m
put_reg (r15) = 01002d34
1 cycles
[36mREGS:  r15 01002d33:01002d34  psw 0------C:0-------[0m

[33m 0177 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000064
1 cycles
put_reg (r5) = 00000064
flags now [32m 0------[0m

[33m 0178 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000064
get_reg (r14) = 00000074
0x74 - 0x64 - 0x0 = 0x10
116 - 100 - 0 = 16
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 0179 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 0180 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 00000074
0x74 - 0x0 - 0x0 = 0x74
116 - 0 - 0 = 116
flags now [32m 0-----C[0m
1 cycles

[33m 0181 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002d34
1 cycles
put_reg (r1) = 01002d34
flags now [32m 0-----C[0m
[36mREGS:  r1 01002d33:01002d34[0m

[33m 0182 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 0185 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002d34
MEM[01002d34] => 7ad
1 cycles
put_reg (r14) = 0000007a
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 00000074:0000007a[0m

[33m 0186 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002d34
0x1 + 0x1002d34 + 0x0 = 0x1002d35
1 + 16788788 + 0 = 16788789
flags now [32m 0------[0m
put_reg (r15) = 01002d35
1 cycles
[36mREGS:  r15 01002d34:01002d35  psw 0------C:0-------[0m

[33m 0187 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000064
1 cycles
put_reg (r5) = 00000064
flags now [32m 0------[0m

[33m 0188 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000064
get_reg (r14) = 0000007a
0x7a - 0x64 - 0x0 = 0x16
122 - 100 - 0 = 22
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 0189 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 0190 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 0000007a
0x7a - 0x0 - 0x0 = 0x7a
122 - 0 - 0 = 122
flags now [32m 0-----C[0m
1 cycles

[33m 0191 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002d35
1 cycles
put_reg (r1) = 01002d35
flags now [32m 0-----C[0m
[36mREGS:  r1 01002d34:01002d35[0m

[33m 0192 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 0195 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002d35
MEM[01002d35] => 4cd
1 cycles
put_reg (r14) = 0000004c
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 0000007a:0000004c[0m

[33m 0196 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002d35
0x1 + 0x1002d35 + 0x0 = 0x1002d36
1 + 16788789 + 0 = 16788790
flags now [32m 0------[0m
put_reg (r15) = 01002d36
1 cycles
[36mREGS:  r15 01002d35:01002d36  psw 0------C:0-------[0m

[33m 0197 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000064
1 cycles
put_reg (r5) = 00000064
flags now [32m 0------[0m

[33m 0198 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000064
get_reg (r14) = 0000004c
0x4c - 0x64 - 0x0 = 0xffffffffffffffe8
76 - 100 - 0 = -24
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0199 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 0200 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 0000004c
0x4c - 0x0 - 0x0 = 0x4c
76 - 0 - 0 = 76
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 0201 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002d36
1 cycles
put_reg (r1) = 01002d36
flags now [32m 0-----C[0m
[36mREGS:  r1 01002d35:01002d36[0m

[33m 0202 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 0205 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002d36
MEM[01002d36] => 00d
1 cycles
put_reg (r14) = 00000000
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 0000004c:00000000[0m

[33m 0206 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002d36
0x1 + 0x1002d36 + 0x0 = 0x1002d37
1 + 16788790 + 0 = 16788791
flags now [32m 0------[0m
put_reg (r15) = 01002d37
1 cycles
[36mREGS:  r15 01002d36:01002d37  psw 0------C:0-------[0m

[33m 0207 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000064
1 cycles
put_reg (r5) = 00000064
flags now [32m 0------[0m

[33m 0208 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000064
get_reg (r14) = 00000000
0x0 - 0x64 - 0x0 = 0xffffffffffffff9c
0 - 100 - 0 = -100
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0209 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 0210 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0----S--:0-----ZC[0m

[33m 0211 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002d37
1 cycles
put_reg (r1) = 01002d37
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002d36:01002d37[0m

[33m 0212 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = false
1 cycles

[33m 0213 1001241: 6601        mov.l	#0, r1      [0m
1 cycles
put_reg (r1) = 00000000
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002d37:00000000[0m

[33m 0214 1001243: 02          rts               [0m
MEM[07ffff10] => dap 07p 00p 01d
put_reg (r0) = 07ffff14
fast return bonus
3 cycles
[36mREGS:  isp 07ffff10:07ffff14[0m

[43;30m__Printf+416:			[0m
[33m 0217 10007da: 6101        cmp	#0, r1        [0m
get_reg (r1) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 0218 10007dc: 660e        mov.l	#0, r14     [0m
1 cycles
put_reg (r14) = 00000000
flags now [32m 0----ZC[0m

[33m 0219 10007de: 14          beq.s	0x010007e2  [0m
cond[0] Z = true
3 cycles

[33m 0222 10007e2: 610e        cmp	#0, r14       [0m
get_reg (r14) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 0223 10007e4: c70e8e      mov.b	r14, 142[r0]  [0m
get_reg (r14) = 00000000
1 cycles
MEM[07ffffa2] <= 00d
flags now [32m 0----ZC[0m

[33m 0224 10007e7: 210f        bne.b	0x010007f6  [0m
cond[1] !Z = false
1 cycles

[33m 0225 10007e9: 58bf        movu.b	[r11], r15  [0m
get_reg (r11) = 01002b38
MEM[01002b38] => 64d
1 cycles
put_reg (r15) = 00000064
Rt now 15
flags now [32m 0----ZC[0m
[36mREGS:  r15 01002d37:00000064[0m

[33m 0226 10007eb: 755f76      cmp	#118, r15     [0m
register 15 load stall
get_reg (r15) = 00000064
0x64 - 0x76 - 0x0 = 0xffffffffffffffee
100 - 118 - 0 = -18
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-----ZC:0----S--[0m

[33m 0228 10007ee: 18          bne.s	0x010007f6  [0m
cond[1] !Z = true
3 cycles

[33m 0231 10007f6: 755e68      cmp	#104, r14     [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r14) = 00000000
0x0 - 0x68 - 0x0 = 0xffffffffffffff98
0 - 104 - 0 = -104
flags now [32m 0---S--[0m
1 cycles

[33m 0233 10007f9: 18          bne.s	0x01000801  [0m
cond[1] !Z = true
3 cycles

[33m 0236 1000801: 755e76      cmp	#118, r14     [0m
get_reg (r14) = 00000000
0x0 - 0x76 - 0x0 = 0xffffffffffffff8a
0 - 118 - 0 = -118
flags now [32m 0---S--[0m
1 cycles

[33m 0237 1000804: 18          bne.s	0x0100080c  [0m
cond[1] !Z = true
3 cycles

[33m 0240 100080c: 755e6c      cmp	#108, r14     [0m
get_reg (r14) = 00000000
0x0 - 0x6c - 0x0 = 0xffffffffffffff94
0 - 108 - 0 = -108
flags now [32m 0---S--[0m
1 cycles

[33m 0241 100080f: 18          bne.s	0x01000817  [0m
cond[1] !Z = true
3 cycles

[33m 0244 1000817: 755e76      cmp	#118, r14     [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r14) = 00000000
0x0 - 0x76 - 0x0 = 0xffffffffffffff8a
0 - 118 - 0 = -118
flags now [32m 0---S--[0m
1 cycles

[33m 0246 100081a: 18          bne.s	0x01000822  [0m
cond[1] !Z = true
3 cycles

[33m 0249 1000822: 755e68      cmp	#104, r14     [0m
get_reg (r14) = 00000000
0x0 - 0x68 - 0x0 = 0xffffffffffffff98
0 - 104 - 0 = -104
flags now [32m 0---S--[0m
1 cycles

[33m 0250 1000825: 210e        bne.b	0x01000833  [0m
cond[1] !Z = true
near forward branch bonus
2 cycles

[33m 0252 1000833: 755e6c      cmp	#108, r14     [0m
get_reg (r14) = 00000000
0x0 - 0x6c - 0x0 = 0xffffffffffffff94
0 - 108 - 0 = -108
flags now [32m 0---S--[0m
1 cycles

[33m 0253 1000836: 2119        bne.b	0x0100084f  [0m
cond[1] !Z = true
3 cycles

[33m 0256 100084f: af8e        mov.l	124[r0], r6  [0m
1 cycle branch alignment penalty
1 cycles
MEM[07ffff90] => 00d 00d 00d 00d
1 cycles
put_reg (r6) = 00000000
Rt now 6
flags now [32m 0---S--[0m
[36mREGS:  r6 01002d30:00000000[0m

[33m 0258 1000851: 6106        cmp	#0, r6        [0m
register 6 load stall
get_reg (r6) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0----S--:0-----ZC[0m

[33m 0260 1000853: 2b1c        ble.b	0x0100086f  [0m
cond[11] (S^O)|Z = true
3 cycles

[33m 0263 100086f: 58b3        movu.b	[r11], r3  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r11) = 01002b38
MEM[01002b38] => 64d
1 cycles
put_reg (r3) = 00000064
Rt now 3
flags now [32m 0----ZC[0m
[36mREGS:  r3 00000001:00000064[0m

[33m 0265 1000871: 710404      add	#4, r0, r4    [0m
0x4 + 0x7ffff14 + 0x0 = 0x7ffff18
4 + 134217492 + 0 = 134217496
flags now [32m 0------[0m
put_reg (r4) = 07ffff18
1 cycles
[36mREGS:  r4 00000064:07ffff18  psw 0-----ZC:0-------[0m

[33m 0266 1000874: 71024c      add	#76, r0, r2   [0m
0x4c + 0x7ffff14 + 0x0 = 0x7ffff60
76 + 134217492 + 0 = 134217568
flags now [32m 0------[0m
put_reg (r2) = 07ffff60
1 cycles
[36mREGS:  r2 00000064:07ffff60[0m

[33m 0267 1000877: 710150      add	#80, r0, r1   [0m
0x50 + 0x7ffff14 + 0x0 = 0x7ffff64
80 + 134217492 + 0 = 134217572
flags now [32m 0------[0m
put_reg (r1) = 07ffff64
1 cycles
[36mREGS:  r1 00000000:07ffff64[0m

[33m 0268 100087a: 05330200    bsr.a	0x01000aad  [0m
put_reg (r0) = 07ffff10
MEM[07ffff10] <= 7eu 08u 00u 01d
3 cycles
[36mREGS:  isp 07ffff14:07ffff10[0m

[43;30m__Putfld:			[0m
[33m 0271 1000aad: 6e69        pushm	r6-r9       [0m
get_reg (r9) = 0100280c
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 0cd 28d 00d 01d
get_reg (r8) = 01002e5c
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 5cd 2ed 00d 01d
get_reg (r7) = 07ffffa0
put_reg (r0) = 07ffff04
MEM[07ffff04] <= a0u ffu ffu 07d
get_reg (r6) = 00000000
put_reg (r0) = 07ffff00
MEM[07ffff00] <= 00d 00d 00d 00d
4 cycles
[36mREGS:  isp 07ffff10:07ffff00[0m

[33m 0275 1000aaf: 6040        sub	#4, r0        [0m
0x7ffff00 - 0x4 - 0x0 = 0x7fffefc
134217472 - 4 - 0 = 134217468
flags now [32m 0-----C[0m
put_reg (r0) = 07fffefc
1 cycles
[36mREGS:  isp 07ffff00:07fffefc  psw 0-------:0------C[0m

[33m 0276 1000ab1: 755325      cmp	#37, r3       [0m
get_reg (r3) = 00000064
0x64 - 0x25 - 0x0 = 0x3f
100 - 37 - 0 = 63
flags now [32m 0-----C[0m
1 cycles

[33m 0277 1000ab4: ef3e        mov.l	r3, r14     [0m
get_reg (r3) = 00000064
1 cycles
put_reg (r14) = 00000064
flags now [32m 0-----C[0m
[36mREGS:  r14 00000000:00000064[0m

[33m 0278 1000ab6: ef15        mov.l	r1, r5      [0m
get_reg (r1) = 07ffff64
1 cycles
put_reg (r5) = 07ffff64
flags now [32m 0-----C[0m
[36mREGS:  r5 00000064:07ffff64[0m

[33m 0279 1000ab8: 754f25      mov.l	#37, r15    [0m
1 cycles
put_reg (r15) = 00000025
flags now [32m 0-----C[0m
[36mREGS:  r15 00000064:00000025[0m

[33m 0280 1000abb: 3a7604      beq.w	0x01000f31  [0m
cond[0] Z = false
1 cycles

[33m 0281 1000abe: 755341      cmp	#65, r3       [0m
get_reg (r3) = 00000064
0x64 - 0x41 - 0x0 = 0x23
100 - 65 - 0 = 35
flags now [32m 0-----C[0m
1 cycles

[33m 0282 1000ac1: 75412d      mov.l	#45, r1     [0m
1 cycles
put_reg (r1) = 0000002d
flags now [32m 0-----C[0m
[36mREGS:  r1 07ffff64:0000002d[0m

[33m 0283 1000ac4: 754620      mov.l	#32, r6     [0m
1 cycles
put_reg (r6) = 00000020
flags now [32m 0-----C[0m
[36mREGS:  r6 00000000:00000020[0m

[33m 0284 1000ac7: 75472b      mov.l	#43, r7     [0m
1 cycles
put_reg (r7) = 0000002b
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffa0:0000002b[0m

[33m 0285 1000aca: 3a0702      beq.w	0x01000cd1  [0m
cond[0] Z = false
1 cycles

[33m 0286 1000acd: 7138bb      add	#-69, r3, r8  [0m
get_reg (r3) = 00000064
0xffffffbb + 0x64 + 0x0 = 0x10000001f
-69 + 100 + 0 = 31
flags now [32m 0-----C[0m
put_reg (r8) = 0000001f
1 cycles
[36mREGS:  r8 01002e5c:0000001f[0m

[33m 0287 1000ad0: 6138        cmp	#3, r8        [0m
get_reg (r8) = 0000001f
0x1f - 0x3 - 0x0 = 0x1c
31 - 3 - 0 = 28
flags now [32m 0-----C[0m
1 cycles

[33m 0288 1000ad2: 2205        bc.b	0x01000ad7   [0m
cond[2] C = true
near forward branch bonus
2 cycles

[33m 0290 1000ad7: 755353      cmp	#83, r3       [0m
get_reg (r3) = 00000064
0x64 - 0x53 - 0x0 = 0x11
100 - 83 - 0 = 17
flags now [32m 0-----C[0m
1 cycles

[33m 0291 1000ada: fb86ff      mov.l	#-1, r8     [0m
1 cycles
put_reg (r8) = ffffffff
flags now [32m 0-----C[0m
[36mREGS:  r8 0000001f:ffffffff[0m

[33m 0292 1000add: 3ac903      beq.w	0x01000ea6  [0m
cond[0] Z = false
1 cycles

[33m 0293 1000ae0: 755358      cmp	#88, r3       [0m
get_reg (r3) = 00000064
0x64 - 0x58 - 0x0 = 0xc
100 - 88 - 0 = 12
flags now [32m 0-----C[0m
1 cycles

[33m 0294 1000ae3: 3a5501      beq.w	0x01000c38  [0m
cond[0] Z = false
1 cycles

[33m 0295 1000ae6: 755361      cmp	#97, r3       [0m
get_reg (r3) = 00000064
0x64 - 0x61 - 0x0 = 0x3
100 - 97 - 0 = 3
flags now [32m 0-----C[0m
1 cycles

[33m 0296 1000ae9: 3ae801      beq.w	0x01000cd1  [0m
cond[0] Z = false
1 cycles

[33m 0297 1000aec: 755363      cmp	#99, r3       [0m
get_reg (r3) = 00000064
0x64 - 0x63 - 0x0 = 0x1
100 - 99 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 0298 1000aef: 205e        beq.b	0x01000b4d  [0m
cond[0] Z = false
1 cycles

[33m 0299 1000af1: 755364      cmp	#100, r3      [0m
get_reg (r3) = 00000064
0x64 - 0x64 - 0x0 = 0x0
100 - 100 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 0300 1000af4: 3ab000      beq.w	0x01000ba4  [0m
cond[0] Z = true
3 cycles

[33m 0303 1000ba4: ed5f0b      mov.l	44[r5], r15  [0m
get_reg (r5) = 07ffff64
MEM[07ffff90] => 00d 00d 00d 00d
1 cycles
put_reg (r15) = 00000000
Rt now 15
flags now [32m 0----ZC[0m
[36mREGS:  r15 00000025:00000000[0m

[33m 0304 1000ba7: 59533e      movu.b	62[r5], r3  [0m
get_reg (r5) = 07ffff64
MEM[07ffffa2] => 00d
1 cycles
put_reg (r3) = 00000000
Rt now 3
flags now [32m 0----ZC[0m
[36mREGS:  r3 00000064:00000000[0m

[33m 0305 1000baa: 610f        cmp	#0, r15       [0m
get_reg (r15) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 0306 1000bac: 2734        bn.b	0x01000be0   [0m
cond[7] S = false
1 cycles

[33m 0307 1000bae: 75536c      cmp	#108, r3      [0m
get_reg (r3) = 00000000
0x0 - 0x6c - 0x0 = 0xffffffffffffff94
0 - 108 - 0 = -108
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-----ZC:0----S--[0m

[33m 0308 1000bb1: ec2f        mov.l	[r2], r15   [0m
get_reg (r2) = 07ffff60
MEM[07ffff60] => dcd ffd ffd 07d
1 cycles
put_reg (r15) = 07ffffdc
Rt now 15
flags now [32m 0---S--[0m
[36mREGS:  r15 00000000:07ffffdc[0m

[33m 0309 1000bb3: 2017        beq.b	0x01000bca  [0m
cond[0] Z = false
1 cycles

[33m 0310 1000bb5: 755371      cmp	#113, r3      [0m
get_reg (r3) = 00000000
0x0 - 0x71 - 0x0 = 0xffffffffffffff8f
0 - 113 - 0 = -113
flags now [32m 0---S--[0m
1 cycles

[33m 0311 1000bb8: 16          beq.s	0x01000bbe  [0m
cond[0] Z = false
1 cycles

[33m 0312 1000bb9: 75536a      cmp	#106, r3      [0m
get_reg (r3) = 00000000
0x0 - 0x6a - 0x0 = 0xffffffffffffff96
0 - 106 - 0 = -106
flags now [32m 0---S--[0m
1 cycles

[33m 0313 1000bbc: 210e        bne.b	0x01000bca  [0m
cond[1] !Z = true
near forward branch bonus
2 cycles

[33m 0315 1000bca: 71f304      add	#4, r15, r3   [0m
get_reg (r15) = 07ffffdc
0x4 + 0x7ffffdc + 0x0 = 0x7ffffe0
4 + 134217692 + 0 = 134217696
flags now [32m 0------[0m
put_reg (r3) = 07ffffe0
1 cycles
[36mREGS:  r3 00000000:07ffffe0  psw 0----S--:0-------[0m

[33m 0316 1000bcd: e323        mov.l	r3, [r2]    [0m
get_reg (r3) = 07ffffe0
1 cycles
get_reg (r2) = 07ffff60
MEM[07ffff60] <= e0d ffd ffd 07d
flags now [32m 0------[0m

[33m 0317 1000bcf: ecff        mov.l	[r15], r15  [0m
get_reg (r15) = 07ffffdc
MEM[07ffffdc] => 00d 00d 00d 00d
1 cycles
put_reg (r15) = 00000000
Rt now 15
flags now [32m 0------[0m
[36mREGS:  r15 07ffffdc:00000000[0m

[33m 0318 1000bd1: fdbff3      shar	#31, r15, r3  [0m
register 15 load stall
get_reg (r15) = 00000000
0 >>= 31
flags now [32m 0----Z-[0m
put_reg (r3) = 00000000
1 cycles
[36mREGS:  r3 07ffffe0:00000000  psw 0-------:0-----Z-[0m

[33m 0320 1000bd4: e35f        mov.l	r15, [r5]   [0m
get_reg (r15) = 00000000
1 cycles
get_reg (r5) = 07ffff64
MEM[07ffff64] <= 00u 00u 00u 00u
flags now [32m 0----Z-[0m

[33m 0321 1000bd6: a05b        mov.l	r3, 4[r5]   [0m
get_reg (r3) = 00000000
1 cycles
get_reg (r5) = 07ffff64
MEM[07ffff68] <= 00u 00u 00u 00u
flags now [32m 0----Z-[0m

[33m 0322 1000bd8: aadb        mov.l	44[r5], r3  [0m
get_reg (r5) = 07ffff64
MEM[07ffff90] => 00d 00d 00d 00d
1 cycles
put_reg (r3) = 00000000
Rt now 3
flags now [32m 0----Z-[0m

[33m 0323 1000bda: 6013        sub	#1, r3        [0m
register 3 load stall
get_reg (r3) = 00000000
0x0 - 0x1 - 0x0 = 0xffffffffffffffff
0 - 1 - 0 = -1
flags now [32m 0---S--[0m
put_reg (r3) = ffffffff
1 cycles
[36mREGS:  r3 00000000:ffffffff  psw 0-----Z-:0----S--[0m

[33m 0325 1000bdc: a2db        mov.l	r3, 44[r5]  [0m
get_reg (r3) = ffffffff
1 cycles
get_reg (r5) = 07ffff64
MEM[07ffff90] <= ffd ffd ffd ffd
flags now [32m 0---S--[0m

[33m 0326 1000bde: 2ec6        bra.b	0x01000ba4  [0m
3 cycles

[33m 0329 1000ba4: ed5f0b      mov.l	44[r5], r15  [0m
get_reg (r5) = 07ffff64
MEM[07ffff90] => ffd ffd ffd ffd
1 cycles
put_reg (r15) = ffffffff
Rt now 15
flags now [32m 0---S--[0m
[36mREGS:  r15 00000000:ffffffff[0m

[33m 0330 1000ba7: 59533e      movu.b	62[r5], r3  [0m
get_reg (r5) = 07ffff64
MEM[07ffffa2] => 00d
1 cycles
put_reg (r3) = 00000000
Rt now 3
flags now [32m 0---S--[0m
[36mREGS:  r3 ffffffff:00000000[0m

[33m 0331 1000baa: 610f        cmp	#0, r15       [0m
get_reg (r15) = ffffffff
0xffffffff - 0x0 - 0x0 = 0xffffffff
-1 - 0 - 0 = -1
flags now [32m 0---S-C[0m
1 cycles
[36mREGS:  psw 0----S--:0----S-C[0m

[33m 0332 1000bac: 2734        bn.b	0x01000be0   [0m
cond[7] S = true
3 cycles

[33m 0335 1000be0: 755368      cmp	#104, r3      [0m
get_reg (r3) = 00000000
0x0 - 0x68 - 0x0 = 0xffffffffffffff98
0 - 104 - 0 = -104
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0----S-C:0----S--[0m

[33m 0336 1000be3: 1d          bne.s	0x01000be8  [0m
cond[1] !Z = true
3 cycles

[33m 0339 1000be8: 755362      cmp	#98, r3       [0m
get_reg (r3) = 00000000
0x0 - 0x62 - 0x0 = 0xffffffffffffff9e
0 - 98 - 0 = -98
flags now [32m 0---S--[0m
1 cycles

[33m 0340 1000beb: 1d          bne.s	0x01000bf0  [0m
cond[1] !Z = true
3 cycles

[33m 0343 1000bf0: 755374      cmp	#116, r3      [0m
get_reg (r3) = 00000000
0x0 - 0x74 - 0x0 = 0xffffffffffffff8c
0 - 116 - 0 = -116
flags now [32m 0---S--[0m
1 cycles

[33m 0344 1000bf3: 15          beq.s	0x01000bf8  [0m
cond[0] Z = false
1 cycles

[33m 0345 1000bf4: 75537a      cmp	#122, r3      [0m
get_reg (r3) = 00000000
0x0 - 0x7a - 0x0 = 0xffffffffffffff86
0 - 122 - 0 = -122
flags now [32m 0---S--[0m
1 cycles

[33m 0346 1000bf7: 1a          bne.s	0x01000c01  [0m
cond[1] !Z = true
3 cycles

[33m 0349 1000c01: ed5f01      mov.l	4[r5], r15  [0m
get_reg (r5) = 07ffff64
MEM[07ffff68] => 00d 00d 00d 00d
1 cycles
put_reg (r15) = 00000000
Rt now 15
flags now [32m 0---S--[0m
[36mREGS:  r15 ffffffff:00000000[0m

[33m 0350 1000c04: 610f        cmp	#0, r15       [0m
register 15 load stall
get_reg (r15) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0----S--:0-----ZC[0m

[33m 0352 1000c06: 260d        bpz.b	0x01000c13  [0m
cond[6] !S = true
near forward branch bonus
2 cycles

[33m 0354 1000c13: bfd1        movu.w	60[r5], r1  [0m
get_reg (r5) = 07ffff64
MEM[07ffffa0] => 00d 00d
1 cycles
put_reg (r1) = 00000000
Rt now 1
flags now [32m 0----ZC[0m
[36mREGS:  r1 0000002d:00000000[0m

[33m 0355 1000c15: 7c11        btst	#1, r1       [0m
register 1 load stall
get_reg (r1) = 00000000
flags now [32m 0----Z-[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-----Z-[0m

[33m 0357 1000c17: 2110        bne.b	0x01000c27  [0m
cond[1] !Z = false
1 cycles

[33m 0358 1000c19: 7c01        btst	#0, r1       [0m
get_reg (r1) = 00000000
flags now [32m 0----Z-[0m
1 cycles

[33m 0359 1000c1b: 3aa500      beq.w	0x01000cc0  [0m
cond[0] Z = true
3 cycles

[33m 0362 1000cc0: ef51        mov.l	r5, r1      [0m
get_reg (r5) = 07ffff64
1 cycles
put_reg (r1) = 07ffff64
flags now [32m 0----Z-[0m
[36mREGS:  r1 00000000:07ffff64[0m

[33m 0363 1000cc2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000064
1 cycles
put_reg (r2) = 00000064
flags now [32m 0----Z-[0m
[36mREGS:  r2 07ffff60:00000064[0m

[33m 0364 1000cc4: 06895405    add	20[r5].l, r4  [0m
get_reg (r5) = 07ffff64
MEM[07ffff78] => 00d 00d 00d 00d
get_reg (r4) = 07ffff18
0x7ffff18 + 0x0 + 0x0 = 0x7ffff18
134217496 + 0 + 0 = 134217496
flags now [32m 0------[0m
put_reg (r4) = 07ffff18
Rt now 4
3 cycles
[36mREGS:  psw 0-----Z-:0-------[0m

[33m 0367 1000cc8: a154        mov.l	r4, 16[r5]  [0m
register 4 load stall
get_reg (r4) = 07ffff18
1 cycles
get_reg (r5) = 07ffff64
MEM[07ffff74] <= 18u ffu ffu 07u
flags now [32m 0------[0m

[33m 0369 1000cca: 05880b00    bsr.a	0x01001852  [0m
put_reg (r0) = 07fffef8
MEM[07fffef8] <= ced 0cd 00d 01d
3 cycles
[36mREGS:  isp 07fffefc:07fffef8[0m

[43;30m__Litob:			[0m
[33m 0372 1001852: 6e6d        pushm	r6-r13      [0m
get_reg (r13) = 010027d0
put_reg (r0) = 07fffef4
MEM[07fffef4] <= d0d 27d 00d 01d
get_reg (r12) = 00000000
put_reg (r0) = 07fffef0
MEM[07fffef0] <= 00u 00u 00u 00d
get_reg (r11) = 01002b38
put_reg (r0) = 07fffeec
MEM[07fffeec] <= 38u 2bu 00u 01u
get_reg (r10) = 00000000
put_reg (r0) = 07fffee8
MEM[07fffee8] <= 00u 00u 00u 00u
get_reg (r9) = 0100280c
put_reg (r0) = 07fffee4
MEM[07fffee4] <= 0cu 28u 00u 01u
get_reg (r8) = ffffffff
put_reg (r0) = 07fffee0
MEM[07fffee0] <= ffu ffu ffu ffu
get_reg (r7) = 0000002b
put_reg (r0) = 07fffedc
MEM[07fffedc] <= 2bu 00u 00u 00u
get_reg (r6) = 00000020
put_reg (r0) = 07fffed8
MEM[07fffed8] <= 20u 00u 00u 00u
8 cycles
[36mREGS:  isp 07fffef8:07fffed8[0m

[33m 0380 1001854: fb62bb280001  mov.l	#0x10028bb, r6  [0m
1 cycles
put_reg (r6) = 010028bb
flags now [32m 0------[0m
[36mREGS:  r6 00000020:010028bb[0m

[33m 0381 100185a: fbe2cc280001  mov.l	#0x10028cc, r14  [0m
1 cycles
put_reg (r14) = 010028cc
flags now [32m 0------[0m
[36mREGS:  r14 00000064:010028cc[0m

[33m 0382 1001860: 7100e8      add	#-24, r0, r0  [0m
0xffffffe8 + 0x7fffed8 + 0x0 = 0x107fffec0
-24 + 134217432 + 0 = 134217408
flags now [32m 0-----C[0m
put_reg (r0) = 07fffec0
1 cycles
[36mREGS:  isp 07fffed8:07fffec0  psw 0-------:0------C[0m

[33m 0383 1001863: 755258      cmp	#88, r2       [0m
get_reg (r2) = 00000064
0x64 - 0x58 - 0x0 = 0xc
100 - 88 - 0 = 12
flags now [32m 0-----C[0m
1 cycles

[33m 0384 1001866: fc4be6      stz	r14, r6       [0m
cond[0] Z = false
1 cycles

[33m 0385 1001869: 75526f      cmp	#111, r2      [0m
get_reg (r2) = 00000064
0x64 - 0x6f - 0x0 = 0xfffffffffffffff5
100 - 111 - 0 = -11
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0------C:0----S--[0m

[33m 0386 100186c: ef17        mov.l	r1, r7      [0m
get_reg (r1) = 07ffff64
1 cycles
put_reg (r7) = 07ffff64
flags now [32m 0---S--[0m
[36mREGS:  r7 0000002b:07ffff64[0m

[33m 0387 100186e: 6688        mov.l	#8, r8      [0m
1 cycles
put_reg (r8) = 00000008
flags now [32m 0---S--[0m
[36mREGS:  r8 ffffffff:00000008[0m

[33m 0388 1001870: 200f        beq.b	0x0100187f  [0m
cond[0] Z = false
1 cycles

[33m 0389 1001872: 755278      cmp	#120, r2      [0m
get_reg (r2) = 00000064
0x64 - 0x78 - 0x0 = 0xffffffffffffffec
100 - 120 - 0 = -20
flags now [32m 0---S--[0m
1 cycles

[33m 0390 1001875: 17          beq.s	0x0100187c  [0m
cond[0] Z = false
1 cycles

[33m 0391 1001876: 755258      cmp	#88, r2       [0m
get_reg (r2) = 00000064
0x64 - 0x58 - 0x0 = 0xc
100 - 88 - 0 = 12
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 0392 1001879: 66a8        mov.l	#10, r8     [0m
1 cycles
put_reg (r8) = 0000000a
flags now [32m 0-----C[0m
[36mREGS:  r8 00000008:0000000a[0m

[33m 0393 100187b: 1c          bne.s	0x0100187f  [0m
cond[1] !Z = true
3 cycles

[33m 0396 100187f: ed7901      mov.l	4[r7], r9   [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r7) = 07ffff64
MEM[07ffff68] => 00d 00d 00d 00d
1 cycles
put_reg (r9) = 00000000
Rt now 9
flags now [32m 0-----C[0m
[36mREGS:  r9 0100280c:00000000[0m

[33m 0398 1001882: fdbf8b      shar	#31, r8, r11  [0m
get_reg (r8) = 0000000a
10 >>= 31
flags now [32m 0----Z-[0m
put_reg (r11) = 00000000
1 cycles
[36mREGS:  r11 01002b38:00000000  psw 0------C:0-----Z-[0m

[33m 0399 1001885: 755264      cmp	#100, r2      [0m
get_reg (r2) = 00000064
0x64 - 0x64 - 0x0 = 0x0
100 - 100 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-----Z-:0-----ZC[0m

[33m 0400 1001888: ec7a        mov.l	[r7], r10   [0m
get_reg (r7) = 07ffff64
MEM[07ffff64] => 00d 00d 00d 00d
1 cycles
put_reg (r10) = 00000000
Rt now 10
flags now [32m 0----ZC[0m

[33m 0401 100188a: fcdbe1      scne.l	r14        [0m
cond[1] !Z = false
put_reg (r14) = 00000000
1 cycles
[36mREGS:  r14 010028cc:00000000[0m

[33m 0402 100188d: 755269      cmp	#105, r2      [0m
get_reg (r2) = 00000064
0x64 - 0x69 - 0x0 = 0xfffffffffffffffb
100 - 105 - 0 = -5
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-----ZC:0----S--[0m

[33m 0403 1001890: fcdbf1      scne.l	r15        [0m
cond[1] !Z = true
put_reg (r15) = 00000001
1 cycles
[36mREGS:  r15 00000000:00000001[0m

[33m 0404 1001893: fc33fe      tst	r15, r14      [0m
get_reg (r14) = 00000000
get_reg (r15) = 00000001
0x1 & 0x0 = 0x0
flags now [32m 0----Z-[0m
1 cycles
[36mREGS:  psw 0----S--:0-----Z-[0m

[33m 0405 1001896: 2110        bne.b	0x010018a6  [0m
cond[1] !Z = false
1 cycles

[33m 0406 1001898: 6109        cmp	#0, r9        [0m
get_reg (r9) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-----Z-:0-----ZC[0m

[33m 0407 100189a: 260c        bpz.b	0x010018a6  [0m
cond[6] !S = true
near forward branch bonus
2 cycles

[33m 0409 10018a6: ff5e9a      or	r9, r10, r14   [0m
get_reg (r9) = 00000000
get_reg (r10) = 00000000
0x0 | 0x0 = 0x0
flags now [32m 0----ZC[0m
put_reg (r14) = 00000000
1 cycles

[33m 0410 10018a9: 754c18      mov.l	#24, r12    [0m
1 cycles
put_reg (r12) = 00000018
flags now [32m 0----ZC[0m
[36mREGS:  r12 00000000:00000018[0m

[33m 0411 10018ac: 19          bne.s	0x010018b5  [0m
cond[1] !Z = false
1 cycles

[33m 0412 10018ad: ab71        mov.l	48[r7], r1  [0m
get_reg (r7) = 07ffff64
MEM[07ffff94] => ffd ffd ffd ffd
1 cycles
put_reg (r1) = ffffffff
Rt now 1
flags now [32m 0----ZC[0m
[36mREGS:  r1 07ffff64:ffffffff[0m

[33m 0413 10018af: efcd        mov.l	r12, r13    [0m
get_reg (r12) = 00000018
1 cycles
put_reg (r13) = 00000018
flags now [32m 0----ZC[0m
[36mREGS:  r13 010027d0:00000018[0m

[33m 0414 10018b1: 6101        cmp	#0, r1        [0m
get_reg (r1) = ffffffff
0xffffffff - 0x0 - 0x0 = 0xffffffff
-1 - 0 - 0 = -1
flags now [32m 0---S-C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0----S-C[0m

[33m 0415 10018b3: 2016        beq.b	0x010018c9  [0m
cond[0] Z = false
1 cycles

[33m 0416 10018b5: efa1        mov.l	r10, r1     [0m
get_reg (r10) = 00000000
1 cycles
put_reg (r1) = 00000000
flags now [32m 0---S-C[0m
[36mREGS:  r1 ffffffff:00000000[0m

[33m 0417 10018b7: ef92        mov.l	r9, r2      [0m
get_reg (r9) = 00000000
1 cycles
put_reg (r2) = 00000000
flags now [32m 0---S-C[0m
[36mREGS:  r2 00000064:00000000[0m

[33m 0418 10018b9: ef83        mov.l	r8, r3      [0m
get_reg (r8) = 0000000a
1 cycles
put_reg (r3) = 0000000a
flags now [32m 0---S-C[0m
[36mREGS:  r3 00000000:0000000a[0m

[33m 0419 10018bb: efb4        mov.l	r11, r4     [0m
get_reg (r11) = 00000000
1 cycles
put_reg (r4) = 00000000
flags now [32m 0---S-C[0m
[36mREGS:  r4 07ffff18:00000000[0m

[33m 0420 10018bd: 05990800    bsr.a	0x01002156  [0m
put_reg (r0) = 07fffebc
MEM[07fffebc] <= c1u 18u 00u 01u
3 cycles
[36mREGS:  isp 07fffec0:07fffebc[0m

[43;30m__COM_MOD64u:			[0m
[33m 0423 1002156: fd7cc40000ff  tst	#0xffff0000, r4  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r4) = 00000000
0xffff0000 & 0x0 = 0x0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0----S-C:0-----ZC[0m

[33m 0425 100215c: 202b        beq.b	0x01002187  [0m
cond[0] Z = true
3 cycles

[43;30mIXI6DIV:			[0m
[33m 0428 1002187: 6104        cmp	#0, r4        [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r4) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 0430 1002189: 2010        beq.b	0x01002199  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[43;30mIXI4DIV:			[0m
[33m 0432 1002199: fd7cc30000ff  tst	#0xffff0000, r3  [0m
get_reg (r3) = 0000000a
0xffff0000 & 0xa = 0x0
flags now [32m 0----ZC[0m
1 cycles

[33m 0433 100219f: 12          beq.s	0x010021a9  [0m
cond[0] Z = true
3 cycles

[43;30mIXI2DIV:			[0m
[33m 0436 10021a9: 6102        cmp	#0, r2        [0m
get_reg (r2) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 0437 10021ab: 1e          bne.s	0x010021b1  [0m
cond[1] !Z = false
1 cycles

[33m 0438 10021ac: 6101        cmp	#0, r1        [0m
get_reg (r1) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 0439 10021ae: 2123        bne.b	0x010021d1  [0m
cond[1] !Z = false
1 cycles

[33m 0440 10021b0: 02          rts               [0m
MEM[07fffebc] => c1p 18p 00p 01d
put_reg (r0) = 07fffec0
fast return bonus
3 cycles
[36mREGS:  isp 07fffebc:07fffec0[0m

[43;30m__Litob+111:			[0m
[33m 0443 10018c1: fec611      movu.b	[r6, r1], r1  [0m
get_reg (r6) = 010028bb
get_reg (r1) = 00000000
MEM[010028bb] => 30d
put_reg (r1) = 00000030
Rt now 1
1 cycles
[36mREGS:  r1 00000000:00000030[0m

[33m 0444 10018c4: 754d17      mov.l	#23, r13    [0m
1 cycles
put_reg (r13) = 00000017
flags now [32m 0----ZC[0m
[36mREGS:  r13 00000018:00000017[0m

[33m 0445 10018c7: 8589        mov.b	r1, 23[r0]  [0m
get_reg (r1) = 00000030
1 cycles
MEM[07fffed7] <= 30u
flags now [32m 0----ZC[0m

[33m 0446 10018c9: efa1        mov.l	r10, r1     [0m
get_reg (r10) = 00000000
1 cycles
put_reg (r1) = 00000000
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000030:00000000[0m

[33m 0447 10018cb: ef92        mov.l	r9, r2      [0m
get_reg (r9) = 00000000
1 cycles
put_reg (r2) = 00000000
flags now [32m 0----ZC[0m

[33m 0448 10018cd: ef83        mov.l	r8, r3      [0m
get_reg (r8) = 0000000a
1 cycles
put_reg (r3) = 0000000a
flags now [32m 0----ZC[0m

[33m 0449 10018cf: efb4        mov.l	r11, r4     [0m
get_reg (r11) = 00000000
1 cycles
put_reg (r4) = 00000000
flags now [32m 0----ZC[0m

[33m 0450 10018d1: 05ec0700    bsr.a	0x010020bd  [0m
put_reg (r0) = 07fffebc
MEM[07fffebc] <= d5u 18u 00u 01d
3 cycles
[36mREGS:  isp 07fffec0:07fffebc[0m

[43;30m__COM_DIV64u:			[0m
[33m 0453 10020bd: fd7cc40000ff  tst	#0xffff0000, r4  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r4) = 00000000
0xffff0000 & 0x0 = 0x0
flags now [32m 0----ZC[0m
1 cycles

[33m 0455 10020c3: 2037        beq.b	0x010020fa  [0m
cond[0] Z = true
3 cycles

[43;30mIXI6DIV:			[0m
[33m 0458 10020fa: 6104        cmp	#0, r4        [0m
get_reg (r4) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 0459 10020fc: 2010        beq.b	0x0100210c  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[43;30mIXI4DIV:			[0m
[33m 0461 100210c: fd7cc30000ff  tst	#0xffff0000, r3  [0m
get_reg (r3) = 0000000a
0xffff0000 & 0xa = 0x0
flags now [32m 0----ZC[0m
1 cycles

[33m 0462 1002112: 12          beq.s	0x0100211c  [0m
cond[0] Z = true
3 cycles

[43;30mIXI2DIV:			[0m
[33m 0465 100211c: 6102        cmp	#0, r2        [0m
get_reg (r2) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 0466 100211e: 1e          bne.s	0x01002124  [0m
cond[1] !Z = false
1 cycles

[33m 0467 100211f: 6101        cmp	#0, r1        [0m
get_reg (r1) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 0468 1002121: 2131        bne.b	0x01002152  [0m
cond[1] !Z = false
1 cycles

[33m 0469 1002123: 02          rts               [0m
MEM[07fffebc] => d5p 18p 00p 01d
put_reg (r0) = 07fffec0
fast return bonus
3 cycles
[36mREGS:  isp 07fffebc:07fffec0[0m

[43;30m__Litob+131:			[0m
[33m 0472 10018d5: 71daff      add	#-1, r13, r10  [0m
get_reg (r13) = 00000017
0xffffffff + 0x17 + 0x0 = 0x100000016
-1 + 23 + 0 = 22
flags now [32m 0-----C[0m
put_reg (r10) = 00000016
1 cycles
[36mREGS:  r10 00000000:00000016  psw 0-----ZC:0------C[0m

[33m 0473 10018d8: ef19        mov.l	r1, r9      [0m
get_reg (r1) = 00000000
1 cycles
put_reg (r9) = 00000000
flags now [32m 0-----C[0m

[33m 0474 10018da: ff5e29      or	r2, r9, r14    [0m
get_reg (r2) = 00000000
get_reg (r9) = 00000000
0x0 | 0x0 = 0x0
flags now [32m 0----ZC[0m
put_reg (r14) = 00000000
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 0475 10018dd: 71af01      add	#1, r10, r15  [0m
get_reg (r10) = 00000016
0x1 + 0x16 + 0x0 = 0x17
1 + 22 + 0 = 23
flags now [32m 0------[0m
put_reg (r15) = 00000017
1 cycles
[36mREGS:  r15 00000001:00000017  psw 0-----ZC:0-------[0m

[33m 0476 10018e0: 610e        cmp	#0, r14       [0m
get_reg (r14) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 0477 10018e2: 2023        beq.b	0x01001905  [0m
cond[0] Z = true
3 cycles

[33m 0480 1001905: 6188        cmp	#8, r8        [0m
get_reg (r8) = 0000000a
0xa - 0x8 - 0x0 = 0x2
10 - 8 - 0 = 2
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 0481 1001907: 2121        bne.b	0x01001928  [0m
cond[1] !Z = true
3 cycles

[33m 0484 1001928: a971        mov.l	16[r7], r1  [0m
get_reg (r7) = 07ffff64
MEM[07ffff74] => 18d ffd ffd 07d
1 cycles
put_reg (r1) = 07ffff18
Rt now 1
flags now [32m 0-----C[0m
[36mREGS:  r1 00000000:07ffff18[0m

[33m 0485 100192a: efc3        mov.l	r12, r3     [0m
get_reg (r12) = 00000018
1 cycles
put_reg (r3) = 00000018
flags now [32m 0-----C[0m
[36mREGS:  r3 0000000a:00000018[0m

[33m 0486 100192c: 43d3        sub	r13, r3       [0m
get_reg (r13) = 00000017
get_reg (r3) = 00000018
0x18 - 0x17 - 0x0 = 0x1
24 - 23 - 0 = 1
flags now [32m 0-----C[0m
put_reg (r3) = 00000001
1 cycles
[36mREGS:  r3 00000018:00000001[0m

[33m 0487 100192e: ef02        mov.l	r0, r2      [0m
1 cycles
put_reg (r2) = 07fffec0
flags now [32m 0-----C[0m
[36mREGS:  r2 00000000:07fffec0[0m

[33m 0488 1001930: 4bd2        add	r13, r2       [0m
get_reg (r13) = 00000017
get_reg (r2) = 07fffec0
0x7fffec0 + 0x17 + 0x0 = 0x7fffed7
134217408 + 23 + 0 = 134217431
flags now [32m 0------[0m
put_reg (r2) = 07fffed7
1 cycles
[36mREGS:  r2 07fffec0:07fffed7  psw 0------C:0-------[0m

[33m 0489 1001932: a1fb        mov.l	r3, 28[r7]  [0m
get_reg (r3) = 00000001
1 cycles
get_reg (r7) = 07ffff64
MEM[07ffff80] <= 01d 00d 00d 00d
flags now [32m 0------[0m

[33m 0490 1001934: 7f8f        smovf             [0m
MEM[07fffed7] => 30d
MEM[07ffff18] <= 30d
5 cycles
[36mREGS:  r1 07ffff18:07ffff19  r2 07fffed7:07fffed8  r3 00000001:00000000[0m

[33m 0495 1001936: a9f9        mov.l	28[r7], r1  [0m
get_reg (r7) = 07ffff64
MEM[07ffff80] => 01d 00d 00d 00d
1 cycles
put_reg (r1) = 00000001
Rt now 1
flags now [32m 0------[0m
[36mREGS:  r1 07ffff19:00000001[0m

[33m 0496 1001938: ab72        mov.l	48[r7], r2  [0m
get_reg (r7) = 07ffff64
MEM[07ffff94] => ffd ffd ffd ffd
1 cycles
put_reg (r2) = ffffffff
Rt now 2
flags now [32m 0------[0m
[36mREGS:  r2 07fffed8:ffffffff[0m

[33m 0497 100193a: 4721        cmp	r2, r1        [0m
register 2 load stall
get_reg (r2) = ffffffff
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles

[33m 0499 100193c: 2809        bge.b	0x01001945  [0m
cond[8] !(S^O) = true
near forward branch bonus
2 cycles

[33m 0501 1001945: 6102        cmp	#0, r2        [0m
get_reg (r2) = ffffffff
0xffffffff - 0x0 - 0x0 = 0xffffffff
-1 - 0 - 0 = -1
flags now [32m 0---S-C[0m
1 cycles
[36mREGS:  psw 0-------:0----S-C[0m

[33m 0502 1001947: 261e        bpz.b	0x01001965  [0m
cond[6] !S = false
1 cycles

[33m 0503 1001949: bff2        movu.w	60[r7], r2  [0m
get_reg (r7) = 07ffff64
MEM[07ffffa0] => 00d 00d
1 cycles
put_reg (r2) = 00000000
Rt now 2
flags now [32m 0---S-C[0m
[36mREGS:  r2 ffffffff:00000000[0m

[33m 0504 100194b: 752214      and	#20, r2       [0m
register 2 load stall
get_reg (r2) = 00000000
0x0 & 0x14 = 0x0
flags now [32m 0----ZC[0m
put_reg (r2) = 00000000
1 cycles
[36mREGS:  psw 0----S-C:0-----ZC[0m

[33m 0506 100194e: 755210      cmp	#16, r2       [0m
get_reg (r2) = 00000000
0x0 - 0x10 - 0x0 = 0xfffffffffffffff0
0 - 16 - 0 = -16
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-----ZC:0----S--[0m

[33m 0507 1001951: 2114        bne.b	0x01001965  [0m
cond[1] !Z = true
3 cycles

[33m 0510 1001965: 3f6d0e      rtsd	#56, r6-r13  [0m
put_reg (r0) = 07fffed8
MEM[07fffed8] => 20d 00d 00d 00d
put_reg (r0) = 07fffedc
put_reg (r6) = 00000020
MEM[07fffedc] => 2bd 00d 00d 00d
put_reg (r0) = 07fffee0
put_reg (r7) = 0000002b
MEM[07fffee0] => ffd ffd ffd ffd
put_reg (r0) = 07fffee4
put_reg (r8) = ffffffff
MEM[07fffee4] => 0cd 28d 00d 01d
put_reg (r0) = 07fffee8
put_reg (r9) = 0100280c
MEM[07fffee8] => 00d 00d 00d 00d
put_reg (r0) = 07fffeec
put_reg (r10) = 00000000
MEM[07fffeec] => 38d 2bd 00d 01d
put_reg (r0) = 07fffef0
put_reg (r11) = 01002b38
MEM[07fffef0] => 00d 00d 00d 00d
put_reg (r0) = 07fffef4
put_reg (r12) = 00000000
MEM[07fffef4] => d0d 27d 00d 01d
put_reg (r0) = 07fffef8
put_reg (r13) = 010027d0
MEM[07fffef8] => cep 0cp 00p 01d
put_reg (r0) = 07fffefc
9 cycles
[36mREGS:  r6 010028bb:00000020  r7 07ffff64:0000002b  r8 0000000a:ffffffff  r9 00000000:0100280c  r10 00000016:00000000  r11 00000000:01002b38  r12 00000018:00000000  r13 00000017:010027d0  isp 07fffec0:07fffefc[0m

[43;30m__Putfld+545:			[0m
[33m 0519 1000cce: 386bfe      bra.w	0x01000b39  [0m
1 cycle branch alignment penalty
1 cycles
3 cycles

[33m 0523 1000b39: 6601        mov.l	#0, r1      [0m
1 cycles
put_reg (r1) = 00000000
flags now [32m 0---S--[0m
[36mREGS:  r1 00000001:00000000[0m

[33m 0524 1000b3b: 2e0f        bra.b	0x01000b4a  [0m
near forward branch bonus
2 cycles

[33m 0526 1000b4a: 3f6905      rtsd	#20, r6-r9   [0m
put_reg (r0) = 07ffff00
MEM[07ffff00] => 00d 00d 00d 00d
put_reg (r0) = 07ffff04
put_reg (r6) = 00000000
MEM[07ffff04] => a0d ffd ffd 07d
put_reg (r0) = 07ffff08
put_reg (r7) = 07ffffa0
MEM[07ffff08] => 5cd 2ed 00d 01d
put_reg (r0) = 07ffff0c
put_reg (r8) = 01002e5c
MEM[07ffff0c] => 0cd 28d 00d 01d
put_reg (r0) = 07ffff10
put_reg (r9) = 0100280c
MEM[07ffff10] => 7ep 08p 00p 01d
put_reg (r0) = 07ffff14
5 cycles
[36mREGS:  r6 00000020:00000000  r7 0000002b:07ffffa0  r8 ffffffff:01002e5c  isp 07fffefc:07ffff14[0m

[43;30m__Printf+580:			[0m
[33m 0531 100087e: 6101        cmp	#0, r1        [0m
get_reg (r1) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0----S--:0-----ZC[0m

[33m 0532 1000880: 2112        bne.b	0x01000892  [0m
cond[1] !Z = false
1 cycles

[33m 0533 1000882: 710204      add	#4, r0, r2    [0m
0x4 + 0x7ffff14 + 0x0 = 0x7ffff18
4 + 134217492 + 0 = 134217496
flags now [32m 0------[0m
put_reg (r2) = 07ffff18
1 cycles
[36mREGS:  r2 00000000:07ffff18  psw 0-----ZC:0-------[0m

[33m 0534 1000885: 710150      add	#80, r0, r1   [0m
0x50 + 0x7ffff14 + 0x0 = 0x7ffff64
80 + 134217492 + 0 = 134217572
flags now [32m 0------[0m
put_reg (r1) = 07ffff64
1 cycles
[36mREGS:  r1 00000000:07ffff64[0m

[33m 0535 1000888: 05c40600    bsr.a	0x01000f4c  [0m
put_reg (r0) = 07ffff10
MEM[07ffff10] <= 8cu 08u 00u 01d
3 cycles
[36mREGS:  isp 07ffff14:07ffff10[0m

[43;30m__Puttxt:			[0m
[33m 0538 1000f4c: 6e6c        pushm	r6-r12      [0m
get_reg (r12) = 00000000
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 00d 00d 00d 00d
get_reg (r11) = 01002b38
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 38d 2bd 00d 01d
get_reg (r10) = 00000000
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 00d 00d 00d 00d
get_reg (r9) = 0100280c
put_reg (r0) = 07ffff00
MEM[07ffff00] <= 0cd 28d 00d 01d
get_reg (r8) = 01002e5c
put_reg (r0) = 07fffefc
MEM[07fffefc] <= 5cu 2eu 00u 01d
get_reg (r7) = 07ffffa0
put_reg (r0) = 07fffef8
MEM[07fffef8] <= a0u ffu ffu 07d
get_reg (r6) = 00000000
put_reg (r0) = 07fffef4
MEM[07fffef4] <= 00d 00d 00d 00d
7 cycles
[36mREGS:  isp 07ffff10:07fffef4[0m

[33m 0545 1000f4e: ab96        mov.l	56[r1], r6  [0m
get_reg (r1) = 07ffff64
MEM[07ffff9c] => 00d 00d 00d 00d
1 cycles
put_reg (r6) = 00000000
Rt now 6
flags now [32m 0------[0m

[33m 0546 1000f50: ef27        mov.l	r2, r7      [0m
get_reg (r2) = 07ffff18
1 cycles
put_reg (r7) = 07ffff18
flags now [32m 0------[0m
[36mREGS:  r7 07ffffa0:07ffff18[0m

[33m 0547 1000f52: bf93        movu.w	60[r1], r3  [0m
get_reg (r1) = 07ffff64
MEM[07ffffa0] => 00d 00d
1 cycles
put_reg (r3) = 00000000
Rt now 3
flags now [32m 0------[0m

[33m 0548 1000f54: ef18        mov.l	r1, r8      [0m
get_reg (r1) = 07ffff64
1 cycles
put_reg (r8) = 07ffff64
flags now [32m 0------[0m
[36mREGS:  r8 01002e5c:07ffff64[0m

[33m 0549 1000f56: ef69        mov.l	r6, r9      [0m
get_reg (r6) = 00000000
1 cycles
put_reg (r9) = 00000000
flags now [32m 0------[0m
[36mREGS:  r9 0100280c:00000000[0m

[33m 0550 1000f58: 754a20      mov.l	#32, r10    [0m
1 cycles
put_reg (r10) = 00000020
flags now [32m 0------[0m
[36mREGS:  r10 00000000:00000020[0m

[33m 0551 1000f5b: 06811905    sub	20[r1].l, r9  [0m
get_reg (r1) = 07ffff64
MEM[07ffff78] => 00d 00d 00d 00d
get_reg (r9) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
put_reg (r9) = 00000000
Rt now 9
3 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 0554 1000f5f: 06811906    sub	24[r1].l, r9  [0m
get_reg (r1) = 07ffff64
MEM[07ffff7c] => 00d 00d 00d 00d
get_reg (r9) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
put_reg (r9) = 00000000
Rt now 9
3 cycles

[33m 0557 1000f63: 06811907    sub	28[r1].l, r9  [0m
get_reg (r1) = 07ffff64
MEM[07ffff80] => 01d 00d 00d 00d
get_reg (r9) = 00000000
0x0 - 0x1 - 0x0 = 0xffffffffffffffff
0 - 1 - 0 = -1
flags now [32m 0---S--[0m
put_reg (r9) = ffffffff
Rt now 9
3 cycles
[36mREGS:  r9 00000000:ffffffff  psw 0-----ZC:0----S--[0m

[33m 0560 1000f67: 06811908    sub	32[r1].l, r9  [0m
get_reg (r1) = 07ffff64
MEM[07ffff84] => 00d 00d 00d 00d
get_reg (r9) = ffffffff
0xffffffff - 0x0 - 0x0 = 0xffffffff
-1 - 0 - 0 = -1
flags now [32m 0---S-C[0m
put_reg (r9) = ffffffff
Rt now 9
3 cycles
[36mREGS:  psw 0----S--:0----S-C[0m

[33m 0563 1000f6b: 06811909    sub	36[r1].l, r9  [0m
get_reg (r1) = 07ffff64
MEM[07ffff88] => 00d 00d 00d 00d
get_reg (r9) = ffffffff
0xffffffff - 0x0 - 0x0 = 0xffffffff
-1 - 0 - 0 = -1
flags now [32m 0---S-C[0m
put_reg (r9) = ffffffff
Rt now 9
3 cycles

[33m 0566 1000f6f: 0681190a    sub	40[r1].l, r9  [0m
get_reg (r1) = 07ffff64
MEM[07ffff8c] => 00d 00d 00d 00d
get_reg (r9) = ffffffff
0xffffffff - 0x0 - 0x0 = 0xffffffff
-1 - 0 - 0 = -1
flags now [32m 0---S-C[0m
put_reg (r9) = ffffffff
Rt now 9
3 cycles

[33m 0569 1000f73: 7c83        btst	#8, r3       [0m
get_reg (r3) = 00000000
flags now [32m 0---SZ-[0m
1 cycles
[36mREGS:  psw 0----S-C:0----SZ-[0m

[33m 0570 1000f75: 3b6c02      bne.w	0x010011e1  [0m
cond[1] !Z = false
1 cycles

[33m 0571 1000f78: 7c93        btst	#9, r3       [0m
get_reg (r3) = 00000000
flags now [32m 0---SZ-[0m
1 cycles

[33m 0572 1000f7a: 3b1d02      bne.w	0x01001197  [0m
cond[1] !Z = false
1 cycles

[33m 0573 1000f7d: 7ca3        btst	#10, r3      [0m
get_reg (r3) = 00000000
flags now [32m 0---SZ-[0m
1 cycles

[33m 0574 1000f7f: 3bd301      bne.w	0x01001152  [0m
cond[1] !Z = false
1 cycles

[33m 0575 1000f82: 7c23        btst	#2, r3       [0m
get_reg (r3) = 00000000
flags now [32m 0---SZ-[0m
1 cycles

[33m 0576 1000f84: fb6216280001  mov.l	#0x1002816, r6  [0m
1 cycles
put_reg (r6) = 01002816
flags now [32m 0---SZ-[0m
[36mREGS:  r6 00000000:01002816[0m

[33m 0577 1000f8a: 2143        bne.b	0x01000fcd  [0m
cond[1] !Z = false
1 cycles

[33m 0578 1000f8c: 6109        cmp	#0, r9        [0m
get_reg (r9) = ffffffff
0xffffffff - 0x0 - 0x0 = 0xffffffff
-1 - 0 - 0 = -1
flags now [32m 0---S-C[0m
1 cycles
[36mREGS:  psw 0----SZ-:0----S-C[0m

[33m 0579 1000f8e: 2b3f        ble.b	0x01000fcd  [0m
cond[11] (S^O)|Z = true
3 cycles

[33m 0582 1000fcd: ed8305      mov.l	20[r8], r3  [0m
get_reg (r8) = 07ffff64
MEM[07ffff78] => 00d 00d 00d 00d
1 cycles
put_reg (r3) = 00000000
Rt now 3
flags now [32m 0---S-C[0m

[33m 0583 1000fd0: 6103        cmp	#0, r3        [0m
register 3 load stall
get_reg (r3) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0----S-C:0-----ZC[0m

[33m 0585 1000fd2: 2b1e        ble.b	0x01000ff0  [0m
cond[11] (S^O)|Z = true
3 cycles

[33m 0588 1000ff0: ed8706      mov.l	24[r8], r7  [0m
get_reg (r8) = 07ffff64
MEM[07ffff7c] => 00d 00d 00d 00d
1 cycles
put_reg (r7) = 00000000
Rt now 7
flags now [32m 0----ZC[0m
[36mREGS:  r7 07ffff18:00000000[0m

[33m 0589 1000ff3: fbc237280001  mov.l	#0x1002837, r12  [0m
1 cycles
put_reg (r12) = 01002837
flags now [32m 0----ZC[0m
[36mREGS:  r12 00000000:01002837[0m

[33m 0590 1000ff9: 6107        cmp	#0, r7        [0m
get_reg (r7) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 0591 1000ffb: 2b3d        ble.b	0x01001038  [0m
cond[11] (S^O)|Z = true
3 cycles

[33m 0594 1001038: ed8307      mov.l	28[r8], r3  [0m
get_reg (r8) = 07ffff64
MEM[07ffff80] => 01d 00d 00d 00d
1 cycles
put_reg (r3) = 00000001
Rt now 3
flags now [32m 0----ZC[0m
[36mREGS:  r3 00000000:00000001[0m

[33m 0595 100103b: 6103        cmp	#0, r3        [0m
register 3 load stall
get_reg (r3) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 0597 100103d: 2b1f        ble.b	0x0100105c  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 0598 100103f: ed8204      mov.l	16[r8], r2  [0m
get_reg (r8) = 07ffff64
MEM[07ffff74] => 18d ffd ffd 07d
1 cycles
put_reg (r2) = 07ffff18
Rt now 2
flags now [32m 0-----C[0m

[33m 0599 1001042: ed8103      mov.l	12[r8], r1  [0m
get_reg (r8) = 07ffff64
MEM[07ffff70] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m
[36mREGS:  r1 07ffff64:01002dc0[0m

[33m 0600 1001045: ed8402      mov.l	8[r8], r4   [0m
get_reg (r8) = 07ffff64
MEM[07ffff6c] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 00000000:01000520[0m

[33m 0601 1001048: 7f14        jsr	r4            [0m
register 4 load stall
get_reg (r4) = 01000520
put_reg (r0) = 07fffef0
MEM[07fffef0] <= 4ad 10d 00d 01d
3 cycles
[36mREGS:  isp 07fffef4:07fffef0[0m

[43;30m__$prout:			[0m
[33m 0605 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 00000000
put_reg (r0) = 07fffeec
MEM[07fffeec] <= 00d 00d 00d 00d
get_reg (r6) = 01002816
put_reg (r0) = 07fffee8
MEM[07fffee8] <= 16d 28d 00d 01d
2 cycles
[36mREGS:  isp 07fffef0:07fffee8[0m

[33m 0607 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002816:01002dc0[0m

[33m 0608 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 00000000:00000001[0m

[33m 0609 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 00000000:00000001[0m

[33m 0610 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 07ffff18
1 cycles
put_reg (r1) = 07ffff18
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:07ffff18[0m

[33m 0611 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 07ffff18:00000001[0m

[33m 0612 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 0613 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07fffee4
MEM[07fffee4] <= 32d 05d 00d 01d
3 cycles
[36mREGS:  isp 07fffee8:07fffee4[0m

[43;30m_fwrite:			[0m
[33m 0616 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 0617 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 0618 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 07ffff18
1 cycles
put_reg (r14) = 07ffff18
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:07ffff18[0m

[33m 0619 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 07ffff18:00000001[0m

[33m 0620 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 0622 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 0623 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 0626 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 0627 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 07ffff18
1 cycles
put_reg (r2) = 07ffff18
flags now [32m 0------[0m
[36mREGS:  r2 00000001:07ffff18[0m

[33m 0628 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m
[36mREGS:  r5 07ffff64:00000005[0m

[33m 0629 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 07ffff18
get_reg (r3) = 00000001
write(1,0x7ffff18,1)
MEM[07ffff18] => 30d
0write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 0635 10027a9: 02          rts               [0m
MEM[07fffee4] => 32p 05p 00p 01d
put_reg (r0) = 07fffee8
fast return bonus
3 cycles
[36mREGS:  isp 07fffee4:07fffee8[0m

[43;30m__$prout+18:			[0m
[33m 0638 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 0639 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 0640 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 0641 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07fffee8
MEM[07fffee8] => 16d 28d 00d 01d
put_reg (r0) = 07fffeec
put_reg (r6) = 01002816
MEM[07fffeec] => 00d 00d 00d 00d
put_reg (r0) = 07fffef0
put_reg (r7) = 00000000
MEM[07fffef0] => 4ap 10p 00p 01d
put_reg (r0) = 07fffef4
5 cycles
[36mREGS:  r6 01002dc0:01002816  r7 00000001:00000000  isp 07fffee8:07fffef4[0m

[43;30m__Puttxt+254:			[0m
[33m 0646 100104a: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 0647 100104c: e78103      mov.l	r1, 12[r8]  [0m
get_reg (r1) = 01002dc0
1 cycles
get_reg (r8) = 07ffff64
MEM[07ffff70] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 0648 100104f: 3adc01      beq.w	0x0100122b  [0m
cond[0] Z = false
1 cycles

[33m 0649 1001052: ed810d      mov.l	52[r8], r1  [0m
get_reg (r8) = 07ffff64
MEM[07ffff98] => 08d 00d 00d 00d
1 cycles
put_reg (r1) = 00000008
Rt now 1
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:00000008[0m

[33m 0650 1001055: 06898107    add	28[r8].l, r1  [0m
get_reg (r8) = 07ffff64
MEM[07ffff80] => 01d 00d 00d 00d
get_reg (r1) = 00000008
0x8 + 0x1 + 0x0 = 0x9
8 + 1 + 0 = 9
flags now [32m 0------[0m
put_reg (r1) = 00000009
Rt now 1
3 cycles
[36mREGS:  r1 00000008:00000009  psw 0------C:0-------[0m

[33m 0653 1001059: e7810d      mov.l	r1, 52[r8]  [0m
register 1 load stall
get_reg (r1) = 00000009
1 cycles
get_reg (r8) = 07ffff64
MEM[07ffff98] <= 09d 00d 00d 00d
flags now [32m 0------[0m

[33m 0655 100105c: ed8708      mov.l	32[r8], r7  [0m
get_reg (r8) = 07ffff64
MEM[07ffff84] => 00d 00d 00d 00d
1 cycles
put_reg (r7) = 00000000
Rt now 7
flags now [32m 0------[0m

[33m 0656 100105f: 6107        cmp	#0, r7        [0m
register 7 load stall
get_reg (r7) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 0658 1001061: 2b3d        ble.b	0x0100109e  [0m
cond[11] (S^O)|Z = true
3 cycles

[33m 0661 100109e: ed8309      mov.l	36[r8], r3  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r8) = 07ffff64
MEM[07ffff88] => 00d 00d 00d 00d
1 cycles
put_reg (r3) = 00000000
Rt now 3
flags now [32m 0----ZC[0m
[36mREGS:  r3 00000001:00000000[0m

[33m 0663 10010a1: 6103        cmp	#0, r3        [0m
register 3 load stall
get_reg (r3) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 0665 10010a3: 2b23        ble.b	0x010010c6  [0m
cond[11] (S^O)|Z = true
3 cycles

[33m 0668 10010c6: ed870a      mov.l	40[r8], r7  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r8) = 07ffff64
MEM[07ffff8c] => 00d 00d 00d 00d
1 cycles
put_reg (r7) = 00000000
Rt now 7
flags now [32m 0----ZC[0m

[33m 0670 10010c9: 6107        cmp	#0, r7        [0m
register 7 load stall
get_reg (r7) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 0672 10010cb: 2b3d        ble.b	0x01001108  [0m
cond[11] (S^O)|Z = true
3 cycles

[33m 0675 1001108: 5d811e      movu.w	60[r8], r1  [0m
get_reg (r8) = 07ffff64
MEM[07ffffa0] => 00d 00d
1 cycles
put_reg (r1) = 00000000
Rt now 1
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000009:00000000[0m

[33m 0676 100110b: 7c21        btst	#2, r1       [0m
register 1 load stall
get_reg (r1) = 00000000
flags now [32m 0----Z-[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-----Z-[0m

[33m 0678 100110d: 15          beq.s	0x01001112  [0m
cond[0] Z = true
3 cycles

[33m 0681 1001112: 6601        mov.l	#0, r1      [0m
1 cycles
put_reg (r1) = 00000000
flags now [32m 0----Z-[0m

[33m 0682 1001114: 381a01      bra.w	0x0100122e  [0m
3 cycles

[33m 0685 100122e: 3f6c07      rtsd	#28, r6-r12  [0m
1 cycle branch alignment penalty
1 cycles
put_reg (r0) = 07fffef4
MEM[07fffef4] => 00d 00d 00d 00d
put_reg (r0) = 07fffef8
put_reg (r6) = 00000000
MEM[07fffef8] => a0d ffd ffd 07d
put_reg (r0) = 07fffefc
put_reg (r7) = 07ffffa0
MEM[07fffefc] => 5cd 2ed 00d 01d
put_reg (r0) = 07ffff00
put_reg (r8) = 01002e5c
MEM[07ffff00] => 0cd 28d 00d 01d
put_reg (r0) = 07ffff04
put_reg (r9) = 0100280c
MEM[07ffff04] => 00d 00d 00d 00d
put_reg (r0) = 07ffff08
put_reg (r10) = 00000000
MEM[07ffff08] => 38d 2bd 00d 01d
put_reg (r0) = 07ffff0c
put_reg (r11) = 01002b38
MEM[07ffff0c] => 00d 00d 00d 00d
put_reg (r0) = 07ffff10
put_reg (r12) = 00000000
MEM[07ffff10] => 8cp 08p 00p 01d
put_reg (r0) = 07ffff14
8 cycles
[36mREGS:  r6 01002816:00000000  r7 00000000:07ffffa0  r8 07ffff64:01002e5c  r9 ffffffff:0100280c  r10 00000020:00000000  r12 01002837:00000000  isp 07fffef4:07ffff14[0m

[43;30m__Printf+594:			[0m
[33m 0694 100088c: 621b        add	#1, r11       [0m
get_reg (r11) = 01002b38
0x1002b38 + 0x1 + 0x0 = 0x1002b39
16788280 + 1 + 0 = 16788281
flags now [32m 0------[0m
put_reg (r11) = 01002b39
1 cycles
[36mREGS:  r11 01002b38:01002b39  psw 0-----Z-:0-------[0m

[33m 0695 100088e: 6101        cmp	#0, r1        [0m
get_reg (r1) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 0696 1000890: 260a        bpz.b	0x0100089a  [0m
cond[6] !S = true
near forward branch bonus
2 cycles

[33m 0698 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002b39
1 cycles
put_reg (r6) = 01002b39
flags now [32m 0----ZC[0m
[36mREGS:  r6 00000000:01002b39[0m

[33m 0699 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 0702 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002b39
MEM[01002b39] => 20d
1 cycles
put_reg (r12) = 00000020
Rt now 12
flags now [32m 0----ZC[0m
[36mREGS:  r12 00000000:00000020[0m

[33m 0704 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000020
0x20 - 0x0 - 0x0 = 0x20
32 - 0 - 0 = 32
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 0706 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002b39:00000001[0m

[33m 0707 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000020
0x20 - 0x25 - 0x0 = 0xfffffffffffffffb
32 - 37 - 0 = -5
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0------C:0----S--[0m

[33m 0708 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0---S--[0m
[36mREGS:  r10 00000000:00000001[0m

[33m 0709 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 0712 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 0714 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 0715 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff70] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m
[36mREGS:  r1 00000000:01002dc0[0m

[33m 0716 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002b39
1 cycles
put_reg (r2) = 01002b39
flags now [32m 0-----C[0m
[36mREGS:  r2 07ffff18:01002b39[0m

[33m 0717 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff6c] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 0718 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r3 00000000:00000001[0m

[33m 0719 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff10
MEM[07ffff10] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff14:07ffff10[0m

[43;30m__$prout:			[0m
[33m 0722 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffa0
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= a0d ffd ffd 07d
get_reg (r6) = 01002b39
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 39d 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff10:07ffff08[0m

[33m 0724 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b39:01002dc0[0m

[33m 0725 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffa0:00000001[0m

[33m 0726 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 07ffff18:00000001[0m

[33m 0727 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002b39
1 cycles
put_reg (r1) = 01002b39
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002b39[0m

[33m 0728 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002b39:00000001[0m

[33m 0729 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 0730 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 32d 05d 00d 01d
3 cycles
[36mREGS:  isp 07ffff08:07ffff04[0m

[43;30m_fwrite:			[0m
[33m 0733 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 0734 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 0735 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002b39
1 cycles
put_reg (r14) = 01002b39
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002b39[0m

[33m 0736 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002b39:00000001[0m

[33m 0737 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 0739 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 0740 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 0743 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 0744 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002b39
1 cycles
put_reg (r2) = 01002b39
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002b39[0m

[33m 0745 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 0746 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002b39
get_reg (r3) = 00000001
write(1,0x1002b39,1)
MEM[01002b39] => 20d
 write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 0752 10027a9: 02          rts               [0m
MEM[07ffff04] => 32p 05p 00p 01d
put_reg (r0) = 07ffff08
fast return bonus
3 cycles
[36mREGS:  isp 07ffff04:07ffff08[0m

[43;30m__$prout+18:			[0m
[33m 0755 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 0756 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 0757 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 0758 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff08
MEM[07ffff08] => 39d 2bd 00d 01d
put_reg (r0) = 07ffff0c
put_reg (r6) = 01002b39
MEM[07ffff0c] => a0d ffd ffd 07d
put_reg (r0) = 07ffff10
put_reg (r7) = 07ffffa0
MEM[07ffff10] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff14
5 cycles
[36mREGS:  r6 01002dc0:01002b39  r7 00000001:07ffffa0  isp 07ffff08:07ffff14[0m

[43;30m__Printf+83:			[0m
[33m 0763 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 0764 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff70] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 0765 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 0766 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff98] => 09d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x9 + 0x0 = 0xa
1 + 9 + 0 = 10
flags now [32m 0------[0m
put_reg (r10) = 0000000a
Rt now 10
3 cycles
[36mREGS:  r10 00000001:0000000a  psw 0------C:0-------[0m

[33m 0769 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 0000000a
1 cycles
MEM[07ffff98] <= 0ad 00d 00d 00d
flags now [32m 0------[0m

[33m 0771 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002b39
get_reg (r11) = 00000001
0x1 + 0x1002b39 + 0x0 = 0x1002b3a
1 + 16788281 + 0 = 16788282
flags now [32m 0------[0m
put_reg (r11) = 01002b3a
1 cycles
[36mREGS:  r11 00000001:01002b3a[0m

[33m 0772 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000020
0x20 - 0x25 - 0x0 = 0xfffffffffffffffb
32 - 37 - 0 = -5
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0773 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 0776 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000020
0x20 - 0x0 - 0x0 = 0x20
32 - 0 - 0 = 32
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 0778 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 0779 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002b3a
1 cycles
put_reg (r6) = 01002b3a
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b39:01002b3a[0m

[33m 0780 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 0783 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002b3a
MEM[01002b3a] => 0ad
1 cycles
put_reg (r12) = 0000000a
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 00000020:0000000a[0m

[33m 0785 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 0000000a
0xa - 0x0 - 0x0 = 0xa
10 - 0 - 0 = 10
flags now [32m 0-----C[0m
1 cycles

[33m 0787 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002b3a:00000001[0m

[33m 0788 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000000a
0xa - 0x25 - 0x0 = 0xffffffffffffffe5
10 - 37 - 0 = -27
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0------C:0----S--[0m

[33m 0789 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0---S--[0m
[36mREGS:  r10 0000000a:00000001[0m

[33m 0790 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 0793 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 0795 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 0796 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff70] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 0797 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002b3a
1 cycles
put_reg (r2) = 01002b3a
flags now [32m 0-----C[0m
[36mREGS:  r2 01002b39:01002b3a[0m

[33m 0798 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff6c] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 0799 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 0800 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff10
MEM[07ffff10] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff14:07ffff10[0m

[43;30m__$prout:			[0m
[33m 0803 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffa0
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= a0d ffd ffd 07d
get_reg (r6) = 01002b3a
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 3ad 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff10:07ffff08[0m

[33m 0805 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b3a:01002dc0[0m

[33m 0806 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffa0:00000001[0m

[33m 0807 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002b39:00000001[0m

[33m 0808 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002b3a
1 cycles
put_reg (r1) = 01002b3a
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002b3a[0m

[33m 0809 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002b3a:00000001[0m

[33m 0810 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 0811 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff08:07ffff04[0m

[43;30m_fwrite:			[0m
[33m 0814 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 0815 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 0816 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002b3a
1 cycles
put_reg (r14) = 01002b3a
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002b3a[0m

[33m 0817 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002b3a:00000001[0m

[33m 0818 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 0820 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 0821 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 0824 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 0825 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002b3a
1 cycles
put_reg (r2) = 01002b3a
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002b3a[0m

[33m 0826 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 0827 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002b3a
get_reg (r3) = 00000001
write(1,0x1002b3a,1)
MEM[01002b3a] => 0ad

write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 0833 10027a9: 02          rts               [0m
MEM[07ffff04] => 32p 05p 00p 01d
put_reg (r0) = 07ffff08
fast return bonus
3 cycles
[36mREGS:  isp 07ffff04:07ffff08[0m

[43;30m__$prout+18:			[0m
[33m 0836 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 0837 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 0838 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 0839 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff08
MEM[07ffff08] => 3ad 2bd 00d 01d
put_reg (r0) = 07ffff0c
put_reg (r6) = 01002b3a
MEM[07ffff0c] => a0d ffd ffd 07d
put_reg (r0) = 07ffff10
put_reg (r7) = 07ffffa0
MEM[07ffff10] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff14
5 cycles
[36mREGS:  r6 01002dc0:01002b3a  r7 00000001:07ffffa0  isp 07ffff08:07ffff14[0m

[43;30m__Printf+83:			[0m
[33m 0844 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 0845 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff70] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 0846 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 0847 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff98] => 0ad 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0xa + 0x0 = 0xb
1 + 10 + 0 = 11
flags now [32m 0------[0m
put_reg (r10) = 0000000b
Rt now 10
3 cycles
[36mREGS:  r10 00000001:0000000b  psw 0------C:0-------[0m

[33m 0850 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 0000000b
1 cycles
MEM[07ffff98] <= 0bd 00d 00d 00d
flags now [32m 0------[0m

[33m 0852 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002b3a
get_reg (r11) = 00000001
0x1 + 0x1002b3a + 0x0 = 0x1002b3b
1 + 16788282 + 0 = 16788283
flags now [32m 0------[0m
put_reg (r11) = 01002b3b
1 cycles
[36mREGS:  r11 00000001:01002b3b[0m

[33m 0853 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000000a
0xa - 0x25 - 0x0 = 0xffffffffffffffe5
10 - 37 - 0 = -27
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0854 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 0857 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 0000000a
0xa - 0x0 - 0x0 = 0xa
10 - 0 - 0 = 10
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 0859 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 0860 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002b3b
1 cycles
put_reg (r6) = 01002b3b
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b3a:01002b3b[0m

[33m 0861 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 0864 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002b3b
MEM[01002b3b] => 00d
1 cycles
put_reg (r12) = 00000000
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 0000000a:00000000[0m

[33m 0866 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 0868 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = false
put_reg (r11) = 00000000
1 cycles
[36mREGS:  r11 01002b3b:00000000[0m

[33m 0869 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000000
0x0 - 0x25 - 0x0 = 0xffffffffffffffdb
0 - 37 - 0 = -37
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-----ZC:0----S--[0m

[33m 0870 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000000
1 cycles
put_reg (r10) = 00000000
flags now [32m 0---S--[0m
[36mREGS:  r10 0000000b:00000000[0m

[33m 0871 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 0874 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0----S--:0-----ZC[0m

[33m 0876 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = true
3 cycles

[33m 0879 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002b3b
get_reg (r11) = 00000000
0x0 + 0x1002b3b + 0x0 = 0x1002b3b
0 + 16788283 + 0 = 16788283
flags now [32m 0------[0m
put_reg (r11) = 01002b3b
1 cycles
[36mREGS:  r11 00000000:01002b3b  psw 0-----ZC:0-------[0m

[33m 0880 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000000
0x0 - 0x25 - 0x0 = 0xffffffffffffffdb
0 - 37 - 0 = -37
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 0881 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 0884 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0----S--:0-----ZC[0m

[33m 0886 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = true
3 cycles

[33m 0889 100089f: ed0121      mov.l	132[r0], r1  [0m
1 cycle branch alignment penalty
1 cycles
MEM[07ffff98] => 0bd 00d 00d 00d
1 cycles
put_reg (r1) = 0000000b
Rt now 1
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002dc0:0000000b[0m

[33m 0891 10008a2: 3f6d2d      rtsd	#180, r6-r13  [0m
put_reg (r0) = 07ffffa8
MEM[07ffffa8] => 04d 00d 00d 00d
put_reg (r0) = 07ffffac
put_reg (r6) = 00000004
MEM[07ffffac] => 03d 00d 00d 00d
put_reg (r0) = 07ffffb0
put_reg (r7) = 00000003
MEM[07ffffb0] => 00d 00d 00d 00d
put_reg (r0) = 07ffffb4
put_reg (r8) = 00000000
MEM[07ffffb4] => 00d 00d 00d 00d
put_reg (r0) = 07ffffb8
put_reg (r9) = 00000000
MEM[07ffffb8] => 00d 00d 00d 00d
put_reg (r0) = 07ffffbc
put_reg (r10) = 00000000
MEM[07ffffbc] => 00d 00d 00d 00d
put_reg (r0) = 07ffffc0
put_reg (r11) = 00000000
MEM[07ffffc0] => 00d 00d 00d 00d
put_reg (r0) = 07ffffc4
put_reg (r12) = 00000000
MEM[07ffffc4] => 00d 00d 00d 00d
put_reg (r0) = 07ffffc8
put_reg (r13) = 00000000
MEM[07ffffc8] => 5bp 05p 00p 01d
put_reg (r0) = 07ffffcc
9 cycles
[36mREGS:  r6 01002b3b:00000004  r7 07ffffa0:00000003  r8 01002e5c:00000000  r9 0100280c:00000000  r11 01002b3b:00000000  r13 010027d0:00000000  isp 07ffff14:07ffffcc[0m

[43;30m_printf+30:			[0m
[33m 0900 100055b: 6240        add	#4, r0        [0m
0x7ffffcc + 0x4 + 0x0 = 0x7ffffd0
134217676 + 4 + 0 = 134217680
flags now [32m 0------[0m
put_reg (r0) = 07ffffd0
1 cycles
[36mREGS:  isp 07ffffcc:07ffffd0  psw 0-----ZC:0-------[0m

[33m 0901 100055d: 6701        rtsd	#4           [0m
put_reg (r0) = 07ffffd4
MEM[07ffffd4] => a5p 02p 00p 01d
put_reg (r0) = 07ffffd8
5 cycles
[36mREGS:  isp 07ffffd0:07ffffd8[0m

[43;30m_assertEqualsL+27:			[0m
[33m 0906 10002a5: 6280        add	#8, r0        [0m
0x7ffffd8 + 0x8 + 0x0 = 0x7ffffe0
134217688 + 8 + 0 = 134217696
flags now [32m 0------[0m
put_reg (r0) = 07ffffe0
1 cycles
[36mREGS:  isp 07ffffd8:07ffffe0[0m

[33m 0907 10002a7: fbe2552c0001  mov.l	#0x1002c55, r14  [0m
1 cycles
put_reg (r14) = 01002c55
flags now [32m 0------[0m
[36mREGS:  r14 01002b3a:01002c55[0m

[33m 0908 10002ad: 60c0        sub	#12, r0       [0m
0x7ffffe0 - 0xc - 0x0 = 0x7ffffd4
134217696 - 12 - 0 = 134217684
flags now [32m 0-----C[0m
put_reg (r0) = 07ffffd4
1 cycles
[36mREGS:  isp 07ffffe0:07ffffd4  psw 0-------:0------C[0m

[33m 0909 10002af: e30e        mov.l	r14, [r0]   [0m
get_reg (r14) = 01002c55
1 cycles
MEM[07ffffd4] <= 55u 2cu 00u 01d
flags now [32m 0-----C[0m

[33m 0910 10002b1: a086        mov.l	r6, 8[r0]   [0m
get_reg (r6) = 00000004
1 cycles
MEM[07ffffdc] <= 04d 00d 00d 00d
flags now [32m 0-----C[0m

[33m 0911 10002b3: a00e        mov.l	r6, 4[r0]   [0m
get_reg (r6) = 00000004
1 cycles
MEM[07ffffd8] <= 04d 00d 00d 00d
flags now [32m 0-----C[0m

[33m 0912 10002b5: 05880200    bsr.a	0x0100053d  [0m
put_reg (r0) = 07ffffd0
MEM[07ffffd0] <= b9d 02d 00d 01d
3 cycles
[36mREGS:  isp 07ffffd4:07ffffd0[0m

[43;30m_printf:			[0m
[33m 0915 100053d: 6040        sub	#4, r0        [0m
0x7ffffd0 - 0x4 - 0x0 = 0x7ffffcc
134217680 - 4 - 0 = 134217676
flags now [32m 0-----C[0m
put_reg (r0) = 07ffffcc
1 cycles
[36mREGS:  isp 07ffffd0:07ffffcc[0m

[33m 0916 100053f: fb22c02d0001  mov.l	#0x1002dc0, r2  [0m
1 cycles
put_reg (r2) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r2 01002b3a:01002dc0[0m

[33m 0917 1000545: 71040c      add	#12, r0, r4   [0m
0xc + 0x7ffffcc + 0x0 = 0x7ffffd8
12 + 134217676 + 0 = 134217688
flags now [32m 0------[0m
put_reg (r4) = 07ffffd8
1 cycles
[36mREGS:  r4 01002dc0:07ffffd8  psw 0------C:0-------[0m

[33m 0918 1000548: fb1220050001  mov.l	#0x1000520, r1  [0m
1 cycles
put_reg (r1) = 01000520
flags now [32m 0------[0m
[36mREGS:  r1 0000000b:01000520[0m

[33m 0919 100054e: e304        mov.l	r4, [r0]    [0m
get_reg (r4) = 07ffffd8
1 cycles
MEM[07ffffcc] <= d8d ffd ffd 07d
flags now [32m 0------[0m

[33m 0920 1000550: 6040        sub	#4, r0        [0m
0x7ffffcc - 0x4 - 0x0 = 0x7ffffc8
134217676 - 4 - 0 = 134217672
flags now [32m 0-----C[0m
put_reg (r0) = 07ffffc8
1 cycles
[36mREGS:  isp 07ffffcc:07ffffc8  psw 0-------:0------C[0m

[33m 0921 1000552: a88b        mov.l	12[r0], r3  [0m
MEM[07ffffd4] => 55d 2cd 00d 01d
1 cycles
put_reg (r3) = 01002c55
Rt now 3
flags now [32m 0-----C[0m
[36mREGS:  r3 00000001:01002c55[0m

[33m 0922 1000554: f80600      mov.l	#0, [r0]    [0m
1 cycles
MEM[07ffffc8] <= 00u 00u 00u 00d
flags now [32m 0-----C[0m

[33m 0923 1000557: 05e30000    bsr.a	0x0100063a  [0m
put_reg (r0) = 07ffffc4
MEM[07ffffc4] <= 5bd 05d 00d 01d
3 cycles
[36mREGS:  isp 07ffffc8:07ffffc4[0m

[43;30m__Printf:			[0m
[33m 0926 100063a: 6e6d        pushm	r6-r13      [0m
get_reg (r13) = 00000000
put_reg (r0) = 07ffffc0
MEM[07ffffc0] <= 00d 00d 00d 00d
get_reg (r12) = 00000000
put_reg (r0) = 07ffffbc
MEM[07ffffbc] <= 00d 00d 00d 00d
get_reg (r11) = 00000000
put_reg (r0) = 07ffffb8
MEM[07ffffb8] <= 00d 00d 00d 00d
get_reg (r10) = 00000000
put_reg (r0) = 07ffffb4
MEM[07ffffb4] <= 00d 00d 00d 00d
get_reg (r9) = 00000000
put_reg (r0) = 07ffffb0
MEM[07ffffb0] <= 00d 00d 00d 00d
get_reg (r8) = 00000000
put_reg (r0) = 07ffffac
MEM[07ffffac] <= 00d 00d 00d 00d
get_reg (r7) = 00000003
put_reg (r0) = 07ffffa8
MEM[07ffffa8] <= 03d 00d 00d 00d
get_reg (r6) = 00000004
put_reg (r0) = 07ffffa4
MEM[07ffffa4] <= 04d 00d 00d 00d
8 cycles
[36mREGS:  isp 07ffffc4:07ffffa4[0m

[33m 0934 100063c: 72006cff    add	#-148, r0, r0  [0m
0xffffff6c + 0x7ffffa4 + 0x0 = 0x107ffff10
-148 + 134217636 + 0 = 134217488
flags now [32m 0-----C[0m
put_reg (r0) = 07ffff10
1 cycles
[36mREGS:  isp 07ffffa4:07ffff10[0m

[33m 0935 1000640: ef36        mov.l	r3, r6      [0m
get_reg (r3) = 01002c55
1 cycles
put_reg (r6) = 01002c55
flags now [32m 0-----C[0m
[36mREGS:  r6 00000004:01002c55[0m

[33m 0936 1000642: a581        mov.l	r1, 88[r0]  [0m
get_reg (r1) = 01000520
1 cycles
MEM[07ffff68] <= 20d 05d 00d 01d
flags now [32m 0-----C[0m

[33m 0937 1000644: 71014c      add	#76, r0, r1   [0m
0x4c + 0x7ffff10 + 0x0 = 0x7ffff5c
76 + 134217488 + 0 = 134217564
flags now [32m 0------[0m
put_reg (r1) = 07ffff5c
1 cycles
[36mREGS:  r1 01000520:07ffff5c  psw 0------C:0-------[0m

[33m 0938 1000647: a58a        mov.l	r2, 92[r0]  [0m
get_reg (r2) = 01002dc0
1 cycles
MEM[07ffff6c] <= c0d 2dd 00d 01d
flags now [32m 0------[0m

[33m 0939 1000649: ef42        mov.l	r4, r2      [0m
get_reg (r4) = 07ffffd8
1 cycles
put_reg (r2) = 07ffffd8
flags now [32m 0------[0m
[36mREGS:  r2 01002dc0:07ffffd8[0m

[33m 0940 100064b: 05f90800    bsr.a	0x01000f44  [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 4fd 06d 00d 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m__Vacopy:			[0m
[33m 0943 1000f44: 6040        sub	#4, r0        [0m
0x7ffff0c - 0x4 - 0x0 = 0x7ffff08
134217484 - 4 - 0 = 134217480
flags now [32m 0-----C[0m
put_reg (r0) = 07ffff08
1 cycles
[36mREGS:  isp 07ffff0c:07ffff08  psw 0-------:0------C[0m

[33m 0944 1000f46: e312        mov.l	r2, [r1]    [0m
get_reg (r2) = 07ffffd8
1 cycles
get_reg (r1) = 07ffff5c
MEM[07ffff5c] <= d8u ffu ffu 07u
flags now [32m 0-----C[0m

[33m 0945 1000f48: e302        mov.l	r2, [r0]    [0m
get_reg (r2) = 07ffffd8
1 cycles
MEM[07ffff08] <= d8d ffd ffd 07d
flags now [32m 0-----C[0m

[33m 0946 1000f4a: 6701        rtsd	#4           [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] => 4fp 06p 00p 01d
put_reg (r0) = 07ffff10
fast return bonus
3 cycles
[36mREGS:  isp 07ffff08:07ffff10[0m

[43;30m__Printf+21:			[0m
[33m 0949 100064f: ed012e      mov.l	184[r0], r1  [0m
1 cycle branch alignment penalty
1 cycles
MEM[07ffffc8] => 00d 00d 00d 00d
1 cycles
put_reg (r1) = 00000000
Rt now 1
flags now [32m 0-----C[0m
[36mREGS:  r1 07ffff5c:00000000[0m

[33m 0951 1000652: 72078c00    add	#140, r0, r7  [0m
0x8c + 0x7ffff10 + 0x0 = 0x7ffff9c
140 + 134217488 + 0 = 134217628
flags now [32m 0------[0m
put_reg (r7) = 07ffff9c
1 cycles
[36mREGS:  r7 00000003:07ffff9c  psw 0------C:0-------[0m

[33m 0952 1000656: fb825c2e0001  mov.l	#0x1002e5c, r8  [0m
1 cycles
put_reg (r8) = 01002e5c
flags now [32m 0------[0m
[36mREGS:  r8 00000000:01002e5c[0m

[33m 0953 100065c: c7018f      mov.b	r1, 143[r0]  [0m
get_reg (r1) = 00000000
1 cycles
MEM[07ffff9f] <= 00d
flags now [32m 0------[0m

[33m 0954 100065f: fb920c280001  mov.l	#0x100280c, r9  [0m
1 cycles
put_reg (r9) = 0100280c
flags now [32m 0------[0m
[36mREGS:  r9 00000000:0100280c[0m

[33m 0955 1000665: fbd2d0270001  mov.l	#0x10027d0, r13  [0m
1 cycles
put_reg (r13) = 010027d0
flags now [32m 0------[0m
[36mREGS:  r13 00000000:010027d0[0m

[33m 0956 100066b: f9062100    mov.l	#0, 132[r0]  [0m
1 cycles
MEM[07ffff94] <= 00d 00d 00d 00d
flags now [32m 0------[0m

[33m 0957 100066f: 586c        movu.b	[r6], r12  [0m
get_reg (r6) = 01002c55
MEM[01002c55] => 65d
1 cycles
put_reg (r12) = 00000065
Rt now 12
flags now [32m 0------[0m
[36mREGS:  r12 00000000:00000065[0m

[33m 0958 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000065
0x65 - 0x0 - 0x0 = 0x65
101 - 0 - 0 = 101
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 0960 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 00000000:00000001[0m

[33m 0961 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000065
0x65 - 0x25 - 0x0 = 0x40
101 - 37 - 0 = 64
flags now [32m 0-----C[0m
1 cycles

[33m 0962 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000000:00000001[0m

[33m 0963 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 0966 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 0968 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 0969 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff6c] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m
[36mREGS:  r1 00000000:01002dc0[0m

[33m 0970 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002c55
1 cycles
put_reg (r2) = 01002c55
flags now [32m 0-----C[0m
[36mREGS:  r2 07ffffd8:01002c55[0m

[33m 0971 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff68] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 07ffffd8:01000520[0m

[33m 0972 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r3 01002c55:00000001[0m

[33m 0973 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m__$prout:			[0m
[33m 0976 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffff9c
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 9cd ffd ffd 07d
get_reg (r6) = 01002c55
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 55u 2cu 00u 01d
2 cycles
[36mREGS:  isp 07ffff0c:07ffff04[0m

[33m 0978 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c55:01002dc0[0m

[33m 0979 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffff9c:00000001[0m

[33m 0980 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002c55:00000001[0m

[33m 0981 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002c55
1 cycles
put_reg (r1) = 01002c55
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002c55[0m

[33m 0982 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c55:00000001[0m

[33m 0983 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 0984 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff00
MEM[07ffff00] <= 32d 05d 00d 01d
3 cycles
[36mREGS:  isp 07ffff04:07ffff00[0m

[43;30m_fwrite:			[0m
[33m 0987 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 0988 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 0989 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002c55
1 cycles
put_reg (r14) = 01002c55
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002c55[0m

[33m 0990 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002c55:00000001[0m

[33m 0991 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 0993 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 0994 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 0997 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 0998 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002c55
1 cycles
put_reg (r2) = 01002c55
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002c55[0m

[33m 0999 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 1000 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002c55
get_reg (r3) = 00000001
write(1,0x1002c55,1)
MEM[01002c55] => 65d
ewrite(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 1006 10027a9: 02          rts               [0m
MEM[07ffff00] => 32p 05p 00p 01d
put_reg (r0) = 07ffff04
fast return bonus
3 cycles
[36mREGS:  isp 07ffff00:07ffff04[0m

[43;30m__$prout+18:			[0m
[33m 1009 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 1010 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 1011 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 1012 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff04
MEM[07ffff04] => 55d 2cd 00d 01d
put_reg (r0) = 07ffff08
put_reg (r6) = 01002c55
MEM[07ffff08] => 9cd ffd ffd 07d
put_reg (r0) = 07ffff0c
put_reg (r7) = 07ffff9c
MEM[07ffff0c] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff10
5 cycles
[36mREGS:  r6 01002dc0:01002c55  r7 00000001:07ffff9c  isp 07ffff04:07ffff10[0m

[43;30m__Printf+83:			[0m
[33m 1017 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 1018 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff6c] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 1019 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 1020 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff94] => 00d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x0 + 0x0 = 0x1
1 + 0 + 0 = 1
flags now [32m 0------[0m
put_reg (r10) = 00000001
Rt now 10
3 cycles
[36mREGS:  psw 0------C:0-------[0m

[33m 1023 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000001
1 cycles
MEM[07ffff94] <= 01d 00d 00d 00d
flags now [32m 0------[0m

[33m 1025 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002c55
get_reg (r11) = 00000001
0x1 + 0x1002c55 + 0x0 = 0x1002c56
1 + 16788565 + 0 = 16788566
flags now [32m 0------[0m
put_reg (r11) = 01002c56
1 cycles
[36mREGS:  r11 00000001:01002c56[0m

[33m 1026 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000065
0x65 - 0x25 - 0x0 = 0x40
101 - 37 - 0 = 64
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 1027 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 1030 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000065
0x65 - 0x0 - 0x0 = 0x65
101 - 0 - 0 = 101
flags now [32m 0-----C[0m
1 cycles

[33m 1032 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 1033 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002c56
1 cycles
put_reg (r6) = 01002c56
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c55:01002c56[0m

[33m 1034 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 1037 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002c56
MEM[01002c56] => 78d
1 cycles
put_reg (r12) = 00000078
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 00000065:00000078[0m

[33m 1039 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000078
0x78 - 0x0 - 0x0 = 0x78
120 - 0 - 0 = 120
flags now [32m 0-----C[0m
1 cycles

[33m 1041 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002c56:00000001[0m

[33m 1042 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000078
0x78 - 0x25 - 0x0 = 0x53
120 - 37 - 0 = 83
flags now [32m 0-----C[0m
1 cycles

[33m 1043 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m

[33m 1044 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 1047 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 1049 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 1050 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff6c] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 1051 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002c56
1 cycles
put_reg (r2) = 01002c56
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c55:01002c56[0m

[33m 1052 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff68] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 1053 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 1054 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m__$prout:			[0m
[33m 1057 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffff9c
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 9cd ffd ffd 07d
get_reg (r6) = 01002c56
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 56d 2cd 00d 01d
2 cycles
[36mREGS:  isp 07ffff0c:07ffff04[0m

[33m 1059 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c56:01002dc0[0m

[33m 1060 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffff9c:00000001[0m

[33m 1061 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002c55:00000001[0m

[33m 1062 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002c56
1 cycles
put_reg (r1) = 01002c56
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002c56[0m

[33m 1063 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c56:00000001[0m

[33m 1064 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 1065 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff00
MEM[07ffff00] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff04:07ffff00[0m

[43;30m_fwrite:			[0m
[33m 1068 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 1069 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 1070 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002c56
1 cycles
put_reg (r14) = 01002c56
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002c56[0m

[33m 1071 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002c56:00000001[0m

[33m 1072 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 1074 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 1075 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 1078 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 1079 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002c56
1 cycles
put_reg (r2) = 01002c56
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002c56[0m

[33m 1080 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 1081 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002c56
get_reg (r3) = 00000001
write(1,0x1002c56,1)
MEM[01002c56] => 78d
xwrite(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 1087 10027a9: 02          rts               [0m
MEM[07ffff00] => 32p 05p 00p 01d
put_reg (r0) = 07ffff04
fast return bonus
3 cycles
[36mREGS:  isp 07ffff00:07ffff04[0m

[43;30m__$prout+18:			[0m
[33m 1090 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 1091 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 1092 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 1093 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff04
MEM[07ffff04] => 56d 2cd 00d 01d
put_reg (r0) = 07ffff08
put_reg (r6) = 01002c56
MEM[07ffff08] => 9cd ffd ffd 07d
put_reg (r0) = 07ffff0c
put_reg (r7) = 07ffff9c
MEM[07ffff0c] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff10
5 cycles
[36mREGS:  r6 01002dc0:01002c56  r7 00000001:07ffff9c  isp 07ffff04:07ffff10[0m

[43;30m__Printf+83:			[0m
[33m 1098 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 1099 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff6c] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 1100 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 1101 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff94] => 01d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x1 + 0x0 = 0x2
1 + 1 + 0 = 2
flags now [32m 0------[0m
put_reg (r10) = 00000002
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000002  psw 0------C:0-------[0m

[33m 1104 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000002
1 cycles
MEM[07ffff94] <= 02d 00d 00d 00d
flags now [32m 0------[0m

[33m 1106 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002c56
get_reg (r11) = 00000001
0x1 + 0x1002c56 + 0x0 = 0x1002c57
1 + 16788566 + 0 = 16788567
flags now [32m 0------[0m
put_reg (r11) = 01002c57
1 cycles
[36mREGS:  r11 00000001:01002c57[0m

[33m 1107 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000078
0x78 - 0x25 - 0x0 = 0x53
120 - 37 - 0 = 83
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 1108 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 1111 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000078
0x78 - 0x0 - 0x0 = 0x78
120 - 0 - 0 = 120
flags now [32m 0-----C[0m
1 cycles

[33m 1113 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 1114 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002c57
1 cycles
put_reg (r6) = 01002c57
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c56:01002c57[0m

[33m 1115 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 1118 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002c57
MEM[01002c57] => 70d
1 cycles
put_reg (r12) = 00000070
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 00000078:00000070[0m

[33m 1120 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000070
0x70 - 0x0 - 0x0 = 0x70
112 - 0 - 0 = 112
flags now [32m 0-----C[0m
1 cycles

[33m 1122 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002c57:00000001[0m

[33m 1123 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000070
0x70 - 0x25 - 0x0 = 0x4b
112 - 37 - 0 = 75
flags now [32m 0-----C[0m
1 cycles

[33m 1124 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000002:00000001[0m

[33m 1125 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 1128 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 1130 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 1131 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff6c] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 1132 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002c57
1 cycles
put_reg (r2) = 01002c57
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c56:01002c57[0m

[33m 1133 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff68] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 1134 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 1135 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m__$prout:			[0m
[33m 1138 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffff9c
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 9cd ffd ffd 07d
get_reg (r6) = 01002c57
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 57d 2cd 00d 01d
2 cycles
[36mREGS:  isp 07ffff0c:07ffff04[0m

[33m 1140 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c57:01002dc0[0m

[33m 1141 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffff9c:00000001[0m

[33m 1142 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002c56:00000001[0m

[33m 1143 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002c57
1 cycles
put_reg (r1) = 01002c57
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002c57[0m

[33m 1144 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c57:00000001[0m

[33m 1145 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 1146 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff00
MEM[07ffff00] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff04:07ffff00[0m

[43;30m_fwrite:			[0m
[33m 1149 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 1150 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 1151 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002c57
1 cycles
put_reg (r14) = 01002c57
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002c57[0m

[33m 1152 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002c57:00000001[0m

[33m 1153 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 1155 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 1156 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 1159 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 1160 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002c57
1 cycles
put_reg (r2) = 01002c57
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002c57[0m

[33m 1161 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 1162 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002c57
get_reg (r3) = 00000001
write(1,0x1002c57,1)
MEM[01002c57] => 70d
pwrite(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 1168 10027a9: 02          rts               [0m
MEM[07ffff00] => 32p 05p 00p 01d
put_reg (r0) = 07ffff04
fast return bonus
3 cycles
[36mREGS:  isp 07ffff00:07ffff04[0m

[43;30m__$prout+18:			[0m
[33m 1171 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 1172 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 1173 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 1174 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff04
MEM[07ffff04] => 57d 2cd 00d 01d
put_reg (r0) = 07ffff08
put_reg (r6) = 01002c57
MEM[07ffff08] => 9cd ffd ffd 07d
put_reg (r0) = 07ffff0c
put_reg (r7) = 07ffff9c
MEM[07ffff0c] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff10
5 cycles
[36mREGS:  r6 01002dc0:01002c57  r7 00000001:07ffff9c  isp 07ffff04:07ffff10[0m

[43;30m__Printf+83:			[0m
[33m 1179 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 1180 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff6c] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 1181 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 1182 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff94] => 02d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x2 + 0x0 = 0x3
1 + 2 + 0 = 3
flags now [32m 0------[0m
put_reg (r10) = 00000003
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000003  psw 0------C:0-------[0m

[33m 1185 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000003
1 cycles
MEM[07ffff94] <= 03d 00d 00d 00d
flags now [32m 0------[0m

[33m 1187 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002c57
get_reg (r11) = 00000001
0x1 + 0x1002c57 + 0x0 = 0x1002c58
1 + 16788567 + 0 = 16788568
flags now [32m 0------[0m
put_reg (r11) = 01002c58
1 cycles
[36mREGS:  r11 00000001:01002c58[0m

[33m 1188 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000070
0x70 - 0x25 - 0x0 = 0x4b
112 - 37 - 0 = 75
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 1189 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 1192 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000070
0x70 - 0x0 - 0x0 = 0x70
112 - 0 - 0 = 112
flags now [32m 0-----C[0m
1 cycles

[33m 1194 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 1195 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002c58
1 cycles
put_reg (r6) = 01002c58
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c57:01002c58[0m

[33m 1196 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 1199 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002c58
MEM[01002c58] => 65d
1 cycles
put_reg (r12) = 00000065
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 00000070:00000065[0m

[33m 1201 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000065
0x65 - 0x0 - 0x0 = 0x65
101 - 0 - 0 = 101
flags now [32m 0-----C[0m
1 cycles

[33m 1203 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002c58:00000001[0m

[33m 1204 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000065
0x65 - 0x25 - 0x0 = 0x40
101 - 37 - 0 = 64
flags now [32m 0-----C[0m
1 cycles

[33m 1205 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000003:00000001[0m

[33m 1206 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 1209 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 1211 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 1212 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff6c] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 1213 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002c58
1 cycles
put_reg (r2) = 01002c58
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c57:01002c58[0m

[33m 1214 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff68] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 1215 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 1216 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m__$prout:			[0m
[33m 1219 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffff9c
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 9cd ffd ffd 07d
get_reg (r6) = 01002c58
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 58d 2cd 00d 01d
2 cycles
[36mREGS:  isp 07ffff0c:07ffff04[0m

[33m 1221 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c58:01002dc0[0m

[33m 1222 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffff9c:00000001[0m

[33m 1223 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002c57:00000001[0m

[33m 1224 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002c58
1 cycles
put_reg (r1) = 01002c58
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002c58[0m

[33m 1225 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c58:00000001[0m

[33m 1226 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 1227 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff00
MEM[07ffff00] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff04:07ffff00[0m

[43;30m_fwrite:			[0m
[33m 1230 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 1231 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 1232 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002c58
1 cycles
put_reg (r14) = 01002c58
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002c58[0m

[33m 1233 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002c58:00000001[0m

[33m 1234 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 1236 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 1237 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 1240 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 1241 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002c58
1 cycles
put_reg (r2) = 01002c58
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002c58[0m

[33m 1242 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 1243 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002c58
get_reg (r3) = 00000001
write(1,0x1002c58,1)
MEM[01002c58] => 65d
ewrite(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 1249 10027a9: 02          rts               [0m
MEM[07ffff00] => 32p 05p 00p 01d
put_reg (r0) = 07ffff04
fast return bonus
3 cycles
[36mREGS:  isp 07ffff00:07ffff04[0m

[43;30m__$prout+18:			[0m
[33m 1252 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 1253 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 1254 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 1255 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff04
MEM[07ffff04] => 58d 2cd 00d 01d
put_reg (r0) = 07ffff08
put_reg (r6) = 01002c58
MEM[07ffff08] => 9cd ffd ffd 07d
put_reg (r0) = 07ffff0c
put_reg (r7) = 07ffff9c
MEM[07ffff0c] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff10
5 cycles
[36mREGS:  r6 01002dc0:01002c58  r7 00000001:07ffff9c  isp 07ffff04:07ffff10[0m

[43;30m__Printf+83:			[0m
[33m 1260 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 1261 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff6c] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 1262 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 1263 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff94] => 03d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x3 + 0x0 = 0x4
1 + 3 + 0 = 4
flags now [32m 0------[0m
put_reg (r10) = 00000004
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000004  psw 0------C:0-------[0m

[33m 1266 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000004
1 cycles
MEM[07ffff94] <= 04d 00d 00d 00d
flags now [32m 0------[0m

[33m 1268 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002c58
get_reg (r11) = 00000001
0x1 + 0x1002c58 + 0x0 = 0x1002c59
1 + 16788568 + 0 = 16788569
flags now [32m 0------[0m
put_reg (r11) = 01002c59
1 cycles
[36mREGS:  r11 00000001:01002c59[0m

[33m 1269 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000065
0x65 - 0x25 - 0x0 = 0x40
101 - 37 - 0 = 64
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 1270 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 1273 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000065
0x65 - 0x0 - 0x0 = 0x65
101 - 0 - 0 = 101
flags now [32m 0-----C[0m
1 cycles

[33m 1275 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 1276 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002c59
1 cycles
put_reg (r6) = 01002c59
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c58:01002c59[0m

[33m 1277 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 1280 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002c59
MEM[01002c59] => 63d
1 cycles
put_reg (r12) = 00000063
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 00000065:00000063[0m

[33m 1282 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000063
0x63 - 0x0 - 0x0 = 0x63
99 - 0 - 0 = 99
flags now [32m 0-----C[0m
1 cycles

[33m 1284 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002c59:00000001[0m

[33m 1285 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000063
0x63 - 0x25 - 0x0 = 0x3e
99 - 37 - 0 = 62
flags now [32m 0-----C[0m
1 cycles

[33m 1286 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000004:00000001[0m

[33m 1287 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 1290 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 1292 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 1293 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff6c] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 1294 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002c59
1 cycles
put_reg (r2) = 01002c59
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c58:01002c59[0m

[33m 1295 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff68] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 1296 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 1297 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m__$prout:			[0m
[33m 1300 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffff9c
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 9cd ffd ffd 07d
get_reg (r6) = 01002c59
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 59d 2cd 00d 01d
2 cycles
[36mREGS:  isp 07ffff0c:07ffff04[0m

[33m 1302 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c59:01002dc0[0m

[33m 1303 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffff9c:00000001[0m

[33m 1304 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002c58:00000001[0m

[33m 1305 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002c59
1 cycles
put_reg (r1) = 01002c59
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002c59[0m

[33m 1306 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c59:00000001[0m

[33m 1307 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 1308 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff00
MEM[07ffff00] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff04:07ffff00[0m

[43;30m_fwrite:			[0m
[33m 1311 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 1312 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 1313 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002c59
1 cycles
put_reg (r14) = 01002c59
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002c59[0m

[33m 1314 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002c59:00000001[0m

[33m 1315 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 1317 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 1318 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 1321 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 1322 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002c59
1 cycles
put_reg (r2) = 01002c59
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002c59[0m

[33m 1323 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 1324 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002c59
get_reg (r3) = 00000001
write(1,0x1002c59,1)
MEM[01002c59] => 63d
cwrite(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 1330 10027a9: 02          rts               [0m
MEM[07ffff00] => 32p 05p 00p 01d
put_reg (r0) = 07ffff04
fast return bonus
3 cycles
[36mREGS:  isp 07ffff00:07ffff04[0m

[43;30m__$prout+18:			[0m
[33m 1333 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 1334 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 1335 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 1336 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff04
MEM[07ffff04] => 59d 2cd 00d 01d
put_reg (r0) = 07ffff08
put_reg (r6) = 01002c59
MEM[07ffff08] => 9cd ffd ffd 07d
put_reg (r0) = 07ffff0c
put_reg (r7) = 07ffff9c
MEM[07ffff0c] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff10
5 cycles
[36mREGS:  r6 01002dc0:01002c59  r7 00000001:07ffff9c  isp 07ffff04:07ffff10[0m

[43;30m__Printf+83:			[0m
[33m 1341 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 1342 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff6c] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 1343 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 1344 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff94] => 04d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x4 + 0x0 = 0x5
1 + 4 + 0 = 5
flags now [32m 0------[0m
put_reg (r10) = 00000005
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000005  psw 0------C:0-------[0m

[33m 1347 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000005
1 cycles
MEM[07ffff94] <= 05d 00d 00d 00d
flags now [32m 0------[0m

[33m 1349 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002c59
get_reg (r11) = 00000001
0x1 + 0x1002c59 + 0x0 = 0x1002c5a
1 + 16788569 + 0 = 16788570
flags now [32m 0------[0m
put_reg (r11) = 01002c5a
1 cycles
[36mREGS:  r11 00000001:01002c5a[0m

[33m 1350 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000063
0x63 - 0x25 - 0x0 = 0x3e
99 - 37 - 0 = 62
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 1351 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 1354 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000063
0x63 - 0x0 - 0x0 = 0x63
99 - 0 - 0 = 99
flags now [32m 0-----C[0m
1 cycles

[33m 1356 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 1357 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002c5a
1 cycles
put_reg (r6) = 01002c5a
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c59:01002c5a[0m

[33m 1358 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 1361 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002c5a
MEM[01002c5a] => 74d
1 cycles
put_reg (r12) = 00000074
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 00000063:00000074[0m

[33m 1363 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000074
0x74 - 0x0 - 0x0 = 0x74
116 - 0 - 0 = 116
flags now [32m 0-----C[0m
1 cycles

[33m 1365 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002c5a:00000001[0m

[33m 1366 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000074
0x74 - 0x25 - 0x0 = 0x4f
116 - 37 - 0 = 79
flags now [32m 0-----C[0m
1 cycles

[33m 1367 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000005:00000001[0m

[33m 1368 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 1371 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 1373 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 1374 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff6c] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 1375 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002c5a
1 cycles
put_reg (r2) = 01002c5a
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c59:01002c5a[0m

[33m 1376 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff68] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 1377 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 1378 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m__$prout:			[0m
[33m 1381 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffff9c
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 9cd ffd ffd 07d
get_reg (r6) = 01002c5a
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 5ad 2cd 00d 01d
2 cycles
[36mREGS:  isp 07ffff0c:07ffff04[0m

[33m 1383 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c5a:01002dc0[0m

[33m 1384 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffff9c:00000001[0m

[33m 1385 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002c59:00000001[0m

[33m 1386 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002c5a
1 cycles
put_reg (r1) = 01002c5a
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002c5a[0m

[33m 1387 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c5a:00000001[0m

[33m 1388 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 1389 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff00
MEM[07ffff00] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff04:07ffff00[0m

[43;30m_fwrite:			[0m
[33m 1392 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 1393 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 1394 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002c5a
1 cycles
put_reg (r14) = 01002c5a
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002c5a[0m

[33m 1395 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002c5a:00000001[0m

[33m 1396 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 1398 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 1399 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 1402 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 1403 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002c5a
1 cycles
put_reg (r2) = 01002c5a
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002c5a[0m

[33m 1404 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 1405 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002c5a
get_reg (r3) = 00000001
write(1,0x1002c5a,1)
MEM[01002c5a] => 74d
twrite(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 1411 10027a9: 02          rts               [0m
MEM[07ffff00] => 32p 05p 00p 01d
put_reg (r0) = 07ffff04
fast return bonus
3 cycles
[36mREGS:  isp 07ffff00:07ffff04[0m

[43;30m__$prout+18:			[0m
[33m 1414 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 1415 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 1416 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 1417 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff04
MEM[07ffff04] => 5ad 2cd 00d 01d
put_reg (r0) = 07ffff08
put_reg (r6) = 01002c5a
MEM[07ffff08] => 9cd ffd ffd 07d
put_reg (r0) = 07ffff0c
put_reg (r7) = 07ffff9c
MEM[07ffff0c] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff10
5 cycles
[36mREGS:  r6 01002dc0:01002c5a  r7 00000001:07ffff9c  isp 07ffff04:07ffff10[0m

[43;30m__Printf+83:			[0m
[33m 1422 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 1423 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff6c] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 1424 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 1425 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff94] => 05d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x5 + 0x0 = 0x6
1 + 5 + 0 = 6
flags now [32m 0------[0m
put_reg (r10) = 00000006
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000006  psw 0------C:0-------[0m

[33m 1428 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000006
1 cycles
MEM[07ffff94] <= 06d 00d 00d 00d
flags now [32m 0------[0m

[33m 1430 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002c5a
get_reg (r11) = 00000001
0x1 + 0x1002c5a + 0x0 = 0x1002c5b
1 + 16788570 + 0 = 16788571
flags now [32m 0------[0m
put_reg (r11) = 01002c5b
1 cycles
[36mREGS:  r11 00000001:01002c5b[0m

[33m 1431 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000074
0x74 - 0x25 - 0x0 = 0x4f
116 - 37 - 0 = 79
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 1432 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 1435 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000074
0x74 - 0x0 - 0x0 = 0x74
116 - 0 - 0 = 116
flags now [32m 0-----C[0m
1 cycles

[33m 1437 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 1438 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002c5b
1 cycles
put_reg (r6) = 01002c5b
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c5a:01002c5b[0m

[33m 1439 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 1442 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002c5b
MEM[01002c5b] => 65d
1 cycles
put_reg (r12) = 00000065
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 00000074:00000065[0m

[33m 1444 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000065
0x65 - 0x0 - 0x0 = 0x65
101 - 0 - 0 = 101
flags now [32m 0-----C[0m
1 cycles

[33m 1446 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002c5b:00000001[0m

[33m 1447 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000065
0x65 - 0x25 - 0x0 = 0x40
101 - 37 - 0 = 64
flags now [32m 0-----C[0m
1 cycles

[33m 1448 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000006:00000001[0m

[33m 1449 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 1452 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 1454 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 1455 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff6c] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 1456 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002c5b
1 cycles
put_reg (r2) = 01002c5b
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c5a:01002c5b[0m

[33m 1457 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff68] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 1458 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 1459 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m__$prout:			[0m
[33m 1462 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffff9c
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 9cd ffd ffd 07d
get_reg (r6) = 01002c5b
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 5bd 2cd 00d 01d
2 cycles
[36mREGS:  isp 07ffff0c:07ffff04[0m

[33m 1464 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c5b:01002dc0[0m

[33m 1465 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffff9c:00000001[0m

[33m 1466 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002c5a:00000001[0m

[33m 1467 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002c5b
1 cycles
put_reg (r1) = 01002c5b
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002c5b[0m

[33m 1468 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c5b:00000001[0m

[33m 1469 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 1470 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff00
MEM[07ffff00] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff04:07ffff00[0m

[43;30m_fwrite:			[0m
[33m 1473 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 1474 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 1475 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002c5b
1 cycles
put_reg (r14) = 01002c5b
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002c5b[0m

[33m 1476 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002c5b:00000001[0m

[33m 1477 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 1479 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 1480 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 1483 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 1484 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002c5b
1 cycles
put_reg (r2) = 01002c5b
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002c5b[0m

[33m 1485 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 1486 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002c5b
get_reg (r3) = 00000001
write(1,0x1002c5b,1)
MEM[01002c5b] => 65d
ewrite(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 1492 10027a9: 02          rts               [0m
MEM[07ffff00] => 32p 05p 00p 01d
put_reg (r0) = 07ffff04
fast return bonus
3 cycles
[36mREGS:  isp 07ffff00:07ffff04[0m

[43;30m__$prout+18:			[0m
[33m 1495 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 1496 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 1497 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 1498 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff04
MEM[07ffff04] => 5bd 2cd 00d 01d
put_reg (r0) = 07ffff08
put_reg (r6) = 01002c5b
MEM[07ffff08] => 9cd ffd ffd 07d
put_reg (r0) = 07ffff0c
put_reg (r7) = 07ffff9c
MEM[07ffff0c] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff10
5 cycles
[36mREGS:  r6 01002dc0:01002c5b  r7 00000001:07ffff9c  isp 07ffff04:07ffff10[0m

[43;30m__Printf+83:			[0m
[33m 1503 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 1504 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff6c] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 1505 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 1506 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff94] => 06d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x6 + 0x0 = 0x7
1 + 6 + 0 = 7
flags now [32m 0------[0m
put_reg (r10) = 00000007
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000007  psw 0------C:0-------[0m

[33m 1509 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000007
1 cycles
MEM[07ffff94] <= 07d 00d 00d 00d
flags now [32m 0------[0m

[33m 1511 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002c5b
get_reg (r11) = 00000001
0x1 + 0x1002c5b + 0x0 = 0x1002c5c
1 + 16788571 + 0 = 16788572
flags now [32m 0------[0m
put_reg (r11) = 01002c5c
1 cycles
[36mREGS:  r11 00000001:01002c5c[0m

[33m 1512 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000065
0x65 - 0x25 - 0x0 = 0x40
101 - 37 - 0 = 64
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 1513 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 1516 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000065
0x65 - 0x0 - 0x0 = 0x65
101 - 0 - 0 = 101
flags now [32m 0-----C[0m
1 cycles

[33m 1518 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 1519 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002c5c
1 cycles
put_reg (r6) = 01002c5c
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c5b:01002c5c[0m

[33m 1520 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 1523 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002c5c
MEM[01002c5c] => 64d
1 cycles
put_reg (r12) = 00000064
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 00000065:00000064[0m

[33m 1525 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000064
0x64 - 0x0 - 0x0 = 0x64
100 - 0 - 0 = 100
flags now [32m 0-----C[0m
1 cycles

[33m 1527 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002c5c:00000001[0m

[33m 1528 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000064
0x64 - 0x25 - 0x0 = 0x3f
100 - 37 - 0 = 63
flags now [32m 0-----C[0m
1 cycles

[33m 1529 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000007:00000001[0m

[33m 1530 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 1533 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 1535 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 1536 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff6c] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 1537 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002c5c
1 cycles
put_reg (r2) = 01002c5c
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c5b:01002c5c[0m

[33m 1538 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff68] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 1539 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 1540 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m__$prout:			[0m
[33m 1543 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffff9c
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 9cd ffd ffd 07d
get_reg (r6) = 01002c5c
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 5cd 2cd 00d 01d
2 cycles
[36mREGS:  isp 07ffff0c:07ffff04[0m

[33m 1545 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c5c:01002dc0[0m

[33m 1546 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffff9c:00000001[0m

[33m 1547 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002c5b:00000001[0m

[33m 1548 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002c5c
1 cycles
put_reg (r1) = 01002c5c
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002c5c[0m

[33m 1549 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c5c:00000001[0m

[33m 1550 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 1551 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff00
MEM[07ffff00] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff04:07ffff00[0m

[43;30m_fwrite:			[0m
[33m 1554 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 1555 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 1556 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002c5c
1 cycles
put_reg (r14) = 01002c5c
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002c5c[0m

[33m 1557 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002c5c:00000001[0m

[33m 1558 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 1560 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 1561 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 1564 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 1565 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002c5c
1 cycles
put_reg (r2) = 01002c5c
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002c5c[0m

[33m 1566 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 1567 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002c5c
get_reg (r3) = 00000001
write(1,0x1002c5c,1)
MEM[01002c5c] => 64d
dwrite(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 1573 10027a9: 02          rts               [0m
MEM[07ffff00] => 32p 05p 00p 01d
put_reg (r0) = 07ffff04
fast return bonus
3 cycles
[36mREGS:  isp 07ffff00:07ffff04[0m

[43;30m__$prout+18:			[0m
[33m 1576 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 1577 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 1578 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 1579 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff04
MEM[07ffff04] => 5cd 2cd 00d 01d
put_reg (r0) = 07ffff08
put_reg (r6) = 01002c5c
MEM[07ffff08] => 9cd ffd ffd 07d
put_reg (r0) = 07ffff0c
put_reg (r7) = 07ffff9c
MEM[07ffff0c] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff10
5 cycles
[36mREGS:  r6 01002dc0:01002c5c  r7 00000001:07ffff9c  isp 07ffff04:07ffff10[0m

[43;30m__Printf+83:			[0m
[33m 1584 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 1585 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff6c] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 1586 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 1587 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff94] => 07d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x7 + 0x0 = 0x8
1 + 7 + 0 = 8
flags now [32m 0------[0m
put_reg (r10) = 00000008
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000008  psw 0------C:0-------[0m

[33m 1590 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000008
1 cycles
MEM[07ffff94] <= 08d 00d 00d 00d
flags now [32m 0------[0m

[33m 1592 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002c5c
get_reg (r11) = 00000001
0x1 + 0x1002c5c + 0x0 = 0x1002c5d
1 + 16788572 + 0 = 16788573
flags now [32m 0------[0m
put_reg (r11) = 01002c5d
1 cycles
[36mREGS:  r11 00000001:01002c5d[0m

[33m 1593 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000064
0x64 - 0x25 - 0x0 = 0x3f
100 - 37 - 0 = 63
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 1594 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 1597 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000064
0x64 - 0x0 - 0x0 = 0x64
100 - 0 - 0 = 100
flags now [32m 0-----C[0m
1 cycles

[33m 1599 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 1600 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002c5d
1 cycles
put_reg (r6) = 01002c5d
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c5c:01002c5d[0m

[33m 1601 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 1604 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002c5d
MEM[01002c5d] => 20d
1 cycles
put_reg (r12) = 00000020
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 00000064:00000020[0m

[33m 1606 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000020
0x20 - 0x0 - 0x0 = 0x20
32 - 0 - 0 = 32
flags now [32m 0-----C[0m
1 cycles

[33m 1608 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002c5d:00000001[0m

[33m 1609 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000020
0x20 - 0x25 - 0x0 = 0xfffffffffffffffb
32 - 37 - 0 = -5
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0------C:0----S--[0m

[33m 1610 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0---S--[0m
[36mREGS:  r10 00000008:00000001[0m

[33m 1611 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 1614 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 1616 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 1617 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff6c] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 1618 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002c5d
1 cycles
put_reg (r2) = 01002c5d
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c5c:01002c5d[0m

[33m 1619 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff68] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 1620 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 1621 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m__$prout:			[0m
[33m 1624 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffff9c
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 9cd ffd ffd 07d
get_reg (r6) = 01002c5d
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 5dd 2cd 00d 01d
2 cycles
[36mREGS:  isp 07ffff0c:07ffff04[0m

[33m 1626 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c5d:01002dc0[0m

[33m 1627 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffff9c:00000001[0m

[33m 1628 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002c5c:00000001[0m

[33m 1629 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002c5d
1 cycles
put_reg (r1) = 01002c5d
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002c5d[0m

[33m 1630 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c5d:00000001[0m

[33m 1631 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 1632 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff00
MEM[07ffff00] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff04:07ffff00[0m

[43;30m_fwrite:			[0m
[33m 1635 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 1636 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 1637 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002c5d
1 cycles
put_reg (r14) = 01002c5d
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002c5d[0m

[33m 1638 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002c5d:00000001[0m

[33m 1639 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 1641 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 1642 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 1645 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 1646 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002c5d
1 cycles
put_reg (r2) = 01002c5d
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002c5d[0m

[33m 1647 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 1648 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002c5d
get_reg (r3) = 00000001
write(1,0x1002c5d,1)
MEM[01002c5d] => 20d
 write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 1654 10027a9: 02          rts               [0m
MEM[07ffff00] => 32p 05p 00p 01d
put_reg (r0) = 07ffff04
fast return bonus
3 cycles
[36mREGS:  isp 07ffff00:07ffff04[0m

[43;30m__$prout+18:			[0m
[33m 1657 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 1658 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 1659 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 1660 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff04
MEM[07ffff04] => 5dd 2cd 00d 01d
put_reg (r0) = 07ffff08
put_reg (r6) = 01002c5d
MEM[07ffff08] => 9cd ffd ffd 07d
put_reg (r0) = 07ffff0c
put_reg (r7) = 07ffff9c
MEM[07ffff0c] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff10
5 cycles
[36mREGS:  r6 01002dc0:01002c5d  r7 00000001:07ffff9c  isp 07ffff04:07ffff10[0m

[43;30m__Printf+83:			[0m
[33m 1665 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 1666 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff6c] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 1667 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 1668 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff94] => 08d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x8 + 0x0 = 0x9
1 + 8 + 0 = 9
flags now [32m 0------[0m
put_reg (r10) = 00000009
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000009  psw 0------C:0-------[0m

[33m 1671 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000009
1 cycles
MEM[07ffff94] <= 09d 00d 00d 00d
flags now [32m 0------[0m

[33m 1673 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002c5d
get_reg (r11) = 00000001
0x1 + 0x1002c5d + 0x0 = 0x1002c5e
1 + 16788573 + 0 = 16788574
flags now [32m 0------[0m
put_reg (r11) = 01002c5e
1 cycles
[36mREGS:  r11 00000001:01002c5e[0m

[33m 1674 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000020
0x20 - 0x25 - 0x0 = 0xfffffffffffffffb
32 - 37 - 0 = -5
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1675 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 1678 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000020
0x20 - 0x0 - 0x0 = 0x20
32 - 0 - 0 = 32
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 1680 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 1681 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002c5e
1 cycles
put_reg (r6) = 01002c5e
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c5d:01002c5e[0m

[33m 1682 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 1685 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002c5e
MEM[01002c5e] => 76d
1 cycles
put_reg (r12) = 00000076
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 00000020:00000076[0m

[33m 1687 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000076
0x76 - 0x0 - 0x0 = 0x76
118 - 0 - 0 = 118
flags now [32m 0-----C[0m
1 cycles

[33m 1689 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002c5e:00000001[0m

[33m 1690 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000076
0x76 - 0x25 - 0x0 = 0x51
118 - 37 - 0 = 81
flags now [32m 0-----C[0m
1 cycles

[33m 1691 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000009:00000001[0m

[33m 1692 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 1695 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 1697 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 1698 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff6c] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 1699 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002c5e
1 cycles
put_reg (r2) = 01002c5e
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c5d:01002c5e[0m

[33m 1700 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff68] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 1701 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 1702 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m__$prout:			[0m
[33m 1705 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffff9c
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 9cd ffd ffd 07d
get_reg (r6) = 01002c5e
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 5ed 2cd 00d 01d
2 cycles
[36mREGS:  isp 07ffff0c:07ffff04[0m

[33m 1707 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c5e:01002dc0[0m

[33m 1708 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffff9c:00000001[0m

[33m 1709 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002c5d:00000001[0m

[33m 1710 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002c5e
1 cycles
put_reg (r1) = 01002c5e
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002c5e[0m

[33m 1711 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c5e:00000001[0m

[33m 1712 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 1713 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff00
MEM[07ffff00] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff04:07ffff00[0m

[43;30m_fwrite:			[0m
[33m 1716 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 1717 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 1718 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002c5e
1 cycles
put_reg (r14) = 01002c5e
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002c5e[0m

[33m 1719 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002c5e:00000001[0m

[33m 1720 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 1722 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 1723 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 1726 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 1727 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002c5e
1 cycles
put_reg (r2) = 01002c5e
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002c5e[0m

[33m 1728 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 1729 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002c5e
get_reg (r3) = 00000001
write(1,0x1002c5e,1)
MEM[01002c5e] => 76d
vwrite(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 1735 10027a9: 02          rts               [0m
MEM[07ffff00] => 32p 05p 00p 01d
put_reg (r0) = 07ffff04
fast return bonus
3 cycles
[36mREGS:  isp 07ffff00:07ffff04[0m

[43;30m__$prout+18:			[0m
[33m 1738 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 1739 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 1740 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 1741 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff04
MEM[07ffff04] => 5ed 2cd 00d 01d
put_reg (r0) = 07ffff08
put_reg (r6) = 01002c5e
MEM[07ffff08] => 9cd ffd ffd 07d
put_reg (r0) = 07ffff0c
put_reg (r7) = 07ffff9c
MEM[07ffff0c] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff10
5 cycles
[36mREGS:  r6 01002dc0:01002c5e  r7 00000001:07ffff9c  isp 07ffff04:07ffff10[0m

[43;30m__Printf+83:			[0m
[33m 1746 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 1747 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff6c] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 1748 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 1749 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff94] => 09d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x9 + 0x0 = 0xa
1 + 9 + 0 = 10
flags now [32m 0------[0m
put_reg (r10) = 0000000a
Rt now 10
3 cycles
[36mREGS:  r10 00000001:0000000a  psw 0------C:0-------[0m

[33m 1752 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 0000000a
1 cycles
MEM[07ffff94] <= 0ad 00d 00d 00d
flags now [32m 0------[0m

[33m 1754 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002c5e
get_reg (r11) = 00000001
0x1 + 0x1002c5e + 0x0 = 0x1002c5f
1 + 16788574 + 0 = 16788575
flags now [32m 0------[0m
put_reg (r11) = 01002c5f
1 cycles
[36mREGS:  r11 00000001:01002c5f[0m

[33m 1755 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000076
0x76 - 0x25 - 0x0 = 0x51
118 - 37 - 0 = 81
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 1756 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 1759 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000076
0x76 - 0x0 - 0x0 = 0x76
118 - 0 - 0 = 118
flags now [32m 0-----C[0m
1 cycles

[33m 1761 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 1762 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002c5f
1 cycles
put_reg (r6) = 01002c5f
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c5e:01002c5f[0m

[33m 1763 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 1766 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002c5f
MEM[01002c5f] => 61d
1 cycles
put_reg (r12) = 00000061
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 00000076:00000061[0m

[33m 1768 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000061
0x61 - 0x0 - 0x0 = 0x61
97 - 0 - 0 = 97
flags now [32m 0-----C[0m
1 cycles

[33m 1770 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002c5f:00000001[0m

[33m 1771 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000061
0x61 - 0x25 - 0x0 = 0x3c
97 - 37 - 0 = 60
flags now [32m 0-----C[0m
1 cycles

[33m 1772 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 0000000a:00000001[0m

[33m 1773 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 1776 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 1778 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 1779 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff6c] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 1780 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002c5f
1 cycles
put_reg (r2) = 01002c5f
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c5e:01002c5f[0m

[33m 1781 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff68] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 1782 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 1783 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m__$prout:			[0m
[33m 1786 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffff9c
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 9cd ffd ffd 07d
get_reg (r6) = 01002c5f
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 5fd 2cd 00d 01d
2 cycles
[36mREGS:  isp 07ffff0c:07ffff04[0m

[33m 1788 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c5f:01002dc0[0m

[33m 1789 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffff9c:00000001[0m

[33m 1790 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002c5e:00000001[0m

[33m 1791 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002c5f
1 cycles
put_reg (r1) = 01002c5f
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002c5f[0m

[33m 1792 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c5f:00000001[0m

[33m 1793 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 1794 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff00
MEM[07ffff00] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff04:07ffff00[0m

[43;30m_fwrite:			[0m
[33m 1797 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 1798 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 1799 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002c5f
1 cycles
put_reg (r14) = 01002c5f
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002c5f[0m

[33m 1800 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002c5f:00000001[0m

[33m 1801 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 1803 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 1804 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 1807 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 1808 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002c5f
1 cycles
put_reg (r2) = 01002c5f
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002c5f[0m

[33m 1809 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 1810 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002c5f
get_reg (r3) = 00000001
write(1,0x1002c5f,1)
MEM[01002c5f] => 61d
awrite(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 1816 10027a9: 02          rts               [0m
MEM[07ffff00] => 32p 05p 00p 01d
put_reg (r0) = 07ffff04
fast return bonus
3 cycles
[36mREGS:  isp 07ffff00:07ffff04[0m

[43;30m__$prout+18:			[0m
[33m 1819 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 1820 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 1821 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 1822 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff04
MEM[07ffff04] => 5fd 2cd 00d 01d
put_reg (r0) = 07ffff08
put_reg (r6) = 01002c5f
MEM[07ffff08] => 9cd ffd ffd 07d
put_reg (r0) = 07ffff0c
put_reg (r7) = 07ffff9c
MEM[07ffff0c] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff10
5 cycles
[36mREGS:  r6 01002dc0:01002c5f  r7 00000001:07ffff9c  isp 07ffff04:07ffff10[0m

[43;30m__Printf+83:			[0m
[33m 1827 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 1828 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff6c] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 1829 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 1830 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff94] => 0ad 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0xa + 0x0 = 0xb
1 + 10 + 0 = 11
flags now [32m 0------[0m
put_reg (r10) = 0000000b
Rt now 10
3 cycles
[36mREGS:  r10 00000001:0000000b  psw 0------C:0-------[0m

[33m 1833 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 0000000b
1 cycles
MEM[07ffff94] <= 0bd 00d 00d 00d
flags now [32m 0------[0m

[33m 1835 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002c5f
get_reg (r11) = 00000001
0x1 + 0x1002c5f + 0x0 = 0x1002c60
1 + 16788575 + 0 = 16788576
flags now [32m 0------[0m
put_reg (r11) = 01002c60
1 cycles
[36mREGS:  r11 00000001:01002c60[0m

[33m 1836 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000061
0x61 - 0x25 - 0x0 = 0x3c
97 - 37 - 0 = 60
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 1837 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 1840 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000061
0x61 - 0x0 - 0x0 = 0x61
97 - 0 - 0 = 97
flags now [32m 0-----C[0m
1 cycles

[33m 1842 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 1843 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002c60
1 cycles
put_reg (r6) = 01002c60
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c5f:01002c60[0m

[33m 1844 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 1847 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002c60
MEM[01002c60] => 6cd
1 cycles
put_reg (r12) = 0000006c
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 00000061:0000006c[0m

[33m 1849 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 0000006c
0x6c - 0x0 - 0x0 = 0x6c
108 - 0 - 0 = 108
flags now [32m 0-----C[0m
1 cycles

[33m 1851 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002c60:00000001[0m

[33m 1852 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000006c
0x6c - 0x25 - 0x0 = 0x47
108 - 37 - 0 = 71
flags now [32m 0-----C[0m
1 cycles

[33m 1853 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 0000000b:00000001[0m

[33m 1854 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 1857 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 1859 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 1860 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff6c] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 1861 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002c60
1 cycles
put_reg (r2) = 01002c60
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c5f:01002c60[0m

[33m 1862 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff68] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 1863 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 1864 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m__$prout:			[0m
[33m 1867 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffff9c
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 9cd ffd ffd 07d
get_reg (r6) = 01002c60
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 60d 2cd 00d 01d
2 cycles
[36mREGS:  isp 07ffff0c:07ffff04[0m

[33m 1869 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c60:01002dc0[0m

[33m 1870 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffff9c:00000001[0m

[33m 1871 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002c5f:00000001[0m

[33m 1872 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002c60
1 cycles
put_reg (r1) = 01002c60
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002c60[0m

[33m 1873 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c60:00000001[0m

[33m 1874 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 1875 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff00
MEM[07ffff00] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff04:07ffff00[0m

[43;30m_fwrite:			[0m
[33m 1878 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 1879 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 1880 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002c60
1 cycles
put_reg (r14) = 01002c60
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002c60[0m

[33m 1881 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002c60:00000001[0m

[33m 1882 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 1884 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 1885 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 1888 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 1889 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002c60
1 cycles
put_reg (r2) = 01002c60
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002c60[0m

[33m 1890 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 1891 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002c60
get_reg (r3) = 00000001
write(1,0x1002c60,1)
MEM[01002c60] => 6cd
lwrite(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 1897 10027a9: 02          rts               [0m
MEM[07ffff00] => 32p 05p 00p 01d
put_reg (r0) = 07ffff04
fast return bonus
3 cycles
[36mREGS:  isp 07ffff00:07ffff04[0m

[43;30m__$prout+18:			[0m
[33m 1900 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 1901 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 1902 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 1903 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff04
MEM[07ffff04] => 60d 2cd 00d 01d
put_reg (r0) = 07ffff08
put_reg (r6) = 01002c60
MEM[07ffff08] => 9cd ffd ffd 07d
put_reg (r0) = 07ffff0c
put_reg (r7) = 07ffff9c
MEM[07ffff0c] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff10
5 cycles
[36mREGS:  r6 01002dc0:01002c60  r7 00000001:07ffff9c  isp 07ffff04:07ffff10[0m

[43;30m__Printf+83:			[0m
[33m 1908 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 1909 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff6c] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 1910 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 1911 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff94] => 0bd 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0xb + 0x0 = 0xc
1 + 11 + 0 = 12
flags now [32m 0------[0m
put_reg (r10) = 0000000c
Rt now 10
3 cycles
[36mREGS:  r10 00000001:0000000c  psw 0------C:0-------[0m

[33m 1914 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 0000000c
1 cycles
MEM[07ffff94] <= 0cd 00d 00d 00d
flags now [32m 0------[0m

[33m 1916 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002c60
get_reg (r11) = 00000001
0x1 + 0x1002c60 + 0x0 = 0x1002c61
1 + 16788576 + 0 = 16788577
flags now [32m 0------[0m
put_reg (r11) = 01002c61
1 cycles
[36mREGS:  r11 00000001:01002c61[0m

[33m 1917 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000006c
0x6c - 0x25 - 0x0 = 0x47
108 - 37 - 0 = 71
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 1918 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 1921 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 0000006c
0x6c - 0x0 - 0x0 = 0x6c
108 - 0 - 0 = 108
flags now [32m 0-----C[0m
1 cycles

[33m 1923 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 1924 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002c61
1 cycles
put_reg (r6) = 01002c61
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c60:01002c61[0m

[33m 1925 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 1928 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002c61
MEM[01002c61] => 75d
1 cycles
put_reg (r12) = 00000075
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 0000006c:00000075[0m

[33m 1930 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000075
0x75 - 0x0 - 0x0 = 0x75
117 - 0 - 0 = 117
flags now [32m 0-----C[0m
1 cycles

[33m 1932 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002c61:00000001[0m

[33m 1933 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000075
0x75 - 0x25 - 0x0 = 0x50
117 - 37 - 0 = 80
flags now [32m 0-----C[0m
1 cycles

[33m 1934 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 0000000c:00000001[0m

[33m 1935 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 1938 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 1940 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 1941 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff6c] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 1942 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002c61
1 cycles
put_reg (r2) = 01002c61
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c60:01002c61[0m

[33m 1943 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff68] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 1944 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 1945 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m__$prout:			[0m
[33m 1948 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffff9c
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 9cd ffd ffd 07d
get_reg (r6) = 01002c61
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 61d 2cd 00d 01d
2 cycles
[36mREGS:  isp 07ffff0c:07ffff04[0m

[33m 1950 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c61:01002dc0[0m

[33m 1951 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffff9c:00000001[0m

[33m 1952 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002c60:00000001[0m

[33m 1953 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002c61
1 cycles
put_reg (r1) = 01002c61
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002c61[0m

[33m 1954 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c61:00000001[0m

[33m 1955 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 1956 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff00
MEM[07ffff00] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff04:07ffff00[0m

[43;30m_fwrite:			[0m
[33m 1959 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 1960 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 1961 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002c61
1 cycles
put_reg (r14) = 01002c61
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002c61[0m

[33m 1962 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002c61:00000001[0m

[33m 1963 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 1965 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 1966 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 1969 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 1970 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002c61
1 cycles
put_reg (r2) = 01002c61
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002c61[0m

[33m 1971 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 1972 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002c61
get_reg (r3) = 00000001
write(1,0x1002c61,1)
MEM[01002c61] => 75d
uwrite(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 1978 10027a9: 02          rts               [0m
MEM[07ffff00] => 32p 05p 00p 01d
put_reg (r0) = 07ffff04
fast return bonus
3 cycles
[36mREGS:  isp 07ffff00:07ffff04[0m

[43;30m__$prout+18:			[0m
[33m 1981 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 1982 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 1983 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 1984 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff04
MEM[07ffff04] => 61d 2cd 00d 01d
put_reg (r0) = 07ffff08
put_reg (r6) = 01002c61
MEM[07ffff08] => 9cd ffd ffd 07d
put_reg (r0) = 07ffff0c
put_reg (r7) = 07ffff9c
MEM[07ffff0c] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff10
5 cycles
[36mREGS:  r6 01002dc0:01002c61  r7 00000001:07ffff9c  isp 07ffff04:07ffff10[0m

[43;30m__Printf+83:			[0m
[33m 1989 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 1990 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff6c] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 1991 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 1992 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff94] => 0cd 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0xc + 0x0 = 0xd
1 + 12 + 0 = 13
flags now [32m 0------[0m
put_reg (r10) = 0000000d
Rt now 10
3 cycles
[36mREGS:  r10 00000001:0000000d  psw 0------C:0-------[0m

[33m 1995 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 0000000d
1 cycles
MEM[07ffff94] <= 0dd 00d 00d 00d
flags now [32m 0------[0m

[33m 1997 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002c61
get_reg (r11) = 00000001
0x1 + 0x1002c61 + 0x0 = 0x1002c62
1 + 16788577 + 0 = 16788578
flags now [32m 0------[0m
put_reg (r11) = 01002c62
1 cycles
[36mREGS:  r11 00000001:01002c62[0m

[33m 1998 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000075
0x75 - 0x25 - 0x0 = 0x50
117 - 37 - 0 = 80
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 1999 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 2002 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000075
0x75 - 0x0 - 0x0 = 0x75
117 - 0 - 0 = 117
flags now [32m 0-----C[0m
1 cycles

[33m 2004 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 2005 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002c62
1 cycles
put_reg (r6) = 01002c62
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c61:01002c62[0m

[33m 2006 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 2009 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002c62
MEM[01002c62] => 65d
1 cycles
put_reg (r12) = 00000065
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 00000075:00000065[0m

[33m 2011 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000065
0x65 - 0x0 - 0x0 = 0x65
101 - 0 - 0 = 101
flags now [32m 0-----C[0m
1 cycles

[33m 2013 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002c62:00000001[0m

[33m 2014 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000065
0x65 - 0x25 - 0x0 = 0x40
101 - 37 - 0 = 64
flags now [32m 0-----C[0m
1 cycles

[33m 2015 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 0000000d:00000001[0m

[33m 2016 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 2019 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 2021 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 2022 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff6c] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 2023 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002c62
1 cycles
put_reg (r2) = 01002c62
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c61:01002c62[0m

[33m 2024 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff68] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 2025 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 2026 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m__$prout:			[0m
[33m 2029 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffff9c
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 9cd ffd ffd 07d
get_reg (r6) = 01002c62
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 62d 2cd 00d 01d
2 cycles
[36mREGS:  isp 07ffff0c:07ffff04[0m

[33m 2031 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c62:01002dc0[0m

[33m 2032 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffff9c:00000001[0m

[33m 2033 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002c61:00000001[0m

[33m 2034 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002c62
1 cycles
put_reg (r1) = 01002c62
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002c62[0m

[33m 2035 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c62:00000001[0m

[33m 2036 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 2037 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff00
MEM[07ffff00] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff04:07ffff00[0m

[43;30m_fwrite:			[0m
[33m 2040 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 2041 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 2042 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002c62
1 cycles
put_reg (r14) = 01002c62
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002c62[0m

[33m 2043 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002c62:00000001[0m

[33m 2044 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 2046 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 2047 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 2050 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 2051 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002c62
1 cycles
put_reg (r2) = 01002c62
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002c62[0m

[33m 2052 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 2053 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002c62
get_reg (r3) = 00000001
write(1,0x1002c62,1)
MEM[01002c62] => 65d
ewrite(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 2059 10027a9: 02          rts               [0m
MEM[07ffff00] => 32p 05p 00p 01d
put_reg (r0) = 07ffff04
fast return bonus
3 cycles
[36mREGS:  isp 07ffff00:07ffff04[0m

[43;30m__$prout+18:			[0m
[33m 2062 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 2063 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 2064 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 2065 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff04
MEM[07ffff04] => 62d 2cd 00d 01d
put_reg (r0) = 07ffff08
put_reg (r6) = 01002c62
MEM[07ffff08] => 9cd ffd ffd 07d
put_reg (r0) = 07ffff0c
put_reg (r7) = 07ffff9c
MEM[07ffff0c] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff10
5 cycles
[36mREGS:  r6 01002dc0:01002c62  r7 00000001:07ffff9c  isp 07ffff04:07ffff10[0m

[43;30m__Printf+83:			[0m
[33m 2070 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 2071 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff6c] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 2072 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 2073 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff94] => 0dd 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0xd + 0x0 = 0xe
1 + 13 + 0 = 14
flags now [32m 0------[0m
put_reg (r10) = 0000000e
Rt now 10
3 cycles
[36mREGS:  r10 00000001:0000000e  psw 0------C:0-------[0m

[33m 2076 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 0000000e
1 cycles
MEM[07ffff94] <= 0ed 00d 00d 00d
flags now [32m 0------[0m

[33m 2078 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002c62
get_reg (r11) = 00000001
0x1 + 0x1002c62 + 0x0 = 0x1002c63
1 + 16788578 + 0 = 16788579
flags now [32m 0------[0m
put_reg (r11) = 01002c63
1 cycles
[36mREGS:  r11 00000001:01002c63[0m

[33m 2079 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000065
0x65 - 0x25 - 0x0 = 0x40
101 - 37 - 0 = 64
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 2080 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 2083 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000065
0x65 - 0x0 - 0x0 = 0x65
101 - 0 - 0 = 101
flags now [32m 0-----C[0m
1 cycles

[33m 2085 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 2086 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002c63
1 cycles
put_reg (r6) = 01002c63
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c62:01002c63[0m

[33m 2087 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 2090 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002c63
MEM[01002c63] => 3ad
1 cycles
put_reg (r12) = 0000003a
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 00000065:0000003a[0m

[33m 2092 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 0000003a
0x3a - 0x0 - 0x0 = 0x3a
58 - 0 - 0 = 58
flags now [32m 0-----C[0m
1 cycles

[33m 2094 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002c63:00000001[0m

[33m 2095 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000003a
0x3a - 0x25 - 0x0 = 0x15
58 - 37 - 0 = 21
flags now [32m 0-----C[0m
1 cycles

[33m 2096 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 0000000e:00000001[0m

[33m 2097 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 2100 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 2102 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 2103 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff6c] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 2104 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002c63
1 cycles
put_reg (r2) = 01002c63
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c62:01002c63[0m

[33m 2105 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff68] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 2106 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 2107 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m__$prout:			[0m
[33m 2110 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffff9c
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 9cd ffd ffd 07d
get_reg (r6) = 01002c63
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 63d 2cd 00d 01d
2 cycles
[36mREGS:  isp 07ffff0c:07ffff04[0m

[33m 2112 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c63:01002dc0[0m

[33m 2113 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffff9c:00000001[0m

[33m 2114 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002c62:00000001[0m

[33m 2115 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002c63
1 cycles
put_reg (r1) = 01002c63
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002c63[0m

[33m 2116 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c63:00000001[0m

[33m 2117 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 2118 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff00
MEM[07ffff00] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff04:07ffff00[0m

[43;30m_fwrite:			[0m
[33m 2121 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 2122 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 2123 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002c63
1 cycles
put_reg (r14) = 01002c63
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002c63[0m

[33m 2124 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002c63:00000001[0m

[33m 2125 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 2127 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 2128 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 2131 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 2132 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002c63
1 cycles
put_reg (r2) = 01002c63
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002c63[0m

[33m 2133 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 2134 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002c63
get_reg (r3) = 00000001
write(1,0x1002c63,1)
MEM[01002c63] => 3ad
:write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 2140 10027a9: 02          rts               [0m
MEM[07ffff00] => 32p 05p 00p 01d
put_reg (r0) = 07ffff04
fast return bonus
3 cycles
[36mREGS:  isp 07ffff00:07ffff04[0m

[43;30m__$prout+18:			[0m
[33m 2143 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 2144 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 2145 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 2146 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff04
MEM[07ffff04] => 63d 2cd 00d 01d
put_reg (r0) = 07ffff08
put_reg (r6) = 01002c63
MEM[07ffff08] => 9cd ffd ffd 07d
put_reg (r0) = 07ffff0c
put_reg (r7) = 07ffff9c
MEM[07ffff0c] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff10
5 cycles
[36mREGS:  r6 01002dc0:01002c63  r7 00000001:07ffff9c  isp 07ffff04:07ffff10[0m

[43;30m__Printf+83:			[0m
[33m 2151 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 2152 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff6c] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 2153 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 2154 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff94] => 0ed 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0xe + 0x0 = 0xf
1 + 14 + 0 = 15
flags now [32m 0------[0m
put_reg (r10) = 0000000f
Rt now 10
3 cycles
[36mREGS:  r10 00000001:0000000f  psw 0------C:0-------[0m

[33m 2157 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 0000000f
1 cycles
MEM[07ffff94] <= 0fd 00d 00d 00d
flags now [32m 0------[0m

[33m 2159 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002c63
get_reg (r11) = 00000001
0x1 + 0x1002c63 + 0x0 = 0x1002c64
1 + 16788579 + 0 = 16788580
flags now [32m 0------[0m
put_reg (r11) = 01002c64
1 cycles
[36mREGS:  r11 00000001:01002c64[0m

[33m 2160 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000003a
0x3a - 0x25 - 0x0 = 0x15
58 - 37 - 0 = 21
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 2161 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 2164 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 0000003a
0x3a - 0x0 - 0x0 = 0x3a
58 - 0 - 0 = 58
flags now [32m 0-----C[0m
1 cycles

[33m 2166 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 2167 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002c64
1 cycles
put_reg (r6) = 01002c64
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c63:01002c64[0m

[33m 2168 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 2171 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002c64
MEM[01002c64] => 20d
1 cycles
put_reg (r12) = 00000020
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 0000003a:00000020[0m

[33m 2173 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000020
0x20 - 0x0 - 0x0 = 0x20
32 - 0 - 0 = 32
flags now [32m 0-----C[0m
1 cycles

[33m 2175 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002c64:00000001[0m

[33m 2176 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000020
0x20 - 0x25 - 0x0 = 0xfffffffffffffffb
32 - 37 - 0 = -5
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0------C:0----S--[0m

[33m 2177 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0---S--[0m
[36mREGS:  r10 0000000f:00000001[0m

[33m 2178 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 2181 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 2183 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 2184 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff6c] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 2185 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002c64
1 cycles
put_reg (r2) = 01002c64
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c63:01002c64[0m

[33m 2186 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff68] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 2187 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 2188 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m__$prout:			[0m
[33m 2191 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffff9c
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 9cd ffd ffd 07d
get_reg (r6) = 01002c64
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 64d 2cd 00d 01d
2 cycles
[36mREGS:  isp 07ffff0c:07ffff04[0m

[33m 2193 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c64:01002dc0[0m

[33m 2194 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffff9c:00000001[0m

[33m 2195 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002c63:00000001[0m

[33m 2196 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002c64
1 cycles
put_reg (r1) = 01002c64
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002c64[0m

[33m 2197 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c64:00000001[0m

[33m 2198 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 2199 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff00
MEM[07ffff00] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff04:07ffff00[0m

[43;30m_fwrite:			[0m
[33m 2202 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 2203 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 2204 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002c64
1 cycles
put_reg (r14) = 01002c64
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002c64[0m

[33m 2205 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002c64:00000001[0m

[33m 2206 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 2208 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 2209 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 2212 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 2213 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002c64
1 cycles
put_reg (r2) = 01002c64
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002c64[0m

[33m 2214 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 2215 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002c64
get_reg (r3) = 00000001
write(1,0x1002c64,1)
MEM[01002c64] => 20d
 write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 2221 10027a9: 02          rts               [0m
MEM[07ffff00] => 32p 05p 00p 01d
put_reg (r0) = 07ffff04
fast return bonus
3 cycles
[36mREGS:  isp 07ffff00:07ffff04[0m

[43;30m__$prout+18:			[0m
[33m 2224 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 2225 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 2226 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 2227 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff04
MEM[07ffff04] => 64d 2cd 00d 01d
put_reg (r0) = 07ffff08
put_reg (r6) = 01002c64
MEM[07ffff08] => 9cd ffd ffd 07d
put_reg (r0) = 07ffff0c
put_reg (r7) = 07ffff9c
MEM[07ffff0c] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff10
5 cycles
[36mREGS:  r6 01002dc0:01002c64  r7 00000001:07ffff9c  isp 07ffff04:07ffff10[0m

[43;30m__Printf+83:			[0m
[33m 2232 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 2233 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff6c] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 2234 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 2235 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff94] => 0fd 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0xf + 0x0 = 0x10
1 + 15 + 0 = 16
flags now [32m 0------[0m
put_reg (r10) = 00000010
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000010  psw 0------C:0-------[0m

[33m 2238 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000010
1 cycles
MEM[07ffff94] <= 10d 00d 00d 00d
flags now [32m 0------[0m

[33m 2240 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002c64
get_reg (r11) = 00000001
0x1 + 0x1002c64 + 0x0 = 0x1002c65
1 + 16788580 + 0 = 16788581
flags now [32m 0------[0m
put_reg (r11) = 01002c65
1 cycles
[36mREGS:  r11 00000001:01002c65[0m

[33m 2241 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000020
0x20 - 0x25 - 0x0 = 0xfffffffffffffffb
32 - 37 - 0 = -5
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2242 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 2245 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000020
0x20 - 0x0 - 0x0 = 0x20
32 - 0 - 0 = 32
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 2247 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 2248 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002c65
1 cycles
put_reg (r6) = 01002c65
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c64:01002c65[0m

[33m 2249 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 2252 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002c65
MEM[01002c65] => 25d
1 cycles
put_reg (r12) = 00000025
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 00000020:00000025[0m

[33m 2254 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000025
0x25 - 0x0 - 0x0 = 0x25
37 - 0 - 0 = 37
flags now [32m 0-----C[0m
1 cycles

[33m 2256 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002c65:00000001[0m

[33m 2257 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000025
0x25 - 0x25 - 0x0 = 0x0
37 - 37 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 2258 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r10 00000010:00000001[0m

[33m 2259 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = false
1 cycles

[33m 2260 100067c: 71baff      add	#-1, r11, r10  [0m
get_reg (r11) = 00000001
0xffffffff + 0x1 + 0x0 = 0x100000000
-1 + 1 + 0 = 0
flags now [32m 0----ZC[0m
put_reg (r10) = 00000000
1 cycles
[36mREGS:  r10 00000001:00000000[0m

[33m 2261 100067f: 610a        cmp	#0, r10       [0m
get_reg (r10) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 2262 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = true
3 cycles

[33m 2265 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002c65
get_reg (r11) = 00000001
0x1 + 0x1002c65 + 0x0 = 0x1002c66
1 + 16788581 + 0 = 16788582
flags now [32m 0------[0m
put_reg (r11) = 01002c66
1 cycles
[36mREGS:  r11 00000001:01002c66  psw 0-----ZC:0-------[0m

[33m 2266 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000025
0x25 - 0x25 - 0x0 = 0x0
37 - 37 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 2267 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = false
1 cycles

[33m 2268 10006a3: 610c        cmp	#0, r12       [0m
get_reg (r12) = 00000025
0x25 - 0x0 - 0x0 = 0x25
37 - 0 - 0 = 37
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 2269 10006a5: 660c        mov.l	#0, r12     [0m
1 cycles
put_reg (r12) = 00000000
flags now [32m 0-----C[0m
[36mREGS:  r12 00000025:00000000[0m

[33m 2270 10006a7: fcdbe1      scne.l	r14        [0m
cond[1] !Z = true
put_reg (r14) = 00000001
1 cycles
[36mREGS:  r14 01002c64:00000001[0m

[33m 2271 10006aa: 4be6        add	r14, r6       [0m
get_reg (r14) = 00000001
get_reg (r6) = 01002c65
0x1002c65 + 0x1 + 0x0 = 0x1002c66
16788581 + 1 + 0 = 16788582
flags now [32m 0------[0m
put_reg (r6) = 01002c66
1 cycles
[36mREGS:  r6 01002c65:01002c66  psw 0------C:0-------[0m

[33m 2272 10006ac: 3e8f00      mov.l	#0, 124[r0]  [0m
1 cycles
MEM[07ffff8c] <= 00d 00d 00d 00d
flags now [32m 0------[0m

[33m 2273 10006af: ec8e        mov.l	[r8], r14   [0m
get_reg (r8) = 01002e5c
MEM[01002e5c] => e0d 28d 00d 01d
1 cycles
put_reg (r14) = 010028e0
Rt now 14
flags now [32m 0------[0m
[36mREGS:  r14 00000001:010028e0[0m

[33m 2274 10006b1: 716501      add	#1, r6, r5    [0m
get_reg (r6) = 01002c66
0x1 + 0x1002c66 + 0x0 = 0x1002c67
1 + 16788582 + 0 = 16788583
flags now [32m 0------[0m
put_reg (r5) = 01002c67
1 cycles
[36mREGS:  r5 00000005:01002c67[0m

[33m 2275 10006b4: 586f        movu.b	[r6], r15  [0m
get_reg (r6) = 01002c66
MEM[01002c66] => 6cd
1 cycles
put_reg (r15) = 0000006c
Rt now 15
flags now [32m 0------[0m
[36mREGS:  r15 00000017:0000006c[0m

[33m 2276 10006b6: fedfee      movu.w	[r15, r14], r14  [0m
register 15 load stall
get_reg (r15) = 0000006c
get_reg (r14) = 010028e0
MEM[010029b8] => 10d 00d
put_reg (r14) = 00000010
Rt now 14
1 cycles
[36mREGS:  r14 010028e0:00000010[0m

[33m 2278 10006b9: 7c5e        btst	#5, r14      [0m
register 14 load stall
get_reg (r14) = 00000010
flags now [32m 0----Z-[0m
1 cycles
[36mREGS:  psw 0-------:0-----Z-[0m

[33m 2280 10006bb: 2016        beq.b	0x010006d1  [0m
cond[0] Z = true
3 cycles

[33m 2283 10006d1: fd386e      movu.b	[r6+], r14  [0m
get_reg (r6) = 01002c66
MEM[01002c66] => 6cd
get_reg (r6) = 01002c66
put_reg (r6) = 01002c67
1 cycles
put_reg (r14) = 0000006c
Rt now 14
flags now [32m 0----Z-[0m
[36mREGS:  r6 01002c66:01002c67  r14 00000010:0000006c[0m

[33m 2284 10006d4: 755e24      cmp	#36, r14      [0m
register 14 load stall
get_reg (r14) = 0000006c
0x6c - 0x24 - 0x0 = 0x48
108 - 36 - 0 = 72
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----Z-:0------C[0m

[33m 2286 10006d7: 19          bne.s	0x010006e0  [0m
cond[1] !Z = true
3 cycles

[33m 2289 10006e0: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002c66
1 cycles
put_reg (r6) = 01002c66
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c67:01002c66[0m

[33m 2290 10006e2: 3e8f00      mov.l	#0, 124[r0]  [0m
1 cycles
MEM[07ffff8c] <= 00d 00d 00d 00d
flags now [32m 0-----C[0m

[33m 2291 10006e5: 660b        mov.l	#0, r11     [0m
1 cycles
put_reg (r11) = 00000000
flags now [32m 0-----C[0m
[36mREGS:  r11 01002c66:00000000[0m

[33m 2292 10006e7: ef6c        mov.l	r6, r12     [0m
get_reg (r6) = 01002c66
1 cycles
put_reg (r12) = 01002c66
flags now [32m 0-----C[0m
[36mREGS:  r12 00000000:01002c66[0m

[33m 2293 10006e9: e70b1e      mov.l	r11, 120[r0]  [0m
get_reg (r11) = 00000000
1 cycles
MEM[07ffff88] <= 00d 00d 00d 00d
flags now [32m 0-----C[0m

[33m 2294 10006ec: e70b1d      mov.l	r11, 116[r0]  [0m
get_reg (r11) = 00000000
1 cycles
MEM[07ffff84] <= 00d 00d 00d 00d
flags now [32m 0-----C[0m

[33m 2295 10006ef: e70b1c      mov.l	r11, 112[r0]  [0m
get_reg (r11) = 00000000
1 cycles
MEM[07ffff80] <= 00d 00d 00d 00d
flags now [32m 0-----C[0m

[33m 2296 10006f2: e70b1b      mov.l	r11, 108[r0]  [0m
get_reg (r11) = 00000000
1 cycles
MEM[07ffff7c] <= 00d 00d 00d 00d
flags now [32m 0-----C[0m

[33m 2297 10006f5: e70b1a      mov.l	r11, 104[r0]  [0m
get_reg (r11) = 00000000
1 cycles
MEM[07ffff78] <= 00d 00d 00d 00d
flags now [32m 0-----C[0m

[33m 2298 10006f8: e70b19      mov.l	r11, 100[r0]  [0m
get_reg (r11) = 00000000
1 cycles
MEM[07ffff74] <= 00d 00d 00d 00d
flags now [32m 0-----C[0m

[33m 2299 10006fb: f9049020    mov.b	#32, 144[r0]  [0m
1 cycles
MEM[07ffffa0] <= 20d
flags now [32m 0-----C[0m

[33m 2300 10006ff: d70b46      mov.w	r11, 140[r0]  [0m
get_reg (r11) = 00000000
1 cycles
MEM[07ffff9c] <= 00d 00d
flags now [32m 0-----C[0m

[33m 2301 1000702: 58c2        movu.b	[r12], r2  [0m
get_reg (r12) = 01002c66
MEM[01002c66] => 6cd
1 cycles
put_reg (r2) = 0000006c
Rt now 2
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c64:0000006c[0m

[33m 2302 1000704: ef91        mov.l	r9, r1      [0m
get_reg (r9) = 0100280c
1 cycles
put_reg (r1) = 0100280c
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:0100280c[0m

[33m 2303 1000706: 052b0b00    bsr.a	0x01001231  [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 0au 07u 00u 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m_strchr:			[0m
[33m 2306 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 0100280c
MEM[0100280c] => 20d
1 cycles
put_reg (r14) = 00000020
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 0000006c:00000020[0m

[33m 2307 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 0100280c
0x1 + 0x100280c + 0x0 = 0x100280d
1 + 16787468 + 0 = 16787469
flags now [32m 0------[0m
put_reg (r15) = 0100280d
1 cycles
[36mREGS:  r15 0000006c:0100280d  psw 0------C:0-------[0m

[33m 2308 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 0000006c
1 cycles
put_reg (r5) = 0000006c
flags now [32m 0------[0m
[36mREGS:  r5 01002c67:0000006c[0m

[33m 2309 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 0000006c
get_reg (r14) = 00000020
0x20 - 0x6c - 0x0 = 0xffffffffffffffb4
32 - 108 - 0 = -76
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2310 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 2311 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 00000020
0x20 - 0x0 - 0x0 = 0x20
32 - 0 - 0 = 32
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 2312 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 0100280d
1 cycles
put_reg (r1) = 0100280d
flags now [32m 0-----C[0m
[36mREGS:  r1 0100280c:0100280d[0m

[33m 2313 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 2316 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 0100280d
MEM[0100280d] => 2bd
1 cycles
put_reg (r14) = 0000002b
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 00000020:0000002b[0m

[33m 2317 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 0100280d
0x1 + 0x100280d + 0x0 = 0x100280e
1 + 16787469 + 0 = 16787470
flags now [32m 0------[0m
put_reg (r15) = 0100280e
1 cycles
[36mREGS:  r15 0100280d:0100280e  psw 0------C:0-------[0m

[33m 2318 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 0000006c
1 cycles
put_reg (r5) = 0000006c
flags now [32m 0------[0m

[33m 2319 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 0000006c
get_reg (r14) = 0000002b
0x2b - 0x6c - 0x0 = 0xffffffffffffffbf
43 - 108 - 0 = -65
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2320 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 2321 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 0000002b
0x2b - 0x0 - 0x0 = 0x2b
43 - 0 - 0 = 43
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 2322 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 0100280e
1 cycles
put_reg (r1) = 0100280e
flags now [32m 0-----C[0m
[36mREGS:  r1 0100280d:0100280e[0m

[33m 2323 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 2326 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 0100280e
MEM[0100280e] => 2dd
1 cycles
put_reg (r14) = 0000002d
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 0000002b:0000002d[0m

[33m 2327 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 0100280e
0x1 + 0x100280e + 0x0 = 0x100280f
1 + 16787470 + 0 = 16787471
flags now [32m 0------[0m
put_reg (r15) = 0100280f
1 cycles
[36mREGS:  r15 0100280e:0100280f  psw 0------C:0-------[0m

[33m 2328 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 0000006c
1 cycles
put_reg (r5) = 0000006c
flags now [32m 0------[0m

[33m 2329 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 0000006c
get_reg (r14) = 0000002d
0x2d - 0x6c - 0x0 = 0xffffffffffffffc1
45 - 108 - 0 = -63
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2330 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 2331 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 0000002d
0x2d - 0x0 - 0x0 = 0x2d
45 - 0 - 0 = 45
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 2332 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 0100280f
1 cycles
put_reg (r1) = 0100280f
flags now [32m 0-----C[0m
[36mREGS:  r1 0100280e:0100280f[0m

[33m 2333 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 2336 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 0100280f
MEM[0100280f] => 23d
1 cycles
put_reg (r14) = 00000023
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 0000002d:00000023[0m

[33m 2337 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 0100280f
0x1 + 0x100280f + 0x0 = 0x1002810
1 + 16787471 + 0 = 16787472
flags now [32m 0------[0m
put_reg (r15) = 01002810
1 cycles
[36mREGS:  r15 0100280f:01002810  psw 0------C:0-------[0m

[33m 2338 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 0000006c
1 cycles
put_reg (r5) = 0000006c
flags now [32m 0------[0m

[33m 2339 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 0000006c
get_reg (r14) = 00000023
0x23 - 0x6c - 0x0 = 0xffffffffffffffb7
35 - 108 - 0 = -73
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2340 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 2341 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 00000023
0x23 - 0x0 - 0x0 = 0x23
35 - 0 - 0 = 35
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 2342 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002810
1 cycles
put_reg (r1) = 01002810
flags now [32m 0-----C[0m
[36mREGS:  r1 0100280f:01002810[0m

[33m 2343 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 2346 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002810
MEM[01002810] => 30d
1 cycles
put_reg (r14) = 00000030
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 00000023:00000030[0m

[33m 2347 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002810
0x1 + 0x1002810 + 0x0 = 0x1002811
1 + 16787472 + 0 = 16787473
flags now [32m 0------[0m
put_reg (r15) = 01002811
1 cycles
[36mREGS:  r15 01002810:01002811  psw 0------C:0-------[0m

[33m 2348 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 0000006c
1 cycles
put_reg (r5) = 0000006c
flags now [32m 0------[0m

[33m 2349 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 0000006c
get_reg (r14) = 00000030
0x30 - 0x6c - 0x0 = 0xffffffffffffffc4
48 - 108 - 0 = -60
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2350 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 2351 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 00000030
0x30 - 0x0 - 0x0 = 0x30
48 - 0 - 0 = 48
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 2352 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002811
1 cycles
put_reg (r1) = 01002811
flags now [32m 0-----C[0m
[36mREGS:  r1 01002810:01002811[0m

[33m 2353 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 2356 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002811
MEM[01002811] => 2cd
1 cycles
put_reg (r14) = 0000002c
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 00000030:0000002c[0m

[33m 2357 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002811
0x1 + 0x1002811 + 0x0 = 0x1002812
1 + 16787473 + 0 = 16787474
flags now [32m 0------[0m
put_reg (r15) = 01002812
1 cycles
[36mREGS:  r15 01002811:01002812  psw 0------C:0-------[0m

[33m 2358 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 0000006c
1 cycles
put_reg (r5) = 0000006c
flags now [32m 0------[0m

[33m 2359 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 0000006c
get_reg (r14) = 0000002c
0x2c - 0x6c - 0x0 = 0xffffffffffffffc0
44 - 108 - 0 = -64
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2360 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 2361 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 0000002c
0x2c - 0x0 - 0x0 = 0x2c
44 - 0 - 0 = 44
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 2362 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002812
1 cycles
put_reg (r1) = 01002812
flags now [32m 0-----C[0m
[36mREGS:  r1 01002811:01002812[0m

[33m 2363 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 2366 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002812
MEM[01002812] => 3bd
1 cycles
put_reg (r14) = 0000003b
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 0000002c:0000003b[0m

[33m 2367 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002812
0x1 + 0x1002812 + 0x0 = 0x1002813
1 + 16787474 + 0 = 16787475
flags now [32m 0------[0m
put_reg (r15) = 01002813
1 cycles
[36mREGS:  r15 01002812:01002813  psw 0------C:0-------[0m

[33m 2368 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 0000006c
1 cycles
put_reg (r5) = 0000006c
flags now [32m 0------[0m

[33m 2369 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 0000006c
get_reg (r14) = 0000003b
0x3b - 0x6c - 0x0 = 0xffffffffffffffcf
59 - 108 - 0 = -49
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2370 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 2371 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 0000003b
0x3b - 0x0 - 0x0 = 0x3b
59 - 0 - 0 = 59
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 2372 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002813
1 cycles
put_reg (r1) = 01002813
flags now [32m 0-----C[0m
[36mREGS:  r1 01002812:01002813[0m

[33m 2373 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 2376 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002813
MEM[01002813] => 3ad
1 cycles
put_reg (r14) = 0000003a
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 0000003b:0000003a[0m

[33m 2377 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002813
0x1 + 0x1002813 + 0x0 = 0x1002814
1 + 16787475 + 0 = 16787476
flags now [32m 0------[0m
put_reg (r15) = 01002814
1 cycles
[36mREGS:  r15 01002813:01002814  psw 0------C:0-------[0m

[33m 2378 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 0000006c
1 cycles
put_reg (r5) = 0000006c
flags now [32m 0------[0m

[33m 2379 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 0000006c
get_reg (r14) = 0000003a
0x3a - 0x6c - 0x0 = 0xffffffffffffffce
58 - 108 - 0 = -50
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2380 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 2381 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 0000003a
0x3a - 0x0 - 0x0 = 0x3a
58 - 0 - 0 = 58
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 2382 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002814
1 cycles
put_reg (r1) = 01002814
flags now [32m 0-----C[0m
[36mREGS:  r1 01002813:01002814[0m

[33m 2383 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 2386 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002814
MEM[01002814] => 5fd
1 cycles
put_reg (r14) = 0000005f
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 0000003a:0000005f[0m

[33m 2387 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002814
0x1 + 0x1002814 + 0x0 = 0x1002815
1 + 16787476 + 0 = 16787477
flags now [32m 0------[0m
put_reg (r15) = 01002815
1 cycles
[36mREGS:  r15 01002814:01002815  psw 0------C:0-------[0m

[33m 2388 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 0000006c
1 cycles
put_reg (r5) = 0000006c
flags now [32m 0------[0m

[33m 2389 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 0000006c
get_reg (r14) = 0000005f
0x5f - 0x6c - 0x0 = 0xfffffffffffffff3
95 - 108 - 0 = -13
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2390 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 2391 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 0000005f
0x5f - 0x0 - 0x0 = 0x5f
95 - 0 - 0 = 95
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 2392 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002815
1 cycles
put_reg (r1) = 01002815
flags now [32m 0-----C[0m
[36mREGS:  r1 01002814:01002815[0m

[33m 2393 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 2396 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002815
MEM[01002815] => 00d
1 cycles
put_reg (r14) = 00000000
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 0000005f:00000000[0m

[33m 2397 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002815
0x1 + 0x1002815 + 0x0 = 0x1002816
1 + 16787477 + 0 = 16787478
flags now [32m 0------[0m
put_reg (r15) = 01002816
1 cycles
[36mREGS:  r15 01002815:01002816  psw 0------C:0-------[0m

[33m 2398 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 0000006c
1 cycles
put_reg (r5) = 0000006c
flags now [32m 0------[0m

[33m 2399 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 0000006c
get_reg (r14) = 00000000
0x0 - 0x6c - 0x0 = 0xffffffffffffff94
0 - 108 - 0 = -108
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2400 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 2401 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0----S--:0-----ZC[0m

[33m 2402 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002816
1 cycles
put_reg (r1) = 01002816
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002815:01002816[0m

[33m 2403 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = false
1 cycles

[33m 2404 1001241: 6601        mov.l	#0, r1      [0m
1 cycles
put_reg (r1) = 00000000
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002816:00000000[0m

[33m 2405 1001243: 02          rts               [0m
MEM[07ffff0c] => 0ap 07p 00p 01d
put_reg (r0) = 07ffff10
fast return bonus
3 cycles
[36mREGS:  isp 07ffff0c:07ffff10[0m

[43;30m__Printf+208:			[0m
[33m 2408 100070a: 6101        cmp	#0, r1        [0m
get_reg (r1) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 2409 100070c: 201f        beq.b	0x0100072b  [0m
cond[0] Z = true
3 cycles

[33m 2412 100072b: 58ce        movu.b	[r12], r14  [0m
get_reg (r12) = 01002c66
MEM[01002c66] => 6cd
1 cycles
put_reg (r14) = 0000006c
Rt now 14
flags now [32m 0----ZC[0m
[36mREGS:  r14 00000000:0000006c[0m

[33m 2413 100072d: 755e2a      cmp	#42, r14      [0m
register 14 load stall
get_reg (r14) = 0000006c
0x6c - 0x2a - 0x0 = 0x42
108 - 42 - 0 = 66
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 2415 1000730: 2120        bne.b	0x01000750  [0m
cond[1] !Z = true
3 cycles

[33m 2418 1000750: 660e        mov.l	#0, r14     [0m
1 cycles
put_reg (r14) = 00000000
flags now [32m 0-----C[0m
[36mREGS:  r14 0000006c:00000000[0m

[33m 2419 1000752: efec        mov.l	r14, r12    [0m
get_reg (r14) = 00000000
1 cycles
put_reg (r12) = 00000000
flags now [32m 0-----C[0m
[36mREGS:  r12 01002c66:00000000[0m

[33m 2420 1000754: f9062200    mov.l	#0, 136[r0]  [0m
1 cycles
MEM[07ffff98] <= 00d 00d 00d 00d
flags now [32m 0-----C[0m

[33m 2421 1000758: ec8f        mov.l	[r8], r15   [0m
get_reg (r8) = 01002e5c
MEM[01002e5c] => e0d 28d 00d 01d
1 cycles
put_reg (r15) = 010028e0
Rt now 15
flags now [32m 0-----C[0m
[36mREGS:  r15 01002816:010028e0[0m

[33m 2422 100075a: ff25eb      add	r14, r11, r5  [0m
get_reg (r14) = 00000000
get_reg (r11) = 00000000
0x0 + 0x0 + 0x0 = 0x0
0 + 0 + 0 = 0
flags now [32m 0----Z-[0m
put_reg (r5) = 00000000
1 cycles
[36mREGS:  r5 0000006c:00000000  psw 0------C:0-----Z-[0m

[33m 2423 100075d: fec654      movu.b	[r6, r5], r4  [0m
get_reg (r6) = 01002c66
get_reg (r5) = 00000000
MEM[01002c66] => 6cd
put_reg (r4) = 0000006c
Rt now 4
1 cycles
[36mREGS:  r4 01002dc0:0000006c[0m

[33m 2424 1000760: 4b65        add	r6, r5        [0m
get_reg (r6) = 01002c66
get_reg (r5) = 00000000
0x0 + 0x1002c66 + 0x0 = 0x1002c66
0 + 16788582 + 0 = 16788582
flags now [32m 0------[0m
put_reg (r5) = 01002c66
1 cycles
[36mREGS:  r5 00000000:01002c66  psw 0-----Z-:0-------[0m

[33m 2425 1000762: fed4ff      movu.w	[r4, r15], r15  [0m
get_reg (r4) = 0000006c
get_reg (r15) = 010028e0
MEM[010029b8] => 10d 00d
put_reg (r15) = 00000010
Rt now 15
1 cycles
[36mREGS:  r15 010028e0:00000010[0m

[33m 2426 1000765: 7c5f        btst	#5, r15      [0m
register 15 load stall
get_reg (r15) = 00000010
flags now [32m 0----Z-[0m
1 cycles
[36mREGS:  psw 0-------:0-----Z-[0m

[33m 2428 1000767: 2018        beq.b	0x0100077f  [0m
cond[0] Z = true
3 cycles

[33m 2431 100077f: ef5b        mov.l	r5, r11     [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r5) = 01002c66
1 cycles
put_reg (r11) = 01002c66
flags now [32m 0----Z-[0m
[36mREGS:  r11 00000000:01002c66[0m

[33m 2433 1000781: 58be        movu.b	[r11], r14  [0m
get_reg (r11) = 01002c66
MEM[01002c66] => 6cd
1 cycles
put_reg (r14) = 0000006c
Rt now 14
flags now [32m 0----Z-[0m
[36mREGS:  r14 00000000:0000006c[0m

[33m 2434 1000783: 755e2e      cmp	#46, r14      [0m
register 14 load stall
get_reg (r14) = 0000006c
0x6c - 0x2e - 0x0 = 0x3e
108 - 46 - 0 = 62
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----Z-:0------C[0m

[33m 2436 1000786: 2142        bne.b	0x010007c8  [0m
cond[1] !Z = true
3 cycles

[33m 2439 10007c8: f90620ff    mov.l	#-1, 128[r0]  [0m
1 cycles
MEM[07ffff90] <= ffd ffd ffd ffd
flags now [32m 0-----C[0m

[33m 2440 10007cc: 58b2        movu.b	[r11], r2  [0m
get_reg (r11) = 01002c66
MEM[01002c66] => 6cd
1 cycles
put_reg (r2) = 0000006c
Rt now 2
flags now [32m 0-----C[0m

[33m 2441 10007ce: fb62302d0001  mov.l	#0x1002d30, r6  [0m
1 cycles
put_reg (r6) = 01002d30
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c66:01002d30[0m

[33m 2442 10007d4: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002d30
1 cycles
put_reg (r1) = 01002d30
flags now [32m 0-----C[0m
[36mREGS:  r1 00000000:01002d30[0m

[33m 2443 10007d6: 055b0a00    bsr.a	0x01001231  [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= dau 07u 00u 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m_strchr:			[0m
[33m 2446 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002d30
MEM[01002d30] => 68d
1 cycles
put_reg (r14) = 00000068
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 0000006c:00000068[0m

[33m 2447 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002d30
0x1 + 0x1002d30 + 0x0 = 0x1002d31
1 + 16788784 + 0 = 16788785
flags now [32m 0------[0m
put_reg (r15) = 01002d31
1 cycles
[36mREGS:  r15 00000010:01002d31  psw 0------C:0-------[0m

[33m 2448 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 0000006c
1 cycles
put_reg (r5) = 0000006c
flags now [32m 0------[0m
[36mREGS:  r5 01002c66:0000006c[0m

[33m 2449 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 0000006c
get_reg (r14) = 00000068
0x68 - 0x6c - 0x0 = 0xfffffffffffffffc
104 - 108 - 0 = -4
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2450 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 2451 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 00000068
0x68 - 0x0 - 0x0 = 0x68
104 - 0 - 0 = 104
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 2452 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002d31
1 cycles
put_reg (r1) = 01002d31
flags now [32m 0-----C[0m
[36mREGS:  r1 01002d30:01002d31[0m

[33m 2453 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 2456 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002d31
MEM[01002d31] => 6ad
1 cycles
put_reg (r14) = 0000006a
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 00000068:0000006a[0m

[33m 2457 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002d31
0x1 + 0x1002d31 + 0x0 = 0x1002d32
1 + 16788785 + 0 = 16788786
flags now [32m 0------[0m
put_reg (r15) = 01002d32
1 cycles
[36mREGS:  r15 01002d31:01002d32  psw 0------C:0-------[0m

[33m 2458 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 0000006c
1 cycles
put_reg (r5) = 0000006c
flags now [32m 0------[0m

[33m 2459 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 0000006c
get_reg (r14) = 0000006a
0x6a - 0x6c - 0x0 = 0xfffffffffffffffe
106 - 108 - 0 = -2
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 2460 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 2461 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 0000006a
0x6a - 0x0 - 0x0 = 0x6a
106 - 0 - 0 = 106
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 2462 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002d32
1 cycles
put_reg (r1) = 01002d32
flags now [32m 0-----C[0m
[36mREGS:  r1 01002d31:01002d32[0m

[33m 2463 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 2466 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002d32
MEM[01002d32] => 6cd
1 cycles
put_reg (r14) = 0000006c
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 0000006a:0000006c[0m

[33m 2467 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002d32
0x1 + 0x1002d32 + 0x0 = 0x1002d33
1 + 16788786 + 0 = 16788787
flags now [32m 0------[0m
put_reg (r15) = 01002d33
1 cycles
[36mREGS:  r15 01002d32:01002d33  psw 0------C:0-------[0m

[33m 2468 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 0000006c
1 cycles
put_reg (r5) = 0000006c
flags now [32m 0------[0m

[33m 2469 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 0000006c
get_reg (r14) = 0000006c
0x6c - 0x6c - 0x0 = 0x0
108 - 108 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 2470 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = true
3 cycles

[33m 2473 1001243: 02          rts               [0m
MEM[07ffff0c] => dap 07p 00p 01d
put_reg (r0) = 07ffff10
fast return bonus
3 cycles
[36mREGS:  isp 07ffff0c:07ffff10[0m

[43;30m__Printf+416:			[0m
[33m 2476 10007da: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002d32
0x1002d32 - 0x0 - 0x0 = 0x1002d32
16788786 - 0 - 0 = 16788786
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 2477 10007dc: 660e        mov.l	#0, r14     [0m
1 cycles
put_reg (r14) = 00000000
flags now [32m 0-----C[0m
[36mREGS:  r14 0000006c:00000000[0m

[33m 2478 10007de: 14          beq.s	0x010007e2  [0m
cond[0] Z = false
1 cycles

[33m 2479 10007df: fd38be      movu.b	[r11+], r14  [0m
get_reg (r11) = 01002c66
MEM[01002c66] => 6cd
get_reg (r11) = 01002c66
put_reg (r11) = 01002c67
1 cycles
put_reg (r14) = 0000006c
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r11 01002c66:01002c67  r14 00000000:0000006c[0m

[33m 2480 10007e2: 610e        cmp	#0, r14       [0m
register 14 load stall
get_reg (r14) = 0000006c
0x6c - 0x0 - 0x0 = 0x6c
108 - 0 - 0 = 108
flags now [32m 0-----C[0m
1 cycles

[33m 2482 10007e4: c70e8e      mov.b	r14, 142[r0]  [0m
get_reg (r14) = 0000006c
1 cycles
MEM[07ffff9e] <= 6cd
flags now [32m 0-----C[0m

[33m 2483 10007e7: 210f        bne.b	0x010007f6  [0m
cond[1] !Z = true
near forward branch bonus
2 cycles

[33m 2485 10007f6: 755e68      cmp	#104, r14     [0m
get_reg (r14) = 0000006c
0x6c - 0x68 - 0x0 = 0x4
108 - 104 - 0 = 4
flags now [32m 0-----C[0m
1 cycles

[33m 2486 10007f9: 18          bne.s	0x01000801  [0m
cond[1] !Z = true
3 cycles

[33m 2489 1000801: 755e76      cmp	#118, r14     [0m
get_reg (r14) = 0000006c
0x6c - 0x76 - 0x0 = 0xfffffffffffffff6
108 - 118 - 0 = -10
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0------C:0----S--[0m

[33m 2490 1000804: 18          bne.s	0x0100080c  [0m
cond[1] !Z = true
3 cycles

[33m 2493 100080c: 755e6c      cmp	#108, r14     [0m
get_reg (r14) = 0000006c
0x6c - 0x6c - 0x0 = 0x0
108 - 108 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0----S--:0-----ZC[0m

[33m 2494 100080f: 18          bne.s	0x01000817  [0m
cond[1] !Z = false
1 cycles

[33m 2495 1000810: 58bf        movu.b	[r11], r15  [0m
get_reg (r11) = 01002c67
MEM[01002c67] => 69d
1 cycles
put_reg (r15) = 00000069
Rt now 15
flags now [32m 0----ZC[0m
[36mREGS:  r15 01002d33:00000069[0m

[33m 2496 1000812: 755f76      cmp	#118, r15     [0m
register 15 load stall
get_reg (r15) = 00000069
0x69 - 0x76 - 0x0 = 0xfffffffffffffff3
105 - 118 - 0 = -13
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-----ZC:0----S--[0m

[33m 2498 1000815: 202f        beq.b	0x01000844  [0m
cond[0] Z = false
1 cycles

[33m 2499 1000817: 755e76      cmp	#118, r14     [0m
get_reg (r14) = 0000006c
0x6c - 0x76 - 0x0 = 0xfffffffffffffff6
108 - 118 - 0 = -10
flags now [32m 0---S--[0m
1 cycles

[33m 2500 100081a: 18          bne.s	0x01000822  [0m
cond[1] !Z = true
3 cycles

[33m 2503 1000822: 755e68      cmp	#104, r14     [0m
get_reg (r14) = 0000006c
0x6c - 0x68 - 0x0 = 0x4
108 - 104 - 0 = 4
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 2504 1000825: 210e        bne.b	0x01000833  [0m
cond[1] !Z = true
near forward branch bonus
2 cycles

[33m 2506 1000833: 755e6c      cmp	#108, r14     [0m
get_reg (r14) = 0000006c
0x6c - 0x6c - 0x0 = 0x0
108 - 108 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 2507 1000836: 2119        bne.b	0x0100084f  [0m
cond[1] !Z = false
1 cycles

[33m 2508 1000838: 58be        movu.b	[r11], r14  [0m
get_reg (r11) = 01002c67
MEM[01002c67] => 69d
1 cycles
put_reg (r14) = 00000069
Rt now 14
flags now [32m 0----ZC[0m
[36mREGS:  r14 0000006c:00000069[0m

[33m 2509 100083a: 755e6c      cmp	#108, r14     [0m
register 14 load stall
get_reg (r14) = 00000069
0x69 - 0x6c - 0x0 = 0xfffffffffffffffd
105 - 108 - 0 = -3
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-----ZC:0----S--[0m

[33m 2511 100083d: 2112        bne.b	0x0100084f  [0m
cond[1] !Z = true
3 cycles

[33m 2514 100084f: af8e        mov.l	124[r0], r6  [0m
1 cycle branch alignment penalty
1 cycles
MEM[07ffff8c] => 00d 00d 00d 00d
1 cycles
put_reg (r6) = 00000000
Rt now 6
flags now [32m 0---S--[0m
[36mREGS:  r6 01002d30:00000000[0m

[33m 2516 1000851: 6106        cmp	#0, r6        [0m
register 6 load stall
get_reg (r6) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0----S--:0-----ZC[0m

[33m 2518 1000853: 2b1c        ble.b	0x0100086f  [0m
cond[11] (S^O)|Z = true
3 cycles

[33m 2521 100086f: 58b3        movu.b	[r11], r3  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r11) = 01002c67
MEM[01002c67] => 69d
1 cycles
put_reg (r3) = 00000069
Rt now 3
flags now [32m 0----ZC[0m
[36mREGS:  r3 00000001:00000069[0m

[33m 2523 1000871: 710404      add	#4, r0, r4    [0m
0x4 + 0x7ffff10 + 0x0 = 0x7ffff14
4 + 134217488 + 0 = 134217492
flags now [32m 0------[0m
put_reg (r4) = 07ffff14
1 cycles
[36mREGS:  r4 0000006c:07ffff14  psw 0-----ZC:0-------[0m

[33m 2524 1000874: 71024c      add	#76, r0, r2   [0m
0x4c + 0x7ffff10 + 0x0 = 0x7ffff5c
76 + 134217488 + 0 = 134217564
flags now [32m 0------[0m
put_reg (r2) = 07ffff5c
1 cycles
[36mREGS:  r2 0000006c:07ffff5c[0m

[33m 2525 1000877: 710150      add	#80, r0, r1   [0m
0x50 + 0x7ffff10 + 0x0 = 0x7ffff60
80 + 134217488 + 0 = 134217568
flags now [32m 0------[0m
put_reg (r1) = 07ffff60
1 cycles
[36mREGS:  r1 01002d32:07ffff60[0m

[33m 2526 100087a: 05330200    bsr.a	0x01000aad  [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 7eu 08u 00u 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m__Putfld:			[0m
[33m 2529 1000aad: 6e69        pushm	r6-r9       [0m
get_reg (r9) = 0100280c
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 0cd 28d 00d 01d
get_reg (r8) = 01002e5c
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 5cd 2ed 00d 01d
get_reg (r7) = 07ffff9c
put_reg (r0) = 07ffff00
MEM[07ffff00] <= 9cu ffu ffu 07d
get_reg (r6) = 00000000
put_reg (r0) = 07fffefc
MEM[07fffefc] <= 00d 00d 00d 00d
4 cycles
[36mREGS:  isp 07ffff0c:07fffefc[0m

[33m 2533 1000aaf: 6040        sub	#4, r0        [0m
0x7fffefc - 0x4 - 0x0 = 0x7fffef8
134217468 - 4 - 0 = 134217464
flags now [32m 0-----C[0m
put_reg (r0) = 07fffef8
1 cycles
[36mREGS:  isp 07fffefc:07fffef8  psw 0-------:0------C[0m

[33m 2534 1000ab1: 755325      cmp	#37, r3       [0m
get_reg (r3) = 00000069
0x69 - 0x25 - 0x0 = 0x44
105 - 37 - 0 = 68
flags now [32m 0-----C[0m
1 cycles

[33m 2535 1000ab4: ef3e        mov.l	r3, r14     [0m
get_reg (r3) = 00000069
1 cycles
put_reg (r14) = 00000069
flags now [32m 0-----C[0m

[33m 2536 1000ab6: ef15        mov.l	r1, r5      [0m
get_reg (r1) = 07ffff60
1 cycles
put_reg (r5) = 07ffff60
flags now [32m 0-----C[0m
[36mREGS:  r5 0000006c:07ffff60[0m

[33m 2537 1000ab8: 754f25      mov.l	#37, r15    [0m
1 cycles
put_reg (r15) = 00000025
flags now [32m 0-----C[0m
[36mREGS:  r15 00000069:00000025[0m

[33m 2538 1000abb: 3a7604      beq.w	0x01000f31  [0m
cond[0] Z = false
1 cycles

[33m 2539 1000abe: 755341      cmp	#65, r3       [0m
get_reg (r3) = 00000069
0x69 - 0x41 - 0x0 = 0x28
105 - 65 - 0 = 40
flags now [32m 0-----C[0m
1 cycles

[33m 2540 1000ac1: 75412d      mov.l	#45, r1     [0m
1 cycles
put_reg (r1) = 0000002d
flags now [32m 0-----C[0m
[36mREGS:  r1 07ffff60:0000002d[0m

[33m 2541 1000ac4: 754620      mov.l	#32, r6     [0m
1 cycles
put_reg (r6) = 00000020
flags now [32m 0-----C[0m
[36mREGS:  r6 00000000:00000020[0m

[33m 2542 1000ac7: 75472b      mov.l	#43, r7     [0m
1 cycles
put_reg (r7) = 0000002b
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffff9c:0000002b[0m

[33m 2543 1000aca: 3a0702      beq.w	0x01000cd1  [0m
cond[0] Z = false
1 cycles

[33m 2544 1000acd: 7138bb      add	#-69, r3, r8  [0m
get_reg (r3) = 00000069
0xffffffbb + 0x69 + 0x0 = 0x100000024
-69 + 105 + 0 = 36
flags now [32m 0-----C[0m
put_reg (r8) = 00000024
1 cycles
[36mREGS:  r8 01002e5c:00000024[0m

[33m 2545 1000ad0: 6138        cmp	#3, r8        [0m
get_reg (r8) = 00000024
0x24 - 0x3 - 0x0 = 0x21
36 - 3 - 0 = 33
flags now [32m 0-----C[0m
1 cycles

[33m 2546 1000ad2: 2205        bc.b	0x01000ad7   [0m
cond[2] C = true
near forward branch bonus
2 cycles

[33m 2548 1000ad7: 755353      cmp	#83, r3       [0m
get_reg (r3) = 00000069
0x69 - 0x53 - 0x0 = 0x16
105 - 83 - 0 = 22
flags now [32m 0-----C[0m
1 cycles

[33m 2549 1000ada: fb86ff      mov.l	#-1, r8     [0m
1 cycles
put_reg (r8) = ffffffff
flags now [32m 0-----C[0m
[36mREGS:  r8 00000024:ffffffff[0m

[33m 2550 1000add: 3ac903      beq.w	0x01000ea6  [0m
cond[0] Z = false
1 cycles

[33m 2551 1000ae0: 755358      cmp	#88, r3       [0m
get_reg (r3) = 00000069
0x69 - 0x58 - 0x0 = 0x11
105 - 88 - 0 = 17
flags now [32m 0-----C[0m
1 cycles

[33m 2552 1000ae3: 3a5501      beq.w	0x01000c38  [0m
cond[0] Z = false
1 cycles

[33m 2553 1000ae6: 755361      cmp	#97, r3       [0m
get_reg (r3) = 00000069
0x69 - 0x61 - 0x0 = 0x8
105 - 97 - 0 = 8
flags now [32m 0-----C[0m
1 cycles

[33m 2554 1000ae9: 3ae801      beq.w	0x01000cd1  [0m
cond[0] Z = false
1 cycles

[33m 2555 1000aec: 755363      cmp	#99, r3       [0m
get_reg (r3) = 00000069
0x69 - 0x63 - 0x0 = 0x6
105 - 99 - 0 = 6
flags now [32m 0-----C[0m
1 cycles

[33m 2556 1000aef: 205e        beq.b	0x01000b4d  [0m
cond[0] Z = false
1 cycles

[33m 2557 1000af1: 755364      cmp	#100, r3      [0m
get_reg (r3) = 00000069
0x69 - 0x64 - 0x0 = 0x5
105 - 100 - 0 = 5
flags now [32m 0-----C[0m
1 cycles

[33m 2558 1000af4: 3ab000      beq.w	0x01000ba4  [0m
cond[0] Z = false
1 cycles

[33m 2559 1000af7: 71399b      add	#-101, r3, r9  [0m
get_reg (r3) = 00000069
0xffffff9b + 0x69 + 0x0 = 0x100000004
-101 + 105 + 0 = 4
flags now [32m 0-----C[0m
put_reg (r9) = 00000004
1 cycles
[36mREGS:  r9 0100280c:00000004[0m

[33m 2560 1000afa: 6139        cmp	#3, r9        [0m
get_reg (r9) = 00000004
0x4 - 0x3 - 0x0 = 0x1
4 - 3 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 2561 1000afc: 2205        bc.b	0x01000b01   [0m
cond[2] C = true
near forward branch bonus
2 cycles

[33m 2563 1000b01: 755369      cmp	#105, r3      [0m
get_reg (r3) = 00000069
0x69 - 0x69 - 0x0 = 0x0
105 - 105 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 2564 1000b04: 3aa000      beq.w	0x01000ba4  [0m
cond[0] Z = true
3 cycles

[33m 2567 1000ba4: ed5f0b      mov.l	44[r5], r15  [0m
get_reg (r5) = 07ffff60
MEM[07ffff8c] => 00d 00d 00d 00d
1 cycles
put_reg (r15) = 00000000
Rt now 15
flags now [32m 0----ZC[0m
[36mREGS:  r15 00000025:00000000[0m

[33m 2568 1000ba7: 59533e      movu.b	62[r5], r3  [0m
get_reg (r5) = 07ffff60
MEM[07ffff9e] => 6cd
1 cycles
put_reg (r3) = 0000006c
Rt now 3
flags now [32m 0----ZC[0m
[36mREGS:  r3 00000069:0000006c[0m

[33m 2569 1000baa: 610f        cmp	#0, r15       [0m
get_reg (r15) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 2570 1000bac: 2734        bn.b	0x01000be0   [0m
cond[7] S = false
1 cycles

[33m 2571 1000bae: 75536c      cmp	#108, r3      [0m
get_reg (r3) = 0000006c
0x6c - 0x6c - 0x0 = 0x0
108 - 108 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 2572 1000bb1: ec2f        mov.l	[r2], r15   [0m
get_reg (r2) = 07ffff5c
MEM[07ffff5c] => d8d ffd ffd 07d
1 cycles
put_reg (r15) = 07ffffd8
Rt now 15
flags now [32m 0----ZC[0m
[36mREGS:  r15 00000000:07ffffd8[0m

[33m 2573 1000bb3: 2017        beq.b	0x01000bca  [0m
cond[0] Z = true
3 cycles

[33m 2576 1000bca: 71f304      add	#4, r15, r3   [0m
get_reg (r15) = 07ffffd8
0x4 + 0x7ffffd8 + 0x0 = 0x7ffffdc
4 + 134217688 + 0 = 134217692
flags now [32m 0------[0m
put_reg (r3) = 07ffffdc
1 cycles
[36mREGS:  r3 0000006c:07ffffdc  psw 0-----ZC:0-------[0m

[33m 2577 1000bcd: e323        mov.l	r3, [r2]    [0m
get_reg (r3) = 07ffffdc
1 cycles
get_reg (r2) = 07ffff5c
MEM[07ffff5c] <= dcd ffd ffd 07d
flags now [32m 0------[0m

[33m 2578 1000bcf: ecff        mov.l	[r15], r15  [0m
get_reg (r15) = 07ffffd8
MEM[07ffffd8] => 04d 00d 00d 00d
1 cycles
put_reg (r15) = 00000004
Rt now 15
flags now [32m 0------[0m
[36mREGS:  r15 07ffffd8:00000004[0m

[33m 2579 1000bd1: fdbff3      shar	#31, r15, r3  [0m
register 15 load stall
get_reg (r15) = 00000004
4 >>= 31
flags now [32m 0----Z-[0m
put_reg (r3) = 00000000
1 cycles
[36mREGS:  r3 07ffffdc:00000000  psw 0-------:0-----Z-[0m

[33m 2581 1000bd4: e35f        mov.l	r15, [r5]   [0m
get_reg (r15) = 00000004
1 cycles
get_reg (r5) = 07ffff60
MEM[07ffff60] <= 04d 00d 00d 00d
flags now [32m 0----Z-[0m

[33m 2582 1000bd6: a05b        mov.l	r3, 4[r5]   [0m
get_reg (r3) = 00000000
1 cycles
get_reg (r5) = 07ffff60
MEM[07ffff64] <= 00d 00d 00d 00d
flags now [32m 0----Z-[0m

[33m 2583 1000bd8: aadb        mov.l	44[r5], r3  [0m
get_reg (r5) = 07ffff60
MEM[07ffff8c] => 00d 00d 00d 00d
1 cycles
put_reg (r3) = 00000000
Rt now 3
flags now [32m 0----Z-[0m

[33m 2584 1000bda: 6013        sub	#1, r3        [0m
register 3 load stall
get_reg (r3) = 00000000
0x0 - 0x1 - 0x0 = 0xffffffffffffffff
0 - 1 - 0 = -1
flags now [32m 0---S--[0m
put_reg (r3) = ffffffff
1 cycles
[36mREGS:  r3 00000000:ffffffff  psw 0-----Z-:0----S--[0m

[33m 2586 1000bdc: a2db        mov.l	r3, 44[r5]  [0m
get_reg (r3) = ffffffff
1 cycles
get_reg (r5) = 07ffff60
MEM[07ffff8c] <= ffd ffd ffd ffd
flags now [32m 0---S--[0m

[33m 2587 1000bde: 2ec6        bra.b	0x01000ba4  [0m
3 cycles

[33m 2590 1000ba4: ed5f0b      mov.l	44[r5], r15  [0m
get_reg (r5) = 07ffff60
MEM[07ffff8c] => ffd ffd ffd ffd
1 cycles
put_reg (r15) = ffffffff
Rt now 15
flags now [32m 0---S--[0m
[36mREGS:  r15 00000004:ffffffff[0m

[33m 2591 1000ba7: 59533e      movu.b	62[r5], r3  [0m
get_reg (r5) = 07ffff60
MEM[07ffff9e] => 6cd
1 cycles
put_reg (r3) = 0000006c
Rt now 3
flags now [32m 0---S--[0m
[36mREGS:  r3 ffffffff:0000006c[0m

[33m 2592 1000baa: 610f        cmp	#0, r15       [0m
get_reg (r15) = ffffffff
0xffffffff - 0x0 - 0x0 = 0xffffffff
-1 - 0 - 0 = -1
flags now [32m 0---S-C[0m
1 cycles
[36mREGS:  psw 0----S--:0----S-C[0m

[33m 2593 1000bac: 2734        bn.b	0x01000be0   [0m
cond[7] S = true
3 cycles

[33m 2596 1000be0: 755368      cmp	#104, r3      [0m
get_reg (r3) = 0000006c
0x6c - 0x68 - 0x0 = 0x4
108 - 104 - 0 = 4
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S-C:0------C[0m

[33m 2597 1000be3: 1d          bne.s	0x01000be8  [0m
cond[1] !Z = true
3 cycles

[33m 2600 1000be8: 755362      cmp	#98, r3       [0m
get_reg (r3) = 0000006c
0x6c - 0x62 - 0x0 = 0xa
108 - 98 - 0 = 10
flags now [32m 0-----C[0m
1 cycles

[33m 2601 1000beb: 1d          bne.s	0x01000bf0  [0m
cond[1] !Z = true
3 cycles

[33m 2604 1000bf0: 755374      cmp	#116, r3      [0m
get_reg (r3) = 0000006c
0x6c - 0x74 - 0x0 = 0xfffffffffffffff8
108 - 116 - 0 = -8
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0------C:0----S--[0m

[33m 2605 1000bf3: 15          beq.s	0x01000bf8  [0m
cond[0] Z = false
1 cycles

[33m 2606 1000bf4: 75537a      cmp	#122, r3      [0m
get_reg (r3) = 0000006c
0x6c - 0x7a - 0x0 = 0xfffffffffffffff2
108 - 122 - 0 = -14
flags now [32m 0---S--[0m
1 cycles

[33m 2607 1000bf7: 1a          bne.s	0x01000c01  [0m
cond[1] !Z = true
3 cycles

[33m 2610 1000c01: ed5f01      mov.l	4[r5], r15  [0m
get_reg (r5) = 07ffff60
MEM[07ffff64] => 00d 00d 00d 00d
1 cycles
put_reg (r15) = 00000000
Rt now 15
flags now [32m 0---S--[0m
[36mREGS:  r15 ffffffff:00000000[0m

[33m 2611 1000c04: 610f        cmp	#0, r15       [0m
register 15 load stall
get_reg (r15) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0----S--:0-----ZC[0m

[33m 2613 1000c06: 260d        bpz.b	0x01000c13  [0m
cond[6] !S = true
near forward branch bonus
2 cycles

[33m 2615 1000c13: bfd1        movu.w	60[r5], r1  [0m
get_reg (r5) = 07ffff60
MEM[07ffff9c] => 00d 00d
1 cycles
put_reg (r1) = 00000000
Rt now 1
flags now [32m 0----ZC[0m
[36mREGS:  r1 0000002d:00000000[0m

[33m 2616 1000c15: 7c11        btst	#1, r1       [0m
register 1 load stall
get_reg (r1) = 00000000
flags now [32m 0----Z-[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-----Z-[0m

[33m 2618 1000c17: 2110        bne.b	0x01000c27  [0m
cond[1] !Z = false
1 cycles

[33m 2619 1000c19: 7c01        btst	#0, r1       [0m
get_reg (r1) = 00000000
flags now [32m 0----Z-[0m
1 cycles

[33m 2620 1000c1b: 3aa500      beq.w	0x01000cc0  [0m
cond[0] Z = true
3 cycles

[33m 2623 1000cc0: ef51        mov.l	r5, r1      [0m
get_reg (r5) = 07ffff60
1 cycles
put_reg (r1) = 07ffff60
flags now [32m 0----Z-[0m
[36mREGS:  r1 00000000:07ffff60[0m

[33m 2624 1000cc2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000069
1 cycles
put_reg (r2) = 00000069
flags now [32m 0----Z-[0m
[36mREGS:  r2 07ffff5c:00000069[0m

[33m 2625 1000cc4: 06895405    add	20[r5].l, r4  [0m
get_reg (r5) = 07ffff60
MEM[07ffff74] => 00d 00d 00d 00d
get_reg (r4) = 07ffff14
0x7ffff14 + 0x0 + 0x0 = 0x7ffff14
134217492 + 0 + 0 = 134217492
flags now [32m 0------[0m
put_reg (r4) = 07ffff14
Rt now 4
3 cycles
[36mREGS:  psw 0-----Z-:0-------[0m

[33m 2628 1000cc8: a154        mov.l	r4, 16[r5]  [0m
register 4 load stall
get_reg (r4) = 07ffff14
1 cycles
get_reg (r5) = 07ffff60
MEM[07ffff70] <= 14d ffd ffd 07d
flags now [32m 0------[0m

[33m 2630 1000cca: 05880b00    bsr.a	0x01001852  [0m
put_reg (r0) = 07fffef4
MEM[07fffef4] <= ced 0cd 00d 01d
3 cycles
[36mREGS:  isp 07fffef8:07fffef4[0m

[43;30m__Litob:			[0m
[33m 2633 1001852: 6e6d        pushm	r6-r13      [0m
get_reg (r13) = 010027d0
put_reg (r0) = 07fffef0
MEM[07fffef0] <= d0u 27u 00u 01d
get_reg (r12) = 00000000
put_reg (r0) = 07fffeec
MEM[07fffeec] <= 00d 00d 00d 00d
get_reg (r11) = 01002c67
put_reg (r0) = 07fffee8
MEM[07fffee8] <= 67d 2cd 00d 01d
get_reg (r10) = 00000000
put_reg (r0) = 07fffee4
MEM[07fffee4] <= 00u 00u 00u 00d
get_reg (r9) = 00000004
put_reg (r0) = 07fffee0
MEM[07fffee0] <= 04d 00d 00d 00d
get_reg (r8) = ffffffff
put_reg (r0) = 07fffedc
MEM[07fffedc] <= ffd ffd ffd ffd
get_reg (r7) = 0000002b
put_reg (r0) = 07fffed8
MEM[07fffed8] <= 2bd 00d 00d 00d
get_reg (r6) = 00000020
put_reg (r0) = 07fffed4
MEM[07fffed4] <= 20u 00u 00u 00d
8 cycles
[36mREGS:  isp 07fffef4:07fffed4[0m

[33m 2641 1001854: fb62bb280001  mov.l	#0x10028bb, r6  [0m
1 cycles
put_reg (r6) = 010028bb
flags now [32m 0------[0m
[36mREGS:  r6 00000020:010028bb[0m

[33m 2642 100185a: fbe2cc280001  mov.l	#0x10028cc, r14  [0m
1 cycles
put_reg (r14) = 010028cc
flags now [32m 0------[0m
[36mREGS:  r14 00000069:010028cc[0m

[33m 2643 1001860: 7100e8      add	#-24, r0, r0  [0m
0xffffffe8 + 0x7fffed4 + 0x0 = 0x107fffebc
-24 + 134217428 + 0 = 134217404
flags now [32m 0-----C[0m
put_reg (r0) = 07fffebc
1 cycles
[36mREGS:  isp 07fffed4:07fffebc  psw 0-------:0------C[0m

[33m 2644 1001863: 755258      cmp	#88, r2       [0m
get_reg (r2) = 00000069
0x69 - 0x58 - 0x0 = 0x11
105 - 88 - 0 = 17
flags now [32m 0-----C[0m
1 cycles

[33m 2645 1001866: fc4be6      stz	r14, r6       [0m
cond[0] Z = false
1 cycles

[33m 2646 1001869: 75526f      cmp	#111, r2      [0m
get_reg (r2) = 00000069
0x69 - 0x6f - 0x0 = 0xfffffffffffffffa
105 - 111 - 0 = -6
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0------C:0----S--[0m

[33m 2647 100186c: ef17        mov.l	r1, r7      [0m
get_reg (r1) = 07ffff60
1 cycles
put_reg (r7) = 07ffff60
flags now [32m 0---S--[0m
[36mREGS:  r7 0000002b:07ffff60[0m

[33m 2648 100186e: 6688        mov.l	#8, r8      [0m
1 cycles
put_reg (r8) = 00000008
flags now [32m 0---S--[0m
[36mREGS:  r8 ffffffff:00000008[0m

[33m 2649 1001870: 200f        beq.b	0x0100187f  [0m
cond[0] Z = false
1 cycles

[33m 2650 1001872: 755278      cmp	#120, r2      [0m
get_reg (r2) = 00000069
0x69 - 0x78 - 0x0 = 0xfffffffffffffff1
105 - 120 - 0 = -15
flags now [32m 0---S--[0m
1 cycles

[33m 2651 1001875: 17          beq.s	0x0100187c  [0m
cond[0] Z = false
1 cycles

[33m 2652 1001876: 755258      cmp	#88, r2       [0m
get_reg (r2) = 00000069
0x69 - 0x58 - 0x0 = 0x11
105 - 88 - 0 = 17
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 2653 1001879: 66a8        mov.l	#10, r8     [0m
1 cycles
put_reg (r8) = 0000000a
flags now [32m 0-----C[0m
[36mREGS:  r8 00000008:0000000a[0m

[33m 2654 100187b: 1c          bne.s	0x0100187f  [0m
cond[1] !Z = true
3 cycles

[33m 2657 100187f: ed7901      mov.l	4[r7], r9   [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r7) = 07ffff60
MEM[07ffff64] => 00d 00d 00d 00d
1 cycles
put_reg (r9) = 00000000
Rt now 9
flags now [32m 0-----C[0m
[36mREGS:  r9 00000004:00000000[0m

[33m 2659 1001882: fdbf8b      shar	#31, r8, r11  [0m
get_reg (r8) = 0000000a
10 >>= 31
flags now [32m 0----Z-[0m
put_reg (r11) = 00000000
1 cycles
[36mREGS:  r11 01002c67:00000000  psw 0------C:0-----Z-[0m

[33m 2660 1001885: 755264      cmp	#100, r2      [0m
get_reg (r2) = 00000069
0x69 - 0x64 - 0x0 = 0x5
105 - 100 - 0 = 5
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----Z-:0------C[0m

[33m 2661 1001888: ec7a        mov.l	[r7], r10   [0m
get_reg (r7) = 07ffff60
MEM[07ffff60] => 04d 00d 00d 00d
1 cycles
put_reg (r10) = 00000004
Rt now 10
flags now [32m 0-----C[0m
[36mREGS:  r10 00000000:00000004[0m

[33m 2662 100188a: fcdbe1      scne.l	r14        [0m
cond[1] !Z = true
put_reg (r14) = 00000001
1 cycles
[36mREGS:  r14 010028cc:00000001[0m

[33m 2663 100188d: 755269      cmp	#105, r2      [0m
get_reg (r2) = 00000069
0x69 - 0x69 - 0x0 = 0x0
105 - 105 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 2664 1001890: fcdbf1      scne.l	r15        [0m
cond[1] !Z = false
put_reg (r15) = 00000000
1 cycles

[33m 2665 1001893: fc33fe      tst	r15, r14      [0m
get_reg (r14) = 00000001
get_reg (r15) = 00000000
0x0 & 0x1 = 0x0
flags now [32m 0----ZC[0m
1 cycles

[33m 2666 1001896: 2110        bne.b	0x010018a6  [0m
cond[1] !Z = false
1 cycles

[33m 2667 1001898: 6109        cmp	#0, r9        [0m
get_reg (r9) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 2668 100189a: 260c        bpz.b	0x010018a6  [0m
cond[6] !S = true
near forward branch bonus
2 cycles

[33m 2670 10018a6: ff5e9a      or	r9, r10, r14   [0m
get_reg (r9) = 00000000
get_reg (r10) = 00000004
0x4 | 0x0 = 0x4
flags now [32m 0-----C[0m
put_reg (r14) = 00000004
1 cycles
[36mREGS:  r14 00000001:00000004  psw 0-----ZC:0------C[0m

[33m 2671 10018a9: 754c18      mov.l	#24, r12    [0m
1 cycles
put_reg (r12) = 00000018
flags now [32m 0-----C[0m
[36mREGS:  r12 00000000:00000018[0m

[33m 2672 10018ac: 19          bne.s	0x010018b5  [0m
cond[1] !Z = true
3 cycles

[33m 2675 10018b5: efa1        mov.l	r10, r1     [0m
get_reg (r10) = 00000004
1 cycles
put_reg (r1) = 00000004
flags now [32m 0-----C[0m
[36mREGS:  r1 07ffff60:00000004[0m

[33m 2676 10018b7: ef92        mov.l	r9, r2      [0m
get_reg (r9) = 00000000
1 cycles
put_reg (r2) = 00000000
flags now [32m 0-----C[0m
[36mREGS:  r2 00000069:00000000[0m

[33m 2677 10018b9: ef83        mov.l	r8, r3      [0m
get_reg (r8) = 0000000a
1 cycles
put_reg (r3) = 0000000a
flags now [32m 0-----C[0m
[36mREGS:  r3 0000006c:0000000a[0m

[33m 2678 10018bb: efb4        mov.l	r11, r4     [0m
get_reg (r11) = 00000000
1 cycles
put_reg (r4) = 00000000
flags now [32m 0-----C[0m
[36mREGS:  r4 07ffff14:00000000[0m

[33m 2679 10018bd: 05990800    bsr.a	0x01002156  [0m
put_reg (r0) = 07fffeb8
MEM[07fffeb8] <= c1u 18u 00u 01u
3 cycles
[36mREGS:  isp 07fffebc:07fffeb8[0m

[43;30m__COM_MOD64u:			[0m
[33m 2682 1002156: fd7cc40000ff  tst	#0xffff0000, r4  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r4) = 00000000
0xffff0000 & 0x0 = 0x0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 2684 100215c: 202b        beq.b	0x01002187  [0m
cond[0] Z = true
3 cycles

[43;30mIXI6DIV:			[0m
[33m 2687 1002187: 6104        cmp	#0, r4        [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r4) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 2689 1002189: 2010        beq.b	0x01002199  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[43;30mIXI4DIV:			[0m
[33m 2691 1002199: fd7cc30000ff  tst	#0xffff0000, r3  [0m
get_reg (r3) = 0000000a
0xffff0000 & 0xa = 0x0
flags now [32m 0----ZC[0m
1 cycles

[33m 2692 100219f: 12          beq.s	0x010021a9  [0m
cond[0] Z = true
3 cycles

[43;30mIXI2DIV:			[0m
[33m 2695 10021a9: 6102        cmp	#0, r2        [0m
get_reg (r2) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 2696 10021ab: 1e          bne.s	0x010021b1  [0m
cond[1] !Z = false
1 cycles

[33m 2697 10021ac: 6101        cmp	#0, r1        [0m
get_reg (r1) = 00000004
0x4 - 0x0 - 0x0 = 0x4
4 - 0 - 0 = 4
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 2698 10021ae: 2123        bne.b	0x010021d1  [0m
cond[1] !Z = true
3 cycles

[43;30mI4I2DIV:			[0m
[33m 2701 10021d1: ef12        mov.l	r1, r2      [0m
get_reg (r1) = 00000004
1 cycles
put_reg (r2) = 00000004
flags now [32m 0-----C[0m
[36mREGS:  r2 00000000:00000004[0m

[33m 2702 10021d3: fc2732      divu	r3, r2       [0m
get_reg (r3) = 0000000a
get_reg (r2) = 00000004
4 / 10 = 0
flags now [32m 0-----C[0m
put_reg (r2) = 00000000
3 cycles
[36mREGS:  r2 00000004:00000000[0m

[33m 2705 10021d6: 4f32        mul	r3, r2        [0m
get_reg (r3) = 0000000a
get_reg (r2) = 00000000
put_reg (r2) = 00000000
1 cycles

[33m 2706 10021d8: 4321        sub	r2, r1        [0m
get_reg (r2) = 00000000
get_reg (r1) = 00000004
0x4 - 0x0 - 0x0 = 0x4
4 - 0 - 0 = 4
flags now [32m 0-----C[0m
put_reg (r1) = 00000004
1 cycles

[33m 2707 10021da: 6602        mov.l	#0, r2      [0m
1 cycles
put_reg (r2) = 00000000
flags now [32m 0-----C[0m

[33m 2708 10021dc: 02          rts               [0m
MEM[07fffeb8] => c1p 18p 00p 01d
put_reg (r0) = 07fffebc
fast return bonus
3 cycles
[36mREGS:  isp 07fffeb8:07fffebc[0m

[43;30m__Litob+111:			[0m
[33m 2711 10018c1: fec611      movu.b	[r6, r1], r1  [0m
get_reg (r6) = 010028bb
get_reg (r1) = 00000004
MEM[010028bf] => 34d
put_reg (r1) = 00000034
Rt now 1
1 cycles
[36mREGS:  r1 00000004:00000034[0m

[33m 2712 10018c4: 754d17      mov.l	#23, r13    [0m
1 cycles
put_reg (r13) = 00000017
flags now [32m 0-----C[0m
[36mREGS:  r13 010027d0:00000017[0m

[33m 2713 10018c7: 8589        mov.b	r1, 23[r0]  [0m
get_reg (r1) = 00000034
1 cycles
MEM[07fffed3] <= 34u
flags now [32m 0-----C[0m

[33m 2714 10018c9: efa1        mov.l	r10, r1     [0m
get_reg (r10) = 00000004
1 cycles
put_reg (r1) = 00000004
flags now [32m 0-----C[0m
[36mREGS:  r1 00000034:00000004[0m

[33m 2715 10018cb: ef92        mov.l	r9, r2      [0m
get_reg (r9) = 00000000
1 cycles
put_reg (r2) = 00000000
flags now [32m 0-----C[0m

[33m 2716 10018cd: ef83        mov.l	r8, r3      [0m
get_reg (r8) = 0000000a
1 cycles
put_reg (r3) = 0000000a
flags now [32m 0-----C[0m

[33m 2717 10018cf: efb4        mov.l	r11, r4     [0m
get_reg (r11) = 00000000
1 cycles
put_reg (r4) = 00000000
flags now [32m 0-----C[0m

[33m 2718 10018d1: 05ec0700    bsr.a	0x010020bd  [0m
put_reg (r0) = 07fffeb8
MEM[07fffeb8] <= d5u 18u 00u 01d
3 cycles
[36mREGS:  isp 07fffebc:07fffeb8[0m

[43;30m__COM_DIV64u:			[0m
[33m 2721 10020bd: fd7cc40000ff  tst	#0xffff0000, r4  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r4) = 00000000
0xffff0000 & 0x0 = 0x0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 2723 10020c3: 2037        beq.b	0x010020fa  [0m
cond[0] Z = true
3 cycles

[43;30mIXI6DIV:			[0m
[33m 2726 10020fa: 6104        cmp	#0, r4        [0m
get_reg (r4) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 2727 10020fc: 2010        beq.b	0x0100210c  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[43;30mIXI4DIV:			[0m
[33m 2729 100210c: fd7cc30000ff  tst	#0xffff0000, r3  [0m
get_reg (r3) = 0000000a
0xffff0000 & 0xa = 0x0
flags now [32m 0----ZC[0m
1 cycles

[33m 2730 1002112: 12          beq.s	0x0100211c  [0m
cond[0] Z = true
3 cycles

[43;30mIXI2DIV:			[0m
[33m 2733 100211c: 6102        cmp	#0, r2        [0m
get_reg (r2) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 2734 100211e: 1e          bne.s	0x01002124  [0m
cond[1] !Z = false
1 cycles

[33m 2735 100211f: 6101        cmp	#0, r1        [0m
get_reg (r1) = 00000004
0x4 - 0x0 - 0x0 = 0x4
4 - 0 - 0 = 4
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 2736 1002121: 2131        bne.b	0x01002152  [0m
cond[1] !Z = true
3 cycles

[43;30mI4I2DIV:			[0m
[33m 2739 1002152: fc2731      divu	r3, r1       [0m
get_reg (r3) = 0000000a
get_reg (r1) = 00000004
4 / 10 = 0
flags now [32m 0-----C[0m
put_reg (r1) = 00000000
3 cycles
[36mREGS:  r1 00000004:00000000[0m

[43;30m_i8divU_End:			[0m
[33m 2742 1002155: 02          rts               [0m
MEM[07fffeb8] => d5p 18p 00p 01d
put_reg (r0) = 07fffebc
fast return bonus
3 cycles
[36mREGS:  isp 07fffeb8:07fffebc[0m

[43;30m__Litob+131:			[0m
[33m 2745 10018d5: 71daff      add	#-1, r13, r10  [0m
get_reg (r13) = 00000017
0xffffffff + 0x17 + 0x0 = 0x100000016
-1 + 23 + 0 = 22
flags now [32m 0-----C[0m
put_reg (r10) = 00000016
1 cycles
[36mREGS:  r10 00000004:00000016[0m

[33m 2746 10018d8: ef19        mov.l	r1, r9      [0m
get_reg (r1) = 00000000
1 cycles
put_reg (r9) = 00000000
flags now [32m 0-----C[0m

[33m 2747 10018da: ff5e29      or	r2, r9, r14    [0m
get_reg (r2) = 00000000
get_reg (r9) = 00000000
0x0 | 0x0 = 0x0
flags now [32m 0----ZC[0m
put_reg (r14) = 00000000
1 cycles
[36mREGS:  r14 00000004:00000000  psw 0------C:0-----ZC[0m

[33m 2748 10018dd: 71af01      add	#1, r10, r15  [0m
get_reg (r10) = 00000016
0x1 + 0x16 + 0x0 = 0x17
1 + 22 + 0 = 23
flags now [32m 0------[0m
put_reg (r15) = 00000017
1 cycles
[36mREGS:  r15 00000000:00000017  psw 0-----ZC:0-------[0m

[33m 2749 10018e0: 610e        cmp	#0, r14       [0m
get_reg (r14) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 2750 10018e2: 2023        beq.b	0x01001905  [0m
cond[0] Z = true
3 cycles

[33m 2753 1001905: 6188        cmp	#8, r8        [0m
get_reg (r8) = 0000000a
0xa - 0x8 - 0x0 = 0x2
10 - 8 - 0 = 2
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 2754 1001907: 2121        bne.b	0x01001928  [0m
cond[1] !Z = true
3 cycles

[33m 2757 1001928: a971        mov.l	16[r7], r1  [0m
get_reg (r7) = 07ffff60
MEM[07ffff70] => 14d ffd ffd 07d
1 cycles
put_reg (r1) = 07ffff14
Rt now 1
flags now [32m 0-----C[0m
[36mREGS:  r1 00000000:07ffff14[0m

[33m 2758 100192a: efc3        mov.l	r12, r3     [0m
get_reg (r12) = 00000018
1 cycles
put_reg (r3) = 00000018
flags now [32m 0-----C[0m
[36mREGS:  r3 0000000a:00000018[0m

[33m 2759 100192c: 43d3        sub	r13, r3       [0m
get_reg (r13) = 00000017
get_reg (r3) = 00000018
0x18 - 0x17 - 0x0 = 0x1
24 - 23 - 0 = 1
flags now [32m 0-----C[0m
put_reg (r3) = 00000001
1 cycles
[36mREGS:  r3 00000018:00000001[0m

[33m 2760 100192e: ef02        mov.l	r0, r2      [0m
1 cycles
put_reg (r2) = 07fffebc
flags now [32m 0-----C[0m
[36mREGS:  r2 00000000:07fffebc[0m

[33m 2761 1001930: 4bd2        add	r13, r2       [0m
get_reg (r13) = 00000017
get_reg (r2) = 07fffebc
0x7fffebc + 0x17 + 0x0 = 0x7fffed3
134217404 + 23 + 0 = 134217427
flags now [32m 0------[0m
put_reg (r2) = 07fffed3
1 cycles
[36mREGS:  r2 07fffebc:07fffed3  psw 0------C:0-------[0m

[33m 2762 1001932: a1fb        mov.l	r3, 28[r7]  [0m
get_reg (r3) = 00000001
1 cycles
get_reg (r7) = 07ffff60
MEM[07ffff7c] <= 01d 00d 00d 00d
flags now [32m 0------[0m

[33m 2763 1001934: 7f8f        smovf             [0m
MEM[07fffed3] => 34d
MEM[07ffff14] <= 34d
5 cycles
[36mREGS:  r1 07ffff14:07ffff15  r2 07fffed3:07fffed4  r3 00000001:00000000[0m

[33m 2768 1001936: a9f9        mov.l	28[r7], r1  [0m
get_reg (r7) = 07ffff60
MEM[07ffff7c] => 01d 00d 00d 00d
1 cycles
put_reg (r1) = 00000001
Rt now 1
flags now [32m 0------[0m
[36mREGS:  r1 07ffff15:00000001[0m

[33m 2769 1001938: ab72        mov.l	48[r7], r2  [0m
get_reg (r7) = 07ffff60
MEM[07ffff90] => ffd ffd ffd ffd
1 cycles
put_reg (r2) = ffffffff
Rt now 2
flags now [32m 0------[0m
[36mREGS:  r2 07fffed4:ffffffff[0m

[33m 2770 100193a: 4721        cmp	r2, r1        [0m
register 2 load stall
get_reg (r2) = ffffffff
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles

[33m 2772 100193c: 2809        bge.b	0x01001945  [0m
cond[8] !(S^O) = true
near forward branch bonus
2 cycles

[33m 2774 1001945: 6102        cmp	#0, r2        [0m
get_reg (r2) = ffffffff
0xffffffff - 0x0 - 0x0 = 0xffffffff
-1 - 0 - 0 = -1
flags now [32m 0---S-C[0m
1 cycles
[36mREGS:  psw 0-------:0----S-C[0m

[33m 2775 1001947: 261e        bpz.b	0x01001965  [0m
cond[6] !S = false
1 cycles

[33m 2776 1001949: bff2        movu.w	60[r7], r2  [0m
get_reg (r7) = 07ffff60
MEM[07ffff9c] => 00d 00d
1 cycles
put_reg (r2) = 00000000
Rt now 2
flags now [32m 0---S-C[0m
[36mREGS:  r2 ffffffff:00000000[0m

[33m 2777 100194b: 752214      and	#20, r2       [0m
register 2 load stall
get_reg (r2) = 00000000
0x0 & 0x14 = 0x0
flags now [32m 0----ZC[0m
put_reg (r2) = 00000000
1 cycles
[36mREGS:  psw 0----S-C:0-----ZC[0m

[33m 2779 100194e: 755210      cmp	#16, r2       [0m
get_reg (r2) = 00000000
0x0 - 0x10 - 0x0 = 0xfffffffffffffff0
0 - 16 - 0 = -16
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-----ZC:0----S--[0m

[33m 2780 1001951: 2114        bne.b	0x01001965  [0m
cond[1] !Z = true
3 cycles

[33m 2783 1001965: 3f6d0e      rtsd	#56, r6-r13  [0m
put_reg (r0) = 07fffed4
MEM[07fffed4] => 20d 00d 00d 00d
put_reg (r0) = 07fffed8
put_reg (r6) = 00000020
MEM[07fffed8] => 2bd 00d 00d 00d
put_reg (r0) = 07fffedc
put_reg (r7) = 0000002b
MEM[07fffedc] => ffd ffd ffd ffd
put_reg (r0) = 07fffee0
put_reg (r8) = ffffffff
MEM[07fffee0] => 04d 00d 00d 00d
put_reg (r0) = 07fffee4
put_reg (r9) = 00000004
MEM[07fffee4] => 00d 00d 00d 00d
put_reg (r0) = 07fffee8
put_reg (r10) = 00000000
MEM[07fffee8] => 67d 2cd 00d 01d
put_reg (r0) = 07fffeec
put_reg (r11) = 01002c67
MEM[07fffeec] => 00d 00d 00d 00d
put_reg (r0) = 07fffef0
put_reg (r12) = 00000000
MEM[07fffef0] => d0d 27d 00d 01d
put_reg (r0) = 07fffef4
put_reg (r13) = 010027d0
MEM[07fffef4] => cep 0cp 00p 01d
put_reg (r0) = 07fffef8
9 cycles
[36mREGS:  r6 010028bb:00000020  r7 07ffff60:0000002b  r8 0000000a:ffffffff  r9 00000000:00000004  r10 00000016:00000000  r11 00000000:01002c67  r12 00000018:00000000  r13 00000017:010027d0  isp 07fffebc:07fffef8[0m

[43;30m__Putfld+545:			[0m
[33m 2792 1000cce: 386bfe      bra.w	0x01000b39  [0m
1 cycle branch alignment penalty
1 cycles
3 cycles

[33m 2796 1000b39: 6601        mov.l	#0, r1      [0m
1 cycles
put_reg (r1) = 00000000
flags now [32m 0---S--[0m
[36mREGS:  r1 00000001:00000000[0m

[33m 2797 1000b3b: 2e0f        bra.b	0x01000b4a  [0m
near forward branch bonus
2 cycles

[33m 2799 1000b4a: 3f6905      rtsd	#20, r6-r9   [0m
put_reg (r0) = 07fffefc
MEM[07fffefc] => 00d 00d 00d 00d
put_reg (r0) = 07ffff00
put_reg (r6) = 00000000
MEM[07ffff00] => 9cd ffd ffd 07d
put_reg (r0) = 07ffff04
put_reg (r7) = 07ffff9c
MEM[07ffff04] => 5cd 2ed 00d 01d
put_reg (r0) = 07ffff08
put_reg (r8) = 01002e5c
MEM[07ffff08] => 0cd 28d 00d 01d
put_reg (r0) = 07ffff0c
put_reg (r9) = 0100280c
MEM[07ffff0c] => 7ep 08p 00p 01d
put_reg (r0) = 07ffff10
5 cycles
[36mREGS:  r6 00000020:00000000  r7 0000002b:07ffff9c  r8 ffffffff:01002e5c  r9 00000004:0100280c  isp 07fffef8:07ffff10[0m

[43;30m__Printf+580:			[0m
[33m 2804 100087e: 6101        cmp	#0, r1        [0m
get_reg (r1) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0----S--:0-----ZC[0m

[33m 2805 1000880: 2112        bne.b	0x01000892  [0m
cond[1] !Z = false
1 cycles

[33m 2806 1000882: 710204      add	#4, r0, r2    [0m
0x4 + 0x7ffff10 + 0x0 = 0x7ffff14
4 + 134217488 + 0 = 134217492
flags now [32m 0------[0m
put_reg (r2) = 07ffff14
1 cycles
[36mREGS:  r2 00000000:07ffff14  psw 0-----ZC:0-------[0m

[33m 2807 1000885: 710150      add	#80, r0, r1   [0m
0x50 + 0x7ffff10 + 0x0 = 0x7ffff60
80 + 134217488 + 0 = 134217568
flags now [32m 0------[0m
put_reg (r1) = 07ffff60
1 cycles
[36mREGS:  r1 00000000:07ffff60[0m

[33m 2808 1000888: 05c40600    bsr.a	0x01000f4c  [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 8cu 08u 00u 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m__Puttxt:			[0m
[33m 2811 1000f4c: 6e6c        pushm	r6-r12      [0m
get_reg (r12) = 00000000
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 00d 00d 00d 00d
get_reg (r11) = 01002c67
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 67d 2cd 00d 01d
get_reg (r10) = 00000000
put_reg (r0) = 07ffff00
MEM[07ffff00] <= 00d 00d 00d 00d
get_reg (r9) = 0100280c
put_reg (r0) = 07fffefc
MEM[07fffefc] <= 0cd 28d 00d 01d
get_reg (r8) = 01002e5c
put_reg (r0) = 07fffef8
MEM[07fffef8] <= 5cd 2ed 00d 01d
get_reg (r7) = 07ffff9c
put_reg (r0) = 07fffef4
MEM[07fffef4] <= 9cu ffu ffu 07d
get_reg (r6) = 00000000
put_reg (r0) = 07fffef0
MEM[07fffef0] <= 00d 00d 00d 00d
7 cycles
[36mREGS:  isp 07ffff0c:07fffef0[0m

[33m 2818 1000f4e: ab96        mov.l	56[r1], r6  [0m
get_reg (r1) = 07ffff60
MEM[07ffff98] => 00d 00d 00d 00d
1 cycles
put_reg (r6) = 00000000
Rt now 6
flags now [32m 0------[0m

[33m 2819 1000f50: ef27        mov.l	r2, r7      [0m
get_reg (r2) = 07ffff14
1 cycles
put_reg (r7) = 07ffff14
flags now [32m 0------[0m
[36mREGS:  r7 07ffff9c:07ffff14[0m

[33m 2820 1000f52: bf93        movu.w	60[r1], r3  [0m
get_reg (r1) = 07ffff60
MEM[07ffff9c] => 00d 00d
1 cycles
put_reg (r3) = 00000000
Rt now 3
flags now [32m 0------[0m

[33m 2821 1000f54: ef18        mov.l	r1, r8      [0m
get_reg (r1) = 07ffff60
1 cycles
put_reg (r8) = 07ffff60
flags now [32m 0------[0m
[36mREGS:  r8 01002e5c:07ffff60[0m

[33m 2822 1000f56: ef69        mov.l	r6, r9      [0m
get_reg (r6) = 00000000
1 cycles
put_reg (r9) = 00000000
flags now [32m 0------[0m
[36mREGS:  r9 0100280c:00000000[0m

[33m 2823 1000f58: 754a20      mov.l	#32, r10    [0m
1 cycles
put_reg (r10) = 00000020
flags now [32m 0------[0m
[36mREGS:  r10 00000000:00000020[0m

[33m 2824 1000f5b: 06811905    sub	20[r1].l, r9  [0m
get_reg (r1) = 07ffff60
MEM[07ffff74] => 00d 00d 00d 00d
get_reg (r9) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
put_reg (r9) = 00000000
Rt now 9
3 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 2827 1000f5f: 06811906    sub	24[r1].l, r9  [0m
get_reg (r1) = 07ffff60
MEM[07ffff78] => 00d 00d 00d 00d
get_reg (r9) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
put_reg (r9) = 00000000
Rt now 9
3 cycles

[33m 2830 1000f63: 06811907    sub	28[r1].l, r9  [0m
get_reg (r1) = 07ffff60
MEM[07ffff7c] => 01d 00d 00d 00d
get_reg (r9) = 00000000
0x0 - 0x1 - 0x0 = 0xffffffffffffffff
0 - 1 - 0 = -1
flags now [32m 0---S--[0m
put_reg (r9) = ffffffff
Rt now 9
3 cycles
[36mREGS:  r9 00000000:ffffffff  psw 0-----ZC:0----S--[0m

[33m 2833 1000f67: 06811908    sub	32[r1].l, r9  [0m
get_reg (r1) = 07ffff60
MEM[07ffff80] => 00d 00d 00d 00d
get_reg (r9) = ffffffff
0xffffffff - 0x0 - 0x0 = 0xffffffff
-1 - 0 - 0 = -1
flags now [32m 0---S-C[0m
put_reg (r9) = ffffffff
Rt now 9
3 cycles
[36mREGS:  psw 0----S--:0----S-C[0m

[33m 2836 1000f6b: 06811909    sub	36[r1].l, r9  [0m
get_reg (r1) = 07ffff60
MEM[07ffff84] => 00d 00d 00d 00d
get_reg (r9) = ffffffff
0xffffffff - 0x0 - 0x0 = 0xffffffff
-1 - 0 - 0 = -1
flags now [32m 0---S-C[0m
put_reg (r9) = ffffffff
Rt now 9
3 cycles

[33m 2839 1000f6f: 0681190a    sub	40[r1].l, r9  [0m
get_reg (r1) = 07ffff60
MEM[07ffff88] => 00d 00d 00d 00d
get_reg (r9) = ffffffff
0xffffffff - 0x0 - 0x0 = 0xffffffff
-1 - 0 - 0 = -1
flags now [32m 0---S-C[0m
put_reg (r9) = ffffffff
Rt now 9
3 cycles

[33m 2842 1000f73: 7c83        btst	#8, r3       [0m
get_reg (r3) = 00000000
flags now [32m 0---SZ-[0m
1 cycles
[36mREGS:  psw 0----S-C:0----SZ-[0m

[33m 2843 1000f75: 3b6c02      bne.w	0x010011e1  [0m
cond[1] !Z = false
1 cycles

[33m 2844 1000f78: 7c93        btst	#9, r3       [0m
get_reg (r3) = 00000000
flags now [32m 0---SZ-[0m
1 cycles

[33m 2845 1000f7a: 3b1d02      bne.w	0x01001197  [0m
cond[1] !Z = false
1 cycles

[33m 2846 1000f7d: 7ca3        btst	#10, r3      [0m
get_reg (r3) = 00000000
flags now [32m 0---SZ-[0m
1 cycles

[33m 2847 1000f7f: 3bd301      bne.w	0x01001152  [0m
cond[1] !Z = false
1 cycles

[33m 2848 1000f82: 7c23        btst	#2, r3       [0m
get_reg (r3) = 00000000
flags now [32m 0---SZ-[0m
1 cycles

[33m 2849 1000f84: fb6216280001  mov.l	#0x1002816, r6  [0m
1 cycles
put_reg (r6) = 01002816
flags now [32m 0---SZ-[0m
[36mREGS:  r6 00000000:01002816[0m

[33m 2850 1000f8a: 2143        bne.b	0x01000fcd  [0m
cond[1] !Z = false
1 cycles

[33m 2851 1000f8c: 6109        cmp	#0, r9        [0m
get_reg (r9) = ffffffff
0xffffffff - 0x0 - 0x0 = 0xffffffff
-1 - 0 - 0 = -1
flags now [32m 0---S-C[0m
1 cycles
[36mREGS:  psw 0----SZ-:0----S-C[0m

[33m 2852 1000f8e: 2b3f        ble.b	0x01000fcd  [0m
cond[11] (S^O)|Z = true
3 cycles

[33m 2855 1000fcd: ed8305      mov.l	20[r8], r3  [0m
get_reg (r8) = 07ffff60
MEM[07ffff74] => 00d 00d 00d 00d
1 cycles
put_reg (r3) = 00000000
Rt now 3
flags now [32m 0---S-C[0m

[33m 2856 1000fd0: 6103        cmp	#0, r3        [0m
register 3 load stall
get_reg (r3) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0----S-C:0-----ZC[0m

[33m 2858 1000fd2: 2b1e        ble.b	0x01000ff0  [0m
cond[11] (S^O)|Z = true
3 cycles

[33m 2861 1000ff0: ed8706      mov.l	24[r8], r7  [0m
get_reg (r8) = 07ffff60
MEM[07ffff78] => 00d 00d 00d 00d
1 cycles
put_reg (r7) = 00000000
Rt now 7
flags now [32m 0----ZC[0m
[36mREGS:  r7 07ffff14:00000000[0m

[33m 2862 1000ff3: fbc237280001  mov.l	#0x1002837, r12  [0m
1 cycles
put_reg (r12) = 01002837
flags now [32m 0----ZC[0m
[36mREGS:  r12 00000000:01002837[0m

[33m 2863 1000ff9: 6107        cmp	#0, r7        [0m
get_reg (r7) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 2864 1000ffb: 2b3d        ble.b	0x01001038  [0m
cond[11] (S^O)|Z = true
3 cycles

[33m 2867 1001038: ed8307      mov.l	28[r8], r3  [0m
get_reg (r8) = 07ffff60
MEM[07ffff7c] => 01d 00d 00d 00d
1 cycles
put_reg (r3) = 00000001
Rt now 3
flags now [32m 0----ZC[0m
[36mREGS:  r3 00000000:00000001[0m

[33m 2868 100103b: 6103        cmp	#0, r3        [0m
register 3 load stall
get_reg (r3) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 2870 100103d: 2b1f        ble.b	0x0100105c  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 2871 100103f: ed8204      mov.l	16[r8], r2  [0m
get_reg (r8) = 07ffff60
MEM[07ffff70] => 14d ffd ffd 07d
1 cycles
put_reg (r2) = 07ffff14
Rt now 2
flags now [32m 0-----C[0m

[33m 2872 1001042: ed8103      mov.l	12[r8], r1  [0m
get_reg (r8) = 07ffff60
MEM[07ffff6c] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m
[36mREGS:  r1 07ffff60:01002dc0[0m

[33m 2873 1001045: ed8402      mov.l	8[r8], r4   [0m
get_reg (r8) = 07ffff60
MEM[07ffff68] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 00000000:01000520[0m

[33m 2874 1001048: 7f14        jsr	r4            [0m
register 4 load stall
get_reg (r4) = 01000520
put_reg (r0) = 07fffeec
MEM[07fffeec] <= 4ad 10d 00d 01d
3 cycles
[36mREGS:  isp 07fffef0:07fffeec[0m

[43;30m__$prout:			[0m
[33m 2878 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 00000000
put_reg (r0) = 07fffee8
MEM[07fffee8] <= 00d 00d 00d 00d
get_reg (r6) = 01002816
put_reg (r0) = 07fffee4
MEM[07fffee4] <= 16d 28d 00d 01d
2 cycles
[36mREGS:  isp 07fffeec:07fffee4[0m

[33m 2880 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002816:01002dc0[0m

[33m 2881 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 00000000:00000001[0m

[33m 2882 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 00000000:00000001[0m

[33m 2883 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 07ffff14
1 cycles
put_reg (r1) = 07ffff14
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:07ffff14[0m

[33m 2884 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 07ffff14:00000001[0m

[33m 2885 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 2886 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07fffee0
MEM[07fffee0] <= 32d 05d 00d 01d
3 cycles
[36mREGS:  isp 07fffee4:07fffee0[0m

[43;30m_fwrite:			[0m
[33m 2889 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 2890 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 2891 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 07ffff14
1 cycles
put_reg (r14) = 07ffff14
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:07ffff14[0m

[33m 2892 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 07ffff14:00000001[0m

[33m 2893 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 2895 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 2896 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 2899 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 2900 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 07ffff14
1 cycles
put_reg (r2) = 07ffff14
flags now [32m 0------[0m
[36mREGS:  r2 00000001:07ffff14[0m

[33m 2901 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m
[36mREGS:  r5 07ffff60:00000005[0m

[33m 2902 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 07ffff14
get_reg (r3) = 00000001
write(1,0x7ffff14,1)
MEM[07ffff14] => 34d
4write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 2908 10027a9: 02          rts               [0m
MEM[07fffee0] => 32p 05p 00p 01d
put_reg (r0) = 07fffee4
fast return bonus
3 cycles
[36mREGS:  isp 07fffee0:07fffee4[0m

[43;30m__$prout+18:			[0m
[33m 2911 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 2912 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 2913 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 2914 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07fffee4
MEM[07fffee4] => 16d 28d 00d 01d
put_reg (r0) = 07fffee8
put_reg (r6) = 01002816
MEM[07fffee8] => 00d 00d 00d 00d
put_reg (r0) = 07fffeec
put_reg (r7) = 00000000
MEM[07fffeec] => 4ap 10p 00p 01d
put_reg (r0) = 07fffef0
5 cycles
[36mREGS:  r6 01002dc0:01002816  r7 00000001:00000000  isp 07fffee4:07fffef0[0m

[43;30m__Puttxt+254:			[0m
[33m 2919 100104a: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 2920 100104c: e78103      mov.l	r1, 12[r8]  [0m
get_reg (r1) = 01002dc0
1 cycles
get_reg (r8) = 07ffff60
MEM[07ffff6c] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 2921 100104f: 3adc01      beq.w	0x0100122b  [0m
cond[0] Z = false
1 cycles

[33m 2922 1001052: ed810d      mov.l	52[r8], r1  [0m
get_reg (r8) = 07ffff60
MEM[07ffff94] => 10d 00d 00d 00d
1 cycles
put_reg (r1) = 00000010
Rt now 1
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:00000010[0m

[33m 2923 1001055: 06898107    add	28[r8].l, r1  [0m
get_reg (r8) = 07ffff60
MEM[07ffff7c] => 01d 00d 00d 00d
get_reg (r1) = 00000010
0x10 + 0x1 + 0x0 = 0x11
16 + 1 + 0 = 17
flags now [32m 0------[0m
put_reg (r1) = 00000011
Rt now 1
3 cycles
[36mREGS:  r1 00000010:00000011  psw 0------C:0-------[0m

[33m 2926 1001059: e7810d      mov.l	r1, 52[r8]  [0m
register 1 load stall
get_reg (r1) = 00000011
1 cycles
get_reg (r8) = 07ffff60
MEM[07ffff94] <= 11d 00d 00d 00d
flags now [32m 0------[0m

[33m 2928 100105c: ed8708      mov.l	32[r8], r7  [0m
get_reg (r8) = 07ffff60
MEM[07ffff80] => 00d 00d 00d 00d
1 cycles
put_reg (r7) = 00000000
Rt now 7
flags now [32m 0------[0m

[33m 2929 100105f: 6107        cmp	#0, r7        [0m
register 7 load stall
get_reg (r7) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 2931 1001061: 2b3d        ble.b	0x0100109e  [0m
cond[11] (S^O)|Z = true
3 cycles

[33m 2934 100109e: ed8309      mov.l	36[r8], r3  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r8) = 07ffff60
MEM[07ffff84] => 00d 00d 00d 00d
1 cycles
put_reg (r3) = 00000000
Rt now 3
flags now [32m 0----ZC[0m
[36mREGS:  r3 00000001:00000000[0m

[33m 2936 10010a1: 6103        cmp	#0, r3        [0m
register 3 load stall
get_reg (r3) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 2938 10010a3: 2b23        ble.b	0x010010c6  [0m
cond[11] (S^O)|Z = true
3 cycles

[33m 2941 10010c6: ed870a      mov.l	40[r8], r7  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r8) = 07ffff60
MEM[07ffff88] => 00d 00d 00d 00d
1 cycles
put_reg (r7) = 00000000
Rt now 7
flags now [32m 0----ZC[0m

[33m 2943 10010c9: 6107        cmp	#0, r7        [0m
register 7 load stall
get_reg (r7) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 2945 10010cb: 2b3d        ble.b	0x01001108  [0m
cond[11] (S^O)|Z = true
3 cycles

[33m 2948 1001108: 5d811e      movu.w	60[r8], r1  [0m
get_reg (r8) = 07ffff60
MEM[07ffff9c] => 00d 00d
1 cycles
put_reg (r1) = 00000000
Rt now 1
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000011:00000000[0m

[33m 2949 100110b: 7c21        btst	#2, r1       [0m
register 1 load stall
get_reg (r1) = 00000000
flags now [32m 0----Z-[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-----Z-[0m

[33m 2951 100110d: 15          beq.s	0x01001112  [0m
cond[0] Z = true
3 cycles

[33m 2954 1001112: 6601        mov.l	#0, r1      [0m
1 cycles
put_reg (r1) = 00000000
flags now [32m 0----Z-[0m

[33m 2955 1001114: 381a01      bra.w	0x0100122e  [0m
3 cycles

[33m 2958 100122e: 3f6c07      rtsd	#28, r6-r12  [0m
1 cycle branch alignment penalty
1 cycles
put_reg (r0) = 07fffef0
MEM[07fffef0] => 00d 00d 00d 00d
put_reg (r0) = 07fffef4
put_reg (r6) = 00000000
MEM[07fffef4] => 9cd ffd ffd 07d
put_reg (r0) = 07fffef8
put_reg (r7) = 07ffff9c
MEM[07fffef8] => 5cd 2ed 00d 01d
put_reg (r0) = 07fffefc
put_reg (r8) = 01002e5c
MEM[07fffefc] => 0cd 28d 00d 01d
put_reg (r0) = 07ffff00
put_reg (r9) = 0100280c
MEM[07ffff00] => 00d 00d 00d 00d
put_reg (r0) = 07ffff04
put_reg (r10) = 00000000
MEM[07ffff04] => 67d 2cd 00d 01d
put_reg (r0) = 07ffff08
put_reg (r11) = 01002c67
MEM[07ffff08] => 00d 00d 00d 00d
put_reg (r0) = 07ffff0c
put_reg (r12) = 00000000
MEM[07ffff0c] => 8cp 08p 00p 01d
put_reg (r0) = 07ffff10
8 cycles
[36mREGS:  r6 01002816:00000000  r7 00000000:07ffff9c  r8 07ffff60:01002e5c  r9 ffffffff:0100280c  r10 00000020:00000000  r12 01002837:00000000  isp 07fffef0:07ffff10[0m

[43;30m__Printf+594:			[0m
[33m 2967 100088c: 621b        add	#1, r11       [0m
get_reg (r11) = 01002c67
0x1002c67 + 0x1 + 0x0 = 0x1002c68
16788583 + 1 + 0 = 16788584
flags now [32m 0------[0m
put_reg (r11) = 01002c68
1 cycles
[36mREGS:  r11 01002c67:01002c68  psw 0-----Z-:0-------[0m

[33m 2968 100088e: 6101        cmp	#0, r1        [0m
get_reg (r1) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 2969 1000890: 260a        bpz.b	0x0100089a  [0m
cond[6] !S = true
near forward branch bonus
2 cycles

[33m 2971 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002c68
1 cycles
put_reg (r6) = 01002c68
flags now [32m 0----ZC[0m
[36mREGS:  r6 00000000:01002c68[0m

[33m 2972 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 2975 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002c68
MEM[01002c68] => 28d
1 cycles
put_reg (r12) = 00000028
Rt now 12
flags now [32m 0----ZC[0m
[36mREGS:  r12 00000000:00000028[0m

[33m 2977 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000028
0x28 - 0x0 - 0x0 = 0x28
40 - 0 - 0 = 40
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 2979 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002c68:00000001[0m

[33m 2980 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000028
0x28 - 0x25 - 0x0 = 0x3
40 - 37 - 0 = 3
flags now [32m 0-----C[0m
1 cycles

[33m 2981 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000000:00000001[0m

[33m 2982 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 2985 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 2987 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 2988 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff6c] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m
[36mREGS:  r1 00000000:01002dc0[0m

[33m 2989 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002c68
1 cycles
put_reg (r2) = 01002c68
flags now [32m 0-----C[0m
[36mREGS:  r2 07ffff14:01002c68[0m

[33m 2990 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff68] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 2991 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r3 00000000:00000001[0m

[33m 2992 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m__$prout:			[0m
[33m 2995 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffff9c
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 9cd ffd ffd 07d
get_reg (r6) = 01002c68
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 68d 2cd 00d 01d
2 cycles
[36mREGS:  isp 07ffff0c:07ffff04[0m

[33m 2997 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c68:01002dc0[0m

[33m 2998 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffff9c:00000001[0m

[33m 2999 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 07ffff14:00000001[0m

[33m 3000 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002c68
1 cycles
put_reg (r1) = 01002c68
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002c68[0m

[33m 3001 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c68:00000001[0m

[33m 3002 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 3003 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff00
MEM[07ffff00] <= 32d 05d 00d 01d
3 cycles
[36mREGS:  isp 07ffff04:07ffff00[0m

[43;30m_fwrite:			[0m
[33m 3006 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 3007 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 3008 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002c68
1 cycles
put_reg (r14) = 01002c68
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002c68[0m

[33m 3009 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002c68:00000001[0m

[33m 3010 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 3012 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 3013 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 3016 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 3017 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002c68
1 cycles
put_reg (r2) = 01002c68
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002c68[0m

[33m 3018 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 3019 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002c68
get_reg (r3) = 00000001
write(1,0x1002c68,1)
MEM[01002c68] => 28d
(write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 3025 10027a9: 02          rts               [0m
MEM[07ffff00] => 32p 05p 00p 01d
put_reg (r0) = 07ffff04
fast return bonus
3 cycles
[36mREGS:  isp 07ffff00:07ffff04[0m

[43;30m__$prout+18:			[0m
[33m 3028 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 3029 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 3030 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 3031 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff04
MEM[07ffff04] => 68d 2cd 00d 01d
put_reg (r0) = 07ffff08
put_reg (r6) = 01002c68
MEM[07ffff08] => 9cd ffd ffd 07d
put_reg (r0) = 07ffff0c
put_reg (r7) = 07ffff9c
MEM[07ffff0c] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff10
5 cycles
[36mREGS:  r6 01002dc0:01002c68  r7 00000001:07ffff9c  isp 07ffff04:07ffff10[0m

[43;30m__Printf+83:			[0m
[33m 3036 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 3037 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff6c] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 3038 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 3039 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff94] => 11d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x11 + 0x0 = 0x12
1 + 17 + 0 = 18
flags now [32m 0------[0m
put_reg (r10) = 00000012
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000012  psw 0------C:0-------[0m

[33m 3042 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000012
1 cycles
MEM[07ffff94] <= 12d 00d 00d 00d
flags now [32m 0------[0m

[33m 3044 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002c68
get_reg (r11) = 00000001
0x1 + 0x1002c68 + 0x0 = 0x1002c69
1 + 16788584 + 0 = 16788585
flags now [32m 0------[0m
put_reg (r11) = 01002c69
1 cycles
[36mREGS:  r11 00000001:01002c69[0m

[33m 3045 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000028
0x28 - 0x25 - 0x0 = 0x3
40 - 37 - 0 = 3
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 3046 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 3049 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000028
0x28 - 0x0 - 0x0 = 0x28
40 - 0 - 0 = 40
flags now [32m 0-----C[0m
1 cycles

[33m 3051 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 3052 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002c69
1 cycles
put_reg (r6) = 01002c69
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c68:01002c69[0m

[33m 3053 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 3056 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002c69
MEM[01002c69] => 30d
1 cycles
put_reg (r12) = 00000030
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 00000028:00000030[0m

[33m 3058 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000030
0x30 - 0x0 - 0x0 = 0x30
48 - 0 - 0 = 48
flags now [32m 0-----C[0m
1 cycles

[33m 3060 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002c69:00000001[0m

[33m 3061 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000030
0x30 - 0x25 - 0x0 = 0xb
48 - 37 - 0 = 11
flags now [32m 0-----C[0m
1 cycles

[33m 3062 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000012:00000001[0m

[33m 3063 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 3066 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 3068 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 3069 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff6c] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 3070 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002c69
1 cycles
put_reg (r2) = 01002c69
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c68:01002c69[0m

[33m 3071 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff68] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 3072 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 3073 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m__$prout:			[0m
[33m 3076 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffff9c
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 9cd ffd ffd 07d
get_reg (r6) = 01002c69
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 69d 2cd 00d 01d
2 cycles
[36mREGS:  isp 07ffff0c:07ffff04[0m

[33m 3078 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c69:01002dc0[0m

[33m 3079 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffff9c:00000001[0m

[33m 3080 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002c68:00000001[0m

[33m 3081 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002c69
1 cycles
put_reg (r1) = 01002c69
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002c69[0m

[33m 3082 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c69:00000001[0m

[33m 3083 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 3084 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff00
MEM[07ffff00] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff04:07ffff00[0m

[43;30m_fwrite:			[0m
[33m 3087 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 3088 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 3089 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002c69
1 cycles
put_reg (r14) = 01002c69
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002c69[0m

[33m 3090 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002c69:00000001[0m

[33m 3091 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 3093 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 3094 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 3097 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 3098 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002c69
1 cycles
put_reg (r2) = 01002c69
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002c69[0m

[33m 3099 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 3100 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002c69
get_reg (r3) = 00000001
write(1,0x1002c69,1)
MEM[01002c69] => 30d
0write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 3106 10027a9: 02          rts               [0m
MEM[07ffff00] => 32p 05p 00p 01d
put_reg (r0) = 07ffff04
fast return bonus
3 cycles
[36mREGS:  isp 07ffff00:07ffff04[0m

[43;30m__$prout+18:			[0m
[33m 3109 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 3110 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 3111 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 3112 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff04
MEM[07ffff04] => 69d 2cd 00d 01d
put_reg (r0) = 07ffff08
put_reg (r6) = 01002c69
MEM[07ffff08] => 9cd ffd ffd 07d
put_reg (r0) = 07ffff0c
put_reg (r7) = 07ffff9c
MEM[07ffff0c] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff10
5 cycles
[36mREGS:  r6 01002dc0:01002c69  r7 00000001:07ffff9c  isp 07ffff04:07ffff10[0m

[43;30m__Printf+83:			[0m
[33m 3117 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 3118 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff6c] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 3119 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 3120 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff94] => 12d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x12 + 0x0 = 0x13
1 + 18 + 0 = 19
flags now [32m 0------[0m
put_reg (r10) = 00000013
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000013  psw 0------C:0-------[0m

[33m 3123 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000013
1 cycles
MEM[07ffff94] <= 13d 00d 00d 00d
flags now [32m 0------[0m

[33m 3125 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002c69
get_reg (r11) = 00000001
0x1 + 0x1002c69 + 0x0 = 0x1002c6a
1 + 16788585 + 0 = 16788586
flags now [32m 0------[0m
put_reg (r11) = 01002c6a
1 cycles
[36mREGS:  r11 00000001:01002c6a[0m

[33m 3126 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000030
0x30 - 0x25 - 0x0 = 0xb
48 - 37 - 0 = 11
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 3127 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 3130 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000030
0x30 - 0x0 - 0x0 = 0x30
48 - 0 - 0 = 48
flags now [32m 0-----C[0m
1 cycles

[33m 3132 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 3133 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002c6a
1 cycles
put_reg (r6) = 01002c6a
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c69:01002c6a[0m

[33m 3134 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 3137 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002c6a
MEM[01002c6a] => 78d
1 cycles
put_reg (r12) = 00000078
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 00000030:00000078[0m

[33m 3139 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000078
0x78 - 0x0 - 0x0 = 0x78
120 - 0 - 0 = 120
flags now [32m 0-----C[0m
1 cycles

[33m 3141 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002c6a:00000001[0m

[33m 3142 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000078
0x78 - 0x25 - 0x0 = 0x53
120 - 37 - 0 = 83
flags now [32m 0-----C[0m
1 cycles

[33m 3143 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000013:00000001[0m

[33m 3144 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 3147 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 3149 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 3150 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff6c] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 3151 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002c6a
1 cycles
put_reg (r2) = 01002c6a
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c69:01002c6a[0m

[33m 3152 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff68] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 3153 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 3154 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m__$prout:			[0m
[33m 3157 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffff9c
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 9cd ffd ffd 07d
get_reg (r6) = 01002c6a
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 6ad 2cd 00d 01d
2 cycles
[36mREGS:  isp 07ffff0c:07ffff04[0m

[33m 3159 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c6a:01002dc0[0m

[33m 3160 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffff9c:00000001[0m

[33m 3161 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002c69:00000001[0m

[33m 3162 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002c6a
1 cycles
put_reg (r1) = 01002c6a
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002c6a[0m

[33m 3163 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c6a:00000001[0m

[33m 3164 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 3165 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff00
MEM[07ffff00] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff04:07ffff00[0m

[43;30m_fwrite:			[0m
[33m 3168 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 3169 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 3170 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002c6a
1 cycles
put_reg (r14) = 01002c6a
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002c6a[0m

[33m 3171 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002c6a:00000001[0m

[33m 3172 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 3174 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 3175 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 3178 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 3179 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002c6a
1 cycles
put_reg (r2) = 01002c6a
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002c6a[0m

[33m 3180 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 3181 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002c6a
get_reg (r3) = 00000001
write(1,0x1002c6a,1)
MEM[01002c6a] => 78d
xwrite(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 3187 10027a9: 02          rts               [0m
MEM[07ffff00] => 32p 05p 00p 01d
put_reg (r0) = 07ffff04
fast return bonus
3 cycles
[36mREGS:  isp 07ffff00:07ffff04[0m

[43;30m__$prout+18:			[0m
[33m 3190 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 3191 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 3192 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 3193 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff04
MEM[07ffff04] => 6ad 2cd 00d 01d
put_reg (r0) = 07ffff08
put_reg (r6) = 01002c6a
MEM[07ffff08] => 9cd ffd ffd 07d
put_reg (r0) = 07ffff0c
put_reg (r7) = 07ffff9c
MEM[07ffff0c] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff10
5 cycles
[36mREGS:  r6 01002dc0:01002c6a  r7 00000001:07ffff9c  isp 07ffff04:07ffff10[0m

[43;30m__Printf+83:			[0m
[33m 3198 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 3199 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff6c] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 3200 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 3201 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff94] => 13d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x13 + 0x0 = 0x14
1 + 19 + 0 = 20
flags now [32m 0------[0m
put_reg (r10) = 00000014
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000014  psw 0------C:0-------[0m

[33m 3204 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000014
1 cycles
MEM[07ffff94] <= 14d 00d 00d 00d
flags now [32m 0------[0m

[33m 3206 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002c6a
get_reg (r11) = 00000001
0x1 + 0x1002c6a + 0x0 = 0x1002c6b
1 + 16788586 + 0 = 16788587
flags now [32m 0------[0m
put_reg (r11) = 01002c6b
1 cycles
[36mREGS:  r11 00000001:01002c6b[0m

[33m 3207 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000078
0x78 - 0x25 - 0x0 = 0x53
120 - 37 - 0 = 83
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 3208 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 3211 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000078
0x78 - 0x0 - 0x0 = 0x78
120 - 0 - 0 = 120
flags now [32m 0-----C[0m
1 cycles

[33m 3213 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 3214 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002c6b
1 cycles
put_reg (r6) = 01002c6b
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c6a:01002c6b[0m

[33m 3215 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 3218 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002c6b
MEM[01002c6b] => 25d
1 cycles
put_reg (r12) = 00000025
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 00000078:00000025[0m

[33m 3220 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000025
0x25 - 0x0 - 0x0 = 0x25
37 - 0 - 0 = 37
flags now [32m 0-----C[0m
1 cycles

[33m 3222 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002c6b:00000001[0m

[33m 3223 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000025
0x25 - 0x25 - 0x0 = 0x0
37 - 37 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 3224 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r10 00000014:00000001[0m

[33m 3225 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = false
1 cycles

[33m 3226 100067c: 71baff      add	#-1, r11, r10  [0m
get_reg (r11) = 00000001
0xffffffff + 0x1 + 0x0 = 0x100000000
-1 + 1 + 0 = 0
flags now [32m 0----ZC[0m
put_reg (r10) = 00000000
1 cycles
[36mREGS:  r10 00000001:00000000[0m

[33m 3227 100067f: 610a        cmp	#0, r10       [0m
get_reg (r10) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 3228 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = true
3 cycles

[33m 3231 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002c6b
get_reg (r11) = 00000001
0x1 + 0x1002c6b + 0x0 = 0x1002c6c
1 + 16788587 + 0 = 16788588
flags now [32m 0------[0m
put_reg (r11) = 01002c6c
1 cycles
[36mREGS:  r11 00000001:01002c6c  psw 0-----ZC:0-------[0m

[33m 3232 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000025
0x25 - 0x25 - 0x0 = 0x0
37 - 37 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 3233 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = false
1 cycles

[33m 3234 10006a3: 610c        cmp	#0, r12       [0m
get_reg (r12) = 00000025
0x25 - 0x0 - 0x0 = 0x25
37 - 0 - 0 = 37
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 3235 10006a5: 660c        mov.l	#0, r12     [0m
1 cycles
put_reg (r12) = 00000000
flags now [32m 0-----C[0m
[36mREGS:  r12 00000025:00000000[0m

[33m 3236 10006a7: fcdbe1      scne.l	r14        [0m
cond[1] !Z = true
put_reg (r14) = 00000001
1 cycles
[36mREGS:  r14 01002c6a:00000001[0m

[33m 3237 10006aa: 4be6        add	r14, r6       [0m
get_reg (r14) = 00000001
get_reg (r6) = 01002c6b
0x1002c6b + 0x1 + 0x0 = 0x1002c6c
16788587 + 1 + 0 = 16788588
flags now [32m 0------[0m
put_reg (r6) = 01002c6c
1 cycles
[36mREGS:  r6 01002c6b:01002c6c  psw 0------C:0-------[0m

[33m 3238 10006ac: 3e8f00      mov.l	#0, 124[r0]  [0m
1 cycles
MEM[07ffff8c] <= 00d 00d 00d 00d
flags now [32m 0------[0m

[33m 3239 10006af: ec8e        mov.l	[r8], r14   [0m
get_reg (r8) = 01002e5c
MEM[01002e5c] => e0d 28d 00d 01d
1 cycles
put_reg (r14) = 010028e0
Rt now 14
flags now [32m 0------[0m
[36mREGS:  r14 00000001:010028e0[0m

[33m 3240 10006b1: 716501      add	#1, r6, r5    [0m
get_reg (r6) = 01002c6c
0x1 + 0x1002c6c + 0x0 = 0x1002c6d
1 + 16788588 + 0 = 16788589
flags now [32m 0------[0m
put_reg (r5) = 01002c6d
1 cycles
[36mREGS:  r5 00000005:01002c6d[0m

[33m 3241 10006b4: 586f        movu.b	[r6], r15  [0m
get_reg (r6) = 01002c6c
MEM[01002c6c] => 78d
1 cycles
put_reg (r15) = 00000078
Rt now 15
flags now [32m 0------[0m
[36mREGS:  r15 00000017:00000078[0m

[33m 3242 10006b6: fedfee      movu.w	[r15, r14], r14  [0m
register 15 load stall
get_reg (r15) = 00000078
get_reg (r14) = 010028e0
MEM[010029d0] => 10d 00d
put_reg (r14) = 00000010
Rt now 14
1 cycles
[36mREGS:  r14 010028e0:00000010[0m

[33m 3244 10006b9: 7c5e        btst	#5, r14      [0m
register 14 load stall
get_reg (r14) = 00000010
flags now [32m 0----Z-[0m
1 cycles
[36mREGS:  psw 0-------:0-----Z-[0m

[33m 3246 10006bb: 2016        beq.b	0x010006d1  [0m
cond[0] Z = true
3 cycles

[33m 3249 10006d1: fd386e      movu.b	[r6+], r14  [0m
get_reg (r6) = 01002c6c
MEM[01002c6c] => 78d
get_reg (r6) = 01002c6c
put_reg (r6) = 01002c6d
1 cycles
put_reg (r14) = 00000078
Rt now 14
flags now [32m 0----Z-[0m
[36mREGS:  r6 01002c6c:01002c6d  r14 00000010:00000078[0m

[33m 3250 10006d4: 755e24      cmp	#36, r14      [0m
register 14 load stall
get_reg (r14) = 00000078
0x78 - 0x24 - 0x0 = 0x54
120 - 36 - 0 = 84
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----Z-:0------C[0m

[33m 3252 10006d7: 19          bne.s	0x010006e0  [0m
cond[1] !Z = true
3 cycles

[33m 3255 10006e0: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002c6c
1 cycles
put_reg (r6) = 01002c6c
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c6d:01002c6c[0m

[33m 3256 10006e2: 3e8f00      mov.l	#0, 124[r0]  [0m
1 cycles
MEM[07ffff8c] <= 00d 00d 00d 00d
flags now [32m 0-----C[0m

[33m 3257 10006e5: 660b        mov.l	#0, r11     [0m
1 cycles
put_reg (r11) = 00000000
flags now [32m 0-----C[0m
[36mREGS:  r11 01002c6c:00000000[0m

[33m 3258 10006e7: ef6c        mov.l	r6, r12     [0m
get_reg (r6) = 01002c6c
1 cycles
put_reg (r12) = 01002c6c
flags now [32m 0-----C[0m
[36mREGS:  r12 00000000:01002c6c[0m

[33m 3259 10006e9: e70b1e      mov.l	r11, 120[r0]  [0m
get_reg (r11) = 00000000
1 cycles
MEM[07ffff88] <= 00d 00d 00d 00d
flags now [32m 0-----C[0m

[33m 3260 10006ec: e70b1d      mov.l	r11, 116[r0]  [0m
get_reg (r11) = 00000000
1 cycles
MEM[07ffff84] <= 00d 00d 00d 00d
flags now [32m 0-----C[0m

[33m 3261 10006ef: e70b1c      mov.l	r11, 112[r0]  [0m
get_reg (r11) = 00000000
1 cycles
MEM[07ffff80] <= 00d 00d 00d 00d
flags now [32m 0-----C[0m

[33m 3262 10006f2: e70b1b      mov.l	r11, 108[r0]  [0m
get_reg (r11) = 00000000
1 cycles
MEM[07ffff7c] <= 00d 00d 00d 00d
flags now [32m 0-----C[0m

[33m 3263 10006f5: e70b1a      mov.l	r11, 104[r0]  [0m
get_reg (r11) = 00000000
1 cycles
MEM[07ffff78] <= 00d 00d 00d 00d
flags now [32m 0-----C[0m

[33m 3264 10006f8: e70b19      mov.l	r11, 100[r0]  [0m
get_reg (r11) = 00000000
1 cycles
MEM[07ffff74] <= 00d 00d 00d 00d
flags now [32m 0-----C[0m

[33m 3265 10006fb: f9049020    mov.b	#32, 144[r0]  [0m
1 cycles
MEM[07ffffa0] <= 20d
flags now [32m 0-----C[0m

[33m 3266 10006ff: d70b46      mov.w	r11, 140[r0]  [0m
get_reg (r11) = 00000000
1 cycles
MEM[07ffff9c] <= 00d 00d
flags now [32m 0-----C[0m

[33m 3267 1000702: 58c2        movu.b	[r12], r2  [0m
get_reg (r12) = 01002c6c
MEM[01002c6c] => 78d
1 cycles
put_reg (r2) = 00000078
Rt now 2
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c6a:00000078[0m

[33m 3268 1000704: ef91        mov.l	r9, r1      [0m
get_reg (r9) = 0100280c
1 cycles
put_reg (r1) = 0100280c
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:0100280c[0m

[33m 3269 1000706: 052b0b00    bsr.a	0x01001231  [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 0au 07u 00u 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m_strchr:			[0m
[33m 3272 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 0100280c
MEM[0100280c] => 20d
1 cycles
put_reg (r14) = 00000020
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 00000078:00000020[0m

[33m 3273 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 0100280c
0x1 + 0x100280c + 0x0 = 0x100280d
1 + 16787468 + 0 = 16787469
flags now [32m 0------[0m
put_reg (r15) = 0100280d
1 cycles
[36mREGS:  r15 00000078:0100280d  psw 0------C:0-------[0m

[33m 3274 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000078
1 cycles
put_reg (r5) = 00000078
flags now [32m 0------[0m
[36mREGS:  r5 01002c6d:00000078[0m

[33m 3275 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000078
get_reg (r14) = 00000020
0x20 - 0x78 - 0x0 = 0xffffffffffffffa8
32 - 120 - 0 = -88
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3276 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 3277 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 00000020
0x20 - 0x0 - 0x0 = 0x20
32 - 0 - 0 = 32
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 3278 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 0100280d
1 cycles
put_reg (r1) = 0100280d
flags now [32m 0-----C[0m
[36mREGS:  r1 0100280c:0100280d[0m

[33m 3279 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 3282 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 0100280d
MEM[0100280d] => 2bd
1 cycles
put_reg (r14) = 0000002b
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 00000020:0000002b[0m

[33m 3283 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 0100280d
0x1 + 0x100280d + 0x0 = 0x100280e
1 + 16787469 + 0 = 16787470
flags now [32m 0------[0m
put_reg (r15) = 0100280e
1 cycles
[36mREGS:  r15 0100280d:0100280e  psw 0------C:0-------[0m

[33m 3284 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000078
1 cycles
put_reg (r5) = 00000078
flags now [32m 0------[0m

[33m 3285 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000078
get_reg (r14) = 0000002b
0x2b - 0x78 - 0x0 = 0xffffffffffffffb3
43 - 120 - 0 = -77
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3286 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 3287 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 0000002b
0x2b - 0x0 - 0x0 = 0x2b
43 - 0 - 0 = 43
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 3288 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 0100280e
1 cycles
put_reg (r1) = 0100280e
flags now [32m 0-----C[0m
[36mREGS:  r1 0100280d:0100280e[0m

[33m 3289 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 3292 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 0100280e
MEM[0100280e] => 2dd
1 cycles
put_reg (r14) = 0000002d
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 0000002b:0000002d[0m

[33m 3293 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 0100280e
0x1 + 0x100280e + 0x0 = 0x100280f
1 + 16787470 + 0 = 16787471
flags now [32m 0------[0m
put_reg (r15) = 0100280f
1 cycles
[36mREGS:  r15 0100280e:0100280f  psw 0------C:0-------[0m

[33m 3294 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000078
1 cycles
put_reg (r5) = 00000078
flags now [32m 0------[0m

[33m 3295 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000078
get_reg (r14) = 0000002d
0x2d - 0x78 - 0x0 = 0xffffffffffffffb5
45 - 120 - 0 = -75
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3296 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 3297 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 0000002d
0x2d - 0x0 - 0x0 = 0x2d
45 - 0 - 0 = 45
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 3298 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 0100280f
1 cycles
put_reg (r1) = 0100280f
flags now [32m 0-----C[0m
[36mREGS:  r1 0100280e:0100280f[0m

[33m 3299 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 3302 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 0100280f
MEM[0100280f] => 23d
1 cycles
put_reg (r14) = 00000023
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 0000002d:00000023[0m

[33m 3303 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 0100280f
0x1 + 0x100280f + 0x0 = 0x1002810
1 + 16787471 + 0 = 16787472
flags now [32m 0------[0m
put_reg (r15) = 01002810
1 cycles
[36mREGS:  r15 0100280f:01002810  psw 0------C:0-------[0m

[33m 3304 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000078
1 cycles
put_reg (r5) = 00000078
flags now [32m 0------[0m

[33m 3305 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000078
get_reg (r14) = 00000023
0x23 - 0x78 - 0x0 = 0xffffffffffffffab
35 - 120 - 0 = -85
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3306 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 3307 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 00000023
0x23 - 0x0 - 0x0 = 0x23
35 - 0 - 0 = 35
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 3308 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002810
1 cycles
put_reg (r1) = 01002810
flags now [32m 0-----C[0m
[36mREGS:  r1 0100280f:01002810[0m

[33m 3309 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 3312 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002810
MEM[01002810] => 30d
1 cycles
put_reg (r14) = 00000030
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 00000023:00000030[0m

[33m 3313 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002810
0x1 + 0x1002810 + 0x0 = 0x1002811
1 + 16787472 + 0 = 16787473
flags now [32m 0------[0m
put_reg (r15) = 01002811
1 cycles
[36mREGS:  r15 01002810:01002811  psw 0------C:0-------[0m

[33m 3314 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000078
1 cycles
put_reg (r5) = 00000078
flags now [32m 0------[0m

[33m 3315 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000078
get_reg (r14) = 00000030
0x30 - 0x78 - 0x0 = 0xffffffffffffffb8
48 - 120 - 0 = -72
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3316 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 3317 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 00000030
0x30 - 0x0 - 0x0 = 0x30
48 - 0 - 0 = 48
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 3318 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002811
1 cycles
put_reg (r1) = 01002811
flags now [32m 0-----C[0m
[36mREGS:  r1 01002810:01002811[0m

[33m 3319 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 3322 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002811
MEM[01002811] => 2cd
1 cycles
put_reg (r14) = 0000002c
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 00000030:0000002c[0m

[33m 3323 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002811
0x1 + 0x1002811 + 0x0 = 0x1002812
1 + 16787473 + 0 = 16787474
flags now [32m 0------[0m
put_reg (r15) = 01002812
1 cycles
[36mREGS:  r15 01002811:01002812  psw 0------C:0-------[0m

[33m 3324 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000078
1 cycles
put_reg (r5) = 00000078
flags now [32m 0------[0m

[33m 3325 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000078
get_reg (r14) = 0000002c
0x2c - 0x78 - 0x0 = 0xffffffffffffffb4
44 - 120 - 0 = -76
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3326 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 3327 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 0000002c
0x2c - 0x0 - 0x0 = 0x2c
44 - 0 - 0 = 44
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 3328 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002812
1 cycles
put_reg (r1) = 01002812
flags now [32m 0-----C[0m
[36mREGS:  r1 01002811:01002812[0m

[33m 3329 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 3332 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002812
MEM[01002812] => 3bd
1 cycles
put_reg (r14) = 0000003b
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 0000002c:0000003b[0m

[33m 3333 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002812
0x1 + 0x1002812 + 0x0 = 0x1002813
1 + 16787474 + 0 = 16787475
flags now [32m 0------[0m
put_reg (r15) = 01002813
1 cycles
[36mREGS:  r15 01002812:01002813  psw 0------C:0-------[0m

[33m 3334 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000078
1 cycles
put_reg (r5) = 00000078
flags now [32m 0------[0m

[33m 3335 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000078
get_reg (r14) = 0000003b
0x3b - 0x78 - 0x0 = 0xffffffffffffffc3
59 - 120 - 0 = -61
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3336 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 3337 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 0000003b
0x3b - 0x0 - 0x0 = 0x3b
59 - 0 - 0 = 59
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 3338 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002813
1 cycles
put_reg (r1) = 01002813
flags now [32m 0-----C[0m
[36mREGS:  r1 01002812:01002813[0m

[33m 3339 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 3342 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002813
MEM[01002813] => 3ad
1 cycles
put_reg (r14) = 0000003a
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 0000003b:0000003a[0m

[33m 3343 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002813
0x1 + 0x1002813 + 0x0 = 0x1002814
1 + 16787475 + 0 = 16787476
flags now [32m 0------[0m
put_reg (r15) = 01002814
1 cycles
[36mREGS:  r15 01002813:01002814  psw 0------C:0-------[0m

[33m 3344 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000078
1 cycles
put_reg (r5) = 00000078
flags now [32m 0------[0m

[33m 3345 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000078
get_reg (r14) = 0000003a
0x3a - 0x78 - 0x0 = 0xffffffffffffffc2
58 - 120 - 0 = -62
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3346 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 3347 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 0000003a
0x3a - 0x0 - 0x0 = 0x3a
58 - 0 - 0 = 58
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 3348 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002814
1 cycles
put_reg (r1) = 01002814
flags now [32m 0-----C[0m
[36mREGS:  r1 01002813:01002814[0m

[33m 3349 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 3352 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002814
MEM[01002814] => 5fd
1 cycles
put_reg (r14) = 0000005f
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 0000003a:0000005f[0m

[33m 3353 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002814
0x1 + 0x1002814 + 0x0 = 0x1002815
1 + 16787476 + 0 = 16787477
flags now [32m 0------[0m
put_reg (r15) = 01002815
1 cycles
[36mREGS:  r15 01002814:01002815  psw 0------C:0-------[0m

[33m 3354 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000078
1 cycles
put_reg (r5) = 00000078
flags now [32m 0------[0m

[33m 3355 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000078
get_reg (r14) = 0000005f
0x5f - 0x78 - 0x0 = 0xffffffffffffffe7
95 - 120 - 0 = -25
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3356 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 3357 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 0000005f
0x5f - 0x0 - 0x0 = 0x5f
95 - 0 - 0 = 95
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 3358 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002815
1 cycles
put_reg (r1) = 01002815
flags now [32m 0-----C[0m
[36mREGS:  r1 01002814:01002815[0m

[33m 3359 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 3362 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002815
MEM[01002815] => 00d
1 cycles
put_reg (r14) = 00000000
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 0000005f:00000000[0m

[33m 3363 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002815
0x1 + 0x1002815 + 0x0 = 0x1002816
1 + 16787477 + 0 = 16787478
flags now [32m 0------[0m
put_reg (r15) = 01002816
1 cycles
[36mREGS:  r15 01002815:01002816  psw 0------C:0-------[0m

[33m 3364 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000078
1 cycles
put_reg (r5) = 00000078
flags now [32m 0------[0m

[33m 3365 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000078
get_reg (r14) = 00000000
0x0 - 0x78 - 0x0 = 0xffffffffffffff88
0 - 120 - 0 = -120
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3366 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 3367 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0----S--:0-----ZC[0m

[33m 3368 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002816
1 cycles
put_reg (r1) = 01002816
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002815:01002816[0m

[33m 3369 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = false
1 cycles

[33m 3370 1001241: 6601        mov.l	#0, r1      [0m
1 cycles
put_reg (r1) = 00000000
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002816:00000000[0m

[33m 3371 1001243: 02          rts               [0m
MEM[07ffff0c] => 0ap 07p 00p 01d
put_reg (r0) = 07ffff10
fast return bonus
3 cycles
[36mREGS:  isp 07ffff0c:07ffff10[0m

[43;30m__Printf+208:			[0m
[33m 3374 100070a: 6101        cmp	#0, r1        [0m
get_reg (r1) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 3375 100070c: 201f        beq.b	0x0100072b  [0m
cond[0] Z = true
3 cycles

[33m 3378 100072b: 58ce        movu.b	[r12], r14  [0m
get_reg (r12) = 01002c6c
MEM[01002c6c] => 78d
1 cycles
put_reg (r14) = 00000078
Rt now 14
flags now [32m 0----ZC[0m
[36mREGS:  r14 00000000:00000078[0m

[33m 3379 100072d: 755e2a      cmp	#42, r14      [0m
register 14 load stall
get_reg (r14) = 00000078
0x78 - 0x2a - 0x0 = 0x4e
120 - 42 - 0 = 78
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 3381 1000730: 2120        bne.b	0x01000750  [0m
cond[1] !Z = true
3 cycles

[33m 3384 1000750: 660e        mov.l	#0, r14     [0m
1 cycles
put_reg (r14) = 00000000
flags now [32m 0-----C[0m
[36mREGS:  r14 00000078:00000000[0m

[33m 3385 1000752: efec        mov.l	r14, r12    [0m
get_reg (r14) = 00000000
1 cycles
put_reg (r12) = 00000000
flags now [32m 0-----C[0m
[36mREGS:  r12 01002c6c:00000000[0m

[33m 3386 1000754: f9062200    mov.l	#0, 136[r0]  [0m
1 cycles
MEM[07ffff98] <= 00d 00d 00d 00d
flags now [32m 0-----C[0m

[33m 3387 1000758: ec8f        mov.l	[r8], r15   [0m
get_reg (r8) = 01002e5c
MEM[01002e5c] => e0d 28d 00d 01d
1 cycles
put_reg (r15) = 010028e0
Rt now 15
flags now [32m 0-----C[0m
[36mREGS:  r15 01002816:010028e0[0m

[33m 3388 100075a: ff25eb      add	r14, r11, r5  [0m
get_reg (r14) = 00000000
get_reg (r11) = 00000000
0x0 + 0x0 + 0x0 = 0x0
0 + 0 + 0 = 0
flags now [32m 0----Z-[0m
put_reg (r5) = 00000000
1 cycles
[36mREGS:  r5 00000078:00000000  psw 0------C:0-----Z-[0m

[33m 3389 100075d: fec654      movu.b	[r6, r5], r4  [0m
get_reg (r6) = 01002c6c
get_reg (r5) = 00000000
MEM[01002c6c] => 78d
put_reg (r4) = 00000078
Rt now 4
1 cycles
[36mREGS:  r4 01002dc0:00000078[0m

[33m 3390 1000760: 4b65        add	r6, r5        [0m
get_reg (r6) = 01002c6c
get_reg (r5) = 00000000
0x0 + 0x1002c6c + 0x0 = 0x1002c6c
0 + 16788588 + 0 = 16788588
flags now [32m 0------[0m
put_reg (r5) = 01002c6c
1 cycles
[36mREGS:  r5 00000000:01002c6c  psw 0-----Z-:0-------[0m

[33m 3391 1000762: fed4ff      movu.w	[r4, r15], r15  [0m
get_reg (r4) = 00000078
get_reg (r15) = 010028e0
MEM[010029d0] => 10d 00d
put_reg (r15) = 00000010
Rt now 15
1 cycles
[36mREGS:  r15 010028e0:00000010[0m

[33m 3392 1000765: 7c5f        btst	#5, r15      [0m
register 15 load stall
get_reg (r15) = 00000010
flags now [32m 0----Z-[0m
1 cycles
[36mREGS:  psw 0-------:0-----Z-[0m

[33m 3394 1000767: 2018        beq.b	0x0100077f  [0m
cond[0] Z = true
3 cycles

[33m 3397 100077f: ef5b        mov.l	r5, r11     [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r5) = 01002c6c
1 cycles
put_reg (r11) = 01002c6c
flags now [32m 0----Z-[0m
[36mREGS:  r11 00000000:01002c6c[0m

[33m 3399 1000781: 58be        movu.b	[r11], r14  [0m
get_reg (r11) = 01002c6c
MEM[01002c6c] => 78d
1 cycles
put_reg (r14) = 00000078
Rt now 14
flags now [32m 0----Z-[0m
[36mREGS:  r14 00000000:00000078[0m

[33m 3400 1000783: 755e2e      cmp	#46, r14      [0m
register 14 load stall
get_reg (r14) = 00000078
0x78 - 0x2e - 0x0 = 0x4a
120 - 46 - 0 = 74
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----Z-:0------C[0m

[33m 3402 1000786: 2142        bne.b	0x010007c8  [0m
cond[1] !Z = true
3 cycles

[33m 3405 10007c8: f90620ff    mov.l	#-1, 128[r0]  [0m
1 cycles
MEM[07ffff90] <= ffd ffd ffd ffd
flags now [32m 0-----C[0m

[33m 3406 10007cc: 58b2        movu.b	[r11], r2  [0m
get_reg (r11) = 01002c6c
MEM[01002c6c] => 78d
1 cycles
put_reg (r2) = 00000078
Rt now 2
flags now [32m 0-----C[0m

[33m 3407 10007ce: fb62302d0001  mov.l	#0x1002d30, r6  [0m
1 cycles
put_reg (r6) = 01002d30
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c6c:01002d30[0m

[33m 3408 10007d4: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002d30
1 cycles
put_reg (r1) = 01002d30
flags now [32m 0-----C[0m
[36mREGS:  r1 00000000:01002d30[0m

[33m 3409 10007d6: 055b0a00    bsr.a	0x01001231  [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= dau 07u 00u 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m_strchr:			[0m
[33m 3412 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002d30
MEM[01002d30] => 68d
1 cycles
put_reg (r14) = 00000068
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 00000078:00000068[0m

[33m 3413 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002d30
0x1 + 0x1002d30 + 0x0 = 0x1002d31
1 + 16788784 + 0 = 16788785
flags now [32m 0------[0m
put_reg (r15) = 01002d31
1 cycles
[36mREGS:  r15 00000010:01002d31  psw 0------C:0-------[0m

[33m 3414 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000078
1 cycles
put_reg (r5) = 00000078
flags now [32m 0------[0m
[36mREGS:  r5 01002c6c:00000078[0m

[33m 3415 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000078
get_reg (r14) = 00000068
0x68 - 0x78 - 0x0 = 0xfffffffffffffff0
104 - 120 - 0 = -16
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3416 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 3417 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 00000068
0x68 - 0x0 - 0x0 = 0x68
104 - 0 - 0 = 104
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 3418 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002d31
1 cycles
put_reg (r1) = 01002d31
flags now [32m 0-----C[0m
[36mREGS:  r1 01002d30:01002d31[0m

[33m 3419 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 3422 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002d31
MEM[01002d31] => 6ad
1 cycles
put_reg (r14) = 0000006a
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 00000068:0000006a[0m

[33m 3423 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002d31
0x1 + 0x1002d31 + 0x0 = 0x1002d32
1 + 16788785 + 0 = 16788786
flags now [32m 0------[0m
put_reg (r15) = 01002d32
1 cycles
[36mREGS:  r15 01002d31:01002d32  psw 0------C:0-------[0m

[33m 3424 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000078
1 cycles
put_reg (r5) = 00000078
flags now [32m 0------[0m

[33m 3425 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000078
get_reg (r14) = 0000006a
0x6a - 0x78 - 0x0 = 0xfffffffffffffff2
106 - 120 - 0 = -14
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3426 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 3427 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 0000006a
0x6a - 0x0 - 0x0 = 0x6a
106 - 0 - 0 = 106
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 3428 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002d32
1 cycles
put_reg (r1) = 01002d32
flags now [32m 0-----C[0m
[36mREGS:  r1 01002d31:01002d32[0m

[33m 3429 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 3432 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002d32
MEM[01002d32] => 6cd
1 cycles
put_reg (r14) = 0000006c
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 0000006a:0000006c[0m

[33m 3433 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002d32
0x1 + 0x1002d32 + 0x0 = 0x1002d33
1 + 16788786 + 0 = 16788787
flags now [32m 0------[0m
put_reg (r15) = 01002d33
1 cycles
[36mREGS:  r15 01002d32:01002d33  psw 0------C:0-------[0m

[33m 3434 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000078
1 cycles
put_reg (r5) = 00000078
flags now [32m 0------[0m

[33m 3435 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000078
get_reg (r14) = 0000006c
0x6c - 0x78 - 0x0 = 0xfffffffffffffff4
108 - 120 - 0 = -12
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3436 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 3437 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 0000006c
0x6c - 0x0 - 0x0 = 0x6c
108 - 0 - 0 = 108
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 3438 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002d33
1 cycles
put_reg (r1) = 01002d33
flags now [32m 0-----C[0m
[36mREGS:  r1 01002d32:01002d33[0m

[33m 3439 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 3442 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002d33
MEM[01002d33] => 74d
1 cycles
put_reg (r14) = 00000074
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 0000006c:00000074[0m

[33m 3443 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002d33
0x1 + 0x1002d33 + 0x0 = 0x1002d34
1 + 16788787 + 0 = 16788788
flags now [32m 0------[0m
put_reg (r15) = 01002d34
1 cycles
[36mREGS:  r15 01002d33:01002d34  psw 0------C:0-------[0m

[33m 3444 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000078
1 cycles
put_reg (r5) = 00000078
flags now [32m 0------[0m

[33m 3445 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000078
get_reg (r14) = 00000074
0x74 - 0x78 - 0x0 = 0xfffffffffffffffc
116 - 120 - 0 = -4
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3446 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 3447 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 00000074
0x74 - 0x0 - 0x0 = 0x74
116 - 0 - 0 = 116
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 3448 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002d34
1 cycles
put_reg (r1) = 01002d34
flags now [32m 0-----C[0m
[36mREGS:  r1 01002d33:01002d34[0m

[33m 3449 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 3452 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002d34
MEM[01002d34] => 7ad
1 cycles
put_reg (r14) = 0000007a
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 00000074:0000007a[0m

[33m 3453 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002d34
0x1 + 0x1002d34 + 0x0 = 0x1002d35
1 + 16788788 + 0 = 16788789
flags now [32m 0------[0m
put_reg (r15) = 01002d35
1 cycles
[36mREGS:  r15 01002d34:01002d35  psw 0------C:0-------[0m

[33m 3454 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000078
1 cycles
put_reg (r5) = 00000078
flags now [32m 0------[0m

[33m 3455 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000078
get_reg (r14) = 0000007a
0x7a - 0x78 - 0x0 = 0x2
122 - 120 - 0 = 2
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 3456 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 3457 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 0000007a
0x7a - 0x0 - 0x0 = 0x7a
122 - 0 - 0 = 122
flags now [32m 0-----C[0m
1 cycles

[33m 3458 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002d35
1 cycles
put_reg (r1) = 01002d35
flags now [32m 0-----C[0m
[36mREGS:  r1 01002d34:01002d35[0m

[33m 3459 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 3462 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002d35
MEM[01002d35] => 4cd
1 cycles
put_reg (r14) = 0000004c
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 0000007a:0000004c[0m

[33m 3463 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002d35
0x1 + 0x1002d35 + 0x0 = 0x1002d36
1 + 16788789 + 0 = 16788790
flags now [32m 0------[0m
put_reg (r15) = 01002d36
1 cycles
[36mREGS:  r15 01002d35:01002d36  psw 0------C:0-------[0m

[33m 3464 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000078
1 cycles
put_reg (r5) = 00000078
flags now [32m 0------[0m

[33m 3465 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000078
get_reg (r14) = 0000004c
0x4c - 0x78 - 0x0 = 0xffffffffffffffd4
76 - 120 - 0 = -44
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3466 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 3467 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 0000004c
0x4c - 0x0 - 0x0 = 0x4c
76 - 0 - 0 = 76
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 3468 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002d36
1 cycles
put_reg (r1) = 01002d36
flags now [32m 0-----C[0m
[36mREGS:  r1 01002d35:01002d36[0m

[33m 3469 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 3472 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002d36
MEM[01002d36] => 00d
1 cycles
put_reg (r14) = 00000000
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 0000004c:00000000[0m

[33m 3473 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002d36
0x1 + 0x1002d36 + 0x0 = 0x1002d37
1 + 16788790 + 0 = 16788791
flags now [32m 0------[0m
put_reg (r15) = 01002d37
1 cycles
[36mREGS:  r15 01002d36:01002d37  psw 0------C:0-------[0m

[33m 3474 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000078
1 cycles
put_reg (r5) = 00000078
flags now [32m 0------[0m

[33m 3475 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000078
get_reg (r14) = 00000000
0x0 - 0x78 - 0x0 = 0xffffffffffffff88
0 - 120 - 0 = -120
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 3476 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 3477 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0----S--:0-----ZC[0m

[33m 3478 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002d37
1 cycles
put_reg (r1) = 01002d37
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002d36:01002d37[0m

[33m 3479 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = false
1 cycles

[33m 3480 1001241: 6601        mov.l	#0, r1      [0m
1 cycles
put_reg (r1) = 00000000
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002d37:00000000[0m

[33m 3481 1001243: 02          rts               [0m
MEM[07ffff0c] => dap 07p 00p 01d
put_reg (r0) = 07ffff10
fast return bonus
3 cycles
[36mREGS:  isp 07ffff0c:07ffff10[0m

[43;30m__Printf+416:			[0m
[33m 3484 10007da: 6101        cmp	#0, r1        [0m
get_reg (r1) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 3485 10007dc: 660e        mov.l	#0, r14     [0m
1 cycles
put_reg (r14) = 00000000
flags now [32m 0----ZC[0m

[33m 3486 10007de: 14          beq.s	0x010007e2  [0m
cond[0] Z = true
3 cycles

[33m 3489 10007e2: 610e        cmp	#0, r14       [0m
get_reg (r14) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 3490 10007e4: c70e8e      mov.b	r14, 142[r0]  [0m
get_reg (r14) = 00000000
1 cycles
MEM[07ffff9e] <= 00d
flags now [32m 0----ZC[0m

[33m 3491 10007e7: 210f        bne.b	0x010007f6  [0m
cond[1] !Z = false
1 cycles

[33m 3492 10007e9: 58bf        movu.b	[r11], r15  [0m
get_reg (r11) = 01002c6c
MEM[01002c6c] => 78d
1 cycles
put_reg (r15) = 00000078
Rt now 15
flags now [32m 0----ZC[0m
[36mREGS:  r15 01002d37:00000078[0m

[33m 3493 10007eb: 755f76      cmp	#118, r15     [0m
register 15 load stall
get_reg (r15) = 00000078
0x78 - 0x76 - 0x0 = 0x2
120 - 118 - 0 = 2
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 3495 10007ee: 18          bne.s	0x010007f6  [0m
cond[1] !Z = true
3 cycles

[33m 3498 10007f6: 755e68      cmp	#104, r14     [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r14) = 00000000
0x0 - 0x68 - 0x0 = 0xffffffffffffff98
0 - 104 - 0 = -104
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0------C:0----S--[0m

[33m 3500 10007f9: 18          bne.s	0x01000801  [0m
cond[1] !Z = true
3 cycles

[33m 3503 1000801: 755e76      cmp	#118, r14     [0m
get_reg (r14) = 00000000
0x0 - 0x76 - 0x0 = 0xffffffffffffff8a
0 - 118 - 0 = -118
flags now [32m 0---S--[0m
1 cycles

[33m 3504 1000804: 18          bne.s	0x0100080c  [0m
cond[1] !Z = true
3 cycles

[33m 3507 100080c: 755e6c      cmp	#108, r14     [0m
get_reg (r14) = 00000000
0x0 - 0x6c - 0x0 = 0xffffffffffffff94
0 - 108 - 0 = -108
flags now [32m 0---S--[0m
1 cycles

[33m 3508 100080f: 18          bne.s	0x01000817  [0m
cond[1] !Z = true
3 cycles

[33m 3511 1000817: 755e76      cmp	#118, r14     [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r14) = 00000000
0x0 - 0x76 - 0x0 = 0xffffffffffffff8a
0 - 118 - 0 = -118
flags now [32m 0---S--[0m
1 cycles

[33m 3513 100081a: 18          bne.s	0x01000822  [0m
cond[1] !Z = true
3 cycles

[33m 3516 1000822: 755e68      cmp	#104, r14     [0m
get_reg (r14) = 00000000
0x0 - 0x68 - 0x0 = 0xffffffffffffff98
0 - 104 - 0 = -104
flags now [32m 0---S--[0m
1 cycles

[33m 3517 1000825: 210e        bne.b	0x01000833  [0m
cond[1] !Z = true
near forward branch bonus
2 cycles

[33m 3519 1000833: 755e6c      cmp	#108, r14     [0m
get_reg (r14) = 00000000
0x0 - 0x6c - 0x0 = 0xffffffffffffff94
0 - 108 - 0 = -108
flags now [32m 0---S--[0m
1 cycles

[33m 3520 1000836: 2119        bne.b	0x0100084f  [0m
cond[1] !Z = true
3 cycles

[33m 3523 100084f: af8e        mov.l	124[r0], r6  [0m
1 cycle branch alignment penalty
1 cycles
MEM[07ffff8c] => 00d 00d 00d 00d
1 cycles
put_reg (r6) = 00000000
Rt now 6
flags now [32m 0---S--[0m
[36mREGS:  r6 01002d30:00000000[0m

[33m 3525 1000851: 6106        cmp	#0, r6        [0m
register 6 load stall
get_reg (r6) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0----S--:0-----ZC[0m

[33m 3527 1000853: 2b1c        ble.b	0x0100086f  [0m
cond[11] (S^O)|Z = true
3 cycles

[33m 3530 100086f: 58b3        movu.b	[r11], r3  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r11) = 01002c6c
MEM[01002c6c] => 78d
1 cycles
put_reg (r3) = 00000078
Rt now 3
flags now [32m 0----ZC[0m
[36mREGS:  r3 00000001:00000078[0m

[33m 3532 1000871: 710404      add	#4, r0, r4    [0m
0x4 + 0x7ffff10 + 0x0 = 0x7ffff14
4 + 134217488 + 0 = 134217492
flags now [32m 0------[0m
put_reg (r4) = 07ffff14
1 cycles
[36mREGS:  r4 00000078:07ffff14  psw 0-----ZC:0-------[0m

[33m 3533 1000874: 71024c      add	#76, r0, r2   [0m
0x4c + 0x7ffff10 + 0x0 = 0x7ffff5c
76 + 134217488 + 0 = 134217564
flags now [32m 0------[0m
put_reg (r2) = 07ffff5c
1 cycles
[36mREGS:  r2 00000078:07ffff5c[0m

[33m 3534 1000877: 710150      add	#80, r0, r1   [0m
0x50 + 0x7ffff10 + 0x0 = 0x7ffff60
80 + 134217488 + 0 = 134217568
flags now [32m 0------[0m
put_reg (r1) = 07ffff60
1 cycles
[36mREGS:  r1 00000000:07ffff60[0m

[33m 3535 100087a: 05330200    bsr.a	0x01000aad  [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 7eu 08u 00u 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m__Putfld:			[0m
[33m 3538 1000aad: 6e69        pushm	r6-r9       [0m
get_reg (r9) = 0100280c
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 0cd 28d 00d 01d
get_reg (r8) = 01002e5c
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 5cd 2ed 00d 01d
get_reg (r7) = 07ffff9c
put_reg (r0) = 07ffff00
MEM[07ffff00] <= 9cu ffu ffu 07d
get_reg (r6) = 00000000
put_reg (r0) = 07fffefc
MEM[07fffefc] <= 00d 00d 00d 00d
4 cycles
[36mREGS:  isp 07ffff0c:07fffefc[0m

[33m 3542 1000aaf: 6040        sub	#4, r0        [0m
0x7fffefc - 0x4 - 0x0 = 0x7fffef8
134217468 - 4 - 0 = 134217464
flags now [32m 0-----C[0m
put_reg (r0) = 07fffef8
1 cycles
[36mREGS:  isp 07fffefc:07fffef8  psw 0-------:0------C[0m

[33m 3543 1000ab1: 755325      cmp	#37, r3       [0m
get_reg (r3) = 00000078
0x78 - 0x25 - 0x0 = 0x53
120 - 37 - 0 = 83
flags now [32m 0-----C[0m
1 cycles

[33m 3544 1000ab4: ef3e        mov.l	r3, r14     [0m
get_reg (r3) = 00000078
1 cycles
put_reg (r14) = 00000078
flags now [32m 0-----C[0m
[36mREGS:  r14 00000000:00000078[0m

[33m 3545 1000ab6: ef15        mov.l	r1, r5      [0m
get_reg (r1) = 07ffff60
1 cycles
put_reg (r5) = 07ffff60
flags now [32m 0-----C[0m
[36mREGS:  r5 00000078:07ffff60[0m

[33m 3546 1000ab8: 754f25      mov.l	#37, r15    [0m
1 cycles
put_reg (r15) = 00000025
flags now [32m 0-----C[0m
[36mREGS:  r15 00000078:00000025[0m

[33m 3547 1000abb: 3a7604      beq.w	0x01000f31  [0m
cond[0] Z = false
1 cycles

[33m 3548 1000abe: 755341      cmp	#65, r3       [0m
get_reg (r3) = 00000078
0x78 - 0x41 - 0x0 = 0x37
120 - 65 - 0 = 55
flags now [32m 0-----C[0m
1 cycles

[33m 3549 1000ac1: 75412d      mov.l	#45, r1     [0m
1 cycles
put_reg (r1) = 0000002d
flags now [32m 0-----C[0m
[36mREGS:  r1 07ffff60:0000002d[0m

[33m 3550 1000ac4: 754620      mov.l	#32, r6     [0m
1 cycles
put_reg (r6) = 00000020
flags now [32m 0-----C[0m
[36mREGS:  r6 00000000:00000020[0m

[33m 3551 1000ac7: 75472b      mov.l	#43, r7     [0m
1 cycles
put_reg (r7) = 0000002b
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffff9c:0000002b[0m

[33m 3552 1000aca: 3a0702      beq.w	0x01000cd1  [0m
cond[0] Z = false
1 cycles

[33m 3553 1000acd: 7138bb      add	#-69, r3, r8  [0m
get_reg (r3) = 00000078
0xffffffbb + 0x78 + 0x0 = 0x100000033
-69 + 120 + 0 = 51
flags now [32m 0-----C[0m
put_reg (r8) = 00000033
1 cycles
[36mREGS:  r8 01002e5c:00000033[0m

[33m 3554 1000ad0: 6138        cmp	#3, r8        [0m
get_reg (r8) = 00000033
0x33 - 0x3 - 0x0 = 0x30
51 - 3 - 0 = 48
flags now [32m 0-----C[0m
1 cycles

[33m 3555 1000ad2: 2205        bc.b	0x01000ad7   [0m
cond[2] C = true
near forward branch bonus
2 cycles

[33m 3557 1000ad7: 755353      cmp	#83, r3       [0m
get_reg (r3) = 00000078
0x78 - 0x53 - 0x0 = 0x25
120 - 83 - 0 = 37
flags now [32m 0-----C[0m
1 cycles

[33m 3558 1000ada: fb86ff      mov.l	#-1, r8     [0m
1 cycles
put_reg (r8) = ffffffff
flags now [32m 0-----C[0m
[36mREGS:  r8 00000033:ffffffff[0m

[33m 3559 1000add: 3ac903      beq.w	0x01000ea6  [0m
cond[0] Z = false
1 cycles

[33m 3560 1000ae0: 755358      cmp	#88, r3       [0m
get_reg (r3) = 00000078
0x78 - 0x58 - 0x0 = 0x20
120 - 88 - 0 = 32
flags now [32m 0-----C[0m
1 cycles

[33m 3561 1000ae3: 3a5501      beq.w	0x01000c38  [0m
cond[0] Z = false
1 cycles

[33m 3562 1000ae6: 755361      cmp	#97, r3       [0m
get_reg (r3) = 00000078
0x78 - 0x61 - 0x0 = 0x17
120 - 97 - 0 = 23
flags now [32m 0-----C[0m
1 cycles

[33m 3563 1000ae9: 3ae801      beq.w	0x01000cd1  [0m
cond[0] Z = false
1 cycles

[33m 3564 1000aec: 755363      cmp	#99, r3       [0m
get_reg (r3) = 00000078
0x78 - 0x63 - 0x0 = 0x15
120 - 99 - 0 = 21
flags now [32m 0-----C[0m
1 cycles

[33m 3565 1000aef: 205e        beq.b	0x01000b4d  [0m
cond[0] Z = false
1 cycles

[33m 3566 1000af1: 755364      cmp	#100, r3      [0m
get_reg (r3) = 00000078
0x78 - 0x64 - 0x0 = 0x14
120 - 100 - 0 = 20
flags now [32m 0-----C[0m
1 cycles

[33m 3567 1000af4: 3ab000      beq.w	0x01000ba4  [0m
cond[0] Z = false
1 cycles

[33m 3568 1000af7: 71399b      add	#-101, r3, r9  [0m
get_reg (r3) = 00000078
0xffffff9b + 0x78 + 0x0 = 0x100000013
-101 + 120 + 0 = 19
flags now [32m 0-----C[0m
put_reg (r9) = 00000013
1 cycles
[36mREGS:  r9 0100280c:00000013[0m

[33m 3569 1000afa: 6139        cmp	#3, r9        [0m
get_reg (r9) = 00000013
0x13 - 0x3 - 0x0 = 0x10
19 - 3 - 0 = 16
flags now [32m 0-----C[0m
1 cycles

[33m 3570 1000afc: 2205        bc.b	0x01000b01   [0m
cond[2] C = true
near forward branch bonus
2 cycles

[33m 3572 1000b01: 755369      cmp	#105, r3      [0m
get_reg (r3) = 00000078
0x78 - 0x69 - 0x0 = 0xf
120 - 105 - 0 = 15
flags now [32m 0-----C[0m
1 cycles

[33m 3573 1000b04: 3aa000      beq.w	0x01000ba4  [0m
cond[0] Z = false
1 cycles

[33m 3574 1000b07: 75536e      cmp	#110, r3      [0m
get_reg (r3) = 00000078
0x78 - 0x6e - 0x0 = 0xa
120 - 110 - 0 = 10
flags now [32m 0-----C[0m
1 cycles

[33m 3575 1000b0a: 3a2502      beq.w	0x01000d2f  [0m
cond[0] Z = false
1 cycles

[33m 3576 1000b0d: 75536f      cmp	#111, r3      [0m
get_reg (r3) = 00000078
0x78 - 0x6f - 0x0 = 0x9
120 - 111 - 0 = 9
flags now [32m 0-----C[0m
1 cycles

[33m 3577 1000b10: 3a2801      beq.w	0x01000c38  [0m
cond[0] Z = false
1 cycles

[33m 3578 1000b13: 755370      cmp	#112, r3      [0m
get_reg (r3) = 00000078
0x78 - 0x70 - 0x0 = 0x8
120 - 112 - 0 = 8
flags now [32m 0-----C[0m
1 cycles

[33m 3579 1000b16: 3a6103      beq.w	0x01000e77  [0m
cond[0] Z = false
1 cycles

[33m 3580 1000b19: 755373      cmp	#115, r3      [0m
get_reg (r3) = 00000078
0x78 - 0x73 - 0x0 = 0x5
120 - 115 - 0 = 5
flags now [32m 0-----C[0m
1 cycles

[33m 3581 1000b1c: 3a8e03      beq.w	0x01000eaa  [0m
cond[0] Z = false
1 cycles

[33m 3582 1000b1f: 755375      cmp	#117, r3      [0m
get_reg (r3) = 00000078
0x78 - 0x75 - 0x0 = 0x3
120 - 117 - 0 = 3
flags now [32m 0-----C[0m
1 cycles

[33m 3583 1000b22: 3a1601      beq.w	0x01000c38  [0m
cond[0] Z = false
1 cycles

[33m 3584 1000b25: 755378      cmp	#120, r3      [0m
get_reg (r3) = 00000078
0x78 - 0x78 - 0x0 = 0x0
120 - 120 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 3585 1000b28: 3a1001      beq.w	0x01000c38  [0m
cond[0] Z = true
3 cycles

[33m 3588 1000c38: aad9        mov.l	44[r5], r1  [0m
get_reg (r5) = 07ffff60
MEM[07ffff8c] => 00d 00d 00d 00d
1 cycles
put_reg (r1) = 00000000
Rt now 1
flags now [32m 0----ZC[0m
[36mREGS:  r1 0000002d:00000000[0m

[33m 3589 1000c3a: 595f3e      movu.b	62[r5], r15  [0m
get_reg (r5) = 07ffff60
MEM[07ffff9e] => 00d
1 cycles
put_reg (r15) = 00000000
Rt now 15
flags now [32m 0----ZC[0m
[36mREGS:  r15 00000025:00000000[0m

[33m 3590 1000c3d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 3591 1000c3f: 2733        bn.b	0x01000c72   [0m
cond[7] S = false
1 cycles

[33m 3592 1000c41: 755f6c      cmp	#108, r15     [0m
get_reg (r15) = 00000000
0x0 - 0x6c - 0x0 = 0xffffffffffffff94
0 - 108 - 0 = -108
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-----ZC:0----S--[0m

[33m 3593 1000c44: ec21        mov.l	[r2], r1    [0m
get_reg (r2) = 07ffff5c
MEM[07ffff5c] => dcd ffd ffd 07d
1 cycles
put_reg (r1) = 07ffffdc
Rt now 1
flags now [32m 0---S--[0m
[36mREGS:  r1 00000000:07ffffdc[0m

[33m 3594 1000c46: 2015        beq.b	0x01000c5b  [0m
cond[0] Z = false
1 cycles

[33m 3595 1000c48: 755f71      cmp	#113, r15     [0m
get_reg (r15) = 00000000
0x0 - 0x71 - 0x0 = 0xffffffffffffff8f
0 - 113 - 0 = -113
flags now [32m 0---S--[0m
1 cycles

[33m 3596 1000c4b: 16          beq.s	0x01000c51  [0m
cond[0] Z = false
1 cycles

[33m 3597 1000c4c: 755f6a      cmp	#106, r15     [0m
get_reg (r15) = 00000000
0x0 - 0x6a - 0x0 = 0xffffffffffffff96
0 - 106 - 0 = -106
flags now [32m 0---S--[0m
1 cycles

[33m 3598 1000c4f: 210c        bne.b	0x01000c5b  [0m
cond[1] !Z = true
near forward branch bonus
2 cycles

[33m 3600 1000c5b: 711f04      add	#4, r1, r15   [0m
get_reg (r1) = 07ffffdc
0x4 + 0x7ffffdc + 0x0 = 0x7ffffe0
4 + 134217692 + 0 = 134217696
flags now [32m 0------[0m
put_reg (r15) = 07ffffe0
1 cycles
[36mREGS:  r15 00000000:07ffffe0  psw 0----S--:0-------[0m

[33m 3601 1000c5e: 6606        mov.l	#0, r6      [0m
1 cycles
put_reg (r6) = 00000000
flags now [32m 0------[0m
[36mREGS:  r6 00000020:00000000[0m

[33m 3602 1000c60: e32f        mov.l	r15, [r2]   [0m
get_reg (r15) = 07ffffe0
1 cycles
get_reg (r2) = 07ffff5c
MEM[07ffff5c] <= e0d ffd ffd 07d
flags now [32m 0------[0m

[33m 3603 1000c62: ec1f        mov.l	[r1], r15   [0m
get_reg (r1) = 07ffffdc
MEM[07ffffdc] => 04d 00d 00d 00d
1 cycles
put_reg (r15) = 00000004
Rt now 15
flags now [32m 0------[0m
[36mREGS:  r15 07ffffe0:00000004[0m

[33m 3604 1000c64: e35f        mov.l	r15, [r5]   [0m
register 15 load stall
get_reg (r15) = 00000004
1 cycles
get_reg (r5) = 07ffff60
MEM[07ffff60] <= 04d 00d 00d 00d
flags now [32m 0------[0m

[33m 3606 1000c66: a05e        mov.l	r6, 4[r5]   [0m
get_reg (r6) = 00000000
1 cycles
get_reg (r5) = 07ffff60
MEM[07ffff64] <= 00d 00d 00d 00d
flags now [32m 0------[0m

[33m 3607 1000c68: ed5f0b      mov.l	44[r5], r15  [0m
get_reg (r5) = 07ffff60
MEM[07ffff8c] => 00d 00d 00d 00d
1 cycles
put_reg (r15) = 00000000
Rt now 15
flags now [32m 0------[0m
[36mREGS:  r15 00000004:00000000[0m

[33m 3608 1000c6b: 601f        sub	#1, r15       [0m
register 15 load stall
get_reg (r15) = 00000000
0x0 - 0x1 - 0x0 = 0xffffffffffffffff
0 - 1 - 0 = -1
flags now [32m 0---S--[0m
put_reg (r15) = ffffffff
1 cycles
[36mREGS:  r15 00000000:ffffffff  psw 0-------:0----S--[0m

[33m 3610 1000c6d: e75f0b      mov.l	r15, 44[r5]  [0m
get_reg (r15) = ffffffff
1 cycles
get_reg (r5) = 07ffff60
MEM[07ffff8c] <= ffd ffd ffd ffd
flags now [32m 0---S--[0m

[33m 3611 1000c70: 2ec8        bra.b	0x01000c38  [0m
3 cycles

[33m 3614 1000c38: aad9        mov.l	44[r5], r1  [0m
get_reg (r5) = 07ffff60
MEM[07ffff8c] => ffd ffd ffd ffd
1 cycles
put_reg (r1) = ffffffff
Rt now 1
flags now [32m 0---S--[0m
[36mREGS:  r1 07ffffdc:ffffffff[0m

[33m 3615 1000c3a: 595f3e      movu.b	62[r5], r15  [0m
get_reg (r5) = 07ffff60
MEM[07ffff9e] => 00d
1 cycles
put_reg (r15) = 00000000
Rt now 15
flags now [32m 0---S--[0m
[36mREGS:  r15 ffffffff:00000000[0m

[33m 3616 1000c3d: 6101        cmp	#0, r1        [0m
get_reg (r1) = ffffffff
0xffffffff - 0x0 - 0x0 = 0xffffffff
-1 - 0 - 0 = -1
flags now [32m 0---S-C[0m
1 cycles
[36mREGS:  psw 0----S--:0----S-C[0m

[33m 3617 1000c3f: 2733        bn.b	0x01000c72   [0m
cond[7] S = true
3 cycles

[33m 3620 1000c72: 755f68      cmp	#104, r15     [0m
get_reg (r15) = 00000000
0x0 - 0x68 - 0x0 = 0xffffffffffffff98
0 - 104 - 0 = -104
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0----S-C:0----S--[0m

[33m 3621 1000c75: 1d          bne.s	0x01000c7a  [0m
cond[1] !Z = true
3 cycles

[33m 3624 1000c7a: 755f62      cmp	#98, r15      [0m
get_reg (r15) = 00000000
0x0 - 0x62 - 0x0 = 0xffffffffffffff9e
0 - 98 - 0 = -98
flags now [32m 0---S--[0m
1 cycles

[33m 3625 1000c7d: 1d          bne.s	0x01000c82  [0m
cond[1] !Z = true
3 cycles

[33m 3628 1000c82: 755f74      cmp	#116, r15     [0m
get_reg (r15) = 00000000
0x0 - 0x74 - 0x0 = 0xffffffffffffff8c
0 - 116 - 0 = -116
flags now [32m 0---S--[0m
1 cycles

[33m 3629 1000c85: 15          beq.s	0x01000c8a  [0m
cond[0] Z = false
1 cycles

[33m 3630 1000c86: 755f7a      cmp	#122, r15     [0m
get_reg (r15) = 00000000
0x0 - 0x7a - 0x0 = 0xffffffffffffff86
0 - 122 - 0 = -122
flags now [32m 0---S--[0m
1 cycles

[33m 3631 1000c89: 19          bne.s	0x01000c92  [0m
cond[1] !Z = true
3 cycles

[33m 3634 1000c92: bfd1        movu.w	60[r5], r1  [0m
get_reg (r5) = 07ffff60
MEM[07ffff9c] => 00d 00d
1 cycles
put_reg (r1) = 00000000
Rt now 1
flags now [32m 0---S--[0m
[36mREGS:  r1 ffffffff:00000000[0m

[33m 3635 1000c94: 7c31        btst	#3, r1       [0m
register 1 load stall
get_reg (r1) = 00000000
flags now [32m 0---SZ-[0m
1 cycles
[36mREGS:  psw 0----S--:0----SZ-[0m

[33m 3637 1000c96: 202a        beq.b	0x01000cc0  [0m
cond[0] Z = true
3 cycles

[33m 3640 1000cc0: ef51        mov.l	r5, r1      [0m
get_reg (r5) = 07ffff60
1 cycles
put_reg (r1) = 07ffff60
flags now [32m 0---SZ-[0m
[36mREGS:  r1 00000000:07ffff60[0m

[33m 3641 1000cc2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000078
1 cycles
put_reg (r2) = 00000078
flags now [32m 0---SZ-[0m
[36mREGS:  r2 07ffff5c:00000078[0m

[33m 3642 1000cc4: 06895405    add	20[r5].l, r4  [0m
get_reg (r5) = 07ffff60
MEM[07ffff74] => 00d 00d 00d 00d
get_reg (r4) = 07ffff14
0x7ffff14 + 0x0 + 0x0 = 0x7ffff14
134217492 + 0 + 0 = 134217492
flags now [32m 0------[0m
put_reg (r4) = 07ffff14
Rt now 4
3 cycles
[36mREGS:  psw 0----SZ-:0-------[0m

[33m 3645 1000cc8: a154        mov.l	r4, 16[r5]  [0m
register 4 load stall
get_reg (r4) = 07ffff14
1 cycles
get_reg (r5) = 07ffff60
MEM[07ffff70] <= 14d ffd ffd 07d
flags now [32m 0------[0m

[33m 3647 1000cca: 05880b00    bsr.a	0x01001852  [0m
put_reg (r0) = 07fffef4
MEM[07fffef4] <= ced 0cd 00d 01d
3 cycles
[36mREGS:  isp 07fffef8:07fffef4[0m

[43;30m__Litob:			[0m
[33m 3650 1001852: 6e6d        pushm	r6-r13      [0m
get_reg (r13) = 010027d0
put_reg (r0) = 07fffef0
MEM[07fffef0] <= d0d 27d 00d 01d
get_reg (r12) = 00000000
put_reg (r0) = 07fffeec
MEM[07fffeec] <= 00u 00u 00u 00d
get_reg (r11) = 01002c6c
put_reg (r0) = 07fffee8
MEM[07fffee8] <= 6cd 2cd 00d 01d
get_reg (r10) = 00000000
put_reg (r0) = 07fffee4
MEM[07fffee4] <= 00d 00d 00d 00d
get_reg (r9) = 00000013
put_reg (r0) = 07fffee0
MEM[07fffee0] <= 13u 00u 00u 00d
get_reg (r8) = ffffffff
put_reg (r0) = 07fffedc
MEM[07fffedc] <= ffd ffd ffd ffd
get_reg (r7) = 0000002b
put_reg (r0) = 07fffed8
MEM[07fffed8] <= 2bd 00d 00d 00d
get_reg (r6) = 00000000
put_reg (r0) = 07fffed4
MEM[07fffed4] <= 00d 00d 00d 00d
8 cycles
[36mREGS:  isp 07fffef4:07fffed4[0m

[33m 3658 1001854: fb62bb280001  mov.l	#0x10028bb, r6  [0m
1 cycles
put_reg (r6) = 010028bb
flags now [32m 0------[0m
[36mREGS:  r6 00000000:010028bb[0m

[33m 3659 100185a: fbe2cc280001  mov.l	#0x10028cc, r14  [0m
1 cycles
put_reg (r14) = 010028cc
flags now [32m 0------[0m
[36mREGS:  r14 00000078:010028cc[0m

[33m 3660 1001860: 7100e8      add	#-24, r0, r0  [0m
0xffffffe8 + 0x7fffed4 + 0x0 = 0x107fffebc
-24 + 134217428 + 0 = 134217404
flags now [32m 0-----C[0m
put_reg (r0) = 07fffebc
1 cycles
[36mREGS:  isp 07fffed4:07fffebc  psw 0-------:0------C[0m

[33m 3661 1001863: 755258      cmp	#88, r2       [0m
get_reg (r2) = 00000078
0x78 - 0x58 - 0x0 = 0x20
120 - 88 - 0 = 32
flags now [32m 0-----C[0m
1 cycles

[33m 3662 1001866: fc4be6      stz	r14, r6       [0m
cond[0] Z = false
1 cycles

[33m 3663 1001869: 75526f      cmp	#111, r2      [0m
get_reg (r2) = 00000078
0x78 - 0x6f - 0x0 = 0x9
120 - 111 - 0 = 9
flags now [32m 0-----C[0m
1 cycles

[33m 3664 100186c: ef17        mov.l	r1, r7      [0m
get_reg (r1) = 07ffff60
1 cycles
put_reg (r7) = 07ffff60
flags now [32m 0-----C[0m
[36mREGS:  r7 0000002b:07ffff60[0m

[33m 3665 100186e: 6688        mov.l	#8, r8      [0m
1 cycles
put_reg (r8) = 00000008
flags now [32m 0-----C[0m
[36mREGS:  r8 ffffffff:00000008[0m

[33m 3666 1001870: 200f        beq.b	0x0100187f  [0m
cond[0] Z = false
1 cycles

[33m 3667 1001872: 755278      cmp	#120, r2      [0m
get_reg (r2) = 00000078
0x78 - 0x78 - 0x0 = 0x0
120 - 120 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 3668 1001875: 17          beq.s	0x0100187c  [0m
cond[0] Z = true
3 cycles

[33m 3671 100187c: 754810      mov.l	#16, r8     [0m
1 cycles
put_reg (r8) = 00000010
flags now [32m 0----ZC[0m
[36mREGS:  r8 00000008:00000010[0m

[33m 3672 100187f: ed7901      mov.l	4[r7], r9   [0m
get_reg (r7) = 07ffff60
MEM[07ffff64] => 00d 00d 00d 00d
1 cycles
put_reg (r9) = 00000000
Rt now 9
flags now [32m 0----ZC[0m
[36mREGS:  r9 00000013:00000000[0m

[33m 3673 1001882: fdbf8b      shar	#31, r8, r11  [0m
get_reg (r8) = 00000010
16 >>= 31
flags now [32m 0----Z-[0m
put_reg (r11) = 00000000
1 cycles
[36mREGS:  r11 01002c6c:00000000  psw 0-----ZC:0-----Z-[0m

[33m 3674 1001885: 755264      cmp	#100, r2      [0m
get_reg (r2) = 00000078
0x78 - 0x64 - 0x0 = 0x14
120 - 100 - 0 = 20
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----Z-:0------C[0m

[33m 3675 1001888: ec7a        mov.l	[r7], r10   [0m
get_reg (r7) = 07ffff60
MEM[07ffff60] => 04d 00d 00d 00d
1 cycles
put_reg (r10) = 00000004
Rt now 10
flags now [32m 0-----C[0m
[36mREGS:  r10 00000000:00000004[0m

[33m 3676 100188a: fcdbe1      scne.l	r14        [0m
cond[1] !Z = true
put_reg (r14) = 00000001
1 cycles
[36mREGS:  r14 010028cc:00000001[0m

[33m 3677 100188d: 755269      cmp	#105, r2      [0m
get_reg (r2) = 00000078
0x78 - 0x69 - 0x0 = 0xf
120 - 105 - 0 = 15
flags now [32m 0-----C[0m
1 cycles

[33m 3678 1001890: fcdbf1      scne.l	r15        [0m
cond[1] !Z = true
put_reg (r15) = 00000001
1 cycles
[36mREGS:  r15 00000000:00000001[0m

[33m 3679 1001893: fc33fe      tst	r15, r14      [0m
get_reg (r14) = 00000001
get_reg (r15) = 00000001
0x1 & 0x1 = 0x1
flags now [32m 0-----C[0m
1 cycles

[33m 3680 1001896: 2110        bne.b	0x010018a6  [0m
cond[1] !Z = true
near forward branch bonus
2 cycles

[33m 3682 10018a6: ff5e9a      or	r9, r10, r14   [0m
get_reg (r9) = 00000000
get_reg (r10) = 00000004
0x4 | 0x0 = 0x4
flags now [32m 0-----C[0m
put_reg (r14) = 00000004
1 cycles
[36mREGS:  r14 00000001:00000004[0m

[33m 3683 10018a9: 754c18      mov.l	#24, r12    [0m
1 cycles
put_reg (r12) = 00000018
flags now [32m 0-----C[0m
[36mREGS:  r12 00000000:00000018[0m

[33m 3684 10018ac: 19          bne.s	0x010018b5  [0m
cond[1] !Z = true
3 cycles

[33m 3687 10018b5: efa1        mov.l	r10, r1     [0m
get_reg (r10) = 00000004
1 cycles
put_reg (r1) = 00000004
flags now [32m 0-----C[0m
[36mREGS:  r1 07ffff60:00000004[0m

[33m 3688 10018b7: ef92        mov.l	r9, r2      [0m
get_reg (r9) = 00000000
1 cycles
put_reg (r2) = 00000000
flags now [32m 0-----C[0m
[36mREGS:  r2 00000078:00000000[0m

[33m 3689 10018b9: ef83        mov.l	r8, r3      [0m
get_reg (r8) = 00000010
1 cycles
put_reg (r3) = 00000010
flags now [32m 0-----C[0m
[36mREGS:  r3 00000078:00000010[0m

[33m 3690 10018bb: efb4        mov.l	r11, r4     [0m
get_reg (r11) = 00000000
1 cycles
put_reg (r4) = 00000000
flags now [32m 0-----C[0m
[36mREGS:  r4 07ffff14:00000000[0m

[33m 3691 10018bd: 05990800    bsr.a	0x01002156  [0m
put_reg (r0) = 07fffeb8
MEM[07fffeb8] <= c1u 18u 00u 01d
3 cycles
[36mREGS:  isp 07fffebc:07fffeb8[0m

[43;30m__COM_MOD64u:			[0m
[33m 3694 1002156: fd7cc40000ff  tst	#0xffff0000, r4  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r4) = 00000000
0xffff0000 & 0x0 = 0x0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 3696 100215c: 202b        beq.b	0x01002187  [0m
cond[0] Z = true
3 cycles

[43;30mIXI6DIV:			[0m
[33m 3699 1002187: 6104        cmp	#0, r4        [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r4) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 3701 1002189: 2010        beq.b	0x01002199  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[43;30mIXI4DIV:			[0m
[33m 3703 1002199: fd7cc30000ff  tst	#0xffff0000, r3  [0m
get_reg (r3) = 00000010
0xffff0000 & 0x10 = 0x0
flags now [32m 0----ZC[0m
1 cycles

[33m 3704 100219f: 12          beq.s	0x010021a9  [0m
cond[0] Z = true
3 cycles

[43;30mIXI2DIV:			[0m
[33m 3707 10021a9: 6102        cmp	#0, r2        [0m
get_reg (r2) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 3708 10021ab: 1e          bne.s	0x010021b1  [0m
cond[1] !Z = false
1 cycles

[33m 3709 10021ac: 6101        cmp	#0, r1        [0m
get_reg (r1) = 00000004
0x4 - 0x0 - 0x0 = 0x4
4 - 0 - 0 = 4
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 3710 10021ae: 2123        bne.b	0x010021d1  [0m
cond[1] !Z = true
3 cycles

[43;30mI4I2DIV:			[0m
[33m 3713 10021d1: ef12        mov.l	r1, r2      [0m
get_reg (r1) = 00000004
1 cycles
put_reg (r2) = 00000004
flags now [32m 0-----C[0m
[36mREGS:  r2 00000000:00000004[0m

[33m 3714 10021d3: fc2732      divu	r3, r2       [0m
get_reg (r3) = 00000010
get_reg (r2) = 00000004
4 / 16 = 0
flags now [32m 0-----C[0m
put_reg (r2) = 00000000
2 cycles
[36mREGS:  r2 00000004:00000000[0m

[33m 3716 10021d6: 4f32        mul	r3, r2        [0m
get_reg (r3) = 00000010
get_reg (r2) = 00000000
put_reg (r2) = 00000000
1 cycles

[33m 3717 10021d8: 4321        sub	r2, r1        [0m
get_reg (r2) = 00000000
get_reg (r1) = 00000004
0x4 - 0x0 - 0x0 = 0x4
4 - 0 - 0 = 4
flags now [32m 0-----C[0m
put_reg (r1) = 00000004
1 cycles

[33m 3718 10021da: 6602        mov.l	#0, r2      [0m
1 cycles
put_reg (r2) = 00000000
flags now [32m 0-----C[0m

[33m 3719 10021dc: 02          rts               [0m
MEM[07fffeb8] => c1p 18p 00p 01d
put_reg (r0) = 07fffebc
fast return bonus
3 cycles
[36mREGS:  isp 07fffeb8:07fffebc[0m

[43;30m__Litob+111:			[0m
[33m 3722 10018c1: fec611      movu.b	[r6, r1], r1  [0m
get_reg (r6) = 010028bb
get_reg (r1) = 00000004
MEM[010028bf] => 34d
put_reg (r1) = 00000034
Rt now 1
1 cycles
[36mREGS:  r1 00000004:00000034[0m

[33m 3723 10018c4: 754d17      mov.l	#23, r13    [0m
1 cycles
put_reg (r13) = 00000017
flags now [32m 0-----C[0m
[36mREGS:  r13 010027d0:00000017[0m

[33m 3724 10018c7: 8589        mov.b	r1, 23[r0]  [0m
get_reg (r1) = 00000034
1 cycles
MEM[07fffed3] <= 34d
flags now [32m 0-----C[0m

[33m 3725 10018c9: efa1        mov.l	r10, r1     [0m
get_reg (r10) = 00000004
1 cycles
put_reg (r1) = 00000004
flags now [32m 0-----C[0m
[36mREGS:  r1 00000034:00000004[0m

[33m 3726 10018cb: ef92        mov.l	r9, r2      [0m
get_reg (r9) = 00000000
1 cycles
put_reg (r2) = 00000000
flags now [32m 0-----C[0m

[33m 3727 10018cd: ef83        mov.l	r8, r3      [0m
get_reg (r8) = 00000010
1 cycles
put_reg (r3) = 00000010
flags now [32m 0-----C[0m

[33m 3728 10018cf: efb4        mov.l	r11, r4     [0m
get_reg (r11) = 00000000
1 cycles
put_reg (r4) = 00000000
flags now [32m 0-----C[0m

[33m 3729 10018d1: 05ec0700    bsr.a	0x010020bd  [0m
put_reg (r0) = 07fffeb8
MEM[07fffeb8] <= d5u 18u 00u 01d
3 cycles
[36mREGS:  isp 07fffebc:07fffeb8[0m

[43;30m__COM_DIV64u:			[0m
[33m 3732 10020bd: fd7cc40000ff  tst	#0xffff0000, r4  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r4) = 00000000
0xffff0000 & 0x0 = 0x0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 3734 10020c3: 2037        beq.b	0x010020fa  [0m
cond[0] Z = true
3 cycles

[43;30mIXI6DIV:			[0m
[33m 3737 10020fa: 6104        cmp	#0, r4        [0m
get_reg (r4) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 3738 10020fc: 2010        beq.b	0x0100210c  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[43;30mIXI4DIV:			[0m
[33m 3740 100210c: fd7cc30000ff  tst	#0xffff0000, r3  [0m
get_reg (r3) = 00000010
0xffff0000 & 0x10 = 0x0
flags now [32m 0----ZC[0m
1 cycles

[33m 3741 1002112: 12          beq.s	0x0100211c  [0m
cond[0] Z = true
3 cycles

[43;30mIXI2DIV:			[0m
[33m 3744 100211c: 6102        cmp	#0, r2        [0m
get_reg (r2) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 3745 100211e: 1e          bne.s	0x01002124  [0m
cond[1] !Z = false
1 cycles

[33m 3746 100211f: 6101        cmp	#0, r1        [0m
get_reg (r1) = 00000004
0x4 - 0x0 - 0x0 = 0x4
4 - 0 - 0 = 4
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 3747 1002121: 2131        bne.b	0x01002152  [0m
cond[1] !Z = true
3 cycles

[43;30mI4I2DIV:			[0m
[33m 3750 1002152: fc2731      divu	r3, r1       [0m
get_reg (r3) = 00000010
get_reg (r1) = 00000004
4 / 16 = 0
flags now [32m 0-----C[0m
put_reg (r1) = 00000000
2 cycles
[36mREGS:  r1 00000004:00000000[0m

[43;30m_i8divU_End:			[0m
[33m 3752 1002155: 02          rts               [0m
MEM[07fffeb8] => d5p 18p 00p 01d
put_reg (r0) = 07fffebc
fast return bonus
3 cycles
[36mREGS:  isp 07fffeb8:07fffebc[0m

[43;30m__Litob+131:			[0m
[33m 3755 10018d5: 71daff      add	#-1, r13, r10  [0m
get_reg (r13) = 00000017
0xffffffff + 0x17 + 0x0 = 0x100000016
-1 + 23 + 0 = 22
flags now [32m 0-----C[0m
put_reg (r10) = 00000016
1 cycles
[36mREGS:  r10 00000004:00000016[0m

[33m 3756 10018d8: ef19        mov.l	r1, r9      [0m
get_reg (r1) = 00000000
1 cycles
put_reg (r9) = 00000000
flags now [32m 0-----C[0m

[33m 3757 10018da: ff5e29      or	r2, r9, r14    [0m
get_reg (r2) = 00000000
get_reg (r9) = 00000000
0x0 | 0x0 = 0x0
flags now [32m 0----ZC[0m
put_reg (r14) = 00000000
1 cycles
[36mREGS:  r14 00000004:00000000  psw 0------C:0-----ZC[0m

[33m 3758 10018dd: 71af01      add	#1, r10, r15  [0m
get_reg (r10) = 00000016
0x1 + 0x16 + 0x0 = 0x17
1 + 22 + 0 = 23
flags now [32m 0------[0m
put_reg (r15) = 00000017
1 cycles
[36mREGS:  r15 00000001:00000017  psw 0-----ZC:0-------[0m

[33m 3759 10018e0: 610e        cmp	#0, r14       [0m
get_reg (r14) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 3760 10018e2: 2023        beq.b	0x01001905  [0m
cond[0] Z = true
3 cycles

[33m 3763 1001905: 6188        cmp	#8, r8        [0m
get_reg (r8) = 00000010
0x10 - 0x8 - 0x0 = 0x8
16 - 8 - 0 = 8
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 3764 1001907: 2121        bne.b	0x01001928  [0m
cond[1] !Z = true
3 cycles

[33m 3767 1001928: a971        mov.l	16[r7], r1  [0m
get_reg (r7) = 07ffff60
MEM[07ffff70] => 14d ffd ffd 07d
1 cycles
put_reg (r1) = 07ffff14
Rt now 1
flags now [32m 0-----C[0m
[36mREGS:  r1 00000000:07ffff14[0m

[33m 3768 100192a: efc3        mov.l	r12, r3     [0m
get_reg (r12) = 00000018
1 cycles
put_reg (r3) = 00000018
flags now [32m 0-----C[0m
[36mREGS:  r3 00000010:00000018[0m

[33m 3769 100192c: 43d3        sub	r13, r3       [0m
get_reg (r13) = 00000017
get_reg (r3) = 00000018
0x18 - 0x17 - 0x0 = 0x1
24 - 23 - 0 = 1
flags now [32m 0-----C[0m
put_reg (r3) = 00000001
1 cycles
[36mREGS:  r3 00000018:00000001[0m

[33m 3770 100192e: ef02        mov.l	r0, r2      [0m
1 cycles
put_reg (r2) = 07fffebc
flags now [32m 0-----C[0m
[36mREGS:  r2 00000000:07fffebc[0m

[33m 3771 1001930: 4bd2        add	r13, r2       [0m
get_reg (r13) = 00000017
get_reg (r2) = 07fffebc
0x7fffebc + 0x17 + 0x0 = 0x7fffed3
134217404 + 23 + 0 = 134217427
flags now [32m 0------[0m
put_reg (r2) = 07fffed3
1 cycles
[36mREGS:  r2 07fffebc:07fffed3  psw 0------C:0-------[0m

[33m 3772 1001932: a1fb        mov.l	r3, 28[r7]  [0m
get_reg (r3) = 00000001
1 cycles
get_reg (r7) = 07ffff60
MEM[07ffff7c] <= 01d 00d 00d 00d
flags now [32m 0------[0m

[33m 3773 1001934: 7f8f        smovf             [0m
MEM[07fffed3] => 34d
MEM[07ffff14] <= 34d
5 cycles
[36mREGS:  r1 07ffff14:07ffff15  r2 07fffed3:07fffed4  r3 00000001:00000000[0m

[33m 3778 1001936: a9f9        mov.l	28[r7], r1  [0m
get_reg (r7) = 07ffff60
MEM[07ffff7c] => 01d 00d 00d 00d
1 cycles
put_reg (r1) = 00000001
Rt now 1
flags now [32m 0------[0m
[36mREGS:  r1 07ffff15:00000001[0m

[33m 3779 1001938: ab72        mov.l	48[r7], r2  [0m
get_reg (r7) = 07ffff60
MEM[07ffff90] => ffd ffd ffd ffd
1 cycles
put_reg (r2) = ffffffff
Rt now 2
flags now [32m 0------[0m
[36mREGS:  r2 07fffed4:ffffffff[0m

[33m 3780 100193a: 4721        cmp	r2, r1        [0m
register 2 load stall
get_reg (r2) = ffffffff
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles

[33m 3782 100193c: 2809        bge.b	0x01001945  [0m
cond[8] !(S^O) = true
near forward branch bonus
2 cycles

[33m 3784 1001945: 6102        cmp	#0, r2        [0m
get_reg (r2) = ffffffff
0xffffffff - 0x0 - 0x0 = 0xffffffff
-1 - 0 - 0 = -1
flags now [32m 0---S-C[0m
1 cycles
[36mREGS:  psw 0-------:0----S-C[0m

[33m 3785 1001947: 261e        bpz.b	0x01001965  [0m
cond[6] !S = false
1 cycles

[33m 3786 1001949: bff2        movu.w	60[r7], r2  [0m
get_reg (r7) = 07ffff60
MEM[07ffff9c] => 00d 00d
1 cycles
put_reg (r2) = 00000000
Rt now 2
flags now [32m 0---S-C[0m
[36mREGS:  r2 ffffffff:00000000[0m

[33m 3787 100194b: 752214      and	#20, r2       [0m
register 2 load stall
get_reg (r2) = 00000000
0x0 & 0x14 = 0x0
flags now [32m 0----ZC[0m
put_reg (r2) = 00000000
1 cycles
[36mREGS:  psw 0----S-C:0-----ZC[0m

[33m 3789 100194e: 755210      cmp	#16, r2       [0m
get_reg (r2) = 00000000
0x0 - 0x10 - 0x0 = 0xfffffffffffffff0
0 - 16 - 0 = -16
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-----ZC:0----S--[0m

[33m 3790 1001951: 2114        bne.b	0x01001965  [0m
cond[1] !Z = true
3 cycles

[33m 3793 1001965: 3f6d0e      rtsd	#56, r6-r13  [0m
put_reg (r0) = 07fffed4
MEM[07fffed4] => 00d 00d 00d 00d
put_reg (r0) = 07fffed8
put_reg (r6) = 00000000
MEM[07fffed8] => 2bd 00d 00d 00d
put_reg (r0) = 07fffedc
put_reg (r7) = 0000002b
MEM[07fffedc] => ffd ffd ffd ffd
put_reg (r0) = 07fffee0
put_reg (r8) = ffffffff
MEM[07fffee0] => 13d 00d 00d 00d
put_reg (r0) = 07fffee4
put_reg (r9) = 00000013
MEM[07fffee4] => 00d 00d 00d 00d
put_reg (r0) = 07fffee8
put_reg (r10) = 00000000
MEM[07fffee8] => 6cd 2cd 00d 01d
put_reg (r0) = 07fffeec
put_reg (r11) = 01002c6c
MEM[07fffeec] => 00d 00d 00d 00d
put_reg (r0) = 07fffef0
put_reg (r12) = 00000000
MEM[07fffef0] => d0d 27d 00d 01d
put_reg (r0) = 07fffef4
put_reg (r13) = 010027d0
MEM[07fffef4] => cep 0cp 00p 01d
put_reg (r0) = 07fffef8
9 cycles
[36mREGS:  r6 010028bb:00000000  r7 07ffff60:0000002b  r8 00000010:ffffffff  r9 00000000:00000013  r10 00000016:00000000  r11 00000000:01002c6c  r12 00000018:00000000  r13 00000017:010027d0  isp 07fffebc:07fffef8[0m

[43;30m__Putfld+545:			[0m
[33m 3802 1000cce: 386bfe      bra.w	0x01000b39  [0m
1 cycle branch alignment penalty
1 cycles
3 cycles

[33m 3806 1000b39: 6601        mov.l	#0, r1      [0m
1 cycles
put_reg (r1) = 00000000
flags now [32m 0---S--[0m
[36mREGS:  r1 00000001:00000000[0m

[33m 3807 1000b3b: 2e0f        bra.b	0x01000b4a  [0m
near forward branch bonus
2 cycles

[33m 3809 1000b4a: 3f6905      rtsd	#20, r6-r9   [0m
put_reg (r0) = 07fffefc
MEM[07fffefc] => 00d 00d 00d 00d
put_reg (r0) = 07ffff00
put_reg (r6) = 00000000
MEM[07ffff00] => 9cd ffd ffd 07d
put_reg (r0) = 07ffff04
put_reg (r7) = 07ffff9c
MEM[07ffff04] => 5cd 2ed 00d 01d
put_reg (r0) = 07ffff08
put_reg (r8) = 01002e5c
MEM[07ffff08] => 0cd 28d 00d 01d
put_reg (r0) = 07ffff0c
put_reg (r9) = 0100280c
MEM[07ffff0c] => 7ep 08p 00p 01d
put_reg (r0) = 07ffff10
5 cycles
[36mREGS:  r7 0000002b:07ffff9c  r8 ffffffff:01002e5c  r9 00000013:0100280c  isp 07fffef8:07ffff10[0m

[43;30m__Printf+580:			[0m
[33m 3814 100087e: 6101        cmp	#0, r1        [0m
get_reg (r1) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0----S--:0-----ZC[0m

[33m 3815 1000880: 2112        bne.b	0x01000892  [0m
cond[1] !Z = false
1 cycles

[33m 3816 1000882: 710204      add	#4, r0, r2    [0m
0x4 + 0x7ffff10 + 0x0 = 0x7ffff14
4 + 134217488 + 0 = 134217492
flags now [32m 0------[0m
put_reg (r2) = 07ffff14
1 cycles
[36mREGS:  r2 00000000:07ffff14  psw 0-----ZC:0-------[0m

[33m 3817 1000885: 710150      add	#80, r0, r1   [0m
0x50 + 0x7ffff10 + 0x0 = 0x7ffff60
80 + 134217488 + 0 = 134217568
flags now [32m 0------[0m
put_reg (r1) = 07ffff60
1 cycles
[36mREGS:  r1 00000000:07ffff60[0m

[33m 3818 1000888: 05c40600    bsr.a	0x01000f4c  [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 8cu 08u 00u 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m__Puttxt:			[0m
[33m 3821 1000f4c: 6e6c        pushm	r6-r12      [0m
get_reg (r12) = 00000000
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 00d 00d 00d 00d
get_reg (r11) = 01002c6c
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 6cd 2cd 00d 01d
get_reg (r10) = 00000000
put_reg (r0) = 07ffff00
MEM[07ffff00] <= 00d 00d 00d 00d
get_reg (r9) = 0100280c
put_reg (r0) = 07fffefc
MEM[07fffefc] <= 0cd 28d 00d 01d
get_reg (r8) = 01002e5c
put_reg (r0) = 07fffef8
MEM[07fffef8] <= 5cd 2ed 00d 01d
get_reg (r7) = 07ffff9c
put_reg (r0) = 07fffef4
MEM[07fffef4] <= 9cu ffu ffu 07d
get_reg (r6) = 00000000
put_reg (r0) = 07fffef0
MEM[07fffef0] <= 00d 00d 00d 00d
7 cycles
[36mREGS:  isp 07ffff0c:07fffef0[0m

[33m 3828 1000f4e: ab96        mov.l	56[r1], r6  [0m
get_reg (r1) = 07ffff60
MEM[07ffff98] => 00d 00d 00d 00d
1 cycles
put_reg (r6) = 00000000
Rt now 6
flags now [32m 0------[0m

[33m 3829 1000f50: ef27        mov.l	r2, r7      [0m
get_reg (r2) = 07ffff14
1 cycles
put_reg (r7) = 07ffff14
flags now [32m 0------[0m
[36mREGS:  r7 07ffff9c:07ffff14[0m

[33m 3830 1000f52: bf93        movu.w	60[r1], r3  [0m
get_reg (r1) = 07ffff60
MEM[07ffff9c] => 00d 00d
1 cycles
put_reg (r3) = 00000000
Rt now 3
flags now [32m 0------[0m

[33m 3831 1000f54: ef18        mov.l	r1, r8      [0m
get_reg (r1) = 07ffff60
1 cycles
put_reg (r8) = 07ffff60
flags now [32m 0------[0m
[36mREGS:  r8 01002e5c:07ffff60[0m

[33m 3832 1000f56: ef69        mov.l	r6, r9      [0m
get_reg (r6) = 00000000
1 cycles
put_reg (r9) = 00000000
flags now [32m 0------[0m
[36mREGS:  r9 0100280c:00000000[0m

[33m 3833 1000f58: 754a20      mov.l	#32, r10    [0m
1 cycles
put_reg (r10) = 00000020
flags now [32m 0------[0m
[36mREGS:  r10 00000000:00000020[0m

[33m 3834 1000f5b: 06811905    sub	20[r1].l, r9  [0m
get_reg (r1) = 07ffff60
MEM[07ffff74] => 00d 00d 00d 00d
get_reg (r9) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
put_reg (r9) = 00000000
Rt now 9
3 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 3837 1000f5f: 06811906    sub	24[r1].l, r9  [0m
get_reg (r1) = 07ffff60
MEM[07ffff78] => 00d 00d 00d 00d
get_reg (r9) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
put_reg (r9) = 00000000
Rt now 9
3 cycles

[33m 3840 1000f63: 06811907    sub	28[r1].l, r9  [0m
get_reg (r1) = 07ffff60
MEM[07ffff7c] => 01d 00d 00d 00d
get_reg (r9) = 00000000
0x0 - 0x1 - 0x0 = 0xffffffffffffffff
0 - 1 - 0 = -1
flags now [32m 0---S--[0m
put_reg (r9) = ffffffff
Rt now 9
3 cycles
[36mREGS:  r9 00000000:ffffffff  psw 0-----ZC:0----S--[0m

[33m 3843 1000f67: 06811908    sub	32[r1].l, r9  [0m
get_reg (r1) = 07ffff60
MEM[07ffff80] => 00d 00d 00d 00d
get_reg (r9) = ffffffff
0xffffffff - 0x0 - 0x0 = 0xffffffff
-1 - 0 - 0 = -1
flags now [32m 0---S-C[0m
put_reg (r9) = ffffffff
Rt now 9
3 cycles
[36mREGS:  psw 0----S--:0----S-C[0m

[33m 3846 1000f6b: 06811909    sub	36[r1].l, r9  [0m
get_reg (r1) = 07ffff60
MEM[07ffff84] => 00d 00d 00d 00d
get_reg (r9) = ffffffff
0xffffffff - 0x0 - 0x0 = 0xffffffff
-1 - 0 - 0 = -1
flags now [32m 0---S-C[0m
put_reg (r9) = ffffffff
Rt now 9
3 cycles

[33m 3849 1000f6f: 0681190a    sub	40[r1].l, r9  [0m
get_reg (r1) = 07ffff60
MEM[07ffff88] => 00d 00d 00d 00d
get_reg (r9) = ffffffff
0xffffffff - 0x0 - 0x0 = 0xffffffff
-1 - 0 - 0 = -1
flags now [32m 0---S-C[0m
put_reg (r9) = ffffffff
Rt now 9
3 cycles

[33m 3852 1000f73: 7c83        btst	#8, r3       [0m
get_reg (r3) = 00000000
flags now [32m 0---SZ-[0m
1 cycles
[36mREGS:  psw 0----S-C:0----SZ-[0m

[33m 3853 1000f75: 3b6c02      bne.w	0x010011e1  [0m
cond[1] !Z = false
1 cycles

[33m 3854 1000f78: 7c93        btst	#9, r3       [0m
get_reg (r3) = 00000000
flags now [32m 0---SZ-[0m
1 cycles

[33m 3855 1000f7a: 3b1d02      bne.w	0x01001197  [0m
cond[1] !Z = false
1 cycles

[33m 3856 1000f7d: 7ca3        btst	#10, r3      [0m
get_reg (r3) = 00000000
flags now [32m 0---SZ-[0m
1 cycles

[33m 3857 1000f7f: 3bd301      bne.w	0x01001152  [0m
cond[1] !Z = false
1 cycles

[33m 3858 1000f82: 7c23        btst	#2, r3       [0m
get_reg (r3) = 00000000
flags now [32m 0---SZ-[0m
1 cycles

[33m 3859 1000f84: fb6216280001  mov.l	#0x1002816, r6  [0m
1 cycles
put_reg (r6) = 01002816
flags now [32m 0---SZ-[0m
[36mREGS:  r6 00000000:01002816[0m

[33m 3860 1000f8a: 2143        bne.b	0x01000fcd  [0m
cond[1] !Z = false
1 cycles

[33m 3861 1000f8c: 6109        cmp	#0, r9        [0m
get_reg (r9) = ffffffff
0xffffffff - 0x0 - 0x0 = 0xffffffff
-1 - 0 - 0 = -1
flags now [32m 0---S-C[0m
1 cycles
[36mREGS:  psw 0----SZ-:0----S-C[0m

[33m 3862 1000f8e: 2b3f        ble.b	0x01000fcd  [0m
cond[11] (S^O)|Z = true
3 cycles

[33m 3865 1000fcd: ed8305      mov.l	20[r8], r3  [0m
get_reg (r8) = 07ffff60
MEM[07ffff74] => 00d 00d 00d 00d
1 cycles
put_reg (r3) = 00000000
Rt now 3
flags now [32m 0---S-C[0m

[33m 3866 1000fd0: 6103        cmp	#0, r3        [0m
register 3 load stall
get_reg (r3) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0----S-C:0-----ZC[0m

[33m 3868 1000fd2: 2b1e        ble.b	0x01000ff0  [0m
cond[11] (S^O)|Z = true
3 cycles

[33m 3871 1000ff0: ed8706      mov.l	24[r8], r7  [0m
get_reg (r8) = 07ffff60
MEM[07ffff78] => 00d 00d 00d 00d
1 cycles
put_reg (r7) = 00000000
Rt now 7
flags now [32m 0----ZC[0m
[36mREGS:  r7 07ffff14:00000000[0m

[33m 3872 1000ff3: fbc237280001  mov.l	#0x1002837, r12  [0m
1 cycles
put_reg (r12) = 01002837
flags now [32m 0----ZC[0m
[36mREGS:  r12 00000000:01002837[0m

[33m 3873 1000ff9: 6107        cmp	#0, r7        [0m
get_reg (r7) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 3874 1000ffb: 2b3d        ble.b	0x01001038  [0m
cond[11] (S^O)|Z = true
3 cycles

[33m 3877 1001038: ed8307      mov.l	28[r8], r3  [0m
get_reg (r8) = 07ffff60
MEM[07ffff7c] => 01d 00d 00d 00d
1 cycles
put_reg (r3) = 00000001
Rt now 3
flags now [32m 0----ZC[0m
[36mREGS:  r3 00000000:00000001[0m

[33m 3878 100103b: 6103        cmp	#0, r3        [0m
register 3 load stall
get_reg (r3) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 3880 100103d: 2b1f        ble.b	0x0100105c  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 3881 100103f: ed8204      mov.l	16[r8], r2  [0m
get_reg (r8) = 07ffff60
MEM[07ffff70] => 14d ffd ffd 07d
1 cycles
put_reg (r2) = 07ffff14
Rt now 2
flags now [32m 0-----C[0m

[33m 3882 1001042: ed8103      mov.l	12[r8], r1  [0m
get_reg (r8) = 07ffff60
MEM[07ffff6c] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m
[36mREGS:  r1 07ffff60:01002dc0[0m

[33m 3883 1001045: ed8402      mov.l	8[r8], r4   [0m
get_reg (r8) = 07ffff60
MEM[07ffff68] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 00000000:01000520[0m

[33m 3884 1001048: 7f14        jsr	r4            [0m
register 4 load stall
get_reg (r4) = 01000520
put_reg (r0) = 07fffeec
MEM[07fffeec] <= 4ad 10d 00d 01d
3 cycles
[36mREGS:  isp 07fffef0:07fffeec[0m

[43;30m__$prout:			[0m
[33m 3888 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 00000000
put_reg (r0) = 07fffee8
MEM[07fffee8] <= 00d 00d 00d 00d
get_reg (r6) = 01002816
put_reg (r0) = 07fffee4
MEM[07fffee4] <= 16d 28d 00d 01d
2 cycles
[36mREGS:  isp 07fffeec:07fffee4[0m

[33m 3890 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002816:01002dc0[0m

[33m 3891 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 00000000:00000001[0m

[33m 3892 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 00000000:00000001[0m

[33m 3893 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 07ffff14
1 cycles
put_reg (r1) = 07ffff14
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:07ffff14[0m

[33m 3894 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 07ffff14:00000001[0m

[33m 3895 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 3896 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07fffee0
MEM[07fffee0] <= 32d 05d 00d 01d
3 cycles
[36mREGS:  isp 07fffee4:07fffee0[0m

[43;30m_fwrite:			[0m
[33m 3899 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 3900 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 3901 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 07ffff14
1 cycles
put_reg (r14) = 07ffff14
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:07ffff14[0m

[33m 3902 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 07ffff14:00000001[0m

[33m 3903 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 3905 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 3906 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 3909 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 3910 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 07ffff14
1 cycles
put_reg (r2) = 07ffff14
flags now [32m 0------[0m
[36mREGS:  r2 00000001:07ffff14[0m

[33m 3911 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m
[36mREGS:  r5 07ffff60:00000005[0m

[33m 3912 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 07ffff14
get_reg (r3) = 00000001
write(1,0x7ffff14,1)
MEM[07ffff14] => 34d
4write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 3918 10027a9: 02          rts               [0m
MEM[07fffee0] => 32p 05p 00p 01d
put_reg (r0) = 07fffee4
fast return bonus
3 cycles
[36mREGS:  isp 07fffee0:07fffee4[0m

[43;30m__$prout+18:			[0m
[33m 3921 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 3922 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 3923 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 3924 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07fffee4
MEM[07fffee4] => 16d 28d 00d 01d
put_reg (r0) = 07fffee8
put_reg (r6) = 01002816
MEM[07fffee8] => 00d 00d 00d 00d
put_reg (r0) = 07fffeec
put_reg (r7) = 00000000
MEM[07fffeec] => 4ap 10p 00p 01d
put_reg (r0) = 07fffef0
5 cycles
[36mREGS:  r6 01002dc0:01002816  r7 00000001:00000000  isp 07fffee4:07fffef0[0m

[43;30m__Puttxt+254:			[0m
[33m 3929 100104a: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 3930 100104c: e78103      mov.l	r1, 12[r8]  [0m
get_reg (r1) = 01002dc0
1 cycles
get_reg (r8) = 07ffff60
MEM[07ffff6c] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 3931 100104f: 3adc01      beq.w	0x0100122b  [0m
cond[0] Z = false
1 cycles

[33m 3932 1001052: ed810d      mov.l	52[r8], r1  [0m
get_reg (r8) = 07ffff60
MEM[07ffff94] => 14d 00d 00d 00d
1 cycles
put_reg (r1) = 00000014
Rt now 1
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:00000014[0m

[33m 3933 1001055: 06898107    add	28[r8].l, r1  [0m
get_reg (r8) = 07ffff60
MEM[07ffff7c] => 01d 00d 00d 00d
get_reg (r1) = 00000014
0x14 + 0x1 + 0x0 = 0x15
20 + 1 + 0 = 21
flags now [32m 0------[0m
put_reg (r1) = 00000015
Rt now 1
3 cycles
[36mREGS:  r1 00000014:00000015  psw 0------C:0-------[0m

[33m 3936 1001059: e7810d      mov.l	r1, 52[r8]  [0m
register 1 load stall
get_reg (r1) = 00000015
1 cycles
get_reg (r8) = 07ffff60
MEM[07ffff94] <= 15d 00d 00d 00d
flags now [32m 0------[0m

[33m 3938 100105c: ed8708      mov.l	32[r8], r7  [0m
get_reg (r8) = 07ffff60
MEM[07ffff80] => 00d 00d 00d 00d
1 cycles
put_reg (r7) = 00000000
Rt now 7
flags now [32m 0------[0m

[33m 3939 100105f: 6107        cmp	#0, r7        [0m
register 7 load stall
get_reg (r7) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 3941 1001061: 2b3d        ble.b	0x0100109e  [0m
cond[11] (S^O)|Z = true
3 cycles

[33m 3944 100109e: ed8309      mov.l	36[r8], r3  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r8) = 07ffff60
MEM[07ffff84] => 00d 00d 00d 00d
1 cycles
put_reg (r3) = 00000000
Rt now 3
flags now [32m 0----ZC[0m
[36mREGS:  r3 00000001:00000000[0m

[33m 3946 10010a1: 6103        cmp	#0, r3        [0m
register 3 load stall
get_reg (r3) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 3948 10010a3: 2b23        ble.b	0x010010c6  [0m
cond[11] (S^O)|Z = true
3 cycles

[33m 3951 10010c6: ed870a      mov.l	40[r8], r7  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r8) = 07ffff60
MEM[07ffff88] => 00d 00d 00d 00d
1 cycles
put_reg (r7) = 00000000
Rt now 7
flags now [32m 0----ZC[0m

[33m 3953 10010c9: 6107        cmp	#0, r7        [0m
register 7 load stall
get_reg (r7) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 3955 10010cb: 2b3d        ble.b	0x01001108  [0m
cond[11] (S^O)|Z = true
3 cycles

[33m 3958 1001108: 5d811e      movu.w	60[r8], r1  [0m
get_reg (r8) = 07ffff60
MEM[07ffff9c] => 00d 00d
1 cycles
put_reg (r1) = 00000000
Rt now 1
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000015:00000000[0m

[33m 3959 100110b: 7c21        btst	#2, r1       [0m
register 1 load stall
get_reg (r1) = 00000000
flags now [32m 0----Z-[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-----Z-[0m

[33m 3961 100110d: 15          beq.s	0x01001112  [0m
cond[0] Z = true
3 cycles

[33m 3964 1001112: 6601        mov.l	#0, r1      [0m
1 cycles
put_reg (r1) = 00000000
flags now [32m 0----Z-[0m

[33m 3965 1001114: 381a01      bra.w	0x0100122e  [0m
3 cycles

[33m 3968 100122e: 3f6c07      rtsd	#28, r6-r12  [0m
1 cycle branch alignment penalty
1 cycles
put_reg (r0) = 07fffef0
MEM[07fffef0] => 00d 00d 00d 00d
put_reg (r0) = 07fffef4
put_reg (r6) = 00000000
MEM[07fffef4] => 9cd ffd ffd 07d
put_reg (r0) = 07fffef8
put_reg (r7) = 07ffff9c
MEM[07fffef8] => 5cd 2ed 00d 01d
put_reg (r0) = 07fffefc
put_reg (r8) = 01002e5c
MEM[07fffefc] => 0cd 28d 00d 01d
put_reg (r0) = 07ffff00
put_reg (r9) = 0100280c
MEM[07ffff00] => 00d 00d 00d 00d
put_reg (r0) = 07ffff04
put_reg (r10) = 00000000
MEM[07ffff04] => 6cd 2cd 00d 01d
put_reg (r0) = 07ffff08
put_reg (r11) = 01002c6c
MEM[07ffff08] => 00d 00d 00d 00d
put_reg (r0) = 07ffff0c
put_reg (r12) = 00000000
MEM[07ffff0c] => 8cp 08p 00p 01d
put_reg (r0) = 07ffff10
8 cycles
[36mREGS:  r6 01002816:00000000  r7 00000000:07ffff9c  r8 07ffff60:01002e5c  r9 ffffffff:0100280c  r10 00000020:00000000  r12 01002837:00000000  isp 07fffef0:07ffff10[0m

[43;30m__Printf+594:			[0m
[33m 3977 100088c: 621b        add	#1, r11       [0m
get_reg (r11) = 01002c6c
0x1002c6c + 0x1 + 0x0 = 0x1002c6d
16788588 + 1 + 0 = 16788589
flags now [32m 0------[0m
put_reg (r11) = 01002c6d
1 cycles
[36mREGS:  r11 01002c6c:01002c6d  psw 0-----Z-:0-------[0m

[33m 3978 100088e: 6101        cmp	#0, r1        [0m
get_reg (r1) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 3979 1000890: 260a        bpz.b	0x0100089a  [0m
cond[6] !S = true
near forward branch bonus
2 cycles

[33m 3981 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002c6d
1 cycles
put_reg (r6) = 01002c6d
flags now [32m 0----ZC[0m
[36mREGS:  r6 00000000:01002c6d[0m

[33m 3982 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 3985 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002c6d
MEM[01002c6d] => 29d
1 cycles
put_reg (r12) = 00000029
Rt now 12
flags now [32m 0----ZC[0m
[36mREGS:  r12 00000000:00000029[0m

[33m 3987 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000029
0x29 - 0x0 - 0x0 = 0x29
41 - 0 - 0 = 41
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 3989 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002c6d:00000001[0m

[33m 3990 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000029
0x29 - 0x25 - 0x0 = 0x4
41 - 37 - 0 = 4
flags now [32m 0-----C[0m
1 cycles

[33m 3991 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000000:00000001[0m

[33m 3992 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 3995 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 3997 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 3998 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff6c] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m
[36mREGS:  r1 00000000:01002dc0[0m

[33m 3999 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002c6d
1 cycles
put_reg (r2) = 01002c6d
flags now [32m 0-----C[0m
[36mREGS:  r2 07ffff14:01002c6d[0m

[33m 4000 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff68] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 4001 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r3 00000000:00000001[0m

[33m 4002 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m__$prout:			[0m
[33m 4005 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffff9c
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 9cd ffd ffd 07d
get_reg (r6) = 01002c6d
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 6dd 2cd 00d 01d
2 cycles
[36mREGS:  isp 07ffff0c:07ffff04[0m

[33m 4007 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c6d:01002dc0[0m

[33m 4008 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffff9c:00000001[0m

[33m 4009 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 07ffff14:00000001[0m

[33m 4010 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002c6d
1 cycles
put_reg (r1) = 01002c6d
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002c6d[0m

[33m 4011 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c6d:00000001[0m

[33m 4012 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 4013 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff00
MEM[07ffff00] <= 32d 05d 00d 01d
3 cycles
[36mREGS:  isp 07ffff04:07ffff00[0m

[43;30m_fwrite:			[0m
[33m 4016 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 4017 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 4018 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002c6d
1 cycles
put_reg (r14) = 01002c6d
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002c6d[0m

[33m 4019 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002c6d:00000001[0m

[33m 4020 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 4022 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 4023 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 4026 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 4027 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002c6d
1 cycles
put_reg (r2) = 01002c6d
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002c6d[0m

[33m 4028 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 4029 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002c6d
get_reg (r3) = 00000001
write(1,0x1002c6d,1)
MEM[01002c6d] => 29d
)write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 4035 10027a9: 02          rts               [0m
MEM[07ffff00] => 32p 05p 00p 01d
put_reg (r0) = 07ffff04
fast return bonus
3 cycles
[36mREGS:  isp 07ffff00:07ffff04[0m

[43;30m__$prout+18:			[0m
[33m 4038 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 4039 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 4040 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 4041 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff04
MEM[07ffff04] => 6dd 2cd 00d 01d
put_reg (r0) = 07ffff08
put_reg (r6) = 01002c6d
MEM[07ffff08] => 9cd ffd ffd 07d
put_reg (r0) = 07ffff0c
put_reg (r7) = 07ffff9c
MEM[07ffff0c] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff10
5 cycles
[36mREGS:  r6 01002dc0:01002c6d  r7 00000001:07ffff9c  isp 07ffff04:07ffff10[0m

[43;30m__Printf+83:			[0m
[33m 4046 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 4047 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff6c] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 4048 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 4049 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff94] => 15d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x15 + 0x0 = 0x16
1 + 21 + 0 = 22
flags now [32m 0------[0m
put_reg (r10) = 00000016
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000016  psw 0------C:0-------[0m

[33m 4052 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000016
1 cycles
MEM[07ffff94] <= 16d 00d 00d 00d
flags now [32m 0------[0m

[33m 4054 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002c6d
get_reg (r11) = 00000001
0x1 + 0x1002c6d + 0x0 = 0x1002c6e
1 + 16788589 + 0 = 16788590
flags now [32m 0------[0m
put_reg (r11) = 01002c6e
1 cycles
[36mREGS:  r11 00000001:01002c6e[0m

[33m 4055 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000029
0x29 - 0x25 - 0x0 = 0x4
41 - 37 - 0 = 4
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 4056 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 4059 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000029
0x29 - 0x0 - 0x0 = 0x29
41 - 0 - 0 = 41
flags now [32m 0-----C[0m
1 cycles

[33m 4061 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 4062 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002c6e
1 cycles
put_reg (r6) = 01002c6e
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c6d:01002c6e[0m

[33m 4063 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 4066 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002c6e
MEM[01002c6e] => 0ad
1 cycles
put_reg (r12) = 0000000a
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 00000029:0000000a[0m

[33m 4068 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 0000000a
0xa - 0x0 - 0x0 = 0xa
10 - 0 - 0 = 10
flags now [32m 0-----C[0m
1 cycles

[33m 4070 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002c6e:00000001[0m

[33m 4071 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000000a
0xa - 0x25 - 0x0 = 0xffffffffffffffe5
10 - 37 - 0 = -27
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0------C:0----S--[0m

[33m 4072 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0---S--[0m
[36mREGS:  r10 00000016:00000001[0m

[33m 4073 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 4076 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 4078 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 4079 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff6c] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 4080 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002c6e
1 cycles
put_reg (r2) = 01002c6e
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c6d:01002c6e[0m

[33m 4081 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff68] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 4082 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 4083 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m__$prout:			[0m
[33m 4086 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffff9c
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 9cd ffd ffd 07d
get_reg (r6) = 01002c6e
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 6ed 2cd 00d 01d
2 cycles
[36mREGS:  isp 07ffff0c:07ffff04[0m

[33m 4088 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c6e:01002dc0[0m

[33m 4089 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffff9c:00000001[0m

[33m 4090 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002c6d:00000001[0m

[33m 4091 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002c6e
1 cycles
put_reg (r1) = 01002c6e
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002c6e[0m

[33m 4092 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c6e:00000001[0m

[33m 4093 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 4094 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff00
MEM[07ffff00] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff04:07ffff00[0m

[43;30m_fwrite:			[0m
[33m 4097 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 4098 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 4099 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002c6e
1 cycles
put_reg (r14) = 01002c6e
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002c6e[0m

[33m 4100 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002c6e:00000001[0m

[33m 4101 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 4103 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 4104 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 4107 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 4108 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002c6e
1 cycles
put_reg (r2) = 01002c6e
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002c6e[0m

[33m 4109 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 4110 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002c6e
get_reg (r3) = 00000001
write(1,0x1002c6e,1)
MEM[01002c6e] => 0ad

write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 4116 10027a9: 02          rts               [0m
MEM[07ffff00] => 32p 05p 00p 01d
put_reg (r0) = 07ffff04
fast return bonus
3 cycles
[36mREGS:  isp 07ffff00:07ffff04[0m

[43;30m__$prout+18:			[0m
[33m 4119 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 4120 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 4121 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 4122 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff04
MEM[07ffff04] => 6ed 2cd 00d 01d
put_reg (r0) = 07ffff08
put_reg (r6) = 01002c6e
MEM[07ffff08] => 9cd ffd ffd 07d
put_reg (r0) = 07ffff0c
put_reg (r7) = 07ffff9c
MEM[07ffff0c] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff10
5 cycles
[36mREGS:  r6 01002dc0:01002c6e  r7 00000001:07ffff9c  isp 07ffff04:07ffff10[0m

[43;30m__Printf+83:			[0m
[33m 4127 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 4128 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff6c] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 4129 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 4130 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff94] => 16d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x16 + 0x0 = 0x17
1 + 22 + 0 = 23
flags now [32m 0------[0m
put_reg (r10) = 00000017
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000017  psw 0------C:0-------[0m

[33m 4133 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000017
1 cycles
MEM[07ffff94] <= 17d 00d 00d 00d
flags now [32m 0------[0m

[33m 4135 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002c6e
get_reg (r11) = 00000001
0x1 + 0x1002c6e + 0x0 = 0x1002c6f
1 + 16788590 + 0 = 16788591
flags now [32m 0------[0m
put_reg (r11) = 01002c6f
1 cycles
[36mREGS:  r11 00000001:01002c6f[0m

[33m 4136 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000000a
0xa - 0x25 - 0x0 = 0xffffffffffffffe5
10 - 37 - 0 = -27
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4137 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 4140 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 0000000a
0xa - 0x0 - 0x0 = 0xa
10 - 0 - 0 = 10
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 4142 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 4143 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002c6f
1 cycles
put_reg (r6) = 01002c6f
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c6e:01002c6f[0m

[33m 4144 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 4147 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002c6f
MEM[01002c6f] => 00d
1 cycles
put_reg (r12) = 00000000
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 0000000a:00000000[0m

[33m 4149 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 4151 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = false
put_reg (r11) = 00000000
1 cycles
[36mREGS:  r11 01002c6f:00000000[0m

[33m 4152 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000000
0x0 - 0x25 - 0x0 = 0xffffffffffffffdb
0 - 37 - 0 = -37
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-----ZC:0----S--[0m

[33m 4153 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000000
1 cycles
put_reg (r10) = 00000000
flags now [32m 0---S--[0m
[36mREGS:  r10 00000017:00000000[0m

[33m 4154 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 4157 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0----S--:0-----ZC[0m

[33m 4159 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = true
3 cycles

[33m 4162 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002c6f
get_reg (r11) = 00000000
0x0 + 0x1002c6f + 0x0 = 0x1002c6f
0 + 16788591 + 0 = 16788591
flags now [32m 0------[0m
put_reg (r11) = 01002c6f
1 cycles
[36mREGS:  r11 00000000:01002c6f  psw 0-----ZC:0-------[0m

[33m 4163 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000000
0x0 - 0x25 - 0x0 = 0xffffffffffffffdb
0 - 37 - 0 = -37
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4164 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 4167 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0----S--:0-----ZC[0m

[33m 4169 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = true
3 cycles

[33m 4172 100089f: ed0121      mov.l	132[r0], r1  [0m
1 cycle branch alignment penalty
1 cycles
MEM[07ffff94] => 17d 00d 00d 00d
1 cycles
put_reg (r1) = 00000017
Rt now 1
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002dc0:00000017[0m

[33m 4174 10008a2: 3f6d2d      rtsd	#180, r6-r13  [0m
put_reg (r0) = 07ffffa4
MEM[07ffffa4] => 04d 00d 00d 00d
put_reg (r0) = 07ffffa8
put_reg (r6) = 00000004
MEM[07ffffa8] => 03d 00d 00d 00d
put_reg (r0) = 07ffffac
put_reg (r7) = 00000003
MEM[07ffffac] => 00d 00d 00d 00d
put_reg (r0) = 07ffffb0
put_reg (r8) = 00000000
MEM[07ffffb0] => 00d 00d 00d 00d
put_reg (r0) = 07ffffb4
put_reg (r9) = 00000000
MEM[07ffffb4] => 00d 00d 00d 00d
put_reg (r0) = 07ffffb8
put_reg (r10) = 00000000
MEM[07ffffb8] => 00d 00d 00d 00d
put_reg (r0) = 07ffffbc
put_reg (r11) = 00000000
MEM[07ffffbc] => 00d 00d 00d 00d
put_reg (r0) = 07ffffc0
put_reg (r12) = 00000000
MEM[07ffffc0] => 00d 00d 00d 00d
put_reg (r0) = 07ffffc4
put_reg (r13) = 00000000
MEM[07ffffc4] => 5bp 05p 00p 01d
put_reg (r0) = 07ffffc8
9 cycles
[36mREGS:  r6 01002c6f:00000004  r7 07ffff9c:00000003  r8 01002e5c:00000000  r9 0100280c:00000000  r11 01002c6f:00000000  r13 010027d0:00000000  isp 07ffff10:07ffffc8[0m

[43;30m_printf+30:			[0m
[33m 4183 100055b: 6240        add	#4, r0        [0m
0x7ffffc8 + 0x4 + 0x0 = 0x7ffffcc
134217672 + 4 + 0 = 134217676
flags now [32m 0------[0m
put_reg (r0) = 07ffffcc
1 cycles
[36mREGS:  isp 07ffffc8:07ffffcc  psw 0-----ZC:0-------[0m

[33m 4184 100055d: 6701        rtsd	#4           [0m
put_reg (r0) = 07ffffd0
MEM[07ffffd0] => b9p 02p 00p 01d
put_reg (r0) = 07ffffd4
5 cycles
[36mREGS:  isp 07ffffcc:07ffffd4[0m

[43;30m_assertEqualsL+47:			[0m
[33m 4189 10002b9: 62c0        add	#12, r0       [0m
0x7ffffd4 + 0xc + 0x0 = 0x7ffffe0
134217684 + 12 + 0 = 134217696
flags now [32m 0------[0m
put_reg (r0) = 07ffffe0
1 cycles
[36mREGS:  isp 07ffffd4:07ffffe0[0m

[33m 4190 10002bb: fbe2702c0001  mov.l	#0x1002c70, r14  [0m
1 cycles
put_reg (r14) = 01002c70
flags now [32m 0------[0m
[36mREGS:  r14 01002c6e:01002c70[0m

[33m 4191 10002c1: 60c0        sub	#12, r0       [0m
0x7ffffe0 - 0xc - 0x0 = 0x7ffffd4
134217696 - 12 - 0 = 134217684
flags now [32m 0-----C[0m
put_reg (r0) = 07ffffd4
1 cycles
[36mREGS:  isp 07ffffe0:07ffffd4  psw 0-------:0------C[0m

[33m 4192 10002c3: e30e        mov.l	r14, [r0]   [0m
get_reg (r14) = 01002c70
1 cycles
MEM[07ffffd4] <= 70d 2cd 00d 01d
flags now [32m 0-----C[0m

[33m 4193 10002c5: a087        mov.l	r7, 8[r0]   [0m
get_reg (r7) = 00000003
1 cycles
MEM[07ffffdc] <= 03d 00d 00d 00d
flags now [32m 0-----C[0m

[33m 4194 10002c7: a00f        mov.l	r7, 4[r0]   [0m
get_reg (r7) = 00000003
1 cycles
MEM[07ffffd8] <= 03d 00d 00d 00d
flags now [32m 0-----C[0m

[33m 4195 10002c9: 05740200    bsr.a	0x0100053d  [0m
put_reg (r0) = 07ffffd0
MEM[07ffffd0] <= cdu 02u 00u 01d
3 cycles
[36mREGS:  isp 07ffffd4:07ffffd0[0m

[43;30m_printf:			[0m
[33m 4198 100053d: 6040        sub	#4, r0        [0m
0x7ffffd0 - 0x4 - 0x0 = 0x7ffffcc
134217680 - 4 - 0 = 134217676
flags now [32m 0-----C[0m
put_reg (r0) = 07ffffcc
1 cycles
[36mREGS:  isp 07ffffd0:07ffffcc[0m

[33m 4199 100053f: fb22c02d0001  mov.l	#0x1002dc0, r2  [0m
1 cycles
put_reg (r2) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c6e:01002dc0[0m

[33m 4200 1000545: 71040c      add	#12, r0, r4   [0m
0xc + 0x7ffffcc + 0x0 = 0x7ffffd8
12 + 134217676 + 0 = 134217688
flags now [32m 0------[0m
put_reg (r4) = 07ffffd8
1 cycles
[36mREGS:  r4 01002dc0:07ffffd8  psw 0------C:0-------[0m

[33m 4201 1000548: fb1220050001  mov.l	#0x1000520, r1  [0m
1 cycles
put_reg (r1) = 01000520
flags now [32m 0------[0m
[36mREGS:  r1 00000017:01000520[0m

[33m 4202 100054e: e304        mov.l	r4, [r0]    [0m
get_reg (r4) = 07ffffd8
1 cycles
MEM[07ffffcc] <= d8d ffd ffd 07d
flags now [32m 0------[0m

[33m 4203 1000550: 6040        sub	#4, r0        [0m
0x7ffffcc - 0x4 - 0x0 = 0x7ffffc8
134217676 - 4 - 0 = 134217672
flags now [32m 0-----C[0m
put_reg (r0) = 07ffffc8
1 cycles
[36mREGS:  isp 07ffffcc:07ffffc8  psw 0-------:0------C[0m

[33m 4204 1000552: a88b        mov.l	12[r0], r3  [0m
MEM[07ffffd4] => 70d 2cd 00d 01d
1 cycles
put_reg (r3) = 01002c70
Rt now 3
flags now [32m 0-----C[0m
[36mREGS:  r3 00000001:01002c70[0m

[33m 4205 1000554: f80600      mov.l	#0, [r0]    [0m
1 cycles
MEM[07ffffc8] <= 00d 00d 00d 00d
flags now [32m 0-----C[0m

[33m 4206 1000557: 05e30000    bsr.a	0x0100063a  [0m
put_reg (r0) = 07ffffc4
MEM[07ffffc4] <= 5bu 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffffc8:07ffffc4[0m

[43;30m__Printf:			[0m
[33m 4209 100063a: 6e6d        pushm	r6-r13      [0m
get_reg (r13) = 00000000
put_reg (r0) = 07ffffc0
MEM[07ffffc0] <= 00d 00d 00d 00d
get_reg (r12) = 00000000
put_reg (r0) = 07ffffbc
MEM[07ffffbc] <= 00d 00d 00d 00d
get_reg (r11) = 00000000
put_reg (r0) = 07ffffb8
MEM[07ffffb8] <= 00d 00d 00d 00d
get_reg (r10) = 00000000
put_reg (r0) = 07ffffb4
MEM[07ffffb4] <= 00d 00d 00d 00d
get_reg (r9) = 00000000
put_reg (r0) = 07ffffb0
MEM[07ffffb0] <= 00d 00d 00d 00d
get_reg (r8) = 00000000
put_reg (r0) = 07ffffac
MEM[07ffffac] <= 00d 00d 00d 00d
get_reg (r7) = 00000003
put_reg (r0) = 07ffffa8
MEM[07ffffa8] <= 03d 00d 00d 00d
get_reg (r6) = 00000004
put_reg (r0) = 07ffffa4
MEM[07ffffa4] <= 04d 00d 00d 00d
8 cycles
[36mREGS:  isp 07ffffc4:07ffffa4[0m

[33m 4217 100063c: 72006cff    add	#-148, r0, r0  [0m
0xffffff6c + 0x7ffffa4 + 0x0 = 0x107ffff10
-148 + 134217636 + 0 = 134217488
flags now [32m 0-----C[0m
put_reg (r0) = 07ffff10
1 cycles
[36mREGS:  isp 07ffffa4:07ffff10[0m

[33m 4218 1000640: ef36        mov.l	r3, r6      [0m
get_reg (r3) = 01002c70
1 cycles
put_reg (r6) = 01002c70
flags now [32m 0-----C[0m
[36mREGS:  r6 00000004:01002c70[0m

[33m 4219 1000642: a581        mov.l	r1, 88[r0]  [0m
get_reg (r1) = 01000520
1 cycles
MEM[07ffff68] <= 20d 05d 00d 01d
flags now [32m 0-----C[0m

[33m 4220 1000644: 71014c      add	#76, r0, r1   [0m
0x4c + 0x7ffff10 + 0x0 = 0x7ffff5c
76 + 134217488 + 0 = 134217564
flags now [32m 0------[0m
put_reg (r1) = 07ffff5c
1 cycles
[36mREGS:  r1 01000520:07ffff5c  psw 0------C:0-------[0m

[33m 4221 1000647: a58a        mov.l	r2, 92[r0]  [0m
get_reg (r2) = 01002dc0
1 cycles
MEM[07ffff6c] <= c0d 2dd 00d 01d
flags now [32m 0------[0m

[33m 4222 1000649: ef42        mov.l	r4, r2      [0m
get_reg (r4) = 07ffffd8
1 cycles
put_reg (r2) = 07ffffd8
flags now [32m 0------[0m
[36mREGS:  r2 01002dc0:07ffffd8[0m

[33m 4223 100064b: 05f90800    bsr.a	0x01000f44  [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 4fu 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m__Vacopy:			[0m
[33m 4226 1000f44: 6040        sub	#4, r0        [0m
0x7ffff0c - 0x4 - 0x0 = 0x7ffff08
134217484 - 4 - 0 = 134217480
flags now [32m 0-----C[0m
put_reg (r0) = 07ffff08
1 cycles
[36mREGS:  isp 07ffff0c:07ffff08  psw 0-------:0------C[0m

[33m 4227 1000f46: e312        mov.l	r2, [r1]    [0m
get_reg (r2) = 07ffffd8
1 cycles
get_reg (r1) = 07ffff5c
MEM[07ffff5c] <= d8d ffd ffd 07d
flags now [32m 0-----C[0m

[33m 4228 1000f48: e302        mov.l	r2, [r0]    [0m
get_reg (r2) = 07ffffd8
1 cycles
MEM[07ffff08] <= d8d ffd ffd 07d
flags now [32m 0-----C[0m

[33m 4229 1000f4a: 6701        rtsd	#4           [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] => 4fp 06p 00p 01d
put_reg (r0) = 07ffff10
fast return bonus
3 cycles
[36mREGS:  isp 07ffff08:07ffff10[0m

[43;30m__Printf+21:			[0m
[33m 4232 100064f: ed012e      mov.l	184[r0], r1  [0m
1 cycle branch alignment penalty
1 cycles
MEM[07ffffc8] => 00d 00d 00d 00d
1 cycles
put_reg (r1) = 00000000
Rt now 1
flags now [32m 0-----C[0m
[36mREGS:  r1 07ffff5c:00000000[0m

[33m 4234 1000652: 72078c00    add	#140, r0, r7  [0m
0x8c + 0x7ffff10 + 0x0 = 0x7ffff9c
140 + 134217488 + 0 = 134217628
flags now [32m 0------[0m
put_reg (r7) = 07ffff9c
1 cycles
[36mREGS:  r7 00000003:07ffff9c  psw 0------C:0-------[0m

[33m 4235 1000656: fb825c2e0001  mov.l	#0x1002e5c, r8  [0m
1 cycles
put_reg (r8) = 01002e5c
flags now [32m 0------[0m
[36mREGS:  r8 00000000:01002e5c[0m

[33m 4236 100065c: c7018f      mov.b	r1, 143[r0]  [0m
get_reg (r1) = 00000000
1 cycles
MEM[07ffff9f] <= 00d
flags now [32m 0------[0m

[33m 4237 100065f: fb920c280001  mov.l	#0x100280c, r9  [0m
1 cycles
put_reg (r9) = 0100280c
flags now [32m 0------[0m
[36mREGS:  r9 00000000:0100280c[0m

[33m 4238 1000665: fbd2d0270001  mov.l	#0x10027d0, r13  [0m
1 cycles
put_reg (r13) = 010027d0
flags now [32m 0------[0m
[36mREGS:  r13 00000000:010027d0[0m

[33m 4239 100066b: f9062100    mov.l	#0, 132[r0]  [0m
1 cycles
MEM[07ffff94] <= 00d 00d 00d 00d
flags now [32m 0------[0m

[33m 4240 100066f: 586c        movu.b	[r6], r12  [0m
get_reg (r6) = 01002c70
MEM[01002c70] => 61d
1 cycles
put_reg (r12) = 00000061
Rt now 12
flags now [32m 0------[0m
[36mREGS:  r12 00000000:00000061[0m

[33m 4241 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000061
0x61 - 0x0 - 0x0 = 0x61
97 - 0 - 0 = 97
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 4243 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 00000000:00000001[0m

[33m 4244 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000061
0x61 - 0x25 - 0x0 = 0x3c
97 - 37 - 0 = 60
flags now [32m 0-----C[0m
1 cycles

[33m 4245 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000000:00000001[0m

[33m 4246 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 4249 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 4251 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 4252 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff6c] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m
[36mREGS:  r1 00000000:01002dc0[0m

[33m 4253 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002c70
1 cycles
put_reg (r2) = 01002c70
flags now [32m 0-----C[0m
[36mREGS:  r2 07ffffd8:01002c70[0m

[33m 4254 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff68] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 07ffffd8:01000520[0m

[33m 4255 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r3 01002c70:00000001[0m

[33m 4256 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m__$prout:			[0m
[33m 4259 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffff9c
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 9cd ffd ffd 07d
get_reg (r6) = 01002c70
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 70d 2cd 00d 01d
2 cycles
[36mREGS:  isp 07ffff0c:07ffff04[0m

[33m 4261 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c70:01002dc0[0m

[33m 4262 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffff9c:00000001[0m

[33m 4263 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002c70:00000001[0m

[33m 4264 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002c70
1 cycles
put_reg (r1) = 01002c70
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002c70[0m

[33m 4265 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c70:00000001[0m

[33m 4266 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 4267 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff00
MEM[07ffff00] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff04:07ffff00[0m

[43;30m_fwrite:			[0m
[33m 4270 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 4271 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 4272 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002c70
1 cycles
put_reg (r14) = 01002c70
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002c70[0m

[33m 4273 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002c70:00000001[0m

[33m 4274 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 4276 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 4277 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 4280 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 4281 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002c70
1 cycles
put_reg (r2) = 01002c70
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002c70[0m

[33m 4282 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 4283 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002c70
get_reg (r3) = 00000001
write(1,0x1002c70,1)
MEM[01002c70] => 61d
awrite(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 4289 10027a9: 02          rts               [0m
MEM[07ffff00] => 32p 05p 00p 01d
put_reg (r0) = 07ffff04
fast return bonus
3 cycles
[36mREGS:  isp 07ffff00:07ffff04[0m

[43;30m__$prout+18:			[0m
[33m 4292 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 4293 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 4294 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 4295 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff04
MEM[07ffff04] => 70d 2cd 00d 01d
put_reg (r0) = 07ffff08
put_reg (r6) = 01002c70
MEM[07ffff08] => 9cd ffd ffd 07d
put_reg (r0) = 07ffff0c
put_reg (r7) = 07ffff9c
MEM[07ffff0c] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff10
5 cycles
[36mREGS:  r6 01002dc0:01002c70  r7 00000001:07ffff9c  isp 07ffff04:07ffff10[0m

[43;30m__Printf+83:			[0m
[33m 4300 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 4301 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff6c] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 4302 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 4303 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff94] => 00d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x0 + 0x0 = 0x1
1 + 0 + 0 = 1
flags now [32m 0------[0m
put_reg (r10) = 00000001
Rt now 10
3 cycles
[36mREGS:  psw 0------C:0-------[0m

[33m 4306 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000001
1 cycles
MEM[07ffff94] <= 01d 00d 00d 00d
flags now [32m 0------[0m

[33m 4308 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002c70
get_reg (r11) = 00000001
0x1 + 0x1002c70 + 0x0 = 0x1002c71
1 + 16788592 + 0 = 16788593
flags now [32m 0------[0m
put_reg (r11) = 01002c71
1 cycles
[36mREGS:  r11 00000001:01002c71[0m

[33m 4309 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000061
0x61 - 0x25 - 0x0 = 0x3c
97 - 37 - 0 = 60
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 4310 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 4313 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000061
0x61 - 0x0 - 0x0 = 0x61
97 - 0 - 0 = 97
flags now [32m 0-----C[0m
1 cycles

[33m 4315 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 4316 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002c71
1 cycles
put_reg (r6) = 01002c71
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c70:01002c71[0m

[33m 4317 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 4320 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002c71
MEM[01002c71] => 63d
1 cycles
put_reg (r12) = 00000063
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 00000061:00000063[0m

[33m 4322 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000063
0x63 - 0x0 - 0x0 = 0x63
99 - 0 - 0 = 99
flags now [32m 0-----C[0m
1 cycles

[33m 4324 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002c71:00000001[0m

[33m 4325 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000063
0x63 - 0x25 - 0x0 = 0x3e
99 - 37 - 0 = 62
flags now [32m 0-----C[0m
1 cycles

[33m 4326 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m

[33m 4327 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 4330 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 4332 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 4333 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff6c] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 4334 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002c71
1 cycles
put_reg (r2) = 01002c71
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c70:01002c71[0m

[33m 4335 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff68] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 4336 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 4337 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m__$prout:			[0m
[33m 4340 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffff9c
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 9cd ffd ffd 07d
get_reg (r6) = 01002c71
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 71d 2cd 00d 01d
2 cycles
[36mREGS:  isp 07ffff0c:07ffff04[0m

[33m 4342 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c71:01002dc0[0m

[33m 4343 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffff9c:00000001[0m

[33m 4344 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002c70:00000001[0m

[33m 4345 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002c71
1 cycles
put_reg (r1) = 01002c71
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002c71[0m

[33m 4346 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c71:00000001[0m

[33m 4347 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 4348 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff00
MEM[07ffff00] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff04:07ffff00[0m

[43;30m_fwrite:			[0m
[33m 4351 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 4352 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 4353 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002c71
1 cycles
put_reg (r14) = 01002c71
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002c71[0m

[33m 4354 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002c71:00000001[0m

[33m 4355 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 4357 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 4358 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 4361 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 4362 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002c71
1 cycles
put_reg (r2) = 01002c71
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002c71[0m

[33m 4363 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 4364 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002c71
get_reg (r3) = 00000001
write(1,0x1002c71,1)
MEM[01002c71] => 63d
cwrite(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 4370 10027a9: 02          rts               [0m
MEM[07ffff00] => 32p 05p 00p 01d
put_reg (r0) = 07ffff04
fast return bonus
3 cycles
[36mREGS:  isp 07ffff00:07ffff04[0m

[43;30m__$prout+18:			[0m
[33m 4373 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 4374 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 4375 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 4376 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff04
MEM[07ffff04] => 71d 2cd 00d 01d
put_reg (r0) = 07ffff08
put_reg (r6) = 01002c71
MEM[07ffff08] => 9cd ffd ffd 07d
put_reg (r0) = 07ffff0c
put_reg (r7) = 07ffff9c
MEM[07ffff0c] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff10
5 cycles
[36mREGS:  r6 01002dc0:01002c71  r7 00000001:07ffff9c  isp 07ffff04:07ffff10[0m

[43;30m__Printf+83:			[0m
[33m 4381 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 4382 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff6c] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 4383 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 4384 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff94] => 01d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x1 + 0x0 = 0x2
1 + 1 + 0 = 2
flags now [32m 0------[0m
put_reg (r10) = 00000002
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000002  psw 0------C:0-------[0m

[33m 4387 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000002
1 cycles
MEM[07ffff94] <= 02d 00d 00d 00d
flags now [32m 0------[0m

[33m 4389 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002c71
get_reg (r11) = 00000001
0x1 + 0x1002c71 + 0x0 = 0x1002c72
1 + 16788593 + 0 = 16788594
flags now [32m 0------[0m
put_reg (r11) = 01002c72
1 cycles
[36mREGS:  r11 00000001:01002c72[0m

[33m 4390 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000063
0x63 - 0x25 - 0x0 = 0x3e
99 - 37 - 0 = 62
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 4391 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 4394 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000063
0x63 - 0x0 - 0x0 = 0x63
99 - 0 - 0 = 99
flags now [32m 0-----C[0m
1 cycles

[33m 4396 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 4397 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002c72
1 cycles
put_reg (r6) = 01002c72
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c71:01002c72[0m

[33m 4398 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 4401 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002c72
MEM[01002c72] => 74d
1 cycles
put_reg (r12) = 00000074
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 00000063:00000074[0m

[33m 4403 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000074
0x74 - 0x0 - 0x0 = 0x74
116 - 0 - 0 = 116
flags now [32m 0-----C[0m
1 cycles

[33m 4405 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002c72:00000001[0m

[33m 4406 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000074
0x74 - 0x25 - 0x0 = 0x4f
116 - 37 - 0 = 79
flags now [32m 0-----C[0m
1 cycles

[33m 4407 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000002:00000001[0m

[33m 4408 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 4411 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 4413 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 4414 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff6c] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 4415 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002c72
1 cycles
put_reg (r2) = 01002c72
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c71:01002c72[0m

[33m 4416 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff68] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 4417 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 4418 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m__$prout:			[0m
[33m 4421 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffff9c
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 9cd ffd ffd 07d
get_reg (r6) = 01002c72
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 72d 2cd 00d 01d
2 cycles
[36mREGS:  isp 07ffff0c:07ffff04[0m

[33m 4423 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c72:01002dc0[0m

[33m 4424 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffff9c:00000001[0m

[33m 4425 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002c71:00000001[0m

[33m 4426 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002c72
1 cycles
put_reg (r1) = 01002c72
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002c72[0m

[33m 4427 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c72:00000001[0m

[33m 4428 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 4429 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff00
MEM[07ffff00] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff04:07ffff00[0m

[43;30m_fwrite:			[0m
[33m 4432 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 4433 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 4434 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002c72
1 cycles
put_reg (r14) = 01002c72
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002c72[0m

[33m 4435 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002c72:00000001[0m

[33m 4436 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 4438 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 4439 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 4442 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 4443 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002c72
1 cycles
put_reg (r2) = 01002c72
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002c72[0m

[33m 4444 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 4445 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002c72
get_reg (r3) = 00000001
write(1,0x1002c72,1)
MEM[01002c72] => 74d
twrite(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 4451 10027a9: 02          rts               [0m
MEM[07ffff00] => 32p 05p 00p 01d
put_reg (r0) = 07ffff04
fast return bonus
3 cycles
[36mREGS:  isp 07ffff00:07ffff04[0m

[43;30m__$prout+18:			[0m
[33m 4454 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 4455 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 4456 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 4457 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff04
MEM[07ffff04] => 72d 2cd 00d 01d
put_reg (r0) = 07ffff08
put_reg (r6) = 01002c72
MEM[07ffff08] => 9cd ffd ffd 07d
put_reg (r0) = 07ffff0c
put_reg (r7) = 07ffff9c
MEM[07ffff0c] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff10
5 cycles
[36mREGS:  r6 01002dc0:01002c72  r7 00000001:07ffff9c  isp 07ffff04:07ffff10[0m

[43;30m__Printf+83:			[0m
[33m 4462 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 4463 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff6c] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 4464 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 4465 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff94] => 02d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x2 + 0x0 = 0x3
1 + 2 + 0 = 3
flags now [32m 0------[0m
put_reg (r10) = 00000003
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000003  psw 0------C:0-------[0m

[33m 4468 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000003
1 cycles
MEM[07ffff94] <= 03d 00d 00d 00d
flags now [32m 0------[0m

[33m 4470 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002c72
get_reg (r11) = 00000001
0x1 + 0x1002c72 + 0x0 = 0x1002c73
1 + 16788594 + 0 = 16788595
flags now [32m 0------[0m
put_reg (r11) = 01002c73
1 cycles
[36mREGS:  r11 00000001:01002c73[0m

[33m 4471 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000074
0x74 - 0x25 - 0x0 = 0x4f
116 - 37 - 0 = 79
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 4472 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 4475 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000074
0x74 - 0x0 - 0x0 = 0x74
116 - 0 - 0 = 116
flags now [32m 0-----C[0m
1 cycles

[33m 4477 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 4478 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002c73
1 cycles
put_reg (r6) = 01002c73
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c72:01002c73[0m

[33m 4479 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 4482 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002c73
MEM[01002c73] => 75d
1 cycles
put_reg (r12) = 00000075
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 00000074:00000075[0m

[33m 4484 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000075
0x75 - 0x0 - 0x0 = 0x75
117 - 0 - 0 = 117
flags now [32m 0-----C[0m
1 cycles

[33m 4486 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002c73:00000001[0m

[33m 4487 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000075
0x75 - 0x25 - 0x0 = 0x50
117 - 37 - 0 = 80
flags now [32m 0-----C[0m
1 cycles

[33m 4488 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000003:00000001[0m

[33m 4489 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 4492 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 4494 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 4495 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff6c] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 4496 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002c73
1 cycles
put_reg (r2) = 01002c73
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c72:01002c73[0m

[33m 4497 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff68] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 4498 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 4499 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m__$prout:			[0m
[33m 4502 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffff9c
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 9cd ffd ffd 07d
get_reg (r6) = 01002c73
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 73d 2cd 00d 01d
2 cycles
[36mREGS:  isp 07ffff0c:07ffff04[0m

[33m 4504 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c73:01002dc0[0m

[33m 4505 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffff9c:00000001[0m

[33m 4506 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002c72:00000001[0m

[33m 4507 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002c73
1 cycles
put_reg (r1) = 01002c73
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002c73[0m

[33m 4508 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c73:00000001[0m

[33m 4509 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 4510 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff00
MEM[07ffff00] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff04:07ffff00[0m

[43;30m_fwrite:			[0m
[33m 4513 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 4514 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 4515 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002c73
1 cycles
put_reg (r14) = 01002c73
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002c73[0m

[33m 4516 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002c73:00000001[0m

[33m 4517 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 4519 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 4520 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 4523 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 4524 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002c73
1 cycles
put_reg (r2) = 01002c73
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002c73[0m

[33m 4525 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 4526 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002c73
get_reg (r3) = 00000001
write(1,0x1002c73,1)
MEM[01002c73] => 75d
uwrite(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 4532 10027a9: 02          rts               [0m
MEM[07ffff00] => 32p 05p 00p 01d
put_reg (r0) = 07ffff04
fast return bonus
3 cycles
[36mREGS:  isp 07ffff00:07ffff04[0m

[43;30m__$prout+18:			[0m
[33m 4535 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 4536 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 4537 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 4538 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff04
MEM[07ffff04] => 73d 2cd 00d 01d
put_reg (r0) = 07ffff08
put_reg (r6) = 01002c73
MEM[07ffff08] => 9cd ffd ffd 07d
put_reg (r0) = 07ffff0c
put_reg (r7) = 07ffff9c
MEM[07ffff0c] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff10
5 cycles
[36mREGS:  r6 01002dc0:01002c73  r7 00000001:07ffff9c  isp 07ffff04:07ffff10[0m

[43;30m__Printf+83:			[0m
[33m 4543 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 4544 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff6c] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 4545 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 4546 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff94] => 03d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x3 + 0x0 = 0x4
1 + 3 + 0 = 4
flags now [32m 0------[0m
put_reg (r10) = 00000004
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000004  psw 0------C:0-------[0m

[33m 4549 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000004
1 cycles
MEM[07ffff94] <= 04d 00d 00d 00d
flags now [32m 0------[0m

[33m 4551 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002c73
get_reg (r11) = 00000001
0x1 + 0x1002c73 + 0x0 = 0x1002c74
1 + 16788595 + 0 = 16788596
flags now [32m 0------[0m
put_reg (r11) = 01002c74
1 cycles
[36mREGS:  r11 00000001:01002c74[0m

[33m 4552 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000075
0x75 - 0x25 - 0x0 = 0x50
117 - 37 - 0 = 80
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 4553 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 4556 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000075
0x75 - 0x0 - 0x0 = 0x75
117 - 0 - 0 = 117
flags now [32m 0-----C[0m
1 cycles

[33m 4558 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 4559 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002c74
1 cycles
put_reg (r6) = 01002c74
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c73:01002c74[0m

[33m 4560 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 4563 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002c74
MEM[01002c74] => 61d
1 cycles
put_reg (r12) = 00000061
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 00000075:00000061[0m

[33m 4565 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000061
0x61 - 0x0 - 0x0 = 0x61
97 - 0 - 0 = 97
flags now [32m 0-----C[0m
1 cycles

[33m 4567 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002c74:00000001[0m

[33m 4568 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000061
0x61 - 0x25 - 0x0 = 0x3c
97 - 37 - 0 = 60
flags now [32m 0-----C[0m
1 cycles

[33m 4569 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000004:00000001[0m

[33m 4570 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 4573 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 4575 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 4576 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff6c] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 4577 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002c74
1 cycles
put_reg (r2) = 01002c74
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c73:01002c74[0m

[33m 4578 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff68] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 4579 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 4580 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m__$prout:			[0m
[33m 4583 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffff9c
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 9cd ffd ffd 07d
get_reg (r6) = 01002c74
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 74d 2cd 00d 01d
2 cycles
[36mREGS:  isp 07ffff0c:07ffff04[0m

[33m 4585 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c74:01002dc0[0m

[33m 4586 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffff9c:00000001[0m

[33m 4587 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002c73:00000001[0m

[33m 4588 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002c74
1 cycles
put_reg (r1) = 01002c74
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002c74[0m

[33m 4589 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c74:00000001[0m

[33m 4590 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 4591 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff00
MEM[07ffff00] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff04:07ffff00[0m

[43;30m_fwrite:			[0m
[33m 4594 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 4595 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 4596 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002c74
1 cycles
put_reg (r14) = 01002c74
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002c74[0m

[33m 4597 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002c74:00000001[0m

[33m 4598 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 4600 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 4601 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 4604 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 4605 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002c74
1 cycles
put_reg (r2) = 01002c74
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002c74[0m

[33m 4606 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 4607 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002c74
get_reg (r3) = 00000001
write(1,0x1002c74,1)
MEM[01002c74] => 61d
awrite(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 4613 10027a9: 02          rts               [0m
MEM[07ffff00] => 32p 05p 00p 01d
put_reg (r0) = 07ffff04
fast return bonus
3 cycles
[36mREGS:  isp 07ffff00:07ffff04[0m

[43;30m__$prout+18:			[0m
[33m 4616 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 4617 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 4618 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 4619 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff04
MEM[07ffff04] => 74d 2cd 00d 01d
put_reg (r0) = 07ffff08
put_reg (r6) = 01002c74
MEM[07ffff08] => 9cd ffd ffd 07d
put_reg (r0) = 07ffff0c
put_reg (r7) = 07ffff9c
MEM[07ffff0c] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff10
5 cycles
[36mREGS:  r6 01002dc0:01002c74  r7 00000001:07ffff9c  isp 07ffff04:07ffff10[0m

[43;30m__Printf+83:			[0m
[33m 4624 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 4625 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff6c] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 4626 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 4627 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff94] => 04d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x4 + 0x0 = 0x5
1 + 4 + 0 = 5
flags now [32m 0------[0m
put_reg (r10) = 00000005
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000005  psw 0------C:0-------[0m

[33m 4630 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000005
1 cycles
MEM[07ffff94] <= 05d 00d 00d 00d
flags now [32m 0------[0m

[33m 4632 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002c74
get_reg (r11) = 00000001
0x1 + 0x1002c74 + 0x0 = 0x1002c75
1 + 16788596 + 0 = 16788597
flags now [32m 0------[0m
put_reg (r11) = 01002c75
1 cycles
[36mREGS:  r11 00000001:01002c75[0m

[33m 4633 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000061
0x61 - 0x25 - 0x0 = 0x3c
97 - 37 - 0 = 60
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 4634 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 4637 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000061
0x61 - 0x0 - 0x0 = 0x61
97 - 0 - 0 = 97
flags now [32m 0-----C[0m
1 cycles

[33m 4639 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 4640 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002c75
1 cycles
put_reg (r6) = 01002c75
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c74:01002c75[0m

[33m 4641 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 4644 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002c75
MEM[01002c75] => 6cd
1 cycles
put_reg (r12) = 0000006c
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 00000061:0000006c[0m

[33m 4646 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 0000006c
0x6c - 0x0 - 0x0 = 0x6c
108 - 0 - 0 = 108
flags now [32m 0-----C[0m
1 cycles

[33m 4648 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002c75:00000001[0m

[33m 4649 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000006c
0x6c - 0x25 - 0x0 = 0x47
108 - 37 - 0 = 71
flags now [32m 0-----C[0m
1 cycles

[33m 4650 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000005:00000001[0m

[33m 4651 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 4654 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 4656 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 4657 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff6c] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 4658 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002c75
1 cycles
put_reg (r2) = 01002c75
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c74:01002c75[0m

[33m 4659 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff68] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 4660 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 4661 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m__$prout:			[0m
[33m 4664 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffff9c
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 9cd ffd ffd 07d
get_reg (r6) = 01002c75
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 75d 2cd 00d 01d
2 cycles
[36mREGS:  isp 07ffff0c:07ffff04[0m

[33m 4666 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c75:01002dc0[0m

[33m 4667 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffff9c:00000001[0m

[33m 4668 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002c74:00000001[0m

[33m 4669 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002c75
1 cycles
put_reg (r1) = 01002c75
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002c75[0m

[33m 4670 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c75:00000001[0m

[33m 4671 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 4672 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff00
MEM[07ffff00] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff04:07ffff00[0m

[43;30m_fwrite:			[0m
[33m 4675 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 4676 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 4677 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002c75
1 cycles
put_reg (r14) = 01002c75
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002c75[0m

[33m 4678 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002c75:00000001[0m

[33m 4679 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 4681 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 4682 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 4685 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 4686 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002c75
1 cycles
put_reg (r2) = 01002c75
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002c75[0m

[33m 4687 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 4688 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002c75
get_reg (r3) = 00000001
write(1,0x1002c75,1)
MEM[01002c75] => 6cd
lwrite(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 4694 10027a9: 02          rts               [0m
MEM[07ffff00] => 32p 05p 00p 01d
put_reg (r0) = 07ffff04
fast return bonus
3 cycles
[36mREGS:  isp 07ffff00:07ffff04[0m

[43;30m__$prout+18:			[0m
[33m 4697 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 4698 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 4699 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 4700 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff04
MEM[07ffff04] => 75d 2cd 00d 01d
put_reg (r0) = 07ffff08
put_reg (r6) = 01002c75
MEM[07ffff08] => 9cd ffd ffd 07d
put_reg (r0) = 07ffff0c
put_reg (r7) = 07ffff9c
MEM[07ffff0c] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff10
5 cycles
[36mREGS:  r6 01002dc0:01002c75  r7 00000001:07ffff9c  isp 07ffff04:07ffff10[0m

[43;30m__Printf+83:			[0m
[33m 4705 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 4706 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff6c] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 4707 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 4708 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff94] => 05d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x5 + 0x0 = 0x6
1 + 5 + 0 = 6
flags now [32m 0------[0m
put_reg (r10) = 00000006
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000006  psw 0------C:0-------[0m

[33m 4711 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000006
1 cycles
MEM[07ffff94] <= 06d 00d 00d 00d
flags now [32m 0------[0m

[33m 4713 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002c75
get_reg (r11) = 00000001
0x1 + 0x1002c75 + 0x0 = 0x1002c76
1 + 16788597 + 0 = 16788598
flags now [32m 0------[0m
put_reg (r11) = 01002c76
1 cycles
[36mREGS:  r11 00000001:01002c76[0m

[33m 4714 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000006c
0x6c - 0x25 - 0x0 = 0x47
108 - 37 - 0 = 71
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 4715 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 4718 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 0000006c
0x6c - 0x0 - 0x0 = 0x6c
108 - 0 - 0 = 108
flags now [32m 0-----C[0m
1 cycles

[33m 4720 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 4721 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002c76
1 cycles
put_reg (r6) = 01002c76
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c75:01002c76[0m

[33m 4722 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 4725 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002c76
MEM[01002c76] => 20d
1 cycles
put_reg (r12) = 00000020
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 0000006c:00000020[0m

[33m 4727 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000020
0x20 - 0x0 - 0x0 = 0x20
32 - 0 - 0 = 32
flags now [32m 0-----C[0m
1 cycles

[33m 4729 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002c76:00000001[0m

[33m 4730 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000020
0x20 - 0x25 - 0x0 = 0xfffffffffffffffb
32 - 37 - 0 = -5
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0------C:0----S--[0m

[33m 4731 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0---S--[0m
[36mREGS:  r10 00000006:00000001[0m

[33m 4732 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 4735 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 4737 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 4738 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff6c] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 4739 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002c76
1 cycles
put_reg (r2) = 01002c76
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c75:01002c76[0m

[33m 4740 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff68] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 4741 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 4742 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m__$prout:			[0m
[33m 4745 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffff9c
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 9cd ffd ffd 07d
get_reg (r6) = 01002c76
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 76d 2cd 00d 01d
2 cycles
[36mREGS:  isp 07ffff0c:07ffff04[0m

[33m 4747 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c76:01002dc0[0m

[33m 4748 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffff9c:00000001[0m

[33m 4749 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002c75:00000001[0m

[33m 4750 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002c76
1 cycles
put_reg (r1) = 01002c76
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002c76[0m

[33m 4751 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c76:00000001[0m

[33m 4752 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 4753 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff00
MEM[07ffff00] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff04:07ffff00[0m

[43;30m_fwrite:			[0m
[33m 4756 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 4757 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 4758 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002c76
1 cycles
put_reg (r14) = 01002c76
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002c76[0m

[33m 4759 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002c76:00000001[0m

[33m 4760 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 4762 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 4763 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 4766 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 4767 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002c76
1 cycles
put_reg (r2) = 01002c76
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002c76[0m

[33m 4768 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 4769 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002c76
get_reg (r3) = 00000001
write(1,0x1002c76,1)
MEM[01002c76] => 20d
 write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 4775 10027a9: 02          rts               [0m
MEM[07ffff00] => 32p 05p 00p 01d
put_reg (r0) = 07ffff04
fast return bonus
3 cycles
[36mREGS:  isp 07ffff00:07ffff04[0m

[43;30m__$prout+18:			[0m
[33m 4778 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 4779 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 4780 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 4781 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff04
MEM[07ffff04] => 76d 2cd 00d 01d
put_reg (r0) = 07ffff08
put_reg (r6) = 01002c76
MEM[07ffff08] => 9cd ffd ffd 07d
put_reg (r0) = 07ffff0c
put_reg (r7) = 07ffff9c
MEM[07ffff0c] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff10
5 cycles
[36mREGS:  r6 01002dc0:01002c76  r7 00000001:07ffff9c  isp 07ffff04:07ffff10[0m

[43;30m__Printf+83:			[0m
[33m 4786 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 4787 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff6c] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 4788 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 4789 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff94] => 06d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x6 + 0x0 = 0x7
1 + 6 + 0 = 7
flags now [32m 0------[0m
put_reg (r10) = 00000007
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000007  psw 0------C:0-------[0m

[33m 4792 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000007
1 cycles
MEM[07ffff94] <= 07d 00d 00d 00d
flags now [32m 0------[0m

[33m 4794 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002c76
get_reg (r11) = 00000001
0x1 + 0x1002c76 + 0x0 = 0x1002c77
1 + 16788598 + 0 = 16788599
flags now [32m 0------[0m
put_reg (r11) = 01002c77
1 cycles
[36mREGS:  r11 00000001:01002c77[0m

[33m 4795 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000020
0x20 - 0x25 - 0x0 = 0xfffffffffffffffb
32 - 37 - 0 = -5
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 4796 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 4799 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000020
0x20 - 0x0 - 0x0 = 0x20
32 - 0 - 0 = 32
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 4801 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 4802 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002c77
1 cycles
put_reg (r6) = 01002c77
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c76:01002c77[0m

[33m 4803 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 4806 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002c77
MEM[01002c77] => 76d
1 cycles
put_reg (r12) = 00000076
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 00000020:00000076[0m

[33m 4808 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000076
0x76 - 0x0 - 0x0 = 0x76
118 - 0 - 0 = 118
flags now [32m 0-----C[0m
1 cycles

[33m 4810 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002c77:00000001[0m

[33m 4811 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000076
0x76 - 0x25 - 0x0 = 0x51
118 - 37 - 0 = 81
flags now [32m 0-----C[0m
1 cycles

[33m 4812 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000007:00000001[0m

[33m 4813 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 4816 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 4818 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 4819 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff6c] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 4820 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002c77
1 cycles
put_reg (r2) = 01002c77
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c76:01002c77[0m

[33m 4821 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff68] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 4822 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 4823 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m__$prout:			[0m
[33m 4826 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffff9c
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 9cd ffd ffd 07d
get_reg (r6) = 01002c77
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 77d 2cd 00d 01d
2 cycles
[36mREGS:  isp 07ffff0c:07ffff04[0m

[33m 4828 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c77:01002dc0[0m

[33m 4829 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffff9c:00000001[0m

[33m 4830 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002c76:00000001[0m

[33m 4831 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002c77
1 cycles
put_reg (r1) = 01002c77
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002c77[0m

[33m 4832 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c77:00000001[0m

[33m 4833 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 4834 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff00
MEM[07ffff00] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff04:07ffff00[0m

[43;30m_fwrite:			[0m
[33m 4837 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 4838 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 4839 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002c77
1 cycles
put_reg (r14) = 01002c77
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002c77[0m

[33m 4840 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002c77:00000001[0m

[33m 4841 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 4843 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 4844 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 4847 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 4848 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002c77
1 cycles
put_reg (r2) = 01002c77
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002c77[0m

[33m 4849 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 4850 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002c77
get_reg (r3) = 00000001
write(1,0x1002c77,1)
MEM[01002c77] => 76d
vwrite(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 4856 10027a9: 02          rts               [0m
MEM[07ffff00] => 32p 05p 00p 01d
put_reg (r0) = 07ffff04
fast return bonus
3 cycles
[36mREGS:  isp 07ffff00:07ffff04[0m

[43;30m__$prout+18:			[0m
[33m 4859 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 4860 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 4861 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 4862 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff04
MEM[07ffff04] => 77d 2cd 00d 01d
put_reg (r0) = 07ffff08
put_reg (r6) = 01002c77
MEM[07ffff08] => 9cd ffd ffd 07d
put_reg (r0) = 07ffff0c
put_reg (r7) = 07ffff9c
MEM[07ffff0c] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff10
5 cycles
[36mREGS:  r6 01002dc0:01002c77  r7 00000001:07ffff9c  isp 07ffff04:07ffff10[0m

[43;30m__Printf+83:			[0m
[33m 4867 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 4868 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff6c] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 4869 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 4870 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff94] => 07d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x7 + 0x0 = 0x8
1 + 7 + 0 = 8
flags now [32m 0------[0m
put_reg (r10) = 00000008
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000008  psw 0------C:0-------[0m

[33m 4873 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000008
1 cycles
MEM[07ffff94] <= 08d 00d 00d 00d
flags now [32m 0------[0m

[33m 4875 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002c77
get_reg (r11) = 00000001
0x1 + 0x1002c77 + 0x0 = 0x1002c78
1 + 16788599 + 0 = 16788600
flags now [32m 0------[0m
put_reg (r11) = 01002c78
1 cycles
[36mREGS:  r11 00000001:01002c78[0m

[33m 4876 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000076
0x76 - 0x25 - 0x0 = 0x51
118 - 37 - 0 = 81
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 4877 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 4880 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000076
0x76 - 0x0 - 0x0 = 0x76
118 - 0 - 0 = 118
flags now [32m 0-----C[0m
1 cycles

[33m 4882 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 4883 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002c78
1 cycles
put_reg (r6) = 01002c78
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c77:01002c78[0m

[33m 4884 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 4887 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002c78
MEM[01002c78] => 61d
1 cycles
put_reg (r12) = 00000061
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 00000076:00000061[0m

[33m 4889 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000061
0x61 - 0x0 - 0x0 = 0x61
97 - 0 - 0 = 97
flags now [32m 0-----C[0m
1 cycles

[33m 4891 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002c78:00000001[0m

[33m 4892 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000061
0x61 - 0x25 - 0x0 = 0x3c
97 - 37 - 0 = 60
flags now [32m 0-----C[0m
1 cycles

[33m 4893 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000008:00000001[0m

[33m 4894 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 4897 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 4899 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 4900 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff6c] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 4901 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002c78
1 cycles
put_reg (r2) = 01002c78
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c77:01002c78[0m

[33m 4902 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff68] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 4903 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 4904 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m__$prout:			[0m
[33m 4907 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffff9c
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 9cd ffd ffd 07d
get_reg (r6) = 01002c78
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 78d 2cd 00d 01d
2 cycles
[36mREGS:  isp 07ffff0c:07ffff04[0m

[33m 4909 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c78:01002dc0[0m

[33m 4910 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffff9c:00000001[0m

[33m 4911 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002c77:00000001[0m

[33m 4912 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002c78
1 cycles
put_reg (r1) = 01002c78
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002c78[0m

[33m 4913 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c78:00000001[0m

[33m 4914 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 4915 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff00
MEM[07ffff00] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff04:07ffff00[0m

[43;30m_fwrite:			[0m
[33m 4918 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 4919 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 4920 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002c78
1 cycles
put_reg (r14) = 01002c78
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002c78[0m

[33m 4921 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002c78:00000001[0m

[33m 4922 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 4924 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 4925 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 4928 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 4929 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002c78
1 cycles
put_reg (r2) = 01002c78
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002c78[0m

[33m 4930 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 4931 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002c78
get_reg (r3) = 00000001
write(1,0x1002c78,1)
MEM[01002c78] => 61d
awrite(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 4937 10027a9: 02          rts               [0m
MEM[07ffff00] => 32p 05p 00p 01d
put_reg (r0) = 07ffff04
fast return bonus
3 cycles
[36mREGS:  isp 07ffff00:07ffff04[0m

[43;30m__$prout+18:			[0m
[33m 4940 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 4941 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 4942 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 4943 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff04
MEM[07ffff04] => 78d 2cd 00d 01d
put_reg (r0) = 07ffff08
put_reg (r6) = 01002c78
MEM[07ffff08] => 9cd ffd ffd 07d
put_reg (r0) = 07ffff0c
put_reg (r7) = 07ffff9c
MEM[07ffff0c] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff10
5 cycles
[36mREGS:  r6 01002dc0:01002c78  r7 00000001:07ffff9c  isp 07ffff04:07ffff10[0m

[43;30m__Printf+83:			[0m
[33m 4948 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 4949 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff6c] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 4950 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 4951 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff94] => 08d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x8 + 0x0 = 0x9
1 + 8 + 0 = 9
flags now [32m 0------[0m
put_reg (r10) = 00000009
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000009  psw 0------C:0-------[0m

[33m 4954 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000009
1 cycles
MEM[07ffff94] <= 09d 00d 00d 00d
flags now [32m 0------[0m

[33m 4956 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002c78
get_reg (r11) = 00000001
0x1 + 0x1002c78 + 0x0 = 0x1002c79
1 + 16788600 + 0 = 16788601
flags now [32m 0------[0m
put_reg (r11) = 01002c79
1 cycles
[36mREGS:  r11 00000001:01002c79[0m

[33m 4957 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000061
0x61 - 0x25 - 0x0 = 0x3c
97 - 37 - 0 = 60
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 4958 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 4961 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000061
0x61 - 0x0 - 0x0 = 0x61
97 - 0 - 0 = 97
flags now [32m 0-----C[0m
1 cycles

[33m 4963 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 4964 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002c79
1 cycles
put_reg (r6) = 01002c79
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c78:01002c79[0m

[33m 4965 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 4968 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002c79
MEM[01002c79] => 6cd
1 cycles
put_reg (r12) = 0000006c
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 00000061:0000006c[0m

[33m 4970 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 0000006c
0x6c - 0x0 - 0x0 = 0x6c
108 - 0 - 0 = 108
flags now [32m 0-----C[0m
1 cycles

[33m 4972 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002c79:00000001[0m

[33m 4973 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000006c
0x6c - 0x25 - 0x0 = 0x47
108 - 37 - 0 = 71
flags now [32m 0-----C[0m
1 cycles

[33m 4974 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000009:00000001[0m

[33m 4975 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 4978 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 4980 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 4981 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff6c] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 4982 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002c79
1 cycles
put_reg (r2) = 01002c79
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c78:01002c79[0m

[33m 4983 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff68] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 4984 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 4985 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m__$prout:			[0m
[33m 4988 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffff9c
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 9cd ffd ffd 07d
get_reg (r6) = 01002c79
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 79d 2cd 00d 01d
2 cycles
[36mREGS:  isp 07ffff0c:07ffff04[0m

[33m 4990 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c79:01002dc0[0m

[33m 4991 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffff9c:00000001[0m

[33m 4992 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002c78:00000001[0m

[33m 4993 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002c79
1 cycles
put_reg (r1) = 01002c79
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002c79[0m

[33m 4994 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c79:00000001[0m

[33m 4995 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 4996 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff00
MEM[07ffff00] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff04:07ffff00[0m

[43;30m_fwrite:			[0m
[33m 4999 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 5000 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 5001 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002c79
1 cycles
put_reg (r14) = 01002c79
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002c79[0m

[33m 5002 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002c79:00000001[0m

[33m 5003 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 5005 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 5006 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 5009 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 5010 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002c79
1 cycles
put_reg (r2) = 01002c79
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002c79[0m

[33m 5011 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 5012 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002c79
get_reg (r3) = 00000001
write(1,0x1002c79,1)
MEM[01002c79] => 6cd
lwrite(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 5018 10027a9: 02          rts               [0m
MEM[07ffff00] => 32p 05p 00p 01d
put_reg (r0) = 07ffff04
fast return bonus
3 cycles
[36mREGS:  isp 07ffff00:07ffff04[0m

[43;30m__$prout+18:			[0m
[33m 5021 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 5022 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 5023 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 5024 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff04
MEM[07ffff04] => 79d 2cd 00d 01d
put_reg (r0) = 07ffff08
put_reg (r6) = 01002c79
MEM[07ffff08] => 9cd ffd ffd 07d
put_reg (r0) = 07ffff0c
put_reg (r7) = 07ffff9c
MEM[07ffff0c] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff10
5 cycles
[36mREGS:  r6 01002dc0:01002c79  r7 00000001:07ffff9c  isp 07ffff04:07ffff10[0m

[43;30m__Printf+83:			[0m
[33m 5029 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 5030 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff6c] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 5031 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 5032 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff94] => 09d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x9 + 0x0 = 0xa
1 + 9 + 0 = 10
flags now [32m 0------[0m
put_reg (r10) = 0000000a
Rt now 10
3 cycles
[36mREGS:  r10 00000001:0000000a  psw 0------C:0-------[0m

[33m 5035 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 0000000a
1 cycles
MEM[07ffff94] <= 0ad 00d 00d 00d
flags now [32m 0------[0m

[33m 5037 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002c79
get_reg (r11) = 00000001
0x1 + 0x1002c79 + 0x0 = 0x1002c7a
1 + 16788601 + 0 = 16788602
flags now [32m 0------[0m
put_reg (r11) = 01002c7a
1 cycles
[36mREGS:  r11 00000001:01002c7a[0m

[33m 5038 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000006c
0x6c - 0x25 - 0x0 = 0x47
108 - 37 - 0 = 71
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 5039 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 5042 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 0000006c
0x6c - 0x0 - 0x0 = 0x6c
108 - 0 - 0 = 108
flags now [32m 0-----C[0m
1 cycles

[33m 5044 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 5045 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002c7a
1 cycles
put_reg (r6) = 01002c7a
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c79:01002c7a[0m

[33m 5046 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 5049 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002c7a
MEM[01002c7a] => 75d
1 cycles
put_reg (r12) = 00000075
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 0000006c:00000075[0m

[33m 5051 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000075
0x75 - 0x0 - 0x0 = 0x75
117 - 0 - 0 = 117
flags now [32m 0-----C[0m
1 cycles

[33m 5053 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002c7a:00000001[0m

[33m 5054 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000075
0x75 - 0x25 - 0x0 = 0x50
117 - 37 - 0 = 80
flags now [32m 0-----C[0m
1 cycles

[33m 5055 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 0000000a:00000001[0m

[33m 5056 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 5059 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 5061 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 5062 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff6c] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 5063 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002c7a
1 cycles
put_reg (r2) = 01002c7a
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c79:01002c7a[0m

[33m 5064 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff68] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 5065 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 5066 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m__$prout:			[0m
[33m 5069 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffff9c
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 9cd ffd ffd 07d
get_reg (r6) = 01002c7a
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 7ad 2cd 00d 01d
2 cycles
[36mREGS:  isp 07ffff0c:07ffff04[0m

[33m 5071 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c7a:01002dc0[0m

[33m 5072 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffff9c:00000001[0m

[33m 5073 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002c79:00000001[0m

[33m 5074 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002c7a
1 cycles
put_reg (r1) = 01002c7a
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002c7a[0m

[33m 5075 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c7a:00000001[0m

[33m 5076 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 5077 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff00
MEM[07ffff00] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff04:07ffff00[0m

[43;30m_fwrite:			[0m
[33m 5080 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 5081 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 5082 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002c7a
1 cycles
put_reg (r14) = 01002c7a
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002c7a[0m

[33m 5083 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002c7a:00000001[0m

[33m 5084 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 5086 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 5087 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 5090 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 5091 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002c7a
1 cycles
put_reg (r2) = 01002c7a
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002c7a[0m

[33m 5092 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 5093 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002c7a
get_reg (r3) = 00000001
write(1,0x1002c7a,1)
MEM[01002c7a] => 75d
uwrite(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 5099 10027a9: 02          rts               [0m
MEM[07ffff00] => 32p 05p 00p 01d
put_reg (r0) = 07ffff04
fast return bonus
3 cycles
[36mREGS:  isp 07ffff00:07ffff04[0m

[43;30m__$prout+18:			[0m
[33m 5102 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 5103 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 5104 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 5105 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff04
MEM[07ffff04] => 7ad 2cd 00d 01d
put_reg (r0) = 07ffff08
put_reg (r6) = 01002c7a
MEM[07ffff08] => 9cd ffd ffd 07d
put_reg (r0) = 07ffff0c
put_reg (r7) = 07ffff9c
MEM[07ffff0c] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff10
5 cycles
[36mREGS:  r6 01002dc0:01002c7a  r7 00000001:07ffff9c  isp 07ffff04:07ffff10[0m

[43;30m__Printf+83:			[0m
[33m 5110 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 5111 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff6c] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 5112 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 5113 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff94] => 0ad 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0xa + 0x0 = 0xb
1 + 10 + 0 = 11
flags now [32m 0------[0m
put_reg (r10) = 0000000b
Rt now 10
3 cycles
[36mREGS:  r10 00000001:0000000b  psw 0------C:0-------[0m

[33m 5116 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 0000000b
1 cycles
MEM[07ffff94] <= 0bd 00d 00d 00d
flags now [32m 0------[0m

[33m 5118 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002c7a
get_reg (r11) = 00000001
0x1 + 0x1002c7a + 0x0 = 0x1002c7b
1 + 16788602 + 0 = 16788603
flags now [32m 0------[0m
put_reg (r11) = 01002c7b
1 cycles
[36mREGS:  r11 00000001:01002c7b[0m

[33m 5119 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000075
0x75 - 0x25 - 0x0 = 0x50
117 - 37 - 0 = 80
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 5120 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 5123 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000075
0x75 - 0x0 - 0x0 = 0x75
117 - 0 - 0 = 117
flags now [32m 0-----C[0m
1 cycles

[33m 5125 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 5126 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002c7b
1 cycles
put_reg (r6) = 01002c7b
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c7a:01002c7b[0m

[33m 5127 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 5130 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002c7b
MEM[01002c7b] => 65d
1 cycles
put_reg (r12) = 00000065
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 00000075:00000065[0m

[33m 5132 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000065
0x65 - 0x0 - 0x0 = 0x65
101 - 0 - 0 = 101
flags now [32m 0-----C[0m
1 cycles

[33m 5134 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002c7b:00000001[0m

[33m 5135 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000065
0x65 - 0x25 - 0x0 = 0x40
101 - 37 - 0 = 64
flags now [32m 0-----C[0m
1 cycles

[33m 5136 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 0000000b:00000001[0m

[33m 5137 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 5140 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 5142 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 5143 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff6c] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 5144 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002c7b
1 cycles
put_reg (r2) = 01002c7b
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c7a:01002c7b[0m

[33m 5145 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff68] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 5146 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 5147 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m__$prout:			[0m
[33m 5150 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffff9c
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 9cd ffd ffd 07d
get_reg (r6) = 01002c7b
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 7bd 2cd 00d 01d
2 cycles
[36mREGS:  isp 07ffff0c:07ffff04[0m

[33m 5152 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c7b:01002dc0[0m

[33m 5153 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffff9c:00000001[0m

[33m 5154 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002c7a:00000001[0m

[33m 5155 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002c7b
1 cycles
put_reg (r1) = 01002c7b
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002c7b[0m

[33m 5156 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c7b:00000001[0m

[33m 5157 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 5158 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff00
MEM[07ffff00] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff04:07ffff00[0m

[43;30m_fwrite:			[0m
[33m 5161 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 5162 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 5163 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002c7b
1 cycles
put_reg (r14) = 01002c7b
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002c7b[0m

[33m 5164 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002c7b:00000001[0m

[33m 5165 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 5167 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 5168 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 5171 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 5172 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002c7b
1 cycles
put_reg (r2) = 01002c7b
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002c7b[0m

[33m 5173 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 5174 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002c7b
get_reg (r3) = 00000001
write(1,0x1002c7b,1)
MEM[01002c7b] => 65d
ewrite(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 5180 10027a9: 02          rts               [0m
MEM[07ffff00] => 32p 05p 00p 01d
put_reg (r0) = 07ffff04
fast return bonus
3 cycles
[36mREGS:  isp 07ffff00:07ffff04[0m

[43;30m__$prout+18:			[0m
[33m 5183 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 5184 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 5185 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 5186 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff04
MEM[07ffff04] => 7bd 2cd 00d 01d
put_reg (r0) = 07ffff08
put_reg (r6) = 01002c7b
MEM[07ffff08] => 9cd ffd ffd 07d
put_reg (r0) = 07ffff0c
put_reg (r7) = 07ffff9c
MEM[07ffff0c] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff10
5 cycles
[36mREGS:  r6 01002dc0:01002c7b  r7 00000001:07ffff9c  isp 07ffff04:07ffff10[0m

[43;30m__Printf+83:			[0m
[33m 5191 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 5192 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff6c] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 5193 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 5194 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff94] => 0bd 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0xb + 0x0 = 0xc
1 + 11 + 0 = 12
flags now [32m 0------[0m
put_reg (r10) = 0000000c
Rt now 10
3 cycles
[36mREGS:  r10 00000001:0000000c  psw 0------C:0-------[0m

[33m 5197 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 0000000c
1 cycles
MEM[07ffff94] <= 0cd 00d 00d 00d
flags now [32m 0------[0m

[33m 5199 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002c7b
get_reg (r11) = 00000001
0x1 + 0x1002c7b + 0x0 = 0x1002c7c
1 + 16788603 + 0 = 16788604
flags now [32m 0------[0m
put_reg (r11) = 01002c7c
1 cycles
[36mREGS:  r11 00000001:01002c7c[0m

[33m 5200 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000065
0x65 - 0x25 - 0x0 = 0x40
101 - 37 - 0 = 64
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 5201 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 5204 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000065
0x65 - 0x0 - 0x0 = 0x65
101 - 0 - 0 = 101
flags now [32m 0-----C[0m
1 cycles

[33m 5206 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 5207 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002c7c
1 cycles
put_reg (r6) = 01002c7c
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c7b:01002c7c[0m

[33m 5208 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 5211 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002c7c
MEM[01002c7c] => 3ad
1 cycles
put_reg (r12) = 0000003a
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 00000065:0000003a[0m

[33m 5213 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 0000003a
0x3a - 0x0 - 0x0 = 0x3a
58 - 0 - 0 = 58
flags now [32m 0-----C[0m
1 cycles

[33m 5215 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002c7c:00000001[0m

[33m 5216 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000003a
0x3a - 0x25 - 0x0 = 0x15
58 - 37 - 0 = 21
flags now [32m 0-----C[0m
1 cycles

[33m 5217 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 0000000c:00000001[0m

[33m 5218 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 5221 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 5223 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 5224 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff6c] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 5225 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002c7c
1 cycles
put_reg (r2) = 01002c7c
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c7b:01002c7c[0m

[33m 5226 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff68] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 5227 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 5228 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m__$prout:			[0m
[33m 5231 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffff9c
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 9cd ffd ffd 07d
get_reg (r6) = 01002c7c
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 7cd 2cd 00d 01d
2 cycles
[36mREGS:  isp 07ffff0c:07ffff04[0m

[33m 5233 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c7c:01002dc0[0m

[33m 5234 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffff9c:00000001[0m

[33m 5235 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002c7b:00000001[0m

[33m 5236 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002c7c
1 cycles
put_reg (r1) = 01002c7c
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002c7c[0m

[33m 5237 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c7c:00000001[0m

[33m 5238 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 5239 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff00
MEM[07ffff00] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff04:07ffff00[0m

[43;30m_fwrite:			[0m
[33m 5242 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 5243 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 5244 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002c7c
1 cycles
put_reg (r14) = 01002c7c
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002c7c[0m

[33m 5245 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002c7c:00000001[0m

[33m 5246 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 5248 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 5249 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 5252 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 5253 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002c7c
1 cycles
put_reg (r2) = 01002c7c
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002c7c[0m

[33m 5254 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 5255 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002c7c
get_reg (r3) = 00000001
write(1,0x1002c7c,1)
MEM[01002c7c] => 3ad
:write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 5261 10027a9: 02          rts               [0m
MEM[07ffff00] => 32p 05p 00p 01d
put_reg (r0) = 07ffff04
fast return bonus
3 cycles
[36mREGS:  isp 07ffff00:07ffff04[0m

[43;30m__$prout+18:			[0m
[33m 5264 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 5265 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 5266 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 5267 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff04
MEM[07ffff04] => 7cd 2cd 00d 01d
put_reg (r0) = 07ffff08
put_reg (r6) = 01002c7c
MEM[07ffff08] => 9cd ffd ffd 07d
put_reg (r0) = 07ffff0c
put_reg (r7) = 07ffff9c
MEM[07ffff0c] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff10
5 cycles
[36mREGS:  r6 01002dc0:01002c7c  r7 00000001:07ffff9c  isp 07ffff04:07ffff10[0m

[43;30m__Printf+83:			[0m
[33m 5272 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 5273 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff6c] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 5274 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 5275 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff94] => 0cd 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0xc + 0x0 = 0xd
1 + 12 + 0 = 13
flags now [32m 0------[0m
put_reg (r10) = 0000000d
Rt now 10
3 cycles
[36mREGS:  r10 00000001:0000000d  psw 0------C:0-------[0m

[33m 5278 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 0000000d
1 cycles
MEM[07ffff94] <= 0dd 00d 00d 00d
flags now [32m 0------[0m

[33m 5280 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002c7c
get_reg (r11) = 00000001
0x1 + 0x1002c7c + 0x0 = 0x1002c7d
1 + 16788604 + 0 = 16788605
flags now [32m 0------[0m
put_reg (r11) = 01002c7d
1 cycles
[36mREGS:  r11 00000001:01002c7d[0m

[33m 5281 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000003a
0x3a - 0x25 - 0x0 = 0x15
58 - 37 - 0 = 21
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 5282 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 5285 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 0000003a
0x3a - 0x0 - 0x0 = 0x3a
58 - 0 - 0 = 58
flags now [32m 0-----C[0m
1 cycles

[33m 5287 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 5288 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002c7d
1 cycles
put_reg (r6) = 01002c7d
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c7c:01002c7d[0m

[33m 5289 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 5292 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002c7d
MEM[01002c7d] => 20d
1 cycles
put_reg (r12) = 00000020
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 0000003a:00000020[0m

[33m 5294 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000020
0x20 - 0x0 - 0x0 = 0x20
32 - 0 - 0 = 32
flags now [32m 0-----C[0m
1 cycles

[33m 5296 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002c7d:00000001[0m

[33m 5297 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000020
0x20 - 0x25 - 0x0 = 0xfffffffffffffffb
32 - 37 - 0 = -5
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0------C:0----S--[0m

[33m 5298 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0---S--[0m
[36mREGS:  r10 0000000d:00000001[0m

[33m 5299 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 5302 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 5304 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 5305 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff6c] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 5306 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002c7d
1 cycles
put_reg (r2) = 01002c7d
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c7c:01002c7d[0m

[33m 5307 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff68] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 5308 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 5309 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m__$prout:			[0m
[33m 5312 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffff9c
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 9cd ffd ffd 07d
get_reg (r6) = 01002c7d
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 7dd 2cd 00d 01d
2 cycles
[36mREGS:  isp 07ffff0c:07ffff04[0m

[33m 5314 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c7d:01002dc0[0m

[33m 5315 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffff9c:00000001[0m

[33m 5316 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002c7c:00000001[0m

[33m 5317 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002c7d
1 cycles
put_reg (r1) = 01002c7d
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002c7d[0m

[33m 5318 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c7d:00000001[0m

[33m 5319 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 5320 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff00
MEM[07ffff00] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff04:07ffff00[0m

[43;30m_fwrite:			[0m
[33m 5323 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 5324 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 5325 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002c7d
1 cycles
put_reg (r14) = 01002c7d
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002c7d[0m

[33m 5326 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002c7d:00000001[0m

[33m 5327 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 5329 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 5330 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 5333 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 5334 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002c7d
1 cycles
put_reg (r2) = 01002c7d
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002c7d[0m

[33m 5335 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 5336 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002c7d
get_reg (r3) = 00000001
write(1,0x1002c7d,1)
MEM[01002c7d] => 20d
 write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 5342 10027a9: 02          rts               [0m
MEM[07ffff00] => 32p 05p 00p 01d
put_reg (r0) = 07ffff04
fast return bonus
3 cycles
[36mREGS:  isp 07ffff00:07ffff04[0m

[43;30m__$prout+18:			[0m
[33m 5345 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 5346 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 5347 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 5348 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff04
MEM[07ffff04] => 7dd 2cd 00d 01d
put_reg (r0) = 07ffff08
put_reg (r6) = 01002c7d
MEM[07ffff08] => 9cd ffd ffd 07d
put_reg (r0) = 07ffff0c
put_reg (r7) = 07ffff9c
MEM[07ffff0c] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff10
5 cycles
[36mREGS:  r6 01002dc0:01002c7d  r7 00000001:07ffff9c  isp 07ffff04:07ffff10[0m

[43;30m__Printf+83:			[0m
[33m 5353 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 5354 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff6c] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 5355 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 5356 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff94] => 0dd 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0xd + 0x0 = 0xe
1 + 13 + 0 = 14
flags now [32m 0------[0m
put_reg (r10) = 0000000e
Rt now 10
3 cycles
[36mREGS:  r10 00000001:0000000e  psw 0------C:0-------[0m

[33m 5359 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 0000000e
1 cycles
MEM[07ffff94] <= 0ed 00d 00d 00d
flags now [32m 0------[0m

[33m 5361 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002c7d
get_reg (r11) = 00000001
0x1 + 0x1002c7d + 0x0 = 0x1002c7e
1 + 16788605 + 0 = 16788606
flags now [32m 0------[0m
put_reg (r11) = 01002c7e
1 cycles
[36mREGS:  r11 00000001:01002c7e[0m

[33m 5362 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000020
0x20 - 0x25 - 0x0 = 0xfffffffffffffffb
32 - 37 - 0 = -5
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5363 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 5366 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000020
0x20 - 0x0 - 0x0 = 0x20
32 - 0 - 0 = 32
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 5368 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 5369 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002c7e
1 cycles
put_reg (r6) = 01002c7e
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c7d:01002c7e[0m

[33m 5370 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 5373 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002c7e
MEM[01002c7e] => 20d
1 cycles
put_reg (r12) = 00000020
Rt now 12
flags now [32m 0-----C[0m

[33m 5375 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000020
0x20 - 0x0 - 0x0 = 0x20
32 - 0 - 0 = 32
flags now [32m 0-----C[0m
1 cycles

[33m 5377 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002c7e:00000001[0m

[33m 5378 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000020
0x20 - 0x25 - 0x0 = 0xfffffffffffffffb
32 - 37 - 0 = -5
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0------C:0----S--[0m

[33m 5379 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0---S--[0m
[36mREGS:  r10 0000000e:00000001[0m

[33m 5380 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 5383 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 5385 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 5386 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff6c] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 5387 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002c7e
1 cycles
put_reg (r2) = 01002c7e
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c7d:01002c7e[0m

[33m 5388 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff68] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 5389 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 5390 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m__$prout:			[0m
[33m 5393 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffff9c
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 9cd ffd ffd 07d
get_reg (r6) = 01002c7e
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 7ed 2cd 00d 01d
2 cycles
[36mREGS:  isp 07ffff0c:07ffff04[0m

[33m 5395 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c7e:01002dc0[0m

[33m 5396 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffff9c:00000001[0m

[33m 5397 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002c7d:00000001[0m

[33m 5398 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002c7e
1 cycles
put_reg (r1) = 01002c7e
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002c7e[0m

[33m 5399 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c7e:00000001[0m

[33m 5400 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 5401 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff00
MEM[07ffff00] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff04:07ffff00[0m

[43;30m_fwrite:			[0m
[33m 5404 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 5405 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 5406 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002c7e
1 cycles
put_reg (r14) = 01002c7e
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002c7e[0m

[33m 5407 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002c7e:00000001[0m

[33m 5408 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 5410 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 5411 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 5414 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 5415 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002c7e
1 cycles
put_reg (r2) = 01002c7e
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002c7e[0m

[33m 5416 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 5417 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002c7e
get_reg (r3) = 00000001
write(1,0x1002c7e,1)
MEM[01002c7e] => 20d
 write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 5423 10027a9: 02          rts               [0m
MEM[07ffff00] => 32p 05p 00p 01d
put_reg (r0) = 07ffff04
fast return bonus
3 cycles
[36mREGS:  isp 07ffff00:07ffff04[0m

[43;30m__$prout+18:			[0m
[33m 5426 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 5427 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 5428 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 5429 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff04
MEM[07ffff04] => 7ed 2cd 00d 01d
put_reg (r0) = 07ffff08
put_reg (r6) = 01002c7e
MEM[07ffff08] => 9cd ffd ffd 07d
put_reg (r0) = 07ffff0c
put_reg (r7) = 07ffff9c
MEM[07ffff0c] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff10
5 cycles
[36mREGS:  r6 01002dc0:01002c7e  r7 00000001:07ffff9c  isp 07ffff04:07ffff10[0m

[43;30m__Printf+83:			[0m
[33m 5434 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 5435 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff6c] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 5436 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 5437 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff94] => 0ed 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0xe + 0x0 = 0xf
1 + 14 + 0 = 15
flags now [32m 0------[0m
put_reg (r10) = 0000000f
Rt now 10
3 cycles
[36mREGS:  r10 00000001:0000000f  psw 0------C:0-------[0m

[33m 5440 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 0000000f
1 cycles
MEM[07ffff94] <= 0fd 00d 00d 00d
flags now [32m 0------[0m

[33m 5442 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002c7e
get_reg (r11) = 00000001
0x1 + 0x1002c7e + 0x0 = 0x1002c7f
1 + 16788606 + 0 = 16788607
flags now [32m 0------[0m
put_reg (r11) = 01002c7f
1 cycles
[36mREGS:  r11 00000001:01002c7f[0m

[33m 5443 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000020
0x20 - 0x25 - 0x0 = 0xfffffffffffffffb
32 - 37 - 0 = -5
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5444 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 5447 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000020
0x20 - 0x0 - 0x0 = 0x20
32 - 0 - 0 = 32
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 5449 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 5450 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002c7f
1 cycles
put_reg (r6) = 01002c7f
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c7e:01002c7f[0m

[33m 5451 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 5454 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002c7f
MEM[01002c7f] => 20d
1 cycles
put_reg (r12) = 00000020
Rt now 12
flags now [32m 0-----C[0m

[33m 5456 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000020
0x20 - 0x0 - 0x0 = 0x20
32 - 0 - 0 = 32
flags now [32m 0-----C[0m
1 cycles

[33m 5458 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002c7f:00000001[0m

[33m 5459 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000020
0x20 - 0x25 - 0x0 = 0xfffffffffffffffb
32 - 37 - 0 = -5
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0------C:0----S--[0m

[33m 5460 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0---S--[0m
[36mREGS:  r10 0000000f:00000001[0m

[33m 5461 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 5464 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 5466 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 5467 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff6c] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 5468 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002c7f
1 cycles
put_reg (r2) = 01002c7f
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c7e:01002c7f[0m

[33m 5469 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff68] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 5470 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 5471 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m__$prout:			[0m
[33m 5474 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffff9c
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 9cd ffd ffd 07d
get_reg (r6) = 01002c7f
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 7fd 2cd 00d 01d
2 cycles
[36mREGS:  isp 07ffff0c:07ffff04[0m

[33m 5476 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c7f:01002dc0[0m

[33m 5477 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffff9c:00000001[0m

[33m 5478 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002c7e:00000001[0m

[33m 5479 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002c7f
1 cycles
put_reg (r1) = 01002c7f
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002c7f[0m

[33m 5480 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c7f:00000001[0m

[33m 5481 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 5482 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff00
MEM[07ffff00] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff04:07ffff00[0m

[43;30m_fwrite:			[0m
[33m 5485 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 5486 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 5487 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002c7f
1 cycles
put_reg (r14) = 01002c7f
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002c7f[0m

[33m 5488 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002c7f:00000001[0m

[33m 5489 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 5491 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 5492 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 5495 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 5496 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002c7f
1 cycles
put_reg (r2) = 01002c7f
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002c7f[0m

[33m 5497 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 5498 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002c7f
get_reg (r3) = 00000001
write(1,0x1002c7f,1)
MEM[01002c7f] => 20d
 write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 5504 10027a9: 02          rts               [0m
MEM[07ffff00] => 32p 05p 00p 01d
put_reg (r0) = 07ffff04
fast return bonus
3 cycles
[36mREGS:  isp 07ffff00:07ffff04[0m

[43;30m__$prout+18:			[0m
[33m 5507 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 5508 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 5509 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 5510 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff04
MEM[07ffff04] => 7fd 2cd 00d 01d
put_reg (r0) = 07ffff08
put_reg (r6) = 01002c7f
MEM[07ffff08] => 9cd ffd ffd 07d
put_reg (r0) = 07ffff0c
put_reg (r7) = 07ffff9c
MEM[07ffff0c] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff10
5 cycles
[36mREGS:  r6 01002dc0:01002c7f  r7 00000001:07ffff9c  isp 07ffff04:07ffff10[0m

[43;30m__Printf+83:			[0m
[33m 5515 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 5516 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff6c] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 5517 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 5518 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff94] => 0fd 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0xf + 0x0 = 0x10
1 + 15 + 0 = 16
flags now [32m 0------[0m
put_reg (r10) = 00000010
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000010  psw 0------C:0-------[0m

[33m 5521 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000010
1 cycles
MEM[07ffff94] <= 10d 00d 00d 00d
flags now [32m 0------[0m

[33m 5523 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002c7f
get_reg (r11) = 00000001
0x1 + 0x1002c7f + 0x0 = 0x1002c80
1 + 16788607 + 0 = 16788608
flags now [32m 0------[0m
put_reg (r11) = 01002c80
1 cycles
[36mREGS:  r11 00000001:01002c80[0m

[33m 5524 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000020
0x20 - 0x25 - 0x0 = 0xfffffffffffffffb
32 - 37 - 0 = -5
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5525 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 5528 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000020
0x20 - 0x0 - 0x0 = 0x20
32 - 0 - 0 = 32
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 5530 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 5531 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002c80
1 cycles
put_reg (r6) = 01002c80
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c7f:01002c80[0m

[33m 5532 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 5535 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002c80
MEM[01002c80] => 25d
1 cycles
put_reg (r12) = 00000025
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 00000020:00000025[0m

[33m 5537 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000025
0x25 - 0x0 - 0x0 = 0x25
37 - 0 - 0 = 37
flags now [32m 0-----C[0m
1 cycles

[33m 5539 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002c80:00000001[0m

[33m 5540 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000025
0x25 - 0x25 - 0x0 = 0x0
37 - 37 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 5541 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r10 00000010:00000001[0m

[33m 5542 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = false
1 cycles

[33m 5543 100067c: 71baff      add	#-1, r11, r10  [0m
get_reg (r11) = 00000001
0xffffffff + 0x1 + 0x0 = 0x100000000
-1 + 1 + 0 = 0
flags now [32m 0----ZC[0m
put_reg (r10) = 00000000
1 cycles
[36mREGS:  r10 00000001:00000000[0m

[33m 5544 100067f: 610a        cmp	#0, r10       [0m
get_reg (r10) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 5545 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = true
3 cycles

[33m 5548 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002c80
get_reg (r11) = 00000001
0x1 + 0x1002c80 + 0x0 = 0x1002c81
1 + 16788608 + 0 = 16788609
flags now [32m 0------[0m
put_reg (r11) = 01002c81
1 cycles
[36mREGS:  r11 00000001:01002c81  psw 0-----ZC:0-------[0m

[33m 5549 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000025
0x25 - 0x25 - 0x0 = 0x0
37 - 37 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 5550 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = false
1 cycles

[33m 5551 10006a3: 610c        cmp	#0, r12       [0m
get_reg (r12) = 00000025
0x25 - 0x0 - 0x0 = 0x25
37 - 0 - 0 = 37
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 5552 10006a5: 660c        mov.l	#0, r12     [0m
1 cycles
put_reg (r12) = 00000000
flags now [32m 0-----C[0m
[36mREGS:  r12 00000025:00000000[0m

[33m 5553 10006a7: fcdbe1      scne.l	r14        [0m
cond[1] !Z = true
put_reg (r14) = 00000001
1 cycles
[36mREGS:  r14 01002c7f:00000001[0m

[33m 5554 10006aa: 4be6        add	r14, r6       [0m
get_reg (r14) = 00000001
get_reg (r6) = 01002c80
0x1002c80 + 0x1 + 0x0 = 0x1002c81
16788608 + 1 + 0 = 16788609
flags now [32m 0------[0m
put_reg (r6) = 01002c81
1 cycles
[36mREGS:  r6 01002c80:01002c81  psw 0------C:0-------[0m

[33m 5555 10006ac: 3e8f00      mov.l	#0, 124[r0]  [0m
1 cycles
MEM[07ffff8c] <= 00d 00d 00d 00d
flags now [32m 0------[0m

[33m 5556 10006af: ec8e        mov.l	[r8], r14   [0m
get_reg (r8) = 01002e5c
MEM[01002e5c] => e0d 28d 00d 01d
1 cycles
put_reg (r14) = 010028e0
Rt now 14
flags now [32m 0------[0m
[36mREGS:  r14 00000001:010028e0[0m

[33m 5557 10006b1: 716501      add	#1, r6, r5    [0m
get_reg (r6) = 01002c81
0x1 + 0x1002c81 + 0x0 = 0x1002c82
1 + 16788609 + 0 = 16788610
flags now [32m 0------[0m
put_reg (r5) = 01002c82
1 cycles
[36mREGS:  r5 00000005:01002c82[0m

[33m 5558 10006b4: 586f        movu.b	[r6], r15  [0m
get_reg (r6) = 01002c81
MEM[01002c81] => 6cd
1 cycles
put_reg (r15) = 0000006c
Rt now 15
flags now [32m 0------[0m
[36mREGS:  r15 00000017:0000006c[0m

[33m 5559 10006b6: fedfee      movu.w	[r15, r14], r14  [0m
register 15 load stall
get_reg (r15) = 0000006c
get_reg (r14) = 010028e0
MEM[010029b8] => 10d 00d
put_reg (r14) = 00000010
Rt now 14
1 cycles
[36mREGS:  r14 010028e0:00000010[0m

[33m 5561 10006b9: 7c5e        btst	#5, r14      [0m
register 14 load stall
get_reg (r14) = 00000010
flags now [32m 0----Z-[0m
1 cycles
[36mREGS:  psw 0-------:0-----Z-[0m

[33m 5563 10006bb: 2016        beq.b	0x010006d1  [0m
cond[0] Z = true
3 cycles

[33m 5566 10006d1: fd386e      movu.b	[r6+], r14  [0m
get_reg (r6) = 01002c81
MEM[01002c81] => 6cd
get_reg (r6) = 01002c81
put_reg (r6) = 01002c82
1 cycles
put_reg (r14) = 0000006c
Rt now 14
flags now [32m 0----Z-[0m
[36mREGS:  r6 01002c81:01002c82  r14 00000010:0000006c[0m

[33m 5567 10006d4: 755e24      cmp	#36, r14      [0m
register 14 load stall
get_reg (r14) = 0000006c
0x6c - 0x24 - 0x0 = 0x48
108 - 36 - 0 = 72
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----Z-:0------C[0m

[33m 5569 10006d7: 19          bne.s	0x010006e0  [0m
cond[1] !Z = true
3 cycles

[33m 5572 10006e0: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002c81
1 cycles
put_reg (r6) = 01002c81
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c82:01002c81[0m

[33m 5573 10006e2: 3e8f00      mov.l	#0, 124[r0]  [0m
1 cycles
MEM[07ffff8c] <= 00d 00d 00d 00d
flags now [32m 0-----C[0m

[33m 5574 10006e5: 660b        mov.l	#0, r11     [0m
1 cycles
put_reg (r11) = 00000000
flags now [32m 0-----C[0m
[36mREGS:  r11 01002c81:00000000[0m

[33m 5575 10006e7: ef6c        mov.l	r6, r12     [0m
get_reg (r6) = 01002c81
1 cycles
put_reg (r12) = 01002c81
flags now [32m 0-----C[0m
[36mREGS:  r12 00000000:01002c81[0m

[33m 5576 10006e9: e70b1e      mov.l	r11, 120[r0]  [0m
get_reg (r11) = 00000000
1 cycles
MEM[07ffff88] <= 00d 00d 00d 00d
flags now [32m 0-----C[0m

[33m 5577 10006ec: e70b1d      mov.l	r11, 116[r0]  [0m
get_reg (r11) = 00000000
1 cycles
MEM[07ffff84] <= 00d 00d 00d 00d
flags now [32m 0-----C[0m

[33m 5578 10006ef: e70b1c      mov.l	r11, 112[r0]  [0m
get_reg (r11) = 00000000
1 cycles
MEM[07ffff80] <= 00d 00d 00d 00d
flags now [32m 0-----C[0m

[33m 5579 10006f2: e70b1b      mov.l	r11, 108[r0]  [0m
get_reg (r11) = 00000000
1 cycles
MEM[07ffff7c] <= 00d 00d 00d 00d
flags now [32m 0-----C[0m

[33m 5580 10006f5: e70b1a      mov.l	r11, 104[r0]  [0m
get_reg (r11) = 00000000
1 cycles
MEM[07ffff78] <= 00d 00d 00d 00d
flags now [32m 0-----C[0m

[33m 5581 10006f8: e70b19      mov.l	r11, 100[r0]  [0m
get_reg (r11) = 00000000
1 cycles
MEM[07ffff74] <= 00d 00d 00d 00d
flags now [32m 0-----C[0m

[33m 5582 10006fb: f9049020    mov.b	#32, 144[r0]  [0m
1 cycles
MEM[07ffffa0] <= 20d
flags now [32m 0-----C[0m

[33m 5583 10006ff: d70b46      mov.w	r11, 140[r0]  [0m
get_reg (r11) = 00000000
1 cycles
MEM[07ffff9c] <= 00d 00d
flags now [32m 0-----C[0m

[33m 5584 1000702: 58c2        movu.b	[r12], r2  [0m
get_reg (r12) = 01002c81
MEM[01002c81] => 6cd
1 cycles
put_reg (r2) = 0000006c
Rt now 2
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c7f:0000006c[0m

[33m 5585 1000704: ef91        mov.l	r9, r1      [0m
get_reg (r9) = 0100280c
1 cycles
put_reg (r1) = 0100280c
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:0100280c[0m

[33m 5586 1000706: 052b0b00    bsr.a	0x01001231  [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 0au 07u 00u 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m_strchr:			[0m
[33m 5589 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 0100280c
MEM[0100280c] => 20d
1 cycles
put_reg (r14) = 00000020
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 0000006c:00000020[0m

[33m 5590 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 0100280c
0x1 + 0x100280c + 0x0 = 0x100280d
1 + 16787468 + 0 = 16787469
flags now [32m 0------[0m
put_reg (r15) = 0100280d
1 cycles
[36mREGS:  r15 0000006c:0100280d  psw 0------C:0-------[0m

[33m 5591 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 0000006c
1 cycles
put_reg (r5) = 0000006c
flags now [32m 0------[0m
[36mREGS:  r5 01002c82:0000006c[0m

[33m 5592 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 0000006c
get_reg (r14) = 00000020
0x20 - 0x6c - 0x0 = 0xffffffffffffffb4
32 - 108 - 0 = -76
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5593 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 5594 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 00000020
0x20 - 0x0 - 0x0 = 0x20
32 - 0 - 0 = 32
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 5595 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 0100280d
1 cycles
put_reg (r1) = 0100280d
flags now [32m 0-----C[0m
[36mREGS:  r1 0100280c:0100280d[0m

[33m 5596 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 5599 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 0100280d
MEM[0100280d] => 2bd
1 cycles
put_reg (r14) = 0000002b
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 00000020:0000002b[0m

[33m 5600 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 0100280d
0x1 + 0x100280d + 0x0 = 0x100280e
1 + 16787469 + 0 = 16787470
flags now [32m 0------[0m
put_reg (r15) = 0100280e
1 cycles
[36mREGS:  r15 0100280d:0100280e  psw 0------C:0-------[0m

[33m 5601 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 0000006c
1 cycles
put_reg (r5) = 0000006c
flags now [32m 0------[0m

[33m 5602 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 0000006c
get_reg (r14) = 0000002b
0x2b - 0x6c - 0x0 = 0xffffffffffffffbf
43 - 108 - 0 = -65
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5603 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 5604 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 0000002b
0x2b - 0x0 - 0x0 = 0x2b
43 - 0 - 0 = 43
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 5605 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 0100280e
1 cycles
put_reg (r1) = 0100280e
flags now [32m 0-----C[0m
[36mREGS:  r1 0100280d:0100280e[0m

[33m 5606 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 5609 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 0100280e
MEM[0100280e] => 2dd
1 cycles
put_reg (r14) = 0000002d
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 0000002b:0000002d[0m

[33m 5610 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 0100280e
0x1 + 0x100280e + 0x0 = 0x100280f
1 + 16787470 + 0 = 16787471
flags now [32m 0------[0m
put_reg (r15) = 0100280f
1 cycles
[36mREGS:  r15 0100280e:0100280f  psw 0------C:0-------[0m

[33m 5611 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 0000006c
1 cycles
put_reg (r5) = 0000006c
flags now [32m 0------[0m

[33m 5612 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 0000006c
get_reg (r14) = 0000002d
0x2d - 0x6c - 0x0 = 0xffffffffffffffc1
45 - 108 - 0 = -63
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5613 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 5614 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 0000002d
0x2d - 0x0 - 0x0 = 0x2d
45 - 0 - 0 = 45
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 5615 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 0100280f
1 cycles
put_reg (r1) = 0100280f
flags now [32m 0-----C[0m
[36mREGS:  r1 0100280e:0100280f[0m

[33m 5616 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 5619 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 0100280f
MEM[0100280f] => 23d
1 cycles
put_reg (r14) = 00000023
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 0000002d:00000023[0m

[33m 5620 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 0100280f
0x1 + 0x100280f + 0x0 = 0x1002810
1 + 16787471 + 0 = 16787472
flags now [32m 0------[0m
put_reg (r15) = 01002810
1 cycles
[36mREGS:  r15 0100280f:01002810  psw 0------C:0-------[0m

[33m 5621 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 0000006c
1 cycles
put_reg (r5) = 0000006c
flags now [32m 0------[0m

[33m 5622 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 0000006c
get_reg (r14) = 00000023
0x23 - 0x6c - 0x0 = 0xffffffffffffffb7
35 - 108 - 0 = -73
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5623 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 5624 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 00000023
0x23 - 0x0 - 0x0 = 0x23
35 - 0 - 0 = 35
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 5625 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002810
1 cycles
put_reg (r1) = 01002810
flags now [32m 0-----C[0m
[36mREGS:  r1 0100280f:01002810[0m

[33m 5626 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 5629 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002810
MEM[01002810] => 30d
1 cycles
put_reg (r14) = 00000030
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 00000023:00000030[0m

[33m 5630 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002810
0x1 + 0x1002810 + 0x0 = 0x1002811
1 + 16787472 + 0 = 16787473
flags now [32m 0------[0m
put_reg (r15) = 01002811
1 cycles
[36mREGS:  r15 01002810:01002811  psw 0------C:0-------[0m

[33m 5631 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 0000006c
1 cycles
put_reg (r5) = 0000006c
flags now [32m 0------[0m

[33m 5632 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 0000006c
get_reg (r14) = 00000030
0x30 - 0x6c - 0x0 = 0xffffffffffffffc4
48 - 108 - 0 = -60
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5633 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 5634 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 00000030
0x30 - 0x0 - 0x0 = 0x30
48 - 0 - 0 = 48
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 5635 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002811
1 cycles
put_reg (r1) = 01002811
flags now [32m 0-----C[0m
[36mREGS:  r1 01002810:01002811[0m

[33m 5636 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 5639 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002811
MEM[01002811] => 2cd
1 cycles
put_reg (r14) = 0000002c
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 00000030:0000002c[0m

[33m 5640 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002811
0x1 + 0x1002811 + 0x0 = 0x1002812
1 + 16787473 + 0 = 16787474
flags now [32m 0------[0m
put_reg (r15) = 01002812
1 cycles
[36mREGS:  r15 01002811:01002812  psw 0------C:0-------[0m

[33m 5641 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 0000006c
1 cycles
put_reg (r5) = 0000006c
flags now [32m 0------[0m

[33m 5642 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 0000006c
get_reg (r14) = 0000002c
0x2c - 0x6c - 0x0 = 0xffffffffffffffc0
44 - 108 - 0 = -64
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5643 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 5644 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 0000002c
0x2c - 0x0 - 0x0 = 0x2c
44 - 0 - 0 = 44
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 5645 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002812
1 cycles
put_reg (r1) = 01002812
flags now [32m 0-----C[0m
[36mREGS:  r1 01002811:01002812[0m

[33m 5646 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 5649 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002812
MEM[01002812] => 3bd
1 cycles
put_reg (r14) = 0000003b
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 0000002c:0000003b[0m

[33m 5650 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002812
0x1 + 0x1002812 + 0x0 = 0x1002813
1 + 16787474 + 0 = 16787475
flags now [32m 0------[0m
put_reg (r15) = 01002813
1 cycles
[36mREGS:  r15 01002812:01002813  psw 0------C:0-------[0m

[33m 5651 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 0000006c
1 cycles
put_reg (r5) = 0000006c
flags now [32m 0------[0m

[33m 5652 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 0000006c
get_reg (r14) = 0000003b
0x3b - 0x6c - 0x0 = 0xffffffffffffffcf
59 - 108 - 0 = -49
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5653 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 5654 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 0000003b
0x3b - 0x0 - 0x0 = 0x3b
59 - 0 - 0 = 59
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 5655 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002813
1 cycles
put_reg (r1) = 01002813
flags now [32m 0-----C[0m
[36mREGS:  r1 01002812:01002813[0m

[33m 5656 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 5659 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002813
MEM[01002813] => 3ad
1 cycles
put_reg (r14) = 0000003a
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 0000003b:0000003a[0m

[33m 5660 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002813
0x1 + 0x1002813 + 0x0 = 0x1002814
1 + 16787475 + 0 = 16787476
flags now [32m 0------[0m
put_reg (r15) = 01002814
1 cycles
[36mREGS:  r15 01002813:01002814  psw 0------C:0-------[0m

[33m 5661 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 0000006c
1 cycles
put_reg (r5) = 0000006c
flags now [32m 0------[0m

[33m 5662 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 0000006c
get_reg (r14) = 0000003a
0x3a - 0x6c - 0x0 = 0xffffffffffffffce
58 - 108 - 0 = -50
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5663 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 5664 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 0000003a
0x3a - 0x0 - 0x0 = 0x3a
58 - 0 - 0 = 58
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 5665 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002814
1 cycles
put_reg (r1) = 01002814
flags now [32m 0-----C[0m
[36mREGS:  r1 01002813:01002814[0m

[33m 5666 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 5669 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002814
MEM[01002814] => 5fd
1 cycles
put_reg (r14) = 0000005f
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 0000003a:0000005f[0m

[33m 5670 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002814
0x1 + 0x1002814 + 0x0 = 0x1002815
1 + 16787476 + 0 = 16787477
flags now [32m 0------[0m
put_reg (r15) = 01002815
1 cycles
[36mREGS:  r15 01002814:01002815  psw 0------C:0-------[0m

[33m 5671 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 0000006c
1 cycles
put_reg (r5) = 0000006c
flags now [32m 0------[0m

[33m 5672 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 0000006c
get_reg (r14) = 0000005f
0x5f - 0x6c - 0x0 = 0xfffffffffffffff3
95 - 108 - 0 = -13
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5673 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 5674 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 0000005f
0x5f - 0x0 - 0x0 = 0x5f
95 - 0 - 0 = 95
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 5675 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002815
1 cycles
put_reg (r1) = 01002815
flags now [32m 0-----C[0m
[36mREGS:  r1 01002814:01002815[0m

[33m 5676 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 5679 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002815
MEM[01002815] => 00d
1 cycles
put_reg (r14) = 00000000
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 0000005f:00000000[0m

[33m 5680 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002815
0x1 + 0x1002815 + 0x0 = 0x1002816
1 + 16787477 + 0 = 16787478
flags now [32m 0------[0m
put_reg (r15) = 01002816
1 cycles
[36mREGS:  r15 01002815:01002816  psw 0------C:0-------[0m

[33m 5681 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 0000006c
1 cycles
put_reg (r5) = 0000006c
flags now [32m 0------[0m

[33m 5682 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 0000006c
get_reg (r14) = 00000000
0x0 - 0x6c - 0x0 = 0xffffffffffffff94
0 - 108 - 0 = -108
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5683 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 5684 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0----S--:0-----ZC[0m

[33m 5685 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002816
1 cycles
put_reg (r1) = 01002816
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002815:01002816[0m

[33m 5686 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = false
1 cycles

[33m 5687 1001241: 6601        mov.l	#0, r1      [0m
1 cycles
put_reg (r1) = 00000000
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002816:00000000[0m

[33m 5688 1001243: 02          rts               [0m
MEM[07ffff0c] => 0ap 07p 00p 01d
put_reg (r0) = 07ffff10
fast return bonus
3 cycles
[36mREGS:  isp 07ffff0c:07ffff10[0m

[43;30m__Printf+208:			[0m
[33m 5691 100070a: 6101        cmp	#0, r1        [0m
get_reg (r1) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 5692 100070c: 201f        beq.b	0x0100072b  [0m
cond[0] Z = true
3 cycles

[33m 5695 100072b: 58ce        movu.b	[r12], r14  [0m
get_reg (r12) = 01002c81
MEM[01002c81] => 6cd
1 cycles
put_reg (r14) = 0000006c
Rt now 14
flags now [32m 0----ZC[0m
[36mREGS:  r14 00000000:0000006c[0m

[33m 5696 100072d: 755e2a      cmp	#42, r14      [0m
register 14 load stall
get_reg (r14) = 0000006c
0x6c - 0x2a - 0x0 = 0x42
108 - 42 - 0 = 66
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 5698 1000730: 2120        bne.b	0x01000750  [0m
cond[1] !Z = true
3 cycles

[33m 5701 1000750: 660e        mov.l	#0, r14     [0m
1 cycles
put_reg (r14) = 00000000
flags now [32m 0-----C[0m
[36mREGS:  r14 0000006c:00000000[0m

[33m 5702 1000752: efec        mov.l	r14, r12    [0m
get_reg (r14) = 00000000
1 cycles
put_reg (r12) = 00000000
flags now [32m 0-----C[0m
[36mREGS:  r12 01002c81:00000000[0m

[33m 5703 1000754: f9062200    mov.l	#0, 136[r0]  [0m
1 cycles
MEM[07ffff98] <= 00d 00d 00d 00d
flags now [32m 0-----C[0m

[33m 5704 1000758: ec8f        mov.l	[r8], r15   [0m
get_reg (r8) = 01002e5c
MEM[01002e5c] => e0d 28d 00d 01d
1 cycles
put_reg (r15) = 010028e0
Rt now 15
flags now [32m 0-----C[0m
[36mREGS:  r15 01002816:010028e0[0m

[33m 5705 100075a: ff25eb      add	r14, r11, r5  [0m
get_reg (r14) = 00000000
get_reg (r11) = 00000000
0x0 + 0x0 + 0x0 = 0x0
0 + 0 + 0 = 0
flags now [32m 0----Z-[0m
put_reg (r5) = 00000000
1 cycles
[36mREGS:  r5 0000006c:00000000  psw 0------C:0-----Z-[0m

[33m 5706 100075d: fec654      movu.b	[r6, r5], r4  [0m
get_reg (r6) = 01002c81
get_reg (r5) = 00000000
MEM[01002c81] => 6cd
put_reg (r4) = 0000006c
Rt now 4
1 cycles
[36mREGS:  r4 01002dc0:0000006c[0m

[33m 5707 1000760: 4b65        add	r6, r5        [0m
get_reg (r6) = 01002c81
get_reg (r5) = 00000000
0x0 + 0x1002c81 + 0x0 = 0x1002c81
0 + 16788609 + 0 = 16788609
flags now [32m 0------[0m
put_reg (r5) = 01002c81
1 cycles
[36mREGS:  r5 00000000:01002c81  psw 0-----Z-:0-------[0m

[33m 5708 1000762: fed4ff      movu.w	[r4, r15], r15  [0m
get_reg (r4) = 0000006c
get_reg (r15) = 010028e0
MEM[010029b8] => 10d 00d
put_reg (r15) = 00000010
Rt now 15
1 cycles
[36mREGS:  r15 010028e0:00000010[0m

[33m 5709 1000765: 7c5f        btst	#5, r15      [0m
register 15 load stall
get_reg (r15) = 00000010
flags now [32m 0----Z-[0m
1 cycles
[36mREGS:  psw 0-------:0-----Z-[0m

[33m 5711 1000767: 2018        beq.b	0x0100077f  [0m
cond[0] Z = true
3 cycles

[33m 5714 100077f: ef5b        mov.l	r5, r11     [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r5) = 01002c81
1 cycles
put_reg (r11) = 01002c81
flags now [32m 0----Z-[0m
[36mREGS:  r11 00000000:01002c81[0m

[33m 5716 1000781: 58be        movu.b	[r11], r14  [0m
get_reg (r11) = 01002c81
MEM[01002c81] => 6cd
1 cycles
put_reg (r14) = 0000006c
Rt now 14
flags now [32m 0----Z-[0m
[36mREGS:  r14 00000000:0000006c[0m

[33m 5717 1000783: 755e2e      cmp	#46, r14      [0m
register 14 load stall
get_reg (r14) = 0000006c
0x6c - 0x2e - 0x0 = 0x3e
108 - 46 - 0 = 62
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----Z-:0------C[0m

[33m 5719 1000786: 2142        bne.b	0x010007c8  [0m
cond[1] !Z = true
3 cycles

[33m 5722 10007c8: f90620ff    mov.l	#-1, 128[r0]  [0m
1 cycles
MEM[07ffff90] <= ffd ffd ffd ffd
flags now [32m 0-----C[0m

[33m 5723 10007cc: 58b2        movu.b	[r11], r2  [0m
get_reg (r11) = 01002c81
MEM[01002c81] => 6cd
1 cycles
put_reg (r2) = 0000006c
Rt now 2
flags now [32m 0-----C[0m

[33m 5724 10007ce: fb62302d0001  mov.l	#0x1002d30, r6  [0m
1 cycles
put_reg (r6) = 01002d30
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c81:01002d30[0m

[33m 5725 10007d4: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002d30
1 cycles
put_reg (r1) = 01002d30
flags now [32m 0-----C[0m
[36mREGS:  r1 00000000:01002d30[0m

[33m 5726 10007d6: 055b0a00    bsr.a	0x01001231  [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= dau 07u 00u 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m_strchr:			[0m
[33m 5729 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002d30
MEM[01002d30] => 68d
1 cycles
put_reg (r14) = 00000068
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 0000006c:00000068[0m

[33m 5730 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002d30
0x1 + 0x1002d30 + 0x0 = 0x1002d31
1 + 16788784 + 0 = 16788785
flags now [32m 0------[0m
put_reg (r15) = 01002d31
1 cycles
[36mREGS:  r15 00000010:01002d31  psw 0------C:0-------[0m

[33m 5731 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 0000006c
1 cycles
put_reg (r5) = 0000006c
flags now [32m 0------[0m
[36mREGS:  r5 01002c81:0000006c[0m

[33m 5732 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 0000006c
get_reg (r14) = 00000068
0x68 - 0x6c - 0x0 = 0xfffffffffffffffc
104 - 108 - 0 = -4
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5733 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 5734 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 00000068
0x68 - 0x0 - 0x0 = 0x68
104 - 0 - 0 = 104
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 5735 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002d31
1 cycles
put_reg (r1) = 01002d31
flags now [32m 0-----C[0m
[36mREGS:  r1 01002d30:01002d31[0m

[33m 5736 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 5739 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002d31
MEM[01002d31] => 6ad
1 cycles
put_reg (r14) = 0000006a
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 00000068:0000006a[0m

[33m 5740 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002d31
0x1 + 0x1002d31 + 0x0 = 0x1002d32
1 + 16788785 + 0 = 16788786
flags now [32m 0------[0m
put_reg (r15) = 01002d32
1 cycles
[36mREGS:  r15 01002d31:01002d32  psw 0------C:0-------[0m

[33m 5741 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 0000006c
1 cycles
put_reg (r5) = 0000006c
flags now [32m 0------[0m

[33m 5742 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 0000006c
get_reg (r14) = 0000006a
0x6a - 0x6c - 0x0 = 0xfffffffffffffffe
106 - 108 - 0 = -2
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 5743 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 5744 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 0000006a
0x6a - 0x0 - 0x0 = 0x6a
106 - 0 - 0 = 106
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 5745 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002d32
1 cycles
put_reg (r1) = 01002d32
flags now [32m 0-----C[0m
[36mREGS:  r1 01002d31:01002d32[0m

[33m 5746 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 5749 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002d32
MEM[01002d32] => 6cd
1 cycles
put_reg (r14) = 0000006c
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 0000006a:0000006c[0m

[33m 5750 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002d32
0x1 + 0x1002d32 + 0x0 = 0x1002d33
1 + 16788786 + 0 = 16788787
flags now [32m 0------[0m
put_reg (r15) = 01002d33
1 cycles
[36mREGS:  r15 01002d32:01002d33  psw 0------C:0-------[0m

[33m 5751 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 0000006c
1 cycles
put_reg (r5) = 0000006c
flags now [32m 0------[0m

[33m 5752 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 0000006c
get_reg (r14) = 0000006c
0x6c - 0x6c - 0x0 = 0x0
108 - 108 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 5753 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = true
3 cycles

[33m 5756 1001243: 02          rts               [0m
MEM[07ffff0c] => dap 07p 00p 01d
put_reg (r0) = 07ffff10
fast return bonus
3 cycles
[36mREGS:  isp 07ffff0c:07ffff10[0m

[43;30m__Printf+416:			[0m
[33m 5759 10007da: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002d32
0x1002d32 - 0x0 - 0x0 = 0x1002d32
16788786 - 0 - 0 = 16788786
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 5760 10007dc: 660e        mov.l	#0, r14     [0m
1 cycles
put_reg (r14) = 00000000
flags now [32m 0-----C[0m
[36mREGS:  r14 0000006c:00000000[0m

[33m 5761 10007de: 14          beq.s	0x010007e2  [0m
cond[0] Z = false
1 cycles

[33m 5762 10007df: fd38be      movu.b	[r11+], r14  [0m
get_reg (r11) = 01002c81
MEM[01002c81] => 6cd
get_reg (r11) = 01002c81
put_reg (r11) = 01002c82
1 cycles
put_reg (r14) = 0000006c
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r11 01002c81:01002c82  r14 00000000:0000006c[0m

[33m 5763 10007e2: 610e        cmp	#0, r14       [0m
register 14 load stall
get_reg (r14) = 0000006c
0x6c - 0x0 - 0x0 = 0x6c
108 - 0 - 0 = 108
flags now [32m 0-----C[0m
1 cycles

[33m 5765 10007e4: c70e8e      mov.b	r14, 142[r0]  [0m
get_reg (r14) = 0000006c
1 cycles
MEM[07ffff9e] <= 6cd
flags now [32m 0-----C[0m

[33m 5766 10007e7: 210f        bne.b	0x010007f6  [0m
cond[1] !Z = true
near forward branch bonus
2 cycles

[33m 5768 10007f6: 755e68      cmp	#104, r14     [0m
get_reg (r14) = 0000006c
0x6c - 0x68 - 0x0 = 0x4
108 - 104 - 0 = 4
flags now [32m 0-----C[0m
1 cycles

[33m 5769 10007f9: 18          bne.s	0x01000801  [0m
cond[1] !Z = true
3 cycles

[33m 5772 1000801: 755e76      cmp	#118, r14     [0m
get_reg (r14) = 0000006c
0x6c - 0x76 - 0x0 = 0xfffffffffffffff6
108 - 118 - 0 = -10
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0------C:0----S--[0m

[33m 5773 1000804: 18          bne.s	0x0100080c  [0m
cond[1] !Z = true
3 cycles

[33m 5776 100080c: 755e6c      cmp	#108, r14     [0m
get_reg (r14) = 0000006c
0x6c - 0x6c - 0x0 = 0x0
108 - 108 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0----S--:0-----ZC[0m

[33m 5777 100080f: 18          bne.s	0x01000817  [0m
cond[1] !Z = false
1 cycles

[33m 5778 1000810: 58bf        movu.b	[r11], r15  [0m
get_reg (r11) = 01002c82
MEM[01002c82] => 69d
1 cycles
put_reg (r15) = 00000069
Rt now 15
flags now [32m 0----ZC[0m
[36mREGS:  r15 01002d33:00000069[0m

[33m 5779 1000812: 755f76      cmp	#118, r15     [0m
register 15 load stall
get_reg (r15) = 00000069
0x69 - 0x76 - 0x0 = 0xfffffffffffffff3
105 - 118 - 0 = -13
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-----ZC:0----S--[0m

[33m 5781 1000815: 202f        beq.b	0x01000844  [0m
cond[0] Z = false
1 cycles

[33m 5782 1000817: 755e76      cmp	#118, r14     [0m
get_reg (r14) = 0000006c
0x6c - 0x76 - 0x0 = 0xfffffffffffffff6
108 - 118 - 0 = -10
flags now [32m 0---S--[0m
1 cycles

[33m 5783 100081a: 18          bne.s	0x01000822  [0m
cond[1] !Z = true
3 cycles

[33m 5786 1000822: 755e68      cmp	#104, r14     [0m
get_reg (r14) = 0000006c
0x6c - 0x68 - 0x0 = 0x4
108 - 104 - 0 = 4
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 5787 1000825: 210e        bne.b	0x01000833  [0m
cond[1] !Z = true
near forward branch bonus
2 cycles

[33m 5789 1000833: 755e6c      cmp	#108, r14     [0m
get_reg (r14) = 0000006c
0x6c - 0x6c - 0x0 = 0x0
108 - 108 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 5790 1000836: 2119        bne.b	0x0100084f  [0m
cond[1] !Z = false
1 cycles

[33m 5791 1000838: 58be        movu.b	[r11], r14  [0m
get_reg (r11) = 01002c82
MEM[01002c82] => 69d
1 cycles
put_reg (r14) = 00000069
Rt now 14
flags now [32m 0----ZC[0m
[36mREGS:  r14 0000006c:00000069[0m

[33m 5792 100083a: 755e6c      cmp	#108, r14     [0m
register 14 load stall
get_reg (r14) = 00000069
0x69 - 0x6c - 0x0 = 0xfffffffffffffffd
105 - 108 - 0 = -3
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-----ZC:0----S--[0m

[33m 5794 100083d: 2112        bne.b	0x0100084f  [0m
cond[1] !Z = true
3 cycles

[33m 5797 100084f: af8e        mov.l	124[r0], r6  [0m
1 cycle branch alignment penalty
1 cycles
MEM[07ffff8c] => 00d 00d 00d 00d
1 cycles
put_reg (r6) = 00000000
Rt now 6
flags now [32m 0---S--[0m
[36mREGS:  r6 01002d30:00000000[0m

[33m 5799 1000851: 6106        cmp	#0, r6        [0m
register 6 load stall
get_reg (r6) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0----S--:0-----ZC[0m

[33m 5801 1000853: 2b1c        ble.b	0x0100086f  [0m
cond[11] (S^O)|Z = true
3 cycles

[33m 5804 100086f: 58b3        movu.b	[r11], r3  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r11) = 01002c82
MEM[01002c82] => 69d
1 cycles
put_reg (r3) = 00000069
Rt now 3
flags now [32m 0----ZC[0m
[36mREGS:  r3 00000001:00000069[0m

[33m 5806 1000871: 710404      add	#4, r0, r4    [0m
0x4 + 0x7ffff10 + 0x0 = 0x7ffff14
4 + 134217488 + 0 = 134217492
flags now [32m 0------[0m
put_reg (r4) = 07ffff14
1 cycles
[36mREGS:  r4 0000006c:07ffff14  psw 0-----ZC:0-------[0m

[33m 5807 1000874: 71024c      add	#76, r0, r2   [0m
0x4c + 0x7ffff10 + 0x0 = 0x7ffff5c
76 + 134217488 + 0 = 134217564
flags now [32m 0------[0m
put_reg (r2) = 07ffff5c
1 cycles
[36mREGS:  r2 0000006c:07ffff5c[0m

[33m 5808 1000877: 710150      add	#80, r0, r1   [0m
0x50 + 0x7ffff10 + 0x0 = 0x7ffff60
80 + 134217488 + 0 = 134217568
flags now [32m 0------[0m
put_reg (r1) = 07ffff60
1 cycles
[36mREGS:  r1 01002d32:07ffff60[0m

[33m 5809 100087a: 05330200    bsr.a	0x01000aad  [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 7eu 08u 00u 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m__Putfld:			[0m
[33m 5812 1000aad: 6e69        pushm	r6-r9       [0m
get_reg (r9) = 0100280c
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 0cd 28d 00d 01d
get_reg (r8) = 01002e5c
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 5cd 2ed 00d 01d
get_reg (r7) = 07ffff9c
put_reg (r0) = 07ffff00
MEM[07ffff00] <= 9cu ffu ffu 07d
get_reg (r6) = 00000000
put_reg (r0) = 07fffefc
MEM[07fffefc] <= 00d 00d 00d 00d
4 cycles
[36mREGS:  isp 07ffff0c:07fffefc[0m

[33m 5816 1000aaf: 6040        sub	#4, r0        [0m
0x7fffefc - 0x4 - 0x0 = 0x7fffef8
134217468 - 4 - 0 = 134217464
flags now [32m 0-----C[0m
put_reg (r0) = 07fffef8
1 cycles
[36mREGS:  isp 07fffefc:07fffef8  psw 0-------:0------C[0m

[33m 5817 1000ab1: 755325      cmp	#37, r3       [0m
get_reg (r3) = 00000069
0x69 - 0x25 - 0x0 = 0x44
105 - 37 - 0 = 68
flags now [32m 0-----C[0m
1 cycles

[33m 5818 1000ab4: ef3e        mov.l	r3, r14     [0m
get_reg (r3) = 00000069
1 cycles
put_reg (r14) = 00000069
flags now [32m 0-----C[0m

[33m 5819 1000ab6: ef15        mov.l	r1, r5      [0m
get_reg (r1) = 07ffff60
1 cycles
put_reg (r5) = 07ffff60
flags now [32m 0-----C[0m
[36mREGS:  r5 0000006c:07ffff60[0m

[33m 5820 1000ab8: 754f25      mov.l	#37, r15    [0m
1 cycles
put_reg (r15) = 00000025
flags now [32m 0-----C[0m
[36mREGS:  r15 00000069:00000025[0m

[33m 5821 1000abb: 3a7604      beq.w	0x01000f31  [0m
cond[0] Z = false
1 cycles

[33m 5822 1000abe: 755341      cmp	#65, r3       [0m
get_reg (r3) = 00000069
0x69 - 0x41 - 0x0 = 0x28
105 - 65 - 0 = 40
flags now [32m 0-----C[0m
1 cycles

[33m 5823 1000ac1: 75412d      mov.l	#45, r1     [0m
1 cycles
put_reg (r1) = 0000002d
flags now [32m 0-----C[0m
[36mREGS:  r1 07ffff60:0000002d[0m

[33m 5824 1000ac4: 754620      mov.l	#32, r6     [0m
1 cycles
put_reg (r6) = 00000020
flags now [32m 0-----C[0m
[36mREGS:  r6 00000000:00000020[0m

[33m 5825 1000ac7: 75472b      mov.l	#43, r7     [0m
1 cycles
put_reg (r7) = 0000002b
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffff9c:0000002b[0m

[33m 5826 1000aca: 3a0702      beq.w	0x01000cd1  [0m
cond[0] Z = false
1 cycles

[33m 5827 1000acd: 7138bb      add	#-69, r3, r8  [0m
get_reg (r3) = 00000069
0xffffffbb + 0x69 + 0x0 = 0x100000024
-69 + 105 + 0 = 36
flags now [32m 0-----C[0m
put_reg (r8) = 00000024
1 cycles
[36mREGS:  r8 01002e5c:00000024[0m

[33m 5828 1000ad0: 6138        cmp	#3, r8        [0m
get_reg (r8) = 00000024
0x24 - 0x3 - 0x0 = 0x21
36 - 3 - 0 = 33
flags now [32m 0-----C[0m
1 cycles

[33m 5829 1000ad2: 2205        bc.b	0x01000ad7   [0m
cond[2] C = true
near forward branch bonus
2 cycles

[33m 5831 1000ad7: 755353      cmp	#83, r3       [0m
get_reg (r3) = 00000069
0x69 - 0x53 - 0x0 = 0x16
105 - 83 - 0 = 22
flags now [32m 0-----C[0m
1 cycles

[33m 5832 1000ada: fb86ff      mov.l	#-1, r8     [0m
1 cycles
put_reg (r8) = ffffffff
flags now [32m 0-----C[0m
[36mREGS:  r8 00000024:ffffffff[0m

[33m 5833 1000add: 3ac903      beq.w	0x01000ea6  [0m
cond[0] Z = false
1 cycles

[33m 5834 1000ae0: 755358      cmp	#88, r3       [0m
get_reg (r3) = 00000069
0x69 - 0x58 - 0x0 = 0x11
105 - 88 - 0 = 17
flags now [32m 0-----C[0m
1 cycles

[33m 5835 1000ae3: 3a5501      beq.w	0x01000c38  [0m
cond[0] Z = false
1 cycles

[33m 5836 1000ae6: 755361      cmp	#97, r3       [0m
get_reg (r3) = 00000069
0x69 - 0x61 - 0x0 = 0x8
105 - 97 - 0 = 8
flags now [32m 0-----C[0m
1 cycles

[33m 5837 1000ae9: 3ae801      beq.w	0x01000cd1  [0m
cond[0] Z = false
1 cycles

[33m 5838 1000aec: 755363      cmp	#99, r3       [0m
get_reg (r3) = 00000069
0x69 - 0x63 - 0x0 = 0x6
105 - 99 - 0 = 6
flags now [32m 0-----C[0m
1 cycles

[33m 5839 1000aef: 205e        beq.b	0x01000b4d  [0m
cond[0] Z = false
1 cycles

[33m 5840 1000af1: 755364      cmp	#100, r3      [0m
get_reg (r3) = 00000069
0x69 - 0x64 - 0x0 = 0x5
105 - 100 - 0 = 5
flags now [32m 0-----C[0m
1 cycles

[33m 5841 1000af4: 3ab000      beq.w	0x01000ba4  [0m
cond[0] Z = false
1 cycles

[33m 5842 1000af7: 71399b      add	#-101, r3, r9  [0m
get_reg (r3) = 00000069
0xffffff9b + 0x69 + 0x0 = 0x100000004
-101 + 105 + 0 = 4
flags now [32m 0-----C[0m
put_reg (r9) = 00000004
1 cycles
[36mREGS:  r9 0100280c:00000004[0m

[33m 5843 1000afa: 6139        cmp	#3, r9        [0m
get_reg (r9) = 00000004
0x4 - 0x3 - 0x0 = 0x1
4 - 3 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 5844 1000afc: 2205        bc.b	0x01000b01   [0m
cond[2] C = true
near forward branch bonus
2 cycles

[33m 5846 1000b01: 755369      cmp	#105, r3      [0m
get_reg (r3) = 00000069
0x69 - 0x69 - 0x0 = 0x0
105 - 105 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 5847 1000b04: 3aa000      beq.w	0x01000ba4  [0m
cond[0] Z = true
3 cycles

[33m 5850 1000ba4: ed5f0b      mov.l	44[r5], r15  [0m
get_reg (r5) = 07ffff60
MEM[07ffff8c] => 00d 00d 00d 00d
1 cycles
put_reg (r15) = 00000000
Rt now 15
flags now [32m 0----ZC[0m
[36mREGS:  r15 00000025:00000000[0m

[33m 5851 1000ba7: 59533e      movu.b	62[r5], r3  [0m
get_reg (r5) = 07ffff60
MEM[07ffff9e] => 6cd
1 cycles
put_reg (r3) = 0000006c
Rt now 3
flags now [32m 0----ZC[0m
[36mREGS:  r3 00000069:0000006c[0m

[33m 5852 1000baa: 610f        cmp	#0, r15       [0m
get_reg (r15) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 5853 1000bac: 2734        bn.b	0x01000be0   [0m
cond[7] S = false
1 cycles

[33m 5854 1000bae: 75536c      cmp	#108, r3      [0m
get_reg (r3) = 0000006c
0x6c - 0x6c - 0x0 = 0x0
108 - 108 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 5855 1000bb1: ec2f        mov.l	[r2], r15   [0m
get_reg (r2) = 07ffff5c
MEM[07ffff5c] => d8d ffd ffd 07d
1 cycles
put_reg (r15) = 07ffffd8
Rt now 15
flags now [32m 0----ZC[0m
[36mREGS:  r15 00000000:07ffffd8[0m

[33m 5856 1000bb3: 2017        beq.b	0x01000bca  [0m
cond[0] Z = true
3 cycles

[33m 5859 1000bca: 71f304      add	#4, r15, r3   [0m
get_reg (r15) = 07ffffd8
0x4 + 0x7ffffd8 + 0x0 = 0x7ffffdc
4 + 134217688 + 0 = 134217692
flags now [32m 0------[0m
put_reg (r3) = 07ffffdc
1 cycles
[36mREGS:  r3 0000006c:07ffffdc  psw 0-----ZC:0-------[0m

[33m 5860 1000bcd: e323        mov.l	r3, [r2]    [0m
get_reg (r3) = 07ffffdc
1 cycles
get_reg (r2) = 07ffff5c
MEM[07ffff5c] <= dcd ffd ffd 07d
flags now [32m 0------[0m

[33m 5861 1000bcf: ecff        mov.l	[r15], r15  [0m
get_reg (r15) = 07ffffd8
MEM[07ffffd8] => 03d 00d 00d 00d
1 cycles
put_reg (r15) = 00000003
Rt now 15
flags now [32m 0------[0m
[36mREGS:  r15 07ffffd8:00000003[0m

[33m 5862 1000bd1: fdbff3      shar	#31, r15, r3  [0m
register 15 load stall
get_reg (r15) = 00000003
3 >>= 31
flags now [32m 0----Z-[0m
put_reg (r3) = 00000000
1 cycles
[36mREGS:  r3 07ffffdc:00000000  psw 0-------:0-----Z-[0m

[33m 5864 1000bd4: e35f        mov.l	r15, [r5]   [0m
get_reg (r15) = 00000003
1 cycles
get_reg (r5) = 07ffff60
MEM[07ffff60] <= 03d 00d 00d 00d
flags now [32m 0----Z-[0m

[33m 5865 1000bd6: a05b        mov.l	r3, 4[r5]   [0m
get_reg (r3) = 00000000
1 cycles
get_reg (r5) = 07ffff60
MEM[07ffff64] <= 00d 00d 00d 00d
flags now [32m 0----Z-[0m

[33m 5866 1000bd8: aadb        mov.l	44[r5], r3  [0m
get_reg (r5) = 07ffff60
MEM[07ffff8c] => 00d 00d 00d 00d
1 cycles
put_reg (r3) = 00000000
Rt now 3
flags now [32m 0----Z-[0m

[33m 5867 1000bda: 6013        sub	#1, r3        [0m
register 3 load stall
get_reg (r3) = 00000000
0x0 - 0x1 - 0x0 = 0xffffffffffffffff
0 - 1 - 0 = -1
flags now [32m 0---S--[0m
put_reg (r3) = ffffffff
1 cycles
[36mREGS:  r3 00000000:ffffffff  psw 0-----Z-:0----S--[0m

[33m 5869 1000bdc: a2db        mov.l	r3, 44[r5]  [0m
get_reg (r3) = ffffffff
1 cycles
get_reg (r5) = 07ffff60
MEM[07ffff8c] <= ffd ffd ffd ffd
flags now [32m 0---S--[0m

[33m 5870 1000bde: 2ec6        bra.b	0x01000ba4  [0m
3 cycles

[33m 5873 1000ba4: ed5f0b      mov.l	44[r5], r15  [0m
get_reg (r5) = 07ffff60
MEM[07ffff8c] => ffd ffd ffd ffd
1 cycles
put_reg (r15) = ffffffff
Rt now 15
flags now [32m 0---S--[0m
[36mREGS:  r15 00000003:ffffffff[0m

[33m 5874 1000ba7: 59533e      movu.b	62[r5], r3  [0m
get_reg (r5) = 07ffff60
MEM[07ffff9e] => 6cd
1 cycles
put_reg (r3) = 0000006c
Rt now 3
flags now [32m 0---S--[0m
[36mREGS:  r3 ffffffff:0000006c[0m

[33m 5875 1000baa: 610f        cmp	#0, r15       [0m
get_reg (r15) = ffffffff
0xffffffff - 0x0 - 0x0 = 0xffffffff
-1 - 0 - 0 = -1
flags now [32m 0---S-C[0m
1 cycles
[36mREGS:  psw 0----S--:0----S-C[0m

[33m 5876 1000bac: 2734        bn.b	0x01000be0   [0m
cond[7] S = true
3 cycles

[33m 5879 1000be0: 755368      cmp	#104, r3      [0m
get_reg (r3) = 0000006c
0x6c - 0x68 - 0x0 = 0x4
108 - 104 - 0 = 4
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S-C:0------C[0m

[33m 5880 1000be3: 1d          bne.s	0x01000be8  [0m
cond[1] !Z = true
3 cycles

[33m 5883 1000be8: 755362      cmp	#98, r3       [0m
get_reg (r3) = 0000006c
0x6c - 0x62 - 0x0 = 0xa
108 - 98 - 0 = 10
flags now [32m 0-----C[0m
1 cycles

[33m 5884 1000beb: 1d          bne.s	0x01000bf0  [0m
cond[1] !Z = true
3 cycles

[33m 5887 1000bf0: 755374      cmp	#116, r3      [0m
get_reg (r3) = 0000006c
0x6c - 0x74 - 0x0 = 0xfffffffffffffff8
108 - 116 - 0 = -8
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0------C:0----S--[0m

[33m 5888 1000bf3: 15          beq.s	0x01000bf8  [0m
cond[0] Z = false
1 cycles

[33m 5889 1000bf4: 75537a      cmp	#122, r3      [0m
get_reg (r3) = 0000006c
0x6c - 0x7a - 0x0 = 0xfffffffffffffff2
108 - 122 - 0 = -14
flags now [32m 0---S--[0m
1 cycles

[33m 5890 1000bf7: 1a          bne.s	0x01000c01  [0m
cond[1] !Z = true
3 cycles

[33m 5893 1000c01: ed5f01      mov.l	4[r5], r15  [0m
get_reg (r5) = 07ffff60
MEM[07ffff64] => 00d 00d 00d 00d
1 cycles
put_reg (r15) = 00000000
Rt now 15
flags now [32m 0---S--[0m
[36mREGS:  r15 ffffffff:00000000[0m

[33m 5894 1000c04: 610f        cmp	#0, r15       [0m
register 15 load stall
get_reg (r15) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0----S--:0-----ZC[0m

[33m 5896 1000c06: 260d        bpz.b	0x01000c13  [0m
cond[6] !S = true
near forward branch bonus
2 cycles

[33m 5898 1000c13: bfd1        movu.w	60[r5], r1  [0m
get_reg (r5) = 07ffff60
MEM[07ffff9c] => 00d 00d
1 cycles
put_reg (r1) = 00000000
Rt now 1
flags now [32m 0----ZC[0m
[36mREGS:  r1 0000002d:00000000[0m

[33m 5899 1000c15: 7c11        btst	#1, r1       [0m
register 1 load stall
get_reg (r1) = 00000000
flags now [32m 0----Z-[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-----Z-[0m

[33m 5901 1000c17: 2110        bne.b	0x01000c27  [0m
cond[1] !Z = false
1 cycles

[33m 5902 1000c19: 7c01        btst	#0, r1       [0m
get_reg (r1) = 00000000
flags now [32m 0----Z-[0m
1 cycles

[33m 5903 1000c1b: 3aa500      beq.w	0x01000cc0  [0m
cond[0] Z = true
3 cycles

[33m 5906 1000cc0: ef51        mov.l	r5, r1      [0m
get_reg (r5) = 07ffff60
1 cycles
put_reg (r1) = 07ffff60
flags now [32m 0----Z-[0m
[36mREGS:  r1 00000000:07ffff60[0m

[33m 5907 1000cc2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000069
1 cycles
put_reg (r2) = 00000069
flags now [32m 0----Z-[0m
[36mREGS:  r2 07ffff5c:00000069[0m

[33m 5908 1000cc4: 06895405    add	20[r5].l, r4  [0m
get_reg (r5) = 07ffff60
MEM[07ffff74] => 00d 00d 00d 00d
get_reg (r4) = 07ffff14
0x7ffff14 + 0x0 + 0x0 = 0x7ffff14
134217492 + 0 + 0 = 134217492
flags now [32m 0------[0m
put_reg (r4) = 07ffff14
Rt now 4
3 cycles
[36mREGS:  psw 0-----Z-:0-------[0m

[33m 5911 1000cc8: a154        mov.l	r4, 16[r5]  [0m
register 4 load stall
get_reg (r4) = 07ffff14
1 cycles
get_reg (r5) = 07ffff60
MEM[07ffff70] <= 14d ffd ffd 07d
flags now [32m 0------[0m

[33m 5913 1000cca: 05880b00    bsr.a	0x01001852  [0m
put_reg (r0) = 07fffef4
MEM[07fffef4] <= ced 0cd 00d 01d
3 cycles
[36mREGS:  isp 07fffef8:07fffef4[0m

[43;30m__Litob:			[0m
[33m 5916 1001852: 6e6d        pushm	r6-r13      [0m
get_reg (r13) = 010027d0
put_reg (r0) = 07fffef0
MEM[07fffef0] <= d0d 27d 00d 01d
get_reg (r12) = 00000000
put_reg (r0) = 07fffeec
MEM[07fffeec] <= 00u 00u 00u 00d
get_reg (r11) = 01002c82
put_reg (r0) = 07fffee8
MEM[07fffee8] <= 82d 2cd 00d 01d
get_reg (r10) = 00000000
put_reg (r0) = 07fffee4
MEM[07fffee4] <= 00d 00d 00d 00d
get_reg (r9) = 00000004
put_reg (r0) = 07fffee0
MEM[07fffee0] <= 04u 00u 00u 00d
get_reg (r8) = ffffffff
put_reg (r0) = 07fffedc
MEM[07fffedc] <= ffd ffd ffd ffd
get_reg (r7) = 0000002b
put_reg (r0) = 07fffed8
MEM[07fffed8] <= 2bd 00d 00d 00d
get_reg (r6) = 00000020
put_reg (r0) = 07fffed4
MEM[07fffed4] <= 20d 00d 00d 00d
8 cycles
[36mREGS:  isp 07fffef4:07fffed4[0m

[33m 5924 1001854: fb62bb280001  mov.l	#0x10028bb, r6  [0m
1 cycles
put_reg (r6) = 010028bb
flags now [32m 0------[0m
[36mREGS:  r6 00000020:010028bb[0m

[33m 5925 100185a: fbe2cc280001  mov.l	#0x10028cc, r14  [0m
1 cycles
put_reg (r14) = 010028cc
flags now [32m 0------[0m
[36mREGS:  r14 00000069:010028cc[0m

[33m 5926 1001860: 7100e8      add	#-24, r0, r0  [0m
0xffffffe8 + 0x7fffed4 + 0x0 = 0x107fffebc
-24 + 134217428 + 0 = 134217404
flags now [32m 0-----C[0m
put_reg (r0) = 07fffebc
1 cycles
[36mREGS:  isp 07fffed4:07fffebc  psw 0-------:0------C[0m

[33m 5927 1001863: 755258      cmp	#88, r2       [0m
get_reg (r2) = 00000069
0x69 - 0x58 - 0x0 = 0x11
105 - 88 - 0 = 17
flags now [32m 0-----C[0m
1 cycles

[33m 5928 1001866: fc4be6      stz	r14, r6       [0m
cond[0] Z = false
1 cycles

[33m 5929 1001869: 75526f      cmp	#111, r2      [0m
get_reg (r2) = 00000069
0x69 - 0x6f - 0x0 = 0xfffffffffffffffa
105 - 111 - 0 = -6
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0------C:0----S--[0m

[33m 5930 100186c: ef17        mov.l	r1, r7      [0m
get_reg (r1) = 07ffff60
1 cycles
put_reg (r7) = 07ffff60
flags now [32m 0---S--[0m
[36mREGS:  r7 0000002b:07ffff60[0m

[33m 5931 100186e: 6688        mov.l	#8, r8      [0m
1 cycles
put_reg (r8) = 00000008
flags now [32m 0---S--[0m
[36mREGS:  r8 ffffffff:00000008[0m

[33m 5932 1001870: 200f        beq.b	0x0100187f  [0m
cond[0] Z = false
1 cycles

[33m 5933 1001872: 755278      cmp	#120, r2      [0m
get_reg (r2) = 00000069
0x69 - 0x78 - 0x0 = 0xfffffffffffffff1
105 - 120 - 0 = -15
flags now [32m 0---S--[0m
1 cycles

[33m 5934 1001875: 17          beq.s	0x0100187c  [0m
cond[0] Z = false
1 cycles

[33m 5935 1001876: 755258      cmp	#88, r2       [0m
get_reg (r2) = 00000069
0x69 - 0x58 - 0x0 = 0x11
105 - 88 - 0 = 17
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 5936 1001879: 66a8        mov.l	#10, r8     [0m
1 cycles
put_reg (r8) = 0000000a
flags now [32m 0-----C[0m
[36mREGS:  r8 00000008:0000000a[0m

[33m 5937 100187b: 1c          bne.s	0x0100187f  [0m
cond[1] !Z = true
3 cycles

[33m 5940 100187f: ed7901      mov.l	4[r7], r9   [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r7) = 07ffff60
MEM[07ffff64] => 00d 00d 00d 00d
1 cycles
put_reg (r9) = 00000000
Rt now 9
flags now [32m 0-----C[0m
[36mREGS:  r9 00000004:00000000[0m

[33m 5942 1001882: fdbf8b      shar	#31, r8, r11  [0m
get_reg (r8) = 0000000a
10 >>= 31
flags now [32m 0----Z-[0m
put_reg (r11) = 00000000
1 cycles
[36mREGS:  r11 01002c82:00000000  psw 0------C:0-----Z-[0m

[33m 5943 1001885: 755264      cmp	#100, r2      [0m
get_reg (r2) = 00000069
0x69 - 0x64 - 0x0 = 0x5
105 - 100 - 0 = 5
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----Z-:0------C[0m

[33m 5944 1001888: ec7a        mov.l	[r7], r10   [0m
get_reg (r7) = 07ffff60
MEM[07ffff60] => 03d 00d 00d 00d
1 cycles
put_reg (r10) = 00000003
Rt now 10
flags now [32m 0-----C[0m
[36mREGS:  r10 00000000:00000003[0m

[33m 5945 100188a: fcdbe1      scne.l	r14        [0m
cond[1] !Z = true
put_reg (r14) = 00000001
1 cycles
[36mREGS:  r14 010028cc:00000001[0m

[33m 5946 100188d: 755269      cmp	#105, r2      [0m
get_reg (r2) = 00000069
0x69 - 0x69 - 0x0 = 0x0
105 - 105 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 5947 1001890: fcdbf1      scne.l	r15        [0m
cond[1] !Z = false
put_reg (r15) = 00000000
1 cycles

[33m 5948 1001893: fc33fe      tst	r15, r14      [0m
get_reg (r14) = 00000001
get_reg (r15) = 00000000
0x0 & 0x1 = 0x0
flags now [32m 0----ZC[0m
1 cycles

[33m 5949 1001896: 2110        bne.b	0x010018a6  [0m
cond[1] !Z = false
1 cycles

[33m 5950 1001898: 6109        cmp	#0, r9        [0m
get_reg (r9) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 5951 100189a: 260c        bpz.b	0x010018a6  [0m
cond[6] !S = true
near forward branch bonus
2 cycles

[33m 5953 10018a6: ff5e9a      or	r9, r10, r14   [0m
get_reg (r9) = 00000000
get_reg (r10) = 00000003
0x3 | 0x0 = 0x3
flags now [32m 0-----C[0m
put_reg (r14) = 00000003
1 cycles
[36mREGS:  r14 00000001:00000003  psw 0-----ZC:0------C[0m

[33m 5954 10018a9: 754c18      mov.l	#24, r12    [0m
1 cycles
put_reg (r12) = 00000018
flags now [32m 0-----C[0m
[36mREGS:  r12 00000000:00000018[0m

[33m 5955 10018ac: 19          bne.s	0x010018b5  [0m
cond[1] !Z = true
3 cycles

[33m 5958 10018b5: efa1        mov.l	r10, r1     [0m
get_reg (r10) = 00000003
1 cycles
put_reg (r1) = 00000003
flags now [32m 0-----C[0m
[36mREGS:  r1 07ffff60:00000003[0m

[33m 5959 10018b7: ef92        mov.l	r9, r2      [0m
get_reg (r9) = 00000000
1 cycles
put_reg (r2) = 00000000
flags now [32m 0-----C[0m
[36mREGS:  r2 00000069:00000000[0m

[33m 5960 10018b9: ef83        mov.l	r8, r3      [0m
get_reg (r8) = 0000000a
1 cycles
put_reg (r3) = 0000000a
flags now [32m 0-----C[0m
[36mREGS:  r3 0000006c:0000000a[0m

[33m 5961 10018bb: efb4        mov.l	r11, r4     [0m
get_reg (r11) = 00000000
1 cycles
put_reg (r4) = 00000000
flags now [32m 0-----C[0m
[36mREGS:  r4 07ffff14:00000000[0m

[33m 5962 10018bd: 05990800    bsr.a	0x01002156  [0m
put_reg (r0) = 07fffeb8
MEM[07fffeb8] <= c1u 18u 00u 01d
3 cycles
[36mREGS:  isp 07fffebc:07fffeb8[0m

[43;30m__COM_MOD64u:			[0m
[33m 5965 1002156: fd7cc40000ff  tst	#0xffff0000, r4  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r4) = 00000000
0xffff0000 & 0x0 = 0x0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 5967 100215c: 202b        beq.b	0x01002187  [0m
cond[0] Z = true
3 cycles

[43;30mIXI6DIV:			[0m
[33m 5970 1002187: 6104        cmp	#0, r4        [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r4) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 5972 1002189: 2010        beq.b	0x01002199  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[43;30mIXI4DIV:			[0m
[33m 5974 1002199: fd7cc30000ff  tst	#0xffff0000, r3  [0m
get_reg (r3) = 0000000a
0xffff0000 & 0xa = 0x0
flags now [32m 0----ZC[0m
1 cycles

[33m 5975 100219f: 12          beq.s	0x010021a9  [0m
cond[0] Z = true
3 cycles

[43;30mIXI2DIV:			[0m
[33m 5978 10021a9: 6102        cmp	#0, r2        [0m
get_reg (r2) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 5979 10021ab: 1e          bne.s	0x010021b1  [0m
cond[1] !Z = false
1 cycles

[33m 5980 10021ac: 6101        cmp	#0, r1        [0m
get_reg (r1) = 00000003
0x3 - 0x0 - 0x0 = 0x3
3 - 0 - 0 = 3
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 5981 10021ae: 2123        bne.b	0x010021d1  [0m
cond[1] !Z = true
3 cycles

[43;30mI4I2DIV:			[0m
[33m 5984 10021d1: ef12        mov.l	r1, r2      [0m
get_reg (r1) = 00000003
1 cycles
put_reg (r2) = 00000003
flags now [32m 0-----C[0m
[36mREGS:  r2 00000000:00000003[0m

[33m 5985 10021d3: fc2732      divu	r3, r2       [0m
get_reg (r3) = 0000000a
get_reg (r2) = 00000003
3 / 10 = 0
flags now [32m 0-----C[0m
put_reg (r2) = 00000000
2 cycles
[36mREGS:  r2 00000003:00000000[0m

[33m 5987 10021d6: 4f32        mul	r3, r2        [0m
get_reg (r3) = 0000000a
get_reg (r2) = 00000000
put_reg (r2) = 00000000
1 cycles

[33m 5988 10021d8: 4321        sub	r2, r1        [0m
get_reg (r2) = 00000000
get_reg (r1) = 00000003
0x3 - 0x0 - 0x0 = 0x3
3 - 0 - 0 = 3
flags now [32m 0-----C[0m
put_reg (r1) = 00000003
1 cycles

[33m 5989 10021da: 6602        mov.l	#0, r2      [0m
1 cycles
put_reg (r2) = 00000000
flags now [32m 0-----C[0m

[33m 5990 10021dc: 02          rts               [0m
MEM[07fffeb8] => c1p 18p 00p 01d
put_reg (r0) = 07fffebc
fast return bonus
3 cycles
[36mREGS:  isp 07fffeb8:07fffebc[0m

[43;30m__Litob+111:			[0m
[33m 5993 10018c1: fec611      movu.b	[r6, r1], r1  [0m
get_reg (r6) = 010028bb
get_reg (r1) = 00000003
MEM[010028be] => 33d
put_reg (r1) = 00000033
Rt now 1
1 cycles
[36mREGS:  r1 00000003:00000033[0m

[33m 5994 10018c4: 754d17      mov.l	#23, r13    [0m
1 cycles
put_reg (r13) = 00000017
flags now [32m 0-----C[0m
[36mREGS:  r13 010027d0:00000017[0m

[33m 5995 10018c7: 8589        mov.b	r1, 23[r0]  [0m
get_reg (r1) = 00000033
1 cycles
MEM[07fffed3] <= 33d
flags now [32m 0-----C[0m

[33m 5996 10018c9: efa1        mov.l	r10, r1     [0m
get_reg (r10) = 00000003
1 cycles
put_reg (r1) = 00000003
flags now [32m 0-----C[0m
[36mREGS:  r1 00000033:00000003[0m

[33m 5997 10018cb: ef92        mov.l	r9, r2      [0m
get_reg (r9) = 00000000
1 cycles
put_reg (r2) = 00000000
flags now [32m 0-----C[0m

[33m 5998 10018cd: ef83        mov.l	r8, r3      [0m
get_reg (r8) = 0000000a
1 cycles
put_reg (r3) = 0000000a
flags now [32m 0-----C[0m

[33m 5999 10018cf: efb4        mov.l	r11, r4     [0m
get_reg (r11) = 00000000
1 cycles
put_reg (r4) = 00000000
flags now [32m 0-----C[0m

[33m 6000 10018d1: 05ec0700    bsr.a	0x010020bd  [0m
put_reg (r0) = 07fffeb8
MEM[07fffeb8] <= d5u 18u 00u 01d
3 cycles
[36mREGS:  isp 07fffebc:07fffeb8[0m

[43;30m__COM_DIV64u:			[0m
[33m 6003 10020bd: fd7cc40000ff  tst	#0xffff0000, r4  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r4) = 00000000
0xffff0000 & 0x0 = 0x0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 6005 10020c3: 2037        beq.b	0x010020fa  [0m
cond[0] Z = true
3 cycles

[43;30mIXI6DIV:			[0m
[33m 6008 10020fa: 6104        cmp	#0, r4        [0m
get_reg (r4) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 6009 10020fc: 2010        beq.b	0x0100210c  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[43;30mIXI4DIV:			[0m
[33m 6011 100210c: fd7cc30000ff  tst	#0xffff0000, r3  [0m
get_reg (r3) = 0000000a
0xffff0000 & 0xa = 0x0
flags now [32m 0----ZC[0m
1 cycles

[33m 6012 1002112: 12          beq.s	0x0100211c  [0m
cond[0] Z = true
3 cycles

[43;30mIXI2DIV:			[0m
[33m 6015 100211c: 6102        cmp	#0, r2        [0m
get_reg (r2) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 6016 100211e: 1e          bne.s	0x01002124  [0m
cond[1] !Z = false
1 cycles

[33m 6017 100211f: 6101        cmp	#0, r1        [0m
get_reg (r1) = 00000003
0x3 - 0x0 - 0x0 = 0x3
3 - 0 - 0 = 3
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 6018 1002121: 2131        bne.b	0x01002152  [0m
cond[1] !Z = true
3 cycles

[43;30mI4I2DIV:			[0m
[33m 6021 1002152: fc2731      divu	r3, r1       [0m
get_reg (r3) = 0000000a
get_reg (r1) = 00000003
3 / 10 = 0
flags now [32m 0-----C[0m
put_reg (r1) = 00000000
2 cycles
[36mREGS:  r1 00000003:00000000[0m

[43;30m_i8divU_End:			[0m
[33m 6023 1002155: 02          rts               [0m
MEM[07fffeb8] => d5p 18p 00p 01d
put_reg (r0) = 07fffebc
fast return bonus
3 cycles
[36mREGS:  isp 07fffeb8:07fffebc[0m

[43;30m__Litob+131:			[0m
[33m 6026 10018d5: 71daff      add	#-1, r13, r10  [0m
get_reg (r13) = 00000017
0xffffffff + 0x17 + 0x0 = 0x100000016
-1 + 23 + 0 = 22
flags now [32m 0-----C[0m
put_reg (r10) = 00000016
1 cycles
[36mREGS:  r10 00000003:00000016[0m

[33m 6027 10018d8: ef19        mov.l	r1, r9      [0m
get_reg (r1) = 00000000
1 cycles
put_reg (r9) = 00000000
flags now [32m 0-----C[0m

[33m 6028 10018da: ff5e29      or	r2, r9, r14    [0m
get_reg (r2) = 00000000
get_reg (r9) = 00000000
0x0 | 0x0 = 0x0
flags now [32m 0----ZC[0m
put_reg (r14) = 00000000
1 cycles
[36mREGS:  r14 00000003:00000000  psw 0------C:0-----ZC[0m

[33m 6029 10018dd: 71af01      add	#1, r10, r15  [0m
get_reg (r10) = 00000016
0x1 + 0x16 + 0x0 = 0x17
1 + 22 + 0 = 23
flags now [32m 0------[0m
put_reg (r15) = 00000017
1 cycles
[36mREGS:  r15 00000000:00000017  psw 0-----ZC:0-------[0m

[33m 6030 10018e0: 610e        cmp	#0, r14       [0m
get_reg (r14) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 6031 10018e2: 2023        beq.b	0x01001905  [0m
cond[0] Z = true
3 cycles

[33m 6034 1001905: 6188        cmp	#8, r8        [0m
get_reg (r8) = 0000000a
0xa - 0x8 - 0x0 = 0x2
10 - 8 - 0 = 2
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 6035 1001907: 2121        bne.b	0x01001928  [0m
cond[1] !Z = true
3 cycles

[33m 6038 1001928: a971        mov.l	16[r7], r1  [0m
get_reg (r7) = 07ffff60
MEM[07ffff70] => 14d ffd ffd 07d
1 cycles
put_reg (r1) = 07ffff14
Rt now 1
flags now [32m 0-----C[0m
[36mREGS:  r1 00000000:07ffff14[0m

[33m 6039 100192a: efc3        mov.l	r12, r3     [0m
get_reg (r12) = 00000018
1 cycles
put_reg (r3) = 00000018
flags now [32m 0-----C[0m
[36mREGS:  r3 0000000a:00000018[0m

[33m 6040 100192c: 43d3        sub	r13, r3       [0m
get_reg (r13) = 00000017
get_reg (r3) = 00000018
0x18 - 0x17 - 0x0 = 0x1
24 - 23 - 0 = 1
flags now [32m 0-----C[0m
put_reg (r3) = 00000001
1 cycles
[36mREGS:  r3 00000018:00000001[0m

[33m 6041 100192e: ef02        mov.l	r0, r2      [0m
1 cycles
put_reg (r2) = 07fffebc
flags now [32m 0-----C[0m
[36mREGS:  r2 00000000:07fffebc[0m

[33m 6042 1001930: 4bd2        add	r13, r2       [0m
get_reg (r13) = 00000017
get_reg (r2) = 07fffebc
0x7fffebc + 0x17 + 0x0 = 0x7fffed3
134217404 + 23 + 0 = 134217427
flags now [32m 0------[0m
put_reg (r2) = 07fffed3
1 cycles
[36mREGS:  r2 07fffebc:07fffed3  psw 0------C:0-------[0m

[33m 6043 1001932: a1fb        mov.l	r3, 28[r7]  [0m
get_reg (r3) = 00000001
1 cycles
get_reg (r7) = 07ffff60
MEM[07ffff7c] <= 01d 00d 00d 00d
flags now [32m 0------[0m

[33m 6044 1001934: 7f8f        smovf             [0m
MEM[07fffed3] => 33d
MEM[07ffff14] <= 33d
5 cycles
[36mREGS:  r1 07ffff14:07ffff15  r2 07fffed3:07fffed4  r3 00000001:00000000[0m

[33m 6049 1001936: a9f9        mov.l	28[r7], r1  [0m
get_reg (r7) = 07ffff60
MEM[07ffff7c] => 01d 00d 00d 00d
1 cycles
put_reg (r1) = 00000001
Rt now 1
flags now [32m 0------[0m
[36mREGS:  r1 07ffff15:00000001[0m

[33m 6050 1001938: ab72        mov.l	48[r7], r2  [0m
get_reg (r7) = 07ffff60
MEM[07ffff90] => ffd ffd ffd ffd
1 cycles
put_reg (r2) = ffffffff
Rt now 2
flags now [32m 0------[0m
[36mREGS:  r2 07fffed4:ffffffff[0m

[33m 6051 100193a: 4721        cmp	r2, r1        [0m
register 2 load stall
get_reg (r2) = ffffffff
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles

[33m 6053 100193c: 2809        bge.b	0x01001945  [0m
cond[8] !(S^O) = true
near forward branch bonus
2 cycles

[33m 6055 1001945: 6102        cmp	#0, r2        [0m
get_reg (r2) = ffffffff
0xffffffff - 0x0 - 0x0 = 0xffffffff
-1 - 0 - 0 = -1
flags now [32m 0---S-C[0m
1 cycles
[36mREGS:  psw 0-------:0----S-C[0m

[33m 6056 1001947: 261e        bpz.b	0x01001965  [0m
cond[6] !S = false
1 cycles

[33m 6057 1001949: bff2        movu.w	60[r7], r2  [0m
get_reg (r7) = 07ffff60
MEM[07ffff9c] => 00d 00d
1 cycles
put_reg (r2) = 00000000
Rt now 2
flags now [32m 0---S-C[0m
[36mREGS:  r2 ffffffff:00000000[0m

[33m 6058 100194b: 752214      and	#20, r2       [0m
register 2 load stall
get_reg (r2) = 00000000
0x0 & 0x14 = 0x0
flags now [32m 0----ZC[0m
put_reg (r2) = 00000000
1 cycles
[36mREGS:  psw 0----S-C:0-----ZC[0m

[33m 6060 100194e: 755210      cmp	#16, r2       [0m
get_reg (r2) = 00000000
0x0 - 0x10 - 0x0 = 0xfffffffffffffff0
0 - 16 - 0 = -16
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-----ZC:0----S--[0m

[33m 6061 1001951: 2114        bne.b	0x01001965  [0m
cond[1] !Z = true
3 cycles

[33m 6064 1001965: 3f6d0e      rtsd	#56, r6-r13  [0m
put_reg (r0) = 07fffed4
MEM[07fffed4] => 20d 00d 00d 00d
put_reg (r0) = 07fffed8
put_reg (r6) = 00000020
MEM[07fffed8] => 2bd 00d 00d 00d
put_reg (r0) = 07fffedc
put_reg (r7) = 0000002b
MEM[07fffedc] => ffd ffd ffd ffd
put_reg (r0) = 07fffee0
put_reg (r8) = ffffffff
MEM[07fffee0] => 04d 00d 00d 00d
put_reg (r0) = 07fffee4
put_reg (r9) = 00000004
MEM[07fffee4] => 00d 00d 00d 00d
put_reg (r0) = 07fffee8
put_reg (r10) = 00000000
MEM[07fffee8] => 82d 2cd 00d 01d
put_reg (r0) = 07fffeec
put_reg (r11) = 01002c82
MEM[07fffeec] => 00d 00d 00d 00d
put_reg (r0) = 07fffef0
put_reg (r12) = 00000000
MEM[07fffef0] => d0d 27d 00d 01d
put_reg (r0) = 07fffef4
put_reg (r13) = 010027d0
MEM[07fffef4] => cep 0cp 00p 01d
put_reg (r0) = 07fffef8
9 cycles
[36mREGS:  r6 010028bb:00000020  r7 07ffff60:0000002b  r8 0000000a:ffffffff  r9 00000000:00000004  r10 00000016:00000000  r11 00000000:01002c82  r12 00000018:00000000  r13 00000017:010027d0  isp 07fffebc:07fffef8[0m

[43;30m__Putfld+545:			[0m
[33m 6073 1000cce: 386bfe      bra.w	0x01000b39  [0m
1 cycle branch alignment penalty
1 cycles
3 cycles

[33m 6077 1000b39: 6601        mov.l	#0, r1      [0m
1 cycles
put_reg (r1) = 00000000
flags now [32m 0---S--[0m
[36mREGS:  r1 00000001:00000000[0m

[33m 6078 1000b3b: 2e0f        bra.b	0x01000b4a  [0m
near forward branch bonus
2 cycles

[33m 6080 1000b4a: 3f6905      rtsd	#20, r6-r9   [0m
put_reg (r0) = 07fffefc
MEM[07fffefc] => 00d 00d 00d 00d
put_reg (r0) = 07ffff00
put_reg (r6) = 00000000
MEM[07ffff00] => 9cd ffd ffd 07d
put_reg (r0) = 07ffff04
put_reg (r7) = 07ffff9c
MEM[07ffff04] => 5cd 2ed 00d 01d
put_reg (r0) = 07ffff08
put_reg (r8) = 01002e5c
MEM[07ffff08] => 0cd 28d 00d 01d
put_reg (r0) = 07ffff0c
put_reg (r9) = 0100280c
MEM[07ffff0c] => 7ep 08p 00p 01d
put_reg (r0) = 07ffff10
5 cycles
[36mREGS:  r6 00000020:00000000  r7 0000002b:07ffff9c  r8 ffffffff:01002e5c  r9 00000004:0100280c  isp 07fffef8:07ffff10[0m

[43;30m__Printf+580:			[0m
[33m 6085 100087e: 6101        cmp	#0, r1        [0m
get_reg (r1) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0----S--:0-----ZC[0m

[33m 6086 1000880: 2112        bne.b	0x01000892  [0m
cond[1] !Z = false
1 cycles

[33m 6087 1000882: 710204      add	#4, r0, r2    [0m
0x4 + 0x7ffff10 + 0x0 = 0x7ffff14
4 + 134217488 + 0 = 134217492
flags now [32m 0------[0m
put_reg (r2) = 07ffff14
1 cycles
[36mREGS:  r2 00000000:07ffff14  psw 0-----ZC:0-------[0m

[33m 6088 1000885: 710150      add	#80, r0, r1   [0m
0x50 + 0x7ffff10 + 0x0 = 0x7ffff60
80 + 134217488 + 0 = 134217568
flags now [32m 0------[0m
put_reg (r1) = 07ffff60
1 cycles
[36mREGS:  r1 00000000:07ffff60[0m

[33m 6089 1000888: 05c40600    bsr.a	0x01000f4c  [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 8cu 08u 00u 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m__Puttxt:			[0m
[33m 6092 1000f4c: 6e6c        pushm	r6-r12      [0m
get_reg (r12) = 00000000
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 00d 00d 00d 00d
get_reg (r11) = 01002c82
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 82d 2cd 00d 01d
get_reg (r10) = 00000000
put_reg (r0) = 07ffff00
MEM[07ffff00] <= 00d 00d 00d 00d
get_reg (r9) = 0100280c
put_reg (r0) = 07fffefc
MEM[07fffefc] <= 0cd 28d 00d 01d
get_reg (r8) = 01002e5c
put_reg (r0) = 07fffef8
MEM[07fffef8] <= 5cd 2ed 00d 01d
get_reg (r7) = 07ffff9c
put_reg (r0) = 07fffef4
MEM[07fffef4] <= 9cu ffu ffu 07d
get_reg (r6) = 00000000
put_reg (r0) = 07fffef0
MEM[07fffef0] <= 00d 00d 00d 00d
7 cycles
[36mREGS:  isp 07ffff0c:07fffef0[0m

[33m 6099 1000f4e: ab96        mov.l	56[r1], r6  [0m
get_reg (r1) = 07ffff60
MEM[07ffff98] => 00d 00d 00d 00d
1 cycles
put_reg (r6) = 00000000
Rt now 6
flags now [32m 0------[0m

[33m 6100 1000f50: ef27        mov.l	r2, r7      [0m
get_reg (r2) = 07ffff14
1 cycles
put_reg (r7) = 07ffff14
flags now [32m 0------[0m
[36mREGS:  r7 07ffff9c:07ffff14[0m

[33m 6101 1000f52: bf93        movu.w	60[r1], r3  [0m
get_reg (r1) = 07ffff60
MEM[07ffff9c] => 00d 00d
1 cycles
put_reg (r3) = 00000000
Rt now 3
flags now [32m 0------[0m

[33m 6102 1000f54: ef18        mov.l	r1, r8      [0m
get_reg (r1) = 07ffff60
1 cycles
put_reg (r8) = 07ffff60
flags now [32m 0------[0m
[36mREGS:  r8 01002e5c:07ffff60[0m

[33m 6103 1000f56: ef69        mov.l	r6, r9      [0m
get_reg (r6) = 00000000
1 cycles
put_reg (r9) = 00000000
flags now [32m 0------[0m
[36mREGS:  r9 0100280c:00000000[0m

[33m 6104 1000f58: 754a20      mov.l	#32, r10    [0m
1 cycles
put_reg (r10) = 00000020
flags now [32m 0------[0m
[36mREGS:  r10 00000000:00000020[0m

[33m 6105 1000f5b: 06811905    sub	20[r1].l, r9  [0m
get_reg (r1) = 07ffff60
MEM[07ffff74] => 00d 00d 00d 00d
get_reg (r9) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
put_reg (r9) = 00000000
Rt now 9
3 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 6108 1000f5f: 06811906    sub	24[r1].l, r9  [0m
get_reg (r1) = 07ffff60
MEM[07ffff78] => 00d 00d 00d 00d
get_reg (r9) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
put_reg (r9) = 00000000
Rt now 9
3 cycles

[33m 6111 1000f63: 06811907    sub	28[r1].l, r9  [0m
get_reg (r1) = 07ffff60
MEM[07ffff7c] => 01d 00d 00d 00d
get_reg (r9) = 00000000
0x0 - 0x1 - 0x0 = 0xffffffffffffffff
0 - 1 - 0 = -1
flags now [32m 0---S--[0m
put_reg (r9) = ffffffff
Rt now 9
3 cycles
[36mREGS:  r9 00000000:ffffffff  psw 0-----ZC:0----S--[0m

[33m 6114 1000f67: 06811908    sub	32[r1].l, r9  [0m
get_reg (r1) = 07ffff60
MEM[07ffff80] => 00d 00d 00d 00d
get_reg (r9) = ffffffff
0xffffffff - 0x0 - 0x0 = 0xffffffff
-1 - 0 - 0 = -1
flags now [32m 0---S-C[0m
put_reg (r9) = ffffffff
Rt now 9
3 cycles
[36mREGS:  psw 0----S--:0----S-C[0m

[33m 6117 1000f6b: 06811909    sub	36[r1].l, r9  [0m
get_reg (r1) = 07ffff60
MEM[07ffff84] => 00d 00d 00d 00d
get_reg (r9) = ffffffff
0xffffffff - 0x0 - 0x0 = 0xffffffff
-1 - 0 - 0 = -1
flags now [32m 0---S-C[0m
put_reg (r9) = ffffffff
Rt now 9
3 cycles

[33m 6120 1000f6f: 0681190a    sub	40[r1].l, r9  [0m
get_reg (r1) = 07ffff60
MEM[07ffff88] => 00d 00d 00d 00d
get_reg (r9) = ffffffff
0xffffffff - 0x0 - 0x0 = 0xffffffff
-1 - 0 - 0 = -1
flags now [32m 0---S-C[0m
put_reg (r9) = ffffffff
Rt now 9
3 cycles

[33m 6123 1000f73: 7c83        btst	#8, r3       [0m
get_reg (r3) = 00000000
flags now [32m 0---SZ-[0m
1 cycles
[36mREGS:  psw 0----S-C:0----SZ-[0m

[33m 6124 1000f75: 3b6c02      bne.w	0x010011e1  [0m
cond[1] !Z = false
1 cycles

[33m 6125 1000f78: 7c93        btst	#9, r3       [0m
get_reg (r3) = 00000000
flags now [32m 0---SZ-[0m
1 cycles

[33m 6126 1000f7a: 3b1d02      bne.w	0x01001197  [0m
cond[1] !Z = false
1 cycles

[33m 6127 1000f7d: 7ca3        btst	#10, r3      [0m
get_reg (r3) = 00000000
flags now [32m 0---SZ-[0m
1 cycles

[33m 6128 1000f7f: 3bd301      bne.w	0x01001152  [0m
cond[1] !Z = false
1 cycles

[33m 6129 1000f82: 7c23        btst	#2, r3       [0m
get_reg (r3) = 00000000
flags now [32m 0---SZ-[0m
1 cycles

[33m 6130 1000f84: fb6216280001  mov.l	#0x1002816, r6  [0m
1 cycles
put_reg (r6) = 01002816
flags now [32m 0---SZ-[0m
[36mREGS:  r6 00000000:01002816[0m

[33m 6131 1000f8a: 2143        bne.b	0x01000fcd  [0m
cond[1] !Z = false
1 cycles

[33m 6132 1000f8c: 6109        cmp	#0, r9        [0m
get_reg (r9) = ffffffff
0xffffffff - 0x0 - 0x0 = 0xffffffff
-1 - 0 - 0 = -1
flags now [32m 0---S-C[0m
1 cycles
[36mREGS:  psw 0----SZ-:0----S-C[0m

[33m 6133 1000f8e: 2b3f        ble.b	0x01000fcd  [0m
cond[11] (S^O)|Z = true
3 cycles

[33m 6136 1000fcd: ed8305      mov.l	20[r8], r3  [0m
get_reg (r8) = 07ffff60
MEM[07ffff74] => 00d 00d 00d 00d
1 cycles
put_reg (r3) = 00000000
Rt now 3
flags now [32m 0---S-C[0m

[33m 6137 1000fd0: 6103        cmp	#0, r3        [0m
register 3 load stall
get_reg (r3) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0----S-C:0-----ZC[0m

[33m 6139 1000fd2: 2b1e        ble.b	0x01000ff0  [0m
cond[11] (S^O)|Z = true
3 cycles

[33m 6142 1000ff0: ed8706      mov.l	24[r8], r7  [0m
get_reg (r8) = 07ffff60
MEM[07ffff78] => 00d 00d 00d 00d
1 cycles
put_reg (r7) = 00000000
Rt now 7
flags now [32m 0----ZC[0m
[36mREGS:  r7 07ffff14:00000000[0m

[33m 6143 1000ff3: fbc237280001  mov.l	#0x1002837, r12  [0m
1 cycles
put_reg (r12) = 01002837
flags now [32m 0----ZC[0m
[36mREGS:  r12 00000000:01002837[0m

[33m 6144 1000ff9: 6107        cmp	#0, r7        [0m
get_reg (r7) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 6145 1000ffb: 2b3d        ble.b	0x01001038  [0m
cond[11] (S^O)|Z = true
3 cycles

[33m 6148 1001038: ed8307      mov.l	28[r8], r3  [0m
get_reg (r8) = 07ffff60
MEM[07ffff7c] => 01d 00d 00d 00d
1 cycles
put_reg (r3) = 00000001
Rt now 3
flags now [32m 0----ZC[0m
[36mREGS:  r3 00000000:00000001[0m

[33m 6149 100103b: 6103        cmp	#0, r3        [0m
register 3 load stall
get_reg (r3) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 6151 100103d: 2b1f        ble.b	0x0100105c  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 6152 100103f: ed8204      mov.l	16[r8], r2  [0m
get_reg (r8) = 07ffff60
MEM[07ffff70] => 14d ffd ffd 07d
1 cycles
put_reg (r2) = 07ffff14
Rt now 2
flags now [32m 0-----C[0m

[33m 6153 1001042: ed8103      mov.l	12[r8], r1  [0m
get_reg (r8) = 07ffff60
MEM[07ffff6c] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m
[36mREGS:  r1 07ffff60:01002dc0[0m

[33m 6154 1001045: ed8402      mov.l	8[r8], r4   [0m
get_reg (r8) = 07ffff60
MEM[07ffff68] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 00000000:01000520[0m

[33m 6155 1001048: 7f14        jsr	r4            [0m
register 4 load stall
get_reg (r4) = 01000520
put_reg (r0) = 07fffeec
MEM[07fffeec] <= 4ad 10d 00d 01d
3 cycles
[36mREGS:  isp 07fffef0:07fffeec[0m

[43;30m__$prout:			[0m
[33m 6159 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 00000000
put_reg (r0) = 07fffee8
MEM[07fffee8] <= 00d 00d 00d 00d
get_reg (r6) = 01002816
put_reg (r0) = 07fffee4
MEM[07fffee4] <= 16d 28d 00d 01d
2 cycles
[36mREGS:  isp 07fffeec:07fffee4[0m

[33m 6161 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002816:01002dc0[0m

[33m 6162 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 00000000:00000001[0m

[33m 6163 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 00000000:00000001[0m

[33m 6164 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 07ffff14
1 cycles
put_reg (r1) = 07ffff14
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:07ffff14[0m

[33m 6165 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 07ffff14:00000001[0m

[33m 6166 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 6167 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07fffee0
MEM[07fffee0] <= 32d 05d 00d 01d
3 cycles
[36mREGS:  isp 07fffee4:07fffee0[0m

[43;30m_fwrite:			[0m
[33m 6170 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 6171 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 6172 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 07ffff14
1 cycles
put_reg (r14) = 07ffff14
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:07ffff14[0m

[33m 6173 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 07ffff14:00000001[0m

[33m 6174 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 6176 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 6177 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 6180 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 6181 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 07ffff14
1 cycles
put_reg (r2) = 07ffff14
flags now [32m 0------[0m
[36mREGS:  r2 00000001:07ffff14[0m

[33m 6182 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m
[36mREGS:  r5 07ffff60:00000005[0m

[33m 6183 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 07ffff14
get_reg (r3) = 00000001
write(1,0x7ffff14,1)
MEM[07ffff14] => 33d
3write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 6189 10027a9: 02          rts               [0m
MEM[07fffee0] => 32p 05p 00p 01d
put_reg (r0) = 07fffee4
fast return bonus
3 cycles
[36mREGS:  isp 07fffee0:07fffee4[0m

[43;30m__$prout+18:			[0m
[33m 6192 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 6193 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 6194 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 6195 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07fffee4
MEM[07fffee4] => 16d 28d 00d 01d
put_reg (r0) = 07fffee8
put_reg (r6) = 01002816
MEM[07fffee8] => 00d 00d 00d 00d
put_reg (r0) = 07fffeec
put_reg (r7) = 00000000
MEM[07fffeec] => 4ap 10p 00p 01d
put_reg (r0) = 07fffef0
5 cycles
[36mREGS:  r6 01002dc0:01002816  r7 00000001:00000000  isp 07fffee4:07fffef0[0m

[43;30m__Puttxt+254:			[0m
[33m 6200 100104a: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 6201 100104c: e78103      mov.l	r1, 12[r8]  [0m
get_reg (r1) = 01002dc0
1 cycles
get_reg (r8) = 07ffff60
MEM[07ffff6c] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 6202 100104f: 3adc01      beq.w	0x0100122b  [0m
cond[0] Z = false
1 cycles

[33m 6203 1001052: ed810d      mov.l	52[r8], r1  [0m
get_reg (r8) = 07ffff60
MEM[07ffff94] => 10d 00d 00d 00d
1 cycles
put_reg (r1) = 00000010
Rt now 1
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:00000010[0m

[33m 6204 1001055: 06898107    add	28[r8].l, r1  [0m
get_reg (r8) = 07ffff60
MEM[07ffff7c] => 01d 00d 00d 00d
get_reg (r1) = 00000010
0x10 + 0x1 + 0x0 = 0x11
16 + 1 + 0 = 17
flags now [32m 0------[0m
put_reg (r1) = 00000011
Rt now 1
3 cycles
[36mREGS:  r1 00000010:00000011  psw 0------C:0-------[0m

[33m 6207 1001059: e7810d      mov.l	r1, 52[r8]  [0m
register 1 load stall
get_reg (r1) = 00000011
1 cycles
get_reg (r8) = 07ffff60
MEM[07ffff94] <= 11d 00d 00d 00d
flags now [32m 0------[0m

[33m 6209 100105c: ed8708      mov.l	32[r8], r7  [0m
get_reg (r8) = 07ffff60
MEM[07ffff80] => 00d 00d 00d 00d
1 cycles
put_reg (r7) = 00000000
Rt now 7
flags now [32m 0------[0m

[33m 6210 100105f: 6107        cmp	#0, r7        [0m
register 7 load stall
get_reg (r7) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 6212 1001061: 2b3d        ble.b	0x0100109e  [0m
cond[11] (S^O)|Z = true
3 cycles

[33m 6215 100109e: ed8309      mov.l	36[r8], r3  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r8) = 07ffff60
MEM[07ffff84] => 00d 00d 00d 00d
1 cycles
put_reg (r3) = 00000000
Rt now 3
flags now [32m 0----ZC[0m
[36mREGS:  r3 00000001:00000000[0m

[33m 6217 10010a1: 6103        cmp	#0, r3        [0m
register 3 load stall
get_reg (r3) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 6219 10010a3: 2b23        ble.b	0x010010c6  [0m
cond[11] (S^O)|Z = true
3 cycles

[33m 6222 10010c6: ed870a      mov.l	40[r8], r7  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r8) = 07ffff60
MEM[07ffff88] => 00d 00d 00d 00d
1 cycles
put_reg (r7) = 00000000
Rt now 7
flags now [32m 0----ZC[0m

[33m 6224 10010c9: 6107        cmp	#0, r7        [0m
register 7 load stall
get_reg (r7) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 6226 10010cb: 2b3d        ble.b	0x01001108  [0m
cond[11] (S^O)|Z = true
3 cycles

[33m 6229 1001108: 5d811e      movu.w	60[r8], r1  [0m
get_reg (r8) = 07ffff60
MEM[07ffff9c] => 00d 00d
1 cycles
put_reg (r1) = 00000000
Rt now 1
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000011:00000000[0m

[33m 6230 100110b: 7c21        btst	#2, r1       [0m
register 1 load stall
get_reg (r1) = 00000000
flags now [32m 0----Z-[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-----Z-[0m

[33m 6232 100110d: 15          beq.s	0x01001112  [0m
cond[0] Z = true
3 cycles

[33m 6235 1001112: 6601        mov.l	#0, r1      [0m
1 cycles
put_reg (r1) = 00000000
flags now [32m 0----Z-[0m

[33m 6236 1001114: 381a01      bra.w	0x0100122e  [0m
3 cycles

[33m 6239 100122e: 3f6c07      rtsd	#28, r6-r12  [0m
1 cycle branch alignment penalty
1 cycles
put_reg (r0) = 07fffef0
MEM[07fffef0] => 00d 00d 00d 00d
put_reg (r0) = 07fffef4
put_reg (r6) = 00000000
MEM[07fffef4] => 9cd ffd ffd 07d
put_reg (r0) = 07fffef8
put_reg (r7) = 07ffff9c
MEM[07fffef8] => 5cd 2ed 00d 01d
put_reg (r0) = 07fffefc
put_reg (r8) = 01002e5c
MEM[07fffefc] => 0cd 28d 00d 01d
put_reg (r0) = 07ffff00
put_reg (r9) = 0100280c
MEM[07ffff00] => 00d 00d 00d 00d
put_reg (r0) = 07ffff04
put_reg (r10) = 00000000
MEM[07ffff04] => 82d 2cd 00d 01d
put_reg (r0) = 07ffff08
put_reg (r11) = 01002c82
MEM[07ffff08] => 00d 00d 00d 00d
put_reg (r0) = 07ffff0c
put_reg (r12) = 00000000
MEM[07ffff0c] => 8cp 08p 00p 01d
put_reg (r0) = 07ffff10
8 cycles
[36mREGS:  r6 01002816:00000000  r7 00000000:07ffff9c  r8 07ffff60:01002e5c  r9 ffffffff:0100280c  r10 00000020:00000000  r12 01002837:00000000  isp 07fffef0:07ffff10[0m

[43;30m__Printf+594:			[0m
[33m 6248 100088c: 621b        add	#1, r11       [0m
get_reg (r11) = 01002c82
0x1002c82 + 0x1 + 0x0 = 0x1002c83
16788610 + 1 + 0 = 16788611
flags now [32m 0------[0m
put_reg (r11) = 01002c83
1 cycles
[36mREGS:  r11 01002c82:01002c83  psw 0-----Z-:0-------[0m

[33m 6249 100088e: 6101        cmp	#0, r1        [0m
get_reg (r1) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 6250 1000890: 260a        bpz.b	0x0100089a  [0m
cond[6] !S = true
near forward branch bonus
2 cycles

[33m 6252 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002c83
1 cycles
put_reg (r6) = 01002c83
flags now [32m 0----ZC[0m
[36mREGS:  r6 00000000:01002c83[0m

[33m 6253 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 6256 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002c83
MEM[01002c83] => 28d
1 cycles
put_reg (r12) = 00000028
Rt now 12
flags now [32m 0----ZC[0m
[36mREGS:  r12 00000000:00000028[0m

[33m 6258 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000028
0x28 - 0x0 - 0x0 = 0x28
40 - 0 - 0 = 40
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 6260 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002c83:00000001[0m

[33m 6261 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000028
0x28 - 0x25 - 0x0 = 0x3
40 - 37 - 0 = 3
flags now [32m 0-----C[0m
1 cycles

[33m 6262 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000000:00000001[0m

[33m 6263 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 6266 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 6268 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 6269 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff6c] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m
[36mREGS:  r1 00000000:01002dc0[0m

[33m 6270 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002c83
1 cycles
put_reg (r2) = 01002c83
flags now [32m 0-----C[0m
[36mREGS:  r2 07ffff14:01002c83[0m

[33m 6271 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff68] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 6272 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r3 00000000:00000001[0m

[33m 6273 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m__$prout:			[0m
[33m 6276 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffff9c
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 9cd ffd ffd 07d
get_reg (r6) = 01002c83
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 83d 2cd 00d 01d
2 cycles
[36mREGS:  isp 07ffff0c:07ffff04[0m

[33m 6278 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c83:01002dc0[0m

[33m 6279 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffff9c:00000001[0m

[33m 6280 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 07ffff14:00000001[0m

[33m 6281 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002c83
1 cycles
put_reg (r1) = 01002c83
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002c83[0m

[33m 6282 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c83:00000001[0m

[33m 6283 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 6284 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff00
MEM[07ffff00] <= 32d 05d 00d 01d
3 cycles
[36mREGS:  isp 07ffff04:07ffff00[0m

[43;30m_fwrite:			[0m
[33m 6287 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 6288 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 6289 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002c83
1 cycles
put_reg (r14) = 01002c83
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002c83[0m

[33m 6290 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002c83:00000001[0m

[33m 6291 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 6293 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 6294 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 6297 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 6298 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002c83
1 cycles
put_reg (r2) = 01002c83
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002c83[0m

[33m 6299 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 6300 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002c83
get_reg (r3) = 00000001
write(1,0x1002c83,1)
MEM[01002c83] => 28d
(write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 6306 10027a9: 02          rts               [0m
MEM[07ffff00] => 32p 05p 00p 01d
put_reg (r0) = 07ffff04
fast return bonus
3 cycles
[36mREGS:  isp 07ffff00:07ffff04[0m

[43;30m__$prout+18:			[0m
[33m 6309 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 6310 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 6311 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 6312 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff04
MEM[07ffff04] => 83d 2cd 00d 01d
put_reg (r0) = 07ffff08
put_reg (r6) = 01002c83
MEM[07ffff08] => 9cd ffd ffd 07d
put_reg (r0) = 07ffff0c
put_reg (r7) = 07ffff9c
MEM[07ffff0c] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff10
5 cycles
[36mREGS:  r6 01002dc0:01002c83  r7 00000001:07ffff9c  isp 07ffff04:07ffff10[0m

[43;30m__Printf+83:			[0m
[33m 6317 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 6318 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff6c] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 6319 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 6320 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff94] => 11d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x11 + 0x0 = 0x12
1 + 17 + 0 = 18
flags now [32m 0------[0m
put_reg (r10) = 00000012
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000012  psw 0------C:0-------[0m

[33m 6323 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000012
1 cycles
MEM[07ffff94] <= 12d 00d 00d 00d
flags now [32m 0------[0m

[33m 6325 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002c83
get_reg (r11) = 00000001
0x1 + 0x1002c83 + 0x0 = 0x1002c84
1 + 16788611 + 0 = 16788612
flags now [32m 0------[0m
put_reg (r11) = 01002c84
1 cycles
[36mREGS:  r11 00000001:01002c84[0m

[33m 6326 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000028
0x28 - 0x25 - 0x0 = 0x3
40 - 37 - 0 = 3
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 6327 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 6330 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000028
0x28 - 0x0 - 0x0 = 0x28
40 - 0 - 0 = 40
flags now [32m 0-----C[0m
1 cycles

[33m 6332 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 6333 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002c84
1 cycles
put_reg (r6) = 01002c84
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c83:01002c84[0m

[33m 6334 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 6337 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002c84
MEM[01002c84] => 30d
1 cycles
put_reg (r12) = 00000030
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 00000028:00000030[0m

[33m 6339 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000030
0x30 - 0x0 - 0x0 = 0x30
48 - 0 - 0 = 48
flags now [32m 0-----C[0m
1 cycles

[33m 6341 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002c84:00000001[0m

[33m 6342 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000030
0x30 - 0x25 - 0x0 = 0xb
48 - 37 - 0 = 11
flags now [32m 0-----C[0m
1 cycles

[33m 6343 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000012:00000001[0m

[33m 6344 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 6347 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 6349 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 6350 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff6c] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 6351 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002c84
1 cycles
put_reg (r2) = 01002c84
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c83:01002c84[0m

[33m 6352 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff68] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 6353 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 6354 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m__$prout:			[0m
[33m 6357 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffff9c
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 9cd ffd ffd 07d
get_reg (r6) = 01002c84
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 84d 2cd 00d 01d
2 cycles
[36mREGS:  isp 07ffff0c:07ffff04[0m

[33m 6359 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c84:01002dc0[0m

[33m 6360 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffff9c:00000001[0m

[33m 6361 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002c83:00000001[0m

[33m 6362 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002c84
1 cycles
put_reg (r1) = 01002c84
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002c84[0m

[33m 6363 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c84:00000001[0m

[33m 6364 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 6365 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff00
MEM[07ffff00] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff04:07ffff00[0m

[43;30m_fwrite:			[0m
[33m 6368 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 6369 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 6370 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002c84
1 cycles
put_reg (r14) = 01002c84
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002c84[0m

[33m 6371 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002c84:00000001[0m

[33m 6372 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 6374 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 6375 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 6378 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 6379 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002c84
1 cycles
put_reg (r2) = 01002c84
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002c84[0m

[33m 6380 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 6381 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002c84
get_reg (r3) = 00000001
write(1,0x1002c84,1)
MEM[01002c84] => 30d
0write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 6387 10027a9: 02          rts               [0m
MEM[07ffff00] => 32p 05p 00p 01d
put_reg (r0) = 07ffff04
fast return bonus
3 cycles
[36mREGS:  isp 07ffff00:07ffff04[0m

[43;30m__$prout+18:			[0m
[33m 6390 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 6391 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 6392 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 6393 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff04
MEM[07ffff04] => 84d 2cd 00d 01d
put_reg (r0) = 07ffff08
put_reg (r6) = 01002c84
MEM[07ffff08] => 9cd ffd ffd 07d
put_reg (r0) = 07ffff0c
put_reg (r7) = 07ffff9c
MEM[07ffff0c] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff10
5 cycles
[36mREGS:  r6 01002dc0:01002c84  r7 00000001:07ffff9c  isp 07ffff04:07ffff10[0m

[43;30m__Printf+83:			[0m
[33m 6398 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 6399 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff6c] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 6400 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 6401 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff94] => 12d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x12 + 0x0 = 0x13
1 + 18 + 0 = 19
flags now [32m 0------[0m
put_reg (r10) = 00000013
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000013  psw 0------C:0-------[0m

[33m 6404 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000013
1 cycles
MEM[07ffff94] <= 13d 00d 00d 00d
flags now [32m 0------[0m

[33m 6406 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002c84
get_reg (r11) = 00000001
0x1 + 0x1002c84 + 0x0 = 0x1002c85
1 + 16788612 + 0 = 16788613
flags now [32m 0------[0m
put_reg (r11) = 01002c85
1 cycles
[36mREGS:  r11 00000001:01002c85[0m

[33m 6407 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000030
0x30 - 0x25 - 0x0 = 0xb
48 - 37 - 0 = 11
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 6408 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 6411 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000030
0x30 - 0x0 - 0x0 = 0x30
48 - 0 - 0 = 48
flags now [32m 0-----C[0m
1 cycles

[33m 6413 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 6414 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002c85
1 cycles
put_reg (r6) = 01002c85
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c84:01002c85[0m

[33m 6415 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 6418 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002c85
MEM[01002c85] => 78d
1 cycles
put_reg (r12) = 00000078
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 00000030:00000078[0m

[33m 6420 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000078
0x78 - 0x0 - 0x0 = 0x78
120 - 0 - 0 = 120
flags now [32m 0-----C[0m
1 cycles

[33m 6422 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002c85:00000001[0m

[33m 6423 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000078
0x78 - 0x25 - 0x0 = 0x53
120 - 37 - 0 = 83
flags now [32m 0-----C[0m
1 cycles

[33m 6424 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000013:00000001[0m

[33m 6425 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 6428 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 6430 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 6431 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff6c] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 6432 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002c85
1 cycles
put_reg (r2) = 01002c85
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c84:01002c85[0m

[33m 6433 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff68] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 6434 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 6435 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m__$prout:			[0m
[33m 6438 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffff9c
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 9cd ffd ffd 07d
get_reg (r6) = 01002c85
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 85d 2cd 00d 01d
2 cycles
[36mREGS:  isp 07ffff0c:07ffff04[0m

[33m 6440 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c85:01002dc0[0m

[33m 6441 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffff9c:00000001[0m

[33m 6442 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002c84:00000001[0m

[33m 6443 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002c85
1 cycles
put_reg (r1) = 01002c85
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002c85[0m

[33m 6444 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c85:00000001[0m

[33m 6445 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 6446 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff00
MEM[07ffff00] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff04:07ffff00[0m

[43;30m_fwrite:			[0m
[33m 6449 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 6450 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 6451 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002c85
1 cycles
put_reg (r14) = 01002c85
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002c85[0m

[33m 6452 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002c85:00000001[0m

[33m 6453 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 6455 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 6456 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 6459 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 6460 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002c85
1 cycles
put_reg (r2) = 01002c85
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002c85[0m

[33m 6461 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 6462 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002c85
get_reg (r3) = 00000001
write(1,0x1002c85,1)
MEM[01002c85] => 78d
xwrite(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 6468 10027a9: 02          rts               [0m
MEM[07ffff00] => 32p 05p 00p 01d
put_reg (r0) = 07ffff04
fast return bonus
3 cycles
[36mREGS:  isp 07ffff00:07ffff04[0m

[43;30m__$prout+18:			[0m
[33m 6471 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 6472 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 6473 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 6474 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff04
MEM[07ffff04] => 85d 2cd 00d 01d
put_reg (r0) = 07ffff08
put_reg (r6) = 01002c85
MEM[07ffff08] => 9cd ffd ffd 07d
put_reg (r0) = 07ffff0c
put_reg (r7) = 07ffff9c
MEM[07ffff0c] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff10
5 cycles
[36mREGS:  r6 01002dc0:01002c85  r7 00000001:07ffff9c  isp 07ffff04:07ffff10[0m

[43;30m__Printf+83:			[0m
[33m 6479 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 6480 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff6c] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 6481 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 6482 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff94] => 13d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x13 + 0x0 = 0x14
1 + 19 + 0 = 20
flags now [32m 0------[0m
put_reg (r10) = 00000014
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000014  psw 0------C:0-------[0m

[33m 6485 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000014
1 cycles
MEM[07ffff94] <= 14d 00d 00d 00d
flags now [32m 0------[0m

[33m 6487 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002c85
get_reg (r11) = 00000001
0x1 + 0x1002c85 + 0x0 = 0x1002c86
1 + 16788613 + 0 = 16788614
flags now [32m 0------[0m
put_reg (r11) = 01002c86
1 cycles
[36mREGS:  r11 00000001:01002c86[0m

[33m 6488 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000078
0x78 - 0x25 - 0x0 = 0x53
120 - 37 - 0 = 83
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 6489 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 6492 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000078
0x78 - 0x0 - 0x0 = 0x78
120 - 0 - 0 = 120
flags now [32m 0-----C[0m
1 cycles

[33m 6494 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 6495 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002c86
1 cycles
put_reg (r6) = 01002c86
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c85:01002c86[0m

[33m 6496 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 6499 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002c86
MEM[01002c86] => 25d
1 cycles
put_reg (r12) = 00000025
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 00000078:00000025[0m

[33m 6501 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000025
0x25 - 0x0 - 0x0 = 0x25
37 - 0 - 0 = 37
flags now [32m 0-----C[0m
1 cycles

[33m 6503 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002c86:00000001[0m

[33m 6504 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000025
0x25 - 0x25 - 0x0 = 0x0
37 - 37 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 6505 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r10 00000014:00000001[0m

[33m 6506 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = false
1 cycles

[33m 6507 100067c: 71baff      add	#-1, r11, r10  [0m
get_reg (r11) = 00000001
0xffffffff + 0x1 + 0x0 = 0x100000000
-1 + 1 + 0 = 0
flags now [32m 0----ZC[0m
put_reg (r10) = 00000000
1 cycles
[36mREGS:  r10 00000001:00000000[0m

[33m 6508 100067f: 610a        cmp	#0, r10       [0m
get_reg (r10) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 6509 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = true
3 cycles

[33m 6512 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002c86
get_reg (r11) = 00000001
0x1 + 0x1002c86 + 0x0 = 0x1002c87
1 + 16788614 + 0 = 16788615
flags now [32m 0------[0m
put_reg (r11) = 01002c87
1 cycles
[36mREGS:  r11 00000001:01002c87  psw 0-----ZC:0-------[0m

[33m 6513 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000025
0x25 - 0x25 - 0x0 = 0x0
37 - 37 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 6514 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = false
1 cycles

[33m 6515 10006a3: 610c        cmp	#0, r12       [0m
get_reg (r12) = 00000025
0x25 - 0x0 - 0x0 = 0x25
37 - 0 - 0 = 37
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 6516 10006a5: 660c        mov.l	#0, r12     [0m
1 cycles
put_reg (r12) = 00000000
flags now [32m 0-----C[0m
[36mREGS:  r12 00000025:00000000[0m

[33m 6517 10006a7: fcdbe1      scne.l	r14        [0m
cond[1] !Z = true
put_reg (r14) = 00000001
1 cycles
[36mREGS:  r14 01002c85:00000001[0m

[33m 6518 10006aa: 4be6        add	r14, r6       [0m
get_reg (r14) = 00000001
get_reg (r6) = 01002c86
0x1002c86 + 0x1 + 0x0 = 0x1002c87
16788614 + 1 + 0 = 16788615
flags now [32m 0------[0m
put_reg (r6) = 01002c87
1 cycles
[36mREGS:  r6 01002c86:01002c87  psw 0------C:0-------[0m

[33m 6519 10006ac: 3e8f00      mov.l	#0, 124[r0]  [0m
1 cycles
MEM[07ffff8c] <= 00d 00d 00d 00d
flags now [32m 0------[0m

[33m 6520 10006af: ec8e        mov.l	[r8], r14   [0m
get_reg (r8) = 01002e5c
MEM[01002e5c] => e0d 28d 00d 01d
1 cycles
put_reg (r14) = 010028e0
Rt now 14
flags now [32m 0------[0m
[36mREGS:  r14 00000001:010028e0[0m

[33m 6521 10006b1: 716501      add	#1, r6, r5    [0m
get_reg (r6) = 01002c87
0x1 + 0x1002c87 + 0x0 = 0x1002c88
1 + 16788615 + 0 = 16788616
flags now [32m 0------[0m
put_reg (r5) = 01002c88
1 cycles
[36mREGS:  r5 00000005:01002c88[0m

[33m 6522 10006b4: 586f        movu.b	[r6], r15  [0m
get_reg (r6) = 01002c87
MEM[01002c87] => 78d
1 cycles
put_reg (r15) = 00000078
Rt now 15
flags now [32m 0------[0m
[36mREGS:  r15 00000017:00000078[0m

[33m 6523 10006b6: fedfee      movu.w	[r15, r14], r14  [0m
register 15 load stall
get_reg (r15) = 00000078
get_reg (r14) = 010028e0
MEM[010029d0] => 10d 00d
put_reg (r14) = 00000010
Rt now 14
1 cycles
[36mREGS:  r14 010028e0:00000010[0m

[33m 6525 10006b9: 7c5e        btst	#5, r14      [0m
register 14 load stall
get_reg (r14) = 00000010
flags now [32m 0----Z-[0m
1 cycles
[36mREGS:  psw 0-------:0-----Z-[0m

[33m 6527 10006bb: 2016        beq.b	0x010006d1  [0m
cond[0] Z = true
3 cycles

[33m 6530 10006d1: fd386e      movu.b	[r6+], r14  [0m
get_reg (r6) = 01002c87
MEM[01002c87] => 78d
get_reg (r6) = 01002c87
put_reg (r6) = 01002c88
1 cycles
put_reg (r14) = 00000078
Rt now 14
flags now [32m 0----Z-[0m
[36mREGS:  r6 01002c87:01002c88  r14 00000010:00000078[0m

[33m 6531 10006d4: 755e24      cmp	#36, r14      [0m
register 14 load stall
get_reg (r14) = 00000078
0x78 - 0x24 - 0x0 = 0x54
120 - 36 - 0 = 84
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----Z-:0------C[0m

[33m 6533 10006d7: 19          bne.s	0x010006e0  [0m
cond[1] !Z = true
3 cycles

[33m 6536 10006e0: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002c87
1 cycles
put_reg (r6) = 01002c87
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c88:01002c87[0m

[33m 6537 10006e2: 3e8f00      mov.l	#0, 124[r0]  [0m
1 cycles
MEM[07ffff8c] <= 00d 00d 00d 00d
flags now [32m 0-----C[0m

[33m 6538 10006e5: 660b        mov.l	#0, r11     [0m
1 cycles
put_reg (r11) = 00000000
flags now [32m 0-----C[0m
[36mREGS:  r11 01002c87:00000000[0m

[33m 6539 10006e7: ef6c        mov.l	r6, r12     [0m
get_reg (r6) = 01002c87
1 cycles
put_reg (r12) = 01002c87
flags now [32m 0-----C[0m
[36mREGS:  r12 00000000:01002c87[0m

[33m 6540 10006e9: e70b1e      mov.l	r11, 120[r0]  [0m
get_reg (r11) = 00000000
1 cycles
MEM[07ffff88] <= 00d 00d 00d 00d
flags now [32m 0-----C[0m

[33m 6541 10006ec: e70b1d      mov.l	r11, 116[r0]  [0m
get_reg (r11) = 00000000
1 cycles
MEM[07ffff84] <= 00d 00d 00d 00d
flags now [32m 0-----C[0m

[33m 6542 10006ef: e70b1c      mov.l	r11, 112[r0]  [0m
get_reg (r11) = 00000000
1 cycles
MEM[07ffff80] <= 00d 00d 00d 00d
flags now [32m 0-----C[0m

[33m 6543 10006f2: e70b1b      mov.l	r11, 108[r0]  [0m
get_reg (r11) = 00000000
1 cycles
MEM[07ffff7c] <= 00d 00d 00d 00d
flags now [32m 0-----C[0m

[33m 6544 10006f5: e70b1a      mov.l	r11, 104[r0]  [0m
get_reg (r11) = 00000000
1 cycles
MEM[07ffff78] <= 00d 00d 00d 00d
flags now [32m 0-----C[0m

[33m 6545 10006f8: e70b19      mov.l	r11, 100[r0]  [0m
get_reg (r11) = 00000000
1 cycles
MEM[07ffff74] <= 00d 00d 00d 00d
flags now [32m 0-----C[0m

[33m 6546 10006fb: f9049020    mov.b	#32, 144[r0]  [0m
1 cycles
MEM[07ffffa0] <= 20d
flags now [32m 0-----C[0m

[33m 6547 10006ff: d70b46      mov.w	r11, 140[r0]  [0m
get_reg (r11) = 00000000
1 cycles
MEM[07ffff9c] <= 00d 00d
flags now [32m 0-----C[0m

[33m 6548 1000702: 58c2        movu.b	[r12], r2  [0m
get_reg (r12) = 01002c87
MEM[01002c87] => 78d
1 cycles
put_reg (r2) = 00000078
Rt now 2
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c85:00000078[0m

[33m 6549 1000704: ef91        mov.l	r9, r1      [0m
get_reg (r9) = 0100280c
1 cycles
put_reg (r1) = 0100280c
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:0100280c[0m

[33m 6550 1000706: 052b0b00    bsr.a	0x01001231  [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 0au 07u 00u 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m_strchr:			[0m
[33m 6553 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 0100280c
MEM[0100280c] => 20d
1 cycles
put_reg (r14) = 00000020
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 00000078:00000020[0m

[33m 6554 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 0100280c
0x1 + 0x100280c + 0x0 = 0x100280d
1 + 16787468 + 0 = 16787469
flags now [32m 0------[0m
put_reg (r15) = 0100280d
1 cycles
[36mREGS:  r15 00000078:0100280d  psw 0------C:0-------[0m

[33m 6555 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000078
1 cycles
put_reg (r5) = 00000078
flags now [32m 0------[0m
[36mREGS:  r5 01002c88:00000078[0m

[33m 6556 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000078
get_reg (r14) = 00000020
0x20 - 0x78 - 0x0 = 0xffffffffffffffa8
32 - 120 - 0 = -88
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6557 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 6558 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 00000020
0x20 - 0x0 - 0x0 = 0x20
32 - 0 - 0 = 32
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 6559 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 0100280d
1 cycles
put_reg (r1) = 0100280d
flags now [32m 0-----C[0m
[36mREGS:  r1 0100280c:0100280d[0m

[33m 6560 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 6563 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 0100280d
MEM[0100280d] => 2bd
1 cycles
put_reg (r14) = 0000002b
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 00000020:0000002b[0m

[33m 6564 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 0100280d
0x1 + 0x100280d + 0x0 = 0x100280e
1 + 16787469 + 0 = 16787470
flags now [32m 0------[0m
put_reg (r15) = 0100280e
1 cycles
[36mREGS:  r15 0100280d:0100280e  psw 0------C:0-------[0m

[33m 6565 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000078
1 cycles
put_reg (r5) = 00000078
flags now [32m 0------[0m

[33m 6566 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000078
get_reg (r14) = 0000002b
0x2b - 0x78 - 0x0 = 0xffffffffffffffb3
43 - 120 - 0 = -77
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6567 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 6568 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 0000002b
0x2b - 0x0 - 0x0 = 0x2b
43 - 0 - 0 = 43
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 6569 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 0100280e
1 cycles
put_reg (r1) = 0100280e
flags now [32m 0-----C[0m
[36mREGS:  r1 0100280d:0100280e[0m

[33m 6570 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 6573 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 0100280e
MEM[0100280e] => 2dd
1 cycles
put_reg (r14) = 0000002d
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 0000002b:0000002d[0m

[33m 6574 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 0100280e
0x1 + 0x100280e + 0x0 = 0x100280f
1 + 16787470 + 0 = 16787471
flags now [32m 0------[0m
put_reg (r15) = 0100280f
1 cycles
[36mREGS:  r15 0100280e:0100280f  psw 0------C:0-------[0m

[33m 6575 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000078
1 cycles
put_reg (r5) = 00000078
flags now [32m 0------[0m

[33m 6576 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000078
get_reg (r14) = 0000002d
0x2d - 0x78 - 0x0 = 0xffffffffffffffb5
45 - 120 - 0 = -75
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6577 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 6578 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 0000002d
0x2d - 0x0 - 0x0 = 0x2d
45 - 0 - 0 = 45
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 6579 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 0100280f
1 cycles
put_reg (r1) = 0100280f
flags now [32m 0-----C[0m
[36mREGS:  r1 0100280e:0100280f[0m

[33m 6580 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 6583 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 0100280f
MEM[0100280f] => 23d
1 cycles
put_reg (r14) = 00000023
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 0000002d:00000023[0m

[33m 6584 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 0100280f
0x1 + 0x100280f + 0x0 = 0x1002810
1 + 16787471 + 0 = 16787472
flags now [32m 0------[0m
put_reg (r15) = 01002810
1 cycles
[36mREGS:  r15 0100280f:01002810  psw 0------C:0-------[0m

[33m 6585 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000078
1 cycles
put_reg (r5) = 00000078
flags now [32m 0------[0m

[33m 6586 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000078
get_reg (r14) = 00000023
0x23 - 0x78 - 0x0 = 0xffffffffffffffab
35 - 120 - 0 = -85
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6587 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 6588 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 00000023
0x23 - 0x0 - 0x0 = 0x23
35 - 0 - 0 = 35
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 6589 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002810
1 cycles
put_reg (r1) = 01002810
flags now [32m 0-----C[0m
[36mREGS:  r1 0100280f:01002810[0m

[33m 6590 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 6593 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002810
MEM[01002810] => 30d
1 cycles
put_reg (r14) = 00000030
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 00000023:00000030[0m

[33m 6594 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002810
0x1 + 0x1002810 + 0x0 = 0x1002811
1 + 16787472 + 0 = 16787473
flags now [32m 0------[0m
put_reg (r15) = 01002811
1 cycles
[36mREGS:  r15 01002810:01002811  psw 0------C:0-------[0m

[33m 6595 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000078
1 cycles
put_reg (r5) = 00000078
flags now [32m 0------[0m

[33m 6596 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000078
get_reg (r14) = 00000030
0x30 - 0x78 - 0x0 = 0xffffffffffffffb8
48 - 120 - 0 = -72
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6597 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 6598 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 00000030
0x30 - 0x0 - 0x0 = 0x30
48 - 0 - 0 = 48
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 6599 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002811
1 cycles
put_reg (r1) = 01002811
flags now [32m 0-----C[0m
[36mREGS:  r1 01002810:01002811[0m

[33m 6600 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 6603 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002811
MEM[01002811] => 2cd
1 cycles
put_reg (r14) = 0000002c
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 00000030:0000002c[0m

[33m 6604 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002811
0x1 + 0x1002811 + 0x0 = 0x1002812
1 + 16787473 + 0 = 16787474
flags now [32m 0------[0m
put_reg (r15) = 01002812
1 cycles
[36mREGS:  r15 01002811:01002812  psw 0------C:0-------[0m

[33m 6605 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000078
1 cycles
put_reg (r5) = 00000078
flags now [32m 0------[0m

[33m 6606 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000078
get_reg (r14) = 0000002c
0x2c - 0x78 - 0x0 = 0xffffffffffffffb4
44 - 120 - 0 = -76
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6607 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 6608 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 0000002c
0x2c - 0x0 - 0x0 = 0x2c
44 - 0 - 0 = 44
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 6609 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002812
1 cycles
put_reg (r1) = 01002812
flags now [32m 0-----C[0m
[36mREGS:  r1 01002811:01002812[0m

[33m 6610 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 6613 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002812
MEM[01002812] => 3bd
1 cycles
put_reg (r14) = 0000003b
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 0000002c:0000003b[0m

[33m 6614 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002812
0x1 + 0x1002812 + 0x0 = 0x1002813
1 + 16787474 + 0 = 16787475
flags now [32m 0------[0m
put_reg (r15) = 01002813
1 cycles
[36mREGS:  r15 01002812:01002813  psw 0------C:0-------[0m

[33m 6615 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000078
1 cycles
put_reg (r5) = 00000078
flags now [32m 0------[0m

[33m 6616 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000078
get_reg (r14) = 0000003b
0x3b - 0x78 - 0x0 = 0xffffffffffffffc3
59 - 120 - 0 = -61
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6617 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 6618 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 0000003b
0x3b - 0x0 - 0x0 = 0x3b
59 - 0 - 0 = 59
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 6619 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002813
1 cycles
put_reg (r1) = 01002813
flags now [32m 0-----C[0m
[36mREGS:  r1 01002812:01002813[0m

[33m 6620 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 6623 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002813
MEM[01002813] => 3ad
1 cycles
put_reg (r14) = 0000003a
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 0000003b:0000003a[0m

[33m 6624 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002813
0x1 + 0x1002813 + 0x0 = 0x1002814
1 + 16787475 + 0 = 16787476
flags now [32m 0------[0m
put_reg (r15) = 01002814
1 cycles
[36mREGS:  r15 01002813:01002814  psw 0------C:0-------[0m

[33m 6625 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000078
1 cycles
put_reg (r5) = 00000078
flags now [32m 0------[0m

[33m 6626 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000078
get_reg (r14) = 0000003a
0x3a - 0x78 - 0x0 = 0xffffffffffffffc2
58 - 120 - 0 = -62
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6627 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 6628 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 0000003a
0x3a - 0x0 - 0x0 = 0x3a
58 - 0 - 0 = 58
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 6629 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002814
1 cycles
put_reg (r1) = 01002814
flags now [32m 0-----C[0m
[36mREGS:  r1 01002813:01002814[0m

[33m 6630 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 6633 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002814
MEM[01002814] => 5fd
1 cycles
put_reg (r14) = 0000005f
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 0000003a:0000005f[0m

[33m 6634 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002814
0x1 + 0x1002814 + 0x0 = 0x1002815
1 + 16787476 + 0 = 16787477
flags now [32m 0------[0m
put_reg (r15) = 01002815
1 cycles
[36mREGS:  r15 01002814:01002815  psw 0------C:0-------[0m

[33m 6635 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000078
1 cycles
put_reg (r5) = 00000078
flags now [32m 0------[0m

[33m 6636 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000078
get_reg (r14) = 0000005f
0x5f - 0x78 - 0x0 = 0xffffffffffffffe7
95 - 120 - 0 = -25
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6637 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 6638 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 0000005f
0x5f - 0x0 - 0x0 = 0x5f
95 - 0 - 0 = 95
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 6639 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002815
1 cycles
put_reg (r1) = 01002815
flags now [32m 0-----C[0m
[36mREGS:  r1 01002814:01002815[0m

[33m 6640 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 6643 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002815
MEM[01002815] => 00d
1 cycles
put_reg (r14) = 00000000
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 0000005f:00000000[0m

[33m 6644 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002815
0x1 + 0x1002815 + 0x0 = 0x1002816
1 + 16787477 + 0 = 16787478
flags now [32m 0------[0m
put_reg (r15) = 01002816
1 cycles
[36mREGS:  r15 01002815:01002816  psw 0------C:0-------[0m

[33m 6645 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000078
1 cycles
put_reg (r5) = 00000078
flags now [32m 0------[0m

[33m 6646 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000078
get_reg (r14) = 00000000
0x0 - 0x78 - 0x0 = 0xffffffffffffff88
0 - 120 - 0 = -120
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6647 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 6648 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0----S--:0-----ZC[0m

[33m 6649 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002816
1 cycles
put_reg (r1) = 01002816
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002815:01002816[0m

[33m 6650 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = false
1 cycles

[33m 6651 1001241: 6601        mov.l	#0, r1      [0m
1 cycles
put_reg (r1) = 00000000
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002816:00000000[0m

[33m 6652 1001243: 02          rts               [0m
MEM[07ffff0c] => 0ap 07p 00p 01d
put_reg (r0) = 07ffff10
fast return bonus
3 cycles
[36mREGS:  isp 07ffff0c:07ffff10[0m

[43;30m__Printf+208:			[0m
[33m 6655 100070a: 6101        cmp	#0, r1        [0m
get_reg (r1) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 6656 100070c: 201f        beq.b	0x0100072b  [0m
cond[0] Z = true
3 cycles

[33m 6659 100072b: 58ce        movu.b	[r12], r14  [0m
get_reg (r12) = 01002c87
MEM[01002c87] => 78d
1 cycles
put_reg (r14) = 00000078
Rt now 14
flags now [32m 0----ZC[0m
[36mREGS:  r14 00000000:00000078[0m

[33m 6660 100072d: 755e2a      cmp	#42, r14      [0m
register 14 load stall
get_reg (r14) = 00000078
0x78 - 0x2a - 0x0 = 0x4e
120 - 42 - 0 = 78
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 6662 1000730: 2120        bne.b	0x01000750  [0m
cond[1] !Z = true
3 cycles

[33m 6665 1000750: 660e        mov.l	#0, r14     [0m
1 cycles
put_reg (r14) = 00000000
flags now [32m 0-----C[0m
[36mREGS:  r14 00000078:00000000[0m

[33m 6666 1000752: efec        mov.l	r14, r12    [0m
get_reg (r14) = 00000000
1 cycles
put_reg (r12) = 00000000
flags now [32m 0-----C[0m
[36mREGS:  r12 01002c87:00000000[0m

[33m 6667 1000754: f9062200    mov.l	#0, 136[r0]  [0m
1 cycles
MEM[07ffff98] <= 00d 00d 00d 00d
flags now [32m 0-----C[0m

[33m 6668 1000758: ec8f        mov.l	[r8], r15   [0m
get_reg (r8) = 01002e5c
MEM[01002e5c] => e0d 28d 00d 01d
1 cycles
put_reg (r15) = 010028e0
Rt now 15
flags now [32m 0-----C[0m
[36mREGS:  r15 01002816:010028e0[0m

[33m 6669 100075a: ff25eb      add	r14, r11, r5  [0m
get_reg (r14) = 00000000
get_reg (r11) = 00000000
0x0 + 0x0 + 0x0 = 0x0
0 + 0 + 0 = 0
flags now [32m 0----Z-[0m
put_reg (r5) = 00000000
1 cycles
[36mREGS:  r5 00000078:00000000  psw 0------C:0-----Z-[0m

[33m 6670 100075d: fec654      movu.b	[r6, r5], r4  [0m
get_reg (r6) = 01002c87
get_reg (r5) = 00000000
MEM[01002c87] => 78d
put_reg (r4) = 00000078
Rt now 4
1 cycles
[36mREGS:  r4 01002dc0:00000078[0m

[33m 6671 1000760: 4b65        add	r6, r5        [0m
get_reg (r6) = 01002c87
get_reg (r5) = 00000000
0x0 + 0x1002c87 + 0x0 = 0x1002c87
0 + 16788615 + 0 = 16788615
flags now [32m 0------[0m
put_reg (r5) = 01002c87
1 cycles
[36mREGS:  r5 00000000:01002c87  psw 0-----Z-:0-------[0m

[33m 6672 1000762: fed4ff      movu.w	[r4, r15], r15  [0m
get_reg (r4) = 00000078
get_reg (r15) = 010028e0
MEM[010029d0] => 10d 00d
put_reg (r15) = 00000010
Rt now 15
1 cycles
[36mREGS:  r15 010028e0:00000010[0m

[33m 6673 1000765: 7c5f        btst	#5, r15      [0m
register 15 load stall
get_reg (r15) = 00000010
flags now [32m 0----Z-[0m
1 cycles
[36mREGS:  psw 0-------:0-----Z-[0m

[33m 6675 1000767: 2018        beq.b	0x0100077f  [0m
cond[0] Z = true
3 cycles

[33m 6678 100077f: ef5b        mov.l	r5, r11     [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r5) = 01002c87
1 cycles
put_reg (r11) = 01002c87
flags now [32m 0----Z-[0m
[36mREGS:  r11 00000000:01002c87[0m

[33m 6680 1000781: 58be        movu.b	[r11], r14  [0m
get_reg (r11) = 01002c87
MEM[01002c87] => 78d
1 cycles
put_reg (r14) = 00000078
Rt now 14
flags now [32m 0----Z-[0m
[36mREGS:  r14 00000000:00000078[0m

[33m 6681 1000783: 755e2e      cmp	#46, r14      [0m
register 14 load stall
get_reg (r14) = 00000078
0x78 - 0x2e - 0x0 = 0x4a
120 - 46 - 0 = 74
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----Z-:0------C[0m

[33m 6683 1000786: 2142        bne.b	0x010007c8  [0m
cond[1] !Z = true
3 cycles

[33m 6686 10007c8: f90620ff    mov.l	#-1, 128[r0]  [0m
1 cycles
MEM[07ffff90] <= ffd ffd ffd ffd
flags now [32m 0-----C[0m

[33m 6687 10007cc: 58b2        movu.b	[r11], r2  [0m
get_reg (r11) = 01002c87
MEM[01002c87] => 78d
1 cycles
put_reg (r2) = 00000078
Rt now 2
flags now [32m 0-----C[0m

[33m 6688 10007ce: fb62302d0001  mov.l	#0x1002d30, r6  [0m
1 cycles
put_reg (r6) = 01002d30
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c87:01002d30[0m

[33m 6689 10007d4: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002d30
1 cycles
put_reg (r1) = 01002d30
flags now [32m 0-----C[0m
[36mREGS:  r1 00000000:01002d30[0m

[33m 6690 10007d6: 055b0a00    bsr.a	0x01001231  [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= dau 07u 00u 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m_strchr:			[0m
[33m 6693 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002d30
MEM[01002d30] => 68d
1 cycles
put_reg (r14) = 00000068
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 00000078:00000068[0m

[33m 6694 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002d30
0x1 + 0x1002d30 + 0x0 = 0x1002d31
1 + 16788784 + 0 = 16788785
flags now [32m 0------[0m
put_reg (r15) = 01002d31
1 cycles
[36mREGS:  r15 00000010:01002d31  psw 0------C:0-------[0m

[33m 6695 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000078
1 cycles
put_reg (r5) = 00000078
flags now [32m 0------[0m
[36mREGS:  r5 01002c87:00000078[0m

[33m 6696 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000078
get_reg (r14) = 00000068
0x68 - 0x78 - 0x0 = 0xfffffffffffffff0
104 - 120 - 0 = -16
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6697 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 6698 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 00000068
0x68 - 0x0 - 0x0 = 0x68
104 - 0 - 0 = 104
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 6699 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002d31
1 cycles
put_reg (r1) = 01002d31
flags now [32m 0-----C[0m
[36mREGS:  r1 01002d30:01002d31[0m

[33m 6700 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 6703 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002d31
MEM[01002d31] => 6ad
1 cycles
put_reg (r14) = 0000006a
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 00000068:0000006a[0m

[33m 6704 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002d31
0x1 + 0x1002d31 + 0x0 = 0x1002d32
1 + 16788785 + 0 = 16788786
flags now [32m 0------[0m
put_reg (r15) = 01002d32
1 cycles
[36mREGS:  r15 01002d31:01002d32  psw 0------C:0-------[0m

[33m 6705 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000078
1 cycles
put_reg (r5) = 00000078
flags now [32m 0------[0m

[33m 6706 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000078
get_reg (r14) = 0000006a
0x6a - 0x78 - 0x0 = 0xfffffffffffffff2
106 - 120 - 0 = -14
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6707 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 6708 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 0000006a
0x6a - 0x0 - 0x0 = 0x6a
106 - 0 - 0 = 106
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 6709 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002d32
1 cycles
put_reg (r1) = 01002d32
flags now [32m 0-----C[0m
[36mREGS:  r1 01002d31:01002d32[0m

[33m 6710 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 6713 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002d32
MEM[01002d32] => 6cd
1 cycles
put_reg (r14) = 0000006c
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 0000006a:0000006c[0m

[33m 6714 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002d32
0x1 + 0x1002d32 + 0x0 = 0x1002d33
1 + 16788786 + 0 = 16788787
flags now [32m 0------[0m
put_reg (r15) = 01002d33
1 cycles
[36mREGS:  r15 01002d32:01002d33  psw 0------C:0-------[0m

[33m 6715 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000078
1 cycles
put_reg (r5) = 00000078
flags now [32m 0------[0m

[33m 6716 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000078
get_reg (r14) = 0000006c
0x6c - 0x78 - 0x0 = 0xfffffffffffffff4
108 - 120 - 0 = -12
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6717 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 6718 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 0000006c
0x6c - 0x0 - 0x0 = 0x6c
108 - 0 - 0 = 108
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 6719 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002d33
1 cycles
put_reg (r1) = 01002d33
flags now [32m 0-----C[0m
[36mREGS:  r1 01002d32:01002d33[0m

[33m 6720 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 6723 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002d33
MEM[01002d33] => 74d
1 cycles
put_reg (r14) = 00000074
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 0000006c:00000074[0m

[33m 6724 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002d33
0x1 + 0x1002d33 + 0x0 = 0x1002d34
1 + 16788787 + 0 = 16788788
flags now [32m 0------[0m
put_reg (r15) = 01002d34
1 cycles
[36mREGS:  r15 01002d33:01002d34  psw 0------C:0-------[0m

[33m 6725 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000078
1 cycles
put_reg (r5) = 00000078
flags now [32m 0------[0m

[33m 6726 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000078
get_reg (r14) = 00000074
0x74 - 0x78 - 0x0 = 0xfffffffffffffffc
116 - 120 - 0 = -4
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6727 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 6728 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 00000074
0x74 - 0x0 - 0x0 = 0x74
116 - 0 - 0 = 116
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 6729 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002d34
1 cycles
put_reg (r1) = 01002d34
flags now [32m 0-----C[0m
[36mREGS:  r1 01002d33:01002d34[0m

[33m 6730 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 6733 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002d34
MEM[01002d34] => 7ad
1 cycles
put_reg (r14) = 0000007a
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 00000074:0000007a[0m

[33m 6734 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002d34
0x1 + 0x1002d34 + 0x0 = 0x1002d35
1 + 16788788 + 0 = 16788789
flags now [32m 0------[0m
put_reg (r15) = 01002d35
1 cycles
[36mREGS:  r15 01002d34:01002d35  psw 0------C:0-------[0m

[33m 6735 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000078
1 cycles
put_reg (r5) = 00000078
flags now [32m 0------[0m

[33m 6736 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000078
get_reg (r14) = 0000007a
0x7a - 0x78 - 0x0 = 0x2
122 - 120 - 0 = 2
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 6737 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 6738 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 0000007a
0x7a - 0x0 - 0x0 = 0x7a
122 - 0 - 0 = 122
flags now [32m 0-----C[0m
1 cycles

[33m 6739 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002d35
1 cycles
put_reg (r1) = 01002d35
flags now [32m 0-----C[0m
[36mREGS:  r1 01002d34:01002d35[0m

[33m 6740 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 6743 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002d35
MEM[01002d35] => 4cd
1 cycles
put_reg (r14) = 0000004c
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 0000007a:0000004c[0m

[33m 6744 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002d35
0x1 + 0x1002d35 + 0x0 = 0x1002d36
1 + 16788789 + 0 = 16788790
flags now [32m 0------[0m
put_reg (r15) = 01002d36
1 cycles
[36mREGS:  r15 01002d35:01002d36  psw 0------C:0-------[0m

[33m 6745 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000078
1 cycles
put_reg (r5) = 00000078
flags now [32m 0------[0m

[33m 6746 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000078
get_reg (r14) = 0000004c
0x4c - 0x78 - 0x0 = 0xffffffffffffffd4
76 - 120 - 0 = -44
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6747 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 6748 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 0000004c
0x4c - 0x0 - 0x0 = 0x4c
76 - 0 - 0 = 76
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 6749 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002d36
1 cycles
put_reg (r1) = 01002d36
flags now [32m 0-----C[0m
[36mREGS:  r1 01002d35:01002d36[0m

[33m 6750 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = true
3 cycles

[33m 6753 1001231: 581e        movu.b	[r1], r14  [0m
get_reg (r1) = 01002d36
MEM[01002d36] => 00d
1 cycles
put_reg (r14) = 00000000
Rt now 14
flags now [32m 0-----C[0m
[36mREGS:  r14 0000004c:00000000[0m

[33m 6754 1001233: 711f01      add	#1, r1, r15   [0m
get_reg (r1) = 01002d36
0x1 + 0x1002d36 + 0x0 = 0x1002d37
1 + 16788790 + 0 = 16788791
flags now [32m 0------[0m
put_reg (r15) = 01002d37
1 cycles
[36mREGS:  r15 01002d36:01002d37  psw 0------C:0-------[0m

[33m 6755 1001236: 5b25        movu.b	r2, r5     [0m
get_reg (r2) = 00000078
1 cycles
put_reg (r5) = 00000078
flags now [32m 0------[0m

[33m 6756 1001238: 475e        cmp	r5, r14       [0m
get_reg (r5) = 00000078
get_reg (r14) = 00000000
0x0 - 0x78 - 0x0 = 0xffffffffffffff88
0 - 120 - 0 = -120
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 6757 100123a: 11          beq.s	0x01001243  [0m
cond[0] Z = false
1 cycles

[33m 6758 100123b: 610e        cmp	#0, r14       [0m
get_reg (r14) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0----S--:0-----ZC[0m

[33m 6759 100123d: eff1        mov.l	r15, r1     [0m
get_reg (r15) = 01002d37
1 cycles
put_reg (r1) = 01002d37
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002d36:01002d37[0m

[33m 6760 100123f: 21f2        bne.b	0x01001231  [0m
cond[1] !Z = false
1 cycles

[33m 6761 1001241: 6601        mov.l	#0, r1      [0m
1 cycles
put_reg (r1) = 00000000
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002d37:00000000[0m

[33m 6762 1001243: 02          rts               [0m
MEM[07ffff0c] => dap 07p 00p 01d
put_reg (r0) = 07ffff10
fast return bonus
3 cycles
[36mREGS:  isp 07ffff0c:07ffff10[0m

[43;30m__Printf+416:			[0m
[33m 6765 10007da: 6101        cmp	#0, r1        [0m
get_reg (r1) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 6766 10007dc: 660e        mov.l	#0, r14     [0m
1 cycles
put_reg (r14) = 00000000
flags now [32m 0----ZC[0m

[33m 6767 10007de: 14          beq.s	0x010007e2  [0m
cond[0] Z = true
3 cycles

[33m 6770 10007e2: 610e        cmp	#0, r14       [0m
get_reg (r14) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 6771 10007e4: c70e8e      mov.b	r14, 142[r0]  [0m
get_reg (r14) = 00000000
1 cycles
MEM[07ffff9e] <= 00d
flags now [32m 0----ZC[0m

[33m 6772 10007e7: 210f        bne.b	0x010007f6  [0m
cond[1] !Z = false
1 cycles

[33m 6773 10007e9: 58bf        movu.b	[r11], r15  [0m
get_reg (r11) = 01002c87
MEM[01002c87] => 78d
1 cycles
put_reg (r15) = 00000078
Rt now 15
flags now [32m 0----ZC[0m
[36mREGS:  r15 01002d37:00000078[0m

[33m 6774 10007eb: 755f76      cmp	#118, r15     [0m
register 15 load stall
get_reg (r15) = 00000078
0x78 - 0x76 - 0x0 = 0x2
120 - 118 - 0 = 2
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 6776 10007ee: 18          bne.s	0x010007f6  [0m
cond[1] !Z = true
3 cycles

[33m 6779 10007f6: 755e68      cmp	#104, r14     [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r14) = 00000000
0x0 - 0x68 - 0x0 = 0xffffffffffffff98
0 - 104 - 0 = -104
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0------C:0----S--[0m

[33m 6781 10007f9: 18          bne.s	0x01000801  [0m
cond[1] !Z = true
3 cycles

[33m 6784 1000801: 755e76      cmp	#118, r14     [0m
get_reg (r14) = 00000000
0x0 - 0x76 - 0x0 = 0xffffffffffffff8a
0 - 118 - 0 = -118
flags now [32m 0---S--[0m
1 cycles

[33m 6785 1000804: 18          bne.s	0x0100080c  [0m
cond[1] !Z = true
3 cycles

[33m 6788 100080c: 755e6c      cmp	#108, r14     [0m
get_reg (r14) = 00000000
0x0 - 0x6c - 0x0 = 0xffffffffffffff94
0 - 108 - 0 = -108
flags now [32m 0---S--[0m
1 cycles

[33m 6789 100080f: 18          bne.s	0x01000817  [0m
cond[1] !Z = true
3 cycles

[33m 6792 1000817: 755e76      cmp	#118, r14     [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r14) = 00000000
0x0 - 0x76 - 0x0 = 0xffffffffffffff8a
0 - 118 - 0 = -118
flags now [32m 0---S--[0m
1 cycles

[33m 6794 100081a: 18          bne.s	0x01000822  [0m
cond[1] !Z = true
3 cycles

[33m 6797 1000822: 755e68      cmp	#104, r14     [0m
get_reg (r14) = 00000000
0x0 - 0x68 - 0x0 = 0xffffffffffffff98
0 - 104 - 0 = -104
flags now [32m 0---S--[0m
1 cycles

[33m 6798 1000825: 210e        bne.b	0x01000833  [0m
cond[1] !Z = true
near forward branch bonus
2 cycles

[33m 6800 1000833: 755e6c      cmp	#108, r14     [0m
get_reg (r14) = 00000000
0x0 - 0x6c - 0x0 = 0xffffffffffffff94
0 - 108 - 0 = -108
flags now [32m 0---S--[0m
1 cycles

[33m 6801 1000836: 2119        bne.b	0x0100084f  [0m
cond[1] !Z = true
3 cycles

[33m 6804 100084f: af8e        mov.l	124[r0], r6  [0m
1 cycle branch alignment penalty
1 cycles
MEM[07ffff8c] => 00d 00d 00d 00d
1 cycles
put_reg (r6) = 00000000
Rt now 6
flags now [32m 0---S--[0m
[36mREGS:  r6 01002d30:00000000[0m

[33m 6806 1000851: 6106        cmp	#0, r6        [0m
register 6 load stall
get_reg (r6) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0----S--:0-----ZC[0m

[33m 6808 1000853: 2b1c        ble.b	0x0100086f  [0m
cond[11] (S^O)|Z = true
3 cycles

[33m 6811 100086f: 58b3        movu.b	[r11], r3  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r11) = 01002c87
MEM[01002c87] => 78d
1 cycles
put_reg (r3) = 00000078
Rt now 3
flags now [32m 0----ZC[0m
[36mREGS:  r3 00000001:00000078[0m

[33m 6813 1000871: 710404      add	#4, r0, r4    [0m
0x4 + 0x7ffff10 + 0x0 = 0x7ffff14
4 + 134217488 + 0 = 134217492
flags now [32m 0------[0m
put_reg (r4) = 07ffff14
1 cycles
[36mREGS:  r4 00000078:07ffff14  psw 0-----ZC:0-------[0m

[33m 6814 1000874: 71024c      add	#76, r0, r2   [0m
0x4c + 0x7ffff10 + 0x0 = 0x7ffff5c
76 + 134217488 + 0 = 134217564
flags now [32m 0------[0m
put_reg (r2) = 07ffff5c
1 cycles
[36mREGS:  r2 00000078:07ffff5c[0m

[33m 6815 1000877: 710150      add	#80, r0, r1   [0m
0x50 + 0x7ffff10 + 0x0 = 0x7ffff60
80 + 134217488 + 0 = 134217568
flags now [32m 0------[0m
put_reg (r1) = 07ffff60
1 cycles
[36mREGS:  r1 00000000:07ffff60[0m

[33m 6816 100087a: 05330200    bsr.a	0x01000aad  [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 7eu 08u 00u 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m__Putfld:			[0m
[33m 6819 1000aad: 6e69        pushm	r6-r9       [0m
get_reg (r9) = 0100280c
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 0cd 28d 00d 01d
get_reg (r8) = 01002e5c
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 5cd 2ed 00d 01d
get_reg (r7) = 07ffff9c
put_reg (r0) = 07ffff00
MEM[07ffff00] <= 9cu ffu ffu 07d
get_reg (r6) = 00000000
put_reg (r0) = 07fffefc
MEM[07fffefc] <= 00d 00d 00d 00d
4 cycles
[36mREGS:  isp 07ffff0c:07fffefc[0m

[33m 6823 1000aaf: 6040        sub	#4, r0        [0m
0x7fffefc - 0x4 - 0x0 = 0x7fffef8
134217468 - 4 - 0 = 134217464
flags now [32m 0-----C[0m
put_reg (r0) = 07fffef8
1 cycles
[36mREGS:  isp 07fffefc:07fffef8  psw 0-------:0------C[0m

[33m 6824 1000ab1: 755325      cmp	#37, r3       [0m
get_reg (r3) = 00000078
0x78 - 0x25 - 0x0 = 0x53
120 - 37 - 0 = 83
flags now [32m 0-----C[0m
1 cycles

[33m 6825 1000ab4: ef3e        mov.l	r3, r14     [0m
get_reg (r3) = 00000078
1 cycles
put_reg (r14) = 00000078
flags now [32m 0-----C[0m
[36mREGS:  r14 00000000:00000078[0m

[33m 6826 1000ab6: ef15        mov.l	r1, r5      [0m
get_reg (r1) = 07ffff60
1 cycles
put_reg (r5) = 07ffff60
flags now [32m 0-----C[0m
[36mREGS:  r5 00000078:07ffff60[0m

[33m 6827 1000ab8: 754f25      mov.l	#37, r15    [0m
1 cycles
put_reg (r15) = 00000025
flags now [32m 0-----C[0m
[36mREGS:  r15 00000078:00000025[0m

[33m 6828 1000abb: 3a7604      beq.w	0x01000f31  [0m
cond[0] Z = false
1 cycles

[33m 6829 1000abe: 755341      cmp	#65, r3       [0m
get_reg (r3) = 00000078
0x78 - 0x41 - 0x0 = 0x37
120 - 65 - 0 = 55
flags now [32m 0-----C[0m
1 cycles

[33m 6830 1000ac1: 75412d      mov.l	#45, r1     [0m
1 cycles
put_reg (r1) = 0000002d
flags now [32m 0-----C[0m
[36mREGS:  r1 07ffff60:0000002d[0m

[33m 6831 1000ac4: 754620      mov.l	#32, r6     [0m
1 cycles
put_reg (r6) = 00000020
flags now [32m 0-----C[0m
[36mREGS:  r6 00000000:00000020[0m

[33m 6832 1000ac7: 75472b      mov.l	#43, r7     [0m
1 cycles
put_reg (r7) = 0000002b
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffff9c:0000002b[0m

[33m 6833 1000aca: 3a0702      beq.w	0x01000cd1  [0m
cond[0] Z = false
1 cycles

[33m 6834 1000acd: 7138bb      add	#-69, r3, r8  [0m
get_reg (r3) = 00000078
0xffffffbb + 0x78 + 0x0 = 0x100000033
-69 + 120 + 0 = 51
flags now [32m 0-----C[0m
put_reg (r8) = 00000033
1 cycles
[36mREGS:  r8 01002e5c:00000033[0m

[33m 6835 1000ad0: 6138        cmp	#3, r8        [0m
get_reg (r8) = 00000033
0x33 - 0x3 - 0x0 = 0x30
51 - 3 - 0 = 48
flags now [32m 0-----C[0m
1 cycles

[33m 6836 1000ad2: 2205        bc.b	0x01000ad7   [0m
cond[2] C = true
near forward branch bonus
2 cycles

[33m 6838 1000ad7: 755353      cmp	#83, r3       [0m
get_reg (r3) = 00000078
0x78 - 0x53 - 0x0 = 0x25
120 - 83 - 0 = 37
flags now [32m 0-----C[0m
1 cycles

[33m 6839 1000ada: fb86ff      mov.l	#-1, r8     [0m
1 cycles
put_reg (r8) = ffffffff
flags now [32m 0-----C[0m
[36mREGS:  r8 00000033:ffffffff[0m

[33m 6840 1000add: 3ac903      beq.w	0x01000ea6  [0m
cond[0] Z = false
1 cycles

[33m 6841 1000ae0: 755358      cmp	#88, r3       [0m
get_reg (r3) = 00000078
0x78 - 0x58 - 0x0 = 0x20
120 - 88 - 0 = 32
flags now [32m 0-----C[0m
1 cycles

[33m 6842 1000ae3: 3a5501      beq.w	0x01000c38  [0m
cond[0] Z = false
1 cycles

[33m 6843 1000ae6: 755361      cmp	#97, r3       [0m
get_reg (r3) = 00000078
0x78 - 0x61 - 0x0 = 0x17
120 - 97 - 0 = 23
flags now [32m 0-----C[0m
1 cycles

[33m 6844 1000ae9: 3ae801      beq.w	0x01000cd1  [0m
cond[0] Z = false
1 cycles

[33m 6845 1000aec: 755363      cmp	#99, r3       [0m
get_reg (r3) = 00000078
0x78 - 0x63 - 0x0 = 0x15
120 - 99 - 0 = 21
flags now [32m 0-----C[0m
1 cycles

[33m 6846 1000aef: 205e        beq.b	0x01000b4d  [0m
cond[0] Z = false
1 cycles

[33m 6847 1000af1: 755364      cmp	#100, r3      [0m
get_reg (r3) = 00000078
0x78 - 0x64 - 0x0 = 0x14
120 - 100 - 0 = 20
flags now [32m 0-----C[0m
1 cycles

[33m 6848 1000af4: 3ab000      beq.w	0x01000ba4  [0m
cond[0] Z = false
1 cycles

[33m 6849 1000af7: 71399b      add	#-101, r3, r9  [0m
get_reg (r3) = 00000078
0xffffff9b + 0x78 + 0x0 = 0x100000013
-101 + 120 + 0 = 19
flags now [32m 0-----C[0m
put_reg (r9) = 00000013
1 cycles
[36mREGS:  r9 0100280c:00000013[0m

[33m 6850 1000afa: 6139        cmp	#3, r9        [0m
get_reg (r9) = 00000013
0x13 - 0x3 - 0x0 = 0x10
19 - 3 - 0 = 16
flags now [32m 0-----C[0m
1 cycles

[33m 6851 1000afc: 2205        bc.b	0x01000b01   [0m
cond[2] C = true
near forward branch bonus
2 cycles

[33m 6853 1000b01: 755369      cmp	#105, r3      [0m
get_reg (r3) = 00000078
0x78 - 0x69 - 0x0 = 0xf
120 - 105 - 0 = 15
flags now [32m 0-----C[0m
1 cycles

[33m 6854 1000b04: 3aa000      beq.w	0x01000ba4  [0m
cond[0] Z = false
1 cycles

[33m 6855 1000b07: 75536e      cmp	#110, r3      [0m
get_reg (r3) = 00000078
0x78 - 0x6e - 0x0 = 0xa
120 - 110 - 0 = 10
flags now [32m 0-----C[0m
1 cycles

[33m 6856 1000b0a: 3a2502      beq.w	0x01000d2f  [0m
cond[0] Z = false
1 cycles

[33m 6857 1000b0d: 75536f      cmp	#111, r3      [0m
get_reg (r3) = 00000078
0x78 - 0x6f - 0x0 = 0x9
120 - 111 - 0 = 9
flags now [32m 0-----C[0m
1 cycles

[33m 6858 1000b10: 3a2801      beq.w	0x01000c38  [0m
cond[0] Z = false
1 cycles

[33m 6859 1000b13: 755370      cmp	#112, r3      [0m
get_reg (r3) = 00000078
0x78 - 0x70 - 0x0 = 0x8
120 - 112 - 0 = 8
flags now [32m 0-----C[0m
1 cycles

[33m 6860 1000b16: 3a6103      beq.w	0x01000e77  [0m
cond[0] Z = false
1 cycles

[33m 6861 1000b19: 755373      cmp	#115, r3      [0m
get_reg (r3) = 00000078
0x78 - 0x73 - 0x0 = 0x5
120 - 115 - 0 = 5
flags now [32m 0-----C[0m
1 cycles

[33m 6862 1000b1c: 3a8e03      beq.w	0x01000eaa  [0m
cond[0] Z = false
1 cycles

[33m 6863 1000b1f: 755375      cmp	#117, r3      [0m
get_reg (r3) = 00000078
0x78 - 0x75 - 0x0 = 0x3
120 - 117 - 0 = 3
flags now [32m 0-----C[0m
1 cycles

[33m 6864 1000b22: 3a1601      beq.w	0x01000c38  [0m
cond[0] Z = false
1 cycles

[33m 6865 1000b25: 755378      cmp	#120, r3      [0m
get_reg (r3) = 00000078
0x78 - 0x78 - 0x0 = 0x0
120 - 120 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 6866 1000b28: 3a1001      beq.w	0x01000c38  [0m
cond[0] Z = true
3 cycles

[33m 6869 1000c38: aad9        mov.l	44[r5], r1  [0m
get_reg (r5) = 07ffff60
MEM[07ffff8c] => 00d 00d 00d 00d
1 cycles
put_reg (r1) = 00000000
Rt now 1
flags now [32m 0----ZC[0m
[36mREGS:  r1 0000002d:00000000[0m

[33m 6870 1000c3a: 595f3e      movu.b	62[r5], r15  [0m
get_reg (r5) = 07ffff60
MEM[07ffff9e] => 00d
1 cycles
put_reg (r15) = 00000000
Rt now 15
flags now [32m 0----ZC[0m
[36mREGS:  r15 00000025:00000000[0m

[33m 6871 1000c3d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 6872 1000c3f: 2733        bn.b	0x01000c72   [0m
cond[7] S = false
1 cycles

[33m 6873 1000c41: 755f6c      cmp	#108, r15     [0m
get_reg (r15) = 00000000
0x0 - 0x6c - 0x0 = 0xffffffffffffff94
0 - 108 - 0 = -108
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-----ZC:0----S--[0m

[33m 6874 1000c44: ec21        mov.l	[r2], r1    [0m
get_reg (r2) = 07ffff5c
MEM[07ffff5c] => dcd ffd ffd 07d
1 cycles
put_reg (r1) = 07ffffdc
Rt now 1
flags now [32m 0---S--[0m
[36mREGS:  r1 00000000:07ffffdc[0m

[33m 6875 1000c46: 2015        beq.b	0x01000c5b  [0m
cond[0] Z = false
1 cycles

[33m 6876 1000c48: 755f71      cmp	#113, r15     [0m
get_reg (r15) = 00000000
0x0 - 0x71 - 0x0 = 0xffffffffffffff8f
0 - 113 - 0 = -113
flags now [32m 0---S--[0m
1 cycles

[33m 6877 1000c4b: 16          beq.s	0x01000c51  [0m
cond[0] Z = false
1 cycles

[33m 6878 1000c4c: 755f6a      cmp	#106, r15     [0m
get_reg (r15) = 00000000
0x0 - 0x6a - 0x0 = 0xffffffffffffff96
0 - 106 - 0 = -106
flags now [32m 0---S--[0m
1 cycles

[33m 6879 1000c4f: 210c        bne.b	0x01000c5b  [0m
cond[1] !Z = true
near forward branch bonus
2 cycles

[33m 6881 1000c5b: 711f04      add	#4, r1, r15   [0m
get_reg (r1) = 07ffffdc
0x4 + 0x7ffffdc + 0x0 = 0x7ffffe0
4 + 134217692 + 0 = 134217696
flags now [32m 0------[0m
put_reg (r15) = 07ffffe0
1 cycles
[36mREGS:  r15 00000000:07ffffe0  psw 0----S--:0-------[0m

[33m 6882 1000c5e: 6606        mov.l	#0, r6      [0m
1 cycles
put_reg (r6) = 00000000
flags now [32m 0------[0m
[36mREGS:  r6 00000020:00000000[0m

[33m 6883 1000c60: e32f        mov.l	r15, [r2]   [0m
get_reg (r15) = 07ffffe0
1 cycles
get_reg (r2) = 07ffff5c
MEM[07ffff5c] <= e0d ffd ffd 07d
flags now [32m 0------[0m

[33m 6884 1000c62: ec1f        mov.l	[r1], r15   [0m
get_reg (r1) = 07ffffdc
MEM[07ffffdc] => 03d 00d 00d 00d
1 cycles
put_reg (r15) = 00000003
Rt now 15
flags now [32m 0------[0m
[36mREGS:  r15 07ffffe0:00000003[0m

[33m 6885 1000c64: e35f        mov.l	r15, [r5]   [0m
register 15 load stall
get_reg (r15) = 00000003
1 cycles
get_reg (r5) = 07ffff60
MEM[07ffff60] <= 03d 00d 00d 00d
flags now [32m 0------[0m

[33m 6887 1000c66: a05e        mov.l	r6, 4[r5]   [0m
get_reg (r6) = 00000000
1 cycles
get_reg (r5) = 07ffff60
MEM[07ffff64] <= 00d 00d 00d 00d
flags now [32m 0------[0m

[33m 6888 1000c68: ed5f0b      mov.l	44[r5], r15  [0m
get_reg (r5) = 07ffff60
MEM[07ffff8c] => 00d 00d 00d 00d
1 cycles
put_reg (r15) = 00000000
Rt now 15
flags now [32m 0------[0m
[36mREGS:  r15 00000003:00000000[0m

[33m 6889 1000c6b: 601f        sub	#1, r15       [0m
register 15 load stall
get_reg (r15) = 00000000
0x0 - 0x1 - 0x0 = 0xffffffffffffffff
0 - 1 - 0 = -1
flags now [32m 0---S--[0m
put_reg (r15) = ffffffff
1 cycles
[36mREGS:  r15 00000000:ffffffff  psw 0-------:0----S--[0m

[33m 6891 1000c6d: e75f0b      mov.l	r15, 44[r5]  [0m
get_reg (r15) = ffffffff
1 cycles
get_reg (r5) = 07ffff60
MEM[07ffff8c] <= ffd ffd ffd ffd
flags now [32m 0---S--[0m

[33m 6892 1000c70: 2ec8        bra.b	0x01000c38  [0m
3 cycles

[33m 6895 1000c38: aad9        mov.l	44[r5], r1  [0m
get_reg (r5) = 07ffff60
MEM[07ffff8c] => ffd ffd ffd ffd
1 cycles
put_reg (r1) = ffffffff
Rt now 1
flags now [32m 0---S--[0m
[36mREGS:  r1 07ffffdc:ffffffff[0m

[33m 6896 1000c3a: 595f3e      movu.b	62[r5], r15  [0m
get_reg (r5) = 07ffff60
MEM[07ffff9e] => 00d
1 cycles
put_reg (r15) = 00000000
Rt now 15
flags now [32m 0---S--[0m
[36mREGS:  r15 ffffffff:00000000[0m

[33m 6897 1000c3d: 6101        cmp	#0, r1        [0m
get_reg (r1) = ffffffff
0xffffffff - 0x0 - 0x0 = 0xffffffff
-1 - 0 - 0 = -1
flags now [32m 0---S-C[0m
1 cycles
[36mREGS:  psw 0----S--:0----S-C[0m

[33m 6898 1000c3f: 2733        bn.b	0x01000c72   [0m
cond[7] S = true
3 cycles

[33m 6901 1000c72: 755f68      cmp	#104, r15     [0m
get_reg (r15) = 00000000
0x0 - 0x68 - 0x0 = 0xffffffffffffff98
0 - 104 - 0 = -104
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0----S-C:0----S--[0m

[33m 6902 1000c75: 1d          bne.s	0x01000c7a  [0m
cond[1] !Z = true
3 cycles

[33m 6905 1000c7a: 755f62      cmp	#98, r15      [0m
get_reg (r15) = 00000000
0x0 - 0x62 - 0x0 = 0xffffffffffffff9e
0 - 98 - 0 = -98
flags now [32m 0---S--[0m
1 cycles

[33m 6906 1000c7d: 1d          bne.s	0x01000c82  [0m
cond[1] !Z = true
3 cycles

[33m 6909 1000c82: 755f74      cmp	#116, r15     [0m
get_reg (r15) = 00000000
0x0 - 0x74 - 0x0 = 0xffffffffffffff8c
0 - 116 - 0 = -116
flags now [32m 0---S--[0m
1 cycles

[33m 6910 1000c85: 15          beq.s	0x01000c8a  [0m
cond[0] Z = false
1 cycles

[33m 6911 1000c86: 755f7a      cmp	#122, r15     [0m
get_reg (r15) = 00000000
0x0 - 0x7a - 0x0 = 0xffffffffffffff86
0 - 122 - 0 = -122
flags now [32m 0---S--[0m
1 cycles

[33m 6912 1000c89: 19          bne.s	0x01000c92  [0m
cond[1] !Z = true
3 cycles

[33m 6915 1000c92: bfd1        movu.w	60[r5], r1  [0m
get_reg (r5) = 07ffff60
MEM[07ffff9c] => 00d 00d
1 cycles
put_reg (r1) = 00000000
Rt now 1
flags now [32m 0---S--[0m
[36mREGS:  r1 ffffffff:00000000[0m

[33m 6916 1000c94: 7c31        btst	#3, r1       [0m
register 1 load stall
get_reg (r1) = 00000000
flags now [32m 0---SZ-[0m
1 cycles
[36mREGS:  psw 0----S--:0----SZ-[0m

[33m 6918 1000c96: 202a        beq.b	0x01000cc0  [0m
cond[0] Z = true
3 cycles

[33m 6921 1000cc0: ef51        mov.l	r5, r1      [0m
get_reg (r5) = 07ffff60
1 cycles
put_reg (r1) = 07ffff60
flags now [32m 0---SZ-[0m
[36mREGS:  r1 00000000:07ffff60[0m

[33m 6922 1000cc2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000078
1 cycles
put_reg (r2) = 00000078
flags now [32m 0---SZ-[0m
[36mREGS:  r2 07ffff5c:00000078[0m

[33m 6923 1000cc4: 06895405    add	20[r5].l, r4  [0m
get_reg (r5) = 07ffff60
MEM[07ffff74] => 00d 00d 00d 00d
get_reg (r4) = 07ffff14
0x7ffff14 + 0x0 + 0x0 = 0x7ffff14
134217492 + 0 + 0 = 134217492
flags now [32m 0------[0m
put_reg (r4) = 07ffff14
Rt now 4
3 cycles
[36mREGS:  psw 0----SZ-:0-------[0m

[33m 6926 1000cc8: a154        mov.l	r4, 16[r5]  [0m
register 4 load stall
get_reg (r4) = 07ffff14
1 cycles
get_reg (r5) = 07ffff60
MEM[07ffff70] <= 14d ffd ffd 07d
flags now [32m 0------[0m

[33m 6928 1000cca: 05880b00    bsr.a	0x01001852  [0m
put_reg (r0) = 07fffef4
MEM[07fffef4] <= ced 0cd 00d 01d
3 cycles
[36mREGS:  isp 07fffef8:07fffef4[0m

[43;30m__Litob:			[0m
[33m 6931 1001852: 6e6d        pushm	r6-r13      [0m
get_reg (r13) = 010027d0
put_reg (r0) = 07fffef0
MEM[07fffef0] <= d0d 27d 00d 01d
get_reg (r12) = 00000000
put_reg (r0) = 07fffeec
MEM[07fffeec] <= 00u 00u 00u 00d
get_reg (r11) = 01002c87
put_reg (r0) = 07fffee8
MEM[07fffee8] <= 87d 2cd 00d 01d
get_reg (r10) = 00000000
put_reg (r0) = 07fffee4
MEM[07fffee4] <= 00d 00d 00d 00d
get_reg (r9) = 00000013
put_reg (r0) = 07fffee0
MEM[07fffee0] <= 13u 00u 00u 00d
get_reg (r8) = ffffffff
put_reg (r0) = 07fffedc
MEM[07fffedc] <= ffd ffd ffd ffd
get_reg (r7) = 0000002b
put_reg (r0) = 07fffed8
MEM[07fffed8] <= 2bd 00d 00d 00d
get_reg (r6) = 00000000
put_reg (r0) = 07fffed4
MEM[07fffed4] <= 00d 00d 00d 00d
8 cycles
[36mREGS:  isp 07fffef4:07fffed4[0m

[33m 6939 1001854: fb62bb280001  mov.l	#0x10028bb, r6  [0m
1 cycles
put_reg (r6) = 010028bb
flags now [32m 0------[0m
[36mREGS:  r6 00000000:010028bb[0m

[33m 6940 100185a: fbe2cc280001  mov.l	#0x10028cc, r14  [0m
1 cycles
put_reg (r14) = 010028cc
flags now [32m 0------[0m
[36mREGS:  r14 00000078:010028cc[0m

[33m 6941 1001860: 7100e8      add	#-24, r0, r0  [0m
0xffffffe8 + 0x7fffed4 + 0x0 = 0x107fffebc
-24 + 134217428 + 0 = 134217404
flags now [32m 0-----C[0m
put_reg (r0) = 07fffebc
1 cycles
[36mREGS:  isp 07fffed4:07fffebc  psw 0-------:0------C[0m

[33m 6942 1001863: 755258      cmp	#88, r2       [0m
get_reg (r2) = 00000078
0x78 - 0x58 - 0x0 = 0x20
120 - 88 - 0 = 32
flags now [32m 0-----C[0m
1 cycles

[33m 6943 1001866: fc4be6      stz	r14, r6       [0m
cond[0] Z = false
1 cycles

[33m 6944 1001869: 75526f      cmp	#111, r2      [0m
get_reg (r2) = 00000078
0x78 - 0x6f - 0x0 = 0x9
120 - 111 - 0 = 9
flags now [32m 0-----C[0m
1 cycles

[33m 6945 100186c: ef17        mov.l	r1, r7      [0m
get_reg (r1) = 07ffff60
1 cycles
put_reg (r7) = 07ffff60
flags now [32m 0-----C[0m
[36mREGS:  r7 0000002b:07ffff60[0m

[33m 6946 100186e: 6688        mov.l	#8, r8      [0m
1 cycles
put_reg (r8) = 00000008
flags now [32m 0-----C[0m
[36mREGS:  r8 ffffffff:00000008[0m

[33m 6947 1001870: 200f        beq.b	0x0100187f  [0m
cond[0] Z = false
1 cycles

[33m 6948 1001872: 755278      cmp	#120, r2      [0m
get_reg (r2) = 00000078
0x78 - 0x78 - 0x0 = 0x0
120 - 120 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 6949 1001875: 17          beq.s	0x0100187c  [0m
cond[0] Z = true
3 cycles

[33m 6952 100187c: 754810      mov.l	#16, r8     [0m
1 cycles
put_reg (r8) = 00000010
flags now [32m 0----ZC[0m
[36mREGS:  r8 00000008:00000010[0m

[33m 6953 100187f: ed7901      mov.l	4[r7], r9   [0m
get_reg (r7) = 07ffff60
MEM[07ffff64] => 00d 00d 00d 00d
1 cycles
put_reg (r9) = 00000000
Rt now 9
flags now [32m 0----ZC[0m
[36mREGS:  r9 00000013:00000000[0m

[33m 6954 1001882: fdbf8b      shar	#31, r8, r11  [0m
get_reg (r8) = 00000010
16 >>= 31
flags now [32m 0----Z-[0m
put_reg (r11) = 00000000
1 cycles
[36mREGS:  r11 01002c87:00000000  psw 0-----ZC:0-----Z-[0m

[33m 6955 1001885: 755264      cmp	#100, r2      [0m
get_reg (r2) = 00000078
0x78 - 0x64 - 0x0 = 0x14
120 - 100 - 0 = 20
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----Z-:0------C[0m

[33m 6956 1001888: ec7a        mov.l	[r7], r10   [0m
get_reg (r7) = 07ffff60
MEM[07ffff60] => 03d 00d 00d 00d
1 cycles
put_reg (r10) = 00000003
Rt now 10
flags now [32m 0-----C[0m
[36mREGS:  r10 00000000:00000003[0m

[33m 6957 100188a: fcdbe1      scne.l	r14        [0m
cond[1] !Z = true
put_reg (r14) = 00000001
1 cycles
[36mREGS:  r14 010028cc:00000001[0m

[33m 6958 100188d: 755269      cmp	#105, r2      [0m
get_reg (r2) = 00000078
0x78 - 0x69 - 0x0 = 0xf
120 - 105 - 0 = 15
flags now [32m 0-----C[0m
1 cycles

[33m 6959 1001890: fcdbf1      scne.l	r15        [0m
cond[1] !Z = true
put_reg (r15) = 00000001
1 cycles
[36mREGS:  r15 00000000:00000001[0m

[33m 6960 1001893: fc33fe      tst	r15, r14      [0m
get_reg (r14) = 00000001
get_reg (r15) = 00000001
0x1 & 0x1 = 0x1
flags now [32m 0-----C[0m
1 cycles

[33m 6961 1001896: 2110        bne.b	0x010018a6  [0m
cond[1] !Z = true
near forward branch bonus
2 cycles

[33m 6963 10018a6: ff5e9a      or	r9, r10, r14   [0m
get_reg (r9) = 00000000
get_reg (r10) = 00000003
0x3 | 0x0 = 0x3
flags now [32m 0-----C[0m
put_reg (r14) = 00000003
1 cycles
[36mREGS:  r14 00000001:00000003[0m

[33m 6964 10018a9: 754c18      mov.l	#24, r12    [0m
1 cycles
put_reg (r12) = 00000018
flags now [32m 0-----C[0m
[36mREGS:  r12 00000000:00000018[0m

[33m 6965 10018ac: 19          bne.s	0x010018b5  [0m
cond[1] !Z = true
3 cycles

[33m 6968 10018b5: efa1        mov.l	r10, r1     [0m
get_reg (r10) = 00000003
1 cycles
put_reg (r1) = 00000003
flags now [32m 0-----C[0m
[36mREGS:  r1 07ffff60:00000003[0m

[33m 6969 10018b7: ef92        mov.l	r9, r2      [0m
get_reg (r9) = 00000000
1 cycles
put_reg (r2) = 00000000
flags now [32m 0-----C[0m
[36mREGS:  r2 00000078:00000000[0m

[33m 6970 10018b9: ef83        mov.l	r8, r3      [0m
get_reg (r8) = 00000010
1 cycles
put_reg (r3) = 00000010
flags now [32m 0-----C[0m
[36mREGS:  r3 00000078:00000010[0m

[33m 6971 10018bb: efb4        mov.l	r11, r4     [0m
get_reg (r11) = 00000000
1 cycles
put_reg (r4) = 00000000
flags now [32m 0-----C[0m
[36mREGS:  r4 07ffff14:00000000[0m

[33m 6972 10018bd: 05990800    bsr.a	0x01002156  [0m
put_reg (r0) = 07fffeb8
MEM[07fffeb8] <= c1u 18u 00u 01d
3 cycles
[36mREGS:  isp 07fffebc:07fffeb8[0m

[43;30m__COM_MOD64u:			[0m
[33m 6975 1002156: fd7cc40000ff  tst	#0xffff0000, r4  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r4) = 00000000
0xffff0000 & 0x0 = 0x0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 6977 100215c: 202b        beq.b	0x01002187  [0m
cond[0] Z = true
3 cycles

[43;30mIXI6DIV:			[0m
[33m 6980 1002187: 6104        cmp	#0, r4        [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r4) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 6982 1002189: 2010        beq.b	0x01002199  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[43;30mIXI4DIV:			[0m
[33m 6984 1002199: fd7cc30000ff  tst	#0xffff0000, r3  [0m
get_reg (r3) = 00000010
0xffff0000 & 0x10 = 0x0
flags now [32m 0----ZC[0m
1 cycles

[33m 6985 100219f: 12          beq.s	0x010021a9  [0m
cond[0] Z = true
3 cycles

[43;30mIXI2DIV:			[0m
[33m 6988 10021a9: 6102        cmp	#0, r2        [0m
get_reg (r2) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 6989 10021ab: 1e          bne.s	0x010021b1  [0m
cond[1] !Z = false
1 cycles

[33m 6990 10021ac: 6101        cmp	#0, r1        [0m
get_reg (r1) = 00000003
0x3 - 0x0 - 0x0 = 0x3
3 - 0 - 0 = 3
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 6991 10021ae: 2123        bne.b	0x010021d1  [0m
cond[1] !Z = true
3 cycles

[43;30mI4I2DIV:			[0m
[33m 6994 10021d1: ef12        mov.l	r1, r2      [0m
get_reg (r1) = 00000003
1 cycles
put_reg (r2) = 00000003
flags now [32m 0-----C[0m
[36mREGS:  r2 00000000:00000003[0m

[33m 6995 10021d3: fc2732      divu	r3, r2       [0m
get_reg (r3) = 00000010
get_reg (r2) = 00000003
3 / 16 = 0
flags now [32m 0-----C[0m
put_reg (r2) = 00000000
2 cycles
[36mREGS:  r2 00000003:00000000[0m

[33m 6997 10021d6: 4f32        mul	r3, r2        [0m
get_reg (r3) = 00000010
get_reg (r2) = 00000000
put_reg (r2) = 00000000
1 cycles

[33m 6998 10021d8: 4321        sub	r2, r1        [0m
get_reg (r2) = 00000000
get_reg (r1) = 00000003
0x3 - 0x0 - 0x0 = 0x3
3 - 0 - 0 = 3
flags now [32m 0-----C[0m
put_reg (r1) = 00000003
1 cycles

[33m 6999 10021da: 6602        mov.l	#0, r2      [0m
1 cycles
put_reg (r2) = 00000000
flags now [32m 0-----C[0m

[33m 7000 10021dc: 02          rts               [0m
MEM[07fffeb8] => c1p 18p 00p 01d
put_reg (r0) = 07fffebc
fast return bonus
3 cycles
[36mREGS:  isp 07fffeb8:07fffebc[0m

[43;30m__Litob+111:			[0m
[33m 7003 10018c1: fec611      movu.b	[r6, r1], r1  [0m
get_reg (r6) = 010028bb
get_reg (r1) = 00000003
MEM[010028be] => 33d
put_reg (r1) = 00000033
Rt now 1
1 cycles
[36mREGS:  r1 00000003:00000033[0m

[33m 7004 10018c4: 754d17      mov.l	#23, r13    [0m
1 cycles
put_reg (r13) = 00000017
flags now [32m 0-----C[0m
[36mREGS:  r13 010027d0:00000017[0m

[33m 7005 10018c7: 8589        mov.b	r1, 23[r0]  [0m
get_reg (r1) = 00000033
1 cycles
MEM[07fffed3] <= 33d
flags now [32m 0-----C[0m

[33m 7006 10018c9: efa1        mov.l	r10, r1     [0m
get_reg (r10) = 00000003
1 cycles
put_reg (r1) = 00000003
flags now [32m 0-----C[0m
[36mREGS:  r1 00000033:00000003[0m

[33m 7007 10018cb: ef92        mov.l	r9, r2      [0m
get_reg (r9) = 00000000
1 cycles
put_reg (r2) = 00000000
flags now [32m 0-----C[0m

[33m 7008 10018cd: ef83        mov.l	r8, r3      [0m
get_reg (r8) = 00000010
1 cycles
put_reg (r3) = 00000010
flags now [32m 0-----C[0m

[33m 7009 10018cf: efb4        mov.l	r11, r4     [0m
get_reg (r11) = 00000000
1 cycles
put_reg (r4) = 00000000
flags now [32m 0-----C[0m

[33m 7010 10018d1: 05ec0700    bsr.a	0x010020bd  [0m
put_reg (r0) = 07fffeb8
MEM[07fffeb8] <= d5u 18u 00u 01d
3 cycles
[36mREGS:  isp 07fffebc:07fffeb8[0m

[43;30m__COM_DIV64u:			[0m
[33m 7013 10020bd: fd7cc40000ff  tst	#0xffff0000, r4  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r4) = 00000000
0xffff0000 & 0x0 = 0x0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 7015 10020c3: 2037        beq.b	0x010020fa  [0m
cond[0] Z = true
3 cycles

[43;30mIXI6DIV:			[0m
[33m 7018 10020fa: 6104        cmp	#0, r4        [0m
get_reg (r4) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 7019 10020fc: 2010        beq.b	0x0100210c  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[43;30mIXI4DIV:			[0m
[33m 7021 100210c: fd7cc30000ff  tst	#0xffff0000, r3  [0m
get_reg (r3) = 00000010
0xffff0000 & 0x10 = 0x0
flags now [32m 0----ZC[0m
1 cycles

[33m 7022 1002112: 12          beq.s	0x0100211c  [0m
cond[0] Z = true
3 cycles

[43;30mIXI2DIV:			[0m
[33m 7025 100211c: 6102        cmp	#0, r2        [0m
get_reg (r2) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 7026 100211e: 1e          bne.s	0x01002124  [0m
cond[1] !Z = false
1 cycles

[33m 7027 100211f: 6101        cmp	#0, r1        [0m
get_reg (r1) = 00000003
0x3 - 0x0 - 0x0 = 0x3
3 - 0 - 0 = 3
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 7028 1002121: 2131        bne.b	0x01002152  [0m
cond[1] !Z = true
3 cycles

[43;30mI4I2DIV:			[0m
[33m 7031 1002152: fc2731      divu	r3, r1       [0m
get_reg (r3) = 00000010
get_reg (r1) = 00000003
3 / 16 = 0
flags now [32m 0-----C[0m
put_reg (r1) = 00000000
2 cycles
[36mREGS:  r1 00000003:00000000[0m

[43;30m_i8divU_End:			[0m
[33m 7033 1002155: 02          rts               [0m
MEM[07fffeb8] => d5p 18p 00p 01d
put_reg (r0) = 07fffebc
fast return bonus
3 cycles
[36mREGS:  isp 07fffeb8:07fffebc[0m

[43;30m__Litob+131:			[0m
[33m 7036 10018d5: 71daff      add	#-1, r13, r10  [0m
get_reg (r13) = 00000017
0xffffffff + 0x17 + 0x0 = 0x100000016
-1 + 23 + 0 = 22
flags now [32m 0-----C[0m
put_reg (r10) = 00000016
1 cycles
[36mREGS:  r10 00000003:00000016[0m

[33m 7037 10018d8: ef19        mov.l	r1, r9      [0m
get_reg (r1) = 00000000
1 cycles
put_reg (r9) = 00000000
flags now [32m 0-----C[0m

[33m 7038 10018da: ff5e29      or	r2, r9, r14    [0m
get_reg (r2) = 00000000
get_reg (r9) = 00000000
0x0 | 0x0 = 0x0
flags now [32m 0----ZC[0m
put_reg (r14) = 00000000
1 cycles
[36mREGS:  r14 00000003:00000000  psw 0------C:0-----ZC[0m

[33m 7039 10018dd: 71af01      add	#1, r10, r15  [0m
get_reg (r10) = 00000016
0x1 + 0x16 + 0x0 = 0x17
1 + 22 + 0 = 23
flags now [32m 0------[0m
put_reg (r15) = 00000017
1 cycles
[36mREGS:  r15 00000001:00000017  psw 0-----ZC:0-------[0m

[33m 7040 10018e0: 610e        cmp	#0, r14       [0m
get_reg (r14) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 7041 10018e2: 2023        beq.b	0x01001905  [0m
cond[0] Z = true
3 cycles

[33m 7044 1001905: 6188        cmp	#8, r8        [0m
get_reg (r8) = 00000010
0x10 - 0x8 - 0x0 = 0x8
16 - 8 - 0 = 8
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 7045 1001907: 2121        bne.b	0x01001928  [0m
cond[1] !Z = true
3 cycles

[33m 7048 1001928: a971        mov.l	16[r7], r1  [0m
get_reg (r7) = 07ffff60
MEM[07ffff70] => 14d ffd ffd 07d
1 cycles
put_reg (r1) = 07ffff14
Rt now 1
flags now [32m 0-----C[0m
[36mREGS:  r1 00000000:07ffff14[0m

[33m 7049 100192a: efc3        mov.l	r12, r3     [0m
get_reg (r12) = 00000018
1 cycles
put_reg (r3) = 00000018
flags now [32m 0-----C[0m
[36mREGS:  r3 00000010:00000018[0m

[33m 7050 100192c: 43d3        sub	r13, r3       [0m
get_reg (r13) = 00000017
get_reg (r3) = 00000018
0x18 - 0x17 - 0x0 = 0x1
24 - 23 - 0 = 1
flags now [32m 0-----C[0m
put_reg (r3) = 00000001
1 cycles
[36mREGS:  r3 00000018:00000001[0m

[33m 7051 100192e: ef02        mov.l	r0, r2      [0m
1 cycles
put_reg (r2) = 07fffebc
flags now [32m 0-----C[0m
[36mREGS:  r2 00000000:07fffebc[0m

[33m 7052 1001930: 4bd2        add	r13, r2       [0m
get_reg (r13) = 00000017
get_reg (r2) = 07fffebc
0x7fffebc + 0x17 + 0x0 = 0x7fffed3
134217404 + 23 + 0 = 134217427
flags now [32m 0------[0m
put_reg (r2) = 07fffed3
1 cycles
[36mREGS:  r2 07fffebc:07fffed3  psw 0------C:0-------[0m

[33m 7053 1001932: a1fb        mov.l	r3, 28[r7]  [0m
get_reg (r3) = 00000001
1 cycles
get_reg (r7) = 07ffff60
MEM[07ffff7c] <= 01d 00d 00d 00d
flags now [32m 0------[0m

[33m 7054 1001934: 7f8f        smovf             [0m
MEM[07fffed3] => 33d
MEM[07ffff14] <= 33d
5 cycles
[36mREGS:  r1 07ffff14:07ffff15  r2 07fffed3:07fffed4  r3 00000001:00000000[0m

[33m 7059 1001936: a9f9        mov.l	28[r7], r1  [0m
get_reg (r7) = 07ffff60
MEM[07ffff7c] => 01d 00d 00d 00d
1 cycles
put_reg (r1) = 00000001
Rt now 1
flags now [32m 0------[0m
[36mREGS:  r1 07ffff15:00000001[0m

[33m 7060 1001938: ab72        mov.l	48[r7], r2  [0m
get_reg (r7) = 07ffff60
MEM[07ffff90] => ffd ffd ffd ffd
1 cycles
put_reg (r2) = ffffffff
Rt now 2
flags now [32m 0------[0m
[36mREGS:  r2 07fffed4:ffffffff[0m

[33m 7061 100193a: 4721        cmp	r2, r1        [0m
register 2 load stall
get_reg (r2) = ffffffff
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles

[33m 7063 100193c: 2809        bge.b	0x01001945  [0m
cond[8] !(S^O) = true
near forward branch bonus
2 cycles

[33m 7065 1001945: 6102        cmp	#0, r2        [0m
get_reg (r2) = ffffffff
0xffffffff - 0x0 - 0x0 = 0xffffffff
-1 - 0 - 0 = -1
flags now [32m 0---S-C[0m
1 cycles
[36mREGS:  psw 0-------:0----S-C[0m

[33m 7066 1001947: 261e        bpz.b	0x01001965  [0m
cond[6] !S = false
1 cycles

[33m 7067 1001949: bff2        movu.w	60[r7], r2  [0m
get_reg (r7) = 07ffff60
MEM[07ffff9c] => 00d 00d
1 cycles
put_reg (r2) = 00000000
Rt now 2
flags now [32m 0---S-C[0m
[36mREGS:  r2 ffffffff:00000000[0m

[33m 7068 100194b: 752214      and	#20, r2       [0m
register 2 load stall
get_reg (r2) = 00000000
0x0 & 0x14 = 0x0
flags now [32m 0----ZC[0m
put_reg (r2) = 00000000
1 cycles
[36mREGS:  psw 0----S-C:0-----ZC[0m

[33m 7070 100194e: 755210      cmp	#16, r2       [0m
get_reg (r2) = 00000000
0x0 - 0x10 - 0x0 = 0xfffffffffffffff0
0 - 16 - 0 = -16
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-----ZC:0----S--[0m

[33m 7071 1001951: 2114        bne.b	0x01001965  [0m
cond[1] !Z = true
3 cycles

[33m 7074 1001965: 3f6d0e      rtsd	#56, r6-r13  [0m
put_reg (r0) = 07fffed4
MEM[07fffed4] => 00d 00d 00d 00d
put_reg (r0) = 07fffed8
put_reg (r6) = 00000000
MEM[07fffed8] => 2bd 00d 00d 00d
put_reg (r0) = 07fffedc
put_reg (r7) = 0000002b
MEM[07fffedc] => ffd ffd ffd ffd
put_reg (r0) = 07fffee0
put_reg (r8) = ffffffff
MEM[07fffee0] => 13d 00d 00d 00d
put_reg (r0) = 07fffee4
put_reg (r9) = 00000013
MEM[07fffee4] => 00d 00d 00d 00d
put_reg (r0) = 07fffee8
put_reg (r10) = 00000000
MEM[07fffee8] => 87d 2cd 00d 01d
put_reg (r0) = 07fffeec
put_reg (r11) = 01002c87
MEM[07fffeec] => 00d 00d 00d 00d
put_reg (r0) = 07fffef0
put_reg (r12) = 00000000
MEM[07fffef0] => d0d 27d 00d 01d
put_reg (r0) = 07fffef4
put_reg (r13) = 010027d0
MEM[07fffef4] => cep 0cp 00p 01d
put_reg (r0) = 07fffef8
9 cycles
[36mREGS:  r6 010028bb:00000000  r7 07ffff60:0000002b  r8 00000010:ffffffff  r9 00000000:00000013  r10 00000016:00000000  r11 00000000:01002c87  r12 00000018:00000000  r13 00000017:010027d0  isp 07fffebc:07fffef8[0m

[43;30m__Putfld+545:			[0m
[33m 7083 1000cce: 386bfe      bra.w	0x01000b39  [0m
1 cycle branch alignment penalty
1 cycles
3 cycles

[33m 7087 1000b39: 6601        mov.l	#0, r1      [0m
1 cycles
put_reg (r1) = 00000000
flags now [32m 0---S--[0m
[36mREGS:  r1 00000001:00000000[0m

[33m 7088 1000b3b: 2e0f        bra.b	0x01000b4a  [0m
near forward branch bonus
2 cycles

[33m 7090 1000b4a: 3f6905      rtsd	#20, r6-r9   [0m
put_reg (r0) = 07fffefc
MEM[07fffefc] => 00d 00d 00d 00d
put_reg (r0) = 07ffff00
put_reg (r6) = 00000000
MEM[07ffff00] => 9cd ffd ffd 07d
put_reg (r0) = 07ffff04
put_reg (r7) = 07ffff9c
MEM[07ffff04] => 5cd 2ed 00d 01d
put_reg (r0) = 07ffff08
put_reg (r8) = 01002e5c
MEM[07ffff08] => 0cd 28d 00d 01d
put_reg (r0) = 07ffff0c
put_reg (r9) = 0100280c
MEM[07ffff0c] => 7ep 08p 00p 01d
put_reg (r0) = 07ffff10
5 cycles
[36mREGS:  r7 0000002b:07ffff9c  r8 ffffffff:01002e5c  r9 00000013:0100280c  isp 07fffef8:07ffff10[0m

[43;30m__Printf+580:			[0m
[33m 7095 100087e: 6101        cmp	#0, r1        [0m
get_reg (r1) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0----S--:0-----ZC[0m

[33m 7096 1000880: 2112        bne.b	0x01000892  [0m
cond[1] !Z = false
1 cycles

[33m 7097 1000882: 710204      add	#4, r0, r2    [0m
0x4 + 0x7ffff10 + 0x0 = 0x7ffff14
4 + 134217488 + 0 = 134217492
flags now [32m 0------[0m
put_reg (r2) = 07ffff14
1 cycles
[36mREGS:  r2 00000000:07ffff14  psw 0-----ZC:0-------[0m

[33m 7098 1000885: 710150      add	#80, r0, r1   [0m
0x50 + 0x7ffff10 + 0x0 = 0x7ffff60
80 + 134217488 + 0 = 134217568
flags now [32m 0------[0m
put_reg (r1) = 07ffff60
1 cycles
[36mREGS:  r1 00000000:07ffff60[0m

[33m 7099 1000888: 05c40600    bsr.a	0x01000f4c  [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 8cu 08u 00u 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m__Puttxt:			[0m
[33m 7102 1000f4c: 6e6c        pushm	r6-r12      [0m
get_reg (r12) = 00000000
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 00d 00d 00d 00d
get_reg (r11) = 01002c87
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 87d 2cd 00d 01d
get_reg (r10) = 00000000
put_reg (r0) = 07ffff00
MEM[07ffff00] <= 00d 00d 00d 00d
get_reg (r9) = 0100280c
put_reg (r0) = 07fffefc
MEM[07fffefc] <= 0cd 28d 00d 01d
get_reg (r8) = 01002e5c
put_reg (r0) = 07fffef8
MEM[07fffef8] <= 5cd 2ed 00d 01d
get_reg (r7) = 07ffff9c
put_reg (r0) = 07fffef4
MEM[07fffef4] <= 9cu ffu ffu 07d
get_reg (r6) = 00000000
put_reg (r0) = 07fffef0
MEM[07fffef0] <= 00d 00d 00d 00d
7 cycles
[36mREGS:  isp 07ffff0c:07fffef0[0m

[33m 7109 1000f4e: ab96        mov.l	56[r1], r6  [0m
get_reg (r1) = 07ffff60
MEM[07ffff98] => 00d 00d 00d 00d
1 cycles
put_reg (r6) = 00000000
Rt now 6
flags now [32m 0------[0m

[33m 7110 1000f50: ef27        mov.l	r2, r7      [0m
get_reg (r2) = 07ffff14
1 cycles
put_reg (r7) = 07ffff14
flags now [32m 0------[0m
[36mREGS:  r7 07ffff9c:07ffff14[0m

[33m 7111 1000f52: bf93        movu.w	60[r1], r3  [0m
get_reg (r1) = 07ffff60
MEM[07ffff9c] => 00d 00d
1 cycles
put_reg (r3) = 00000000
Rt now 3
flags now [32m 0------[0m

[33m 7112 1000f54: ef18        mov.l	r1, r8      [0m
get_reg (r1) = 07ffff60
1 cycles
put_reg (r8) = 07ffff60
flags now [32m 0------[0m
[36mREGS:  r8 01002e5c:07ffff60[0m

[33m 7113 1000f56: ef69        mov.l	r6, r9      [0m
get_reg (r6) = 00000000
1 cycles
put_reg (r9) = 00000000
flags now [32m 0------[0m
[36mREGS:  r9 0100280c:00000000[0m

[33m 7114 1000f58: 754a20      mov.l	#32, r10    [0m
1 cycles
put_reg (r10) = 00000020
flags now [32m 0------[0m
[36mREGS:  r10 00000000:00000020[0m

[33m 7115 1000f5b: 06811905    sub	20[r1].l, r9  [0m
get_reg (r1) = 07ffff60
MEM[07ffff74] => 00d 00d 00d 00d
get_reg (r9) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
put_reg (r9) = 00000000
Rt now 9
3 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 7118 1000f5f: 06811906    sub	24[r1].l, r9  [0m
get_reg (r1) = 07ffff60
MEM[07ffff78] => 00d 00d 00d 00d
get_reg (r9) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
put_reg (r9) = 00000000
Rt now 9
3 cycles

[33m 7121 1000f63: 06811907    sub	28[r1].l, r9  [0m
get_reg (r1) = 07ffff60
MEM[07ffff7c] => 01d 00d 00d 00d
get_reg (r9) = 00000000
0x0 - 0x1 - 0x0 = 0xffffffffffffffff
0 - 1 - 0 = -1
flags now [32m 0---S--[0m
put_reg (r9) = ffffffff
Rt now 9
3 cycles
[36mREGS:  r9 00000000:ffffffff  psw 0-----ZC:0----S--[0m

[33m 7124 1000f67: 06811908    sub	32[r1].l, r9  [0m
get_reg (r1) = 07ffff60
MEM[07ffff80] => 00d 00d 00d 00d
get_reg (r9) = ffffffff
0xffffffff - 0x0 - 0x0 = 0xffffffff
-1 - 0 - 0 = -1
flags now [32m 0---S-C[0m
put_reg (r9) = ffffffff
Rt now 9
3 cycles
[36mREGS:  psw 0----S--:0----S-C[0m

[33m 7127 1000f6b: 06811909    sub	36[r1].l, r9  [0m
get_reg (r1) = 07ffff60
MEM[07ffff84] => 00d 00d 00d 00d
get_reg (r9) = ffffffff
0xffffffff - 0x0 - 0x0 = 0xffffffff
-1 - 0 - 0 = -1
flags now [32m 0---S-C[0m
put_reg (r9) = ffffffff
Rt now 9
3 cycles

[33m 7130 1000f6f: 0681190a    sub	40[r1].l, r9  [0m
get_reg (r1) = 07ffff60
MEM[07ffff88] => 00d 00d 00d 00d
get_reg (r9) = ffffffff
0xffffffff - 0x0 - 0x0 = 0xffffffff
-1 - 0 - 0 = -1
flags now [32m 0---S-C[0m
put_reg (r9) = ffffffff
Rt now 9
3 cycles

[33m 7133 1000f73: 7c83        btst	#8, r3       [0m
get_reg (r3) = 00000000
flags now [32m 0---SZ-[0m
1 cycles
[36mREGS:  psw 0----S-C:0----SZ-[0m

[33m 7134 1000f75: 3b6c02      bne.w	0x010011e1  [0m
cond[1] !Z = false
1 cycles

[33m 7135 1000f78: 7c93        btst	#9, r3       [0m
get_reg (r3) = 00000000
flags now [32m 0---SZ-[0m
1 cycles

[33m 7136 1000f7a: 3b1d02      bne.w	0x01001197  [0m
cond[1] !Z = false
1 cycles

[33m 7137 1000f7d: 7ca3        btst	#10, r3      [0m
get_reg (r3) = 00000000
flags now [32m 0---SZ-[0m
1 cycles

[33m 7138 1000f7f: 3bd301      bne.w	0x01001152  [0m
cond[1] !Z = false
1 cycles

[33m 7139 1000f82: 7c23        btst	#2, r3       [0m
get_reg (r3) = 00000000
flags now [32m 0---SZ-[0m
1 cycles

[33m 7140 1000f84: fb6216280001  mov.l	#0x1002816, r6  [0m
1 cycles
put_reg (r6) = 01002816
flags now [32m 0---SZ-[0m
[36mREGS:  r6 00000000:01002816[0m

[33m 7141 1000f8a: 2143        bne.b	0x01000fcd  [0m
cond[1] !Z = false
1 cycles

[33m 7142 1000f8c: 6109        cmp	#0, r9        [0m
get_reg (r9) = ffffffff
0xffffffff - 0x0 - 0x0 = 0xffffffff
-1 - 0 - 0 = -1
flags now [32m 0---S-C[0m
1 cycles
[36mREGS:  psw 0----SZ-:0----S-C[0m

[33m 7143 1000f8e: 2b3f        ble.b	0x01000fcd  [0m
cond[11] (S^O)|Z = true
3 cycles

[33m 7146 1000fcd: ed8305      mov.l	20[r8], r3  [0m
get_reg (r8) = 07ffff60
MEM[07ffff74] => 00d 00d 00d 00d
1 cycles
put_reg (r3) = 00000000
Rt now 3
flags now [32m 0---S-C[0m

[33m 7147 1000fd0: 6103        cmp	#0, r3        [0m
register 3 load stall
get_reg (r3) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0----S-C:0-----ZC[0m

[33m 7149 1000fd2: 2b1e        ble.b	0x01000ff0  [0m
cond[11] (S^O)|Z = true
3 cycles

[33m 7152 1000ff0: ed8706      mov.l	24[r8], r7  [0m
get_reg (r8) = 07ffff60
MEM[07ffff78] => 00d 00d 00d 00d
1 cycles
put_reg (r7) = 00000000
Rt now 7
flags now [32m 0----ZC[0m
[36mREGS:  r7 07ffff14:00000000[0m

[33m 7153 1000ff3: fbc237280001  mov.l	#0x1002837, r12  [0m
1 cycles
put_reg (r12) = 01002837
flags now [32m 0----ZC[0m
[36mREGS:  r12 00000000:01002837[0m

[33m 7154 1000ff9: 6107        cmp	#0, r7        [0m
get_reg (r7) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 7155 1000ffb: 2b3d        ble.b	0x01001038  [0m
cond[11] (S^O)|Z = true
3 cycles

[33m 7158 1001038: ed8307      mov.l	28[r8], r3  [0m
get_reg (r8) = 07ffff60
MEM[07ffff7c] => 01d 00d 00d 00d
1 cycles
put_reg (r3) = 00000001
Rt now 3
flags now [32m 0----ZC[0m
[36mREGS:  r3 00000000:00000001[0m

[33m 7159 100103b: 6103        cmp	#0, r3        [0m
register 3 load stall
get_reg (r3) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 7161 100103d: 2b1f        ble.b	0x0100105c  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 7162 100103f: ed8204      mov.l	16[r8], r2  [0m
get_reg (r8) = 07ffff60
MEM[07ffff70] => 14d ffd ffd 07d
1 cycles
put_reg (r2) = 07ffff14
Rt now 2
flags now [32m 0-----C[0m

[33m 7163 1001042: ed8103      mov.l	12[r8], r1  [0m
get_reg (r8) = 07ffff60
MEM[07ffff6c] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m
[36mREGS:  r1 07ffff60:01002dc0[0m

[33m 7164 1001045: ed8402      mov.l	8[r8], r4   [0m
get_reg (r8) = 07ffff60
MEM[07ffff68] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 00000000:01000520[0m

[33m 7165 1001048: 7f14        jsr	r4            [0m
register 4 load stall
get_reg (r4) = 01000520
put_reg (r0) = 07fffeec
MEM[07fffeec] <= 4ad 10d 00d 01d
3 cycles
[36mREGS:  isp 07fffef0:07fffeec[0m

[43;30m__$prout:			[0m
[33m 7169 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 00000000
put_reg (r0) = 07fffee8
MEM[07fffee8] <= 00d 00d 00d 00d
get_reg (r6) = 01002816
put_reg (r0) = 07fffee4
MEM[07fffee4] <= 16d 28d 00d 01d
2 cycles
[36mREGS:  isp 07fffeec:07fffee4[0m

[33m 7171 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002816:01002dc0[0m

[33m 7172 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 00000000:00000001[0m

[33m 7173 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 00000000:00000001[0m

[33m 7174 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 07ffff14
1 cycles
put_reg (r1) = 07ffff14
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:07ffff14[0m

[33m 7175 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 07ffff14:00000001[0m

[33m 7176 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 7177 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07fffee0
MEM[07fffee0] <= 32d 05d 00d 01d
3 cycles
[36mREGS:  isp 07fffee4:07fffee0[0m

[43;30m_fwrite:			[0m
[33m 7180 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 7181 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 7182 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 07ffff14
1 cycles
put_reg (r14) = 07ffff14
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:07ffff14[0m

[33m 7183 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 07ffff14:00000001[0m

[33m 7184 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 7186 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 7187 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 7190 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 7191 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 07ffff14
1 cycles
put_reg (r2) = 07ffff14
flags now [32m 0------[0m
[36mREGS:  r2 00000001:07ffff14[0m

[33m 7192 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m
[36mREGS:  r5 07ffff60:00000005[0m

[33m 7193 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 07ffff14
get_reg (r3) = 00000001
write(1,0x7ffff14,1)
MEM[07ffff14] => 33d
3write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 7199 10027a9: 02          rts               [0m
MEM[07fffee0] => 32p 05p 00p 01d
put_reg (r0) = 07fffee4
fast return bonus
3 cycles
[36mREGS:  isp 07fffee0:07fffee4[0m

[43;30m__$prout+18:			[0m
[33m 7202 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 7203 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 7204 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 7205 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07fffee4
MEM[07fffee4] => 16d 28d 00d 01d
put_reg (r0) = 07fffee8
put_reg (r6) = 01002816
MEM[07fffee8] => 00d 00d 00d 00d
put_reg (r0) = 07fffeec
put_reg (r7) = 00000000
MEM[07fffeec] => 4ap 10p 00p 01d
put_reg (r0) = 07fffef0
5 cycles
[36mREGS:  r6 01002dc0:01002816  r7 00000001:00000000  isp 07fffee4:07fffef0[0m

[43;30m__Puttxt+254:			[0m
[33m 7210 100104a: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 7211 100104c: e78103      mov.l	r1, 12[r8]  [0m
get_reg (r1) = 01002dc0
1 cycles
get_reg (r8) = 07ffff60
MEM[07ffff6c] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 7212 100104f: 3adc01      beq.w	0x0100122b  [0m
cond[0] Z = false
1 cycles

[33m 7213 1001052: ed810d      mov.l	52[r8], r1  [0m
get_reg (r8) = 07ffff60
MEM[07ffff94] => 14d 00d 00d 00d
1 cycles
put_reg (r1) = 00000014
Rt now 1
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:00000014[0m

[33m 7214 1001055: 06898107    add	28[r8].l, r1  [0m
get_reg (r8) = 07ffff60
MEM[07ffff7c] => 01d 00d 00d 00d
get_reg (r1) = 00000014
0x14 + 0x1 + 0x0 = 0x15
20 + 1 + 0 = 21
flags now [32m 0------[0m
put_reg (r1) = 00000015
Rt now 1
3 cycles
[36mREGS:  r1 00000014:00000015  psw 0------C:0-------[0m

[33m 7217 1001059: e7810d      mov.l	r1, 52[r8]  [0m
register 1 load stall
get_reg (r1) = 00000015
1 cycles
get_reg (r8) = 07ffff60
MEM[07ffff94] <= 15d 00d 00d 00d
flags now [32m 0------[0m

[33m 7219 100105c: ed8708      mov.l	32[r8], r7  [0m
get_reg (r8) = 07ffff60
MEM[07ffff80] => 00d 00d 00d 00d
1 cycles
put_reg (r7) = 00000000
Rt now 7
flags now [32m 0------[0m

[33m 7220 100105f: 6107        cmp	#0, r7        [0m
register 7 load stall
get_reg (r7) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 7222 1001061: 2b3d        ble.b	0x0100109e  [0m
cond[11] (S^O)|Z = true
3 cycles

[33m 7225 100109e: ed8309      mov.l	36[r8], r3  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r8) = 07ffff60
MEM[07ffff84] => 00d 00d 00d 00d
1 cycles
put_reg (r3) = 00000000
Rt now 3
flags now [32m 0----ZC[0m
[36mREGS:  r3 00000001:00000000[0m

[33m 7227 10010a1: 6103        cmp	#0, r3        [0m
register 3 load stall
get_reg (r3) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 7229 10010a3: 2b23        ble.b	0x010010c6  [0m
cond[11] (S^O)|Z = true
3 cycles

[33m 7232 10010c6: ed870a      mov.l	40[r8], r7  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r8) = 07ffff60
MEM[07ffff88] => 00d 00d 00d 00d
1 cycles
put_reg (r7) = 00000000
Rt now 7
flags now [32m 0----ZC[0m

[33m 7234 10010c9: 6107        cmp	#0, r7        [0m
register 7 load stall
get_reg (r7) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 7236 10010cb: 2b3d        ble.b	0x01001108  [0m
cond[11] (S^O)|Z = true
3 cycles

[33m 7239 1001108: 5d811e      movu.w	60[r8], r1  [0m
get_reg (r8) = 07ffff60
MEM[07ffff9c] => 00d 00d
1 cycles
put_reg (r1) = 00000000
Rt now 1
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000015:00000000[0m

[33m 7240 100110b: 7c21        btst	#2, r1       [0m
register 1 load stall
get_reg (r1) = 00000000
flags now [32m 0----Z-[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-----Z-[0m

[33m 7242 100110d: 15          beq.s	0x01001112  [0m
cond[0] Z = true
3 cycles

[33m 7245 1001112: 6601        mov.l	#0, r1      [0m
1 cycles
put_reg (r1) = 00000000
flags now [32m 0----Z-[0m

[33m 7246 1001114: 381a01      bra.w	0x0100122e  [0m
3 cycles

[33m 7249 100122e: 3f6c07      rtsd	#28, r6-r12  [0m
1 cycle branch alignment penalty
1 cycles
put_reg (r0) = 07fffef0
MEM[07fffef0] => 00d 00d 00d 00d
put_reg (r0) = 07fffef4
put_reg (r6) = 00000000
MEM[07fffef4] => 9cd ffd ffd 07d
put_reg (r0) = 07fffef8
put_reg (r7) = 07ffff9c
MEM[07fffef8] => 5cd 2ed 00d 01d
put_reg (r0) = 07fffefc
put_reg (r8) = 01002e5c
MEM[07fffefc] => 0cd 28d 00d 01d
put_reg (r0) = 07ffff00
put_reg (r9) = 0100280c
MEM[07ffff00] => 00d 00d 00d 00d
put_reg (r0) = 07ffff04
put_reg (r10) = 00000000
MEM[07ffff04] => 87d 2cd 00d 01d
put_reg (r0) = 07ffff08
put_reg (r11) = 01002c87
MEM[07ffff08] => 00d 00d 00d 00d
put_reg (r0) = 07ffff0c
put_reg (r12) = 00000000
MEM[07ffff0c] => 8cp 08p 00p 01d
put_reg (r0) = 07ffff10
8 cycles
[36mREGS:  r6 01002816:00000000  r7 00000000:07ffff9c  r8 07ffff60:01002e5c  r9 ffffffff:0100280c  r10 00000020:00000000  r12 01002837:00000000  isp 07fffef0:07ffff10[0m

[43;30m__Printf+594:			[0m
[33m 7258 100088c: 621b        add	#1, r11       [0m
get_reg (r11) = 01002c87
0x1002c87 + 0x1 + 0x0 = 0x1002c88
16788615 + 1 + 0 = 16788616
flags now [32m 0------[0m
put_reg (r11) = 01002c88
1 cycles
[36mREGS:  r11 01002c87:01002c88  psw 0-----Z-:0-------[0m

[33m 7259 100088e: 6101        cmp	#0, r1        [0m
get_reg (r1) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 7260 1000890: 260a        bpz.b	0x0100089a  [0m
cond[6] !S = true
near forward branch bonus
2 cycles

[33m 7262 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002c88
1 cycles
put_reg (r6) = 01002c88
flags now [32m 0----ZC[0m
[36mREGS:  r6 00000000:01002c88[0m

[33m 7263 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 7266 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002c88
MEM[01002c88] => 29d
1 cycles
put_reg (r12) = 00000029
Rt now 12
flags now [32m 0----ZC[0m
[36mREGS:  r12 00000000:00000029[0m

[33m 7268 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000029
0x29 - 0x0 - 0x0 = 0x29
41 - 0 - 0 = 41
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 7270 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002c88:00000001[0m

[33m 7271 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000029
0x29 - 0x25 - 0x0 = 0x4
41 - 37 - 0 = 4
flags now [32m 0-----C[0m
1 cycles

[33m 7272 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000000:00000001[0m

[33m 7273 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 7276 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 7278 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 7279 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff6c] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m
[36mREGS:  r1 00000000:01002dc0[0m

[33m 7280 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002c88
1 cycles
put_reg (r2) = 01002c88
flags now [32m 0-----C[0m
[36mREGS:  r2 07ffff14:01002c88[0m

[33m 7281 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff68] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 7282 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r3 00000000:00000001[0m

[33m 7283 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m__$prout:			[0m
[33m 7286 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffff9c
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 9cd ffd ffd 07d
get_reg (r6) = 01002c88
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 88d 2cd 00d 01d
2 cycles
[36mREGS:  isp 07ffff0c:07ffff04[0m

[33m 7288 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c88:01002dc0[0m

[33m 7289 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffff9c:00000001[0m

[33m 7290 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 07ffff14:00000001[0m

[33m 7291 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002c88
1 cycles
put_reg (r1) = 01002c88
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002c88[0m

[33m 7292 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c88:00000001[0m

[33m 7293 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 7294 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff00
MEM[07ffff00] <= 32d 05d 00d 01d
3 cycles
[36mREGS:  isp 07ffff04:07ffff00[0m

[43;30m_fwrite:			[0m
[33m 7297 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 7298 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 7299 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002c88
1 cycles
put_reg (r14) = 01002c88
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002c88[0m

[33m 7300 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002c88:00000001[0m

[33m 7301 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 7303 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 7304 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 7307 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 7308 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002c88
1 cycles
put_reg (r2) = 01002c88
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002c88[0m

[33m 7309 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 7310 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002c88
get_reg (r3) = 00000001
write(1,0x1002c88,1)
MEM[01002c88] => 29d
)write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 7316 10027a9: 02          rts               [0m
MEM[07ffff00] => 32p 05p 00p 01d
put_reg (r0) = 07ffff04
fast return bonus
3 cycles
[36mREGS:  isp 07ffff00:07ffff04[0m

[43;30m__$prout+18:			[0m
[33m 7319 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 7320 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 7321 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 7322 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff04
MEM[07ffff04] => 88d 2cd 00d 01d
put_reg (r0) = 07ffff08
put_reg (r6) = 01002c88
MEM[07ffff08] => 9cd ffd ffd 07d
put_reg (r0) = 07ffff0c
put_reg (r7) = 07ffff9c
MEM[07ffff0c] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff10
5 cycles
[36mREGS:  r6 01002dc0:01002c88  r7 00000001:07ffff9c  isp 07ffff04:07ffff10[0m

[43;30m__Printf+83:			[0m
[33m 7327 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 7328 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff6c] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 7329 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 7330 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff94] => 15d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x15 + 0x0 = 0x16
1 + 21 + 0 = 22
flags now [32m 0------[0m
put_reg (r10) = 00000016
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000016  psw 0------C:0-------[0m

[33m 7333 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000016
1 cycles
MEM[07ffff94] <= 16d 00d 00d 00d
flags now [32m 0------[0m

[33m 7335 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002c88
get_reg (r11) = 00000001
0x1 + 0x1002c88 + 0x0 = 0x1002c89
1 + 16788616 + 0 = 16788617
flags now [32m 0------[0m
put_reg (r11) = 01002c89
1 cycles
[36mREGS:  r11 00000001:01002c89[0m

[33m 7336 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000029
0x29 - 0x25 - 0x0 = 0x4
41 - 37 - 0 = 4
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 7337 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 7340 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000029
0x29 - 0x0 - 0x0 = 0x29
41 - 0 - 0 = 41
flags now [32m 0-----C[0m
1 cycles

[33m 7342 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 7343 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002c89
1 cycles
put_reg (r6) = 01002c89
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c88:01002c89[0m

[33m 7344 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 7347 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002c89
MEM[01002c89] => 0ad
1 cycles
put_reg (r12) = 0000000a
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 00000029:0000000a[0m

[33m 7349 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 0000000a
0xa - 0x0 - 0x0 = 0xa
10 - 0 - 0 = 10
flags now [32m 0-----C[0m
1 cycles

[33m 7351 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002c89:00000001[0m

[33m 7352 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000000a
0xa - 0x25 - 0x0 = 0xffffffffffffffe5
10 - 37 - 0 = -27
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0------C:0----S--[0m

[33m 7353 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0---S--[0m
[36mREGS:  r10 00000016:00000001[0m

[33m 7354 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 7357 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 7359 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 7360 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff6c] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 7361 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002c89
1 cycles
put_reg (r2) = 01002c89
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c88:01002c89[0m

[33m 7362 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff68] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 7363 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 7364 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff10:07ffff0c[0m

[43;30m__$prout:			[0m
[33m 7367 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffff9c
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 9cd ffd ffd 07d
get_reg (r6) = 01002c89
put_reg (r0) = 07ffff04
MEM[07ffff04] <= 89d 2cd 00d 01d
2 cycles
[36mREGS:  isp 07ffff0c:07ffff04[0m

[33m 7369 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c89:01002dc0[0m

[33m 7370 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffff9c:00000001[0m

[33m 7371 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002c88:00000001[0m

[33m 7372 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002c89
1 cycles
put_reg (r1) = 01002c89
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002c89[0m

[33m 7373 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002c89:00000001[0m

[33m 7374 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 7375 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff00
MEM[07ffff00] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff04:07ffff00[0m

[43;30m_fwrite:			[0m
[33m 7378 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 7379 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 7380 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002c89
1 cycles
put_reg (r14) = 01002c89
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002c89[0m

[33m 7381 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002c89:00000001[0m

[33m 7382 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 7384 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 7385 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 7388 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 7389 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002c89
1 cycles
put_reg (r2) = 01002c89
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002c89[0m

[33m 7390 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 7391 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002c89
get_reg (r3) = 00000001
write(1,0x1002c89,1)
MEM[01002c89] => 0ad

write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 7397 10027a9: 02          rts               [0m
MEM[07ffff00] => 32p 05p 00p 01d
put_reg (r0) = 07ffff04
fast return bonus
3 cycles
[36mREGS:  isp 07ffff00:07ffff04[0m

[43;30m__$prout+18:			[0m
[33m 7400 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 7401 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 7402 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 7403 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff04
MEM[07ffff04] => 89d 2cd 00d 01d
put_reg (r0) = 07ffff08
put_reg (r6) = 01002c89
MEM[07ffff08] => 9cd ffd ffd 07d
put_reg (r0) = 07ffff0c
put_reg (r7) = 07ffff9c
MEM[07ffff0c] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff10
5 cycles
[36mREGS:  r6 01002dc0:01002c89  r7 00000001:07ffff9c  isp 07ffff04:07ffff10[0m

[43;30m__Printf+83:			[0m
[33m 7408 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 7409 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff6c] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 7410 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 7411 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff94] => 16d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x16 + 0x0 = 0x17
1 + 22 + 0 = 23
flags now [32m 0------[0m
put_reg (r10) = 00000017
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000017  psw 0------C:0-------[0m

[33m 7414 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000017
1 cycles
MEM[07ffff94] <= 17d 00d 00d 00d
flags now [32m 0------[0m

[33m 7416 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002c89
get_reg (r11) = 00000001
0x1 + 0x1002c89 + 0x0 = 0x1002c8a
1 + 16788617 + 0 = 16788618
flags now [32m 0------[0m
put_reg (r11) = 01002c8a
1 cycles
[36mREGS:  r11 00000001:01002c8a[0m

[33m 7417 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000000a
0xa - 0x25 - 0x0 = 0xffffffffffffffe5
10 - 37 - 0 = -27
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 7418 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 7421 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 0000000a
0xa - 0x0 - 0x0 = 0xa
10 - 0 - 0 = 10
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 7423 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 7424 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002c8a
1 cycles
put_reg (r6) = 01002c8a
flags now [32m 0-----C[0m
[36mREGS:  r6 01002c89:01002c8a[0m

[33m 7425 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 7428 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002c8a
MEM[01002c8a] => 00d
1 cycles
put_reg (r12) = 00000000
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 0000000a:00000000[0m

[33m 7430 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 7432 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = false
put_reg (r11) = 00000000
1 cycles
[36mREGS:  r11 01002c8a:00000000[0m

[33m 7433 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000000
0x0 - 0x25 - 0x0 = 0xffffffffffffffdb
0 - 37 - 0 = -37
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-----ZC:0----S--[0m

[33m 7434 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000000
1 cycles
put_reg (r10) = 00000000
flags now [32m 0---S--[0m
[36mREGS:  r10 00000017:00000000[0m

[33m 7435 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 7438 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0----S--:0-----ZC[0m

[33m 7440 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = true
3 cycles

[33m 7443 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002c8a
get_reg (r11) = 00000000
0x0 + 0x1002c8a + 0x0 = 0x1002c8a
0 + 16788618 + 0 = 16788618
flags now [32m 0------[0m
put_reg (r11) = 01002c8a
1 cycles
[36mREGS:  r11 00000000:01002c8a  psw 0-----ZC:0-------[0m

[33m 7444 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000000
0x0 - 0x25 - 0x0 = 0xffffffffffffffdb
0 - 37 - 0 = -37
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 7445 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 7448 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0----S--:0-----ZC[0m

[33m 7450 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = true
3 cycles

[33m 7453 100089f: ed0121      mov.l	132[r0], r1  [0m
1 cycle branch alignment penalty
1 cycles
MEM[07ffff94] => 17d 00d 00d 00d
1 cycles
put_reg (r1) = 00000017
Rt now 1
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002dc0:00000017[0m

[33m 7455 10008a2: 3f6d2d      rtsd	#180, r6-r13  [0m
put_reg (r0) = 07ffffa4
MEM[07ffffa4] => 04d 00d 00d 00d
put_reg (r0) = 07ffffa8
put_reg (r6) = 00000004
MEM[07ffffa8] => 03d 00d 00d 00d
put_reg (r0) = 07ffffac
put_reg (r7) = 00000003
MEM[07ffffac] => 00d 00d 00d 00d
put_reg (r0) = 07ffffb0
put_reg (r8) = 00000000
MEM[07ffffb0] => 00d 00d 00d 00d
put_reg (r0) = 07ffffb4
put_reg (r9) = 00000000
MEM[07ffffb4] => 00d 00d 00d 00d
put_reg (r0) = 07ffffb8
put_reg (r10) = 00000000
MEM[07ffffb8] => 00d 00d 00d 00d
put_reg (r0) = 07ffffbc
put_reg (r11) = 00000000
MEM[07ffffbc] => 00d 00d 00d 00d
put_reg (r0) = 07ffffc0
put_reg (r12) = 00000000
MEM[07ffffc0] => 00d 00d 00d 00d
put_reg (r0) = 07ffffc4
put_reg (r13) = 00000000
MEM[07ffffc4] => 5bp 05p 00p 01d
put_reg (r0) = 07ffffc8
9 cycles
[36mREGS:  r6 01002c8a:00000004  r7 07ffff9c:00000003  r8 01002e5c:00000000  r9 0100280c:00000000  r11 01002c8a:00000000  r13 010027d0:00000000  isp 07ffff10:07ffffc8[0m

[43;30m_printf+30:			[0m
[33m 7464 100055b: 6240        add	#4, r0        [0m
0x7ffffc8 + 0x4 + 0x0 = 0x7ffffcc
134217672 + 4 + 0 = 134217676
flags now [32m 0------[0m
put_reg (r0) = 07ffffcc
1 cycles
[36mREGS:  isp 07ffffc8:07ffffcc  psw 0-----ZC:0-------[0m

[33m 7465 100055d: 6701        rtsd	#4           [0m
put_reg (r0) = 07ffffd0
MEM[07ffffd0] => cdp 02p 00p 01d
put_reg (r0) = 07ffffd4
5 cycles
[36mREGS:  isp 07ffffcc:07ffffd4[0m

[43;30m_assertEqualsL+67:			[0m
[33m 7470 10002cd: 62c0        add	#12, r0       [0m
0x7ffffd4 + 0xc + 0x0 = 0x7ffffe0
134217684 + 12 + 0 = 134217696
flags now [32m 0------[0m
put_reg (r0) = 07ffffe0
1 cycles
[36mREGS:  isp 07ffffd4:07ffffe0[0m

[33m 7471 10002cf: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 00000004
1 cycles
put_reg (r1) = 00000004
flags now [32m 0------[0m
[36mREGS:  r1 00000017:00000004[0m

[33m 7472 10002d1: ef72        mov.l	r7, r2      [0m
get_reg (r7) = 00000003
1 cycles
put_reg (r2) = 00000003
flags now [32m 0------[0m
[36mREGS:  r2 01002c89:00000003[0m

[33m 7473 10002d3: 39d9fd      bsr.w	0x010000ac  [0m
put_reg (r0) = 07ffffdc
MEM[07ffffdc] <= d6d 02d 00d 01d
3 cycles
[36mREGS:  isp 07ffffe0:07ffffdc[0m

[43;30m_areEqualsL:			[0m
[33m 7476 10000ac: 4721        cmp	r2, r1        [0m
get_reg (r2) = 00000003
get_reg (r1) = 00000004
0x4 - 0x3 - 0x0 = 0x1
4 - 3 - 0 = 1
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 7477 10000ae: fcdb10      sceq.l	r1         [0m
cond[0] Z = false
put_reg (r1) = 00000000
1 cycles
[36mREGS:  r1 00000004:00000000[0m

[33m 7478 10000b1: 02          rts               [0m
MEM[07ffffdc] => d6p 02p 00p 01d
put_reg (r0) = 07ffffe0
fast return bonus
3 cycles
[36mREGS:  isp 07ffffdc:07ffffe0[0m

[43;30m_assertEqualsL+76:			[0m
[33m 7481 10002d6: 6111        cmp	#1, r1        [0m
get_reg (r1) = 00000000
0x0 - 0x1 - 0x0 = 0xffffffffffffffff
0 - 1 - 0 = -1
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0------C:0----S--[0m

[33m 7482 10002d8: 211b        bne.b	0x010002f3  [0m
cond[1] !Z = true
3 cycles

[33m 7485 10002f3: 6040        sub	#4, r0        [0m
0x7ffffe0 - 0x4 - 0x0 = 0x7ffffdc
134217696 - 4 - 0 = 134217692
flags now [32m 0-----C[0m
put_reg (r0) = 07ffffdc
1 cycles
[36mREGS:  isp 07ffffe0:07ffffdc  psw 0----S--:0------C[0m

[33m 7486 10002f5: fbe2a12b0001  mov.l	#0x1002ba1, r14  [0m
1 cycles
put_reg (r14) = 01002ba1
flags now [32m 0-----C[0m
[36mREGS:  r14 01002c89:01002ba1[0m

[33m 7487 10002fb: e30e        mov.l	r14, [r0]   [0m
get_reg (r14) = 01002ba1
1 cycles
MEM[07ffffdc] <= a1u 2bu 00u 01d
flags now [32m 0-----C[0m

[33m 7488 10002fd: 05400200    bsr.a	0x0100053d  [0m
put_reg (r0) = 07ffffd8
MEM[07ffffd8] <= 01d 03d 00d 01d
3 cycles
[36mREGS:  isp 07ffffdc:07ffffd8[0m

[43;30m_printf:			[0m
[33m 7491 100053d: 6040        sub	#4, r0        [0m
0x7ffffd8 - 0x4 - 0x0 = 0x7ffffd4
134217688 - 4 - 0 = 134217684
flags now [32m 0-----C[0m
put_reg (r0) = 07ffffd4
1 cycles
[36mREGS:  isp 07ffffd8:07ffffd4[0m

[33m 7492 100053f: fb22c02d0001  mov.l	#0x1002dc0, r2  [0m
1 cycles
put_reg (r2) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r2 00000003:01002dc0[0m

[33m 7493 1000545: 71040c      add	#12, r0, r4   [0m
0xc + 0x7ffffd4 + 0x0 = 0x7ffffe0
12 + 134217684 + 0 = 134217696
flags now [32m 0------[0m
put_reg (r4) = 07ffffe0
1 cycles
[36mREGS:  r4 01002dc0:07ffffe0  psw 0------C:0-------[0m

[33m 7494 1000548: fb1220050001  mov.l	#0x1000520, r1  [0m
1 cycles
put_reg (r1) = 01000520
flags now [32m 0------[0m
[36mREGS:  r1 00000000:01000520[0m

[33m 7495 100054e: e304        mov.l	r4, [r0]    [0m
get_reg (r4) = 07ffffe0
1 cycles
MEM[07ffffd4] <= e0d ffd ffd 07d
flags now [32m 0------[0m

[33m 7496 1000550: 6040        sub	#4, r0        [0m
0x7ffffd4 - 0x4 - 0x0 = 0x7ffffd0
134217684 - 4 - 0 = 134217680
flags now [32m 0-----C[0m
put_reg (r0) = 07ffffd0
1 cycles
[36mREGS:  isp 07ffffd4:07ffffd0  psw 0-------:0------C[0m

[33m 7497 1000552: a88b        mov.l	12[r0], r3  [0m
MEM[07ffffdc] => a1d 2bd 00d 01d
1 cycles
put_reg (r3) = 01002ba1
Rt now 3
flags now [32m 0-----C[0m
[36mREGS:  r3 00000001:01002ba1[0m

[33m 7498 1000554: f80600      mov.l	#0, [r0]    [0m
1 cycles
MEM[07ffffd0] <= 00u 00u 00u 00d
flags now [32m 0-----C[0m

[33m 7499 1000557: 05e30000    bsr.a	0x0100063a  [0m
put_reg (r0) = 07ffffcc
MEM[07ffffcc] <= 5bd 05d 00d 01d
3 cycles
[36mREGS:  isp 07ffffd0:07ffffcc[0m

[43;30m__Printf:			[0m
[33m 7502 100063a: 6e6d        pushm	r6-r13      [0m
get_reg (r13) = 00000000
put_reg (r0) = 07ffffc8
MEM[07ffffc8] <= 00d 00d 00d 00d
get_reg (r12) = 00000000
put_reg (r0) = 07ffffc4
MEM[07ffffc4] <= 00u 00u 00u 00d
get_reg (r11) = 00000000
put_reg (r0) = 07ffffc0
MEM[07ffffc0] <= 00d 00d 00d 00d
get_reg (r10) = 00000000
put_reg (r0) = 07ffffbc
MEM[07ffffbc] <= 00d 00d 00d 00d
get_reg (r9) = 00000000
put_reg (r0) = 07ffffb8
MEM[07ffffb8] <= 00d 00d 00d 00d
get_reg (r8) = 00000000
put_reg (r0) = 07ffffb4
MEM[07ffffb4] <= 00d 00d 00d 00d
get_reg (r7) = 00000003
put_reg (r0) = 07ffffb0
MEM[07ffffb0] <= 03d 00d 00d 00d
get_reg (r6) = 00000004
put_reg (r0) = 07ffffac
MEM[07ffffac] <= 04d 00d 00d 00d
8 cycles
[36mREGS:  isp 07ffffcc:07ffffac[0m

[33m 7510 100063c: 72006cff    add	#-148, r0, r0  [0m
0xffffff6c + 0x7ffffac + 0x0 = 0x107ffff18
-148 + 134217644 + 0 = 134217496
flags now [32m 0-----C[0m
put_reg (r0) = 07ffff18
1 cycles
[36mREGS:  isp 07ffffac:07ffff18[0m

[33m 7511 1000640: ef36        mov.l	r3, r6      [0m
get_reg (r3) = 01002ba1
1 cycles
put_reg (r6) = 01002ba1
flags now [32m 0-----C[0m
[36mREGS:  r6 00000004:01002ba1[0m

[33m 7512 1000642: a581        mov.l	r1, 88[r0]  [0m
get_reg (r1) = 01000520
1 cycles
MEM[07ffff70] <= 20d 05d 00d 01d
flags now [32m 0-----C[0m

[33m 7513 1000644: 71014c      add	#76, r0, r1   [0m
0x4c + 0x7ffff18 + 0x0 = 0x7ffff64
76 + 134217496 + 0 = 134217572
flags now [32m 0------[0m
put_reg (r1) = 07ffff64
1 cycles
[36mREGS:  r1 01000520:07ffff64  psw 0------C:0-------[0m

[33m 7514 1000647: a58a        mov.l	r2, 92[r0]  [0m
get_reg (r2) = 01002dc0
1 cycles
MEM[07ffff74] <= c0d 2dd 00d 01d
flags now [32m 0------[0m

[33m 7515 1000649: ef42        mov.l	r4, r2      [0m
get_reg (r4) = 07ffffe0
1 cycles
put_reg (r2) = 07ffffe0
flags now [32m 0------[0m
[36mREGS:  r2 01002dc0:07ffffe0[0m

[33m 7516 100064b: 05f90800    bsr.a	0x01000f44  [0m
put_reg (r0) = 07ffff14
MEM[07ffff14] <= 4fd 06d 00d 01d
3 cycles
[36mREGS:  isp 07ffff18:07ffff14[0m

[43;30m__Vacopy:			[0m
[33m 7519 1000f44: 6040        sub	#4, r0        [0m
0x7ffff14 - 0x4 - 0x0 = 0x7ffff10
134217492 - 4 - 0 = 134217488
flags now [32m 0-----C[0m
put_reg (r0) = 07ffff10
1 cycles
[36mREGS:  isp 07ffff14:07ffff10  psw 0-------:0------C[0m

[33m 7520 1000f46: e312        mov.l	r2, [r1]    [0m
get_reg (r2) = 07ffffe0
1 cycles
get_reg (r1) = 07ffff64
MEM[07ffff64] <= e0d ffd ffd 07d
flags now [32m 0-----C[0m

[33m 7521 1000f48: e302        mov.l	r2, [r0]    [0m
get_reg (r2) = 07ffffe0
1 cycles
MEM[07ffff10] <= e0u ffu ffu 07d
flags now [32m 0-----C[0m

[33m 7522 1000f4a: 6701        rtsd	#4           [0m
put_reg (r0) = 07ffff14
MEM[07ffff14] => 4fp 06p 00p 01d
put_reg (r0) = 07ffff18
fast return bonus
3 cycles
[36mREGS:  isp 07ffff10:07ffff18[0m

[43;30m__Printf+21:			[0m
[33m 7525 100064f: ed012e      mov.l	184[r0], r1  [0m
1 cycle branch alignment penalty
1 cycles
MEM[07ffffd0] => 00d 00d 00d 00d
1 cycles
put_reg (r1) = 00000000
Rt now 1
flags now [32m 0-----C[0m
[36mREGS:  r1 07ffff64:00000000[0m

[33m 7527 1000652: 72078c00    add	#140, r0, r7  [0m
0x8c + 0x7ffff18 + 0x0 = 0x7ffffa4
140 + 134217496 + 0 = 134217636
flags now [32m 0------[0m
put_reg (r7) = 07ffffa4
1 cycles
[36mREGS:  r7 00000003:07ffffa4  psw 0------C:0-------[0m

[33m 7528 1000656: fb825c2e0001  mov.l	#0x1002e5c, r8  [0m
1 cycles
put_reg (r8) = 01002e5c
flags now [32m 0------[0m
[36mREGS:  r8 00000000:01002e5c[0m

[33m 7529 100065c: c7018f      mov.b	r1, 143[r0]  [0m
get_reg (r1) = 00000000
1 cycles
MEM[07ffffa7] <= 00d
flags now [32m 0------[0m

[33m 7530 100065f: fb920c280001  mov.l	#0x100280c, r9  [0m
1 cycles
put_reg (r9) = 0100280c
flags now [32m 0------[0m
[36mREGS:  r9 00000000:0100280c[0m

[33m 7531 1000665: fbd2d0270001  mov.l	#0x10027d0, r13  [0m
1 cycles
put_reg (r13) = 010027d0
flags now [32m 0------[0m
[36mREGS:  r13 00000000:010027d0[0m

[33m 7532 100066b: f9062100    mov.l	#0, 132[r0]  [0m
1 cycles
MEM[07ffff9c] <= 00d 00d 00d 00d
flags now [32m 0------[0m

[33m 7533 100066f: 586c        movu.b	[r6], r12  [0m
get_reg (r6) = 01002ba1
MEM[01002ba1] => 52d
1 cycles
put_reg (r12) = 00000052
Rt now 12
flags now [32m 0------[0m
[36mREGS:  r12 00000000:00000052[0m

[33m 7534 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000052
0x52 - 0x0 - 0x0 = 0x52
82 - 0 - 0 = 82
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 7536 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 00000000:00000001[0m

[33m 7537 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000052
0x52 - 0x25 - 0x0 = 0x2d
82 - 37 - 0 = 45
flags now [32m 0-----C[0m
1 cycles

[33m 7538 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000000:00000001[0m

[33m 7539 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 7542 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 7544 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 7545 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff74] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m
[36mREGS:  r1 00000000:01002dc0[0m

[33m 7546 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002ba1
1 cycles
put_reg (r2) = 01002ba1
flags now [32m 0-----C[0m
[36mREGS:  r2 07ffffe0:01002ba1[0m

[33m 7547 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff70] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 07ffffe0:01000520[0m

[33m 7548 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r3 01002ba1:00000001[0m

[33m 7549 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff14
MEM[07ffff14] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff18:07ffff14[0m

[43;30m__$prout:			[0m
[33m 7552 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffa4
put_reg (r0) = 07ffff10
MEM[07ffff10] <= a4d ffd ffd 07d
get_reg (r6) = 01002ba1
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= a1u 2bu 00u 01d
2 cycles
[36mREGS:  isp 07ffff14:07ffff0c[0m

[33m 7554 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002ba1:01002dc0[0m

[33m 7555 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffa4:00000001[0m

[33m 7556 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002ba1:00000001[0m

[33m 7557 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002ba1
1 cycles
put_reg (r1) = 01002ba1
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002ba1[0m

[33m 7558 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002ba1:00000001[0m

[33m 7559 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 7560 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 32d 05d 00d 01d
3 cycles
[36mREGS:  isp 07ffff0c:07ffff08[0m

[43;30m_fwrite:			[0m
[33m 7563 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 7564 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 7565 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002ba1
1 cycles
put_reg (r14) = 01002ba1
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002ba1[0m

[33m 7566 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002ba1:00000001[0m

[33m 7567 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 7569 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 7570 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 7573 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 7574 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002ba1
1 cycles
put_reg (r2) = 01002ba1
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002ba1[0m

[33m 7575 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 7576 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002ba1
get_reg (r3) = 00000001
write(1,0x1002ba1,1)
MEM[01002ba1] => 52d
Rwrite(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 7582 10027a9: 02          rts               [0m
MEM[07ffff08] => 32p 05p 00p 01d
put_reg (r0) = 07ffff0c
fast return bonus
3 cycles
[36mREGS:  isp 07ffff08:07ffff0c[0m

[43;30m__$prout+18:			[0m
[33m 7585 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 7586 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 7587 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 7588 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] => a1d 2bd 00d 01d
put_reg (r0) = 07ffff10
put_reg (r6) = 01002ba1
MEM[07ffff10] => a4d ffd ffd 07d
put_reg (r0) = 07ffff14
put_reg (r7) = 07ffffa4
MEM[07ffff14] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff18
5 cycles
[36mREGS:  r6 01002dc0:01002ba1  r7 00000001:07ffffa4  isp 07ffff0c:07ffff18[0m

[43;30m__Printf+83:			[0m
[33m 7593 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 7594 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff74] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 7595 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 7596 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff9c] => 00d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x0 + 0x0 = 0x1
1 + 0 + 0 = 1
flags now [32m 0------[0m
put_reg (r10) = 00000001
Rt now 10
3 cycles
[36mREGS:  psw 0------C:0-------[0m

[33m 7599 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000001
1 cycles
MEM[07ffff9c] <= 01d 00d 00d 00d
flags now [32m 0------[0m

[33m 7601 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002ba1
get_reg (r11) = 00000001
0x1 + 0x1002ba1 + 0x0 = 0x1002ba2
1 + 16788385 + 0 = 16788386
flags now [32m 0------[0m
put_reg (r11) = 01002ba2
1 cycles
[36mREGS:  r11 00000001:01002ba2[0m

[33m 7602 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000052
0x52 - 0x25 - 0x0 = 0x2d
82 - 37 - 0 = 45
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 7603 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 7606 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000052
0x52 - 0x0 - 0x0 = 0x52
82 - 0 - 0 = 82
flags now [32m 0-----C[0m
1 cycles

[33m 7608 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 7609 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002ba2
1 cycles
put_reg (r6) = 01002ba2
flags now [32m 0-----C[0m
[36mREGS:  r6 01002ba1:01002ba2[0m

[33m 7610 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 7613 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002ba2
MEM[01002ba2] => 65d
1 cycles
put_reg (r12) = 00000065
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 00000052:00000065[0m

[33m 7615 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000065
0x65 - 0x0 - 0x0 = 0x65
101 - 0 - 0 = 101
flags now [32m 0-----C[0m
1 cycles

[33m 7617 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002ba2:00000001[0m

[33m 7618 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000065
0x65 - 0x25 - 0x0 = 0x40
101 - 37 - 0 = 64
flags now [32m 0-----C[0m
1 cycles

[33m 7619 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m

[33m 7620 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 7623 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 7625 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 7626 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff74] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 7627 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002ba2
1 cycles
put_reg (r2) = 01002ba2
flags now [32m 0-----C[0m
[36mREGS:  r2 01002ba1:01002ba2[0m

[33m 7628 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff70] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 7629 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 7630 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff14
MEM[07ffff14] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff18:07ffff14[0m

[43;30m__$prout:			[0m
[33m 7633 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffa4
put_reg (r0) = 07ffff10
MEM[07ffff10] <= a4d ffd ffd 07d
get_reg (r6) = 01002ba2
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= a2d 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff14:07ffff0c[0m

[33m 7635 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002ba2:01002dc0[0m

[33m 7636 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffa4:00000001[0m

[33m 7637 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002ba1:00000001[0m

[33m 7638 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002ba2
1 cycles
put_reg (r1) = 01002ba2
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002ba2[0m

[33m 7639 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002ba2:00000001[0m

[33m 7640 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 7641 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff0c:07ffff08[0m

[43;30m_fwrite:			[0m
[33m 7644 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 7645 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 7646 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002ba2
1 cycles
put_reg (r14) = 01002ba2
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002ba2[0m

[33m 7647 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002ba2:00000001[0m

[33m 7648 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 7650 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 7651 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 7654 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 7655 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002ba2
1 cycles
put_reg (r2) = 01002ba2
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002ba2[0m

[33m 7656 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 7657 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002ba2
get_reg (r3) = 00000001
write(1,0x1002ba2,1)
MEM[01002ba2] => 65d
ewrite(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 7663 10027a9: 02          rts               [0m
MEM[07ffff08] => 32p 05p 00p 01d
put_reg (r0) = 07ffff0c
fast return bonus
3 cycles
[36mREGS:  isp 07ffff08:07ffff0c[0m

[43;30m__$prout+18:			[0m
[33m 7666 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 7667 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 7668 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 7669 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] => a2d 2bd 00d 01d
put_reg (r0) = 07ffff10
put_reg (r6) = 01002ba2
MEM[07ffff10] => a4d ffd ffd 07d
put_reg (r0) = 07ffff14
put_reg (r7) = 07ffffa4
MEM[07ffff14] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff18
5 cycles
[36mREGS:  r6 01002dc0:01002ba2  r7 00000001:07ffffa4  isp 07ffff0c:07ffff18[0m

[43;30m__Printf+83:			[0m
[33m 7674 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 7675 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff74] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 7676 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 7677 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff9c] => 01d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x1 + 0x0 = 0x2
1 + 1 + 0 = 2
flags now [32m 0------[0m
put_reg (r10) = 00000002
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000002  psw 0------C:0-------[0m

[33m 7680 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000002
1 cycles
MEM[07ffff9c] <= 02d 00d 00d 00d
flags now [32m 0------[0m

[33m 7682 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002ba2
get_reg (r11) = 00000001
0x1 + 0x1002ba2 + 0x0 = 0x1002ba3
1 + 16788386 + 0 = 16788387
flags now [32m 0------[0m
put_reg (r11) = 01002ba3
1 cycles
[36mREGS:  r11 00000001:01002ba3[0m

[33m 7683 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000065
0x65 - 0x25 - 0x0 = 0x40
101 - 37 - 0 = 64
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 7684 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 7687 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000065
0x65 - 0x0 - 0x0 = 0x65
101 - 0 - 0 = 101
flags now [32m 0-----C[0m
1 cycles

[33m 7689 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 7690 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002ba3
1 cycles
put_reg (r6) = 01002ba3
flags now [32m 0-----C[0m
[36mREGS:  r6 01002ba2:01002ba3[0m

[33m 7691 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 7694 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002ba3
MEM[01002ba3] => 73d
1 cycles
put_reg (r12) = 00000073
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 00000065:00000073[0m

[33m 7696 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000073
0x73 - 0x0 - 0x0 = 0x73
115 - 0 - 0 = 115
flags now [32m 0-----C[0m
1 cycles

[33m 7698 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002ba3:00000001[0m

[33m 7699 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000073
0x73 - 0x25 - 0x0 = 0x4e
115 - 37 - 0 = 78
flags now [32m 0-----C[0m
1 cycles

[33m 7700 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000002:00000001[0m

[33m 7701 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 7704 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 7706 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 7707 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff74] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 7708 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002ba3
1 cycles
put_reg (r2) = 01002ba3
flags now [32m 0-----C[0m
[36mREGS:  r2 01002ba2:01002ba3[0m

[33m 7709 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff70] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 7710 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 7711 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff14
MEM[07ffff14] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff18:07ffff14[0m

[43;30m__$prout:			[0m
[33m 7714 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffa4
put_reg (r0) = 07ffff10
MEM[07ffff10] <= a4d ffd ffd 07d
get_reg (r6) = 01002ba3
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= a3d 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff14:07ffff0c[0m

[33m 7716 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002ba3:01002dc0[0m

[33m 7717 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffa4:00000001[0m

[33m 7718 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002ba2:00000001[0m

[33m 7719 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002ba3
1 cycles
put_reg (r1) = 01002ba3
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002ba3[0m

[33m 7720 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002ba3:00000001[0m

[33m 7721 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 7722 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff0c:07ffff08[0m

[43;30m_fwrite:			[0m
[33m 7725 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 7726 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 7727 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002ba3
1 cycles
put_reg (r14) = 01002ba3
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002ba3[0m

[33m 7728 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002ba3:00000001[0m

[33m 7729 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 7731 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 7732 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 7735 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 7736 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002ba3
1 cycles
put_reg (r2) = 01002ba3
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002ba3[0m

[33m 7737 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 7738 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002ba3
get_reg (r3) = 00000001
write(1,0x1002ba3,1)
MEM[01002ba3] => 73d
swrite(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 7744 10027a9: 02          rts               [0m
MEM[07ffff08] => 32p 05p 00p 01d
put_reg (r0) = 07ffff0c
fast return bonus
3 cycles
[36mREGS:  isp 07ffff08:07ffff0c[0m

[43;30m__$prout+18:			[0m
[33m 7747 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 7748 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 7749 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 7750 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] => a3d 2bd 00d 01d
put_reg (r0) = 07ffff10
put_reg (r6) = 01002ba3
MEM[07ffff10] => a4d ffd ffd 07d
put_reg (r0) = 07ffff14
put_reg (r7) = 07ffffa4
MEM[07ffff14] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff18
5 cycles
[36mREGS:  r6 01002dc0:01002ba3  r7 00000001:07ffffa4  isp 07ffff0c:07ffff18[0m

[43;30m__Printf+83:			[0m
[33m 7755 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 7756 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff74] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 7757 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 7758 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff9c] => 02d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x2 + 0x0 = 0x3
1 + 2 + 0 = 3
flags now [32m 0------[0m
put_reg (r10) = 00000003
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000003  psw 0------C:0-------[0m

[33m 7761 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000003
1 cycles
MEM[07ffff9c] <= 03d 00d 00d 00d
flags now [32m 0------[0m

[33m 7763 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002ba3
get_reg (r11) = 00000001
0x1 + 0x1002ba3 + 0x0 = 0x1002ba4
1 + 16788387 + 0 = 16788388
flags now [32m 0------[0m
put_reg (r11) = 01002ba4
1 cycles
[36mREGS:  r11 00000001:01002ba4[0m

[33m 7764 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000073
0x73 - 0x25 - 0x0 = 0x4e
115 - 37 - 0 = 78
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 7765 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 7768 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000073
0x73 - 0x0 - 0x0 = 0x73
115 - 0 - 0 = 115
flags now [32m 0-----C[0m
1 cycles

[33m 7770 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 7771 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002ba4
1 cycles
put_reg (r6) = 01002ba4
flags now [32m 0-----C[0m
[36mREGS:  r6 01002ba3:01002ba4[0m

[33m 7772 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 7775 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002ba4
MEM[01002ba4] => 75d
1 cycles
put_reg (r12) = 00000075
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 00000073:00000075[0m

[33m 7777 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000075
0x75 - 0x0 - 0x0 = 0x75
117 - 0 - 0 = 117
flags now [32m 0-----C[0m
1 cycles

[33m 7779 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002ba4:00000001[0m

[33m 7780 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000075
0x75 - 0x25 - 0x0 = 0x50
117 - 37 - 0 = 80
flags now [32m 0-----C[0m
1 cycles

[33m 7781 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000003:00000001[0m

[33m 7782 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 7785 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 7787 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 7788 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff74] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 7789 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002ba4
1 cycles
put_reg (r2) = 01002ba4
flags now [32m 0-----C[0m
[36mREGS:  r2 01002ba3:01002ba4[0m

[33m 7790 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff70] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 7791 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 7792 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff14
MEM[07ffff14] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff18:07ffff14[0m

[43;30m__$prout:			[0m
[33m 7795 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffa4
put_reg (r0) = 07ffff10
MEM[07ffff10] <= a4d ffd ffd 07d
get_reg (r6) = 01002ba4
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= a4d 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff14:07ffff0c[0m

[33m 7797 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002ba4:01002dc0[0m

[33m 7798 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffa4:00000001[0m

[33m 7799 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002ba3:00000001[0m

[33m 7800 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002ba4
1 cycles
put_reg (r1) = 01002ba4
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002ba4[0m

[33m 7801 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002ba4:00000001[0m

[33m 7802 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 7803 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff0c:07ffff08[0m

[43;30m_fwrite:			[0m
[33m 7806 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 7807 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 7808 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002ba4
1 cycles
put_reg (r14) = 01002ba4
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002ba4[0m

[33m 7809 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002ba4:00000001[0m

[33m 7810 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 7812 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 7813 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 7816 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 7817 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002ba4
1 cycles
put_reg (r2) = 01002ba4
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002ba4[0m

[33m 7818 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 7819 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002ba4
get_reg (r3) = 00000001
write(1,0x1002ba4,1)
MEM[01002ba4] => 75d
uwrite(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 7825 10027a9: 02          rts               [0m
MEM[07ffff08] => 32p 05p 00p 01d
put_reg (r0) = 07ffff0c
fast return bonus
3 cycles
[36mREGS:  isp 07ffff08:07ffff0c[0m

[43;30m__$prout+18:			[0m
[33m 7828 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 7829 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 7830 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 7831 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] => a4d 2bd 00d 01d
put_reg (r0) = 07ffff10
put_reg (r6) = 01002ba4
MEM[07ffff10] => a4d ffd ffd 07d
put_reg (r0) = 07ffff14
put_reg (r7) = 07ffffa4
MEM[07ffff14] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff18
5 cycles
[36mREGS:  r6 01002dc0:01002ba4  r7 00000001:07ffffa4  isp 07ffff0c:07ffff18[0m

[43;30m__Printf+83:			[0m
[33m 7836 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 7837 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff74] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 7838 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 7839 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff9c] => 03d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x3 + 0x0 = 0x4
1 + 3 + 0 = 4
flags now [32m 0------[0m
put_reg (r10) = 00000004
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000004  psw 0------C:0-------[0m

[33m 7842 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000004
1 cycles
MEM[07ffff9c] <= 04d 00d 00d 00d
flags now [32m 0------[0m

[33m 7844 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002ba4
get_reg (r11) = 00000001
0x1 + 0x1002ba4 + 0x0 = 0x1002ba5
1 + 16788388 + 0 = 16788389
flags now [32m 0------[0m
put_reg (r11) = 01002ba5
1 cycles
[36mREGS:  r11 00000001:01002ba5[0m

[33m 7845 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000075
0x75 - 0x25 - 0x0 = 0x50
117 - 37 - 0 = 80
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 7846 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 7849 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000075
0x75 - 0x0 - 0x0 = 0x75
117 - 0 - 0 = 117
flags now [32m 0-----C[0m
1 cycles

[33m 7851 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 7852 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002ba5
1 cycles
put_reg (r6) = 01002ba5
flags now [32m 0-----C[0m
[36mREGS:  r6 01002ba4:01002ba5[0m

[33m 7853 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 7856 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002ba5
MEM[01002ba5] => 6cd
1 cycles
put_reg (r12) = 0000006c
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 00000075:0000006c[0m

[33m 7858 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 0000006c
0x6c - 0x0 - 0x0 = 0x6c
108 - 0 - 0 = 108
flags now [32m 0-----C[0m
1 cycles

[33m 7860 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002ba5:00000001[0m

[33m 7861 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000006c
0x6c - 0x25 - 0x0 = 0x47
108 - 37 - 0 = 71
flags now [32m 0-----C[0m
1 cycles

[33m 7862 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000004:00000001[0m

[33m 7863 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 7866 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 7868 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 7869 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff74] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 7870 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002ba5
1 cycles
put_reg (r2) = 01002ba5
flags now [32m 0-----C[0m
[36mREGS:  r2 01002ba4:01002ba5[0m

[33m 7871 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff70] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 7872 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 7873 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff14
MEM[07ffff14] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff18:07ffff14[0m

[43;30m__$prout:			[0m
[33m 7876 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffa4
put_reg (r0) = 07ffff10
MEM[07ffff10] <= a4d ffd ffd 07d
get_reg (r6) = 01002ba5
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= a5d 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff14:07ffff0c[0m

[33m 7878 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002ba5:01002dc0[0m

[33m 7879 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffa4:00000001[0m

[33m 7880 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002ba4:00000001[0m

[33m 7881 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002ba5
1 cycles
put_reg (r1) = 01002ba5
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002ba5[0m

[33m 7882 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002ba5:00000001[0m

[33m 7883 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 7884 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff0c:07ffff08[0m

[43;30m_fwrite:			[0m
[33m 7887 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 7888 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 7889 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002ba5
1 cycles
put_reg (r14) = 01002ba5
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002ba5[0m

[33m 7890 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002ba5:00000001[0m

[33m 7891 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 7893 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 7894 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 7897 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 7898 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002ba5
1 cycles
put_reg (r2) = 01002ba5
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002ba5[0m

[33m 7899 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 7900 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002ba5
get_reg (r3) = 00000001
write(1,0x1002ba5,1)
MEM[01002ba5] => 6cd
lwrite(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 7906 10027a9: 02          rts               [0m
MEM[07ffff08] => 32p 05p 00p 01d
put_reg (r0) = 07ffff0c
fast return bonus
3 cycles
[36mREGS:  isp 07ffff08:07ffff0c[0m

[43;30m__$prout+18:			[0m
[33m 7909 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 7910 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 7911 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 7912 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] => a5d 2bd 00d 01d
put_reg (r0) = 07ffff10
put_reg (r6) = 01002ba5
MEM[07ffff10] => a4d ffd ffd 07d
put_reg (r0) = 07ffff14
put_reg (r7) = 07ffffa4
MEM[07ffff14] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff18
5 cycles
[36mREGS:  r6 01002dc0:01002ba5  r7 00000001:07ffffa4  isp 07ffff0c:07ffff18[0m

[43;30m__Printf+83:			[0m
[33m 7917 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 7918 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff74] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 7919 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 7920 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff9c] => 04d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x4 + 0x0 = 0x5
1 + 4 + 0 = 5
flags now [32m 0------[0m
put_reg (r10) = 00000005
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000005  psw 0------C:0-------[0m

[33m 7923 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000005
1 cycles
MEM[07ffff9c] <= 05d 00d 00d 00d
flags now [32m 0------[0m

[33m 7925 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002ba5
get_reg (r11) = 00000001
0x1 + 0x1002ba5 + 0x0 = 0x1002ba6
1 + 16788389 + 0 = 16788390
flags now [32m 0------[0m
put_reg (r11) = 01002ba6
1 cycles
[36mREGS:  r11 00000001:01002ba6[0m

[33m 7926 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000006c
0x6c - 0x25 - 0x0 = 0x47
108 - 37 - 0 = 71
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 7927 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 7930 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 0000006c
0x6c - 0x0 - 0x0 = 0x6c
108 - 0 - 0 = 108
flags now [32m 0-----C[0m
1 cycles

[33m 7932 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 7933 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002ba6
1 cycles
put_reg (r6) = 01002ba6
flags now [32m 0-----C[0m
[36mREGS:  r6 01002ba5:01002ba6[0m

[33m 7934 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 7937 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002ba6
MEM[01002ba6] => 74d
1 cycles
put_reg (r12) = 00000074
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 0000006c:00000074[0m

[33m 7939 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000074
0x74 - 0x0 - 0x0 = 0x74
116 - 0 - 0 = 116
flags now [32m 0-----C[0m
1 cycles

[33m 7941 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002ba6:00000001[0m

[33m 7942 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000074
0x74 - 0x25 - 0x0 = 0x4f
116 - 37 - 0 = 79
flags now [32m 0-----C[0m
1 cycles

[33m 7943 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000005:00000001[0m

[33m 7944 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 7947 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 7949 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 7950 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff74] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 7951 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002ba6
1 cycles
put_reg (r2) = 01002ba6
flags now [32m 0-----C[0m
[36mREGS:  r2 01002ba5:01002ba6[0m

[33m 7952 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff70] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 7953 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 7954 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff14
MEM[07ffff14] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff18:07ffff14[0m

[43;30m__$prout:			[0m
[33m 7957 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffa4
put_reg (r0) = 07ffff10
MEM[07ffff10] <= a4d ffd ffd 07d
get_reg (r6) = 01002ba6
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= a6d 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff14:07ffff0c[0m

[33m 7959 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002ba6:01002dc0[0m

[33m 7960 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffa4:00000001[0m

[33m 7961 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002ba5:00000001[0m

[33m 7962 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002ba6
1 cycles
put_reg (r1) = 01002ba6
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002ba6[0m

[33m 7963 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002ba6:00000001[0m

[33m 7964 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 7965 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff0c:07ffff08[0m

[43;30m_fwrite:			[0m
[33m 7968 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 7969 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 7970 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002ba6
1 cycles
put_reg (r14) = 01002ba6
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002ba6[0m

[33m 7971 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002ba6:00000001[0m

[33m 7972 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 7974 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 7975 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 7978 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 7979 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002ba6
1 cycles
put_reg (r2) = 01002ba6
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002ba6[0m

[33m 7980 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 7981 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002ba6
get_reg (r3) = 00000001
write(1,0x1002ba6,1)
MEM[01002ba6] => 74d
twrite(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 7987 10027a9: 02          rts               [0m
MEM[07ffff08] => 32p 05p 00p 01d
put_reg (r0) = 07ffff0c
fast return bonus
3 cycles
[36mREGS:  isp 07ffff08:07ffff0c[0m

[43;30m__$prout+18:			[0m
[33m 7990 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 7991 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 7992 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 7993 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] => a6d 2bd 00d 01d
put_reg (r0) = 07ffff10
put_reg (r6) = 01002ba6
MEM[07ffff10] => a4d ffd ffd 07d
put_reg (r0) = 07ffff14
put_reg (r7) = 07ffffa4
MEM[07ffff14] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff18
5 cycles
[36mREGS:  r6 01002dc0:01002ba6  r7 00000001:07ffffa4  isp 07ffff0c:07ffff18[0m

[43;30m__Printf+83:			[0m
[33m 7998 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 7999 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff74] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 8000 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 8001 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff9c] => 05d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x5 + 0x0 = 0x6
1 + 5 + 0 = 6
flags now [32m 0------[0m
put_reg (r10) = 00000006
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000006  psw 0------C:0-------[0m

[33m 8004 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000006
1 cycles
MEM[07ffff9c] <= 06d 00d 00d 00d
flags now [32m 0------[0m

[33m 8006 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002ba6
get_reg (r11) = 00000001
0x1 + 0x1002ba6 + 0x0 = 0x1002ba7
1 + 16788390 + 0 = 16788391
flags now [32m 0------[0m
put_reg (r11) = 01002ba7
1 cycles
[36mREGS:  r11 00000001:01002ba7[0m

[33m 8007 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000074
0x74 - 0x25 - 0x0 = 0x4f
116 - 37 - 0 = 79
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 8008 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 8011 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000074
0x74 - 0x0 - 0x0 = 0x74
116 - 0 - 0 = 116
flags now [32m 0-----C[0m
1 cycles

[33m 8013 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 8014 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002ba7
1 cycles
put_reg (r6) = 01002ba7
flags now [32m 0-----C[0m
[36mREGS:  r6 01002ba6:01002ba7[0m

[33m 8015 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 8018 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002ba7
MEM[01002ba7] => 3ad
1 cycles
put_reg (r12) = 0000003a
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 00000074:0000003a[0m

[33m 8020 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 0000003a
0x3a - 0x0 - 0x0 = 0x3a
58 - 0 - 0 = 58
flags now [32m 0-----C[0m
1 cycles

[33m 8022 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002ba7:00000001[0m

[33m 8023 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000003a
0x3a - 0x25 - 0x0 = 0x15
58 - 37 - 0 = 21
flags now [32m 0-----C[0m
1 cycles

[33m 8024 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000006:00000001[0m

[33m 8025 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 8028 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 8030 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 8031 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff74] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 8032 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002ba7
1 cycles
put_reg (r2) = 01002ba7
flags now [32m 0-----C[0m
[36mREGS:  r2 01002ba6:01002ba7[0m

[33m 8033 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff70] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 8034 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 8035 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff14
MEM[07ffff14] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff18:07ffff14[0m

[43;30m__$prout:			[0m
[33m 8038 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffa4
put_reg (r0) = 07ffff10
MEM[07ffff10] <= a4d ffd ffd 07d
get_reg (r6) = 01002ba7
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= a7d 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff14:07ffff0c[0m

[33m 8040 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002ba7:01002dc0[0m

[33m 8041 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffa4:00000001[0m

[33m 8042 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002ba6:00000001[0m

[33m 8043 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002ba7
1 cycles
put_reg (r1) = 01002ba7
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002ba7[0m

[33m 8044 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002ba7:00000001[0m

[33m 8045 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 8046 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff0c:07ffff08[0m

[43;30m_fwrite:			[0m
[33m 8049 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 8050 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 8051 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002ba7
1 cycles
put_reg (r14) = 01002ba7
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002ba7[0m

[33m 8052 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002ba7:00000001[0m

[33m 8053 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 8055 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 8056 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 8059 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 8060 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002ba7
1 cycles
put_reg (r2) = 01002ba7
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002ba7[0m

[33m 8061 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 8062 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002ba7
get_reg (r3) = 00000001
write(1,0x1002ba7,1)
MEM[01002ba7] => 3ad
:write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 8068 10027a9: 02          rts               [0m
MEM[07ffff08] => 32p 05p 00p 01d
put_reg (r0) = 07ffff0c
fast return bonus
3 cycles
[36mREGS:  isp 07ffff08:07ffff0c[0m

[43;30m__$prout+18:			[0m
[33m 8071 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 8072 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 8073 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 8074 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] => a7d 2bd 00d 01d
put_reg (r0) = 07ffff10
put_reg (r6) = 01002ba7
MEM[07ffff10] => a4d ffd ffd 07d
put_reg (r0) = 07ffff14
put_reg (r7) = 07ffffa4
MEM[07ffff14] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff18
5 cycles
[36mREGS:  r6 01002dc0:01002ba7  r7 00000001:07ffffa4  isp 07ffff0c:07ffff18[0m

[43;30m__Printf+83:			[0m
[33m 8079 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 8080 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff74] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 8081 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 8082 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff9c] => 06d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x6 + 0x0 = 0x7
1 + 6 + 0 = 7
flags now [32m 0------[0m
put_reg (r10) = 00000007
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000007  psw 0------C:0-------[0m

[33m 8085 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000007
1 cycles
MEM[07ffff9c] <= 07d 00d 00d 00d
flags now [32m 0------[0m

[33m 8087 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002ba7
get_reg (r11) = 00000001
0x1 + 0x1002ba7 + 0x0 = 0x1002ba8
1 + 16788391 + 0 = 16788392
flags now [32m 0------[0m
put_reg (r11) = 01002ba8
1 cycles
[36mREGS:  r11 00000001:01002ba8[0m

[33m 8088 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000003a
0x3a - 0x25 - 0x0 = 0x15
58 - 37 - 0 = 21
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 8089 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 8092 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 0000003a
0x3a - 0x0 - 0x0 = 0x3a
58 - 0 - 0 = 58
flags now [32m 0-----C[0m
1 cycles

[33m 8094 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 8095 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002ba8
1 cycles
put_reg (r6) = 01002ba8
flags now [32m 0-----C[0m
[36mREGS:  r6 01002ba7:01002ba8[0m

[33m 8096 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 8099 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002ba8
MEM[01002ba8] => 20d
1 cycles
put_reg (r12) = 00000020
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 0000003a:00000020[0m

[33m 8101 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000020
0x20 - 0x0 - 0x0 = 0x20
32 - 0 - 0 = 32
flags now [32m 0-----C[0m
1 cycles

[33m 8103 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002ba8:00000001[0m

[33m 8104 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000020
0x20 - 0x25 - 0x0 = 0xfffffffffffffffb
32 - 37 - 0 = -5
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0------C:0----S--[0m

[33m 8105 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0---S--[0m
[36mREGS:  r10 00000007:00000001[0m

[33m 8106 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 8109 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 8111 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 8112 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff74] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 8113 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002ba8
1 cycles
put_reg (r2) = 01002ba8
flags now [32m 0-----C[0m
[36mREGS:  r2 01002ba7:01002ba8[0m

[33m 8114 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff70] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 8115 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 8116 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff14
MEM[07ffff14] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff18:07ffff14[0m

[43;30m__$prout:			[0m
[33m 8119 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffa4
put_reg (r0) = 07ffff10
MEM[07ffff10] <= a4d ffd ffd 07d
get_reg (r6) = 01002ba8
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= a8d 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff14:07ffff0c[0m

[33m 8121 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002ba8:01002dc0[0m

[33m 8122 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffa4:00000001[0m

[33m 8123 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002ba7:00000001[0m

[33m 8124 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002ba8
1 cycles
put_reg (r1) = 01002ba8
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002ba8[0m

[33m 8125 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002ba8:00000001[0m

[33m 8126 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 8127 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff0c:07ffff08[0m

[43;30m_fwrite:			[0m
[33m 8130 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 8131 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 8132 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002ba8
1 cycles
put_reg (r14) = 01002ba8
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002ba8[0m

[33m 8133 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002ba8:00000001[0m

[33m 8134 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 8136 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 8137 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 8140 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 8141 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002ba8
1 cycles
put_reg (r2) = 01002ba8
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002ba8[0m

[33m 8142 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 8143 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002ba8
get_reg (r3) = 00000001
write(1,0x1002ba8,1)
MEM[01002ba8] => 20d
 write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 8149 10027a9: 02          rts               [0m
MEM[07ffff08] => 32p 05p 00p 01d
put_reg (r0) = 07ffff0c
fast return bonus
3 cycles
[36mREGS:  isp 07ffff08:07ffff0c[0m

[43;30m__$prout+18:			[0m
[33m 8152 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 8153 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 8154 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 8155 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] => a8d 2bd 00d 01d
put_reg (r0) = 07ffff10
put_reg (r6) = 01002ba8
MEM[07ffff10] => a4d ffd ffd 07d
put_reg (r0) = 07ffff14
put_reg (r7) = 07ffffa4
MEM[07ffff14] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff18
5 cycles
[36mREGS:  r6 01002dc0:01002ba8  r7 00000001:07ffffa4  isp 07ffff0c:07ffff18[0m

[43;30m__Printf+83:			[0m
[33m 8160 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 8161 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff74] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 8162 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 8163 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff9c] => 07d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x7 + 0x0 = 0x8
1 + 7 + 0 = 8
flags now [32m 0------[0m
put_reg (r10) = 00000008
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000008  psw 0------C:0-------[0m

[33m 8166 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000008
1 cycles
MEM[07ffff9c] <= 08d 00d 00d 00d
flags now [32m 0------[0m

[33m 8168 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002ba8
get_reg (r11) = 00000001
0x1 + 0x1002ba8 + 0x0 = 0x1002ba9
1 + 16788392 + 0 = 16788393
flags now [32m 0------[0m
put_reg (r11) = 01002ba9
1 cycles
[36mREGS:  r11 00000001:01002ba9[0m

[33m 8169 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000020
0x20 - 0x25 - 0x0 = 0xfffffffffffffffb
32 - 37 - 0 = -5
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 8170 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 8173 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000020
0x20 - 0x0 - 0x0 = 0x20
32 - 0 - 0 = 32
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 8175 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 8176 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002ba9
1 cycles
put_reg (r6) = 01002ba9
flags now [32m 0-----C[0m
[36mREGS:  r6 01002ba8:01002ba9[0m

[33m 8177 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 8180 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002ba9
MEM[01002ba9] => 20d
1 cycles
put_reg (r12) = 00000020
Rt now 12
flags now [32m 0-----C[0m

[33m 8182 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000020
0x20 - 0x0 - 0x0 = 0x20
32 - 0 - 0 = 32
flags now [32m 0-----C[0m
1 cycles

[33m 8184 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002ba9:00000001[0m

[33m 8185 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000020
0x20 - 0x25 - 0x0 = 0xfffffffffffffffb
32 - 37 - 0 = -5
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0------C:0----S--[0m

[33m 8186 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0---S--[0m
[36mREGS:  r10 00000008:00000001[0m

[33m 8187 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 8190 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 8192 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 8193 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff74] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 8194 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002ba9
1 cycles
put_reg (r2) = 01002ba9
flags now [32m 0-----C[0m
[36mREGS:  r2 01002ba8:01002ba9[0m

[33m 8195 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff70] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 8196 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 8197 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff14
MEM[07ffff14] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff18:07ffff14[0m

[43;30m__$prout:			[0m
[33m 8200 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffa4
put_reg (r0) = 07ffff10
MEM[07ffff10] <= a4d ffd ffd 07d
get_reg (r6) = 01002ba9
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= a9d 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff14:07ffff0c[0m

[33m 8202 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002ba9:01002dc0[0m

[33m 8203 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffa4:00000001[0m

[33m 8204 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002ba8:00000001[0m

[33m 8205 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002ba9
1 cycles
put_reg (r1) = 01002ba9
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002ba9[0m

[33m 8206 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002ba9:00000001[0m

[33m 8207 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 8208 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff0c:07ffff08[0m

[43;30m_fwrite:			[0m
[33m 8211 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 8212 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 8213 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002ba9
1 cycles
put_reg (r14) = 01002ba9
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002ba9[0m

[33m 8214 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002ba9:00000001[0m

[33m 8215 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 8217 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 8218 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 8221 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 8222 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002ba9
1 cycles
put_reg (r2) = 01002ba9
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002ba9[0m

[33m 8223 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 8224 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002ba9
get_reg (r3) = 00000001
write(1,0x1002ba9,1)
MEM[01002ba9] => 20d
 write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 8230 10027a9: 02          rts               [0m
MEM[07ffff08] => 32p 05p 00p 01d
put_reg (r0) = 07ffff0c
fast return bonus
3 cycles
[36mREGS:  isp 07ffff08:07ffff0c[0m

[43;30m__$prout+18:			[0m
[33m 8233 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 8234 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 8235 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 8236 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] => a9d 2bd 00d 01d
put_reg (r0) = 07ffff10
put_reg (r6) = 01002ba9
MEM[07ffff10] => a4d ffd ffd 07d
put_reg (r0) = 07ffff14
put_reg (r7) = 07ffffa4
MEM[07ffff14] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff18
5 cycles
[36mREGS:  r6 01002dc0:01002ba9  r7 00000001:07ffffa4  isp 07ffff0c:07ffff18[0m

[43;30m__Printf+83:			[0m
[33m 8241 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 8242 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff74] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 8243 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 8244 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff9c] => 08d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x8 + 0x0 = 0x9
1 + 8 + 0 = 9
flags now [32m 0------[0m
put_reg (r10) = 00000009
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000009  psw 0------C:0-------[0m

[33m 8247 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000009
1 cycles
MEM[07ffff9c] <= 09d 00d 00d 00d
flags now [32m 0------[0m

[33m 8249 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002ba9
get_reg (r11) = 00000001
0x1 + 0x1002ba9 + 0x0 = 0x1002baa
1 + 16788393 + 0 = 16788394
flags now [32m 0------[0m
put_reg (r11) = 01002baa
1 cycles
[36mREGS:  r11 00000001:01002baa[0m

[33m 8250 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000020
0x20 - 0x25 - 0x0 = 0xfffffffffffffffb
32 - 37 - 0 = -5
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 8251 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 8254 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000020
0x20 - 0x0 - 0x0 = 0x20
32 - 0 - 0 = 32
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 8256 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 8257 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002baa
1 cycles
put_reg (r6) = 01002baa
flags now [32m 0-----C[0m
[36mREGS:  r6 01002ba9:01002baa[0m

[33m 8258 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 8261 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002baa
MEM[01002baa] => 20d
1 cycles
put_reg (r12) = 00000020
Rt now 12
flags now [32m 0-----C[0m

[33m 8263 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000020
0x20 - 0x0 - 0x0 = 0x20
32 - 0 - 0 = 32
flags now [32m 0-----C[0m
1 cycles

[33m 8265 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002baa:00000001[0m

[33m 8266 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000020
0x20 - 0x25 - 0x0 = 0xfffffffffffffffb
32 - 37 - 0 = -5
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0------C:0----S--[0m

[33m 8267 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0---S--[0m
[36mREGS:  r10 00000009:00000001[0m

[33m 8268 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 8271 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 8273 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 8274 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff74] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 8275 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002baa
1 cycles
put_reg (r2) = 01002baa
flags now [32m 0-----C[0m
[36mREGS:  r2 01002ba9:01002baa[0m

[33m 8276 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff70] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 8277 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 8278 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff14
MEM[07ffff14] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff18:07ffff14[0m

[43;30m__$prout:			[0m
[33m 8281 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffa4
put_reg (r0) = 07ffff10
MEM[07ffff10] <= a4d ffd ffd 07d
get_reg (r6) = 01002baa
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= aad 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff14:07ffff0c[0m

[33m 8283 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002baa:01002dc0[0m

[33m 8284 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffa4:00000001[0m

[33m 8285 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002ba9:00000001[0m

[33m 8286 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002baa
1 cycles
put_reg (r1) = 01002baa
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002baa[0m

[33m 8287 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002baa:00000001[0m

[33m 8288 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 8289 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff0c:07ffff08[0m

[43;30m_fwrite:			[0m
[33m 8292 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 8293 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 8294 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002baa
1 cycles
put_reg (r14) = 01002baa
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002baa[0m

[33m 8295 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002baa:00000001[0m

[33m 8296 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 8298 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 8299 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 8302 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 8303 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002baa
1 cycles
put_reg (r2) = 01002baa
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002baa[0m

[33m 8304 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 8305 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002baa
get_reg (r3) = 00000001
write(1,0x1002baa,1)
MEM[01002baa] => 20d
 write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 8311 10027a9: 02          rts               [0m
MEM[07ffff08] => 32p 05p 00p 01d
put_reg (r0) = 07ffff0c
fast return bonus
3 cycles
[36mREGS:  isp 07ffff08:07ffff0c[0m

[43;30m__$prout+18:			[0m
[33m 8314 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 8315 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 8316 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 8317 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] => aad 2bd 00d 01d
put_reg (r0) = 07ffff10
put_reg (r6) = 01002baa
MEM[07ffff10] => a4d ffd ffd 07d
put_reg (r0) = 07ffff14
put_reg (r7) = 07ffffa4
MEM[07ffff14] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff18
5 cycles
[36mREGS:  r6 01002dc0:01002baa  r7 00000001:07ffffa4  isp 07ffff0c:07ffff18[0m

[43;30m__Printf+83:			[0m
[33m 8322 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 8323 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff74] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 8324 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 8325 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff9c] => 09d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x9 + 0x0 = 0xa
1 + 9 + 0 = 10
flags now [32m 0------[0m
put_reg (r10) = 0000000a
Rt now 10
3 cycles
[36mREGS:  r10 00000001:0000000a  psw 0------C:0-------[0m

[33m 8328 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 0000000a
1 cycles
MEM[07ffff9c] <= 0ad 00d 00d 00d
flags now [32m 0------[0m

[33m 8330 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002baa
get_reg (r11) = 00000001
0x1 + 0x1002baa + 0x0 = 0x1002bab
1 + 16788394 + 0 = 16788395
flags now [32m 0------[0m
put_reg (r11) = 01002bab
1 cycles
[36mREGS:  r11 00000001:01002bab[0m

[33m 8331 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000020
0x20 - 0x25 - 0x0 = 0xfffffffffffffffb
32 - 37 - 0 = -5
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 8332 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 8335 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000020
0x20 - 0x0 - 0x0 = 0x20
32 - 0 - 0 = 32
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 8337 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 8338 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002bab
1 cycles
put_reg (r6) = 01002bab
flags now [32m 0-----C[0m
[36mREGS:  r6 01002baa:01002bab[0m

[33m 8339 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 8342 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002bab
MEM[01002bab] => 20d
1 cycles
put_reg (r12) = 00000020
Rt now 12
flags now [32m 0-----C[0m

[33m 8344 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000020
0x20 - 0x0 - 0x0 = 0x20
32 - 0 - 0 = 32
flags now [32m 0-----C[0m
1 cycles

[33m 8346 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002bab:00000001[0m

[33m 8347 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000020
0x20 - 0x25 - 0x0 = 0xfffffffffffffffb
32 - 37 - 0 = -5
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0------C:0----S--[0m

[33m 8348 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0---S--[0m
[36mREGS:  r10 0000000a:00000001[0m

[33m 8349 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 8352 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 8354 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 8355 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff74] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 8356 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002bab
1 cycles
put_reg (r2) = 01002bab
flags now [32m 0-----C[0m
[36mREGS:  r2 01002baa:01002bab[0m

[33m 8357 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff70] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 8358 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 8359 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff14
MEM[07ffff14] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff18:07ffff14[0m

[43;30m__$prout:			[0m
[33m 8362 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffa4
put_reg (r0) = 07ffff10
MEM[07ffff10] <= a4d ffd ffd 07d
get_reg (r6) = 01002bab
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= abd 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff14:07ffff0c[0m

[33m 8364 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bab:01002dc0[0m

[33m 8365 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffa4:00000001[0m

[33m 8366 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002baa:00000001[0m

[33m 8367 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002bab
1 cycles
put_reg (r1) = 01002bab
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002bab[0m

[33m 8368 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bab:00000001[0m

[33m 8369 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 8370 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff0c:07ffff08[0m

[43;30m_fwrite:			[0m
[33m 8373 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 8374 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 8375 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002bab
1 cycles
put_reg (r14) = 01002bab
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002bab[0m

[33m 8376 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002bab:00000001[0m

[33m 8377 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 8379 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 8380 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 8383 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 8384 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002bab
1 cycles
put_reg (r2) = 01002bab
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002bab[0m

[33m 8385 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 8386 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002bab
get_reg (r3) = 00000001
write(1,0x1002bab,1)
MEM[01002bab] => 20d
 write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 8392 10027a9: 02          rts               [0m
MEM[07ffff08] => 32p 05p 00p 01d
put_reg (r0) = 07ffff0c
fast return bonus
3 cycles
[36mREGS:  isp 07ffff08:07ffff0c[0m

[43;30m__$prout+18:			[0m
[33m 8395 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 8396 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 8397 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 8398 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] => abd 2bd 00d 01d
put_reg (r0) = 07ffff10
put_reg (r6) = 01002bab
MEM[07ffff10] => a4d ffd ffd 07d
put_reg (r0) = 07ffff14
put_reg (r7) = 07ffffa4
MEM[07ffff14] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff18
5 cycles
[36mREGS:  r6 01002dc0:01002bab  r7 00000001:07ffffa4  isp 07ffff0c:07ffff18[0m

[43;30m__Printf+83:			[0m
[33m 8403 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 8404 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff74] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 8405 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 8406 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff9c] => 0ad 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0xa + 0x0 = 0xb
1 + 10 + 0 = 11
flags now [32m 0------[0m
put_reg (r10) = 0000000b
Rt now 10
3 cycles
[36mREGS:  r10 00000001:0000000b  psw 0------C:0-------[0m

[33m 8409 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 0000000b
1 cycles
MEM[07ffff9c] <= 0bd 00d 00d 00d
flags now [32m 0------[0m

[33m 8411 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002bab
get_reg (r11) = 00000001
0x1 + 0x1002bab + 0x0 = 0x1002bac
1 + 16788395 + 0 = 16788396
flags now [32m 0------[0m
put_reg (r11) = 01002bac
1 cycles
[36mREGS:  r11 00000001:01002bac[0m

[33m 8412 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000020
0x20 - 0x25 - 0x0 = 0xfffffffffffffffb
32 - 37 - 0 = -5
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 8413 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 8416 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000020
0x20 - 0x0 - 0x0 = 0x20
32 - 0 - 0 = 32
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 8418 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 8419 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002bac
1 cycles
put_reg (r6) = 01002bac
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bab:01002bac[0m

[33m 8420 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 8423 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002bac
MEM[01002bac] => 20d
1 cycles
put_reg (r12) = 00000020
Rt now 12
flags now [32m 0-----C[0m

[33m 8425 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000020
0x20 - 0x0 - 0x0 = 0x20
32 - 0 - 0 = 32
flags now [32m 0-----C[0m
1 cycles

[33m 8427 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002bac:00000001[0m

[33m 8428 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000020
0x20 - 0x25 - 0x0 = 0xfffffffffffffffb
32 - 37 - 0 = -5
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0------C:0----S--[0m

[33m 8429 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0---S--[0m
[36mREGS:  r10 0000000b:00000001[0m

[33m 8430 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 8433 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 8435 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 8436 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff74] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 8437 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002bac
1 cycles
put_reg (r2) = 01002bac
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bab:01002bac[0m

[33m 8438 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff70] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 8439 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 8440 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff14
MEM[07ffff14] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff18:07ffff14[0m

[43;30m__$prout:			[0m
[33m 8443 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffa4
put_reg (r0) = 07ffff10
MEM[07ffff10] <= a4d ffd ffd 07d
get_reg (r6) = 01002bac
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= acd 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff14:07ffff0c[0m

[33m 8445 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bac:01002dc0[0m

[33m 8446 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffa4:00000001[0m

[33m 8447 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002bab:00000001[0m

[33m 8448 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002bac
1 cycles
put_reg (r1) = 01002bac
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002bac[0m

[33m 8449 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bac:00000001[0m

[33m 8450 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 8451 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff0c:07ffff08[0m

[43;30m_fwrite:			[0m
[33m 8454 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 8455 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 8456 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002bac
1 cycles
put_reg (r14) = 01002bac
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002bac[0m

[33m 8457 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002bac:00000001[0m

[33m 8458 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 8460 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 8461 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 8464 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 8465 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002bac
1 cycles
put_reg (r2) = 01002bac
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002bac[0m

[33m 8466 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 8467 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002bac
get_reg (r3) = 00000001
write(1,0x1002bac,1)
MEM[01002bac] => 20d
 write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 8473 10027a9: 02          rts               [0m
MEM[07ffff08] => 32p 05p 00p 01d
put_reg (r0) = 07ffff0c
fast return bonus
3 cycles
[36mREGS:  isp 07ffff08:07ffff0c[0m

[43;30m__$prout+18:			[0m
[33m 8476 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 8477 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 8478 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 8479 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] => acd 2bd 00d 01d
put_reg (r0) = 07ffff10
put_reg (r6) = 01002bac
MEM[07ffff10] => a4d ffd ffd 07d
put_reg (r0) = 07ffff14
put_reg (r7) = 07ffffa4
MEM[07ffff14] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff18
5 cycles
[36mREGS:  r6 01002dc0:01002bac  r7 00000001:07ffffa4  isp 07ffff0c:07ffff18[0m

[43;30m__Printf+83:			[0m
[33m 8484 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 8485 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff74] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 8486 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 8487 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff9c] => 0bd 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0xb + 0x0 = 0xc
1 + 11 + 0 = 12
flags now [32m 0------[0m
put_reg (r10) = 0000000c
Rt now 10
3 cycles
[36mREGS:  r10 00000001:0000000c  psw 0------C:0-------[0m

[33m 8490 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 0000000c
1 cycles
MEM[07ffff9c] <= 0cd 00d 00d 00d
flags now [32m 0------[0m

[33m 8492 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002bac
get_reg (r11) = 00000001
0x1 + 0x1002bac + 0x0 = 0x1002bad
1 + 16788396 + 0 = 16788397
flags now [32m 0------[0m
put_reg (r11) = 01002bad
1 cycles
[36mREGS:  r11 00000001:01002bad[0m

[33m 8493 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000020
0x20 - 0x25 - 0x0 = 0xfffffffffffffffb
32 - 37 - 0 = -5
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 8494 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 8497 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000020
0x20 - 0x0 - 0x0 = 0x20
32 - 0 - 0 = 32
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 8499 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 8500 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002bad
1 cycles
put_reg (r6) = 01002bad
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bac:01002bad[0m

[33m 8501 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 8504 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002bad
MEM[01002bad] => 20d
1 cycles
put_reg (r12) = 00000020
Rt now 12
flags now [32m 0-----C[0m

[33m 8506 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000020
0x20 - 0x0 - 0x0 = 0x20
32 - 0 - 0 = 32
flags now [32m 0-----C[0m
1 cycles

[33m 8508 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002bad:00000001[0m

[33m 8509 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000020
0x20 - 0x25 - 0x0 = 0xfffffffffffffffb
32 - 37 - 0 = -5
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0------C:0----S--[0m

[33m 8510 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0---S--[0m
[36mREGS:  r10 0000000c:00000001[0m

[33m 8511 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 8514 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 8516 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 8517 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff74] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 8518 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002bad
1 cycles
put_reg (r2) = 01002bad
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bac:01002bad[0m

[33m 8519 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff70] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 8520 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 8521 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff14
MEM[07ffff14] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff18:07ffff14[0m

[43;30m__$prout:			[0m
[33m 8524 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffa4
put_reg (r0) = 07ffff10
MEM[07ffff10] <= a4d ffd ffd 07d
get_reg (r6) = 01002bad
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= add 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff14:07ffff0c[0m

[33m 8526 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bad:01002dc0[0m

[33m 8527 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffa4:00000001[0m

[33m 8528 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002bac:00000001[0m

[33m 8529 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002bad
1 cycles
put_reg (r1) = 01002bad
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002bad[0m

[33m 8530 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bad:00000001[0m

[33m 8531 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 8532 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff0c:07ffff08[0m

[43;30m_fwrite:			[0m
[33m 8535 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 8536 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 8537 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002bad
1 cycles
put_reg (r14) = 01002bad
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002bad[0m

[33m 8538 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002bad:00000001[0m

[33m 8539 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 8541 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 8542 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 8545 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 8546 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002bad
1 cycles
put_reg (r2) = 01002bad
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002bad[0m

[33m 8547 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 8548 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002bad
get_reg (r3) = 00000001
write(1,0x1002bad,1)
MEM[01002bad] => 20d
 write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 8554 10027a9: 02          rts               [0m
MEM[07ffff08] => 32p 05p 00p 01d
put_reg (r0) = 07ffff0c
fast return bonus
3 cycles
[36mREGS:  isp 07ffff08:07ffff0c[0m

[43;30m__$prout+18:			[0m
[33m 8557 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 8558 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 8559 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 8560 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] => add 2bd 00d 01d
put_reg (r0) = 07ffff10
put_reg (r6) = 01002bad
MEM[07ffff10] => a4d ffd ffd 07d
put_reg (r0) = 07ffff14
put_reg (r7) = 07ffffa4
MEM[07ffff14] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff18
5 cycles
[36mREGS:  r6 01002dc0:01002bad  r7 00000001:07ffffa4  isp 07ffff0c:07ffff18[0m

[43;30m__Printf+83:			[0m
[33m 8565 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 8566 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff74] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 8567 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 8568 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff9c] => 0cd 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0xc + 0x0 = 0xd
1 + 12 + 0 = 13
flags now [32m 0------[0m
put_reg (r10) = 0000000d
Rt now 10
3 cycles
[36mREGS:  r10 00000001:0000000d  psw 0------C:0-------[0m

[33m 8571 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 0000000d
1 cycles
MEM[07ffff9c] <= 0dd 00d 00d 00d
flags now [32m 0------[0m

[33m 8573 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002bad
get_reg (r11) = 00000001
0x1 + 0x1002bad + 0x0 = 0x1002bae
1 + 16788397 + 0 = 16788398
flags now [32m 0------[0m
put_reg (r11) = 01002bae
1 cycles
[36mREGS:  r11 00000001:01002bae[0m

[33m 8574 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000020
0x20 - 0x25 - 0x0 = 0xfffffffffffffffb
32 - 37 - 0 = -5
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 8575 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 8578 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000020
0x20 - 0x0 - 0x0 = 0x20
32 - 0 - 0 = 32
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 8580 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 8581 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002bae
1 cycles
put_reg (r6) = 01002bae
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bad:01002bae[0m

[33m 8582 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 8585 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002bae
MEM[01002bae] => 20d
1 cycles
put_reg (r12) = 00000020
Rt now 12
flags now [32m 0-----C[0m

[33m 8587 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000020
0x20 - 0x0 - 0x0 = 0x20
32 - 0 - 0 = 32
flags now [32m 0-----C[0m
1 cycles

[33m 8589 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002bae:00000001[0m

[33m 8590 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000020
0x20 - 0x25 - 0x0 = 0xfffffffffffffffb
32 - 37 - 0 = -5
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0------C:0----S--[0m

[33m 8591 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0---S--[0m
[36mREGS:  r10 0000000d:00000001[0m

[33m 8592 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 8595 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 8597 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 8598 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff74] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 8599 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002bae
1 cycles
put_reg (r2) = 01002bae
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bad:01002bae[0m

[33m 8600 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff70] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 8601 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 8602 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff14
MEM[07ffff14] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff18:07ffff14[0m

[43;30m__$prout:			[0m
[33m 8605 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffa4
put_reg (r0) = 07ffff10
MEM[07ffff10] <= a4d ffd ffd 07d
get_reg (r6) = 01002bae
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= aed 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff14:07ffff0c[0m

[33m 8607 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bae:01002dc0[0m

[33m 8608 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffa4:00000001[0m

[33m 8609 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002bad:00000001[0m

[33m 8610 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002bae
1 cycles
put_reg (r1) = 01002bae
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002bae[0m

[33m 8611 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bae:00000001[0m

[33m 8612 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 8613 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff0c:07ffff08[0m

[43;30m_fwrite:			[0m
[33m 8616 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 8617 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 8618 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002bae
1 cycles
put_reg (r14) = 01002bae
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002bae[0m

[33m 8619 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002bae:00000001[0m

[33m 8620 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 8622 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 8623 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 8626 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 8627 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002bae
1 cycles
put_reg (r2) = 01002bae
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002bae[0m

[33m 8628 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 8629 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002bae
get_reg (r3) = 00000001
write(1,0x1002bae,1)
MEM[01002bae] => 20d
 write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 8635 10027a9: 02          rts               [0m
MEM[07ffff08] => 32p 05p 00p 01d
put_reg (r0) = 07ffff0c
fast return bonus
3 cycles
[36mREGS:  isp 07ffff08:07ffff0c[0m

[43;30m__$prout+18:			[0m
[33m 8638 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 8639 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 8640 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 8641 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] => aed 2bd 00d 01d
put_reg (r0) = 07ffff10
put_reg (r6) = 01002bae
MEM[07ffff10] => a4d ffd ffd 07d
put_reg (r0) = 07ffff14
put_reg (r7) = 07ffffa4
MEM[07ffff14] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff18
5 cycles
[36mREGS:  r6 01002dc0:01002bae  r7 00000001:07ffffa4  isp 07ffff0c:07ffff18[0m

[43;30m__Printf+83:			[0m
[33m 8646 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 8647 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff74] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 8648 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 8649 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff9c] => 0dd 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0xd + 0x0 = 0xe
1 + 13 + 0 = 14
flags now [32m 0------[0m
put_reg (r10) = 0000000e
Rt now 10
3 cycles
[36mREGS:  r10 00000001:0000000e  psw 0------C:0-------[0m

[33m 8652 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 0000000e
1 cycles
MEM[07ffff9c] <= 0ed 00d 00d 00d
flags now [32m 0------[0m

[33m 8654 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002bae
get_reg (r11) = 00000001
0x1 + 0x1002bae + 0x0 = 0x1002baf
1 + 16788398 + 0 = 16788399
flags now [32m 0------[0m
put_reg (r11) = 01002baf
1 cycles
[36mREGS:  r11 00000001:01002baf[0m

[33m 8655 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000020
0x20 - 0x25 - 0x0 = 0xfffffffffffffffb
32 - 37 - 0 = -5
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 8656 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 8659 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000020
0x20 - 0x0 - 0x0 = 0x20
32 - 0 - 0 = 32
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 8661 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 8662 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002baf
1 cycles
put_reg (r6) = 01002baf
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bae:01002baf[0m

[33m 8663 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 8666 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002baf
MEM[01002baf] => 20d
1 cycles
put_reg (r12) = 00000020
Rt now 12
flags now [32m 0-----C[0m

[33m 8668 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000020
0x20 - 0x0 - 0x0 = 0x20
32 - 0 - 0 = 32
flags now [32m 0-----C[0m
1 cycles

[33m 8670 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002baf:00000001[0m

[33m 8671 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000020
0x20 - 0x25 - 0x0 = 0xfffffffffffffffb
32 - 37 - 0 = -5
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0------C:0----S--[0m

[33m 8672 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0---S--[0m
[36mREGS:  r10 0000000e:00000001[0m

[33m 8673 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 8676 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 8678 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 8679 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff74] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 8680 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002baf
1 cycles
put_reg (r2) = 01002baf
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bae:01002baf[0m

[33m 8681 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff70] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 8682 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 8683 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff14
MEM[07ffff14] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff18:07ffff14[0m

[43;30m__$prout:			[0m
[33m 8686 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffa4
put_reg (r0) = 07ffff10
MEM[07ffff10] <= a4d ffd ffd 07d
get_reg (r6) = 01002baf
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= afd 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff14:07ffff0c[0m

[33m 8688 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002baf:01002dc0[0m

[33m 8689 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffa4:00000001[0m

[33m 8690 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002bae:00000001[0m

[33m 8691 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002baf
1 cycles
put_reg (r1) = 01002baf
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002baf[0m

[33m 8692 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002baf:00000001[0m

[33m 8693 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 8694 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff0c:07ffff08[0m

[43;30m_fwrite:			[0m
[33m 8697 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 8698 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 8699 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002baf
1 cycles
put_reg (r14) = 01002baf
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002baf[0m

[33m 8700 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002baf:00000001[0m

[33m 8701 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 8703 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 8704 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 8707 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 8708 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002baf
1 cycles
put_reg (r2) = 01002baf
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002baf[0m

[33m 8709 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 8710 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002baf
get_reg (r3) = 00000001
write(1,0x1002baf,1)
MEM[01002baf] => 20d
 write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 8716 10027a9: 02          rts               [0m
MEM[07ffff08] => 32p 05p 00p 01d
put_reg (r0) = 07ffff0c
fast return bonus
3 cycles
[36mREGS:  isp 07ffff08:07ffff0c[0m

[43;30m__$prout+18:			[0m
[33m 8719 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 8720 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 8721 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 8722 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] => afd 2bd 00d 01d
put_reg (r0) = 07ffff10
put_reg (r6) = 01002baf
MEM[07ffff10] => a4d ffd ffd 07d
put_reg (r0) = 07ffff14
put_reg (r7) = 07ffffa4
MEM[07ffff14] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff18
5 cycles
[36mREGS:  r6 01002dc0:01002baf  r7 00000001:07ffffa4  isp 07ffff0c:07ffff18[0m

[43;30m__Printf+83:			[0m
[33m 8727 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 8728 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff74] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 8729 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 8730 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff9c] => 0ed 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0xe + 0x0 = 0xf
1 + 14 + 0 = 15
flags now [32m 0------[0m
put_reg (r10) = 0000000f
Rt now 10
3 cycles
[36mREGS:  r10 00000001:0000000f  psw 0------C:0-------[0m

[33m 8733 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 0000000f
1 cycles
MEM[07ffff9c] <= 0fd 00d 00d 00d
flags now [32m 0------[0m

[33m 8735 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002baf
get_reg (r11) = 00000001
0x1 + 0x1002baf + 0x0 = 0x1002bb0
1 + 16788399 + 0 = 16788400
flags now [32m 0------[0m
put_reg (r11) = 01002bb0
1 cycles
[36mREGS:  r11 00000001:01002bb0[0m

[33m 8736 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000020
0x20 - 0x25 - 0x0 = 0xfffffffffffffffb
32 - 37 - 0 = -5
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 8737 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 8740 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000020
0x20 - 0x0 - 0x0 = 0x20
32 - 0 - 0 = 32
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 8742 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 8743 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002bb0
1 cycles
put_reg (r6) = 01002bb0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002baf:01002bb0[0m

[33m 8744 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 8747 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002bb0
MEM[01002bb0] => 20d
1 cycles
put_reg (r12) = 00000020
Rt now 12
flags now [32m 0-----C[0m

[33m 8749 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000020
0x20 - 0x0 - 0x0 = 0x20
32 - 0 - 0 = 32
flags now [32m 0-----C[0m
1 cycles

[33m 8751 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002bb0:00000001[0m

[33m 8752 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000020
0x20 - 0x25 - 0x0 = 0xfffffffffffffffb
32 - 37 - 0 = -5
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0------C:0----S--[0m

[33m 8753 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0---S--[0m
[36mREGS:  r10 0000000f:00000001[0m

[33m 8754 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 8757 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 8759 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 8760 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff74] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 8761 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002bb0
1 cycles
put_reg (r2) = 01002bb0
flags now [32m 0-----C[0m
[36mREGS:  r2 01002baf:01002bb0[0m

[33m 8762 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff70] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 8763 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 8764 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff14
MEM[07ffff14] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff18:07ffff14[0m

[43;30m__$prout:			[0m
[33m 8767 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffa4
put_reg (r0) = 07ffff10
MEM[07ffff10] <= a4d ffd ffd 07d
get_reg (r6) = 01002bb0
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= b0d 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff14:07ffff0c[0m

[33m 8769 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bb0:01002dc0[0m

[33m 8770 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffa4:00000001[0m

[33m 8771 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002baf:00000001[0m

[33m 8772 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002bb0
1 cycles
put_reg (r1) = 01002bb0
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002bb0[0m

[33m 8773 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bb0:00000001[0m

[33m 8774 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 8775 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff0c:07ffff08[0m

[43;30m_fwrite:			[0m
[33m 8778 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 8779 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 8780 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002bb0
1 cycles
put_reg (r14) = 01002bb0
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002bb0[0m

[33m 8781 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002bb0:00000001[0m

[33m 8782 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 8784 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 8785 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 8788 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 8789 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002bb0
1 cycles
put_reg (r2) = 01002bb0
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002bb0[0m

[33m 8790 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 8791 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002bb0
get_reg (r3) = 00000001
write(1,0x1002bb0,1)
MEM[01002bb0] => 20d
 write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 8797 10027a9: 02          rts               [0m
MEM[07ffff08] => 32p 05p 00p 01d
put_reg (r0) = 07ffff0c
fast return bonus
3 cycles
[36mREGS:  isp 07ffff08:07ffff0c[0m

[43;30m__$prout+18:			[0m
[33m 8800 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 8801 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 8802 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 8803 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] => b0d 2bd 00d 01d
put_reg (r0) = 07ffff10
put_reg (r6) = 01002bb0
MEM[07ffff10] => a4d ffd ffd 07d
put_reg (r0) = 07ffff14
put_reg (r7) = 07ffffa4
MEM[07ffff14] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff18
5 cycles
[36mREGS:  r6 01002dc0:01002bb0  r7 00000001:07ffffa4  isp 07ffff0c:07ffff18[0m

[43;30m__Printf+83:			[0m
[33m 8808 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 8809 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff74] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 8810 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 8811 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff9c] => 0fd 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0xf + 0x0 = 0x10
1 + 15 + 0 = 16
flags now [32m 0------[0m
put_reg (r10) = 00000010
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000010  psw 0------C:0-------[0m

[33m 8814 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000010
1 cycles
MEM[07ffff9c] <= 10d 00d 00d 00d
flags now [32m 0------[0m

[33m 8816 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002bb0
get_reg (r11) = 00000001
0x1 + 0x1002bb0 + 0x0 = 0x1002bb1
1 + 16788400 + 0 = 16788401
flags now [32m 0------[0m
put_reg (r11) = 01002bb1
1 cycles
[36mREGS:  r11 00000001:01002bb1[0m

[33m 8817 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000020
0x20 - 0x25 - 0x0 = 0xfffffffffffffffb
32 - 37 - 0 = -5
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 8818 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 8821 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000020
0x20 - 0x0 - 0x0 = 0x20
32 - 0 - 0 = 32
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 8823 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 8824 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002bb1
1 cycles
put_reg (r6) = 01002bb1
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bb0:01002bb1[0m

[33m 8825 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 8828 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002bb1
MEM[01002bb1] => 4ed
1 cycles
put_reg (r12) = 0000004e
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 00000020:0000004e[0m

[33m 8830 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 0000004e
0x4e - 0x0 - 0x0 = 0x4e
78 - 0 - 0 = 78
flags now [32m 0-----C[0m
1 cycles

[33m 8832 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002bb1:00000001[0m

[33m 8833 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000004e
0x4e - 0x25 - 0x0 = 0x29
78 - 37 - 0 = 41
flags now [32m 0-----C[0m
1 cycles

[33m 8834 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000010:00000001[0m

[33m 8835 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 8838 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 8840 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 8841 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff74] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 8842 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002bb1
1 cycles
put_reg (r2) = 01002bb1
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bb0:01002bb1[0m

[33m 8843 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff70] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 8844 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 8845 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff14
MEM[07ffff14] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff18:07ffff14[0m

[43;30m__$prout:			[0m
[33m 8848 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffa4
put_reg (r0) = 07ffff10
MEM[07ffff10] <= a4d ffd ffd 07d
get_reg (r6) = 01002bb1
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= b1d 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff14:07ffff0c[0m

[33m 8850 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bb1:01002dc0[0m

[33m 8851 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffa4:00000001[0m

[33m 8852 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002bb0:00000001[0m

[33m 8853 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002bb1
1 cycles
put_reg (r1) = 01002bb1
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002bb1[0m

[33m 8854 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bb1:00000001[0m

[33m 8855 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 8856 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff0c:07ffff08[0m

[43;30m_fwrite:			[0m
[33m 8859 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 8860 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 8861 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002bb1
1 cycles
put_reg (r14) = 01002bb1
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002bb1[0m

[33m 8862 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002bb1:00000001[0m

[33m 8863 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 8865 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 8866 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 8869 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 8870 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002bb1
1 cycles
put_reg (r2) = 01002bb1
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002bb1[0m

[33m 8871 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 8872 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002bb1
get_reg (r3) = 00000001
write(1,0x1002bb1,1)
MEM[01002bb1] => 4ed
Nwrite(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 8878 10027a9: 02          rts               [0m
MEM[07ffff08] => 32p 05p 00p 01d
put_reg (r0) = 07ffff0c
fast return bonus
3 cycles
[36mREGS:  isp 07ffff08:07ffff0c[0m

[43;30m__$prout+18:			[0m
[33m 8881 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 8882 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 8883 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 8884 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] => b1d 2bd 00d 01d
put_reg (r0) = 07ffff10
put_reg (r6) = 01002bb1
MEM[07ffff10] => a4d ffd ffd 07d
put_reg (r0) = 07ffff14
put_reg (r7) = 07ffffa4
MEM[07ffff14] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff18
5 cycles
[36mREGS:  r6 01002dc0:01002bb1  r7 00000001:07ffffa4  isp 07ffff0c:07ffff18[0m

[43;30m__Printf+83:			[0m
[33m 8889 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 8890 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff74] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 8891 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 8892 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff9c] => 10d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x10 + 0x0 = 0x11
1 + 16 + 0 = 17
flags now [32m 0------[0m
put_reg (r10) = 00000011
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000011  psw 0------C:0-------[0m

[33m 8895 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000011
1 cycles
MEM[07ffff9c] <= 11d 00d 00d 00d
flags now [32m 0------[0m

[33m 8897 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002bb1
get_reg (r11) = 00000001
0x1 + 0x1002bb1 + 0x0 = 0x1002bb2
1 + 16788401 + 0 = 16788402
flags now [32m 0------[0m
put_reg (r11) = 01002bb2
1 cycles
[36mREGS:  r11 00000001:01002bb2[0m

[33m 8898 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000004e
0x4e - 0x25 - 0x0 = 0x29
78 - 37 - 0 = 41
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 8899 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 8902 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 0000004e
0x4e - 0x0 - 0x0 = 0x4e
78 - 0 - 0 = 78
flags now [32m 0-----C[0m
1 cycles

[33m 8904 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 8905 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002bb2
1 cycles
put_reg (r6) = 01002bb2
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bb1:01002bb2[0m

[33m 8906 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 8909 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002bb2
MEM[01002bb2] => 47d
1 cycles
put_reg (r12) = 00000047
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 0000004e:00000047[0m

[33m 8911 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000047
0x47 - 0x0 - 0x0 = 0x47
71 - 0 - 0 = 71
flags now [32m 0-----C[0m
1 cycles

[33m 8913 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002bb2:00000001[0m

[33m 8914 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000047
0x47 - 0x25 - 0x0 = 0x22
71 - 37 - 0 = 34
flags now [32m 0-----C[0m
1 cycles

[33m 8915 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000011:00000001[0m

[33m 8916 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 8919 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 8921 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 8922 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff74] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 8923 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002bb2
1 cycles
put_reg (r2) = 01002bb2
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bb1:01002bb2[0m

[33m 8924 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff70] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 8925 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 8926 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff14
MEM[07ffff14] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff18:07ffff14[0m

[43;30m__$prout:			[0m
[33m 8929 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffa4
put_reg (r0) = 07ffff10
MEM[07ffff10] <= a4d ffd ffd 07d
get_reg (r6) = 01002bb2
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= b2d 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff14:07ffff0c[0m

[33m 8931 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bb2:01002dc0[0m

[33m 8932 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffa4:00000001[0m

[33m 8933 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002bb1:00000001[0m

[33m 8934 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002bb2
1 cycles
put_reg (r1) = 01002bb2
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002bb2[0m

[33m 8935 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bb2:00000001[0m

[33m 8936 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 8937 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff0c:07ffff08[0m

[43;30m_fwrite:			[0m
[33m 8940 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 8941 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 8942 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002bb2
1 cycles
put_reg (r14) = 01002bb2
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002bb2[0m

[33m 8943 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002bb2:00000001[0m

[33m 8944 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 8946 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 8947 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 8950 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 8951 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002bb2
1 cycles
put_reg (r2) = 01002bb2
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002bb2[0m

[33m 8952 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 8953 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002bb2
get_reg (r3) = 00000001
write(1,0x1002bb2,1)
MEM[01002bb2] => 47d
Gwrite(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 8959 10027a9: 02          rts               [0m
MEM[07ffff08] => 32p 05p 00p 01d
put_reg (r0) = 07ffff0c
fast return bonus
3 cycles
[36mREGS:  isp 07ffff08:07ffff0c[0m

[43;30m__$prout+18:			[0m
[33m 8962 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 8963 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 8964 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 8965 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] => b2d 2bd 00d 01d
put_reg (r0) = 07ffff10
put_reg (r6) = 01002bb2
MEM[07ffff10] => a4d ffd ffd 07d
put_reg (r0) = 07ffff14
put_reg (r7) = 07ffffa4
MEM[07ffff14] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff18
5 cycles
[36mREGS:  r6 01002dc0:01002bb2  r7 00000001:07ffffa4  isp 07ffff0c:07ffff18[0m

[43;30m__Printf+83:			[0m
[33m 8970 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 8971 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff74] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 8972 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 8973 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff9c] => 11d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x11 + 0x0 = 0x12
1 + 17 + 0 = 18
flags now [32m 0------[0m
put_reg (r10) = 00000012
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000012  psw 0------C:0-------[0m

[33m 8976 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000012
1 cycles
MEM[07ffff9c] <= 12d 00d 00d 00d
flags now [32m 0------[0m

[33m 8978 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002bb2
get_reg (r11) = 00000001
0x1 + 0x1002bb2 + 0x0 = 0x1002bb3
1 + 16788402 + 0 = 16788403
flags now [32m 0------[0m
put_reg (r11) = 01002bb3
1 cycles
[36mREGS:  r11 00000001:01002bb3[0m

[33m 8979 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000047
0x47 - 0x25 - 0x0 = 0x22
71 - 37 - 0 = 34
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 8980 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 8983 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000047
0x47 - 0x0 - 0x0 = 0x47
71 - 0 - 0 = 71
flags now [32m 0-----C[0m
1 cycles

[33m 8985 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 8986 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002bb3
1 cycles
put_reg (r6) = 01002bb3
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bb2:01002bb3[0m

[33m 8987 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 8990 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002bb3
MEM[01002bb3] => 0ad
1 cycles
put_reg (r12) = 0000000a
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 00000047:0000000a[0m

[33m 8992 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 0000000a
0xa - 0x0 - 0x0 = 0xa
10 - 0 - 0 = 10
flags now [32m 0-----C[0m
1 cycles

[33m 8994 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002bb3:00000001[0m

[33m 8995 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000000a
0xa - 0x25 - 0x0 = 0xffffffffffffffe5
10 - 37 - 0 = -27
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0------C:0----S--[0m

[33m 8996 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0---S--[0m
[36mREGS:  r10 00000012:00000001[0m

[33m 8997 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 9000 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 9002 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 9003 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff74] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 9004 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002bb3
1 cycles
put_reg (r2) = 01002bb3
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bb2:01002bb3[0m

[33m 9005 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff70] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 9006 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 9007 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff14
MEM[07ffff14] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff18:07ffff14[0m

[43;30m__$prout:			[0m
[33m 9010 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffa4
put_reg (r0) = 07ffff10
MEM[07ffff10] <= a4d ffd ffd 07d
get_reg (r6) = 01002bb3
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= b3d 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff14:07ffff0c[0m

[33m 9012 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bb3:01002dc0[0m

[33m 9013 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffa4:00000001[0m

[33m 9014 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002bb2:00000001[0m

[33m 9015 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002bb3
1 cycles
put_reg (r1) = 01002bb3
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002bb3[0m

[33m 9016 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bb3:00000001[0m

[33m 9017 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 9018 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff0c:07ffff08[0m

[43;30m_fwrite:			[0m
[33m 9021 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 9022 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 9023 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002bb3
1 cycles
put_reg (r14) = 01002bb3
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002bb3[0m

[33m 9024 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002bb3:00000001[0m

[33m 9025 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 9027 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 9028 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 9031 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 9032 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002bb3
1 cycles
put_reg (r2) = 01002bb3
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002bb3[0m

[33m 9033 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 9034 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002bb3
get_reg (r3) = 00000001
write(1,0x1002bb3,1)
MEM[01002bb3] => 0ad

write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 9040 10027a9: 02          rts               [0m
MEM[07ffff08] => 32p 05p 00p 01d
put_reg (r0) = 07ffff0c
fast return bonus
3 cycles
[36mREGS:  isp 07ffff08:07ffff0c[0m

[43;30m__$prout+18:			[0m
[33m 9043 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 9044 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 9045 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 9046 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] => b3d 2bd 00d 01d
put_reg (r0) = 07ffff10
put_reg (r6) = 01002bb3
MEM[07ffff10] => a4d ffd ffd 07d
put_reg (r0) = 07ffff14
put_reg (r7) = 07ffffa4
MEM[07ffff14] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff18
5 cycles
[36mREGS:  r6 01002dc0:01002bb3  r7 00000001:07ffffa4  isp 07ffff0c:07ffff18[0m

[43;30m__Printf+83:			[0m
[33m 9051 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 9052 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff74] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 9053 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 9054 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff9c] => 12d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x12 + 0x0 = 0x13
1 + 18 + 0 = 19
flags now [32m 0------[0m
put_reg (r10) = 00000013
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000013  psw 0------C:0-------[0m

[33m 9057 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000013
1 cycles
MEM[07ffff9c] <= 13d 00d 00d 00d
flags now [32m 0------[0m

[33m 9059 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002bb3
get_reg (r11) = 00000001
0x1 + 0x1002bb3 + 0x0 = 0x1002bb4
1 + 16788403 + 0 = 16788404
flags now [32m 0------[0m
put_reg (r11) = 01002bb4
1 cycles
[36mREGS:  r11 00000001:01002bb4[0m

[33m 9060 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000000a
0xa - 0x25 - 0x0 = 0xffffffffffffffe5
10 - 37 - 0 = -27
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 9061 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 9064 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 0000000a
0xa - 0x0 - 0x0 = 0xa
10 - 0 - 0 = 10
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 9066 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 9067 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002bb4
1 cycles
put_reg (r6) = 01002bb4
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bb3:01002bb4[0m

[33m 9068 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 9071 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002bb4
MEM[01002bb4] => 2dd
1 cycles
put_reg (r12) = 0000002d
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 0000000a:0000002d[0m

[33m 9073 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 0000002d
0x2d - 0x0 - 0x0 = 0x2d
45 - 0 - 0 = 45
flags now [32m 0-----C[0m
1 cycles

[33m 9075 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002bb4:00000001[0m

[33m 9076 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000002d
0x2d - 0x25 - 0x0 = 0x8
45 - 37 - 0 = 8
flags now [32m 0-----C[0m
1 cycles

[33m 9077 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000013:00000001[0m

[33m 9078 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 9081 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 9083 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 9084 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff74] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 9085 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002bb4
1 cycles
put_reg (r2) = 01002bb4
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bb3:01002bb4[0m

[33m 9086 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff70] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 9087 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 9088 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff14
MEM[07ffff14] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff18:07ffff14[0m

[43;30m__$prout:			[0m
[33m 9091 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffa4
put_reg (r0) = 07ffff10
MEM[07ffff10] <= a4d ffd ffd 07d
get_reg (r6) = 01002bb4
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= b4d 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff14:07ffff0c[0m

[33m 9093 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bb4:01002dc0[0m

[33m 9094 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffa4:00000001[0m

[33m 9095 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002bb3:00000001[0m

[33m 9096 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002bb4
1 cycles
put_reg (r1) = 01002bb4
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002bb4[0m

[33m 9097 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bb4:00000001[0m

[33m 9098 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 9099 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff0c:07ffff08[0m

[43;30m_fwrite:			[0m
[33m 9102 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 9103 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 9104 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002bb4
1 cycles
put_reg (r14) = 01002bb4
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002bb4[0m

[33m 9105 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002bb4:00000001[0m

[33m 9106 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 9108 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 9109 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 9112 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 9113 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002bb4
1 cycles
put_reg (r2) = 01002bb4
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002bb4[0m

[33m 9114 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 9115 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002bb4
get_reg (r3) = 00000001
write(1,0x1002bb4,1)
MEM[01002bb4] => 2dd
-write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 9121 10027a9: 02          rts               [0m
MEM[07ffff08] => 32p 05p 00p 01d
put_reg (r0) = 07ffff0c
fast return bonus
3 cycles
[36mREGS:  isp 07ffff08:07ffff0c[0m

[43;30m__$prout+18:			[0m
[33m 9124 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 9125 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 9126 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 9127 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] => b4d 2bd 00d 01d
put_reg (r0) = 07ffff10
put_reg (r6) = 01002bb4
MEM[07ffff10] => a4d ffd ffd 07d
put_reg (r0) = 07ffff14
put_reg (r7) = 07ffffa4
MEM[07ffff14] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff18
5 cycles
[36mREGS:  r6 01002dc0:01002bb4  r7 00000001:07ffffa4  isp 07ffff0c:07ffff18[0m

[43;30m__Printf+83:			[0m
[33m 9132 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 9133 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff74] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 9134 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 9135 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff9c] => 13d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x13 + 0x0 = 0x14
1 + 19 + 0 = 20
flags now [32m 0------[0m
put_reg (r10) = 00000014
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000014  psw 0------C:0-------[0m

[33m 9138 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000014
1 cycles
MEM[07ffff9c] <= 14d 00d 00d 00d
flags now [32m 0------[0m

[33m 9140 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002bb4
get_reg (r11) = 00000001
0x1 + 0x1002bb4 + 0x0 = 0x1002bb5
1 + 16788404 + 0 = 16788405
flags now [32m 0------[0m
put_reg (r11) = 01002bb5
1 cycles
[36mREGS:  r11 00000001:01002bb5[0m

[33m 9141 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000002d
0x2d - 0x25 - 0x0 = 0x8
45 - 37 - 0 = 8
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 9142 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 9145 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 0000002d
0x2d - 0x0 - 0x0 = 0x2d
45 - 0 - 0 = 45
flags now [32m 0-----C[0m
1 cycles

[33m 9147 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 9148 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002bb5
1 cycles
put_reg (r6) = 01002bb5
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bb4:01002bb5[0m

[33m 9149 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 9152 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002bb5
MEM[01002bb5] => 2dd
1 cycles
put_reg (r12) = 0000002d
Rt now 12
flags now [32m 0-----C[0m

[33m 9154 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 0000002d
0x2d - 0x0 - 0x0 = 0x2d
45 - 0 - 0 = 45
flags now [32m 0-----C[0m
1 cycles

[33m 9156 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002bb5:00000001[0m

[33m 9157 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000002d
0x2d - 0x25 - 0x0 = 0x8
45 - 37 - 0 = 8
flags now [32m 0-----C[0m
1 cycles

[33m 9158 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000014:00000001[0m

[33m 9159 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 9162 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 9164 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 9165 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff74] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 9166 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002bb5
1 cycles
put_reg (r2) = 01002bb5
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bb4:01002bb5[0m

[33m 9167 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff70] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 9168 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 9169 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff14
MEM[07ffff14] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff18:07ffff14[0m

[43;30m__$prout:			[0m
[33m 9172 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffa4
put_reg (r0) = 07ffff10
MEM[07ffff10] <= a4d ffd ffd 07d
get_reg (r6) = 01002bb5
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= b5d 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff14:07ffff0c[0m

[33m 9174 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bb5:01002dc0[0m

[33m 9175 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffa4:00000001[0m

[33m 9176 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002bb4:00000001[0m

[33m 9177 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002bb5
1 cycles
put_reg (r1) = 01002bb5
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002bb5[0m

[33m 9178 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bb5:00000001[0m

[33m 9179 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 9180 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff0c:07ffff08[0m

[43;30m_fwrite:			[0m
[33m 9183 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 9184 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 9185 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002bb5
1 cycles
put_reg (r14) = 01002bb5
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002bb5[0m

[33m 9186 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002bb5:00000001[0m

[33m 9187 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 9189 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 9190 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 9193 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 9194 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002bb5
1 cycles
put_reg (r2) = 01002bb5
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002bb5[0m

[33m 9195 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 9196 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002bb5
get_reg (r3) = 00000001
write(1,0x1002bb5,1)
MEM[01002bb5] => 2dd
-write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 9202 10027a9: 02          rts               [0m
MEM[07ffff08] => 32p 05p 00p 01d
put_reg (r0) = 07ffff0c
fast return bonus
3 cycles
[36mREGS:  isp 07ffff08:07ffff0c[0m

[43;30m__$prout+18:			[0m
[33m 9205 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 9206 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 9207 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 9208 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] => b5d 2bd 00d 01d
put_reg (r0) = 07ffff10
put_reg (r6) = 01002bb5
MEM[07ffff10] => a4d ffd ffd 07d
put_reg (r0) = 07ffff14
put_reg (r7) = 07ffffa4
MEM[07ffff14] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff18
5 cycles
[36mREGS:  r6 01002dc0:01002bb5  r7 00000001:07ffffa4  isp 07ffff0c:07ffff18[0m

[43;30m__Printf+83:			[0m
[33m 9213 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 9214 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff74] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 9215 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 9216 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff9c] => 14d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x14 + 0x0 = 0x15
1 + 20 + 0 = 21
flags now [32m 0------[0m
put_reg (r10) = 00000015
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000015  psw 0------C:0-------[0m

[33m 9219 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000015
1 cycles
MEM[07ffff9c] <= 15d 00d 00d 00d
flags now [32m 0------[0m

[33m 9221 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002bb5
get_reg (r11) = 00000001
0x1 + 0x1002bb5 + 0x0 = 0x1002bb6
1 + 16788405 + 0 = 16788406
flags now [32m 0------[0m
put_reg (r11) = 01002bb6
1 cycles
[36mREGS:  r11 00000001:01002bb6[0m

[33m 9222 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000002d
0x2d - 0x25 - 0x0 = 0x8
45 - 37 - 0 = 8
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 9223 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 9226 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 0000002d
0x2d - 0x0 - 0x0 = 0x2d
45 - 0 - 0 = 45
flags now [32m 0-----C[0m
1 cycles

[33m 9228 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 9229 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002bb6
1 cycles
put_reg (r6) = 01002bb6
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bb5:01002bb6[0m

[33m 9230 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 9233 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002bb6
MEM[01002bb6] => 2dd
1 cycles
put_reg (r12) = 0000002d
Rt now 12
flags now [32m 0-----C[0m

[33m 9235 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 0000002d
0x2d - 0x0 - 0x0 = 0x2d
45 - 0 - 0 = 45
flags now [32m 0-----C[0m
1 cycles

[33m 9237 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002bb6:00000001[0m

[33m 9238 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000002d
0x2d - 0x25 - 0x0 = 0x8
45 - 37 - 0 = 8
flags now [32m 0-----C[0m
1 cycles

[33m 9239 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000015:00000001[0m

[33m 9240 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 9243 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 9245 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 9246 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff74] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 9247 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002bb6
1 cycles
put_reg (r2) = 01002bb6
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bb5:01002bb6[0m

[33m 9248 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff70] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 9249 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 9250 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff14
MEM[07ffff14] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff18:07ffff14[0m

[43;30m__$prout:			[0m
[33m 9253 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffa4
put_reg (r0) = 07ffff10
MEM[07ffff10] <= a4d ffd ffd 07d
get_reg (r6) = 01002bb6
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= b6d 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff14:07ffff0c[0m

[33m 9255 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bb6:01002dc0[0m

[33m 9256 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffa4:00000001[0m

[33m 9257 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002bb5:00000001[0m

[33m 9258 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002bb6
1 cycles
put_reg (r1) = 01002bb6
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002bb6[0m

[33m 9259 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bb6:00000001[0m

[33m 9260 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 9261 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff0c:07ffff08[0m

[43;30m_fwrite:			[0m
[33m 9264 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 9265 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 9266 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002bb6
1 cycles
put_reg (r14) = 01002bb6
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002bb6[0m

[33m 9267 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002bb6:00000001[0m

[33m 9268 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 9270 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 9271 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 9274 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 9275 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002bb6
1 cycles
put_reg (r2) = 01002bb6
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002bb6[0m

[33m 9276 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 9277 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002bb6
get_reg (r3) = 00000001
write(1,0x1002bb6,1)
MEM[01002bb6] => 2dd
-write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 9283 10027a9: 02          rts               [0m
MEM[07ffff08] => 32p 05p 00p 01d
put_reg (r0) = 07ffff0c
fast return bonus
3 cycles
[36mREGS:  isp 07ffff08:07ffff0c[0m

[43;30m__$prout+18:			[0m
[33m 9286 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 9287 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 9288 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 9289 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] => b6d 2bd 00d 01d
put_reg (r0) = 07ffff10
put_reg (r6) = 01002bb6
MEM[07ffff10] => a4d ffd ffd 07d
put_reg (r0) = 07ffff14
put_reg (r7) = 07ffffa4
MEM[07ffff14] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff18
5 cycles
[36mREGS:  r6 01002dc0:01002bb6  r7 00000001:07ffffa4  isp 07ffff0c:07ffff18[0m

[43;30m__Printf+83:			[0m
[33m 9294 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 9295 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff74] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 9296 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 9297 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff9c] => 15d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x15 + 0x0 = 0x16
1 + 21 + 0 = 22
flags now [32m 0------[0m
put_reg (r10) = 00000016
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000016  psw 0------C:0-------[0m

[33m 9300 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000016
1 cycles
MEM[07ffff9c] <= 16d 00d 00d 00d
flags now [32m 0------[0m

[33m 9302 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002bb6
get_reg (r11) = 00000001
0x1 + 0x1002bb6 + 0x0 = 0x1002bb7
1 + 16788406 + 0 = 16788407
flags now [32m 0------[0m
put_reg (r11) = 01002bb7
1 cycles
[36mREGS:  r11 00000001:01002bb7[0m

[33m 9303 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000002d
0x2d - 0x25 - 0x0 = 0x8
45 - 37 - 0 = 8
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 9304 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 9307 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 0000002d
0x2d - 0x0 - 0x0 = 0x2d
45 - 0 - 0 = 45
flags now [32m 0-----C[0m
1 cycles

[33m 9309 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 9310 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002bb7
1 cycles
put_reg (r6) = 01002bb7
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bb6:01002bb7[0m

[33m 9311 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 9314 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002bb7
MEM[01002bb7] => 2dd
1 cycles
put_reg (r12) = 0000002d
Rt now 12
flags now [32m 0-----C[0m

[33m 9316 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 0000002d
0x2d - 0x0 - 0x0 = 0x2d
45 - 0 - 0 = 45
flags now [32m 0-----C[0m
1 cycles

[33m 9318 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002bb7:00000001[0m

[33m 9319 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000002d
0x2d - 0x25 - 0x0 = 0x8
45 - 37 - 0 = 8
flags now [32m 0-----C[0m
1 cycles

[33m 9320 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000016:00000001[0m

[33m 9321 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 9324 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 9326 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 9327 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff74] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 9328 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002bb7
1 cycles
put_reg (r2) = 01002bb7
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bb6:01002bb7[0m

[33m 9329 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff70] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 9330 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 9331 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff14
MEM[07ffff14] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff18:07ffff14[0m

[43;30m__$prout:			[0m
[33m 9334 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffa4
put_reg (r0) = 07ffff10
MEM[07ffff10] <= a4d ffd ffd 07d
get_reg (r6) = 01002bb7
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= b7d 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff14:07ffff0c[0m

[33m 9336 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bb7:01002dc0[0m

[33m 9337 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffa4:00000001[0m

[33m 9338 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002bb6:00000001[0m

[33m 9339 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002bb7
1 cycles
put_reg (r1) = 01002bb7
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002bb7[0m

[33m 9340 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bb7:00000001[0m

[33m 9341 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 9342 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff0c:07ffff08[0m

[43;30m_fwrite:			[0m
[33m 9345 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 9346 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 9347 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002bb7
1 cycles
put_reg (r14) = 01002bb7
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002bb7[0m

[33m 9348 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002bb7:00000001[0m

[33m 9349 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 9351 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 9352 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 9355 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 9356 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002bb7
1 cycles
put_reg (r2) = 01002bb7
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002bb7[0m

[33m 9357 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 9358 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002bb7
get_reg (r3) = 00000001
write(1,0x1002bb7,1)
MEM[01002bb7] => 2dd
-write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 9364 10027a9: 02          rts               [0m
MEM[07ffff08] => 32p 05p 00p 01d
put_reg (r0) = 07ffff0c
fast return bonus
3 cycles
[36mREGS:  isp 07ffff08:07ffff0c[0m

[43;30m__$prout+18:			[0m
[33m 9367 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 9368 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 9369 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 9370 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] => b7d 2bd 00d 01d
put_reg (r0) = 07ffff10
put_reg (r6) = 01002bb7
MEM[07ffff10] => a4d ffd ffd 07d
put_reg (r0) = 07ffff14
put_reg (r7) = 07ffffa4
MEM[07ffff14] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff18
5 cycles
[36mREGS:  r6 01002dc0:01002bb7  r7 00000001:07ffffa4  isp 07ffff0c:07ffff18[0m

[43;30m__Printf+83:			[0m
[33m 9375 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 9376 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff74] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 9377 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 9378 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff9c] => 16d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x16 + 0x0 = 0x17
1 + 22 + 0 = 23
flags now [32m 0------[0m
put_reg (r10) = 00000017
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000017  psw 0------C:0-------[0m

[33m 9381 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000017
1 cycles
MEM[07ffff9c] <= 17d 00d 00d 00d
flags now [32m 0------[0m

[33m 9383 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002bb7
get_reg (r11) = 00000001
0x1 + 0x1002bb7 + 0x0 = 0x1002bb8
1 + 16788407 + 0 = 16788408
flags now [32m 0------[0m
put_reg (r11) = 01002bb8
1 cycles
[36mREGS:  r11 00000001:01002bb8[0m

[33m 9384 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000002d
0x2d - 0x25 - 0x0 = 0x8
45 - 37 - 0 = 8
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 9385 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 9388 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 0000002d
0x2d - 0x0 - 0x0 = 0x2d
45 - 0 - 0 = 45
flags now [32m 0-----C[0m
1 cycles

[33m 9390 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 9391 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002bb8
1 cycles
put_reg (r6) = 01002bb8
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bb7:01002bb8[0m

[33m 9392 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 9395 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002bb8
MEM[01002bb8] => 2dd
1 cycles
put_reg (r12) = 0000002d
Rt now 12
flags now [32m 0-----C[0m

[33m 9397 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 0000002d
0x2d - 0x0 - 0x0 = 0x2d
45 - 0 - 0 = 45
flags now [32m 0-----C[0m
1 cycles

[33m 9399 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002bb8:00000001[0m

[33m 9400 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000002d
0x2d - 0x25 - 0x0 = 0x8
45 - 37 - 0 = 8
flags now [32m 0-----C[0m
1 cycles

[33m 9401 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000017:00000001[0m

[33m 9402 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 9405 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 9407 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 9408 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff74] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 9409 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002bb8
1 cycles
put_reg (r2) = 01002bb8
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bb7:01002bb8[0m

[33m 9410 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff70] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 9411 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 9412 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff14
MEM[07ffff14] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff18:07ffff14[0m

[43;30m__$prout:			[0m
[33m 9415 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffa4
put_reg (r0) = 07ffff10
MEM[07ffff10] <= a4d ffd ffd 07d
get_reg (r6) = 01002bb8
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= b8d 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff14:07ffff0c[0m

[33m 9417 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bb8:01002dc0[0m

[33m 9418 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffa4:00000001[0m

[33m 9419 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002bb7:00000001[0m

[33m 9420 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002bb8
1 cycles
put_reg (r1) = 01002bb8
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002bb8[0m

[33m 9421 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bb8:00000001[0m

[33m 9422 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 9423 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff0c:07ffff08[0m

[43;30m_fwrite:			[0m
[33m 9426 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 9427 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 9428 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002bb8
1 cycles
put_reg (r14) = 01002bb8
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002bb8[0m

[33m 9429 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002bb8:00000001[0m

[33m 9430 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 9432 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 9433 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 9436 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 9437 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002bb8
1 cycles
put_reg (r2) = 01002bb8
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002bb8[0m

[33m 9438 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 9439 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002bb8
get_reg (r3) = 00000001
write(1,0x1002bb8,1)
MEM[01002bb8] => 2dd
-write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 9445 10027a9: 02          rts               [0m
MEM[07ffff08] => 32p 05p 00p 01d
put_reg (r0) = 07ffff0c
fast return bonus
3 cycles
[36mREGS:  isp 07ffff08:07ffff0c[0m

[43;30m__$prout+18:			[0m
[33m 9448 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 9449 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 9450 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 9451 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] => b8d 2bd 00d 01d
put_reg (r0) = 07ffff10
put_reg (r6) = 01002bb8
MEM[07ffff10] => a4d ffd ffd 07d
put_reg (r0) = 07ffff14
put_reg (r7) = 07ffffa4
MEM[07ffff14] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff18
5 cycles
[36mREGS:  r6 01002dc0:01002bb8  r7 00000001:07ffffa4  isp 07ffff0c:07ffff18[0m

[43;30m__Printf+83:			[0m
[33m 9456 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 9457 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff74] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 9458 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 9459 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff9c] => 17d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x17 + 0x0 = 0x18
1 + 23 + 0 = 24
flags now [32m 0------[0m
put_reg (r10) = 00000018
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000018  psw 0------C:0-------[0m

[33m 9462 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000018
1 cycles
MEM[07ffff9c] <= 18d 00d 00d 00d
flags now [32m 0------[0m

[33m 9464 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002bb8
get_reg (r11) = 00000001
0x1 + 0x1002bb8 + 0x0 = 0x1002bb9
1 + 16788408 + 0 = 16788409
flags now [32m 0------[0m
put_reg (r11) = 01002bb9
1 cycles
[36mREGS:  r11 00000001:01002bb9[0m

[33m 9465 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000002d
0x2d - 0x25 - 0x0 = 0x8
45 - 37 - 0 = 8
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 9466 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 9469 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 0000002d
0x2d - 0x0 - 0x0 = 0x2d
45 - 0 - 0 = 45
flags now [32m 0-----C[0m
1 cycles

[33m 9471 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 9472 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002bb9
1 cycles
put_reg (r6) = 01002bb9
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bb8:01002bb9[0m

[33m 9473 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 9476 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002bb9
MEM[01002bb9] => 2dd
1 cycles
put_reg (r12) = 0000002d
Rt now 12
flags now [32m 0-----C[0m

[33m 9478 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 0000002d
0x2d - 0x0 - 0x0 = 0x2d
45 - 0 - 0 = 45
flags now [32m 0-----C[0m
1 cycles

[33m 9480 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002bb9:00000001[0m

[33m 9481 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000002d
0x2d - 0x25 - 0x0 = 0x8
45 - 37 - 0 = 8
flags now [32m 0-----C[0m
1 cycles

[33m 9482 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000018:00000001[0m

[33m 9483 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 9486 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 9488 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 9489 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff74] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 9490 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002bb9
1 cycles
put_reg (r2) = 01002bb9
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bb8:01002bb9[0m

[33m 9491 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff70] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 9492 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 9493 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff14
MEM[07ffff14] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff18:07ffff14[0m

[43;30m__$prout:			[0m
[33m 9496 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffa4
put_reg (r0) = 07ffff10
MEM[07ffff10] <= a4d ffd ffd 07d
get_reg (r6) = 01002bb9
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= b9d 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff14:07ffff0c[0m

[33m 9498 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bb9:01002dc0[0m

[33m 9499 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffa4:00000001[0m

[33m 9500 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002bb8:00000001[0m

[33m 9501 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002bb9
1 cycles
put_reg (r1) = 01002bb9
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002bb9[0m

[33m 9502 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bb9:00000001[0m

[33m 9503 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 9504 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff0c:07ffff08[0m

[43;30m_fwrite:			[0m
[33m 9507 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 9508 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 9509 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002bb9
1 cycles
put_reg (r14) = 01002bb9
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002bb9[0m

[33m 9510 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002bb9:00000001[0m

[33m 9511 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 9513 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 9514 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 9517 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 9518 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002bb9
1 cycles
put_reg (r2) = 01002bb9
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002bb9[0m

[33m 9519 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 9520 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002bb9
get_reg (r3) = 00000001
write(1,0x1002bb9,1)
MEM[01002bb9] => 2dd
-write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 9526 10027a9: 02          rts               [0m
MEM[07ffff08] => 32p 05p 00p 01d
put_reg (r0) = 07ffff0c
fast return bonus
3 cycles
[36mREGS:  isp 07ffff08:07ffff0c[0m

[43;30m__$prout+18:			[0m
[33m 9529 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 9530 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 9531 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 9532 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] => b9d 2bd 00d 01d
put_reg (r0) = 07ffff10
put_reg (r6) = 01002bb9
MEM[07ffff10] => a4d ffd ffd 07d
put_reg (r0) = 07ffff14
put_reg (r7) = 07ffffa4
MEM[07ffff14] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff18
5 cycles
[36mREGS:  r6 01002dc0:01002bb9  r7 00000001:07ffffa4  isp 07ffff0c:07ffff18[0m

[43;30m__Printf+83:			[0m
[33m 9537 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 9538 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff74] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 9539 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 9540 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff9c] => 18d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x18 + 0x0 = 0x19
1 + 24 + 0 = 25
flags now [32m 0------[0m
put_reg (r10) = 00000019
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000019  psw 0------C:0-------[0m

[33m 9543 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000019
1 cycles
MEM[07ffff9c] <= 19d 00d 00d 00d
flags now [32m 0------[0m

[33m 9545 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002bb9
get_reg (r11) = 00000001
0x1 + 0x1002bb9 + 0x0 = 0x1002bba
1 + 16788409 + 0 = 16788410
flags now [32m 0------[0m
put_reg (r11) = 01002bba
1 cycles
[36mREGS:  r11 00000001:01002bba[0m

[33m 9546 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000002d
0x2d - 0x25 - 0x0 = 0x8
45 - 37 - 0 = 8
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 9547 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 9550 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 0000002d
0x2d - 0x0 - 0x0 = 0x2d
45 - 0 - 0 = 45
flags now [32m 0-----C[0m
1 cycles

[33m 9552 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 9553 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002bba
1 cycles
put_reg (r6) = 01002bba
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bb9:01002bba[0m

[33m 9554 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 9557 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002bba
MEM[01002bba] => 2dd
1 cycles
put_reg (r12) = 0000002d
Rt now 12
flags now [32m 0-----C[0m

[33m 9559 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 0000002d
0x2d - 0x0 - 0x0 = 0x2d
45 - 0 - 0 = 45
flags now [32m 0-----C[0m
1 cycles

[33m 9561 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002bba:00000001[0m

[33m 9562 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000002d
0x2d - 0x25 - 0x0 = 0x8
45 - 37 - 0 = 8
flags now [32m 0-----C[0m
1 cycles

[33m 9563 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000019:00000001[0m

[33m 9564 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 9567 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 9569 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 9570 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff74] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 9571 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002bba
1 cycles
put_reg (r2) = 01002bba
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bb9:01002bba[0m

[33m 9572 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff70] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 9573 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 9574 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff14
MEM[07ffff14] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff18:07ffff14[0m

[43;30m__$prout:			[0m
[33m 9577 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffa4
put_reg (r0) = 07ffff10
MEM[07ffff10] <= a4d ffd ffd 07d
get_reg (r6) = 01002bba
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= bad 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff14:07ffff0c[0m

[33m 9579 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bba:01002dc0[0m

[33m 9580 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffa4:00000001[0m

[33m 9581 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002bb9:00000001[0m

[33m 9582 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002bba
1 cycles
put_reg (r1) = 01002bba
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002bba[0m

[33m 9583 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bba:00000001[0m

[33m 9584 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 9585 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff0c:07ffff08[0m

[43;30m_fwrite:			[0m
[33m 9588 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 9589 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 9590 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002bba
1 cycles
put_reg (r14) = 01002bba
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002bba[0m

[33m 9591 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002bba:00000001[0m

[33m 9592 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 9594 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 9595 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 9598 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 9599 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002bba
1 cycles
put_reg (r2) = 01002bba
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002bba[0m

[33m 9600 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 9601 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002bba
get_reg (r3) = 00000001
write(1,0x1002bba,1)
MEM[01002bba] => 2dd
-write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 9607 10027a9: 02          rts               [0m
MEM[07ffff08] => 32p 05p 00p 01d
put_reg (r0) = 07ffff0c
fast return bonus
3 cycles
[36mREGS:  isp 07ffff08:07ffff0c[0m

[43;30m__$prout+18:			[0m
[33m 9610 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 9611 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 9612 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 9613 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] => bad 2bd 00d 01d
put_reg (r0) = 07ffff10
put_reg (r6) = 01002bba
MEM[07ffff10] => a4d ffd ffd 07d
put_reg (r0) = 07ffff14
put_reg (r7) = 07ffffa4
MEM[07ffff14] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff18
5 cycles
[36mREGS:  r6 01002dc0:01002bba  r7 00000001:07ffffa4  isp 07ffff0c:07ffff18[0m

[43;30m__Printf+83:			[0m
[33m 9618 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 9619 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff74] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 9620 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 9621 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff9c] => 19d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x19 + 0x0 = 0x1a
1 + 25 + 0 = 26
flags now [32m 0------[0m
put_reg (r10) = 0000001a
Rt now 10
3 cycles
[36mREGS:  r10 00000001:0000001a  psw 0------C:0-------[0m

[33m 9624 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 0000001a
1 cycles
MEM[07ffff9c] <= 1ad 00d 00d 00d
flags now [32m 0------[0m

[33m 9626 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002bba
get_reg (r11) = 00000001
0x1 + 0x1002bba + 0x0 = 0x1002bbb
1 + 16788410 + 0 = 16788411
flags now [32m 0------[0m
put_reg (r11) = 01002bbb
1 cycles
[36mREGS:  r11 00000001:01002bbb[0m

[33m 9627 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000002d
0x2d - 0x25 - 0x0 = 0x8
45 - 37 - 0 = 8
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 9628 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 9631 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 0000002d
0x2d - 0x0 - 0x0 = 0x2d
45 - 0 - 0 = 45
flags now [32m 0-----C[0m
1 cycles

[33m 9633 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 9634 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002bbb
1 cycles
put_reg (r6) = 01002bbb
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bba:01002bbb[0m

[33m 9635 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 9638 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002bbb
MEM[01002bbb] => 2dd
1 cycles
put_reg (r12) = 0000002d
Rt now 12
flags now [32m 0-----C[0m

[33m 9640 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 0000002d
0x2d - 0x0 - 0x0 = 0x2d
45 - 0 - 0 = 45
flags now [32m 0-----C[0m
1 cycles

[33m 9642 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002bbb:00000001[0m

[33m 9643 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000002d
0x2d - 0x25 - 0x0 = 0x8
45 - 37 - 0 = 8
flags now [32m 0-----C[0m
1 cycles

[33m 9644 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 0000001a:00000001[0m

[33m 9645 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 9648 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 9650 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 9651 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff74] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 9652 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002bbb
1 cycles
put_reg (r2) = 01002bbb
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bba:01002bbb[0m

[33m 9653 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff70] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 9654 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 9655 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff14
MEM[07ffff14] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff18:07ffff14[0m

[43;30m__$prout:			[0m
[33m 9658 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffa4
put_reg (r0) = 07ffff10
MEM[07ffff10] <= a4d ffd ffd 07d
get_reg (r6) = 01002bbb
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= bbd 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff14:07ffff0c[0m

[33m 9660 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bbb:01002dc0[0m

[33m 9661 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffa4:00000001[0m

[33m 9662 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002bba:00000001[0m

[33m 9663 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002bbb
1 cycles
put_reg (r1) = 01002bbb
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002bbb[0m

[33m 9664 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bbb:00000001[0m

[33m 9665 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 9666 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff0c:07ffff08[0m

[43;30m_fwrite:			[0m
[33m 9669 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 9670 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 9671 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002bbb
1 cycles
put_reg (r14) = 01002bbb
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002bbb[0m

[33m 9672 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002bbb:00000001[0m

[33m 9673 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 9675 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 9676 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 9679 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 9680 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002bbb
1 cycles
put_reg (r2) = 01002bbb
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002bbb[0m

[33m 9681 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 9682 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002bbb
get_reg (r3) = 00000001
write(1,0x1002bbb,1)
MEM[01002bbb] => 2dd
-write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 9688 10027a9: 02          rts               [0m
MEM[07ffff08] => 32p 05p 00p 01d
put_reg (r0) = 07ffff0c
fast return bonus
3 cycles
[36mREGS:  isp 07ffff08:07ffff0c[0m

[43;30m__$prout+18:			[0m
[33m 9691 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 9692 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 9693 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 9694 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] => bbd 2bd 00d 01d
put_reg (r0) = 07ffff10
put_reg (r6) = 01002bbb
MEM[07ffff10] => a4d ffd ffd 07d
put_reg (r0) = 07ffff14
put_reg (r7) = 07ffffa4
MEM[07ffff14] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff18
5 cycles
[36mREGS:  r6 01002dc0:01002bbb  r7 00000001:07ffffa4  isp 07ffff0c:07ffff18[0m

[43;30m__Printf+83:			[0m
[33m 9699 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 9700 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff74] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 9701 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 9702 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff9c] => 1ad 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x1a + 0x0 = 0x1b
1 + 26 + 0 = 27
flags now [32m 0------[0m
put_reg (r10) = 0000001b
Rt now 10
3 cycles
[36mREGS:  r10 00000001:0000001b  psw 0------C:0-------[0m

[33m 9705 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 0000001b
1 cycles
MEM[07ffff9c] <= 1bd 00d 00d 00d
flags now [32m 0------[0m

[33m 9707 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002bbb
get_reg (r11) = 00000001
0x1 + 0x1002bbb + 0x0 = 0x1002bbc
1 + 16788411 + 0 = 16788412
flags now [32m 0------[0m
put_reg (r11) = 01002bbc
1 cycles
[36mREGS:  r11 00000001:01002bbc[0m

[33m 9708 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000002d
0x2d - 0x25 - 0x0 = 0x8
45 - 37 - 0 = 8
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 9709 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 9712 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 0000002d
0x2d - 0x0 - 0x0 = 0x2d
45 - 0 - 0 = 45
flags now [32m 0-----C[0m
1 cycles

[33m 9714 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 9715 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002bbc
1 cycles
put_reg (r6) = 01002bbc
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bbb:01002bbc[0m

[33m 9716 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 9719 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002bbc
MEM[01002bbc] => 2dd
1 cycles
put_reg (r12) = 0000002d
Rt now 12
flags now [32m 0-----C[0m

[33m 9721 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 0000002d
0x2d - 0x0 - 0x0 = 0x2d
45 - 0 - 0 = 45
flags now [32m 0-----C[0m
1 cycles

[33m 9723 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002bbc:00000001[0m

[33m 9724 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000002d
0x2d - 0x25 - 0x0 = 0x8
45 - 37 - 0 = 8
flags now [32m 0-----C[0m
1 cycles

[33m 9725 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 0000001b:00000001[0m

[33m 9726 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 9729 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 9731 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 9732 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff74] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 9733 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002bbc
1 cycles
put_reg (r2) = 01002bbc
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bbb:01002bbc[0m

[33m 9734 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff70] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 9735 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 9736 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff14
MEM[07ffff14] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff18:07ffff14[0m

[43;30m__$prout:			[0m
[33m 9739 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffa4
put_reg (r0) = 07ffff10
MEM[07ffff10] <= a4d ffd ffd 07d
get_reg (r6) = 01002bbc
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= bcd 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff14:07ffff0c[0m

[33m 9741 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bbc:01002dc0[0m

[33m 9742 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffa4:00000001[0m

[33m 9743 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002bbb:00000001[0m

[33m 9744 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002bbc
1 cycles
put_reg (r1) = 01002bbc
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002bbc[0m

[33m 9745 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bbc:00000001[0m

[33m 9746 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 9747 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff0c:07ffff08[0m

[43;30m_fwrite:			[0m
[33m 9750 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 9751 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 9752 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002bbc
1 cycles
put_reg (r14) = 01002bbc
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002bbc[0m

[33m 9753 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002bbc:00000001[0m

[33m 9754 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 9756 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 9757 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 9760 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 9761 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002bbc
1 cycles
put_reg (r2) = 01002bbc
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002bbc[0m

[33m 9762 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 9763 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002bbc
get_reg (r3) = 00000001
write(1,0x1002bbc,1)
MEM[01002bbc] => 2dd
-write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 9769 10027a9: 02          rts               [0m
MEM[07ffff08] => 32p 05p 00p 01d
put_reg (r0) = 07ffff0c
fast return bonus
3 cycles
[36mREGS:  isp 07ffff08:07ffff0c[0m

[43;30m__$prout+18:			[0m
[33m 9772 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 9773 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 9774 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 9775 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] => bcd 2bd 00d 01d
put_reg (r0) = 07ffff10
put_reg (r6) = 01002bbc
MEM[07ffff10] => a4d ffd ffd 07d
put_reg (r0) = 07ffff14
put_reg (r7) = 07ffffa4
MEM[07ffff14] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff18
5 cycles
[36mREGS:  r6 01002dc0:01002bbc  r7 00000001:07ffffa4  isp 07ffff0c:07ffff18[0m

[43;30m__Printf+83:			[0m
[33m 9780 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 9781 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff74] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 9782 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 9783 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff9c] => 1bd 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x1b + 0x0 = 0x1c
1 + 27 + 0 = 28
flags now [32m 0------[0m
put_reg (r10) = 0000001c
Rt now 10
3 cycles
[36mREGS:  r10 00000001:0000001c  psw 0------C:0-------[0m

[33m 9786 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 0000001c
1 cycles
MEM[07ffff9c] <= 1cd 00d 00d 00d
flags now [32m 0------[0m

[33m 9788 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002bbc
get_reg (r11) = 00000001
0x1 + 0x1002bbc + 0x0 = 0x1002bbd
1 + 16788412 + 0 = 16788413
flags now [32m 0------[0m
put_reg (r11) = 01002bbd
1 cycles
[36mREGS:  r11 00000001:01002bbd[0m

[33m 9789 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000002d
0x2d - 0x25 - 0x0 = 0x8
45 - 37 - 0 = 8
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 9790 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 9793 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 0000002d
0x2d - 0x0 - 0x0 = 0x2d
45 - 0 - 0 = 45
flags now [32m 0-----C[0m
1 cycles

[33m 9795 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 9796 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002bbd
1 cycles
put_reg (r6) = 01002bbd
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bbc:01002bbd[0m

[33m 9797 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 9800 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002bbd
MEM[01002bbd] => 2dd
1 cycles
put_reg (r12) = 0000002d
Rt now 12
flags now [32m 0-----C[0m

[33m 9802 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 0000002d
0x2d - 0x0 - 0x0 = 0x2d
45 - 0 - 0 = 45
flags now [32m 0-----C[0m
1 cycles

[33m 9804 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002bbd:00000001[0m

[33m 9805 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000002d
0x2d - 0x25 - 0x0 = 0x8
45 - 37 - 0 = 8
flags now [32m 0-----C[0m
1 cycles

[33m 9806 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 0000001c:00000001[0m

[33m 9807 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 9810 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 9812 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 9813 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff74] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 9814 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002bbd
1 cycles
put_reg (r2) = 01002bbd
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bbc:01002bbd[0m

[33m 9815 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff70] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 9816 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 9817 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff14
MEM[07ffff14] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff18:07ffff14[0m

[43;30m__$prout:			[0m
[33m 9820 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffa4
put_reg (r0) = 07ffff10
MEM[07ffff10] <= a4d ffd ffd 07d
get_reg (r6) = 01002bbd
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= bdd 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff14:07ffff0c[0m

[33m 9822 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bbd:01002dc0[0m

[33m 9823 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffa4:00000001[0m

[33m 9824 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002bbc:00000001[0m

[33m 9825 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002bbd
1 cycles
put_reg (r1) = 01002bbd
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002bbd[0m

[33m 9826 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bbd:00000001[0m

[33m 9827 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 9828 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff0c:07ffff08[0m

[43;30m_fwrite:			[0m
[33m 9831 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 9832 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 9833 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002bbd
1 cycles
put_reg (r14) = 01002bbd
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002bbd[0m

[33m 9834 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002bbd:00000001[0m

[33m 9835 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 9837 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 9838 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 9841 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 9842 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002bbd
1 cycles
put_reg (r2) = 01002bbd
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002bbd[0m

[33m 9843 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 9844 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002bbd
get_reg (r3) = 00000001
write(1,0x1002bbd,1)
MEM[01002bbd] => 2dd
-write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 9850 10027a9: 02          rts               [0m
MEM[07ffff08] => 32p 05p 00p 01d
put_reg (r0) = 07ffff0c
fast return bonus
3 cycles
[36mREGS:  isp 07ffff08:07ffff0c[0m

[43;30m__$prout+18:			[0m
[33m 9853 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 9854 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 9855 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 9856 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] => bdd 2bd 00d 01d
put_reg (r0) = 07ffff10
put_reg (r6) = 01002bbd
MEM[07ffff10] => a4d ffd ffd 07d
put_reg (r0) = 07ffff14
put_reg (r7) = 07ffffa4
MEM[07ffff14] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff18
5 cycles
[36mREGS:  r6 01002dc0:01002bbd  r7 00000001:07ffffa4  isp 07ffff0c:07ffff18[0m

[43;30m__Printf+83:			[0m
[33m 9861 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 9862 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff74] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 9863 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 9864 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff9c] => 1cd 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x1c + 0x0 = 0x1d
1 + 28 + 0 = 29
flags now [32m 0------[0m
put_reg (r10) = 0000001d
Rt now 10
3 cycles
[36mREGS:  r10 00000001:0000001d  psw 0------C:0-------[0m

[33m 9867 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 0000001d
1 cycles
MEM[07ffff9c] <= 1dd 00d 00d 00d
flags now [32m 0------[0m

[33m 9869 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002bbd
get_reg (r11) = 00000001
0x1 + 0x1002bbd + 0x0 = 0x1002bbe
1 + 16788413 + 0 = 16788414
flags now [32m 0------[0m
put_reg (r11) = 01002bbe
1 cycles
[36mREGS:  r11 00000001:01002bbe[0m

[33m 9870 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000002d
0x2d - 0x25 - 0x0 = 0x8
45 - 37 - 0 = 8
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 9871 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 9874 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 0000002d
0x2d - 0x0 - 0x0 = 0x2d
45 - 0 - 0 = 45
flags now [32m 0-----C[0m
1 cycles

[33m 9876 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 9877 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002bbe
1 cycles
put_reg (r6) = 01002bbe
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bbd:01002bbe[0m

[33m 9878 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 9881 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002bbe
MEM[01002bbe] => 2dd
1 cycles
put_reg (r12) = 0000002d
Rt now 12
flags now [32m 0-----C[0m

[33m 9883 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 0000002d
0x2d - 0x0 - 0x0 = 0x2d
45 - 0 - 0 = 45
flags now [32m 0-----C[0m
1 cycles

[33m 9885 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002bbe:00000001[0m

[33m 9886 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000002d
0x2d - 0x25 - 0x0 = 0x8
45 - 37 - 0 = 8
flags now [32m 0-----C[0m
1 cycles

[33m 9887 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 0000001d:00000001[0m

[33m 9888 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 9891 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 9893 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 9894 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff74] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 9895 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002bbe
1 cycles
put_reg (r2) = 01002bbe
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bbd:01002bbe[0m

[33m 9896 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff70] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 9897 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 9898 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff14
MEM[07ffff14] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff18:07ffff14[0m

[43;30m__$prout:			[0m
[33m 9901 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffa4
put_reg (r0) = 07ffff10
MEM[07ffff10] <= a4d ffd ffd 07d
get_reg (r6) = 01002bbe
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= bed 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff14:07ffff0c[0m

[33m 9903 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bbe:01002dc0[0m

[33m 9904 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffa4:00000001[0m

[33m 9905 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002bbd:00000001[0m

[33m 9906 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002bbe
1 cycles
put_reg (r1) = 01002bbe
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002bbe[0m

[33m 9907 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bbe:00000001[0m

[33m 9908 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 9909 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff0c:07ffff08[0m

[43;30m_fwrite:			[0m
[33m 9912 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 9913 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 9914 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002bbe
1 cycles
put_reg (r14) = 01002bbe
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002bbe[0m

[33m 9915 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002bbe:00000001[0m

[33m 9916 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 9918 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 9919 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 9922 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 9923 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002bbe
1 cycles
put_reg (r2) = 01002bbe
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002bbe[0m

[33m 9924 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 9925 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002bbe
get_reg (r3) = 00000001
write(1,0x1002bbe,1)
MEM[01002bbe] => 2dd
-write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 9931 10027a9: 02          rts               [0m
MEM[07ffff08] => 32p 05p 00p 01d
put_reg (r0) = 07ffff0c
fast return bonus
3 cycles
[36mREGS:  isp 07ffff08:07ffff0c[0m

[43;30m__$prout+18:			[0m
[33m 9934 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 9935 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 9936 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 9937 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] => bed 2bd 00d 01d
put_reg (r0) = 07ffff10
put_reg (r6) = 01002bbe
MEM[07ffff10] => a4d ffd ffd 07d
put_reg (r0) = 07ffff14
put_reg (r7) = 07ffffa4
MEM[07ffff14] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff18
5 cycles
[36mREGS:  r6 01002dc0:01002bbe  r7 00000001:07ffffa4  isp 07ffff0c:07ffff18[0m

[43;30m__Printf+83:			[0m
[33m 9942 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 9943 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff74] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 9944 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 9945 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff9c] => 1dd 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x1d + 0x0 = 0x1e
1 + 29 + 0 = 30
flags now [32m 0------[0m
put_reg (r10) = 0000001e
Rt now 10
3 cycles
[36mREGS:  r10 00000001:0000001e  psw 0------C:0-------[0m

[33m 9948 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 0000001e
1 cycles
MEM[07ffff9c] <= 1ed 00d 00d 00d
flags now [32m 0------[0m

[33m 9950 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002bbe
get_reg (r11) = 00000001
0x1 + 0x1002bbe + 0x0 = 0x1002bbf
1 + 16788414 + 0 = 16788415
flags now [32m 0------[0m
put_reg (r11) = 01002bbf
1 cycles
[36mREGS:  r11 00000001:01002bbf[0m

[33m 9951 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000002d
0x2d - 0x25 - 0x0 = 0x8
45 - 37 - 0 = 8
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 9952 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 9955 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 0000002d
0x2d - 0x0 - 0x0 = 0x2d
45 - 0 - 0 = 45
flags now [32m 0-----C[0m
1 cycles

[33m 9957 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 9958 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002bbf
1 cycles
put_reg (r6) = 01002bbf
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bbe:01002bbf[0m

[33m 9959 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 9962 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002bbf
MEM[01002bbf] => 2dd
1 cycles
put_reg (r12) = 0000002d
Rt now 12
flags now [32m 0-----C[0m

[33m 9964 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 0000002d
0x2d - 0x0 - 0x0 = 0x2d
45 - 0 - 0 = 45
flags now [32m 0-----C[0m
1 cycles

[33m 9966 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002bbf:00000001[0m

[33m 9967 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000002d
0x2d - 0x25 - 0x0 = 0x8
45 - 37 - 0 = 8
flags now [32m 0-----C[0m
1 cycles

[33m 9968 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 0000001e:00000001[0m

[33m 9969 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 9972 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 9974 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 9975 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff74] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 9976 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002bbf
1 cycles
put_reg (r2) = 01002bbf
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bbe:01002bbf[0m

[33m 9977 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff70] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 9978 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 9979 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff14
MEM[07ffff14] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff18:07ffff14[0m

[43;30m__$prout:			[0m
[33m 9982 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffa4
put_reg (r0) = 07ffff10
MEM[07ffff10] <= a4d ffd ffd 07d
get_reg (r6) = 01002bbf
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= bfd 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff14:07ffff0c[0m

[33m 9984 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bbf:01002dc0[0m

[33m 9985 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffa4:00000001[0m

[33m 9986 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002bbe:00000001[0m

[33m 9987 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002bbf
1 cycles
put_reg (r1) = 01002bbf
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002bbf[0m

[33m 9988 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bbf:00000001[0m

[33m 9989 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 9990 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff0c:07ffff08[0m

[43;30m_fwrite:			[0m
[33m 9993 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 9994 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 9995 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002bbf
1 cycles
put_reg (r14) = 01002bbf
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002bbf[0m

[33m 9996 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002bbf:00000001[0m

[33m 9997 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 9999 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 0000 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 0003 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 0004 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002bbf
1 cycles
put_reg (r2) = 01002bbf
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002bbf[0m

[33m 0005 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 0006 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002bbf
get_reg (r3) = 00000001
write(1,0x1002bbf,1)
MEM[01002bbf] => 2dd
-write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 0012 10027a9: 02          rts               [0m
MEM[07ffff08] => 32p 05p 00p 01d
put_reg (r0) = 07ffff0c
fast return bonus
3 cycles
[36mREGS:  isp 07ffff08:07ffff0c[0m

[43;30m__$prout+18:			[0m
[33m 0015 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 0016 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 0017 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 0018 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] => bfd 2bd 00d 01d
put_reg (r0) = 07ffff10
put_reg (r6) = 01002bbf
MEM[07ffff10] => a4d ffd ffd 07d
put_reg (r0) = 07ffff14
put_reg (r7) = 07ffffa4
MEM[07ffff14] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff18
5 cycles
[36mREGS:  r6 01002dc0:01002bbf  r7 00000001:07ffffa4  isp 07ffff0c:07ffff18[0m

[43;30m__Printf+83:			[0m
[33m 0023 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 0024 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff74] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 0025 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 0026 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff9c] => 1ed 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x1e + 0x0 = 0x1f
1 + 30 + 0 = 31
flags now [32m 0------[0m
put_reg (r10) = 0000001f
Rt now 10
3 cycles
[36mREGS:  r10 00000001:0000001f  psw 0------C:0-------[0m

[33m 0029 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 0000001f
1 cycles
MEM[07ffff9c] <= 1fd 00d 00d 00d
flags now [32m 0------[0m

[33m 0031 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002bbf
get_reg (r11) = 00000001
0x1 + 0x1002bbf + 0x0 = 0x1002bc0
1 + 16788415 + 0 = 16788416
flags now [32m 0------[0m
put_reg (r11) = 01002bc0
1 cycles
[36mREGS:  r11 00000001:01002bc0[0m

[33m 0032 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000002d
0x2d - 0x25 - 0x0 = 0x8
45 - 37 - 0 = 8
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 0033 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 0036 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 0000002d
0x2d - 0x0 - 0x0 = 0x2d
45 - 0 - 0 = 45
flags now [32m 0-----C[0m
1 cycles

[33m 0038 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 0039 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002bc0
1 cycles
put_reg (r6) = 01002bc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bbf:01002bc0[0m

[33m 0040 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 0043 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002bc0
MEM[01002bc0] => 2dd
1 cycles
put_reg (r12) = 0000002d
Rt now 12
flags now [32m 0-----C[0m

[33m 0045 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 0000002d
0x2d - 0x0 - 0x0 = 0x2d
45 - 0 - 0 = 45
flags now [32m 0-----C[0m
1 cycles

[33m 0047 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002bc0:00000001[0m

[33m 0048 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000002d
0x2d - 0x25 - 0x0 = 0x8
45 - 37 - 0 = 8
flags now [32m 0-----C[0m
1 cycles

[33m 0049 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 0000001f:00000001[0m

[33m 0050 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 0053 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 0055 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 0056 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff74] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 0057 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002bc0
1 cycles
put_reg (r2) = 01002bc0
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bbf:01002bc0[0m

[33m 0058 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff70] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 0059 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 0060 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff14
MEM[07ffff14] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff18:07ffff14[0m

[43;30m__$prout:			[0m
[33m 0063 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffa4
put_reg (r0) = 07ffff10
MEM[07ffff10] <= a4d ffd ffd 07d
get_reg (r6) = 01002bc0
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= c0d 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff14:07ffff0c[0m

[33m 0065 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bc0:01002dc0[0m

[33m 0066 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffa4:00000001[0m

[33m 0067 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002bbf:00000001[0m

[33m 0068 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002bc0
1 cycles
put_reg (r1) = 01002bc0
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002bc0[0m

[33m 0069 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bc0:00000001[0m

[33m 0070 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 0071 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff0c:07ffff08[0m

[43;30m_fwrite:			[0m
[33m 0074 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 0075 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 0076 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002bc0
1 cycles
put_reg (r14) = 01002bc0
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002bc0[0m

[33m 0077 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002bc0:00000001[0m

[33m 0078 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 0080 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 0081 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 0084 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 0085 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002bc0
1 cycles
put_reg (r2) = 01002bc0
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002bc0[0m

[33m 0086 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 0087 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002bc0
get_reg (r3) = 00000001
write(1,0x1002bc0,1)
MEM[01002bc0] => 2dd
-write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 0093 10027a9: 02          rts               [0m
MEM[07ffff08] => 32p 05p 00p 01d
put_reg (r0) = 07ffff0c
fast return bonus
3 cycles
[36mREGS:  isp 07ffff08:07ffff0c[0m

[43;30m__$prout+18:			[0m
[33m 0096 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 0097 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 0098 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 0099 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] => c0d 2bd 00d 01d
put_reg (r0) = 07ffff10
put_reg (r6) = 01002bc0
MEM[07ffff10] => a4d ffd ffd 07d
put_reg (r0) = 07ffff14
put_reg (r7) = 07ffffa4
MEM[07ffff14] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff18
5 cycles
[36mREGS:  r6 01002dc0:01002bc0  r7 00000001:07ffffa4  isp 07ffff0c:07ffff18[0m

[43;30m__Printf+83:			[0m
[33m 0104 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 0105 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff74] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 0106 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 0107 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff9c] => 1fd 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x1f + 0x0 = 0x20
1 + 31 + 0 = 32
flags now [32m 0------[0m
put_reg (r10) = 00000020
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000020  psw 0------C:0-------[0m

[33m 0110 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000020
1 cycles
MEM[07ffff9c] <= 20d 00d 00d 00d
flags now [32m 0------[0m

[33m 0112 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002bc0
get_reg (r11) = 00000001
0x1 + 0x1002bc0 + 0x0 = 0x1002bc1
1 + 16788416 + 0 = 16788417
flags now [32m 0------[0m
put_reg (r11) = 01002bc1
1 cycles
[36mREGS:  r11 00000001:01002bc1[0m

[33m 0113 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000002d
0x2d - 0x25 - 0x0 = 0x8
45 - 37 - 0 = 8
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 0114 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 0117 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 0000002d
0x2d - 0x0 - 0x0 = 0x2d
45 - 0 - 0 = 45
flags now [32m 0-----C[0m
1 cycles

[33m 0119 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 0120 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002bc1
1 cycles
put_reg (r6) = 01002bc1
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bc0:01002bc1[0m

[33m 0121 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 0124 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002bc1
MEM[01002bc1] => 2dd
1 cycles
put_reg (r12) = 0000002d
Rt now 12
flags now [32m 0-----C[0m

[33m 0126 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 0000002d
0x2d - 0x0 - 0x0 = 0x2d
45 - 0 - 0 = 45
flags now [32m 0-----C[0m
1 cycles

[33m 0128 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002bc1:00000001[0m

[33m 0129 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000002d
0x2d - 0x25 - 0x0 = 0x8
45 - 37 - 0 = 8
flags now [32m 0-----C[0m
1 cycles

[33m 0130 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000020:00000001[0m

[33m 0131 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 0134 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 0136 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 0137 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff74] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 0138 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002bc1
1 cycles
put_reg (r2) = 01002bc1
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bc0:01002bc1[0m

[33m 0139 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff70] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 0140 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 0141 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff14
MEM[07ffff14] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff18:07ffff14[0m

[43;30m__$prout:			[0m
[33m 0144 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffa4
put_reg (r0) = 07ffff10
MEM[07ffff10] <= a4d ffd ffd 07d
get_reg (r6) = 01002bc1
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= c1d 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff14:07ffff0c[0m

[33m 0146 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bc1:01002dc0[0m

[33m 0147 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffa4:00000001[0m

[33m 0148 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002bc0:00000001[0m

[33m 0149 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002bc1
1 cycles
put_reg (r1) = 01002bc1
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002bc1[0m

[33m 0150 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bc1:00000001[0m

[33m 0151 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 0152 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff0c:07ffff08[0m

[43;30m_fwrite:			[0m
[33m 0155 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 0156 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 0157 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002bc1
1 cycles
put_reg (r14) = 01002bc1
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002bc1[0m

[33m 0158 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002bc1:00000001[0m

[33m 0159 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 0161 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 0162 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 0165 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 0166 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002bc1
1 cycles
put_reg (r2) = 01002bc1
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002bc1[0m

[33m 0167 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 0168 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002bc1
get_reg (r3) = 00000001
write(1,0x1002bc1,1)
MEM[01002bc1] => 2dd
-write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 0174 10027a9: 02          rts               [0m
MEM[07ffff08] => 32p 05p 00p 01d
put_reg (r0) = 07ffff0c
fast return bonus
3 cycles
[36mREGS:  isp 07ffff08:07ffff0c[0m

[43;30m__$prout+18:			[0m
[33m 0177 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 0178 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 0179 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 0180 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] => c1d 2bd 00d 01d
put_reg (r0) = 07ffff10
put_reg (r6) = 01002bc1
MEM[07ffff10] => a4d ffd ffd 07d
put_reg (r0) = 07ffff14
put_reg (r7) = 07ffffa4
MEM[07ffff14] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff18
5 cycles
[36mREGS:  r6 01002dc0:01002bc1  r7 00000001:07ffffa4  isp 07ffff0c:07ffff18[0m

[43;30m__Printf+83:			[0m
[33m 0185 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 0186 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff74] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 0187 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 0188 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff9c] => 20d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x20 + 0x0 = 0x21
1 + 32 + 0 = 33
flags now [32m 0------[0m
put_reg (r10) = 00000021
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000021  psw 0------C:0-------[0m

[33m 0191 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000021
1 cycles
MEM[07ffff9c] <= 21d 00d 00d 00d
flags now [32m 0------[0m

[33m 0193 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002bc1
get_reg (r11) = 00000001
0x1 + 0x1002bc1 + 0x0 = 0x1002bc2
1 + 16788417 + 0 = 16788418
flags now [32m 0------[0m
put_reg (r11) = 01002bc2
1 cycles
[36mREGS:  r11 00000001:01002bc2[0m

[33m 0194 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000002d
0x2d - 0x25 - 0x0 = 0x8
45 - 37 - 0 = 8
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 0195 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 0198 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 0000002d
0x2d - 0x0 - 0x0 = 0x2d
45 - 0 - 0 = 45
flags now [32m 0-----C[0m
1 cycles

[33m 0200 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 0201 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002bc2
1 cycles
put_reg (r6) = 01002bc2
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bc1:01002bc2[0m

[33m 0202 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 0205 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002bc2
MEM[01002bc2] => 2dd
1 cycles
put_reg (r12) = 0000002d
Rt now 12
flags now [32m 0-----C[0m

[33m 0207 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 0000002d
0x2d - 0x0 - 0x0 = 0x2d
45 - 0 - 0 = 45
flags now [32m 0-----C[0m
1 cycles

[33m 0209 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002bc2:00000001[0m

[33m 0210 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000002d
0x2d - 0x25 - 0x0 = 0x8
45 - 37 - 0 = 8
flags now [32m 0-----C[0m
1 cycles

[33m 0211 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000021:00000001[0m

[33m 0212 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 0215 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 0217 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 0218 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff74] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 0219 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002bc2
1 cycles
put_reg (r2) = 01002bc2
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bc1:01002bc2[0m

[33m 0220 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff70] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 0221 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 0222 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff14
MEM[07ffff14] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff18:07ffff14[0m

[43;30m__$prout:			[0m
[33m 0225 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffa4
put_reg (r0) = 07ffff10
MEM[07ffff10] <= a4d ffd ffd 07d
get_reg (r6) = 01002bc2
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= c2d 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff14:07ffff0c[0m

[33m 0227 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bc2:01002dc0[0m

[33m 0228 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffa4:00000001[0m

[33m 0229 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002bc1:00000001[0m

[33m 0230 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002bc2
1 cycles
put_reg (r1) = 01002bc2
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002bc2[0m

[33m 0231 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bc2:00000001[0m

[33m 0232 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 0233 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff0c:07ffff08[0m

[43;30m_fwrite:			[0m
[33m 0236 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 0237 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 0238 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002bc2
1 cycles
put_reg (r14) = 01002bc2
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002bc2[0m

[33m 0239 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002bc2:00000001[0m

[33m 0240 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 0242 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 0243 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 0246 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 0247 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002bc2
1 cycles
put_reg (r2) = 01002bc2
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002bc2[0m

[33m 0248 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 0249 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002bc2
get_reg (r3) = 00000001
write(1,0x1002bc2,1)
MEM[01002bc2] => 2dd
-write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 0255 10027a9: 02          rts               [0m
MEM[07ffff08] => 32p 05p 00p 01d
put_reg (r0) = 07ffff0c
fast return bonus
3 cycles
[36mREGS:  isp 07ffff08:07ffff0c[0m

[43;30m__$prout+18:			[0m
[33m 0258 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 0259 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 0260 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 0261 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] => c2d 2bd 00d 01d
put_reg (r0) = 07ffff10
put_reg (r6) = 01002bc2
MEM[07ffff10] => a4d ffd ffd 07d
put_reg (r0) = 07ffff14
put_reg (r7) = 07ffffa4
MEM[07ffff14] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff18
5 cycles
[36mREGS:  r6 01002dc0:01002bc2  r7 00000001:07ffffa4  isp 07ffff0c:07ffff18[0m

[43;30m__Printf+83:			[0m
[33m 0266 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 0267 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff74] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 0268 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 0269 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff9c] => 21d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x21 + 0x0 = 0x22
1 + 33 + 0 = 34
flags now [32m 0------[0m
put_reg (r10) = 00000022
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000022  psw 0------C:0-------[0m

[33m 0272 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000022
1 cycles
MEM[07ffff9c] <= 22d 00d 00d 00d
flags now [32m 0------[0m

[33m 0274 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002bc2
get_reg (r11) = 00000001
0x1 + 0x1002bc2 + 0x0 = 0x1002bc3
1 + 16788418 + 0 = 16788419
flags now [32m 0------[0m
put_reg (r11) = 01002bc3
1 cycles
[36mREGS:  r11 00000001:01002bc3[0m

[33m 0275 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000002d
0x2d - 0x25 - 0x0 = 0x8
45 - 37 - 0 = 8
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 0276 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 0279 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 0000002d
0x2d - 0x0 - 0x0 = 0x2d
45 - 0 - 0 = 45
flags now [32m 0-----C[0m
1 cycles

[33m 0281 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 0282 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002bc3
1 cycles
put_reg (r6) = 01002bc3
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bc2:01002bc3[0m

[33m 0283 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 0286 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002bc3
MEM[01002bc3] => 2dd
1 cycles
put_reg (r12) = 0000002d
Rt now 12
flags now [32m 0-----C[0m

[33m 0288 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 0000002d
0x2d - 0x0 - 0x0 = 0x2d
45 - 0 - 0 = 45
flags now [32m 0-----C[0m
1 cycles

[33m 0290 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002bc3:00000001[0m

[33m 0291 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000002d
0x2d - 0x25 - 0x0 = 0x8
45 - 37 - 0 = 8
flags now [32m 0-----C[0m
1 cycles

[33m 0292 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000022:00000001[0m

[33m 0293 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 0296 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 0298 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 0299 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff74] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 0300 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002bc3
1 cycles
put_reg (r2) = 01002bc3
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bc2:01002bc3[0m

[33m 0301 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff70] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 0302 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 0303 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff14
MEM[07ffff14] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff18:07ffff14[0m

[43;30m__$prout:			[0m
[33m 0306 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffa4
put_reg (r0) = 07ffff10
MEM[07ffff10] <= a4d ffd ffd 07d
get_reg (r6) = 01002bc3
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= c3d 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff14:07ffff0c[0m

[33m 0308 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bc3:01002dc0[0m

[33m 0309 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffa4:00000001[0m

[33m 0310 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002bc2:00000001[0m

[33m 0311 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002bc3
1 cycles
put_reg (r1) = 01002bc3
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002bc3[0m

[33m 0312 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bc3:00000001[0m

[33m 0313 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 0314 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff0c:07ffff08[0m

[43;30m_fwrite:			[0m
[33m 0317 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 0318 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 0319 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002bc3
1 cycles
put_reg (r14) = 01002bc3
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002bc3[0m

[33m 0320 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002bc3:00000001[0m

[33m 0321 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 0323 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 0324 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 0327 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 0328 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002bc3
1 cycles
put_reg (r2) = 01002bc3
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002bc3[0m

[33m 0329 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 0330 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002bc3
get_reg (r3) = 00000001
write(1,0x1002bc3,1)
MEM[01002bc3] => 2dd
-write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 0336 10027a9: 02          rts               [0m
MEM[07ffff08] => 32p 05p 00p 01d
put_reg (r0) = 07ffff0c
fast return bonus
3 cycles
[36mREGS:  isp 07ffff08:07ffff0c[0m

[43;30m__$prout+18:			[0m
[33m 0339 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 0340 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 0341 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 0342 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] => c3d 2bd 00d 01d
put_reg (r0) = 07ffff10
put_reg (r6) = 01002bc3
MEM[07ffff10] => a4d ffd ffd 07d
put_reg (r0) = 07ffff14
put_reg (r7) = 07ffffa4
MEM[07ffff14] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff18
5 cycles
[36mREGS:  r6 01002dc0:01002bc3  r7 00000001:07ffffa4  isp 07ffff0c:07ffff18[0m

[43;30m__Printf+83:			[0m
[33m 0347 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 0348 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff74] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 0349 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 0350 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff9c] => 22d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x22 + 0x0 = 0x23
1 + 34 + 0 = 35
flags now [32m 0------[0m
put_reg (r10) = 00000023
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000023  psw 0------C:0-------[0m

[33m 0353 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000023
1 cycles
MEM[07ffff9c] <= 23d 00d 00d 00d
flags now [32m 0------[0m

[33m 0355 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002bc3
get_reg (r11) = 00000001
0x1 + 0x1002bc3 + 0x0 = 0x1002bc4
1 + 16788419 + 0 = 16788420
flags now [32m 0------[0m
put_reg (r11) = 01002bc4
1 cycles
[36mREGS:  r11 00000001:01002bc4[0m

[33m 0356 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000002d
0x2d - 0x25 - 0x0 = 0x8
45 - 37 - 0 = 8
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 0357 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 0360 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 0000002d
0x2d - 0x0 - 0x0 = 0x2d
45 - 0 - 0 = 45
flags now [32m 0-----C[0m
1 cycles

[33m 0362 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 0363 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002bc4
1 cycles
put_reg (r6) = 01002bc4
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bc3:01002bc4[0m

[33m 0364 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 0367 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002bc4
MEM[01002bc4] => 2dd
1 cycles
put_reg (r12) = 0000002d
Rt now 12
flags now [32m 0-----C[0m

[33m 0369 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 0000002d
0x2d - 0x0 - 0x0 = 0x2d
45 - 0 - 0 = 45
flags now [32m 0-----C[0m
1 cycles

[33m 0371 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002bc4:00000001[0m

[33m 0372 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000002d
0x2d - 0x25 - 0x0 = 0x8
45 - 37 - 0 = 8
flags now [32m 0-----C[0m
1 cycles

[33m 0373 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000023:00000001[0m

[33m 0374 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 0377 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 0379 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 0380 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff74] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 0381 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002bc4
1 cycles
put_reg (r2) = 01002bc4
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bc3:01002bc4[0m

[33m 0382 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff70] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 0383 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 0384 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff14
MEM[07ffff14] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff18:07ffff14[0m

[43;30m__$prout:			[0m
[33m 0387 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffa4
put_reg (r0) = 07ffff10
MEM[07ffff10] <= a4d ffd ffd 07d
get_reg (r6) = 01002bc4
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= c4d 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff14:07ffff0c[0m

[33m 0389 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bc4:01002dc0[0m

[33m 0390 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffa4:00000001[0m

[33m 0391 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002bc3:00000001[0m

[33m 0392 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002bc4
1 cycles
put_reg (r1) = 01002bc4
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002bc4[0m

[33m 0393 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bc4:00000001[0m

[33m 0394 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 0395 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff0c:07ffff08[0m

[43;30m_fwrite:			[0m
[33m 0398 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 0399 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 0400 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002bc4
1 cycles
put_reg (r14) = 01002bc4
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002bc4[0m

[33m 0401 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002bc4:00000001[0m

[33m 0402 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 0404 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 0405 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 0408 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 0409 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002bc4
1 cycles
put_reg (r2) = 01002bc4
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002bc4[0m

[33m 0410 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 0411 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002bc4
get_reg (r3) = 00000001
write(1,0x1002bc4,1)
MEM[01002bc4] => 2dd
-write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 0417 10027a9: 02          rts               [0m
MEM[07ffff08] => 32p 05p 00p 01d
put_reg (r0) = 07ffff0c
fast return bonus
3 cycles
[36mREGS:  isp 07ffff08:07ffff0c[0m

[43;30m__$prout+18:			[0m
[33m 0420 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 0421 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 0422 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 0423 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] => c4d 2bd 00d 01d
put_reg (r0) = 07ffff10
put_reg (r6) = 01002bc4
MEM[07ffff10] => a4d ffd ffd 07d
put_reg (r0) = 07ffff14
put_reg (r7) = 07ffffa4
MEM[07ffff14] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff18
5 cycles
[36mREGS:  r6 01002dc0:01002bc4  r7 00000001:07ffffa4  isp 07ffff0c:07ffff18[0m

[43;30m__Printf+83:			[0m
[33m 0428 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 0429 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff74] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 0430 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 0431 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff9c] => 23d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x23 + 0x0 = 0x24
1 + 35 + 0 = 36
flags now [32m 0------[0m
put_reg (r10) = 00000024
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000024  psw 0------C:0-------[0m

[33m 0434 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000024
1 cycles
MEM[07ffff9c] <= 24d 00d 00d 00d
flags now [32m 0------[0m

[33m 0436 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002bc4
get_reg (r11) = 00000001
0x1 + 0x1002bc4 + 0x0 = 0x1002bc5
1 + 16788420 + 0 = 16788421
flags now [32m 0------[0m
put_reg (r11) = 01002bc5
1 cycles
[36mREGS:  r11 00000001:01002bc5[0m

[33m 0437 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000002d
0x2d - 0x25 - 0x0 = 0x8
45 - 37 - 0 = 8
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 0438 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 0441 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 0000002d
0x2d - 0x0 - 0x0 = 0x2d
45 - 0 - 0 = 45
flags now [32m 0-----C[0m
1 cycles

[33m 0443 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 0444 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002bc5
1 cycles
put_reg (r6) = 01002bc5
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bc4:01002bc5[0m

[33m 0445 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 0448 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002bc5
MEM[01002bc5] => 2dd
1 cycles
put_reg (r12) = 0000002d
Rt now 12
flags now [32m 0-----C[0m

[33m 0450 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 0000002d
0x2d - 0x0 - 0x0 = 0x2d
45 - 0 - 0 = 45
flags now [32m 0-----C[0m
1 cycles

[33m 0452 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002bc5:00000001[0m

[33m 0453 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000002d
0x2d - 0x25 - 0x0 = 0x8
45 - 37 - 0 = 8
flags now [32m 0-----C[0m
1 cycles

[33m 0454 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000024:00000001[0m

[33m 0455 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 0458 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 0460 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 0461 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff74] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 0462 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002bc5
1 cycles
put_reg (r2) = 01002bc5
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bc4:01002bc5[0m

[33m 0463 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff70] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 0464 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 0465 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff14
MEM[07ffff14] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff18:07ffff14[0m

[43;30m__$prout:			[0m
[33m 0468 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffa4
put_reg (r0) = 07ffff10
MEM[07ffff10] <= a4d ffd ffd 07d
get_reg (r6) = 01002bc5
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= c5d 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff14:07ffff0c[0m

[33m 0470 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bc5:01002dc0[0m

[33m 0471 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffa4:00000001[0m

[33m 0472 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002bc4:00000001[0m

[33m 0473 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002bc5
1 cycles
put_reg (r1) = 01002bc5
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002bc5[0m

[33m 0474 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bc5:00000001[0m

[33m 0475 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 0476 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff0c:07ffff08[0m

[43;30m_fwrite:			[0m
[33m 0479 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 0480 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 0481 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002bc5
1 cycles
put_reg (r14) = 01002bc5
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002bc5[0m

[33m 0482 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002bc5:00000001[0m

[33m 0483 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 0485 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 0486 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 0489 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 0490 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002bc5
1 cycles
put_reg (r2) = 01002bc5
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002bc5[0m

[33m 0491 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 0492 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002bc5
get_reg (r3) = 00000001
write(1,0x1002bc5,1)
MEM[01002bc5] => 2dd
-write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 0498 10027a9: 02          rts               [0m
MEM[07ffff08] => 32p 05p 00p 01d
put_reg (r0) = 07ffff0c
fast return bonus
3 cycles
[36mREGS:  isp 07ffff08:07ffff0c[0m

[43;30m__$prout+18:			[0m
[33m 0501 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 0502 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 0503 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 0504 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] => c5d 2bd 00d 01d
put_reg (r0) = 07ffff10
put_reg (r6) = 01002bc5
MEM[07ffff10] => a4d ffd ffd 07d
put_reg (r0) = 07ffff14
put_reg (r7) = 07ffffa4
MEM[07ffff14] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff18
5 cycles
[36mREGS:  r6 01002dc0:01002bc5  r7 00000001:07ffffa4  isp 07ffff0c:07ffff18[0m

[43;30m__Printf+83:			[0m
[33m 0509 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 0510 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff74] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 0511 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 0512 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff9c] => 24d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x24 + 0x0 = 0x25
1 + 36 + 0 = 37
flags now [32m 0------[0m
put_reg (r10) = 00000025
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000025  psw 0------C:0-------[0m

[33m 0515 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000025
1 cycles
MEM[07ffff9c] <= 25d 00d 00d 00d
flags now [32m 0------[0m

[33m 0517 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002bc5
get_reg (r11) = 00000001
0x1 + 0x1002bc5 + 0x0 = 0x1002bc6
1 + 16788421 + 0 = 16788422
flags now [32m 0------[0m
put_reg (r11) = 01002bc6
1 cycles
[36mREGS:  r11 00000001:01002bc6[0m

[33m 0518 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000002d
0x2d - 0x25 - 0x0 = 0x8
45 - 37 - 0 = 8
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 0519 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 0522 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 0000002d
0x2d - 0x0 - 0x0 = 0x2d
45 - 0 - 0 = 45
flags now [32m 0-----C[0m
1 cycles

[33m 0524 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 0525 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002bc6
1 cycles
put_reg (r6) = 01002bc6
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bc5:01002bc6[0m

[33m 0526 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 0529 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002bc6
MEM[01002bc6] => 2dd
1 cycles
put_reg (r12) = 0000002d
Rt now 12
flags now [32m 0-----C[0m

[33m 0531 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 0000002d
0x2d - 0x0 - 0x0 = 0x2d
45 - 0 - 0 = 45
flags now [32m 0-----C[0m
1 cycles

[33m 0533 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002bc6:00000001[0m

[33m 0534 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000002d
0x2d - 0x25 - 0x0 = 0x8
45 - 37 - 0 = 8
flags now [32m 0-----C[0m
1 cycles

[33m 0535 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000025:00000001[0m

[33m 0536 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 0539 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 0541 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 0542 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff74] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 0543 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002bc6
1 cycles
put_reg (r2) = 01002bc6
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bc5:01002bc6[0m

[33m 0544 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff70] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 0545 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 0546 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff14
MEM[07ffff14] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff18:07ffff14[0m

[43;30m__$prout:			[0m
[33m 0549 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffa4
put_reg (r0) = 07ffff10
MEM[07ffff10] <= a4d ffd ffd 07d
get_reg (r6) = 01002bc6
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= c6d 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff14:07ffff0c[0m

[33m 0551 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bc6:01002dc0[0m

[33m 0552 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffa4:00000001[0m

[33m 0553 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002bc5:00000001[0m

[33m 0554 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002bc6
1 cycles
put_reg (r1) = 01002bc6
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002bc6[0m

[33m 0555 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bc6:00000001[0m

[33m 0556 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 0557 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff0c:07ffff08[0m

[43;30m_fwrite:			[0m
[33m 0560 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 0561 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 0562 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002bc6
1 cycles
put_reg (r14) = 01002bc6
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002bc6[0m

[33m 0563 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002bc6:00000001[0m

[33m 0564 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 0566 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 0567 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 0570 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 0571 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002bc6
1 cycles
put_reg (r2) = 01002bc6
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002bc6[0m

[33m 0572 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 0573 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002bc6
get_reg (r3) = 00000001
write(1,0x1002bc6,1)
MEM[01002bc6] => 2dd
-write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 0579 10027a9: 02          rts               [0m
MEM[07ffff08] => 32p 05p 00p 01d
put_reg (r0) = 07ffff0c
fast return bonus
3 cycles
[36mREGS:  isp 07ffff08:07ffff0c[0m

[43;30m__$prout+18:			[0m
[33m 0582 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 0583 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 0584 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 0585 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] => c6d 2bd 00d 01d
put_reg (r0) = 07ffff10
put_reg (r6) = 01002bc6
MEM[07ffff10] => a4d ffd ffd 07d
put_reg (r0) = 07ffff14
put_reg (r7) = 07ffffa4
MEM[07ffff14] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff18
5 cycles
[36mREGS:  r6 01002dc0:01002bc6  r7 00000001:07ffffa4  isp 07ffff0c:07ffff18[0m

[43;30m__Printf+83:			[0m
[33m 0590 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 0591 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff74] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 0592 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 0593 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff9c] => 25d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x25 + 0x0 = 0x26
1 + 37 + 0 = 38
flags now [32m 0------[0m
put_reg (r10) = 00000026
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000026  psw 0------C:0-------[0m

[33m 0596 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000026
1 cycles
MEM[07ffff9c] <= 26d 00d 00d 00d
flags now [32m 0------[0m

[33m 0598 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002bc6
get_reg (r11) = 00000001
0x1 + 0x1002bc6 + 0x0 = 0x1002bc7
1 + 16788422 + 0 = 16788423
flags now [32m 0------[0m
put_reg (r11) = 01002bc7
1 cycles
[36mREGS:  r11 00000001:01002bc7[0m

[33m 0599 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000002d
0x2d - 0x25 - 0x0 = 0x8
45 - 37 - 0 = 8
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 0600 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 0603 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 0000002d
0x2d - 0x0 - 0x0 = 0x2d
45 - 0 - 0 = 45
flags now [32m 0-----C[0m
1 cycles

[33m 0605 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 0606 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002bc7
1 cycles
put_reg (r6) = 01002bc7
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bc6:01002bc7[0m

[33m 0607 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 0610 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002bc7
MEM[01002bc7] => 2dd
1 cycles
put_reg (r12) = 0000002d
Rt now 12
flags now [32m 0-----C[0m

[33m 0612 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 0000002d
0x2d - 0x0 - 0x0 = 0x2d
45 - 0 - 0 = 45
flags now [32m 0-----C[0m
1 cycles

[33m 0614 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002bc7:00000001[0m

[33m 0615 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000002d
0x2d - 0x25 - 0x0 = 0x8
45 - 37 - 0 = 8
flags now [32m 0-----C[0m
1 cycles

[33m 0616 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000026:00000001[0m

[33m 0617 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 0620 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 0622 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 0623 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff74] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 0624 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002bc7
1 cycles
put_reg (r2) = 01002bc7
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bc6:01002bc7[0m

[33m 0625 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff70] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 0626 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 0627 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff14
MEM[07ffff14] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff18:07ffff14[0m

[43;30m__$prout:			[0m
[33m 0630 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffa4
put_reg (r0) = 07ffff10
MEM[07ffff10] <= a4d ffd ffd 07d
get_reg (r6) = 01002bc7
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= c7d 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff14:07ffff0c[0m

[33m 0632 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bc7:01002dc0[0m

[33m 0633 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffa4:00000001[0m

[33m 0634 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002bc6:00000001[0m

[33m 0635 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002bc7
1 cycles
put_reg (r1) = 01002bc7
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002bc7[0m

[33m 0636 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bc7:00000001[0m

[33m 0637 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 0638 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff0c:07ffff08[0m

[43;30m_fwrite:			[0m
[33m 0641 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 0642 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 0643 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002bc7
1 cycles
put_reg (r14) = 01002bc7
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002bc7[0m

[33m 0644 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002bc7:00000001[0m

[33m 0645 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 0647 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 0648 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 0651 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 0652 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002bc7
1 cycles
put_reg (r2) = 01002bc7
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002bc7[0m

[33m 0653 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 0654 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002bc7
get_reg (r3) = 00000001
write(1,0x1002bc7,1)
MEM[01002bc7] => 2dd
-write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 0660 10027a9: 02          rts               [0m
MEM[07ffff08] => 32p 05p 00p 01d
put_reg (r0) = 07ffff0c
fast return bonus
3 cycles
[36mREGS:  isp 07ffff08:07ffff0c[0m

[43;30m__$prout+18:			[0m
[33m 0663 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 0664 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 0665 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 0666 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] => c7d 2bd 00d 01d
put_reg (r0) = 07ffff10
put_reg (r6) = 01002bc7
MEM[07ffff10] => a4d ffd ffd 07d
put_reg (r0) = 07ffff14
put_reg (r7) = 07ffffa4
MEM[07ffff14] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff18
5 cycles
[36mREGS:  r6 01002dc0:01002bc7  r7 00000001:07ffffa4  isp 07ffff0c:07ffff18[0m

[43;30m__Printf+83:			[0m
[33m 0671 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 0672 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff74] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 0673 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 0674 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff9c] => 26d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x26 + 0x0 = 0x27
1 + 38 + 0 = 39
flags now [32m 0------[0m
put_reg (r10) = 00000027
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000027  psw 0------C:0-------[0m

[33m 0677 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000027
1 cycles
MEM[07ffff9c] <= 27d 00d 00d 00d
flags now [32m 0------[0m

[33m 0679 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002bc7
get_reg (r11) = 00000001
0x1 + 0x1002bc7 + 0x0 = 0x1002bc8
1 + 16788423 + 0 = 16788424
flags now [32m 0------[0m
put_reg (r11) = 01002bc8
1 cycles
[36mREGS:  r11 00000001:01002bc8[0m

[33m 0680 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000002d
0x2d - 0x25 - 0x0 = 0x8
45 - 37 - 0 = 8
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 0681 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 0684 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 0000002d
0x2d - 0x0 - 0x0 = 0x2d
45 - 0 - 0 = 45
flags now [32m 0-----C[0m
1 cycles

[33m 0686 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 0687 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002bc8
1 cycles
put_reg (r6) = 01002bc8
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bc7:01002bc8[0m

[33m 0688 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 0691 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002bc8
MEM[01002bc8] => 2dd
1 cycles
put_reg (r12) = 0000002d
Rt now 12
flags now [32m 0-----C[0m

[33m 0693 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 0000002d
0x2d - 0x0 - 0x0 = 0x2d
45 - 0 - 0 = 45
flags now [32m 0-----C[0m
1 cycles

[33m 0695 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002bc8:00000001[0m

[33m 0696 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000002d
0x2d - 0x25 - 0x0 = 0x8
45 - 37 - 0 = 8
flags now [32m 0-----C[0m
1 cycles

[33m 0697 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000027:00000001[0m

[33m 0698 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 0701 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 0703 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 0704 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff74] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 0705 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002bc8
1 cycles
put_reg (r2) = 01002bc8
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bc7:01002bc8[0m

[33m 0706 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff70] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 0707 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 0708 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff14
MEM[07ffff14] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff18:07ffff14[0m

[43;30m__$prout:			[0m
[33m 0711 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffa4
put_reg (r0) = 07ffff10
MEM[07ffff10] <= a4d ffd ffd 07d
get_reg (r6) = 01002bc8
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= c8d 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff14:07ffff0c[0m

[33m 0713 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bc8:01002dc0[0m

[33m 0714 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffa4:00000001[0m

[33m 0715 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002bc7:00000001[0m

[33m 0716 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002bc8
1 cycles
put_reg (r1) = 01002bc8
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002bc8[0m

[33m 0717 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bc8:00000001[0m

[33m 0718 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 0719 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff0c:07ffff08[0m

[43;30m_fwrite:			[0m
[33m 0722 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 0723 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 0724 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002bc8
1 cycles
put_reg (r14) = 01002bc8
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002bc8[0m

[33m 0725 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002bc8:00000001[0m

[33m 0726 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 0728 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 0729 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 0732 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 0733 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002bc8
1 cycles
put_reg (r2) = 01002bc8
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002bc8[0m

[33m 0734 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 0735 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002bc8
get_reg (r3) = 00000001
write(1,0x1002bc8,1)
MEM[01002bc8] => 2dd
-write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 0741 10027a9: 02          rts               [0m
MEM[07ffff08] => 32p 05p 00p 01d
put_reg (r0) = 07ffff0c
fast return bonus
3 cycles
[36mREGS:  isp 07ffff08:07ffff0c[0m

[43;30m__$prout+18:			[0m
[33m 0744 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 0745 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 0746 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 0747 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] => c8d 2bd 00d 01d
put_reg (r0) = 07ffff10
put_reg (r6) = 01002bc8
MEM[07ffff10] => a4d ffd ffd 07d
put_reg (r0) = 07ffff14
put_reg (r7) = 07ffffa4
MEM[07ffff14] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff18
5 cycles
[36mREGS:  r6 01002dc0:01002bc8  r7 00000001:07ffffa4  isp 07ffff0c:07ffff18[0m

[43;30m__Printf+83:			[0m
[33m 0752 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 0753 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff74] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 0754 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 0755 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff9c] => 27d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x27 + 0x0 = 0x28
1 + 39 + 0 = 40
flags now [32m 0------[0m
put_reg (r10) = 00000028
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000028  psw 0------C:0-------[0m

[33m 0758 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000028
1 cycles
MEM[07ffff9c] <= 28d 00d 00d 00d
flags now [32m 0------[0m

[33m 0760 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002bc8
get_reg (r11) = 00000001
0x1 + 0x1002bc8 + 0x0 = 0x1002bc9
1 + 16788424 + 0 = 16788425
flags now [32m 0------[0m
put_reg (r11) = 01002bc9
1 cycles
[36mREGS:  r11 00000001:01002bc9[0m

[33m 0761 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000002d
0x2d - 0x25 - 0x0 = 0x8
45 - 37 - 0 = 8
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 0762 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 0765 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 0000002d
0x2d - 0x0 - 0x0 = 0x2d
45 - 0 - 0 = 45
flags now [32m 0-----C[0m
1 cycles

[33m 0767 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 0768 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002bc9
1 cycles
put_reg (r6) = 01002bc9
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bc8:01002bc9[0m

[33m 0769 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 0772 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002bc9
MEM[01002bc9] => 2dd
1 cycles
put_reg (r12) = 0000002d
Rt now 12
flags now [32m 0-----C[0m

[33m 0774 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 0000002d
0x2d - 0x0 - 0x0 = 0x2d
45 - 0 - 0 = 45
flags now [32m 0-----C[0m
1 cycles

[33m 0776 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002bc9:00000001[0m

[33m 0777 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000002d
0x2d - 0x25 - 0x0 = 0x8
45 - 37 - 0 = 8
flags now [32m 0-----C[0m
1 cycles

[33m 0778 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000028:00000001[0m

[33m 0779 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 0782 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 0784 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 0785 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff74] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 0786 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002bc9
1 cycles
put_reg (r2) = 01002bc9
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bc8:01002bc9[0m

[33m 0787 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff70] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 0788 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 0789 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff14
MEM[07ffff14] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff18:07ffff14[0m

[43;30m__$prout:			[0m
[33m 0792 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffa4
put_reg (r0) = 07ffff10
MEM[07ffff10] <= a4d ffd ffd 07d
get_reg (r6) = 01002bc9
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= c9d 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff14:07ffff0c[0m

[33m 0794 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bc9:01002dc0[0m

[33m 0795 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffa4:00000001[0m

[33m 0796 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002bc8:00000001[0m

[33m 0797 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002bc9
1 cycles
put_reg (r1) = 01002bc9
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002bc9[0m

[33m 0798 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bc9:00000001[0m

[33m 0799 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 0800 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff0c:07ffff08[0m

[43;30m_fwrite:			[0m
[33m 0803 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 0804 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 0805 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002bc9
1 cycles
put_reg (r14) = 01002bc9
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002bc9[0m

[33m 0806 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002bc9:00000001[0m

[33m 0807 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 0809 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 0810 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 0813 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 0814 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002bc9
1 cycles
put_reg (r2) = 01002bc9
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002bc9[0m

[33m 0815 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 0816 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002bc9
get_reg (r3) = 00000001
write(1,0x1002bc9,1)
MEM[01002bc9] => 2dd
-write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 0822 10027a9: 02          rts               [0m
MEM[07ffff08] => 32p 05p 00p 01d
put_reg (r0) = 07ffff0c
fast return bonus
3 cycles
[36mREGS:  isp 07ffff08:07ffff0c[0m

[43;30m__$prout+18:			[0m
[33m 0825 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 0826 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 0827 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 0828 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] => c9d 2bd 00d 01d
put_reg (r0) = 07ffff10
put_reg (r6) = 01002bc9
MEM[07ffff10] => a4d ffd ffd 07d
put_reg (r0) = 07ffff14
put_reg (r7) = 07ffffa4
MEM[07ffff14] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff18
5 cycles
[36mREGS:  r6 01002dc0:01002bc9  r7 00000001:07ffffa4  isp 07ffff0c:07ffff18[0m

[43;30m__Printf+83:			[0m
[33m 0833 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 0834 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff74] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 0835 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 0836 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff9c] => 28d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x28 + 0x0 = 0x29
1 + 40 + 0 = 41
flags now [32m 0------[0m
put_reg (r10) = 00000029
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000029  psw 0------C:0-------[0m

[33m 0839 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000029
1 cycles
MEM[07ffff9c] <= 29d 00d 00d 00d
flags now [32m 0------[0m

[33m 0841 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002bc9
get_reg (r11) = 00000001
0x1 + 0x1002bc9 + 0x0 = 0x1002bca
1 + 16788425 + 0 = 16788426
flags now [32m 0------[0m
put_reg (r11) = 01002bca
1 cycles
[36mREGS:  r11 00000001:01002bca[0m

[33m 0842 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000002d
0x2d - 0x25 - 0x0 = 0x8
45 - 37 - 0 = 8
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 0843 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 0846 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 0000002d
0x2d - 0x0 - 0x0 = 0x2d
45 - 0 - 0 = 45
flags now [32m 0-----C[0m
1 cycles

[33m 0848 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 0849 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002bca
1 cycles
put_reg (r6) = 01002bca
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bc9:01002bca[0m

[33m 0850 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 0853 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002bca
MEM[01002bca] => 2dd
1 cycles
put_reg (r12) = 0000002d
Rt now 12
flags now [32m 0-----C[0m

[33m 0855 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 0000002d
0x2d - 0x0 - 0x0 = 0x2d
45 - 0 - 0 = 45
flags now [32m 0-----C[0m
1 cycles

[33m 0857 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002bca:00000001[0m

[33m 0858 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000002d
0x2d - 0x25 - 0x0 = 0x8
45 - 37 - 0 = 8
flags now [32m 0-----C[0m
1 cycles

[33m 0859 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000029:00000001[0m

[33m 0860 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 0863 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 0865 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 0866 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff74] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 0867 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002bca
1 cycles
put_reg (r2) = 01002bca
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bc9:01002bca[0m

[33m 0868 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff70] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 0869 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 0870 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff14
MEM[07ffff14] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff18:07ffff14[0m

[43;30m__$prout:			[0m
[33m 0873 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffa4
put_reg (r0) = 07ffff10
MEM[07ffff10] <= a4d ffd ffd 07d
get_reg (r6) = 01002bca
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= cad 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff14:07ffff0c[0m

[33m 0875 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bca:01002dc0[0m

[33m 0876 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffa4:00000001[0m

[33m 0877 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002bc9:00000001[0m

[33m 0878 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002bca
1 cycles
put_reg (r1) = 01002bca
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002bca[0m

[33m 0879 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bca:00000001[0m

[33m 0880 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 0881 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff0c:07ffff08[0m

[43;30m_fwrite:			[0m
[33m 0884 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 0885 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 0886 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002bca
1 cycles
put_reg (r14) = 01002bca
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002bca[0m

[33m 0887 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002bca:00000001[0m

[33m 0888 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 0890 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 0891 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 0894 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 0895 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002bca
1 cycles
put_reg (r2) = 01002bca
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002bca[0m

[33m 0896 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 0897 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002bca
get_reg (r3) = 00000001
write(1,0x1002bca,1)
MEM[01002bca] => 2dd
-write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 0903 10027a9: 02          rts               [0m
MEM[07ffff08] => 32p 05p 00p 01d
put_reg (r0) = 07ffff0c
fast return bonus
3 cycles
[36mREGS:  isp 07ffff08:07ffff0c[0m

[43;30m__$prout+18:			[0m
[33m 0906 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 0907 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 0908 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 0909 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] => cad 2bd 00d 01d
put_reg (r0) = 07ffff10
put_reg (r6) = 01002bca
MEM[07ffff10] => a4d ffd ffd 07d
put_reg (r0) = 07ffff14
put_reg (r7) = 07ffffa4
MEM[07ffff14] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff18
5 cycles
[36mREGS:  r6 01002dc0:01002bca  r7 00000001:07ffffa4  isp 07ffff0c:07ffff18[0m

[43;30m__Printf+83:			[0m
[33m 0914 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 0915 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff74] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 0916 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 0917 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff9c] => 29d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x29 + 0x0 = 0x2a
1 + 41 + 0 = 42
flags now [32m 0------[0m
put_reg (r10) = 0000002a
Rt now 10
3 cycles
[36mREGS:  r10 00000001:0000002a  psw 0------C:0-------[0m

[33m 0920 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 0000002a
1 cycles
MEM[07ffff9c] <= 2ad 00d 00d 00d
flags now [32m 0------[0m

[33m 0922 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002bca
get_reg (r11) = 00000001
0x1 + 0x1002bca + 0x0 = 0x1002bcb
1 + 16788426 + 0 = 16788427
flags now [32m 0------[0m
put_reg (r11) = 01002bcb
1 cycles
[36mREGS:  r11 00000001:01002bcb[0m

[33m 0923 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000002d
0x2d - 0x25 - 0x0 = 0x8
45 - 37 - 0 = 8
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 0924 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 0927 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 0000002d
0x2d - 0x0 - 0x0 = 0x2d
45 - 0 - 0 = 45
flags now [32m 0-----C[0m
1 cycles

[33m 0929 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 0930 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002bcb
1 cycles
put_reg (r6) = 01002bcb
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bca:01002bcb[0m

[33m 0931 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 0934 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002bcb
MEM[01002bcb] => 0ad
1 cycles
put_reg (r12) = 0000000a
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 0000002d:0000000a[0m

[33m 0936 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 0000000a
0xa - 0x0 - 0x0 = 0xa
10 - 0 - 0 = 10
flags now [32m 0-----C[0m
1 cycles

[33m 0938 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002bcb:00000001[0m

[33m 0939 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000000a
0xa - 0x25 - 0x0 = 0xffffffffffffffe5
10 - 37 - 0 = -27
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0------C:0----S--[0m

[33m 0940 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0---S--[0m
[36mREGS:  r10 0000002a:00000001[0m

[33m 0941 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 0944 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 0946 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 0947 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff74] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 0948 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002bcb
1 cycles
put_reg (r2) = 01002bcb
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bca:01002bcb[0m

[33m 0949 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff70] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 0950 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 0951 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff14
MEM[07ffff14] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff18:07ffff14[0m

[43;30m__$prout:			[0m
[33m 0954 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffa4
put_reg (r0) = 07ffff10
MEM[07ffff10] <= a4d ffd ffd 07d
get_reg (r6) = 01002bcb
put_reg (r0) = 07ffff0c
MEM[07ffff0c] <= cbd 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff14:07ffff0c[0m

[33m 0956 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bcb:01002dc0[0m

[33m 0957 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffa4:00000001[0m

[33m 0958 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002bca:00000001[0m

[33m 0959 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002bcb
1 cycles
put_reg (r1) = 01002bcb
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002bcb[0m

[33m 0960 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002bcb:00000001[0m

[33m 0961 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 0962 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff08
MEM[07ffff08] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff0c:07ffff08[0m

[43;30m_fwrite:			[0m
[33m 0965 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 0966 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 0967 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002bcb
1 cycles
put_reg (r14) = 01002bcb
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002bcb[0m

[33m 0968 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002bcb:00000001[0m

[33m 0969 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 0971 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 0972 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 0975 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 0976 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002bcb
1 cycles
put_reg (r2) = 01002bcb
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002bcb[0m

[33m 0977 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 0978 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002bcb
get_reg (r3) = 00000001
write(1,0x1002bcb,1)
MEM[01002bcb] => 0ad

write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 0984 10027a9: 02          rts               [0m
MEM[07ffff08] => 32p 05p 00p 01d
put_reg (r0) = 07ffff0c
fast return bonus
3 cycles
[36mREGS:  isp 07ffff08:07ffff0c[0m

[43;30m__$prout+18:			[0m
[33m 0987 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 0988 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 0989 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 0990 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff0c
MEM[07ffff0c] => cbd 2bd 00d 01d
put_reg (r0) = 07ffff10
put_reg (r6) = 01002bcb
MEM[07ffff10] => a4d ffd ffd 07d
put_reg (r0) = 07ffff14
put_reg (r7) = 07ffffa4
MEM[07ffff14] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff18
5 cycles
[36mREGS:  r6 01002dc0:01002bcb  r7 00000001:07ffffa4  isp 07ffff0c:07ffff18[0m

[43;30m__Printf+83:			[0m
[33m 0995 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 0996 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff74] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 0997 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 0998 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffff9c] => 2ad 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x2a + 0x0 = 0x2b
1 + 42 + 0 = 43
flags now [32m 0------[0m
put_reg (r10) = 0000002b
Rt now 10
3 cycles
[36mREGS:  r10 00000001:0000002b  psw 0------C:0-------[0m

[33m 1001 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 0000002b
1 cycles
MEM[07ffff9c] <= 2bd 00d 00d 00d
flags now [32m 0------[0m

[33m 1003 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002bcb
get_reg (r11) = 00000001
0x1 + 0x1002bcb + 0x0 = 0x1002bcc
1 + 16788427 + 0 = 16788428
flags now [32m 0------[0m
put_reg (r11) = 01002bcc
1 cycles
[36mREGS:  r11 00000001:01002bcc[0m

[33m 1004 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000000a
0xa - 0x25 - 0x0 = 0xffffffffffffffe5
10 - 37 - 0 = -27
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1005 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 1008 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 0000000a
0xa - 0x0 - 0x0 = 0xa
10 - 0 - 0 = 10
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 1010 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 1011 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002bcc
1 cycles
put_reg (r6) = 01002bcc
flags now [32m 0-----C[0m
[36mREGS:  r6 01002bcb:01002bcc[0m

[33m 1012 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 1015 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002bcc
MEM[01002bcc] => 00d
1 cycles
put_reg (r12) = 00000000
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 0000000a:00000000[0m

[33m 1017 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 1019 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = false
put_reg (r11) = 00000000
1 cycles
[36mREGS:  r11 01002bcc:00000000[0m

[33m 1020 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000000
0x0 - 0x25 - 0x0 = 0xffffffffffffffdb
0 - 37 - 0 = -37
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-----ZC:0----S--[0m

[33m 1021 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000000
1 cycles
put_reg (r10) = 00000000
flags now [32m 0---S--[0m
[36mREGS:  r10 0000002b:00000000[0m

[33m 1022 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 1025 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0----S--:0-----ZC[0m

[33m 1027 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = true
3 cycles

[33m 1030 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002bcc
get_reg (r11) = 00000000
0x0 + 0x1002bcc + 0x0 = 0x1002bcc
0 + 16788428 + 0 = 16788428
flags now [32m 0------[0m
put_reg (r11) = 01002bcc
1 cycles
[36mREGS:  r11 00000000:01002bcc  psw 0-----ZC:0-------[0m

[33m 1031 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000000
0x0 - 0x25 - 0x0 = 0xffffffffffffffdb
0 - 37 - 0 = -37
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1032 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 1035 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0----S--:0-----ZC[0m

[33m 1037 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = true
3 cycles

[33m 1040 100089f: ed0121      mov.l	132[r0], r1  [0m
1 cycle branch alignment penalty
1 cycles
MEM[07ffff9c] => 2bd 00d 00d 00d
1 cycles
put_reg (r1) = 0000002b
Rt now 1
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002dc0:0000002b[0m

[33m 1042 10008a2: 3f6d2d      rtsd	#180, r6-r13  [0m
put_reg (r0) = 07ffffac
MEM[07ffffac] => 04d 00d 00d 00d
put_reg (r0) = 07ffffb0
put_reg (r6) = 00000004
MEM[07ffffb0] => 03d 00d 00d 00d
put_reg (r0) = 07ffffb4
put_reg (r7) = 00000003
MEM[07ffffb4] => 00d 00d 00d 00d
put_reg (r0) = 07ffffb8
put_reg (r8) = 00000000
MEM[07ffffb8] => 00d 00d 00d 00d
put_reg (r0) = 07ffffbc
put_reg (r9) = 00000000
MEM[07ffffbc] => 00d 00d 00d 00d
put_reg (r0) = 07ffffc0
put_reg (r10) = 00000000
MEM[07ffffc0] => 00d 00d 00d 00d
put_reg (r0) = 07ffffc4
put_reg (r11) = 00000000
MEM[07ffffc4] => 00d 00d 00d 00d
put_reg (r0) = 07ffffc8
put_reg (r12) = 00000000
MEM[07ffffc8] => 00d 00d 00d 00d
put_reg (r0) = 07ffffcc
put_reg (r13) = 00000000
MEM[07ffffcc] => 5bp 05p 00p 01d
put_reg (r0) = 07ffffd0
9 cycles
[36mREGS:  r6 01002bcc:00000004  r7 07ffffa4:00000003  r8 01002e5c:00000000  r9 0100280c:00000000  r11 01002bcc:00000000  r13 010027d0:00000000  isp 07ffff18:07ffffd0[0m

[43;30m_printf+30:			[0m
[33m 1051 100055b: 6240        add	#4, r0        [0m
0x7ffffd0 + 0x4 + 0x0 = 0x7ffffd4
134217680 + 4 + 0 = 134217684
flags now [32m 0------[0m
put_reg (r0) = 07ffffd4
1 cycles
[36mREGS:  isp 07ffffd0:07ffffd4  psw 0-----ZC:0-------[0m

[33m 1052 100055d: 6701        rtsd	#4           [0m
put_reg (r0) = 07ffffd8
MEM[07ffffd8] => 01p 03p 00p 01d
put_reg (r0) = 07ffffdc
5 cycles
[36mREGS:  isp 07ffffd4:07ffffdc[0m

[43;30m_assertEqualsL+119:			[0m
[33m 1057 1000301: 6240        add	#4, r0        [0m
0x7ffffdc + 0x4 + 0x0 = 0x7ffffe0
134217692 + 4 + 0 = 134217696
flags now [32m 0------[0m
put_reg (r0) = 07ffffe0
1 cycles
[36mREGS:  isp 07ffffdc:07ffffe0[0m

[33m 1058 1000303: 6f69        popm	r6-r9        [0m
1 cycles
MEM[07ffffe0] => 00d 00d 00d 00d
put_reg (r0) = 07ffffe4
put_reg (r6) = 00000000
1 cycles
MEM[07ffffe4] => 00d 00d 00d 00d
put_reg (r0) = 07ffffe8
put_reg (r7) = 00000000
1 cycles
MEM[07ffffe8] => 00d 00d 00d 00d
put_reg (r0) = 07ffffec
put_reg (r8) = 00000000
1 cycles
MEM[07ffffec] => 00d 00d 00d 00d
put_reg (r0) = 07fffff0
put_reg (r9) = 00000000
[36mREGS:  r6 00000004:00000000  r7 00000003:00000000  isp 07ffffe0:07fffff0[0m

[33m 1062 1000305: 385efd      bra.w	0x01000063  [0m
3 cycles

[43;30m_ng:			[0m
[33m 1065 1000063: 6601        mov.l	#0, r1      [0m
1 cycles
put_reg (r1) = 00000000
flags now [32m 0------[0m
[36mREGS:  r1 0000002b:00000000[0m

[33m 1066 1000065: fbe2742d0001  mov.l	#0x1002d74, r14  [0m
1 cycles
put_reg (r14) = 01002d74
flags now [32m 0------[0m
[36mREGS:  r14 01002bcb:01002d74[0m

[33m 1067 100006b: ecef        mov.l	[r14], r15  [0m
get_reg (r14) = 01002d74
MEM[01002d74] => 38d 34d 10d 01d
1 cycles
put_reg (r15) = 01103438
Rt now 15
flags now [32m 0------[0m
[36mREGS:  r15 00000017:01103438[0m

[33m 1068 100006d: f8f402      mov.b	#2, [r15]   [0m
1 cycles
get_reg (r15) = 01103438
MEM[01103438] <= 02d
flags now [32m 0------[0m

[33m 1069 1000070: ecef        mov.l	[r14], r15  [0m
get_reg (r14) = 01002d74
MEM[01002d74] => 38d 34d 10d 01d
1 cycles
put_reg (r15) = 01103438
Rt now 15
flags now [32m 0------[0m

[33m 1070 1000072: 621f        add	#1, r15       [0m
register 15 load stall
get_reg (r15) = 01103438
0x1103438 + 0x1 + 0x0 = 0x1103439
17839160 + 1 + 0 = 17839161
flags now [32m 0------[0m
put_reg (r15) = 01103439
1 cycles
[36mREGS:  r15 01103438:01103439[0m

[33m 1072 1000074: e3ef        mov.l	r15, [r14]  [0m
get_reg (r15) = 01103439
1 cycles
get_reg (r14) = 01002d74
MEM[01002d74] <= 39d 34d 10d 01d
flags now [32m 0------[0m

[33m 1073 1000076: 02          rts               [0m
MEM[07fffff0] => 21p 00p 00p 01d
put_reg (r0) = 07fffff4
5 cycles
[36mREGS:  isp 07fffff0:07fffff4[0m

[43;30m_call_main+30:			[0m
[33m 1078 1000021: 05910500    bsr.a	0x010005b2  [0m
put_reg (r0) = 07fffff0
MEM[07fffff0] <= 25u 00u 00u 01d
3 cycles
[36mREGS:  isp 07fffff4:07fffff0[0m

[43;30m__CALL_END:			[0m
[33m 1081 10005b2: 04f30200    bra.a	0x010008a5  [0m
3 cycles

[43;30m___call_dtors__Fv:			[0m
[33m 1084 10008a5: 6e68        pushm	r6-r8       [0m
get_reg (r8) = 00000000
put_reg (r0) = 07ffffec
MEM[07ffffec] <= 00d 00d 00d 00d
get_reg (r7) = 00000000
put_reg (r0) = 07ffffe8
MEM[07ffffe8] <= 00d 00d 00d 00d
get_reg (r6) = 00000000
put_reg (r0) = 07ffffe4
MEM[07ffffe4] <= 00d 00d 00d 00d
3 cycles
[36mREGS:  isp 07fffff0:07ffffe4[0m

[33m 1087 10008a7: fbe2582e0001  mov.l	#0x1002e58, r14  [0m
1 cycles
put_reg (r14) = 01002e58
flags now [32m 0------[0m
[36mREGS:  r14 01002d74:01002e58[0m

[33m 1088 10008ad: ecef        mov.l	[r14], r15  [0m
get_reg (r14) = 01002e58
MEM[01002e58] => 00d 00d 00d 00d
1 cycles
put_reg (r15) = 00000000
Rt now 15
flags now [32m 0------[0m
[36mREGS:  r15 01103439:00000000[0m

[33m 1089 10008af: 610f        cmp	#0, r15       [0m
register 15 load stall
get_reg (r15) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 1091 10008b1: 2153        bne.b	0x01000904  [0m
cond[1] !Z = false
1 cycles

[33m 1092 10008b3: f8e601      mov.l	#1, [r14]   [0m
1 cycles
get_reg (r14) = 01002e58
MEM[01002e58] <= 01d 00d 00d 00d
flags now [32m 0----ZC[0m

[33m 1093 10008b6: fbe2542e0001  mov.l	#0x1002e54, r14  [0m
1 cycles
put_reg (r14) = 01002e54
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002e58:01002e54[0m

[33m 1094 10008bc: ecee        mov.l	[r14], r14  [0m
get_reg (r14) = 01002e54
MEM[01002e54] => 01d 00d 00d 00d
1 cycles
put_reg (r14) = 00000001
Rt now 14
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002e54:00000001[0m

[33m 1095 10008be: fb626c2e0001  mov.l	#0x1002e6c, r6  [0m
1 cycles
put_reg (r6) = 01002e6c
flags now [32m 0----ZC[0m
[36mREGS:  r6 00000000:01002e6c[0m

[33m 1096 10008c4: 610e        cmp	#0, r14       [0m
get_reg (r14) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 1097 10008c6: 212e        bne.b	0x010008f4  [0m
cond[1] !Z = true
3 cycles

[33m 1100 10008f4: ec66        mov.l	[r6], r6    [0m
get_reg (r6) = 01002e6c
MEM[01002e6c] => 00d 00d 00d 00d
1 cycles
put_reg (r6) = 00000000
Rt now 6
flags now [32m 0-----C[0m
[36mREGS:  r6 01002e6c:00000000[0m

[33m 1101 10008f6: 6106        cmp	#0, r6        [0m
register 6 load stall
get_reg (r6) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 1103 10008f8: 200c        beq.b	0x01000904  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 1105 1000904: 055a0900    bsr.a	0x0100125e  [0m
put_reg (r0) = 07ffffe0
MEM[07ffffe0] <= 08d 09d 00d 01d
3 cycles
[36mREGS:  isp 07ffffe4:07ffffe0[0m

[43;30m___process_needed_destructions__Fv:			[0m
[33m 1108 100125e: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 00000000
put_reg (r0) = 07ffffdc
MEM[07ffffdc] <= 00d 00d 00d 00d
get_reg (r6) = 00000000
put_reg (r0) = 07ffffd8
MEM[07ffffd8] <= 00u 00u 00u 00d
2 cycles
[36mREGS:  isp 07ffffe0:07ffffd8[0m

[33m 1110 1001260: fb6234341001  mov.l	#0x1103434, r6  [0m
1 cycles
put_reg (r6) = 01103434
flags now [32m 0----ZC[0m
[36mREGS:  r6 00000000:01103434[0m

[33m 1111 1001266: 6627        mov.l	#2, r7      [0m
1 cycles
put_reg (r7) = 00000002
flags now [32m 0----ZC[0m
[36mREGS:  r7 00000000:00000002[0m

[33m 1112 1001268: ec62        mov.l	[r6], r2    [0m
get_reg (r6) = 01103434
MEM[01103434] => 00d 00d 00d 00d
1 cycles
put_reg (r2) = 00000000
Rt now 2
flags now [32m 0----ZC[0m
[36mREGS:  r2 01002bcb:00000000[0m

[33m 1113 100126a: 6102        cmp	#0, r2        [0m
register 2 load stall
get_reg (r2) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles

[33m 1115 100126c: 2015        beq.b	0x01001281  [0m
cond[0] Z = true
3 cycles

[33m 1118 1001281: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffffd8
MEM[07ffffd8] => 00d 00d 00d 00d
put_reg (r0) = 07ffffdc
put_reg (r6) = 00000000
MEM[07ffffdc] => 00d 00d 00d 00d
put_reg (r0) = 07ffffe0
put_reg (r7) = 00000000
MEM[07ffffe0] => 08p 09p 00p 01d
put_reg (r0) = 07ffffe4
fast return bonus
3 cycles
[36mREGS:  r6 01103434:00000000  r7 00000002:00000000  isp 07ffffd8:07ffffe4[0m

[43;30m___call_dtors__Fv+99:			[0m
[33m 1121 1000908: 3f6803      rtsd	#12, r6-r8   [0m
put_reg (r0) = 07ffffe4
MEM[07ffffe4] => 00d 00d 00d 00d
put_reg (r0) = 07ffffe8
put_reg (r6) = 00000000
MEM[07ffffe8] => 00d 00d 00d 00d
put_reg (r0) = 07ffffec
put_reg (r7) = 00000000
MEM[07ffffec] => 00d 00d 00d 00d
put_reg (r0) = 07fffff0
put_reg (r8) = 00000000
MEM[07fffff0] => 25p 00p 00p 01d
put_reg (r0) = 07fffff4
5 cycles
[36mREGS:  isp 07ffffe4:07fffff4[0m

[43;30m_call_main+34:			[0m
[33m 1126 1000025: 6702        rtsd	#8           [0m
put_reg (r0) = 07fffffc
MEM[07fffffc] => 47p 00p 00p 01d
put_reg (r0) = 08000000
5 cycles
[36mREGS:  isp 07fffff4:08000000[0m

[43;30m_start+15:			[0m
[33m 1131 1000047: 39e0ff      bsr.w	0x01000027  [0m
1 cycle branch alignment penalty
1 cycles
put_reg (r0) = 07fffffc
MEM[07fffffc] <= 4au 00u 00u 01d
3 cycles
[36mREGS:  isp 08000000:07fffffc[0m

[43;30m_done:			[0m
[33m 1135 1000027: 6040        sub	#4, r0        [0m
1 cycle branch alignment penalty
1 cycles
0x7fffffc - 0x4 - 0x0 = 0x7fffff8
134217724 - 4 - 0 = 134217720
flags now [32m 0-----C[0m
put_reg (r0) = 07fffff8
1 cycles
[36mREGS:  isp 07fffffc:07fffff8  psw 0-----ZC:0------C[0m

[33m 1137 1000029: fbe20a2b0001  mov.l	#0x1002b0a, r14  [0m
1 cycles
put_reg (r14) = 01002b0a
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002b0a[0m

[33m 1138 100002f: e30e        mov.l	r14, [r0]   [0m
get_reg (r14) = 01002b0a
1 cycles
MEM[07fffff8] <= 0ad 2bd 00d 01d
flags now [32m 0-----C[0m

[33m 1139 1000031: 050c0500    bsr.a	0x0100053d  [0m
put_reg (r0) = 07fffff4
MEM[07fffff4] <= 35d 00d 00d 01d
3 cycles
[36mREGS:  isp 07fffff8:07fffff4[0m

[43;30m_printf:			[0m
[33m 1142 100053d: 6040        sub	#4, r0        [0m
0x7fffff4 - 0x4 - 0x0 = 0x7fffff0
134217716 - 4 - 0 = 134217712
flags now [32m 0-----C[0m
put_reg (r0) = 07fffff0
1 cycles
[36mREGS:  isp 07fffff4:07fffff0[0m

[33m 1143 100053f: fb22c02d0001  mov.l	#0x1002dc0, r2  [0m
1 cycles
put_reg (r2) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r2 00000000:01002dc0[0m

[33m 1144 1000545: 71040c      add	#12, r0, r4   [0m
0xc + 0x7fffff0 + 0x0 = 0x7fffffc
12 + 134217712 + 0 = 134217724
flags now [32m 0------[0m
put_reg (r4) = 07fffffc
1 cycles
[36mREGS:  r4 01002dc0:07fffffc  psw 0------C:0-------[0m

[33m 1145 1000548: fb1220050001  mov.l	#0x1000520, r1  [0m
1 cycles
put_reg (r1) = 01000520
flags now [32m 0------[0m
[36mREGS:  r1 00000000:01000520[0m

[33m 1146 100054e: e304        mov.l	r4, [r0]    [0m
get_reg (r4) = 07fffffc
1 cycles
MEM[07fffff0] <= fcu ffu ffu 07d
flags now [32m 0------[0m

[33m 1147 1000550: 6040        sub	#4, r0        [0m
0x7fffff0 - 0x4 - 0x0 = 0x7ffffec
134217712 - 4 - 0 = 134217708
flags now [32m 0-----C[0m
put_reg (r0) = 07ffffec
1 cycles
[36mREGS:  isp 07fffff0:07ffffec  psw 0-------:0------C[0m

[33m 1148 1000552: a88b        mov.l	12[r0], r3  [0m
MEM[07fffff8] => 0ad 2bd 00d 01d
1 cycles
put_reg (r3) = 01002b0a
Rt now 3
flags now [32m 0-----C[0m
[36mREGS:  r3 00000001:01002b0a[0m

[33m 1149 1000554: f80600      mov.l	#0, [r0]    [0m
1 cycles
MEM[07ffffec] <= 00d 00d 00d 00d
flags now [32m 0-----C[0m

[33m 1150 1000557: 05e30000    bsr.a	0x0100063a  [0m
put_reg (r0) = 07ffffe8
MEM[07ffffe8] <= 5bd 05d 00d 01d
3 cycles
[36mREGS:  isp 07ffffec:07ffffe8[0m

[43;30m__Printf:			[0m
[33m 1153 100063a: 6e6d        pushm	r6-r13      [0m
get_reg (r13) = 00000000
put_reg (r0) = 07ffffe4
MEM[07ffffe4] <= 00d 00d 00d 00d
get_reg (r12) = 00000000
put_reg (r0) = 07ffffe0
MEM[07ffffe0] <= 00u 00u 00u 00d
get_reg (r11) = 00000000
put_reg (r0) = 07ffffdc
MEM[07ffffdc] <= 00d 00d 00d 00d
get_reg (r10) = 00000000
put_reg (r0) = 07ffffd8
MEM[07ffffd8] <= 00d 00d 00d 00d
get_reg (r9) = 00000000
put_reg (r0) = 07ffffd4
MEM[07ffffd4] <= 00d 00d 00d 00d
get_reg (r8) = 00000000
put_reg (r0) = 07ffffd0
MEM[07ffffd0] <= 00d 00d 00d 00d
get_reg (r7) = 00000000
put_reg (r0) = 07ffffcc
MEM[07ffffcc] <= 00u 00u 00u 00d
get_reg (r6) = 00000000
put_reg (r0) = 07ffffc8
MEM[07ffffc8] <= 00d 00d 00d 00d
8 cycles
[36mREGS:  isp 07ffffe8:07ffffc8[0m

[33m 1161 100063c: 72006cff    add	#-148, r0, r0  [0m
0xffffff6c + 0x7ffffc8 + 0x0 = 0x107ffff34
-148 + 134217672 + 0 = 134217524
flags now [32m 0-----C[0m
put_reg (r0) = 07ffff34
1 cycles
[36mREGS:  isp 07ffffc8:07ffff34[0m

[33m 1162 1000640: ef36        mov.l	r3, r6      [0m
get_reg (r3) = 01002b0a
1 cycles
put_reg (r6) = 01002b0a
flags now [32m 0-----C[0m
[36mREGS:  r6 00000000:01002b0a[0m

[33m 1163 1000642: a581        mov.l	r1, 88[r0]  [0m
get_reg (r1) = 01000520
1 cycles
MEM[07ffff8c] <= 20d 05d 00d 01d
flags now [32m 0-----C[0m

[33m 1164 1000644: 71014c      add	#76, r0, r1   [0m
0x4c + 0x7ffff34 + 0x0 = 0x7ffff80
76 + 134217524 + 0 = 134217600
flags now [32m 0------[0m
put_reg (r1) = 07ffff80
1 cycles
[36mREGS:  r1 01000520:07ffff80  psw 0------C:0-------[0m

[33m 1165 1000647: a58a        mov.l	r2, 92[r0]  [0m
get_reg (r2) = 01002dc0
1 cycles
MEM[07ffff90] <= c0d 2dd 00d 01d
flags now [32m 0------[0m

[33m 1166 1000649: ef42        mov.l	r4, r2      [0m
get_reg (r4) = 07fffffc
1 cycles
put_reg (r2) = 07fffffc
flags now [32m 0------[0m
[36mREGS:  r2 01002dc0:07fffffc[0m

[33m 1167 100064b: 05f90800    bsr.a	0x01000f44  [0m
put_reg (r0) = 07ffff30
MEM[07ffff30] <= 4fu 06u 00u 01u
3 cycles
[36mREGS:  isp 07ffff34:07ffff30[0m

[43;30m__Vacopy:			[0m
[33m 1170 1000f44: 6040        sub	#4, r0        [0m
0x7ffff30 - 0x4 - 0x0 = 0x7ffff2c
134217520 - 4 - 0 = 134217516
flags now [32m 0-----C[0m
put_reg (r0) = 07ffff2c
1 cycles
[36mREGS:  isp 07ffff30:07ffff2c  psw 0-------:0------C[0m

[33m 1171 1000f46: e312        mov.l	r2, [r1]    [0m
get_reg (r2) = 07fffffc
1 cycles
get_reg (r1) = 07ffff80
MEM[07ffff80] <= fcd ffd ffd 07d
flags now [32m 0-----C[0m

[33m 1172 1000f48: e302        mov.l	r2, [r0]    [0m
get_reg (r2) = 07fffffc
1 cycles
MEM[07ffff2c] <= fcu ffu ffu 07u
flags now [32m 0-----C[0m

[33m 1173 1000f4a: 6701        rtsd	#4           [0m
put_reg (r0) = 07ffff30
MEM[07ffff30] => 4fp 06p 00p 01d
put_reg (r0) = 07ffff34
fast return bonus
3 cycles
[36mREGS:  isp 07ffff2c:07ffff34[0m

[43;30m__Printf+21:			[0m
[33m 1176 100064f: ed012e      mov.l	184[r0], r1  [0m
1 cycle branch alignment penalty
1 cycles
MEM[07ffffec] => 00d 00d 00d 00d
1 cycles
put_reg (r1) = 00000000
Rt now 1
flags now [32m 0-----C[0m
[36mREGS:  r1 07ffff80:00000000[0m

[33m 1178 1000652: 72078c00    add	#140, r0, r7  [0m
0x8c + 0x7ffff34 + 0x0 = 0x7ffffc0
140 + 134217524 + 0 = 134217664
flags now [32m 0------[0m
put_reg (r7) = 07ffffc0
1 cycles
[36mREGS:  r7 00000000:07ffffc0  psw 0------C:0-------[0m

[33m 1179 1000656: fb825c2e0001  mov.l	#0x1002e5c, r8  [0m
1 cycles
put_reg (r8) = 01002e5c
flags now [32m 0------[0m
[36mREGS:  r8 00000000:01002e5c[0m

[33m 1180 100065c: c7018f      mov.b	r1, 143[r0]  [0m
get_reg (r1) = 00000000
1 cycles
MEM[07ffffc3] <= 00d
flags now [32m 0------[0m

[33m 1181 100065f: fb920c280001  mov.l	#0x100280c, r9  [0m
1 cycles
put_reg (r9) = 0100280c
flags now [32m 0------[0m
[36mREGS:  r9 00000000:0100280c[0m

[33m 1182 1000665: fbd2d0270001  mov.l	#0x10027d0, r13  [0m
1 cycles
put_reg (r13) = 010027d0
flags now [32m 0------[0m
[36mREGS:  r13 00000000:010027d0[0m

[33m 1183 100066b: f9062100    mov.l	#0, 132[r0]  [0m
1 cycles
MEM[07ffffb8] <= 00d 00d 00d 00d
flags now [32m 0------[0m

[33m 1184 100066f: 586c        movu.b	[r6], r12  [0m
get_reg (r6) = 01002b0a
MEM[01002b0a] => 5bd
1 cycles
put_reg (r12) = 0000005b
Rt now 12
flags now [32m 0------[0m
[36mREGS:  r12 00000000:0000005b[0m

[33m 1185 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 0000005b
0x5b - 0x0 - 0x0 = 0x5b
91 - 0 - 0 = 91
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 1187 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 00000000:00000001[0m

[33m 1188 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000005b
0x5b - 0x25 - 0x0 = 0x36
91 - 37 - 0 = 54
flags now [32m 0-----C[0m
1 cycles

[33m 1189 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000000:00000001[0m

[33m 1190 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 1193 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 1195 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 1196 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff90] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m
[36mREGS:  r1 00000000:01002dc0[0m

[33m 1197 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002b0a
1 cycles
put_reg (r2) = 01002b0a
flags now [32m 0-----C[0m
[36mREGS:  r2 07fffffc:01002b0a[0m

[33m 1198 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff8c] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 07fffffc:01000520[0m

[33m 1199 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r3 01002b0a:00000001[0m

[33m 1200 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff30
MEM[07ffff30] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff34:07ffff30[0m

[43;30m__$prout:			[0m
[33m 1203 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffc0
put_reg (r0) = 07ffff2c
MEM[07ffff2c] <= c0d ffd ffd 07d
get_reg (r6) = 01002b0a
put_reg (r0) = 07ffff28
MEM[07ffff28] <= 0au 2bu 00u 01u
2 cycles
[36mREGS:  isp 07ffff30:07ffff28[0m

[33m 1205 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b0a:01002dc0[0m

[33m 1206 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffc0:00000001[0m

[33m 1207 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002b0a:00000001[0m

[33m 1208 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002b0a
1 cycles
put_reg (r1) = 01002b0a
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002b0a[0m

[33m 1209 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002b0a:00000001[0m

[33m 1210 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 1211 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff24
MEM[07ffff24] <= 32u 05u 00u 01u
3 cycles
[36mREGS:  isp 07ffff28:07ffff24[0m

[43;30m_fwrite:			[0m
[33m 1214 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 1215 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 1216 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002b0a
1 cycles
put_reg (r14) = 01002b0a
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002b0a[0m

[33m 1217 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002b0a:00000001[0m

[33m 1218 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 1220 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 1221 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 1224 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 1225 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002b0a
1 cycles
put_reg (r2) = 01002b0a
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002b0a[0m

[33m 1226 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 1227 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002b0a
get_reg (r3) = 00000001
write(1,0x1002b0a,1)
MEM[01002b0a] => 5bd
[write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 1233 10027a9: 02          rts               [0m
MEM[07ffff24] => 32p 05p 00p 01d
put_reg (r0) = 07ffff28
fast return bonus
3 cycles
[36mREGS:  isp 07ffff24:07ffff28[0m

[43;30m__$prout+18:			[0m
[33m 1236 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 1237 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 1238 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 1239 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff28
MEM[07ffff28] => 0ad 2bd 00d 01d
put_reg (r0) = 07ffff2c
put_reg (r6) = 01002b0a
MEM[07ffff2c] => c0d ffd ffd 07d
put_reg (r0) = 07ffff30
put_reg (r7) = 07ffffc0
MEM[07ffff30] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff34
5 cycles
[36mREGS:  r6 01002dc0:01002b0a  r7 00000001:07ffffc0  isp 07ffff28:07ffff34[0m

[43;30m__Printf+83:			[0m
[33m 1244 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 1245 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff90] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 1246 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 1247 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffffb8] => 00d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x0 + 0x0 = 0x1
1 + 0 + 0 = 1
flags now [32m 0------[0m
put_reg (r10) = 00000001
Rt now 10
3 cycles
[36mREGS:  psw 0------C:0-------[0m

[33m 1250 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000001
1 cycles
MEM[07ffffb8] <= 01d 00d 00d 00d
flags now [32m 0------[0m

[33m 1252 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002b0a
get_reg (r11) = 00000001
0x1 + 0x1002b0a + 0x0 = 0x1002b0b
1 + 16788234 + 0 = 16788235
flags now [32m 0------[0m
put_reg (r11) = 01002b0b
1 cycles
[36mREGS:  r11 00000001:01002b0b[0m

[33m 1253 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000005b
0x5b - 0x25 - 0x0 = 0x36
91 - 37 - 0 = 54
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 1254 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 1257 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 0000005b
0x5b - 0x0 - 0x0 = 0x5b
91 - 0 - 0 = 91
flags now [32m 0-----C[0m
1 cycles

[33m 1259 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 1260 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002b0b
1 cycles
put_reg (r6) = 01002b0b
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b0a:01002b0b[0m

[33m 1261 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 1264 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002b0b
MEM[01002b0b] => 44d
1 cycles
put_reg (r12) = 00000044
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 0000005b:00000044[0m

[33m 1266 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000044
0x44 - 0x0 - 0x0 = 0x44
68 - 0 - 0 = 68
flags now [32m 0-----C[0m
1 cycles

[33m 1268 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002b0b:00000001[0m

[33m 1269 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000044
0x44 - 0x25 - 0x0 = 0x1f
68 - 37 - 0 = 31
flags now [32m 0-----C[0m
1 cycles

[33m 1270 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m

[33m 1271 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 1274 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 1276 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 1277 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff90] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 1278 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002b0b
1 cycles
put_reg (r2) = 01002b0b
flags now [32m 0-----C[0m
[36mREGS:  r2 01002b0a:01002b0b[0m

[33m 1279 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff8c] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 1280 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 1281 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff30
MEM[07ffff30] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff34:07ffff30[0m

[43;30m__$prout:			[0m
[33m 1284 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffc0
put_reg (r0) = 07ffff2c
MEM[07ffff2c] <= c0d ffd ffd 07d
get_reg (r6) = 01002b0b
put_reg (r0) = 07ffff28
MEM[07ffff28] <= 0bd 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff30:07ffff28[0m

[33m 1286 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b0b:01002dc0[0m

[33m 1287 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffc0:00000001[0m

[33m 1288 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002b0a:00000001[0m

[33m 1289 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002b0b
1 cycles
put_reg (r1) = 01002b0b
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002b0b[0m

[33m 1290 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002b0b:00000001[0m

[33m 1291 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 1292 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff24
MEM[07ffff24] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff28:07ffff24[0m

[43;30m_fwrite:			[0m
[33m 1295 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 1296 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 1297 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002b0b
1 cycles
put_reg (r14) = 01002b0b
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002b0b[0m

[33m 1298 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002b0b:00000001[0m

[33m 1299 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 1301 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 1302 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 1305 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 1306 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002b0b
1 cycles
put_reg (r2) = 01002b0b
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002b0b[0m

[33m 1307 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 1308 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002b0b
get_reg (r3) = 00000001
write(1,0x1002b0b,1)
MEM[01002b0b] => 44d
Dwrite(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 1314 10027a9: 02          rts               [0m
MEM[07ffff24] => 32p 05p 00p 01d
put_reg (r0) = 07ffff28
fast return bonus
3 cycles
[36mREGS:  isp 07ffff24:07ffff28[0m

[43;30m__$prout+18:			[0m
[33m 1317 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 1318 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 1319 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 1320 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff28
MEM[07ffff28] => 0bd 2bd 00d 01d
put_reg (r0) = 07ffff2c
put_reg (r6) = 01002b0b
MEM[07ffff2c] => c0d ffd ffd 07d
put_reg (r0) = 07ffff30
put_reg (r7) = 07ffffc0
MEM[07ffff30] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff34
5 cycles
[36mREGS:  r6 01002dc0:01002b0b  r7 00000001:07ffffc0  isp 07ffff28:07ffff34[0m

[43;30m__Printf+83:			[0m
[33m 1325 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 1326 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff90] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 1327 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 1328 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffffb8] => 01d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x1 + 0x0 = 0x2
1 + 1 + 0 = 2
flags now [32m 0------[0m
put_reg (r10) = 00000002
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000002  psw 0------C:0-------[0m

[33m 1331 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000002
1 cycles
MEM[07ffffb8] <= 02d 00d 00d 00d
flags now [32m 0------[0m

[33m 1333 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002b0b
get_reg (r11) = 00000001
0x1 + 0x1002b0b + 0x0 = 0x1002b0c
1 + 16788235 + 0 = 16788236
flags now [32m 0------[0m
put_reg (r11) = 01002b0c
1 cycles
[36mREGS:  r11 00000001:01002b0c[0m

[33m 1334 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000044
0x44 - 0x25 - 0x0 = 0x1f
68 - 37 - 0 = 31
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 1335 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 1338 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000044
0x44 - 0x0 - 0x0 = 0x44
68 - 0 - 0 = 68
flags now [32m 0-----C[0m
1 cycles

[33m 1340 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 1341 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002b0c
1 cycles
put_reg (r6) = 01002b0c
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b0b:01002b0c[0m

[33m 1342 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 1345 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002b0c
MEM[01002b0c] => 6fd
1 cycles
put_reg (r12) = 0000006f
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 00000044:0000006f[0m

[33m 1347 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 0000006f
0x6f - 0x0 - 0x0 = 0x6f
111 - 0 - 0 = 111
flags now [32m 0-----C[0m
1 cycles

[33m 1349 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002b0c:00000001[0m

[33m 1350 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000006f
0x6f - 0x25 - 0x0 = 0x4a
111 - 37 - 0 = 74
flags now [32m 0-----C[0m
1 cycles

[33m 1351 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000002:00000001[0m

[33m 1352 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 1355 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 1357 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 1358 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff90] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 1359 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002b0c
1 cycles
put_reg (r2) = 01002b0c
flags now [32m 0-----C[0m
[36mREGS:  r2 01002b0b:01002b0c[0m

[33m 1360 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff8c] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 1361 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 1362 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff30
MEM[07ffff30] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff34:07ffff30[0m

[43;30m__$prout:			[0m
[33m 1365 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffc0
put_reg (r0) = 07ffff2c
MEM[07ffff2c] <= c0d ffd ffd 07d
get_reg (r6) = 01002b0c
put_reg (r0) = 07ffff28
MEM[07ffff28] <= 0cd 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff30:07ffff28[0m

[33m 1367 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b0c:01002dc0[0m

[33m 1368 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffc0:00000001[0m

[33m 1369 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002b0b:00000001[0m

[33m 1370 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002b0c
1 cycles
put_reg (r1) = 01002b0c
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002b0c[0m

[33m 1371 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002b0c:00000001[0m

[33m 1372 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 1373 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff24
MEM[07ffff24] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff28:07ffff24[0m

[43;30m_fwrite:			[0m
[33m 1376 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 1377 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 1378 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002b0c
1 cycles
put_reg (r14) = 01002b0c
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002b0c[0m

[33m 1379 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002b0c:00000001[0m

[33m 1380 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 1382 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 1383 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 1386 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 1387 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002b0c
1 cycles
put_reg (r2) = 01002b0c
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002b0c[0m

[33m 1388 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 1389 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002b0c
get_reg (r3) = 00000001
write(1,0x1002b0c,1)
MEM[01002b0c] => 6fd
owrite(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 1395 10027a9: 02          rts               [0m
MEM[07ffff24] => 32p 05p 00p 01d
put_reg (r0) = 07ffff28
fast return bonus
3 cycles
[36mREGS:  isp 07ffff24:07ffff28[0m

[43;30m__$prout+18:			[0m
[33m 1398 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 1399 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 1400 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 1401 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff28
MEM[07ffff28] => 0cd 2bd 00d 01d
put_reg (r0) = 07ffff2c
put_reg (r6) = 01002b0c
MEM[07ffff2c] => c0d ffd ffd 07d
put_reg (r0) = 07ffff30
put_reg (r7) = 07ffffc0
MEM[07ffff30] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff34
5 cycles
[36mREGS:  r6 01002dc0:01002b0c  r7 00000001:07ffffc0  isp 07ffff28:07ffff34[0m

[43;30m__Printf+83:			[0m
[33m 1406 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 1407 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff90] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 1408 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 1409 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffffb8] => 02d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x2 + 0x0 = 0x3
1 + 2 + 0 = 3
flags now [32m 0------[0m
put_reg (r10) = 00000003
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000003  psw 0------C:0-------[0m

[33m 1412 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000003
1 cycles
MEM[07ffffb8] <= 03d 00d 00d 00d
flags now [32m 0------[0m

[33m 1414 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002b0c
get_reg (r11) = 00000001
0x1 + 0x1002b0c + 0x0 = 0x1002b0d
1 + 16788236 + 0 = 16788237
flags now [32m 0------[0m
put_reg (r11) = 01002b0d
1 cycles
[36mREGS:  r11 00000001:01002b0d[0m

[33m 1415 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000006f
0x6f - 0x25 - 0x0 = 0x4a
111 - 37 - 0 = 74
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 1416 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 1419 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 0000006f
0x6f - 0x0 - 0x0 = 0x6f
111 - 0 - 0 = 111
flags now [32m 0-----C[0m
1 cycles

[33m 1421 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 1422 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002b0d
1 cycles
put_reg (r6) = 01002b0d
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b0c:01002b0d[0m

[33m 1423 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 1426 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002b0d
MEM[01002b0d] => 6ed
1 cycles
put_reg (r12) = 0000006e
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 0000006f:0000006e[0m

[33m 1428 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 0000006e
0x6e - 0x0 - 0x0 = 0x6e
110 - 0 - 0 = 110
flags now [32m 0-----C[0m
1 cycles

[33m 1430 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002b0d:00000001[0m

[33m 1431 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000006e
0x6e - 0x25 - 0x0 = 0x49
110 - 37 - 0 = 73
flags now [32m 0-----C[0m
1 cycles

[33m 1432 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000003:00000001[0m

[33m 1433 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 1436 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 1438 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 1439 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff90] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 1440 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002b0d
1 cycles
put_reg (r2) = 01002b0d
flags now [32m 0-----C[0m
[36mREGS:  r2 01002b0c:01002b0d[0m

[33m 1441 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff8c] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 1442 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 1443 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff30
MEM[07ffff30] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff34:07ffff30[0m

[43;30m__$prout:			[0m
[33m 1446 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffc0
put_reg (r0) = 07ffff2c
MEM[07ffff2c] <= c0d ffd ffd 07d
get_reg (r6) = 01002b0d
put_reg (r0) = 07ffff28
MEM[07ffff28] <= 0dd 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff30:07ffff28[0m

[33m 1448 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b0d:01002dc0[0m

[33m 1449 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffc0:00000001[0m

[33m 1450 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002b0c:00000001[0m

[33m 1451 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002b0d
1 cycles
put_reg (r1) = 01002b0d
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002b0d[0m

[33m 1452 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002b0d:00000001[0m

[33m 1453 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 1454 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff24
MEM[07ffff24] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff28:07ffff24[0m

[43;30m_fwrite:			[0m
[33m 1457 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 1458 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 1459 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002b0d
1 cycles
put_reg (r14) = 01002b0d
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002b0d[0m

[33m 1460 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002b0d:00000001[0m

[33m 1461 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 1463 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 1464 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 1467 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 1468 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002b0d
1 cycles
put_reg (r2) = 01002b0d
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002b0d[0m

[33m 1469 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 1470 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002b0d
get_reg (r3) = 00000001
write(1,0x1002b0d,1)
MEM[01002b0d] => 6ed
nwrite(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 1476 10027a9: 02          rts               [0m
MEM[07ffff24] => 32p 05p 00p 01d
put_reg (r0) = 07ffff28
fast return bonus
3 cycles
[36mREGS:  isp 07ffff24:07ffff28[0m

[43;30m__$prout+18:			[0m
[33m 1479 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 1480 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 1481 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 1482 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff28
MEM[07ffff28] => 0dd 2bd 00d 01d
put_reg (r0) = 07ffff2c
put_reg (r6) = 01002b0d
MEM[07ffff2c] => c0d ffd ffd 07d
put_reg (r0) = 07ffff30
put_reg (r7) = 07ffffc0
MEM[07ffff30] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff34
5 cycles
[36mREGS:  r6 01002dc0:01002b0d  r7 00000001:07ffffc0  isp 07ffff28:07ffff34[0m

[43;30m__Printf+83:			[0m
[33m 1487 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 1488 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff90] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 1489 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 1490 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffffb8] => 03d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x3 + 0x0 = 0x4
1 + 3 + 0 = 4
flags now [32m 0------[0m
put_reg (r10) = 00000004
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000004  psw 0------C:0-------[0m

[33m 1493 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000004
1 cycles
MEM[07ffffb8] <= 04d 00d 00d 00d
flags now [32m 0------[0m

[33m 1495 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002b0d
get_reg (r11) = 00000001
0x1 + 0x1002b0d + 0x0 = 0x1002b0e
1 + 16788237 + 0 = 16788238
flags now [32m 0------[0m
put_reg (r11) = 01002b0e
1 cycles
[36mREGS:  r11 00000001:01002b0e[0m

[33m 1496 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000006e
0x6e - 0x25 - 0x0 = 0x49
110 - 37 - 0 = 73
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 1497 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 1500 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 0000006e
0x6e - 0x0 - 0x0 = 0x6e
110 - 0 - 0 = 110
flags now [32m 0-----C[0m
1 cycles

[33m 1502 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 1503 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002b0e
1 cycles
put_reg (r6) = 01002b0e
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b0d:01002b0e[0m

[33m 1504 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 1507 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002b0e
MEM[01002b0e] => 65d
1 cycles
put_reg (r12) = 00000065
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 0000006e:00000065[0m

[33m 1509 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000065
0x65 - 0x0 - 0x0 = 0x65
101 - 0 - 0 = 101
flags now [32m 0-----C[0m
1 cycles

[33m 1511 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002b0e:00000001[0m

[33m 1512 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000065
0x65 - 0x25 - 0x0 = 0x40
101 - 37 - 0 = 64
flags now [32m 0-----C[0m
1 cycles

[33m 1513 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000004:00000001[0m

[33m 1514 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 1517 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 1519 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 1520 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff90] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 1521 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002b0e
1 cycles
put_reg (r2) = 01002b0e
flags now [32m 0-----C[0m
[36mREGS:  r2 01002b0d:01002b0e[0m

[33m 1522 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff8c] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 1523 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 1524 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff30
MEM[07ffff30] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff34:07ffff30[0m

[43;30m__$prout:			[0m
[33m 1527 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffc0
put_reg (r0) = 07ffff2c
MEM[07ffff2c] <= c0d ffd ffd 07d
get_reg (r6) = 01002b0e
put_reg (r0) = 07ffff28
MEM[07ffff28] <= 0ed 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff30:07ffff28[0m

[33m 1529 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b0e:01002dc0[0m

[33m 1530 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffc0:00000001[0m

[33m 1531 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002b0d:00000001[0m

[33m 1532 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002b0e
1 cycles
put_reg (r1) = 01002b0e
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002b0e[0m

[33m 1533 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002b0e:00000001[0m

[33m 1534 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 1535 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff24
MEM[07ffff24] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff28:07ffff24[0m

[43;30m_fwrite:			[0m
[33m 1538 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 1539 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 1540 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002b0e
1 cycles
put_reg (r14) = 01002b0e
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002b0e[0m

[33m 1541 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002b0e:00000001[0m

[33m 1542 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 1544 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 1545 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 1548 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 1549 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002b0e
1 cycles
put_reg (r2) = 01002b0e
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002b0e[0m

[33m 1550 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 1551 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002b0e
get_reg (r3) = 00000001
write(1,0x1002b0e,1)
MEM[01002b0e] => 65d
ewrite(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 1557 10027a9: 02          rts               [0m
MEM[07ffff24] => 32p 05p 00p 01d
put_reg (r0) = 07ffff28
fast return bonus
3 cycles
[36mREGS:  isp 07ffff24:07ffff28[0m

[43;30m__$prout+18:			[0m
[33m 1560 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 1561 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 1562 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 1563 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff28
MEM[07ffff28] => 0ed 2bd 00d 01d
put_reg (r0) = 07ffff2c
put_reg (r6) = 01002b0e
MEM[07ffff2c] => c0d ffd ffd 07d
put_reg (r0) = 07ffff30
put_reg (r7) = 07ffffc0
MEM[07ffff30] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff34
5 cycles
[36mREGS:  r6 01002dc0:01002b0e  r7 00000001:07ffffc0  isp 07ffff28:07ffff34[0m

[43;30m__Printf+83:			[0m
[33m 1568 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 1569 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff90] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 1570 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 1571 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffffb8] => 04d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x4 + 0x0 = 0x5
1 + 4 + 0 = 5
flags now [32m 0------[0m
put_reg (r10) = 00000005
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000005  psw 0------C:0-------[0m

[33m 1574 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000005
1 cycles
MEM[07ffffb8] <= 05d 00d 00d 00d
flags now [32m 0------[0m

[33m 1576 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002b0e
get_reg (r11) = 00000001
0x1 + 0x1002b0e + 0x0 = 0x1002b0f
1 + 16788238 + 0 = 16788239
flags now [32m 0------[0m
put_reg (r11) = 01002b0f
1 cycles
[36mREGS:  r11 00000001:01002b0f[0m

[33m 1577 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000065
0x65 - 0x25 - 0x0 = 0x40
101 - 37 - 0 = 64
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 1578 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 1581 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000065
0x65 - 0x0 - 0x0 = 0x65
101 - 0 - 0 = 101
flags now [32m 0-----C[0m
1 cycles

[33m 1583 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 1584 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002b0f
1 cycles
put_reg (r6) = 01002b0f
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b0e:01002b0f[0m

[33m 1585 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 1588 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002b0f
MEM[01002b0f] => 5dd
1 cycles
put_reg (r12) = 0000005d
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 00000065:0000005d[0m

[33m 1590 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 0000005d
0x5d - 0x0 - 0x0 = 0x5d
93 - 0 - 0 = 93
flags now [32m 0-----C[0m
1 cycles

[33m 1592 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002b0f:00000001[0m

[33m 1593 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000005d
0x5d - 0x25 - 0x0 = 0x38
93 - 37 - 0 = 56
flags now [32m 0-----C[0m
1 cycles

[33m 1594 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r10 00000005:00000001[0m

[33m 1595 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 1598 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles

[33m 1600 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 1601 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff90] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 1602 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002b0f
1 cycles
put_reg (r2) = 01002b0f
flags now [32m 0-----C[0m
[36mREGS:  r2 01002b0e:01002b0f[0m

[33m 1603 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff8c] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 1604 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 1605 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff30
MEM[07ffff30] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff34:07ffff30[0m

[43;30m__$prout:			[0m
[33m 1608 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffc0
put_reg (r0) = 07ffff2c
MEM[07ffff2c] <= c0d ffd ffd 07d
get_reg (r6) = 01002b0f
put_reg (r0) = 07ffff28
MEM[07ffff28] <= 0fd 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff30:07ffff28[0m

[33m 1610 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b0f:01002dc0[0m

[33m 1611 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffc0:00000001[0m

[33m 1612 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002b0e:00000001[0m

[33m 1613 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002b0f
1 cycles
put_reg (r1) = 01002b0f
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002b0f[0m

[33m 1614 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002b0f:00000001[0m

[33m 1615 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 1616 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff24
MEM[07ffff24] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff28:07ffff24[0m

[43;30m_fwrite:			[0m
[33m 1619 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 1620 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 1621 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002b0f
1 cycles
put_reg (r14) = 01002b0f
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002b0f[0m

[33m 1622 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002b0f:00000001[0m

[33m 1623 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 1625 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 1626 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 1629 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 1630 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002b0f
1 cycles
put_reg (r2) = 01002b0f
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002b0f[0m

[33m 1631 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 1632 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002b0f
get_reg (r3) = 00000001
write(1,0x1002b0f,1)
MEM[01002b0f] => 5dd
]write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 1638 10027a9: 02          rts               [0m
MEM[07ffff24] => 32p 05p 00p 01d
put_reg (r0) = 07ffff28
fast return bonus
3 cycles
[36mREGS:  isp 07ffff24:07ffff28[0m

[43;30m__$prout+18:			[0m
[33m 1641 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 1642 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 1643 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 1644 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff28
MEM[07ffff28] => 0fd 2bd 00d 01d
put_reg (r0) = 07ffff2c
put_reg (r6) = 01002b0f
MEM[07ffff2c] => c0d ffd ffd 07d
put_reg (r0) = 07ffff30
put_reg (r7) = 07ffffc0
MEM[07ffff30] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff34
5 cycles
[36mREGS:  r6 01002dc0:01002b0f  r7 00000001:07ffffc0  isp 07ffff28:07ffff34[0m

[43;30m__Printf+83:			[0m
[33m 1649 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 1650 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff90] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 1651 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 1652 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffffb8] => 05d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x5 + 0x0 = 0x6
1 + 5 + 0 = 6
flags now [32m 0------[0m
put_reg (r10) = 00000006
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000006  psw 0------C:0-------[0m

[33m 1655 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000006
1 cycles
MEM[07ffffb8] <= 06d 00d 00d 00d
flags now [32m 0------[0m

[33m 1657 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002b0f
get_reg (r11) = 00000001
0x1 + 0x1002b0f + 0x0 = 0x1002b10
1 + 16788239 + 0 = 16788240
flags now [32m 0------[0m
put_reg (r11) = 01002b10
1 cycles
[36mREGS:  r11 00000001:01002b10[0m

[33m 1658 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000005d
0x5d - 0x25 - 0x0 = 0x38
93 - 37 - 0 = 56
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-------:0------C[0m

[33m 1659 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 1662 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 0000005d
0x5d - 0x0 - 0x0 = 0x5d
93 - 0 - 0 = 93
flags now [32m 0-----C[0m
1 cycles

[33m 1664 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 1665 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002b10
1 cycles
put_reg (r6) = 01002b10
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b0f:01002b10[0m

[33m 1666 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 1669 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002b10
MEM[01002b10] => 0ad
1 cycles
put_reg (r12) = 0000000a
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 0000005d:0000000a[0m

[33m 1671 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 0000000a
0xa - 0x0 - 0x0 = 0xa
10 - 0 - 0 = 10
flags now [32m 0-----C[0m
1 cycles

[33m 1673 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = true
put_reg (r11) = 00000001
1 cycles
[36mREGS:  r11 01002b10:00000001[0m

[33m 1674 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000000a
0xa - 0x25 - 0x0 = 0xffffffffffffffe5
10 - 37 - 0 = -27
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0------C:0----S--[0m

[33m 1675 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000001
1 cycles
put_reg (r10) = 00000001
flags now [32m 0---S--[0m
[36mREGS:  r10 00000006:00000001[0m

[33m 1676 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 1679 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000001
0x1 - 0x0 - 0x0 = 0x1
1 - 0 - 0 = 1
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 1681 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = false
1 cycles

[33m 1682 1000683: ad89        mov.l	92[r0], r1  [0m
MEM[07ffff90] => c0d 2dd 00d 01d
1 cycles
put_reg (r1) = 01002dc0
Rt now 1
flags now [32m 0-----C[0m

[33m 1683 1000685: ef62        mov.l	r6, r2      [0m
get_reg (r6) = 01002b10
1 cycles
put_reg (r2) = 01002b10
flags now [32m 0-----C[0m
[36mREGS:  r2 01002b0f:01002b10[0m

[33m 1684 1000687: ad84        mov.l	88[r0], r4  [0m
MEM[07ffff8c] => 20d 05d 00d 01d
1 cycles
put_reg (r4) = 01000520
Rt now 4
flags now [32m 0-----C[0m
[36mREGS:  r4 01002dc0:01000520[0m

[33m 1685 1000689: efa3        mov.l	r10, r3     [0m
get_reg (r10) = 00000001
1 cycles
put_reg (r3) = 00000001
flags now [32m 0-----C[0m

[33m 1686 100068b: 7f14        jsr	r4            [0m
get_reg (r4) = 01000520
put_reg (r0) = 07ffff30
MEM[07ffff30] <= 8du 06u 00u 01d
3 cycles
[36mREGS:  isp 07ffff34:07ffff30[0m

[43;30m__$prout:			[0m
[33m 1689 1000520: 6e67        pushm	r6-r7       [0m
get_reg (r7) = 07ffffc0
put_reg (r0) = 07ffff2c
MEM[07ffff2c] <= c0d ffd ffd 07d
get_reg (r6) = 01002b10
put_reg (r0) = 07ffff28
MEM[07ffff28] <= 10d 2bd 00d 01d
2 cycles
[36mREGS:  isp 07ffff30:07ffff28[0m

[33m 1691 1000522: ef16        mov.l	r1, r6      [0m
get_reg (r1) = 01002dc0
1 cycles
put_reg (r6) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b10:01002dc0[0m

[33m 1692 1000524: ef37        mov.l	r3, r7      [0m
get_reg (r3) = 00000001
1 cycles
put_reg (r7) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r7 07ffffc0:00000001[0m

[33m 1693 1000526: 661e        mov.l	#1, r14     [0m
1 cycles
put_reg (r14) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r14 01002b0f:00000001[0m

[33m 1694 1000528: ef21        mov.l	r2, r1      [0m
get_reg (r2) = 01002b10
1 cycles
put_reg (r1) = 01002b10
flags now [32m 0-----C[0m
[36mREGS:  r1 01002dc0:01002b10[0m

[33m 1695 100052a: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 00000001
1 cycles
put_reg (r2) = 00000001
flags now [32m 0-----C[0m
[36mREGS:  r2 01002b10:00000001[0m

[33m 1696 100052c: ef64        mov.l	r6, r4      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r4) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r4 01000520:01002dc0[0m

[33m 1697 100052e: 05522200    bsr.a	0x01002780  [0m
put_reg (r0) = 07ffff24
MEM[07ffff24] <= 32u 05u 00u 01d
3 cycles
[36mREGS:  isp 07ffff28:07ffff24[0m

[43;30m_fwrite:			[0m
[33m 1700 1002780: fbe2c02d0001  mov.l	#0x1002dc0, r14  [0m
1 cycles
put_reg (r14) = 01002dc0
flags now [32m 0-----C[0m
[36mREGS:  r14 00000001:01002dc0[0m

[33m 1701 1002786: 47e4        cmp	r14, r4       [0m
get_reg (r14) = 01002dc0
get_reg (r4) = 01002dc0
0x1002dc0 - 0x1002dc0 - 0x0 = 0x0
16788928 - 16788928 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 1702 1002788: ef1e        mov.l	r1, r14     [0m
get_reg (r1) = 01002b10
1 cycles
put_reg (r14) = 01002b10
flags now [32m 0----ZC[0m
[36mREGS:  r14 01002dc0:01002b10[0m

[33m 1703 100278a: 6611        mov.l	#1, r1      [0m
1 cycles
put_reg (r1) = 00000001
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002b10:00000001[0m

[33m 1704 100278c: 200d        beq.b	0x01002799  [0m
cond[0] Z = true
near forward branch bonus
2 cycles

[33m 1706 1002799: 7501ff      cmp	#-1, r1       [0m
get_reg (r1) = 00000001
0x1 - 0xffffffff - 0x0 = 0xffffffff00000002
1 - -1 - 0 = 2
flags now [32m 0------[0m
1 cycles
[36mREGS:  psw 0-----ZC:0-------[0m

[33m 1707 100279c: 1c          bne.s	0x010027a0  [0m
cond[1] !Z = true
3 cycles

[33m 1710 10027a0: 4f23        mul	r2, r3        [0m
get_reg (r2) = 00000001
get_reg (r3) = 00000001
put_reg (r3) = 00000001
1 cycles

[33m 1711 10027a2: efe2        mov.l	r14, r2     [0m
get_reg (r14) = 01002b10
1 cycles
put_reg (r2) = 01002b10
flags now [32m 0------[0m
[36mREGS:  r2 00000001:01002b10[0m

[33m 1712 10027a4: 6655        mov.l	#5, r5      [0m
1 cycles
put_reg (r5) = 00000005
flags now [32m 0------[0m

[33m 1713 10027a6: 7560ff      int #255          [0m
[31m/* SYSCALL(5) = SYS_write */[0m
get_reg (r1) = 00000001
get_reg (r2) = 01002b10
get_reg (r3) = 00000001
write(1,0x1002b10,1)
MEM[01002b10] => 0ad

write(1,1) = 1
put_reg (r1) = 00000001
6 cycles

[33m 1719 10027a9: 02          rts               [0m
MEM[07ffff24] => 32p 05p 00p 01d
put_reg (r0) = 07ffff28
fast return bonus
3 cycles
[36mREGS:  isp 07ffff24:07ffff28[0m

[43;30m__$prout+18:			[0m
[33m 1722 1000532: 4771        cmp	r7, r1        [0m
get_reg (r7) = 00000001
get_reg (r1) = 00000001
0x1 - 0x1 - 0x0 = 0x0
1 - 1 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0-------:0-----ZC[0m

[33m 1723 1000534: ef61        mov.l	r6, r1      [0m
get_reg (r6) = 01002dc0
1 cycles
put_reg (r1) = 01002dc0
flags now [32m 0----ZC[0m
[36mREGS:  r1 00000001:01002dc0[0m

[33m 1724 1000536: fd74f100    stnz	#0, r1       [0m
cond[1] !Z = false
1 cycles

[33m 1725 100053a: 3f6702      rtsd	#8, r6-r7    [0m
put_reg (r0) = 07ffff28
MEM[07ffff28] => 10d 2bd 00d 01d
put_reg (r0) = 07ffff2c
put_reg (r6) = 01002b10
MEM[07ffff2c] => c0d ffd ffd 07d
put_reg (r0) = 07ffff30
put_reg (r7) = 07ffffc0
MEM[07ffff30] => 8dp 06p 00p 01d
put_reg (r0) = 07ffff34
5 cycles
[36mREGS:  r6 01002dc0:01002b10  r7 00000001:07ffffc0  isp 07ffff28:07ffff34[0m

[43;30m__Printf+83:			[0m
[33m 1730 100068d: 6101        cmp	#0, r1        [0m
get_reg (r1) = 01002dc0
0x1002dc0 - 0x0 - 0x0 = 0x1002dc0
16788928 - 0 - 0 = 16788928
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0-----ZC:0------C[0m

[33m 1731 100068f: a589        mov.l	r1, 92[r0]  [0m
get_reg (r1) = 01002dc0
1 cycles
MEM[07ffff90] <= c0d 2dd 00d 01d
flags now [32m 0-----C[0m

[33m 1732 1000691: 3a0102      beq.w	0x01000892  [0m
cond[0] Z = false
1 cycles

[33m 1733 1000694: 06890a21    add	132[r0].l, r10  [0m
MEM[07ffffb8] => 06d 00d 00d 00d
get_reg (r10) = 00000001
0x1 + 0x6 + 0x0 = 0x7
1 + 6 + 0 = 7
flags now [32m 0------[0m
put_reg (r10) = 00000007
Rt now 10
3 cycles
[36mREGS:  r10 00000001:00000007  psw 0------C:0-------[0m

[33m 1736 1000698: e70a21      mov.l	r10, 132[r0]  [0m
register 10 load stall
get_reg (r10) = 00000007
1 cycles
MEM[07ffffb8] <= 07d 00d 00d 00d
flags now [32m 0------[0m

[33m 1738 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002b10
get_reg (r11) = 00000001
0x1 + 0x1002b10 + 0x0 = 0x1002b11
1 + 16788240 + 0 = 16788241
flags now [32m 0------[0m
put_reg (r11) = 01002b11
1 cycles
[36mREGS:  r11 00000001:01002b11[0m

[33m 1739 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 0000000a
0xa - 0x25 - 0x0 = 0xffffffffffffffe5
10 - 37 - 0 = -27
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1740 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 1743 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 0000000a
0xa - 0x0 - 0x0 = 0xa
10 - 0 - 0 = 10
flags now [32m 0-----C[0m
1 cycles
[36mREGS:  psw 0----S--:0------C[0m

[33m 1745 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = false
1 cycles

[33m 1746 100089a: efb6        mov.l	r11, r6     [0m
get_reg (r11) = 01002b11
1 cycles
put_reg (r6) = 01002b11
flags now [32m 0-----C[0m
[36mREGS:  r6 01002b10:01002b11[0m

[33m 1747 100089c: 38d3fd      bra.w	0x0100066f  [0m
3 cycles

[33m 1750 100066f: 586c        movu.b	[r6], r12  [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r6) = 01002b11
MEM[01002b11] => 00d
1 cycles
put_reg (r12) = 00000000
Rt now 12
flags now [32m 0-----C[0m
[36mREGS:  r12 0000000a:00000000[0m

[33m 1752 1000671: 610c        cmp	#0, r12       [0m
register 12 load stall
get_reg (r12) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0------C:0-----ZC[0m

[33m 1754 1000673: fcdbb1      scne.l	r11        [0m
cond[1] !Z = false
put_reg (r11) = 00000000
1 cycles
[36mREGS:  r11 01002b11:00000000[0m

[33m 1755 1000676: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000000
0x0 - 0x25 - 0x0 = 0xffffffffffffffdb
0 - 37 - 0 = -37
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-----ZC:0----S--[0m

[33m 1756 1000679: efba        mov.l	r11, r10    [0m
get_reg (r11) = 00000000
1 cycles
put_reg (r10) = 00000000
flags now [32m 0---S--[0m
[36mREGS:  r10 00000007:00000000[0m

[33m 1757 100067b: 1c          bne.s	0x0100067f  [0m
cond[1] !Z = true
3 cycles

[33m 1760 100067f: 610a        cmp	#0, r10       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r10) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0----S--:0-----ZC[0m

[33m 1762 1000681: 2b1a        ble.b	0x0100069b  [0m
cond[11] (S^O)|Z = true
3 cycles

[33m 1765 100069b: 4b6b        add	r6, r11       [0m
get_reg (r6) = 01002b11
get_reg (r11) = 00000000
0x0 + 0x1002b11 + 0x0 = 0x1002b11
0 + 16788241 + 0 = 16788241
flags now [32m 0------[0m
put_reg (r11) = 01002b11
1 cycles
[36mREGS:  r11 00000000:01002b11  psw 0-----ZC:0-------[0m

[33m 1766 100069d: 755c25      cmp	#37, r12      [0m
get_reg (r12) = 00000000
0x0 - 0x25 - 0x0 = 0xffffffffffffffdb
0 - 37 - 0 = -37
flags now [32m 0---S--[0m
1 cycles
[36mREGS:  psw 0-------:0----S--[0m

[33m 1767 10006a0: 3bf701      bne.w	0x01000897  [0m
cond[1] !Z = true
3 cycles

[33m 1770 1000897: 610c        cmp	#0, r12       [0m
1 cycle branch alignment penalty
1 cycles
get_reg (r12) = 00000000
0x0 - 0x0 - 0x0 = 0x0
0 - 0 - 0 = 0
flags now [32m 0----ZC[0m
1 cycles
[36mREGS:  psw 0----S--:0-----ZC[0m

[33m 1772 1000899: 16          beq.s	0x0100089f  [0m
cond[0] Z = true
3 cycles

[33m 1775 100089f: ed0121      mov.l	132[r0], r1  [0m
1 cycle branch alignment penalty
1 cycles
MEM[07ffffb8] => 07d 00d 00d 00d
1 cycles
put_reg (r1) = 00000007
Rt now 1
flags now [32m 0----ZC[0m
[36mREGS:  r1 01002dc0:00000007[0m

[33m 1777 10008a2: 3f6d2d      rtsd	#180, r6-r13  [0m
put_reg (r0) = 07ffffc8
MEM[07ffffc8] => 00d 00d 00d 00d
put_reg (r0) = 07ffffcc
put_reg (r6) = 00000000
MEM[07ffffcc] => 00d 00d 00d 00d
put_reg (r0) = 07ffffd0
put_reg (r7) = 00000000
MEM[07ffffd0] => 00d 00d 00d 00d
put_reg (r0) = 07ffffd4
put_reg (r8) = 00000000
MEM[07ffffd4] => 00d 00d 00d 00d
put_reg (r0) = 07ffffd8
put_reg (r9) = 00000000
MEM[07ffffd8] => 00d 00d 00d 00d
put_reg (r0) = 07ffffdc
put_reg (r10) = 00000000
MEM[07ffffdc] => 00d 00d 00d 00d
put_reg (r0) = 07ffffe0
put_reg (r11) = 00000000
MEM[07ffffe0] => 00d 00d 00d 00d
put_reg (r0) = 07ffffe4
put_reg (r12) = 00000000
MEM[07ffffe4] => 00d 00d 00d 00d
put_reg (r0) = 07ffffe8
put_reg (r13) = 00000000
MEM[07ffffe8] => 5bp 05p 00p 01d
put_reg (r0) = 07ffffec
9 cycles
[36mREGS:  r6 01002b11:00000000  r7 07ffffc0:00000000  r8 01002e5c:00000000  r9 0100280c:00000000  r11 01002b11:00000000  r13 010027d0:00000000  isp 07ffff34:07ffffec[0m

[43;30m_printf+30:			[0m
[33m 1786 100055b: 6240        add	#4, r0        [0m
0x7ffffec + 0x4 + 0x0 = 0x7fffff0
134217708 + 4 + 0 = 134217712
flags now [32m 0------[0m
put_reg (r0) = 07fffff0
1 cycles
[36mREGS:  isp 07ffffec:07fffff0  psw 0-----ZC:0-------[0m

[33m 1787 100055d: 6701        rtsd	#4           [0m
put_reg (r0) = 07fffff4
MEM[07fffff4] => 35p 00p 00p 01d
put_reg (r0) = 07fffff8
5 cycles
[36mREGS:  isp 07fffff0:07fffff8[0m

[43;30m_done+14:			[0m
[33m 1792 1000035: 6240        add	#4, r0        [0m
0x7fffff8 + 0x4 + 0x0 = 0x7fffffc
134217720 + 4 + 0 = 134217724
flags now [32m 0------[0m
put_reg (r0) = 07fffffc
1 cycles
[36mREGS:  isp 07fffff8:07fffffc[0m

[33m 1793 1000037: 02          rts               [0m
MEM[07fffffc] => 4ap 00p 00p 01d
put_reg (r0) = 08000000
5 cycles
[36mREGS:  isp 07fffffc:08000000[0m

[43;30m_start+18:			[0m
[33m 1798 100004a: 05cc2600    bsr.a	0x01002716  [0m
put_reg (r0) = 07fffffc
MEM[07fffffc] <= 4eu 00u 00u 01d
3 cycles
[36mREGS:  isp 08000000:07fffffc[0m

[43;30m_exit:			[0m
[33m 1801 1002716: 6601        mov.l	#0, r1      [0m
1 cycles
put_reg (r1) = 00000000
flags now [32m 0------[0m
[36mREGS:  r1 00000007:00000000[0m

[33m 1802 1002718: 6615        mov.l	#1, r5      [0m
1 cycles
put_reg (r5) = 00000001
flags now [32m 0------[0m
[36mREGS:  r5 00000005:00000001[0m

[33m 1803 100271a: 7560ff      int #255          [0m
[31m/* SYSCALL(1) = SYS_exit */[0m
get_reg (r1) = 00000000
