<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `src/car/registers.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>registers.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" type="text/css" href="../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../ayu.css" disabled><link rel="stylesheet" type="text/css" href="../../../dark.css" disabled><link rel="stylesheet" type="text/css" href="../../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../../storage.js"></script><script src="../../../crates.js"></script><script defer src="../../../main.js"></script><script defer src="../../../source-script.js"></script><script defer src="../../../source-files.js"></script>
    <noscript><link rel="stylesheet" href="../../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../../favicon.svg"></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../../libtegra/index.html"><div class="logo-container"><img class="rust-logo" src="../../../rust-logo.svg" alt="logo"></div>
        </a><h2 class="location"></h2>
    </nav>
    <nav class="sidebar"><a class="sidebar-logo" href="../../../libtegra/index.html"><div class="logo-container"><img class="rust-logo" src="../../../rust-logo.svg" alt="logo"></div>
        </a></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../../libtegra/index.html"><img class="rust-logo" src="../../../rust-logo.svg" alt="logo"></a><nav class="sub"><form class="search-form"><div class="search-container"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><button type="button" id="help-button" title="help">?</button><div id="settings-menu" tabindex="-1">
                                <a href="../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../wheel.svg"></a></div>
                        </div></form></nav></div><section id="main-content" class="content"><div class="example-wrap"><pre class="line-numbers"><span id="1">1</span>
<span id="2">2</span>
<span id="3">3</span>
<span id="4">4</span>
<span id="5">5</span>
<span id="6">6</span>
<span id="7">7</span>
<span id="8">8</span>
<span id="9">9</span>
<span id="10">10</span>
<span id="11">11</span>
<span id="12">12</span>
<span id="13">13</span>
<span id="14">14</span>
<span id="15">15</span>
<span id="16">16</span>
<span id="17">17</span>
<span id="18">18</span>
<span id="19">19</span>
<span id="20">20</span>
<span id="21">21</span>
<span id="22">22</span>
<span id="23">23</span>
<span id="24">24</span>
<span id="25">25</span>
<span id="26">26</span>
<span id="27">27</span>
<span id="28">28</span>
<span id="29">29</span>
<span id="30">30</span>
<span id="31">31</span>
<span id="32">32</span>
<span id="33">33</span>
<span id="34">34</span>
<span id="35">35</span>
<span id="36">36</span>
<span id="37">37</span>
<span id="38">38</span>
<span id="39">39</span>
<span id="40">40</span>
<span id="41">41</span>
<span id="42">42</span>
<span id="43">43</span>
<span id="44">44</span>
<span id="45">45</span>
<span id="46">46</span>
<span id="47">47</span>
<span id="48">48</span>
<span id="49">49</span>
<span id="50">50</span>
<span id="51">51</span>
<span id="52">52</span>
<span id="53">53</span>
<span id="54">54</span>
<span id="55">55</span>
<span id="56">56</span>
<span id="57">57</span>
<span id="58">58</span>
<span id="59">59</span>
<span id="60">60</span>
<span id="61">61</span>
<span id="62">62</span>
<span id="63">63</span>
<span id="64">64</span>
<span id="65">65</span>
<span id="66">66</span>
<span id="67">67</span>
<span id="68">68</span>
<span id="69">69</span>
<span id="70">70</span>
<span id="71">71</span>
<span id="72">72</span>
<span id="73">73</span>
<span id="74">74</span>
<span id="75">75</span>
<span id="76">76</span>
<span id="77">77</span>
<span id="78">78</span>
<span id="79">79</span>
<span id="80">80</span>
<span id="81">81</span>
<span id="82">82</span>
<span id="83">83</span>
<span id="84">84</span>
<span id="85">85</span>
<span id="86">86</span>
<span id="87">87</span>
<span id="88">88</span>
<span id="89">89</span>
<span id="90">90</span>
<span id="91">91</span>
<span id="92">92</span>
<span id="93">93</span>
<span id="94">94</span>
<span id="95">95</span>
<span id="96">96</span>
<span id="97">97</span>
<span id="98">98</span>
<span id="99">99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
<span id="273">273</span>
<span id="274">274</span>
<span id="275">275</span>
<span id="276">276</span>
<span id="277">277</span>
<span id="278">278</span>
<span id="279">279</span>
<span id="280">280</span>
<span id="281">281</span>
<span id="282">282</span>
<span id="283">283</span>
<span id="284">284</span>
<span id="285">285</span>
<span id="286">286</span>
<span id="287">287</span>
<span id="288">288</span>
<span id="289">289</span>
<span id="290">290</span>
<span id="291">291</span>
<span id="292">292</span>
<span id="293">293</span>
<span id="294">294</span>
<span id="295">295</span>
<span id="296">296</span>
<span id="297">297</span>
<span id="298">298</span>
<span id="299">299</span>
<span id="300">300</span>
<span id="301">301</span>
<span id="302">302</span>
<span id="303">303</span>
<span id="304">304</span>
<span id="305">305</span>
<span id="306">306</span>
<span id="307">307</span>
<span id="308">308</span>
<span id="309">309</span>
<span id="310">310</span>
<span id="311">311</span>
<span id="312">312</span>
<span id="313">313</span>
<span id="314">314</span>
<span id="315">315</span>
<span id="316">316</span>
<span id="317">317</span>
<span id="318">318</span>
<span id="319">319</span>
<span id="320">320</span>
<span id="321">321</span>
<span id="322">322</span>
<span id="323">323</span>
<span id="324">324</span>
<span id="325">325</span>
<span id="326">326</span>
<span id="327">327</span>
<span id="328">328</span>
<span id="329">329</span>
<span id="330">330</span>
<span id="331">331</span>
<span id="332">332</span>
<span id="333">333</span>
<span id="334">334</span>
<span id="335">335</span>
<span id="336">336</span>
<span id="337">337</span>
<span id="338">338</span>
<span id="339">339</span>
<span id="340">340</span>
<span id="341">341</span>
<span id="342">342</span>
<span id="343">343</span>
<span id="344">344</span>
<span id="345">345</span>
<span id="346">346</span>
<span id="347">347</span>
<span id="348">348</span>
<span id="349">349</span>
<span id="350">350</span>
<span id="351">351</span>
<span id="352">352</span>
<span id="353">353</span>
<span id="354">354</span>
<span id="355">355</span>
<span id="356">356</span>
<span id="357">357</span>
<span id="358">358</span>
<span id="359">359</span>
<span id="360">360</span>
<span id="361">361</span>
<span id="362">362</span>
<span id="363">363</span>
<span id="364">364</span>
<span id="365">365</span>
<span id="366">366</span>
<span id="367">367</span>
<span id="368">368</span>
<span id="369">369</span>
<span id="370">370</span>
<span id="371">371</span>
<span id="372">372</span>
<span id="373">373</span>
<span id="374">374</span>
</pre><pre class="rust"><code><span class="kw">use</span> <span class="ident">tock_registers</span>::{<span class="ident">register_structs</span>, <span class="ident">registers</span>::<span class="kw-2">*</span>};

<span class="kw">use</span> <span class="ident"><span class="kw">crate</span>::memory_map::CAR</span>;

<span class="doccomment">/// A pointer to the CAR register block that can be accessed by dereferencing it.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">REGISTERS</span>: <span class="kw-2">*const</span> <span class="ident">Registers</span> <span class="op">=</span> <span class="ident">CAR</span> <span class="kw">as</span> <span class="kw-2">*const</span> <span class="ident">Registers</span>;

<span class="macro">register_structs!</span> {
    <span class="doccomment">/// Representation of the CAR registers.</span>
    <span class="attribute">#[<span class="ident">allow</span>(<span class="ident">non_snake_case</span>)]</span>
    <span class="kw">pub</span> <span class="ident">Registers</span> {
        (<span class="number">0x000</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_RST_SOURCE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x004</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_RST_DEVICES_L_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x008</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_RST_DEVICES_H_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x00C</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_RST_DEVICES_U_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x010</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x014</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x018</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x01C</span> =&gt; <span class="ident">_reserved0</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x8</span>]),
        (<span class="number">0x024</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x028</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x02C</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x030</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SYSTEM_RATE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x034</span> =&gt; <span class="ident">_reserved1</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x10</span>]),
        (<span class="number">0x044</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_MASK_ARM_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x048</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_MISC_CLK_ENB_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x04C</span> =&gt; <span class="ident">_reserved2</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x4</span>]),
        (<span class="number">0x050</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_OSC_CTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x054</span> =&gt; <span class="ident">_reserved3</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x4</span>]),
        (<span class="number">0x058</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_OSC_FREQ_DET_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x05C</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_OSC_FREQ_DET_STATUS_0</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x060</span> =&gt; <span class="ident">_reserved4</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x8</span>]),
        (<span class="number">0x068</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLE_SS_CNTL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x06C</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLE_MISC1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x070</span> =&gt; <span class="ident">_reserved5</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x10</span>]),
        (<span class="number">0x080</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLC_BASE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x084</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLC_OUT_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x088</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLC_MISC_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x08C</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLC_MISC_1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x090</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLM_BASE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x094</span> =&gt; <span class="ident">_reserved6</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x4</span>]),
        (<span class="number">0x098</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLM_MISC1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x09C</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLM_MISC2_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x0A0</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLP_BASE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x0A4</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLP_OUTA_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x0A8</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLP_OUTB_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x0AC</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLP_MISC_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x0B0</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLA_BASE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x0B4</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLA_OUT_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x0B8</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLA_MISC1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x0BC</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLA_MISC_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x0C0</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLU_BASE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x0C4</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLU_OUTA_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x0C8</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLU_MISC1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x0CC</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLU_MISC_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x0D0</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLD_BASE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x0D4</span> =&gt; <span class="ident">_reserved7</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x4</span>]),
        (<span class="number">0x0D8</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLD_MISC1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x0DC</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLD_MISC_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x0E0</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLX_BASE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x0E4</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLX_MISC_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x0E8</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLE_BASE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x0EC</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLE_MISC_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x0F0</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLE_SS_CNTL1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x0F4</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLE_SS_CNTL2_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x0F8</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x0FC</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x100</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_I2S2_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x104</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_I2S3_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x108</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_SPDIF_OUT_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x10C</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_SPDIF_IN_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x110</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_PWM_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x114</span> =&gt; <span class="ident">_reserved8</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x4</span>]),
        (<span class="number">0x118</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_SPI2_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x11C</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_SPI3_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x120</span> =&gt; <span class="ident">_reserved9</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x4</span>]),
        (<span class="number">0x124</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_I2C1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x128</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_I2C5_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x12C</span> =&gt; <span class="ident">_reserved10</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x8</span>]),
        (<span class="number">0x134</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_SPI1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x138</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_DISP1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x13C</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_DISP2_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x140</span> =&gt; <span class="ident">_reserved11</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x4</span>]),
        (<span class="number">0x144</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_ISP_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x148</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_VI_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x14C</span> =&gt; <span class="ident">_reserved12</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x4</span>]),
        (<span class="number">0x150</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x154</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC2_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x158</span> =&gt; <span class="ident">_reserved13</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0xC</span>]),
        (<span class="number">0x164</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC4_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x168</span> =&gt; <span class="ident">_reserved14</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x10</span>]),
        (<span class="number">0x178</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_UARTA_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x17C</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_UARTB_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x180</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_HOST1X_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x184</span> =&gt; <span class="ident">_reserved15</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x14</span>]),
        (<span class="number">0x198</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_I2C2_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x19C</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x1A0</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_UARTC_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x1A4</span> =&gt; <span class="ident">_reserved16</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x4</span>]),
        (<span class="number">0x1A8</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x1AC</span> =&gt; <span class="ident">_reserved17</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x8</span>]),
        (<span class="number">0x1B4</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_SPI4_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x1B8</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_I2C3_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x1BC</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC3_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x1C0</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_UARTD_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x1C4</span> =&gt; <span class="ident">_reserved18</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x8</span>]),
        (<span class="number">0x1CC</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_OWR_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x1D0</span> =&gt; <span class="ident">_reserved19</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x4</span>]),
        (<span class="number">0x1D4</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_CSITE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x1D8</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_I2S1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x1DC</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_DTV_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x1E0</span> =&gt; <span class="ident">_reserved20</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x14</span>]),
        (<span class="number">0x1F4</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_TSEC_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x1F8</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_LA_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x1FC</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SPARE2_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x200</span> =&gt; <span class="ident">_reserved21</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x80</span>]),
        (<span class="number">0x280</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x284</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_ENB_X_SET_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x288</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x28C</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_RST_DEVICES_X_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x290</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_RST_DEV_X_SET_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x294</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_RST_DEV_X_CLR_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x298</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_OUT_ENB_Y_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x29C</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_ENB_Y_SET_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x2A0</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_ENB_Y_CLR_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x2A4</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_RST_DEVICES_Y_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x2A8</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_RST_DEV_Y_SET_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x2AC</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_RST_DEV_Y_CLR_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x2B0</span> =&gt; <span class="ident">_reserved22</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x44</span>]),
        (<span class="number">0x2F4</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_DFLL_BASE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x2F8</span> =&gt; <span class="ident">_reserved23</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x8</span>]),
        (<span class="number">0x300</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_RST_DEV_L_SET_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x304</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_RST_DEV_L_CLR_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x308</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_RST_DEV_H_SET_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x30C</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_RST_DEV_H_CLR_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x310</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_RST_DEV_U_SET_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x314</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_RST_DEV_U_CLR_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x318</span> =&gt; <span class="ident">_reserved24</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x8</span>]),
        (<span class="number">0x320</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_ENB_L_SET_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x324</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x328</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_ENB_H_SET_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x32C</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x330</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_ENB_U_SET_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x334</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x338</span> =&gt; <span class="ident">_reserved25</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x4</span>]),
        (<span class="number">0x33C</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x340</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x344</span> =&gt; <span class="ident">_reserved26</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x14</span>]),
        (<span class="number">0x358</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_RST_DEVICES_V_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x35C</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_RST_DEVICES_W_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x360</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x364</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x368</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x36C</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x370</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x374</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x378</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x37C</span> =&gt; <span class="ident">_reserved27</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x4</span>]),
        (<span class="number">0x380</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x384</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x388</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL2_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x38C</span> =&gt; <span class="ident">_reserved28</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x14</span>]),
        (<span class="number">0x3A0</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x3A4</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x3A8</span> =&gt; <span class="ident">_reserved29</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0xC</span>]),
        (<span class="number">0x3B4</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_MSELECT_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x3B8</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_TSENSOR_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x3BC</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_I2S4_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x3C0</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_I2S5_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x3C4</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_I2C4_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x3C8</span> =&gt; <span class="ident">_reserved30</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x8</span>]),
        (<span class="number">0x3D0</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_AHUB_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x3D4</span> =&gt; <span class="ident">_reserved31</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x10</span>]),
        (<span class="number">0x3E4</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_HDA2CODEC_2X_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x3E8</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_ACTMON_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x3EC</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x3F0</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH2_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x3F4</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH3_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x3F8</span> =&gt; <span class="ident">_reserved32</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x4</span>]),
        (<span class="number">0x3FC</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_I2C_SLOW_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x400</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_SYS_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x404</span> =&gt; <span class="ident">_reserved33</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0xC</span>]),
        (<span class="number">0x410</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_SOR1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x414</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_SOR0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x418</span> =&gt; <span class="ident">_reserved34</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x8</span>]),
        (<span class="number">0x420</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_SATA_OOB_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x424</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_SATA_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x428</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_HDA_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x42C</span> =&gt; <span class="ident">_reserved35</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x4</span>]),
        (<span class="number">0x430</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_RST_DEV_V_SET_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x434</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_RST_DEV_V_CLR_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x438</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_RST_DEV_W_SET_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x43C</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_RST_DEV_W_CLR_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x440</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_ENB_V_SET_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x444</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x448</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_ENB_W_SET_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x44C</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x450</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x454</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x458</span> =&gt; <span class="ident">_reserved36</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x8</span>]),
        (<span class="number">0x460</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x464</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x468</span> =&gt; <span class="ident">_reserved37</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x8</span>]),
        (<span class="number">0x470</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x474</span> =&gt; <span class="ident">_reserved38</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x4</span>]),
        (<span class="number">0x478</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_INTSTATUS_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x47C</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_INTMASK_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x480</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x484</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x488</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x48C</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLE_AUX_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x490</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_SATA_PLL_CFG0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x494</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_SATA_PLL_CFG1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x498</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PCIE_PLL_CFG_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x49C</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x4A0</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x4A4</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S2_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x4A8</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S3_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x4AC</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S4_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x4B0</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S5_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x4B4</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_SPDIF_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x4B8</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLD2_BASE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x4BC</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLD2_MISC_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x4C0</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_UTMIP_PLL_CFG3_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x4C4</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLREFE_BASE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x4C8</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLREFE_MISC_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x4CC</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLREFE_OUT_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x4D0</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x4D4</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x4D8</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x4DC</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x4E0</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CPU_FINETRIM_F_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x4E4</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CPU_FINETRIM_R_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x4E8</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLC2_BASE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x4EC</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLC2_MISC_0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x4F0</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLC2_MISC_1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x4F4</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLC2_MISC_2_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x4F8</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLC2_MISC_3_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x4FC</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLC3_BASE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x500</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLC3_MISC_0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x504</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLC3_MISC_1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x508</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLC3_MISC_2_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x50C</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLC3_MISC_3_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x510</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLX_MISC_1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x514</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLX_MISC_2_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x518</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLX_MISC_3_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x51C</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_XUSBIO_PLL_CFG0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x520</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_XUSBIO_PLL_CFG1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x524</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLE_AUX1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x528</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLP_RESHIFT_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x52C</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_UTMIPLL_HW_PWRDN_CFG0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x530</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLU_HW_PWRDN_CFG0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x534</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_XUSB_PLL_CFG0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x538</span> =&gt; <span class="ident">_reserved39</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x4</span>]),
        (<span class="number">0x53C</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_CPU_MISC_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x540</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_CPUG_MISC_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x544</span> =&gt; <span class="ident">_reserved40</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x4</span>]),
        (<span class="number">0x548</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x54C</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLX_SW_RAMP_CFG_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x550</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x554</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x558</span> =&gt; <span class="ident">_reserved41</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x4</span>]),
        (<span class="number">0x55C</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_SPARE_REG0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x560</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x564</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC2_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x568</span> =&gt; <span class="ident">_reserved42</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x8</span>]),
        (<span class="number">0x570</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLD2_SS_CFG_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x574</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLD2_SS_CTRL1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x578</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLD2_SS_CTRL2_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x57C</span> =&gt; <span class="ident">_reserved43</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x14</span>]),
        (<span class="number">0x590</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLDP_BASE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x594</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLDP_MISC_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x598</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLDP_SS_CFG_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x59C</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLDP_SS_CTRL1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x5A0</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLDP_SS_CTRL2_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x5A4</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLC4_BASE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x5A8</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLC4_MISC_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x5AC</span> =&gt; <span class="ident">_reserved44</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x18</span>]),
        (<span class="number">0x5C4</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SPARE0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x5C8</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SPARE1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x5CC</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_GPU_ISOB_CTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x5D0</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLC_MISC_2_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x5D4</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLC_MISC_3_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x5D8</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLA_MISC2_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x5DC</span> =&gt; <span class="ident">_reserved45</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x8</span>]),
        (<span class="number">0x5E4</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLC4_OUT_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x5E8</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLMB_BASE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x5EC</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLMB_MISC1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x5F0</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLX_MISC_4_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x5F4</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLX_MISC_5_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x5F8</span> =&gt; <span class="ident">_reserved46</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x8</span>]),
        (<span class="number">0x600</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_XUSB_CORE_HOST_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x604</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_XUSB_FALCON_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x608</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_XUSB_FS_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x60C</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_XUSB_CORE_DEV_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x610</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_XUSB_SS_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x614</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_CILAB_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x618</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_CILCD_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x61C</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_CILEF_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x620</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_DSIA_LP_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x624</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_DSIB_LP_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x628</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_ENTROPY_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x62C</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_REF_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x630</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_SOC_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x634</span> =&gt; <span class="ident">_reserved47</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0xC</span>]),
        (<span class="number">0x640</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_EMC_LATENCY_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x644</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_SOC_THERM_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x648</span> =&gt; <span class="ident">_reserved48</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x4</span>]),
        (<span class="number">0x64C</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_DMIC1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x650</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_DMIC2_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x654</span> =&gt; <span class="ident">_reserved49</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x4</span>]),
        (<span class="number">0x658</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR2_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x65C</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_I2C6_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x660</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_MIPIBIF_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x664</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x668</span> =&gt; <span class="ident">_reserved50</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x4</span>]),
        (<span class="number">0x66C</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_UART_FST_MIPI_CAL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x670</span> =&gt; <span class="ident">_reserved51</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x8</span>]),
        (<span class="number">0x678</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_VIC_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x67C</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLP_OUTC_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x680</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLP_MISC1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x684</span> =&gt; <span class="ident">_reserved52</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x8</span>]),
        (<span class="number">0x68C</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_EMC_DIV_CLK_SHAPER_CTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x690</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_EMC_PLLC_SHAPER_CTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x694</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC_LEGACY_TM_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x698</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_NVDEC_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x69C</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_NVJPG_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x6A0</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_NVENC_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x6A4</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLA1_BASE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x6A8</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLA1_MISC_0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x6AC</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLA1_MISC_1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x6B0</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLA1_MISC_2_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x6B4</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_PLLA1_MISC_3_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x6B8</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC3_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x6BC</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_DMIC3_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x6C0</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_APE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x6C4</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_QSPI_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x6C8</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_VI_I2C_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x6CC</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_USB2_HSIC_TRK_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x6D0</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_PEX_SATA_USB_RX_BYP_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x6D4</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_MAUD_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x6D8</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_TSECB_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x6DC</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_CPUG_MISC1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x6E0</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_ACLK_BURST_POLICY_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x6E4</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_SUPER_ACLK_DIVIDER_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x6E8</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_NVENC_SUPER_CLK_DIVIDER_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x6EC</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_VI_SUPER_CLK_DIVIDER_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x6F0</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_VIC_SUPER_CLK_DIVIDER_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x6F4</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_NVDEC_SUPER_CLK_DIVIDER_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x6F8</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_ISP_SUPER_CLK_DIVIDER_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x6FC</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_ISPB_SUPER_CLK_DIVIDER_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x700</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_NVJPG_SUPER_CLK_DIVIDER_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x704</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_SE_SUPER_CLK_DIVIDER_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x708</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_TSEC_SUPER_CLK_DIVIDER_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x70C</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_TSECB_SUPER_CLK_DIVIDER_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x710</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_UARTAPE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x714</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_CPUG_MISC2_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x718</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_DBGAPB_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x71C</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_CCPLEX_CC4_RET_CLK_ENB_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x720</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_ACTMON_CPU_CLK_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x724</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_CLK_SOURCE_EMC_SAFE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x728</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_SDMMC2_PLLC4_OUT0_SHAPER_CTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x72C</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_SDMMC2_PLLC4_OUT1_SHAPER_CTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x730</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_SDMMC2_PLLC4_OUT2_SHAPER_CTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x734</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_SDMMC2_DIV_CLK_SHAPER_CTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x738</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_SDMMC4_PLLC4_OUT0_SHAPER_CTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x73C</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_SDMMC4_PLLC4_OUT1_SHAPER_CTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x740</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_SDMMC4_PLLC4_OUT2_SHAPER_CTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x744</span> =&gt; <span class="kw">pub</span> <span class="ident">CLK_RST_CONTROLLER_SDMMC4_DIV_CLK_SHAPER_CTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x748</span> =&gt; @<span class="ident">END</span>),
    }
}

<span class="macro">assert_eq_size!</span>(<span class="ident">Registers</span>, [<span class="ident">u8</span>; <span class="number">0x748</span>]);
</code></pre></div>
</section></div></main><div id="rustdoc-vars" data-root-path="../../../" data-current-crate="libtegra" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.63.0-nightly (ca122c7eb 2022-06-13)" ></div>
</body></html>