Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Nov 16 11:31:06 2023
| Host         : DESKTOP-CPLDPO1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Calculator_Top_control_sets_placed.rpt
| Design       : Calculator_Top
| Device       : xc7z007s
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    54 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |    12 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              42 |           12 |
| No           | No                    | Yes                    |              39 |           23 |
| No           | Yes                   | No                     |               4 |            1 |
| Yes          | No                    | No                     |               4 |            2 |
| Yes          | No                    | Yes                    |              73 |           38 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+--------------------------------------+---------------------------+------------------+----------------+
|      Clock Signal     |             Enable Signal            |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+-----------------------+--------------------------------------+---------------------------+------------------+----------------+
|  clk_IBUF_BUFG        |                                      | cpu/ir/temp_reg[3]_1[0]   |                4 |              4 |
|  clk_IBUF_BUFG        | key_pad/key_value[3]_i_1_n_0         | reset_p_IBUF              |                1 |              4 |
|  clk_IBUF_BUFG        | cpu/c_block/ring_12/temp_reg[3]_3[0] | reset_p_IBUF              |                1 |              4 |
|  clk_IBUF_BUFG        | cpu/ir/temp_reg[3]_4[0]              | reset_p_IBUF              |                3 |              4 |
|  clk_IBUF_BUFG        | cpu/ir/temp_reg[5][0]                | reset_p_IBUF              |                3 |              4 |
|  clk_IBUF_BUFG        | cpu/ir/temp_reg[3]_2[0]              | reset_p_IBUF              |                2 |              4 |
|  clk_IBUF_BUFG        | cpu/ir/register_temp_reg[1]_0[0]     | reset_p_IBUF              |                3 |              4 |
|  clk_IBUF_BUFG        | cpu/ir/register_temp_reg[7]_3[0]     | reset_p_IBUF              |                3 |              4 |
| ~clk_IBUF_BUFG        | fnd/ring1/E[0]                       |                           |                2 |              4 |
|  fnd/clk_1ms_reg[16]  |                                      | fnd/ring1/temp[3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG        | key_pad/nolabel_line35/E[0]          | reset_p_IBUF              |                2 |              5 |
|  key_pad/key_valid__0 |                                      |                           |                2 |              5 |
|  clk_IBUF_BUFG        | key_pad/col[3]_i_1_n_0               | reset_p_IBUF              |                3 |              8 |
|  clk_IBUF_BUFG        | cpu/c_block/ring_12/pc_oen           | reset_p_IBUF              |                2 |              8 |
|  clk_IBUF_BUFG        | cpu/c_block/ring_12/E[0]             | reset_p_IBUF              |                8 |              8 |
|  clk_IBUF_BUFG        | cpu/c_block/ring_12/Q[0]             | reset_p_IBUF              |                4 |              8 |
|  clk_IBUF_BUFG        | cpu/ir/E[0]                          | reset_p_IBUF              |                3 |              8 |
| ~clk_IBUF_BUFG        |                                      | reset_p_IBUF              |                5 |             12 |
|  clk_IBUF_BUFG        |                                      | reset_p_IBUF              |               14 |             23 |
|  clk_IBUF_BUFG        |                                      |                           |               10 |             37 |
+-----------------------+--------------------------------------+---------------------------+------------------+----------------+


