\doxysubsubsection{SMARTCARD\+\_\+\+Exported\+\_\+\+Constants}
\hypertarget{group___s_m_a_r_t_c_a_r_d___exported___constants}{}\label{group___s_m_a_r_t_c_a_r_d___exported___constants}\index{SMARTCARD\_Exported\_Constants@{SMARTCARD\_Exported\_Constants}}
\doxysubsubsubsubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___s_m_a_r_t_c_a_r_d___word___length}{SMARTCARD\+\_\+\+Word\+\_\+\+Length}}
\item 
\mbox{\hyperlink{group___s_m_a_r_t_c_a_r_d___stop___bits}{SMARTCARD\+\_\+\+Stop\+\_\+\+Bits}}
\item 
\mbox{\hyperlink{group___s_m_a_r_t_c_a_r_d___parity}{SMARTCARD\+\_\+\+Parity}}
\item 
\mbox{\hyperlink{group___s_m_a_r_t_c_a_r_d___mode}{SMARTCARD\+\_\+\+Mode}}
\item 
\mbox{\hyperlink{group___s_m_a_r_t_c_a_r_d___clock___polarity}{SMARTCARD\+\_\+\+Clock\+\_\+\+Polarity}}
\item 
\mbox{\hyperlink{group___s_m_a_r_t_c_a_r_d___clock___phase}{SMARTCARD\+\_\+\+Clock\+\_\+\+Phase}}
\item 
\mbox{\hyperlink{group___s_m_a_r_t_c_a_r_d___last___bit}{SMARTCARD\+\_\+\+Last\+\_\+\+Bit}}
\item 
\mbox{\hyperlink{group___smart_card___n_a_c_k___state}{Smart\+Card\+\_\+\+NACK\+\_\+\+State}}
\item 
\mbox{\hyperlink{group___smart_card___d_m_a___requests}{Smart\+Card\+\_\+\+DMA\+\_\+\+Requests}}
\item 
\mbox{\hyperlink{group___smart_card___flags}{Smart\+Card\+\_\+\+Flags}}
\item 
\mbox{\hyperlink{group___smart_card___interrupt__definition}{Smart\+Card\+\_\+\+Interrupt\+\_\+definition}}
\end{DoxyCompactItemize}


\doxysubsubsubsection{Detailed Description}
\input{group___s_m_a_r_t_c_a_r_d___word___length}
\input{group___s_m_a_r_t_c_a_r_d___stop___bits}
\input{group___s_m_a_r_t_c_a_r_d___parity}
\input{group___s_m_a_r_t_c_a_r_d___mode}
\input{group___s_m_a_r_t_c_a_r_d___clock___polarity}
\input{group___s_m_a_r_t_c_a_r_d___clock___phase}
\input{group___s_m_a_r_t_c_a_r_d___last___bit}
\input{group___smart_card___n_a_c_k___state}
\input{group___smart_card___d_m_a___requests}
\input{group___smart_card___flags}
\input{group___smart_card___interrupt__definition}
