<profile>

<section name = "Vitis HLS Report for 'ConvWeightToArray'" level="0">
<item name = "Date">Mon Mar 10 15:36:52 2025
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">SDA</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplusHBM</item>
<item name = "Target device">xcvu35p_CIV-fsvh2892-3-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 3.040 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 2307, 10.000 ns, 23.070 us, 1, 2307, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2_fu_112">ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2, 2306, 2306, 23.060 us, 23.060 us, 2306, 2306, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 4, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 41, 334, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 239, -</column>
<column name="Register">-, -, 36, -, -</column>
<specialColumn name="Available SLR">1344, 2976, 871680, 435840, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">2688, 5952, 1743360, 871680, 640</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2_fu_112">ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2, 0, 0, 41, 334, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state2_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="Conv_SA_W_10_write">9, 2, 1, 2</column>
<column name="Conv_SA_W_11_write">9, 2, 1, 2</column>
<column name="Conv_SA_W_12_write">9, 2, 1, 2</column>
<column name="Conv_SA_W_13_write">9, 2, 1, 2</column>
<column name="Conv_SA_W_14_write">9, 2, 1, 2</column>
<column name="Conv_SA_W_15_write">9, 2, 1, 2</column>
<column name="Conv_SA_W_1_write">9, 2, 1, 2</column>
<column name="Conv_SA_W_2_write">9, 2, 1, 2</column>
<column name="Conv_SA_W_3_write">9, 2, 1, 2</column>
<column name="Conv_SA_W_4_write">9, 2, 1, 2</column>
<column name="Conv_SA_W_5_write">9, 2, 1, 2</column>
<column name="Conv_SA_W_6_write">9, 2, 1, 2</column>
<column name="Conv_SA_W_7_write">9, 2, 1, 2</column>
<column name="Conv_SA_W_8_write">9, 2, 1, 2</column>
<column name="Conv_SA_W_9_write">9, 2, 1, 2</column>
<column name="Conv_SA_W_write">9, 2, 1, 2</column>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="fifo_conv_w_1_read">9, 2, 1, 2</column>
<column name="fifo_conv_w_2_read">9, 2, 1, 2</column>
<column name="fifo_conv_w_3_read">9, 2, 1, 2</column>
<column name="fifo_conv_w_read">9, 2, 1, 2</column>
<column name="mode_blk_n">9, 2, 1, 2</column>
<column name="mode_c67_blk_n">9, 2, 1, 2</column>
<column name="num_w_sa_loc_c_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2_fu_112_ap_start_reg">1, 0, 1, 0</column>
<column name="mode_8_reg_166">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_reg_170">30, 0, 32, 2</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, ConvWeightToArray, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, ConvWeightToArray, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, ConvWeightToArray, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, ConvWeightToArray, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, ConvWeightToArray, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, ConvWeightToArray, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, ConvWeightToArray, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, ConvWeightToArray, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, ConvWeightToArray, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, ConvWeightToArray, return value</column>
<column name="fifo_conv_w_dout">in, 512, ap_fifo, fifo_conv_w, pointer</column>
<column name="fifo_conv_w_num_data_valid">in, 4, ap_fifo, fifo_conv_w, pointer</column>
<column name="fifo_conv_w_fifo_cap">in, 4, ap_fifo, fifo_conv_w, pointer</column>
<column name="fifo_conv_w_empty_n">in, 1, ap_fifo, fifo_conv_w, pointer</column>
<column name="fifo_conv_w_read">out, 1, ap_fifo, fifo_conv_w, pointer</column>
<column name="fifo_conv_w_1_dout">in, 512, ap_fifo, fifo_conv_w_1, pointer</column>
<column name="fifo_conv_w_1_num_data_valid">in, 4, ap_fifo, fifo_conv_w_1, pointer</column>
<column name="fifo_conv_w_1_fifo_cap">in, 4, ap_fifo, fifo_conv_w_1, pointer</column>
<column name="fifo_conv_w_1_empty_n">in, 1, ap_fifo, fifo_conv_w_1, pointer</column>
<column name="fifo_conv_w_1_read">out, 1, ap_fifo, fifo_conv_w_1, pointer</column>
<column name="fifo_conv_w_2_dout">in, 512, ap_fifo, fifo_conv_w_2, pointer</column>
<column name="fifo_conv_w_2_num_data_valid">in, 4, ap_fifo, fifo_conv_w_2, pointer</column>
<column name="fifo_conv_w_2_fifo_cap">in, 4, ap_fifo, fifo_conv_w_2, pointer</column>
<column name="fifo_conv_w_2_empty_n">in, 1, ap_fifo, fifo_conv_w_2, pointer</column>
<column name="fifo_conv_w_2_read">out, 1, ap_fifo, fifo_conv_w_2, pointer</column>
<column name="fifo_conv_w_3_dout">in, 512, ap_fifo, fifo_conv_w_3, pointer</column>
<column name="fifo_conv_w_3_num_data_valid">in, 4, ap_fifo, fifo_conv_w_3, pointer</column>
<column name="fifo_conv_w_3_fifo_cap">in, 4, ap_fifo, fifo_conv_w_3, pointer</column>
<column name="fifo_conv_w_3_empty_n">in, 1, ap_fifo, fifo_conv_w_3, pointer</column>
<column name="fifo_conv_w_3_read">out, 1, ap_fifo, fifo_conv_w_3, pointer</column>
<column name="Conv_SA_W_din">out, 128, ap_fifo, Conv_SA_W, pointer</column>
<column name="Conv_SA_W_num_data_valid">in, 4, ap_fifo, Conv_SA_W, pointer</column>
<column name="Conv_SA_W_fifo_cap">in, 4, ap_fifo, Conv_SA_W, pointer</column>
<column name="Conv_SA_W_full_n">in, 1, ap_fifo, Conv_SA_W, pointer</column>
<column name="Conv_SA_W_write">out, 1, ap_fifo, Conv_SA_W, pointer</column>
<column name="Conv_SA_W_1_din">out, 128, ap_fifo, Conv_SA_W_1, pointer</column>
<column name="Conv_SA_W_1_num_data_valid">in, 4, ap_fifo, Conv_SA_W_1, pointer</column>
<column name="Conv_SA_W_1_fifo_cap">in, 4, ap_fifo, Conv_SA_W_1, pointer</column>
<column name="Conv_SA_W_1_full_n">in, 1, ap_fifo, Conv_SA_W_1, pointer</column>
<column name="Conv_SA_W_1_write">out, 1, ap_fifo, Conv_SA_W_1, pointer</column>
<column name="Conv_SA_W_2_din">out, 128, ap_fifo, Conv_SA_W_2, pointer</column>
<column name="Conv_SA_W_2_num_data_valid">in, 4, ap_fifo, Conv_SA_W_2, pointer</column>
<column name="Conv_SA_W_2_fifo_cap">in, 4, ap_fifo, Conv_SA_W_2, pointer</column>
<column name="Conv_SA_W_2_full_n">in, 1, ap_fifo, Conv_SA_W_2, pointer</column>
<column name="Conv_SA_W_2_write">out, 1, ap_fifo, Conv_SA_W_2, pointer</column>
<column name="Conv_SA_W_3_din">out, 128, ap_fifo, Conv_SA_W_3, pointer</column>
<column name="Conv_SA_W_3_num_data_valid">in, 4, ap_fifo, Conv_SA_W_3, pointer</column>
<column name="Conv_SA_W_3_fifo_cap">in, 4, ap_fifo, Conv_SA_W_3, pointer</column>
<column name="Conv_SA_W_3_full_n">in, 1, ap_fifo, Conv_SA_W_3, pointer</column>
<column name="Conv_SA_W_3_write">out, 1, ap_fifo, Conv_SA_W_3, pointer</column>
<column name="Conv_SA_W_4_din">out, 128, ap_fifo, Conv_SA_W_4, pointer</column>
<column name="Conv_SA_W_4_num_data_valid">in, 4, ap_fifo, Conv_SA_W_4, pointer</column>
<column name="Conv_SA_W_4_fifo_cap">in, 4, ap_fifo, Conv_SA_W_4, pointer</column>
<column name="Conv_SA_W_4_full_n">in, 1, ap_fifo, Conv_SA_W_4, pointer</column>
<column name="Conv_SA_W_4_write">out, 1, ap_fifo, Conv_SA_W_4, pointer</column>
<column name="Conv_SA_W_5_din">out, 128, ap_fifo, Conv_SA_W_5, pointer</column>
<column name="Conv_SA_W_5_num_data_valid">in, 4, ap_fifo, Conv_SA_W_5, pointer</column>
<column name="Conv_SA_W_5_fifo_cap">in, 4, ap_fifo, Conv_SA_W_5, pointer</column>
<column name="Conv_SA_W_5_full_n">in, 1, ap_fifo, Conv_SA_W_5, pointer</column>
<column name="Conv_SA_W_5_write">out, 1, ap_fifo, Conv_SA_W_5, pointer</column>
<column name="Conv_SA_W_6_din">out, 128, ap_fifo, Conv_SA_W_6, pointer</column>
<column name="Conv_SA_W_6_num_data_valid">in, 4, ap_fifo, Conv_SA_W_6, pointer</column>
<column name="Conv_SA_W_6_fifo_cap">in, 4, ap_fifo, Conv_SA_W_6, pointer</column>
<column name="Conv_SA_W_6_full_n">in, 1, ap_fifo, Conv_SA_W_6, pointer</column>
<column name="Conv_SA_W_6_write">out, 1, ap_fifo, Conv_SA_W_6, pointer</column>
<column name="Conv_SA_W_7_din">out, 128, ap_fifo, Conv_SA_W_7, pointer</column>
<column name="Conv_SA_W_7_num_data_valid">in, 4, ap_fifo, Conv_SA_W_7, pointer</column>
<column name="Conv_SA_W_7_fifo_cap">in, 4, ap_fifo, Conv_SA_W_7, pointer</column>
<column name="Conv_SA_W_7_full_n">in, 1, ap_fifo, Conv_SA_W_7, pointer</column>
<column name="Conv_SA_W_7_write">out, 1, ap_fifo, Conv_SA_W_7, pointer</column>
<column name="Conv_SA_W_8_din">out, 128, ap_fifo, Conv_SA_W_8, pointer</column>
<column name="Conv_SA_W_8_num_data_valid">in, 4, ap_fifo, Conv_SA_W_8, pointer</column>
<column name="Conv_SA_W_8_fifo_cap">in, 4, ap_fifo, Conv_SA_W_8, pointer</column>
<column name="Conv_SA_W_8_full_n">in, 1, ap_fifo, Conv_SA_W_8, pointer</column>
<column name="Conv_SA_W_8_write">out, 1, ap_fifo, Conv_SA_W_8, pointer</column>
<column name="Conv_SA_W_9_din">out, 128, ap_fifo, Conv_SA_W_9, pointer</column>
<column name="Conv_SA_W_9_num_data_valid">in, 4, ap_fifo, Conv_SA_W_9, pointer</column>
<column name="Conv_SA_W_9_fifo_cap">in, 4, ap_fifo, Conv_SA_W_9, pointer</column>
<column name="Conv_SA_W_9_full_n">in, 1, ap_fifo, Conv_SA_W_9, pointer</column>
<column name="Conv_SA_W_9_write">out, 1, ap_fifo, Conv_SA_W_9, pointer</column>
<column name="Conv_SA_W_10_din">out, 128, ap_fifo, Conv_SA_W_10, pointer</column>
<column name="Conv_SA_W_10_num_data_valid">in, 4, ap_fifo, Conv_SA_W_10, pointer</column>
<column name="Conv_SA_W_10_fifo_cap">in, 4, ap_fifo, Conv_SA_W_10, pointer</column>
<column name="Conv_SA_W_10_full_n">in, 1, ap_fifo, Conv_SA_W_10, pointer</column>
<column name="Conv_SA_W_10_write">out, 1, ap_fifo, Conv_SA_W_10, pointer</column>
<column name="Conv_SA_W_11_din">out, 128, ap_fifo, Conv_SA_W_11, pointer</column>
<column name="Conv_SA_W_11_num_data_valid">in, 4, ap_fifo, Conv_SA_W_11, pointer</column>
<column name="Conv_SA_W_11_fifo_cap">in, 4, ap_fifo, Conv_SA_W_11, pointer</column>
<column name="Conv_SA_W_11_full_n">in, 1, ap_fifo, Conv_SA_W_11, pointer</column>
<column name="Conv_SA_W_11_write">out, 1, ap_fifo, Conv_SA_W_11, pointer</column>
<column name="Conv_SA_W_12_din">out, 128, ap_fifo, Conv_SA_W_12, pointer</column>
<column name="Conv_SA_W_12_num_data_valid">in, 4, ap_fifo, Conv_SA_W_12, pointer</column>
<column name="Conv_SA_W_12_fifo_cap">in, 4, ap_fifo, Conv_SA_W_12, pointer</column>
<column name="Conv_SA_W_12_full_n">in, 1, ap_fifo, Conv_SA_W_12, pointer</column>
<column name="Conv_SA_W_12_write">out, 1, ap_fifo, Conv_SA_W_12, pointer</column>
<column name="Conv_SA_W_13_din">out, 128, ap_fifo, Conv_SA_W_13, pointer</column>
<column name="Conv_SA_W_13_num_data_valid">in, 4, ap_fifo, Conv_SA_W_13, pointer</column>
<column name="Conv_SA_W_13_fifo_cap">in, 4, ap_fifo, Conv_SA_W_13, pointer</column>
<column name="Conv_SA_W_13_full_n">in, 1, ap_fifo, Conv_SA_W_13, pointer</column>
<column name="Conv_SA_W_13_write">out, 1, ap_fifo, Conv_SA_W_13, pointer</column>
<column name="Conv_SA_W_14_din">out, 128, ap_fifo, Conv_SA_W_14, pointer</column>
<column name="Conv_SA_W_14_num_data_valid">in, 4, ap_fifo, Conv_SA_W_14, pointer</column>
<column name="Conv_SA_W_14_fifo_cap">in, 4, ap_fifo, Conv_SA_W_14, pointer</column>
<column name="Conv_SA_W_14_full_n">in, 1, ap_fifo, Conv_SA_W_14, pointer</column>
<column name="Conv_SA_W_14_write">out, 1, ap_fifo, Conv_SA_W_14, pointer</column>
<column name="Conv_SA_W_15_din">out, 128, ap_fifo, Conv_SA_W_15, pointer</column>
<column name="Conv_SA_W_15_num_data_valid">in, 4, ap_fifo, Conv_SA_W_15, pointer</column>
<column name="Conv_SA_W_15_fifo_cap">in, 4, ap_fifo, Conv_SA_W_15, pointer</column>
<column name="Conv_SA_W_15_full_n">in, 1, ap_fifo, Conv_SA_W_15, pointer</column>
<column name="Conv_SA_W_15_write">out, 1, ap_fifo, Conv_SA_W_15, pointer</column>
<column name="p_read">in, 30, ap_none, p_read, scalar</column>
<column name="mode_dout">in, 1, ap_fifo, mode, pointer</column>
<column name="mode_num_data_valid">in, 3, ap_fifo, mode, pointer</column>
<column name="mode_fifo_cap">in, 3, ap_fifo, mode, pointer</column>
<column name="mode_empty_n">in, 1, ap_fifo, mode, pointer</column>
<column name="mode_read">out, 1, ap_fifo, mode, pointer</column>
<column name="num_w_sa_loc_c_din">out, 30, ap_fifo, num_w_sa_loc_c, pointer</column>
<column name="num_w_sa_loc_c_num_data_valid">in, 3, ap_fifo, num_w_sa_loc_c, pointer</column>
<column name="num_w_sa_loc_c_fifo_cap">in, 3, ap_fifo, num_w_sa_loc_c, pointer</column>
<column name="num_w_sa_loc_c_full_n">in, 1, ap_fifo, num_w_sa_loc_c, pointer</column>
<column name="num_w_sa_loc_c_write">out, 1, ap_fifo, num_w_sa_loc_c, pointer</column>
<column name="mode_c67_din">out, 1, ap_fifo, mode_c67, pointer</column>
<column name="mode_c67_num_data_valid">in, 3, ap_fifo, mode_c67, pointer</column>
<column name="mode_c67_fifo_cap">in, 3, ap_fifo, mode_c67, pointer</column>
<column name="mode_c67_full_n">in, 1, ap_fifo, mode_c67, pointer</column>
<column name="mode_c67_write">out, 1, ap_fifo, mode_c67, pointer</column>
</table>
</item>
</section>
</profile>
