# ğŸš¦ FPGA-Based Traffic Light Controller using Verilog  

## ğŸ” **About the Project**
Smart FPGA-based traffic control system designed using **Verilog HDL** for real-time intersection management.  
Implements **Finite State Machine (FSM)** logic for smooth, timed light transitions and reduced congestion.  

---

## âš™ï¸ **Tools & Technologies**
ğŸ§  Verilog HDL 
â€¢ ğŸ–¥ï¸ Xilinx Vivado / ModelSim
â€¢ ğŸ”Œ FPGA (Spartan Series) 
â€¢ ğŸ’¡ Digital Logic Design  

---

## ğŸ§© **Key Features**
âœ… 6-State FSM-based traffic control  
âœ… Precise signal timing using synchronous counters  
âœ… Optimized for real-time FPGA deployment  
âœ… Compact and efficient Verilog architecture  
âœ… Ready for simulation, synthesis, and hardware testing  

---

## ğŸ”§ **Design Highlights**
- FSM handles **Red, Yellow, Green** lights for 4 directions (M1, M2, MT, S).  
- **3-bit signal encoding** â†’ 001(Green), 010(Yellow), 100(Red).  
- Designed with **timing control**: 7s Green, 2s Yellow, 5s Turn, 3s Side Green.  
- Simulated and verified using **ModelSim / Xilinx Vivado**.  

---


