{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1631583994722 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1631583994723 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 14 09:46:34 2021 " "Processing started: Tue Sep 14 09:46:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1631583994723 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1631583994723 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ov5640_rgb565_lcd -c ov5640_rgb565_lcd " "Command: quartus_sta ov5640_rgb565_lcd -c ov5640_rgb565_lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1631583994723 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1631583994814 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1631583994975 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1631583995007 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1631583995008 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_aol1 " "Entity dcfifo_aol1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe4\|dffe5a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe4\|dffe5a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995265 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1631583995265 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nnl1 " "Entity dcfifo_nnl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe11\|dffe12a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995265 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1631583995265 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1631583995265 ""}
{ "Info" "ISTA_SDC_FOUND" "ov5640_rgb565_lcd.out.sdc " "Reading SDC File: 'ov5640_rgb565_lcd.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1631583995270 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_rgb565_lcd.out.sdc 52 i2c_dri:u_i2c_dri\|dri_clk register " "Ignored filter at ov5640_rgb565_lcd.out.sdc(52): i2c_dri:u_i2c_dri\|dri_clk could not be matched with a register" {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1631583995272 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock ov5640_rgb565_lcd.out.sdc 52 Argument <targets> is an empty collection " "Ignored create_generated_clock at ov5640_rgb565_lcd.out.sdc(52): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{dri_clk\} -source \[get_pins \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -divide_by 400 -master_clock \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \[get_registers \{i2c_dri:u_i2c_dri\|dri_clk\}\]  " "create_generated_clock -name \{dri_clk\} -source \[get_pins \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -divide_by 400 -master_clock \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \[get_registers \{i2c_dri:u_i2c_dri\|dri_clk\}\] " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995272 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1631583995272 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_rgb565_lcd.out.sdc 53 lcd:u_lcd\|clk_div:u_clk_div\|clk_10m register " "Ignored filter at ov5640_rgb565_lcd.out.sdc(53): lcd:u_lcd\|clk_div:u_clk_div\|clk_10m could not be matched with a register" {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1631583995273 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock ov5640_rgb565_lcd.out.sdc 53 Argument <targets> is an empty collection " "Ignored create_generated_clock at ov5640_rgb565_lcd.out.sdc(53): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{clk_10m\} -source \[get_pins \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -divide_by 10 -master_clock \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \[get_registers \{lcd:u_lcd\|clk_div:u_clk_div\|clk_10m\}\]  " "create_generated_clock -name \{clk_10m\} -source \[get_pins \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -divide_by 10 -master_clock \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \[get_registers \{lcd:u_lcd\|clk_div:u_clk_div\|clk_10m\}\] " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995273 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1631583995273 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_rgb565_lcd.out.sdc 66 clk_10m clock " "Ignored filter at ov5640_rgb565_lcd.out.sdc(66): clk_10m could not be matched with a clock" {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1631583995273 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 66 Argument -rise_from with value \[get_clocks \{clk_10m\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(66): Argument -rise_from with value \[get_clocks \{clk_10m\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk_10m\}\] -rise_to \[get_clocks \{clk_10m\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{clk_10m\}\] -rise_to \[get_clocks \{clk_10m\}\]  0.030  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995273 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1631583995273 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 66 Argument -rise_to with value \[get_clocks \{clk_10m\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(66): Argument -rise_to with value \[get_clocks \{clk_10m\}\] contains zero elements" {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1631583995273 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 67 Argument -rise_from with value \[get_clocks \{clk_10m\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(67): Argument -rise_from with value \[get_clocks \{clk_10m\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk_10m\}\] -fall_to \[get_clocks \{clk_10m\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{clk_10m\}\] -fall_to \[get_clocks \{clk_10m\}\]  0.030  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995273 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1631583995273 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 67 Argument -fall_to with value \[get_clocks \{clk_10m\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(67): Argument -fall_to with value \[get_clocks \{clk_10m\}\] contains zero elements" {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1631583995274 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 68 Argument -rise_from with value \[get_clocks \{clk_10m\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(68): Argument -rise_from with value \[get_clocks \{clk_10m\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk_10m\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{clk_10m\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995274 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1631583995274 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 69 Argument -rise_from with value \[get_clocks \{clk_10m\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(69): Argument -rise_from with value \[get_clocks \{clk_10m\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk_10m\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{clk_10m\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995274 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1631583995274 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 70 Argument -rise_from with value \[get_clocks \{clk_10m\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(70): Argument -rise_from with value \[get_clocks \{clk_10m\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk_10m\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{clk_10m\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995274 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1631583995274 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 71 Argument -rise_from with value \[get_clocks \{clk_10m\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(71): Argument -rise_from with value \[get_clocks \{clk_10m\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk_10m\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{clk_10m\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995274 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1631583995274 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 72 Argument -fall_from with value \[get_clocks \{clk_10m\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(72): Argument -fall_from with value \[get_clocks \{clk_10m\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk_10m\}\] -rise_to \[get_clocks \{clk_10m\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{clk_10m\}\] -rise_to \[get_clocks \{clk_10m\}\]  0.030  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995274 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1631583995274 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 72 Argument -rise_to with value \[get_clocks \{clk_10m\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(72): Argument -rise_to with value \[get_clocks \{clk_10m\}\] contains zero elements" {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1631583995275 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 73 Argument -fall_from with value \[get_clocks \{clk_10m\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(73): Argument -fall_from with value \[get_clocks \{clk_10m\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk_10m\}\] -fall_to \[get_clocks \{clk_10m\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{clk_10m\}\] -fall_to \[get_clocks \{clk_10m\}\]  0.030  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995275 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1631583995275 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 73 Argument -fall_to with value \[get_clocks \{clk_10m\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(73): Argument -fall_to with value \[get_clocks \{clk_10m\}\] contains zero elements" {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1631583995275 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 74 Argument -fall_from with value \[get_clocks \{clk_10m\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(74): Argument -fall_from with value \[get_clocks \{clk_10m\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk_10m\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{clk_10m\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995275 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1631583995275 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 75 Argument -fall_from with value \[get_clocks \{clk_10m\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(75): Argument -fall_from with value \[get_clocks \{clk_10m\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk_10m\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{clk_10m\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995275 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1631583995275 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 76 Argument -fall_from with value \[get_clocks \{clk_10m\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(76): Argument -fall_from with value \[get_clocks \{clk_10m\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk_10m\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{clk_10m\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995275 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1631583995275 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 77 Argument -fall_from with value \[get_clocks \{clk_10m\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(77): Argument -fall_from with value \[get_clocks \{clk_10m\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk_10m\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{clk_10m\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995275 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1631583995275 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_rgb565_lcd.out.sdc 78 dri_clk clock " "Ignored filter at ov5640_rgb565_lcd.out.sdc(78): dri_clk could not be matched with a clock" {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1631583995276 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 78 Argument -rise_from with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(78): Argument -rise_from with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{dri_clk\}\] -rise_to \[get_clocks \{dri_clk\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{dri_clk\}\] -rise_to \[get_clocks \{dri_clk\}\]  0.030  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995276 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1631583995276 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 78 Argument -rise_to with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(78): Argument -rise_to with value \[get_clocks \{dri_clk\}\] contains zero elements" {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1631583995276 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 79 Argument -rise_from with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(79): Argument -rise_from with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{dri_clk\}\] -fall_to \[get_clocks \{dri_clk\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{dri_clk\}\] -fall_to \[get_clocks \{dri_clk\}\]  0.030  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995276 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1631583995276 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 79 Argument -fall_to with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(79): Argument -fall_to with value \[get_clocks \{dri_clk\}\] contains zero elements" {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1631583995276 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 80 Argument -rise_from with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(80): Argument -rise_from with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{dri_clk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{dri_clk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995276 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1631583995276 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 81 Argument -rise_from with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(81): Argument -rise_from with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{dri_clk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{dri_clk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995276 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1631583995276 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 82 Argument -rise_from with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(82): Argument -rise_from with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{dri_clk\}\] -rise_to \[get_clocks \{cam_pclk\}\] -setup 0.110   " "set_clock_uncertainty -rise_from \[get_clocks \{dri_clk\}\] -rise_to \[get_clocks \{cam_pclk\}\] -setup 0.110  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995276 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1631583995276 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 83 Argument -rise_from with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(83): Argument -rise_from with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{dri_clk\}\] -rise_to \[get_clocks \{cam_pclk\}\] -hold 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{dri_clk\}\] -rise_to \[get_clocks \{cam_pclk\}\] -hold 0.080  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995277 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1631583995277 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 84 Argument -rise_from with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(84): Argument -rise_from with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{dri_clk\}\] -fall_to \[get_clocks \{cam_pclk\}\] -setup 0.110   " "set_clock_uncertainty -rise_from \[get_clocks \{dri_clk\}\] -fall_to \[get_clocks \{cam_pclk\}\] -setup 0.110  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995277 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1631583995277 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 85 Argument -rise_from with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(85): Argument -rise_from with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{dri_clk\}\] -fall_to \[get_clocks \{cam_pclk\}\] -hold 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{dri_clk\}\] -fall_to \[get_clocks \{cam_pclk\}\] -hold 0.080  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995277 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1631583995277 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 86 Argument -fall_from with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(86): Argument -fall_from with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{dri_clk\}\] -rise_to \[get_clocks \{dri_clk\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{dri_clk\}\] -rise_to \[get_clocks \{dri_clk\}\]  0.030  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995277 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1631583995277 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 86 Argument -rise_to with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(86): Argument -rise_to with value \[get_clocks \{dri_clk\}\] contains zero elements" {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1631583995277 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 87 Argument -fall_from with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(87): Argument -fall_from with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{dri_clk\}\] -fall_to \[get_clocks \{dri_clk\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{dri_clk\}\] -fall_to \[get_clocks \{dri_clk\}\]  0.030  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995277 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1631583995277 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 87 Argument -fall_to with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(87): Argument -fall_to with value \[get_clocks \{dri_clk\}\] contains zero elements" {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1631583995278 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 88 Argument -fall_from with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(88): Argument -fall_from with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{dri_clk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{dri_clk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995278 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1631583995278 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 89 Argument -fall_from with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(89): Argument -fall_from with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{dri_clk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{dri_clk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]  0.020  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995278 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1631583995278 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 90 Argument -fall_from with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(90): Argument -fall_from with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{dri_clk\}\] -rise_to \[get_clocks \{cam_pclk\}\] -setup 0.110   " "set_clock_uncertainty -fall_from \[get_clocks \{dri_clk\}\] -rise_to \[get_clocks \{cam_pclk\}\] -setup 0.110  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995278 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1631583995278 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 91 Argument -fall_from with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(91): Argument -fall_from with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{dri_clk\}\] -rise_to \[get_clocks \{cam_pclk\}\] -hold 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{dri_clk\}\] -rise_to \[get_clocks \{cam_pclk\}\] -hold 0.080  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995278 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1631583995278 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 92 Argument -fall_from with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(92): Argument -fall_from with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{dri_clk\}\] -fall_to \[get_clocks \{cam_pclk\}\] -setup 0.110   " "set_clock_uncertainty -fall_from \[get_clocks \{dri_clk\}\] -fall_to \[get_clocks \{cam_pclk\}\] -setup 0.110  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995278 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1631583995278 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 93 Argument -fall_from with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(93): Argument -fall_from with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{dri_clk\}\] -fall_to \[get_clocks \{cam_pclk\}\] -hold 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{dri_clk\}\] -fall_to \[get_clocks \{cam_pclk\}\] -hold 0.080  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995279 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1631583995279 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 94 Argument -rise_to with value \[get_clocks \{clk_10m\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(94): Argument -rise_to with value \[get_clocks \{clk_10m\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{clk_10m\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{clk_10m\}\]  0.020  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995279 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1631583995279 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 95 Argument -fall_to with value \[get_clocks \{clk_10m\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(95): Argument -fall_to with value \[get_clocks \{clk_10m\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{clk_10m\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{clk_10m\}\]  0.020  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995279 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1631583995279 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 96 Argument -rise_to with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(96): Argument -rise_to with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{dri_clk\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{dri_clk\}\]  0.020  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995279 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1631583995279 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 97 Argument -fall_to with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(97): Argument -fall_to with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{dri_clk\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{dri_clk\}\]  0.020  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995279 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1631583995279 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 100 Argument -rise_to with value \[get_clocks \{clk_10m\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(100): Argument -rise_to with value \[get_clocks \{clk_10m\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{clk_10m\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{clk_10m\}\]  0.020  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995279 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1631583995279 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 101 Argument -fall_to with value \[get_clocks \{clk_10m\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(101): Argument -fall_to with value \[get_clocks \{clk_10m\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{clk_10m\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{clk_10m\}\]  0.020  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995280 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1631583995280 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 102 Argument -rise_to with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(102): Argument -rise_to with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{dri_clk\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{dri_clk\}\]  0.020  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995280 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1631583995280 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 103 Argument -fall_to with value \[get_clocks \{dri_clk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(103): Argument -fall_to with value \[get_clocks \{dri_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{dri_clk\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{dri_clk\}\]  0.020  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995280 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1631583995280 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 106 Argument -rise_to with value \[get_clocks \{clk_10m\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(106): Argument -rise_to with value \[get_clocks \{clk_10m\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_10m\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_10m\}\]  0.020  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995280 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1631583995280 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 107 Argument -fall_to with value \[get_clocks \{clk_10m\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(107): Argument -fall_to with value \[get_clocks \{clk_10m\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_10m\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_10m\}\]  0.020  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995280 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1631583995280 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 112 Argument -rise_to with value \[get_clocks \{clk_10m\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(112): Argument -rise_to with value \[get_clocks \{clk_10m\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_10m\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_10m\}\]  0.020  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995281 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1631583995281 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_rgb565_lcd.out.sdc 113 Argument -fall_to with value \[get_clocks \{clk_10m\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_rgb565_lcd.out.sdc(113): Argument -fall_to with value \[get_clocks \{clk_10m\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_10m\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_10m\}\]  0.020  " {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995281 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1631583995281 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ov5640_rgb565_lcd.out.sdc 153 Argument <from> is an empty collection " "Ignored set_false_path at ov5640_rgb565_lcd.out.sdc(153): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from  \[get_clocks \{clk_10m\}\]  -to  \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "set_false_path  -from  \[get_clocks \{clk_10m\}\]  -to  \[get_clocks \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 153 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995282 ""}  } { { "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" "" { Text "D:/Desktop/33_ov5640_rgb565_lcd/par/ov5640_rgb565_lcd.out.sdc" 153 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1631583995282 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_dri:u_i2c_dr\|dri_clk " "Node: i2c_dri:u_i2c_dr\|dri_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1631583995285 "|ov5640_rgb565_lcd|i2c_dri:u_i2c_dr|dri_clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found on node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] with settings that do not match the following PLL specifications: " "Clock: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found on node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 1, found: 2), -divide_by (expected: 1, found: 1) " "-multiply_by (expected: 1, found: 2), -divide_by (expected: 1, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995356 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995356 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995356 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) setup and hold " "From u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1631583995357 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1631583995357 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1631583995358 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1631583995366 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1631583995367 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.389 " "Worst-case setup slack is 1.389" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.389               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.389               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.714               0.000 cam_pclk  " "    3.714               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.461               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    7.461               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995375 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1631583995375 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.140 " "Worst-case hold slack is 0.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.140               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.545               0.000 cam_pclk  " "    1.545               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.155               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.155               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1631583995377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.680 " "Worst-case recovery slack is 6.680" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.680               0.000 cam_pclk  " "    6.680               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.002               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    8.002               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995379 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1631583995379 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1631583995380 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1631583995380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.162 " "Worst-case removal slack is -0.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.162              -1.782 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.162              -1.782 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.604               0.000 cam_pclk  " "    1.604               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1631583995382 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.608 " "Worst-case minimum pulse width slack is 4.608" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.608               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.608               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.703               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.703               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.616               0.000 cam_pclk  " "    9.616               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.934               0.000 sys_clk  " "    9.934               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995383 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1631583995383 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1631583995465 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1631583995487 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1631583995858 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_dri:u_i2c_dr\|dri_clk " "Node: i2c_dri:u_i2c_dr\|dri_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1631583995978 "|ov5640_rgb565_lcd|i2c_dri:u_i2c_dr|dri_clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found on node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] with settings that do not match the following PLL specifications: " "Clock: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found on node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 1, found: 2), -divide_by (expected: 1, found: 1) " "-multiply_by (expected: 1, found: 2), -divide_by (expected: 1, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995980 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995980 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995980 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) setup and hold " "From u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1631583995980 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1631583995980 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1631583995982 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.898 " "Worst-case setup slack is 1.898" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.898               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.898               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.857               0.000 cam_pclk  " "    3.857               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.647               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    7.647               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995988 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1631583995988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.053 " "Worst-case hold slack is 0.053" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.053               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.053               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.388               0.000 cam_pclk  " "    1.388               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.933               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.933               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995992 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1631583995992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.848 " "Worst-case recovery slack is 6.848" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.848               0.000 cam_pclk  " "    6.848               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.153               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    8.153               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583995996 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1631583995996 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1631583995997 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1631583995997 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.223 " "Worst-case removal slack is -0.223" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583996000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583996000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.223              -2.901 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.223              -2.901 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583996000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.516               0.000 cam_pclk  " "    1.516               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583996000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1631583996000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.452 " "Worst-case minimum pulse width slack is 4.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583996003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583996003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.452               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.452               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583996003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.666               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.666               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583996003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.496               0.000 cam_pclk  " "    9.496               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583996003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.943               0.000 sys_clk  " "    9.943               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583996003 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1631583996003 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1631583996103 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_dri:u_i2c_dr\|dri_clk " "Node: i2c_dri:u_i2c_dr\|dri_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1631583996304 "|ov5640_rgb565_lcd|i2c_dri:u_i2c_dr|dri_clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found on node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] with settings that do not match the following PLL specifications: " "Clock: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found on node: u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 1, found: 2), -divide_by (expected: 1, found: 1) " "-multiply_by (expected: 1, found: 2), -divide_by (expected: 1, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1631583996306 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1631583996306 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1631583996306 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) setup and hold " "From u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1631583996306 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1631583996306 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.394 " "Worst-case setup slack is 6.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583996312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583996312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.394               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.394               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583996312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.121               0.000 cam_pclk  " "    7.121               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583996312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.761               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    8.761               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583996312 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1631583996312 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.090 " "Worst-case hold slack is 0.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583996318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583996318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.090               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.090               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583996318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.581               0.000 cam_pclk  " "    0.581               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583996318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.931               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.931               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583996318 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1631583996318 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 8.486 " "Worst-case recovery slack is 8.486" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583996324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583996324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.486               0.000 cam_pclk  " "    8.486               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583996324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.914               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    8.914               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583996324 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1631583996324 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.016 " "Worst-case removal slack is 0.016" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583996329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583996329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.016               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.016               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583996329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.627               0.000 cam_pclk  " "    0.627               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583996329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1631583996329 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.578 " "Worst-case minimum pulse width slack is 4.578" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583996334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583996334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.578               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.578               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583996334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.734               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.734               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583996334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.346               0.000 cam_pclk  " "    9.346               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583996334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.594               0.000 sys_clk  " "    9.594               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631583996334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1631583996334 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1631583996765 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1631583996765 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 75 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4756 " "Peak virtual memory: 4756 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1631583996878 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 14 09:46:36 2021 " "Processing ended: Tue Sep 14 09:46:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1631583996878 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1631583996878 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1631583996878 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1631583996878 ""}
