
*** Running vivado
    with args -log magnitude.vdi -applog -m64 -messageDb vivado.pb -mode batch -source magnitude.tcl -notrace


****** Vivado v2014.2 (64-bit)
  **** SW Build 932637 on Wed Jun 11 13:08:52 MDT 2014
  **** IP Build 924643 on Fri May 30 09:20:16 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source magnitude.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/data1/cdaffron/git/ece551hw/final/chris/magnitude/magnitude.runs/mult_gen_0_synth_1/mult_gen_0.dcp' for cell 'imagSquare'
INFO: [Project 1-454] Reading design checkpoint '/data1/cdaffron/git/ece551hw/final/chris/magnitude/magnitude.runs/mult_gen_0_synth_1/mult_gen_0.dcp' for cell 'realSquare'
INFO: [Project 1-454] Reading design checkpoint '/data1/cdaffron/git/ece551hw/final/chris/magnitude/magnitude.runs/cordic_0_synth_1/cordic_0.dcp' for cell 'magSqRt'
INFO: [Project 1-454] Reading design checkpoint '/data1/cdaffron/git/ece551hw/final/chris/magnitude/magnitude.runs/c_addsub_0_synth_1/c_addsub_0.dcp' for cell 'sumOfSquares'
INFO: [Netlist 29-17] Analyzing 90 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.2/data/./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 18 OBUFs to IO ports without IO buffers.
INFO: [Project 1-538] Ignoring constraints in dcp '/data1/cdaffron/git/ece551hw/final/chris/magnitude/magnitude.runs/mult_gen_0_synth_1/mult_gen_0.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/data1/cdaffron/git/ece551hw/final/chris/magnitude/magnitude.runs/mult_gen_0_synth_1/mult_gen_0.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/data1/cdaffron/git/ece551hw/final/chris/magnitude/magnitude.runs/cordic_0_synth_1/cordic_0.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/data1/cdaffron/git/ece551hw/final/chris/magnitude/magnitude.runs/c_addsub_0_synth_1/c_addsub_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1049.398 ; gain = 9.020
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-194] Inserted BUFG xlnx_opt_BUFG to drive 289 load(s) on clock net xlnx_opt_
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ecf45492

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1404.828 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 16 cells.
Phase 2 Constant Propagation | Checksum: 1076f791e

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1404.828 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 427 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 46 unconnected cells.
Phase 3 Sweep | Checksum: 7f1187a8

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1404.828 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 7f1187a8

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1404.828 ; gain = 0.000
Implement Debug Cores | Checksum: ba6039d8
Logic Optimization | Checksum: ba6039d8

Starting Power Optimization Task
INFO: [Pwropt 34-132] Will skip clock gating for clocks with period < 3.12 ns.
Ending Power Optimization Task | Checksum: 7f1187a8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1404.828 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1404.828 ; gain = 365.449
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 6bfa7478

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1407.836 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1407.836 ; gain = 0.000

Phase 2.1.1 Mandatory Logic Optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1407.836 ; gain = 0.000
Phase 2.1.1 Mandatory Logic Optimization | Checksum: 00000000

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1407.836 ; gain = 0.000

Phase 2.1.2 Build Super Logic Region (SLR) Database
Phase 2.1.2 Build Super Logic Region (SLR) Database | Checksum: 00000000

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1407.836 ; gain = 0.000

Phase 2.1.3 Add Constraints
Phase 2.1.3 Add Constraints | Checksum: 00000000

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1407.836 ; gain = 0.000

Phase 2.1.4 Build Shapes/ HD Config

Phase 2.1.4.1 Build Macros
Phase 2.1.4.1 Build Macros | Checksum: f47adffb

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1474.855 ; gain = 67.020
Phase 2.1.4 Build Shapes/ HD Config | Checksum: f47adffb

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1474.855 ; gain = 67.020

Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.5.1 Pre-Place Cells
Phase 2.1.5.1 Pre-Place Cells | Checksum: 00000000

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1474.855 ; gain = 67.020
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.5.2 IO & Clk Clean Up
Phase 2.1.5.2 IO & Clk Clean Up | Checksum: 00000000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 1479.855 ; gain = 72.020

Phase 2.1.5.3 Implementation Feasibility check On IDelay
Phase 2.1.5.3 Implementation Feasibility check On IDelay | Checksum: 00000000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 1479.855 ; gain = 72.020

Phase 2.1.5.4 Commit IO Placement
Phase 2.1.5.4 Commit IO Placement | Checksum: f34b5f40

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 1479.855 ; gain = 72.020
Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1e7c63f3b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 1479.855 ; gain = 72.020

Phase 2.1.6 Build Placer Netlist Model

Phase 2.1.6.1 Place Init Design
Phase 2.1.6.1 Place Init Design | Checksum: 251e52117

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.70 . Memory (MB): peak = 1479.855 ; gain = 72.020
Phase 2.1.6 Build Placer Netlist Model | Checksum: 251e52117

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.70 . Memory (MB): peak = 1479.855 ; gain = 72.020

Phase 2.1.7 Constrain Clocks/Macros

Phase 2.1.7.1 Constrain Global/Regional Clocks
Phase 2.1.7.1 Constrain Global/Regional Clocks | Checksum: 251e52117

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.70 . Memory (MB): peak = 1479.855 ; gain = 72.020
Phase 2.1.7 Constrain Clocks/Macros | Checksum: 251e52117

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.70 . Memory (MB): peak = 1479.855 ; gain = 72.020
Phase 2.1 Placer Initialization Core | Checksum: 251e52117

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.70 . Memory (MB): peak = 1479.855 ; gain = 72.020
Phase 2 Placer Initialization | Checksum: 251e52117

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 1479.855 ; gain = 72.020

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 276c9c88b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1487.855 ; gain = 80.020

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 276c9c88b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1487.855 ; gain = 80.020

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 2a691ad37

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1488.855 ; gain = 81.020

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 2aba2097c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1488.855 ; gain = 81.020

Phase 4.4 Commit Small Macros & Core Logic
Phase 4.4 Commit Small Macros & Core Logic | Checksum: 1aab9b54d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1528.047 ; gain = 120.211

Phase 4.5 Re-assign LUT pins
Phase 4.5 Re-assign LUT pins | Checksum: 1aab9b54d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1528.047 ; gain = 120.211
Phase 4 Detail Placement | Checksum: 1aab9b54d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1528.047 ; gain = 120.211

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1aab9b54d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1528.047 ; gain = 120.211

Phase 5.2 Post Placement Cleanup
Phase 5.2 Post Placement Cleanup | Checksum: 1aab9b54d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1528.047 ; gain = 120.211

Phase 5.3 Placer Reporting
Phase 5.3 Placer Reporting | Checksum: 1aab9b54d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1528.047 ; gain = 120.211

Phase 5.4 Final Placement Cleanup
Phase 5.4 Final Placement Cleanup | Checksum: f413f0f4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1528.047 ; gain = 120.211
Phase 5 Post Placement Optimization and Clean-Up | Checksum: f413f0f4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1528.047 ; gain = 120.211
Ending Placer Task | Checksum: c9bd6dc4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1528.047 ; gain = 120.211
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1536.055 ; gain = 8.004
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1536.059 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ff4fb25b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1719.633 ; gain = 169.578

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 4c88c5a6

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1722.883 ; gain = 172.828

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1bbda6b80

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1722.883 ; gain = 172.828

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 1491cbde6

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1722.883 ; gain = 172.828
Phase 4 Rip-up And Reroute | Checksum: 1491cbde6

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1722.883 ; gain = 172.828

Phase 5 Post Hold Fix
Phase 5 Post Hold Fix | Checksum: 1491cbde6

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1722.883 ; gain = 172.828

Phase 6 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0746834 %
  Global Horizontal Routing Utilization  = 0.114663 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 33.3333%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 39.7059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 29.4118%, No Congested Regions.
Phase 6 Route finalize | Checksum: 1491cbde6

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1722.883 ; gain = 172.828

Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: 1491cbde6

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1722.883 ; gain = 172.828

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: 85934869

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1722.883 ; gain = 172.828
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 85934869

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1722.883 ; gain = 172.828

Routing Is Done.

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1722.883 ; gain = 172.828
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 1722.883 ; gain = 186.824
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1722.883 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /data1/cdaffron/git/ece551hw/final/chris/magnitude/magnitude.runs/impl_1/magnitude_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Power 33-232] No user defined clocks was found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
WARNING: [Power 33-246] Failed to set toggle rate as <const1> is a constant net.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Sat Mar 28 16:45:40 2015...
