EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# Amplifier_Operational_TL081
#
DEF Amplifier_Operational_TL081 U 0 5 Y Y 1 F N
F0 "U" 0 250 50 H V L CNN
F1 "Amplifier_Operational_TL081" 0 150 50 H V L CNN
F2 "" 50 50 50 H I C CNN
F3 "" 150 150 50 H I C CNN
ALIAS AD8610 LF155 LF156 LF256 LF257 LF355 LF356 LF357 TL081 TL061 TL071
$FPLIST
 SOIC*3.9x4.9mm*P1.27mm*
 DIP*W7.62mm*
 TSSOP*3x3mm*P0.65mm*
$ENDFPLIST
DRAW
P 4 0 1 10 -200 200 200 0 -200 -200 -200 200 f
X NULL 1 0 -300 200 U 50 20 1 1 I
X - 2 -300 -100 100 R 50 50 1 1 I
X + 3 -300 100 100 R 50 50 1 1 I
X V- 4 -100 -300 150 U 50 50 1 1 W
X NULL 5 100 -300 250 U 50 20 1 1 I
X ~ 6 300 0 100 L 50 50 1 1 O
X V+ 7 -100 300 150 D 50 50 1 1 W
X NC 8 0 100 100 D 50 50 1 1 N N
ENDDRAW
ENDDEF
#
# Device_C
#
DEF Device_C C 0 10 N Y 1 F N
F0 "C" 25 100 50 H V L CNN
F1 "Device_C" 25 -100 50 H V L CNN
F2 "" 38 -150 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 C_*
$ENDFPLIST
DRAW
P 2 0 1 20 -80 -30 80 -30 N
P 2 0 1 20 -80 30 80 30 N
X ~ 1 0 150 110 D 50 50 1 1 P
X ~ 2 0 -150 110 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_R
#
DEF Device_R R 0 0 N Y 1 F N
F0 "R" 80 0 50 V V C CNN
F1 "Device_R" 0 0 50 V V C CNN
F2 "" -70 0 50 V I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 R_*
$ENDFPLIST
DRAW
S -40 -100 40 100 0 1 10 N
X ~ 1 0 150 50 D 50 50 1 1 P
X ~ 2 0 -150 50 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Diode_1N4007
#
DEF Diode_1N4007 D 0 40 N N 1 F N
F0 "D" 0 100 50 H V C CNN
F1 "Diode_1N4007" 0 -100 50 H V C CNN
F2 "Diode_THT:D_DO-41_SOD81_P10.16mm_Horizontal" 0 -175 50 H I C CNN
F3 "" 0 0 50 H I C CNN
ALIAS 1N4002 1N4003 1N4004 1N4005 1N4006 1N4007 BA157 BA158 BA159
$FPLIST
 D*DO?41*
$ENDFPLIST
DRAW
P 2 0 1 10 -50 50 -50 -50 N
P 2 0 1 0 50 0 -50 0 N
P 4 0 1 10 50 50 50 -50 -50 0 50 50 N
X K 1 -150 0 100 R 50 50 1 1 P
X A 2 150 0 100 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Simulation_SPICE_VDC
#
DEF Simulation_SPICE_VDC V 0 1 N Y 1 F N
F0 "V" 100 100 50 H V L CNN
F1 "Simulation_SPICE_VDC" 100 0 50 H V L CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
F4 "Y" 0 0 50 H I L CNN "Spice_Netlist_Enabled"
F5 "V" 0 0 50 H I L CNN "Spice_Primitive"
F6 "dc(1)" 100 -100 50 H V L CNN "Spice_Model"
DRAW
C 0 0 100 0 1 10 f
T 0 0 75 50 0 0 0 + Normal 0 C C
P 2 0 0 0 -50 10 50 10 N
P 2 0 0 0 -30 -10 -50 -10 N
P 2 0 0 0 10 -10 -10 -10 N
P 2 0 0 0 50 -10 30 -10 N
X ~ 1 0 200 100 D 50 50 1 1 P
X ~ 2 0 -200 100 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Simulation_SPICE_VSIN
#
DEF Simulation_SPICE_VSIN V 0 1 N Y 1 F N
F0 "V" 100 100 50 H V L CNN
F1 "Simulation_SPICE_VSIN" 100 0 50 H V L CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
F4 "Y" 0 0 50 H I L CNN "Spice_Netlist_Enabled"
F5 "V" 0 0 50 H I L CNN "Spice_Primitive"
F6 "sin(0 1 1k)" 100 -100 50 H V L CNN "Spice_Model"
DRAW
A -25 0 25 1 1800 0 0 0 N 0 0 -50 0
A 25 0 25 1800 -1 0 0 0 N 0 0 50 0
C 0 0 100 0 1 10 f
T 0 0 75 50 0 0 0 + Normal 0 C C
X ~ 1 0 200 100 D 50 50 1 1 P
X ~ 2 0 -200 100 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Transistor_BJT_BC327
#
DEF Transistor_BJT_BC327 Q 0 0 Y N 1 F N
F0 "Q" 200 75 50 H V L CNN
F1 "Transistor_BJT_BC327" 200 0 50 H V L CNN
F2 "Package_TO_SOT_THT:TO-92_Inline" 200 -75 50 H I L CIN
F3 "" 0 0 50 H I L CNN
ALIAS BC556 BC558 BC559 BC560 BC327 BC328
$FPLIST
 TO?92*
$ENDFPLIST
DRAW
C 50 0 111 0 1 10 N
P 2 0 1 0 25 25 100 100 N
P 3 0 1 0 25 -25 100 -100 100 -100 N
P 3 0 1 20 25 75 25 -75 25 -75 N
P 5 0 1 0 90 -70 70 -90 50 -50 90 -70 90 -70 F
X C 1 100 200 100 D 50 50 1 1 P
X B 2 -200 0 225 R 50 50 1 1 I
X E 3 100 -200 100 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Transistor_BJT_BC337
#
DEF Transistor_BJT_BC337 Q 0 0 Y N 1 F N
F0 "Q" 200 75 50 H V L CNN
F1 "Transistor_BJT_BC337" 200 0 50 H V L CNN
F2 "Package_TO_SOT_THT:TO-92_Inline" 200 -75 50 H I L CIN
F3 "" 0 0 50 H I L CNN
ALIAS BC546 BC548 BC549 BC550 BC337 BC338
$FPLIST
 TO?92*
$ENDFPLIST
DRAW
C 50 0 111 0 1 10 N
P 2 0 1 0 0 0 25 0 N
P 2 0 1 0 25 25 100 100 N
P 3 0 1 0 25 -25 100 -100 100 -100 N
P 3 0 1 20 25 75 25 -75 25 -75 N
P 5 0 1 0 50 -70 70 -50 90 -90 50 -70 50 -70 F
X C 1 100 200 100 D 50 50 1 1 P
X B 2 -200 0 200 R 50 50 1 1 I
X E 3 100 -200 100 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# power_+VDC
#
DEF power_+VDC #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -100 50 H I C CNN
F1 "power_+VDC" 0 250 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
C 0 125 75 0 1 10 N
P 2 0 1 20 -45 125 45 125 N
P 2 0 1 0 0 0 0 50 N
P 2 0 1 20 0 80 0 170 N
X +VDC 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_-VDC
#
DEF power_-VDC #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -100 50 H I C CNN
F1 "power_-VDC" 0 250 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
C 0 125 75 0 1 10 N
P 2 0 1 20 -45 125 45 125 N
P 2 0 1 0 0 0 0 50 N
X -VDC 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# pspice_0
#
DEF pspice_0 #GND 0 0 Y Y 1 F P
F0 "#GND" 0 -100 50 H I C CNN
F1 "pspice_0" 0 -70 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 4 0 1 0 -50 0 0 -50 50 0 -50 0 N
X 0 1 0 0 0 R 40 40 1 1 W N
ENDDRAW
ENDDEF
#
#End Library
