Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: ppmmvsm.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ppmmvsm.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ppmmvsm"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : ppmmvsm
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\X74_157.vhf" into library work
Parsing entity <M2_1E_HXILINX_X74_157>.
Parsing architecture <M2_1E_HXILINX_X74_157_V> of entity <m2_1e_hxilinx_x74_157>.
Parsing entity <X74_157>.
Parsing architecture <BEHAVIORAL> of entity <x74_157>.
Parsing VHDL file "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\Decoder.vhd" into library work
Parsing entity <Decoder>.
Parsing architecture <Behavioral> of entity <decoder>.
Parsing VHDL file "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\X74_153.vhf" into library work
Parsing entity <M2_1E_HXILINX_X74_153>.
Parsing architecture <M2_1E_HXILINX_X74_153_V> of entity <m2_1e_hxilinx_x74_153>.
Parsing entity <M2_1_HXILINX_X74_153>.
Parsing architecture <M2_1_HXILINX_X74_153_V> of entity <m2_1_hxilinx_x74_153>.
Parsing entity <X74_153>.
Parsing architecture <BEHAVIORAL> of entity <x74_153>.
Parsing VHDL file "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\SEVENSEGMENTDECODER.vhf" into library work
Parsing entity <M2_1E_HXILINX_SEVENSEGMENTDECODER>.
Parsing architecture <M2_1E_HXILINX_SEVENSEGMENTDECODER_V> of entity <m2_1e_hxilinx_sevensegmentdecoder>.
Parsing entity <FTC_HXILINX_SEVENSEGMENTDECODER>.
Parsing architecture <Behavioral> of entity <ftc_hxilinx_sevensegmentdecoder>.
Parsing entity <X74_157_MUSER_SEVENSEGMENTDECODER>.
Parsing architecture <BEHAVIORAL> of entity <x74_157_muser_sevensegmentdecoder>.
Parsing entity <SEVENSEGMENTDECODER>.
Parsing architecture <BEHAVIORAL> of entity <sevensegmentdecoder>.
Parsing VHDL file "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\PmodKEYPAD.vhd" into library work
Parsing entity <PmodKEYPAD>.
Parsing architecture <Behavioral> of entity <pmodkeypad>.
Parsing VHDL file "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\CODEGEN.vhf" into library work
Parsing entity <COMP4_MXILINX_CODEGEN>.
Parsing architecture <BEHAVIORAL> of entity <comp4_mxilinx_codegen>.
Parsing entity <FD4CE_MXILINX_CODEGEN>.
Parsing architecture <BEHAVIORAL> of entity <fd4ce_mxilinx_codegen>.
Parsing entity <CODEGEN>.
Parsing architecture <BEHAVIORAL> of entity <codegen>.
Parsing VHDL file "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\CODEDISC.vhf" into library work
Parsing entity <M2_1E_MXILINX_CODEDISC>.
Parsing architecture <BEHAVIORAL> of entity <m2_1e_mxilinx_codedisc>.
Parsing entity <X74_157_MUSER_CODEDISC>.
Parsing architecture <BEHAVIORAL> of entity <x74_157_muser_codedisc>.
Parsing entity <FD4CE_MXILINX_CODEDISC>.
Parsing architecture <BEHAVIORAL> of entity <fd4ce_mxilinx_codedisc>.
Parsing entity <COMP4_MXILINX_CODEDISC>.
Parsing architecture <BEHAVIORAL> of entity <comp4_mxilinx_codedisc>.
Parsing entity <CODEDISC>.
Parsing architecture <BEHAVIORAL> of entity <codedisc>.
Parsing VHDL file "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf" into library work
Parsing entity <COMPM2_HXILINX_ppmmvsm>.
Parsing architecture <COMPM2_HXILINX_ppmmvsm_V> of entity <compm2_hxilinx_ppmmvsm>.
Parsing entity <COMPM4_HXILINX_ppmmvsm>.
Parsing architecture <COMPM4_HXILINX_ppmmvsm_V> of entity <compm4_hxilinx_ppmmvsm>.
Parsing entity <COMPM8_HXILINX_ppmmvsm>.
Parsing architecture <COMPM8_HXILINX_ppmmvsm_V> of entity <compm8_hxilinx_ppmmvsm>.
Parsing entity <FD8CE_HXILINX_ppmmvsm>.
Parsing architecture <Behavioral> of entity <fd8ce_hxilinx_ppmmvsm>.
Parsing entity <CB4CE_HXILINX_ppmmvsm>.
Parsing architecture <Behavioral> of entity <cb4ce_hxilinx_ppmmvsm>.
Parsing entity <M2_1E_HXILINX_ppmmvsm>.
Parsing architecture <M2_1E_HXILINX_ppmmvsm_V> of entity <m2_1e_hxilinx_ppmmvsm>.
Parsing entity <ADD4_HXILINX_ppmmvsm>.
Parsing architecture <ADD4_HXILINX_ppmmvsm_V> of entity <add4_hxilinx_ppmmvsm>.
Parsing entity <ADD8_HXILINX_ppmmvsm>.
Parsing architecture <ADD8_HXILINX_ppmmvsm_V> of entity <add8_hxilinx_ppmmvsm>.
Parsing entity <COMP4_HXILINX_ppmmvsm>.
Parsing architecture <COMP4_HXILINX_ppmmvsm_V> of entity <comp4_hxilinx_ppmmvsm>.
Parsing entity <M8_1E_HXILINX_ppmmvsm>.
Parsing architecture <M8_1E_HXILINX_ppmmvsm_V> of entity <m8_1e_hxilinx_ppmmvsm>.
Parsing entity <CD4CE_HXILINX_ppmmvsm>.
Parsing architecture <Behavioral> of entity <cd4ce_hxilinx_ppmmvsm>.
Parsing entity <FD4CE_HXILINX_ppmmvsm>.
Parsing architecture <Behavioral> of entity <fd4ce_hxilinx_ppmmvsm>.
Parsing entity <CB16CE_HXILINX_ppmmvsm>.
Parsing architecture <Behavioral> of entity <cb16ce_hxilinx_ppmmvsm>.
Parsing entity <D3_8E_HXILINX_ppmmvsm>.
Parsing architecture <D3_8E_HXILINX_ppmmvsm_V> of entity <d3_8e_hxilinx_ppmmvsm>.
Parsing entity <M4_1E_HXILINX_ppmmvsm>.
Parsing architecture <M4_1E_HXILINX_ppmmvsm_V> of entity <m4_1e_hxilinx_ppmmvsm>.
Parsing entity <CB4CLE_HXILINX_ppmmvsm>.
Parsing architecture <Behavioral> of entity <cb4cle_hxilinx_ppmmvsm>.
Parsing entity <D2_4E_HXILINX_ppmmvsm>.
Parsing architecture <D2_4E_HXILINX_ppmmvsm_V> of entity <d2_4e_hxilinx_ppmmvsm>.
Parsing entity <M2_1_HXILINX_ppmmvsm>.
Parsing architecture <M2_1_HXILINX_ppmmvsm_V> of entity <m2_1_hxilinx_ppmmvsm>.
Parsing entity <CB2CE_HXILINX_ppmmvsm>.
Parsing architecture <Behavioral> of entity <cb2ce_hxilinx_ppmmvsm>.
Parsing entity <X74_157_MUSER_ppmmvsm>.
Parsing architecture <BEHAVIORAL> of entity <x74_157_muser_ppmmvsm>.
Parsing entity <X74_153_MUSER_ppmmvsm>.
Parsing architecture <BEHAVIORAL> of entity <x74_153_muser_ppmmvsm>.
Parsing entity <ppmmvsm>.
Parsing architecture <BEHAVIORAL> of entity <ppmmvsm>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <ppmmvsm> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <CODEGEN> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <FD4CE_MXILINX_CODEGEN> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <COMP4_MXILINX_CODEGEN> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <X74_157> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <M2_1E_HXILINX_X74_157> (architecture <M2_1E_HXILINX_X74_157_V>) from library <work>.
INFO:HDLCompiler:679 - "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\X74_157.vhf" Line 48. Case statement is complete. others clause is never selected

Elaborating entity <CODEDISC> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <FD4CE_MXILINX_CODEDISC> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <COMP4_MXILINX_CODEDISC> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <X74_157_MUSER_CODEDISC> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <M2_1E_MXILINX_CODEDISC> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <SEVENSEGMENTDECODER> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <FTC_HXILINX_SEVENSEGMENTDECODER> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <X74_157_MUSER_SEVENSEGMENTDECODER> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <M2_1E_HXILINX_SEVENSEGMENTDECODER> (architecture <M2_1E_HXILINX_SEVENSEGMENTDECODER_V>) from library <work>.
INFO:HDLCompiler:679 - "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\SEVENSEGMENTDECODER.vhf" Line 48. Case statement is complete. others clause is never selected

Elaborating entity <PmodKEYPAD> (architecture <Behavioral>) from library <work>.

Elaborating entity <Decoder> (architecture <Behavioral>) from library <work>.

Elaborating entity <CB2CE_HXILINX_ppmmvsm> (architecture <Behavioral>) from library <work>.

Elaborating entity <CB4CLE_HXILINX_ppmmvsm> (architecture <Behavioral>) from library <work>.

Elaborating entity <D3_8E_HXILINX_ppmmvsm> (architecture <D3_8E_HXILINX_ppmmvsm_V>) from library <work>.
INFO:HDLCompiler:679 - "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf" Line 575. Case statement is complete. others clause is never selected

Elaborating entity <CB16CE_HXILINX_ppmmvsm> (architecture <Behavioral>) from library <work>.

Elaborating entity <FD4CE_HXILINX_ppmmvsm> (architecture <Behavioral>) from library <work>.

Elaborating entity <X74_157_MUSER_ppmmvsm> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <M2_1E_HXILINX_ppmmvsm> (architecture <M2_1E_HXILINX_ppmmvsm_V>) from library <work>.
INFO:HDLCompiler:679 - "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf" Line 226. Case statement is complete. others clause is never selected

Elaborating entity <X74_153_MUSER_ppmmvsm> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <M2_1_HXILINX_ppmmvsm> (architecture <M2_1_HXILINX_ppmmvsm_V>) from library <work>.
INFO:HDLCompiler:679 - "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf" Line 753. Case statement is complete. others clause is never selected

Elaborating entity <CB4CE_HXILINX_ppmmvsm> (architecture <Behavioral>) from library <work>.

Elaborating entity <FD8CE_HXILINX_ppmmvsm> (architecture <Behavioral>) from library <work>.

Elaborating entity <CD4CE_HXILINX_ppmmvsm> (architecture <Behavioral>) from library <work>.

Elaborating entity <ADD4_HXILINX_ppmmvsm> (architecture <ADD4_HXILINX_ppmmvsm_V>) from library <work>.

Elaborating entity <M4_1E_HXILINX_ppmmvsm> (architecture <M4_1E_HXILINX_ppmmvsm_V>) from library <work>.
INFO:HDLCompiler:679 - "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf" Line 624. Case statement is complete. others clause is never selected

Elaborating entity <COMP4_HXILINX_ppmmvsm> (architecture <COMP4_HXILINX_ppmmvsm_V>) from library <work>.

Elaborating entity <ADD8_HXILINX_ppmmvsm> (architecture <ADD8_HXILINX_ppmmvsm_V>) from library <work>.

Elaborating entity <COMPM8_HXILINX_ppmmvsm> (architecture <COMPM8_HXILINX_ppmmvsm_V>) from library <work>.

Elaborating entity <COMPM2_HXILINX_ppmmvsm> (architecture <COMPM2_HXILINX_ppmmvsm_V>) from library <work>.

Elaborating entity <D2_4E_HXILINX_ppmmvsm> (architecture <D2_4E_HXILINX_ppmmvsm_V>) from library <work>.
INFO:HDLCompiler:679 - "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf" Line 719. Case statement is complete. others clause is never selected

Elaborating entity <M8_1E_HXILINX_ppmmvsm> (architecture <M8_1E_HXILINX_ppmmvsm_V>) from library <work>.
INFO:HDLCompiler:679 - "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf" Line 373. Case statement is complete. others clause is never selected

Elaborating entity <COMPM4_HXILINX_ppmmvsm> (architecture <COMPM4_HXILINX_ppmmvsm_V>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ppmmvsm>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf".
    Set property "IOSTANDARD = DEFAULT" for instance <ADD_BUF>.
    Set property "CAPACITANCE = DONT_CARE" for instance <ADD_BUF>.
    Set property "SLEW = SLOW" for instance <ADD_BUF>.
    Set property "DRIVE = 12" for instance <ADD_BUF>.
    Set property "IOSTANDARD = DEFAULT" for instance <CA_BUF>.
    Set property "CAPACITANCE = DONT_CARE" for instance <CA_BUF>.
    Set property "SLEW = SLOW" for instance <CA_BUF>.
    Set property "DRIVE = 12" for instance <CA_BUF>.
    Set property "IOSTANDARD = DEFAULT" for instance <CB_BUF>.
    Set property "CAPACITANCE = DONT_CARE" for instance <CB_BUF>.
    Set property "SLEW = SLOW" for instance <CB_BUF>.
    Set property "DRIVE = 12" for instance <CB_BUF>.
    Set property "IOSTANDARD = DEFAULT" for instance <CC_BUF>.
    Set property "CAPACITANCE = DONT_CARE" for instance <CC_BUF>.
    Set property "SLEW = SLOW" for instance <CC_BUF>.
    Set property "DRIVE = 12" for instance <CC_BUF>.
    Set property "IOSTANDARD = DEFAULT" for instance <CD_BUF>.
    Set property "CAPACITANCE = DONT_CARE" for instance <CD_BUF>.
    Set property "SLEW = SLOW" for instance <CD_BUF>.
    Set property "DRIVE = 12" for instance <CD_BUF>.
    Set property "IOSTANDARD = DEFAULT" for instance <CE_BUF>.
    Set property "CAPACITANCE = DONT_CARE" for instance <CE_BUF>.
    Set property "SLEW = SLOW" for instance <CE_BUF>.
    Set property "DRIVE = 12" for instance <CE_BUF>.
    Set property "IOSTANDARD = DEFAULT" for instance <CF_BUF>.
    Set property "CAPACITANCE = DONT_CARE" for instance <CF_BUF>.
    Set property "SLEW = SLOW" for instance <CF_BUF>.
    Set property "DRIVE = 12" for instance <CF_BUF>.
    Set property "IOSTANDARD = DEFAULT" for instance <CG_BUF>.
    Set property "CAPACITANCE = DONT_CARE" for instance <CG_BUF>.
    Set property "SLEW = SLOW" for instance <CG_BUF>.
    Set property "DRIVE = 12" for instance <CG_BUF>.
    Set property "IOSTANDARD = DEFAULT" for instance <CLOCK_BUF>.
    Set property "CAPACITANCE = DONT_CARE" for instance <CLOCK_BUF>.
    Set property "IOSTANDARD = DEFAULT" for instance <DISPEN0_BUF>.
    Set property "CAPACITANCE = DONT_CARE" for instance <DISPEN0_BUF>.
    Set property "SLEW = SLOW" for instance <DISPEN0_BUF>.
    Set property "DRIVE = 12" for instance <DISPEN0_BUF>.
    Set property "IOSTANDARD = DEFAULT" for instance <DISPEN1_BUF>.
    Set property "CAPACITANCE = DONT_CARE" for instance <DISPEN1_BUF>.
    Set property "SLEW = SLOW" for instance <DISPEN1_BUF>.
    Set property "DRIVE = 12" for instance <DISPEN1_BUF>.
    Set property "IOSTANDARD = DEFAULT" for instance <DISPEN2_BUF>.
    Set property "CAPACITANCE = DONT_CARE" for instance <DISPEN2_BUF>.
    Set property "SLEW = SLOW" for instance <DISPEN2_BUF>.
    Set property "DRIVE = 12" for instance <DISPEN2_BUF>.
    Set property "IOSTANDARD = DEFAULT" for instance <DISPEN3_BUF>.
    Set property "CAPACITANCE = DONT_CARE" for instance <DISPEN3_BUF>.
    Set property "SLEW = SLOW" for instance <DISPEN3_BUF>.
    Set property "DRIVE = 12" for instance <DISPEN3_BUF>.
    Set property "IOSTANDARD = DEFAULT" for instance <P1PLAY_BUF>.
    Set property "CAPACITANCE = DONT_CARE" for instance <P1PLAY_BUF>.
    Set property "IOSTANDARD = DEFAULT" for instance <P2PLAY_BUF>.
    Set property "CAPACITANCE = DONT_CARE" for instance <P2PLAY_BUF>.
    Set property "IOSTANDARD = DEFAULT" for instance <RD0_BUF>.
    Set property "CAPACITANCE = DONT_CARE" for instance <RD0_BUF>.
    Set property "SLEW = SLOW" for instance <RD0_BUF>.
    Set property "DRIVE = 12" for instance <RD0_BUF>.
    Set property "IOSTANDARD = DEFAULT" for instance <RD1_BUF>.
    Set property "CAPACITANCE = DONT_CARE" for instance <RD1_BUF>.
    Set property "SLEW = SLOW" for instance <RD1_BUF>.
    Set property "DRIVE = 12" for instance <RD1_BUF>.
    Set property "IOSTANDARD = DEFAULT" for instance <RD2_BUF>.
    Set property "CAPACITANCE = DONT_CARE" for instance <RD2_BUF>.
    Set property "SLEW = SLOW" for instance <RD2_BUF>.
    Set property "DRIVE = 12" for instance <RD2_BUF>.
    Set property "IOSTANDARD = DEFAULT" for instance <RD3_BUF>.
    Set property "CAPACITANCE = DONT_CARE" for instance <RD3_BUF>.
    Set property "SLEW = SLOW" for instance <RD3_BUF>.
    Set property "DRIVE = 12" for instance <RD3_BUF>.
    Set property "IOSTANDARD = DEFAULT" for instance <RESET_BUF>.
    Set property "CAPACITANCE = DONT_CARE" for instance <RESET_BUF>.
    Set property "IOSTANDARD = DEFAULT" for instance <SHPTS_BUF>.
    Set property "CAPACITANCE = DONT_CARE" for instance <SHPTS_BUF>.
    Set property "IOSTANDARD = DEFAULT" for instance <STR0_BUF>.
    Set property "CAPACITANCE = DONT_CARE" for instance <STR0_BUF>.
    Set property "SLEW = SLOW" for instance <STR0_BUF>.
    Set property "DRIVE = 12" for instance <STR0_BUF>.
    Set property "IOSTANDARD = DEFAULT" for instance <STR1_BUF>.
    Set property "CAPACITANCE = DONT_CARE" for instance <STR1_BUF>.
    Set property "SLEW = SLOW" for instance <STR1_BUF>.
    Set property "DRIVE = 12" for instance <STR1_BUF>.
    Set property "IOSTANDARD = DEFAULT" for instance <STR2_BUF>.
    Set property "CAPACITANCE = DONT_CARE" for instance <STR2_BUF>.
    Set property "SLEW = SLOW" for instance <STR2_BUF>.
    Set property "DRIVE = 12" for instance <STR2_BUF>.
    Set property "HU_SET = U6_60" for instance <U6>.
    Set property "HU_SET = U64_58" for instance <U64>.
    Set property "HU_SET = U65_59" for instance <U65>.
    Set property "HU_SET = U66_36" for instance <U66>.
    Set property "HU_SET = U67_37" for instance <U67>.
    Set property "HU_SET = U69_38" for instance <U69>.
    Set property "HU_SET = U86_61" for instance <U86>.
    Set property "INIT = 2812" for instance <U104>.
    Set property "INIT = D860" for instance <U105>.
    Set property "INIT = D004" for instance <U106>.
    Set property "INIT = 8692" for instance <U107>.
    Set property "INIT = 02BA" for instance <U108>.
    Set property "INIT = 208E" for instance <U109>.
    Set property "INIT = 1083" for instance <U110>.
    Set property "HU_SET = U113_21" for instance <U113>.
    Set property "HU_SET = U114_22" for instance <U114>.
    Set property "HU_SET = U115_23" for instance <U115>.
    Set property "HU_SET = U116_24" for instance <U116>.
    Set property "HU_SET = U117_18" for instance <U117>.
    Set property "HU_SET = U118_19" for instance <U118>.
    Set property "HU_SET = U119_17" for instance <U119>.
    Set property "HU_SET = U120_16" for instance <U120>.
    Set property "HU_SET = U121_15" for instance <U121>.
    Set property "HU_SET = U122_14" for instance <U122>.
    Set property "HU_SET = U148_42" for instance <U148>.
    Set property "HU_SET = U149_41" for instance <U149>.
    Set property "HU_SET = U150_39" for instance <U150>.
    Set property "HU_SET = U151_40" for instance <U151>.
    Set property "HU_SET = U155_20" for instance <U155>.
    Set property "HU_SET = U159_45" for instance <U159>.
    Set property "HU_SET = U160_46" for instance <U160>.
    Set property "HU_SET = U161_44" for instance <U161>.
    Set property "HU_SET = U162_43" for instance <U162>.
    Set property "HU_SET = U169_48" for instance <U169>.
    Set property "HU_SET = U171_49" for instance <U171>.
    Set property "HU_SET = U176_47" for instance <U176>.
    Set property "HU_SET = U181_51" for instance <U181>.
    Set property "HU_SET = U182_50" for instance <U182>.
    Set property "HU_SET = U183_10" for instance <U183>.
    Set property "HU_SET = U184_11" for instance <U184>.
    Set property "HU_SET = U185_12" for instance <U185>.
    Set property "HU_SET = U186_25" for instance <U186>.
    Set property "HU_SET = U188_26" for instance <U188>.
    Set property "HU_SET = U190_33" for instance <U190>.
    Set property "HU_SET = U191_34" for instance <U191>.
    Set property "HU_SET = U195_29" for instance <U195>.
    Set property "HU_SET = U228_35" for instance <U228>.
    Set property "HU_SET = U245_32" for instance <U245>.
    Set property "HU_SET = U247_13" for instance <U247>.
    Set property "HU_SET = U253_31" for instance <U253>.
    Set property "HU_SET = U254_30" for instance <U254>.
    Set property "HU_SET = U269_27" for instance <U269>.
    Set property "HU_SET = U271_28" for instance <U271>.
    Set property "HU_SET = U273_52" for instance <U273>.
    Set property "HU_SET = U275_53" for instance <U275>.
    Set property "HU_SET = U283_54" for instance <U283>.
    Set property "HU_SET = U284_55" for instance <U284>.
    Set property "HU_SET = U285_56" for instance <U285>.
    Set property "HU_SET = U286_57" for instance <U286>.
    Set property "HU_SET = U295_62" for instance <U295>.
    Set property "HU_SET = U296_63" for instance <U296>.
    Set property "HU_SET = U297_65" for instance <U297>.
    Set property "HU_SET = U298_64" for instance <U298>.
    Set property "HU_SET = U299_66" for instance <U299>.
    Set property "HU_SET = U309_67" for instance <U309>.
    Set property "HU_SET = U310_70" for instance <U310>.
    Set property "HU_SET = U313_68" for instance <U313>.
    Set property "HU_SET = U314_69" for instance <U314>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_1509>.
    Set property "CAPACITANCE = DONT_CARE" for instance <XLXI_1509>.
    Set property "SLEW = SLOW" for instance <XLXI_1509>.
    Set property "DRIVE = 12" for instance <XLXI_1509>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_1510>.
    Set property "CAPACITANCE = DONT_CARE" for instance <XLXI_1510>.
    Set property "SLEW = SLOW" for instance <XLXI_1510>.
    Set property "DRIVE = 12" for instance <XLXI_1510>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_1511>.
    Set property "CAPACITANCE = DONT_CARE" for instance <XLXI_1511>.
    Set property "SLEW = SLOW" for instance <XLXI_1511>.
    Set property "DRIVE = 12" for instance <XLXI_1511>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_1512>.
    Set property "CAPACITANCE = DONT_CARE" for instance <XLXI_1512>.
    Set property "SLEW = SLOW" for instance <XLXI_1512>.
    Set property "DRIVE = 12" for instance <XLXI_1512>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_1814>.
    Set property "CAPACITANCE = DONT_CARE" for instance <XLXI_1814>.
    Set property "SLEW = SLOW" for instance <XLXI_1814>.
    Set property "DRIVE = 12" for instance <XLXI_1814>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_1884>.
    Set property "CAPACITANCE = DONT_CARE" for instance <XLXI_1884>.
    Set property "SLEW = SLOW" for instance <XLXI_1884>.
    Set property "DRIVE = 12" for instance <XLXI_1884>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_1885>.
    Set property "CAPACITANCE = DONT_CARE" for instance <XLXI_1885>.
    Set property "SLEW = SLOW" for instance <XLXI_1885>.
    Set property "DRIVE = 12" for instance <XLXI_1885>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_1886>.
    Set property "CAPACITANCE = DONT_CARE" for instance <XLXI_1886>.
    Set property "SLEW = SLOW" for instance <XLXI_1886>.
    Set property "DRIVE = 12" for instance <XLXI_1886>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_1887>.
    Set property "CAPACITANCE = DONT_CARE" for instance <XLXI_1887>.
    Set property "SLEW = SLOW" for instance <XLXI_1887>.
    Set property "DRIVE = 12" for instance <XLXI_1887>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_1888>.
    Set property "CAPACITANCE = DONT_CARE" for instance <XLXI_1888>.
    Set property "SLEW = SLOW" for instance <XLXI_1888>.
    Set property "DRIVE = 12" for instance <XLXI_1888>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_1889>.
    Set property "CAPACITANCE = DONT_CARE" for instance <XLXI_1889>.
    Set property "SLEW = SLOW" for instance <XLXI_1889>.
    Set property "DRIVE = 12" for instance <XLXI_1889>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_1890>.
    Set property "CAPACITANCE = DONT_CARE" for instance <XLXI_1890>.
    Set property "SLEW = SLOW" for instance <XLXI_1890>.
    Set property "DRIVE = 12" for instance <XLXI_1890>.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf" line 2485: Output port <CEO> of the instance <U6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf" line 2485: Output port <Q0> of the instance <U6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf" line 2485: Output port <Q1> of the instance <U6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf" line 2806: Output port <CEO> of the instance <U64> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf" line 2806: Output port <Q3> of the instance <U64> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf" line 2806: Output port <TC> of the instance <U64> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf" line 2822: Output port <D7> of the instance <U65> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf" line 2836: Output port <CEO> of the instance <U66> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf" line 2836: Output port <TC> of the instance <U66> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf" line 2844: Output port <CEO> of the instance <U67> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf" line 2844: Output port <TC> of the instance <U67> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf" line 3028: Output port <CEO> of the instance <U86> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf" line 3028: Output port <Q3> of the instance <U86> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf" line 3028: Output port <TC> of the instance <U86> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf" line 3230: Output port <CEO> of the instance <U119> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf" line 3230: Output port <Q0> of the instance <U119> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf" line 3230: Output port <TC> of the instance <U119> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf" line 3280: Output port <OFL> of the instance <U148> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf" line 3297: Output port <OFL> of the instance <U149> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf" line 3314: Output port <OFL> of the instance <U150> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf" line 3331: Output port <OFL> of the instance <U151> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf" line 3532: Output port <CO> of the instance <U171> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf" line 3532: Output port <OFL> of the instance <U171> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf" line 3532: Output port <S2> of the instance <U171> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf" line 3532: Output port <S3> of the instance <U171> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf" line 3641: Output port <OFL> of the instance <U181> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf" line 3649: Output port <OFL> of the instance <U182> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf" line 3664: Output port <LT> of the instance <U183> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf" line 3670: Output port <Q3> of the instance <U184> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf" line 3690: Output port <LT> of the instance <U186> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf" line 3723: Output port <S> of the instance <U190> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf" line 3723: Output port <OFL> of the instance <U190> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf" line 3731: Output port <LT> of the instance <U191> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf" line 3755: Output port <CEO> of the instance <U195> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf" line 3755: Output port <Q0> of the instance <U195> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf" line 3755: Output port <Q1> of the instance <U195> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf" line 4021: Output port <CEO> of the instance <U269> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf" line 4021: Output port <TC> of the instance <U269> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf" line 4055: Output port <CEO> of the instance <U273> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf" line 4055: Output port <TC> of the instance <U273> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf" line 4119: Output port <LT> of the instance <U283> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf" line 4125: Output port <Q3> of the instance <U284> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf" line 4323: Output port <GT> of the instance <U309> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf" line 4335: Output port <GT> of the instance <U310> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf" line 4379: Output port <GT> of the instance <U313> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <ppmmvsm> synthesized.

Synthesizing Unit <CODEGEN>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\CODEGEN.vhf".
    Set property "HU_SET = U123_8" for instance <U123>.
    Set property "HU_SET = U126_7" for instance <U126>.
    Set property "HU_SET = U127_10" for instance <U127>.
    Set property "HU_SET = U128_11" for instance <U128>.
    Set property "HU_SET = U129_9" for instance <U129>.
    Set property "HU_SET = U130_12" for instance <U130>.
    Summary:
	no macro.
Unit <CODEGEN> synthesized.

Synthesizing Unit <FD4CE_MXILINX_CODEGEN>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\CODEGEN.vhf".
    Summary:
	no macro.
Unit <FD4CE_MXILINX_CODEGEN> synthesized.

Synthesizing Unit <COMP4_MXILINX_CODEGEN>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\CODEGEN.vhf".
    Summary:
	no macro.
Unit <COMP4_MXILINX_CODEGEN> synthesized.

Synthesizing Unit <X74_157>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\X74_157.vhf".
    Set property "HU_SET = XLXI_114_0" for instance <XLXI_114>.
    Set property "HU_SET = XLXI_115_1" for instance <XLXI_115>.
    Set property "HU_SET = XLXI_116_2" for instance <XLXI_116>.
    Set property "HU_SET = XLXI_117_3" for instance <XLXI_117>.
    Summary:
	no macro.
Unit <X74_157> synthesized.

Synthesizing Unit <M2_1E_HXILINX_X74_157>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\X74_157.vhf".
    Summary:
	inferred   2 Multiplexer(s).
Unit <M2_1E_HXILINX_X74_157> synthesized.

Synthesizing Unit <CODEDISC>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\CODEDISC.vhf".
    Set property "HU_SET = U213_5" for instance <U213>.
    Set property "HU_SET = U215_4" for instance <U215>.
    Set property "HU_SET = U221_6" for instance <U221>.
    Set property "HU_SET = U222_7" for instance <U222>.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\CODEDISC.vhf" line 554: Output port <Q3> of the instance <U222> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <CODEDISC> synthesized.

Synthesizing Unit <FD4CE_MXILINX_CODEDISC>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\CODEDISC.vhf".
    Summary:
	no macro.
Unit <FD4CE_MXILINX_CODEDISC> synthesized.

Synthesizing Unit <COMP4_MXILINX_CODEDISC>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\CODEDISC.vhf".
    Summary:
	no macro.
Unit <COMP4_MXILINX_CODEDISC> synthesized.

Synthesizing Unit <X74_157_MUSER_CODEDISC>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\CODEDISC.vhf".
    Set property "HU_SET = XLXI_114_0" for instance <XLXI_114>.
    Set property "HU_SET = XLXI_115_1" for instance <XLXI_115>.
    Set property "HU_SET = XLXI_116_2" for instance <XLXI_116>.
    Set property "HU_SET = XLXI_117_3" for instance <XLXI_117>.
    Summary:
	no macro.
Unit <X74_157_MUSER_CODEDISC> synthesized.

Synthesizing Unit <M2_1E_MXILINX_CODEDISC>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\CODEDISC.vhf".
    Summary:
	no macro.
Unit <M2_1E_MXILINX_CODEDISC> synthesized.

Synthesizing Unit <SEVENSEGMENTDECODER>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\SEVENSEGMENTDECODER.vhf".
    Set property "INIT = 2812" for instance <U1>.
    Set property "INIT = D860" for instance <U2>.
    Set property "INIT = D004" for instance <U3>.
    Set property "INIT = 8692" for instance <U4>.
    Set property "INIT = 02BA" for instance <U5>.
    Set property "INIT = 208E" for instance <U6>.
    Set property "INIT = 1083" for instance <U7>.
    Set property "HU_SET = XLXI_10_4" for instance <XLXI_10>.
    Summary:
	no macro.
Unit <SEVENSEGMENTDECODER> synthesized.

Synthesizing Unit <FTC_HXILINX_SEVENSEGMENTDECODER>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\SEVENSEGMENTDECODER.vhf".
        INIT = '0'
    Found 1-bit register for signal <q_tmp>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FTC_HXILINX_SEVENSEGMENTDECODER> synthesized.

Synthesizing Unit <X74_157_MUSER_SEVENSEGMENTDECODER>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\SEVENSEGMENTDECODER.vhf".
    Set property "HU_SET = XLXI_114_0" for instance <XLXI_114>.
    Set property "HU_SET = XLXI_115_1" for instance <XLXI_115>.
    Set property "HU_SET = XLXI_116_2" for instance <XLXI_116>.
    Set property "HU_SET = XLXI_117_3" for instance <XLXI_117>.
    Summary:
	no macro.
Unit <X74_157_MUSER_SEVENSEGMENTDECODER> synthesized.

Synthesizing Unit <M2_1E_HXILINX_SEVENSEGMENTDECODER>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\SEVENSEGMENTDECODER.vhf".
    Summary:
	inferred   2 Multiplexer(s).
Unit <M2_1E_HXILINX_SEVENSEGMENTDECODER> synthesized.

Synthesizing Unit <PmodKEYPAD>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\PmodKEYPAD.vhd".
    Summary:
	no macro.
Unit <PmodKEYPAD> synthesized.

Synthesizing Unit <Decoder>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\Decoder.vhd".
    Found 20-bit register for signal <sclk>.
    Found 4-bit register for signal <DecodeOut>.
    Found 4-bit register for signal <Col>.
    Found 20-bit adder for signal <sclk[19]_GND_23_o_add_47_OUT> created at line 124.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred  13 Multiplexer(s).
Unit <Decoder> synthesized.

Synthesizing Unit <CB2CE_HXILINX_ppmmvsm>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf".
    Found 2-bit register for signal <COUNT>.
    Found 2-bit adder for signal <COUNT[1]_GND_24_o_add_0_OUT> created at line 791.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <CB2CE_HXILINX_ppmmvsm> synthesized.

Synthesizing Unit <CB4CLE_HXILINX_ppmmvsm>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf".
    Found 4-bit register for signal <COUNT>.
    Found 4-bit adder for signal <COUNT[3]_GND_25_o_add_0_OUT> created at line 670.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <CB4CLE_HXILINX_ppmmvsm> synthesized.

Synthesizing Unit <D3_8E_HXILINX_ppmmvsm>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf".
    Summary:
	inferred   1 Multiplexer(s).
Unit <D3_8E_HXILINX_ppmmvsm> synthesized.

Synthesizing Unit <CB16CE_HXILINX_ppmmvsm>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf".
    Found 16-bit register for signal <COUNT>.
    Found 16-bit adder for signal <COUNT[15]_GND_27_o_add_0_OUT> created at line 521.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
Unit <CB16CE_HXILINX_ppmmvsm> synthesized.

Synthesizing Unit <FD4CE_HXILINX_ppmmvsm>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf".
    Found 1-bit register for signal <Q2>.
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q0>.
    Found 1-bit register for signal <Q3>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <FD4CE_HXILINX_ppmmvsm> synthesized.

Synthesizing Unit <X74_157_MUSER_ppmmvsm>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf".
    Set property "HU_SET = XLXI_114_0" for instance <XLXI_114>.
    Set property "HU_SET = XLXI_115_1" for instance <XLXI_115>.
    Set property "HU_SET = XLXI_116_2" for instance <XLXI_116>.
    Set property "HU_SET = XLXI_117_3" for instance <XLXI_117>.
    Summary:
	no macro.
Unit <X74_157_MUSER_ppmmvsm> synthesized.

Synthesizing Unit <M2_1E_HXILINX_ppmmvsm>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf".
    Summary:
	inferred   2 Multiplexer(s).
Unit <M2_1E_HXILINX_ppmmvsm> synthesized.

Synthesizing Unit <X74_153_MUSER_ppmmvsm>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf".
    Set property "HU_SET = XLXI_1_4" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_5" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_3_6" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_4_7" for instance <XLXI_4>.
    Set property "HU_SET = XLXI_5_8" for instance <XLXI_5>.
    Set property "HU_SET = XLXI_6_9" for instance <XLXI_6>.
    Summary:
	no macro.
Unit <X74_153_MUSER_ppmmvsm> synthesized.

Synthesizing Unit <M2_1_HXILINX_ppmmvsm>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf".
    Summary:
	inferred   1 Multiplexer(s).
Unit <M2_1_HXILINX_ppmmvsm> synthesized.

Synthesizing Unit <CB4CE_HXILINX_ppmmvsm>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf".
    Found 4-bit register for signal <COUNT>.
    Found 4-bit adder for signal <COUNT[3]_GND_33_o_add_0_OUT> created at line 184.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
Unit <CB4CE_HXILINX_ppmmvsm> synthesized.

Synthesizing Unit <FD8CE_HXILINX_ppmmvsm>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf".
    Found 8-bit register for signal <Q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <FD8CE_HXILINX_ppmmvsm> synthesized.

Synthesizing Unit <CD4CE_HXILINX_ppmmvsm>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf".
    Found 4-bit register for signal <COUNT>.
    Found 4-bit adder for signal <COUNT[3]_GND_35_o_add_4_OUT> created at line 424.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <CD4CE_HXILINX_ppmmvsm> synthesized.

Synthesizing Unit <ADD4_HXILINX_ppmmvsm>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf".
    Found 5-bit adder for signal <n0024> created at line 268.
    Found 5-bit adder for signal <adsu_p.adsu_tmp> created at line 268.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <ADD4_HXILINX_ppmmvsm> synthesized.

Synthesizing Unit <M4_1E_HXILINX_ppmmvsm>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf".
    Found 1-bit 4-to-1 multiplexer for signal <S1_D3_Mux_0_o> created at line 619.
    Summary:
	inferred   2 Multiplexer(s).
Unit <M4_1E_HXILINX_ppmmvsm> synthesized.

Synthesizing Unit <COMP4_HXILINX_ppmmvsm>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf".
    Summary:
Unit <COMP4_HXILINX_ppmmvsm> synthesized.

Synthesizing Unit <ADD8_HXILINX_ppmmvsm>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf".
    Found 9-bit adder for signal <n0022> created at line 300.
    Found 9-bit adder for signal <adder_tmp> created at line 300.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <ADD8_HXILINX_ppmmvsm> synthesized.

Synthesizing Unit <COMPM8_HXILINX_ppmmvsm>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf".
    Found 8-bit comparator greater for signal <GT> created at line 109
    Found 8-bit comparator greater for signal <LT> created at line 110
    Summary:
	inferred   2 Comparator(s).
Unit <COMPM8_HXILINX_ppmmvsm> synthesized.

Synthesizing Unit <COMPM2_HXILINX_ppmmvsm>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf".
    Found 2-bit comparator greater for signal <GT> created at line 50
    Found 2-bit comparator greater for signal <LT> created at line 51
    Summary:
	inferred   2 Comparator(s).
Unit <COMPM2_HXILINX_ppmmvsm> synthesized.

Synthesizing Unit <D2_4E_HXILINX_ppmmvsm>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf".
    Summary:
	inferred   1 Multiplexer(s).
Unit <D2_4E_HXILINX_ppmmvsm> synthesized.

Synthesizing Unit <M8_1E_HXILINX_ppmmvsm>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf".
    Found 1-bit 8-to-1 multiplexer for signal <S2_D7_Mux_0_o> created at line 364.
    Summary:
	inferred   2 Multiplexer(s).
Unit <M8_1E_HXILINX_ppmmvsm> synthesized.

Synthesizing Unit <COMPM4_HXILINX_ppmmvsm>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp2\ppmmvsm\ppmmvsm.vhf".
    Found 4-bit comparator greater for signal <GT> created at line 86
    Found 4-bit comparator greater for signal <LT> created at line 87
    Summary:
	inferred   2 Comparator(s).
Unit <COMPM4_HXILINX_ppmmvsm> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 26
 16-bit adder                                          : 2
 2-bit adder                                           : 2
 20-bit adder                                          : 1
 4-bit adder                                           : 5
 5-bit adder                                           : 10
 9-bit adder                                           : 6
# Registers                                            : 61
 1-bit register                                        : 45
 16-bit register                                       : 2
 2-bit register                                        : 2
 20-bit register                                       : 1
 4-bit register                                        : 7
 8-bit register                                        : 4
# Comparators                                          : 14
 2-bit comparator greater                              : 2
 4-bit comparator greater                              : 6
 8-bit comparator greater                              : 6
# Multiplexers                                         : 218
 1-bit 2-to-1 multiplexer                              : 184
 1-bit 4-to-1 multiplexer                              : 2
 1-bit 8-to-1 multiplexer                              : 4
 4-bit 2-to-1 multiplexer                              : 24
 8-bit 2-to-1 multiplexer                              : 4
# Xors                                                 : 20
 1-bit xor2                                            : 20

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <CB16CE_HXILINX_ppmmvsm>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
Unit <CB16CE_HXILINX_ppmmvsm> synthesized (advanced).

Synthesizing (advanced) Unit <CB2CE_HXILINX_ppmmvsm>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
Unit <CB2CE_HXILINX_ppmmvsm> synthesized (advanced).

Synthesizing (advanced) Unit <CB4CE_HXILINX_ppmmvsm>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
Unit <CB4CE_HXILINX_ppmmvsm> synthesized (advanced).

Synthesizing (advanced) Unit <CB4CLE_HXILINX_ppmmvsm>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
Unit <CB4CLE_HXILINX_ppmmvsm> synthesized (advanced).

Synthesizing (advanced) Unit <Decoder>.
The following registers are absorbed into counter <sclk>: 1 register on signal <sclk>.
Unit <Decoder> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 9
 4-bit adder                                           : 1
 5-bit adder carry in                                  : 5
 9-bit adder carry in                                  : 3
# Counters                                             : 9
 16-bit up counter                                     : 2
 2-bit up counter                                      : 2
 20-bit up counter                                     : 1
 4-bit up counter                                      : 4
# Registers                                            : 126
 Flip-Flops                                            : 126
# Comparators                                          : 14
 2-bit comparator greater                              : 2
 4-bit comparator greater                              : 6
 8-bit comparator greater                              : 6
# Multiplexers                                         : 174
 1-bit 2-to-1 multiplexer                              : 141
 1-bit 4-to-1 multiplexer                              : 2
 1-bit 8-to-1 multiplexer                              : 4
 4-bit 2-to-1 multiplexer                              : 23
 8-bit 2-to-1 multiplexer                              : 4
# Xors                                                 : 20
 1-bit xor2                                            : 20

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ppmmvsm> ...

Optimizing unit <CODEDISC> ...

Optimizing unit <FD4CE_MXILINX_CODEDISC> ...

Optimizing unit <COMP4_MXILINX_CODEDISC> ...

Optimizing unit <M2_1E_MXILINX_CODEDISC> ...

Optimizing unit <FD4CE_HXILINX_ppmmvsm> ...

Optimizing unit <FD8CE_HXILINX_ppmmvsm> ...

Optimizing unit <X74_153_MUSER_ppmmvsm> ...

Optimizing unit <CODEGEN> ...

Optimizing unit <COMP4_MXILINX_CODEGEN> ...

Optimizing unit <FD4CE_MXILINX_CODEGEN> ...

Optimizing unit <SEVENSEGMENTDECODER> ...

Optimizing unit <M2_1E_HXILINX_ppmmvsm> ...

Optimizing unit <Decoder> ...

Optimizing unit <CB4CLE_HXILINX_ppmmvsm> ...

Optimizing unit <ADD4_HXILINX_ppmmvsm> ...

Optimizing unit <CB16CE_HXILINX_ppmmvsm> ...

Optimizing unit <CB2CE_HXILINX_ppmmvsm> ...

Optimizing unit <D3_8E_HXILINX_ppmmvsm> ...

Optimizing unit <M2_1_HXILINX_ppmmvsm> ...

Optimizing unit <M4_1E_HXILINX_ppmmvsm> ...

Optimizing unit <M2_1E_HXILINX_X74_157> ...

Optimizing unit <COMP4_HXILINX_ppmmvsm> ...

Optimizing unit <M2_1E_HXILINX_SEVENSEGMENTDECODER> ...

Optimizing unit <FTC_HXILINX_SEVENSEGMENTDECODER> ...

Optimizing unit <COMPM4_HXILINX_ppmmvsm> ...

Optimizing unit <COMPM8_HXILINX_ppmmvsm> ...

Optimizing unit <ADD8_HXILINX_ppmmvsm> ...

Optimizing unit <M8_1E_HXILINX_ppmmvsm> ...

Optimizing unit <D2_4E_HXILINX_ppmmvsm> ...

Optimizing unit <CB4CE_HXILINX_ppmmvsm> ...

Optimizing unit <COMPM2_HXILINX_ppmmvsm> ...

Optimizing unit <CD4CE_HXILINX_ppmmvsm> ...
WARNING:Xst:1293 - FF/Latch <Q_7> has a constant value of 0 in block <U285>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Q_7> has a constant value of 0 in block <U185>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <COUNT_3> of sequential type is unconnected in block <U64>.
WARNING:Xst:2677 - Node <COUNT_9> of sequential type is unconnected in block <U67>.
WARNING:Xst:2677 - Node <COUNT_10> of sequential type is unconnected in block <U67>.
WARNING:Xst:2677 - Node <COUNT_11> of sequential type is unconnected in block <U67>.
WARNING:Xst:2677 - Node <COUNT_12> of sequential type is unconnected in block <U67>.
WARNING:Xst:2677 - Node <COUNT_13> of sequential type is unconnected in block <U67>.
WARNING:Xst:2677 - Node <COUNT_14> of sequential type is unconnected in block <U67>.
WARNING:Xst:2677 - Node <COUNT_15> of sequential type is unconnected in block <U67>.
WARNING:Xst:2677 - Node <Q3> of sequential type is unconnected in block <U284>.
WARNING:Xst:2677 - Node <Q3> of sequential type is unconnected in block <U184>.
WARNING:Xst:2677 - Node <COUNT_3> of sequential type is unconnected in block <U86>.
WARNING:Xst:1290 - Hierarchical block <U173/XLXI_3> is unconnected in block <ppmmvsm>.
   It will be removed from the design.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ppmmvsm, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 185
 Flip-Flops                                            : 185

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ppmmvsm.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 766
#      AND2                        : 43
#      AND2B1                      : 18
#      AND2B2                      : 2
#      AND3                        : 11
#      AND3B1                      : 11
#      AND3B2                      : 6
#      AND3B3                      : 1
#      AND4                        : 5
#      AND4B1                      : 1
#      AND4B2                      : 2
#      BUF                         : 37
#      GND                         : 5
#      INV                         : 58
#      LUT1                        : 40
#      LUT2                        : 43
#      LUT3                        : 72
#      LUT4                        : 122
#      LUT5                        : 17
#      LUT6                        : 33
#      MUXCY                       : 66
#      MUXF7                       : 4
#      OR2                         : 52
#      OR2B1                       : 7
#      OR3                         : 4
#      OR4                         : 7
#      OR5                         : 1
#      ROM16X1                     : 14
#      VCC                         : 3
#      XNOR2                       : 20
#      XORCY                       : 61
# FlipFlops/Latches                : 185
#      FD                          : 6
#      FDC                         : 4
#      FDCE                        : 147
#      FDE                         : 8
#      FDR                         : 20
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 53
#      IBUF                        : 10
#      OBUF                        : 43
# Logical                          : 13
#      NAND2                       : 4
#      NOR2                        : 2
#      NOR3                        : 2
#      NOR4                        : 4
#      NOR5                        : 1

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             184  out of  126800     0%  
 Number of Slice LUTs:                  399  out of  63400     0%  
    Number used as Logic:               385  out of  63400     0%  
    Number used as Memory:               14  out of  19000     0%  
       Number used as ROM:               14

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    583
   Number with an unused Flip Flop:     399  out of    583    68%  
   Number with an unused LUT:           184  out of    583    31%  
   Number of fully used LUT-FF pairs:     0  out of    583     0%  
   Number of unique control sets:        45

IO Utilization: 
 Number of IOs:                          53
 Number of bonded IOBs:                  53  out of    210    25%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                4  out of     32    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
U67/COUNT_4                        | BUFG                   | 43    |
U67/COUNT_7                        | BUFG                   | 79    |
CLOCK_NP2B                         | IBUF+BUFG              | 44    |
U66/COUNT_15                       | NONE(U67/COUNT_0)      | 9     |
U67/COUNT_0                        | NONE(M5/XLXI_10/q_tmp) | 4     |
U67/COUNT_2                        | BUFG                   | 6     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 19.709ns (Maximum Frequency: 50.738MHz)
   Minimum input arrival time before clock: 19.208ns
   Maximum output required time after clock: 14.998ns
   Maximum combinational path delay: 14.497ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'U67/COUNT_7'
  Clock period: 19.709ns (frequency: 50.738MHz)
  Total number of paths / destination ports: 573390334 / 155
-------------------------------------------------------------------------
Delay:               19.709ns (Levels of Logic = 52)
  Source:            U116/Q0 (FF)
  Destination:       U71 (FF)
  Source Clock:      U67/COUNT_7 rising
  Destination Clock: U67/COUNT_7 rising

  Data Path: U116/Q0 to U71
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.361   0.553  Q0 (Q0)
     end scope: 'U116:Q0'
     NOR4:I3->O            5   0.279   0.575  U300 (POS0ZERO)
     OR4:I2->O             1   0.234   0.511  U304 (APOSZERO)
     AND4B2:I3->O          4   0.279   0.707  U197 (INITPLAYONZERODISP)
     AND4B2:I0->O          1   0.097   0.693  U241 (XLXN_2277)
     AND2:I0->O            2   0.097   0.698  U239 (ACTION3)
     OR2:I0->O             6   0.097   0.318  U233 (PLAYPOS0)
     begin scope: 'U244/XLXI_4:S0'
     LUT3:I2->O            1   0.097   0.379  Mmux_O11 (O)
     end scope: 'U244/XLXI_4:O'
     begin scope: 'U244/XLXI_6:D1'
     LUT4:I2->O            1   0.097   0.683  Mmux_O11 (O)
     end scope: 'U244/XLXI_6:O'
     AND2B1:I1->O          4   0.107   0.309  U246 (XLXN_2310)
     begin scope: 'U247:A1'
     LUT3:I2->O            1   0.097   0.683  Mmux_d_tmp21 (D1)
     end scope: 'U247:D1'
     OR2:I1->O             1   0.107   0.295  U249 (P2SEL1)
     begin scope: 'U152/XLXI_115:D1'
     LUT4:I3->O            5   0.097   0.702  Mmux_O11 (O)
     end scope: 'U152/XLXI_115:O'
     OR2:I1->O            14   0.107   0.355  U153 (ENCPSEL0)
     begin scope: 'U157/XLXI_4:S0'
     LUT3:I2->O            1   0.097   0.379  Mmux_O11 (O)
     end scope: 'U157/XLXI_4:O'
     begin scope: 'U157/XLXI_6:D1'
     LUT4:I2->O            1   0.097   0.295  Mmux_O11 (O)
     end scope: 'U157/XLXI_6:O'
     begin scope: 'U158/XLXI_115:D1'
     LUT4:I3->O           18   0.097   0.458  Mmux_O11 (O)
     end scope: 'U158/XLXI_115:O'
     begin scope: 'U162:A1'
     LUT4:I2->O            1   0.097   0.295  EQ_SW0 (N01)
     LUT5:I4->O            3   0.097   0.289  EQ (EQ)
     end scope: 'U162:EQ'
     BUF:I->O              2   0.511   0.698  RDP3EQ2_BUF (RDP3EQ2)
     AND2:I0->O            2   0.097   0.697  U163 (RDP3EQ1)
     AND2:I0->O            1   0.097   0.295  U164 (RDP3EQ0)
     begin scope: 'U170/XLXI_2:D1'
     LUT3:I2->O            1   0.097   0.379  Mmux_O11 (O)
     end scope: 'U170/XLXI_2:O'
     begin scope: 'U170/XLXI_5:D1'
     LUT4:I2->O            2   0.097   0.299  Mmux_O11 (O)
     end scope: 'U170/XLXI_5:O'
     begin scope: 'U171:CI'
     LUT3:I2->O           10   0.097   0.321  Madd_adsu_p.adsu_tmp_Madd_xor<1>11 (S1)
     end scope: 'U171:S1'
     INV:I->O              1   0.511   0.295  U175 (XLXN_1764)
     begin scope: 'U176:E'
     LUT4:I3->O            5   0.097   0.314  Mmux_O11 (O)
     end scope: 'U176:O'
     begin scope: 'U182:A<1>'
     LUT2:I1->O            1   0.097   0.000  Madd_adder_tmp_Madd_lut<1> (Madd_adder_tmp_Madd_lut<1>)
     MUXCY:S->O            1   0.353   0.000  Madd_adder_tmp_Madd_cy<1> (Madd_adder_tmp_Madd_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Madd_adder_tmp_Madd_cy<2> (Madd_adder_tmp_Madd_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Madd_adder_tmp_Madd_cy<3> (Madd_adder_tmp_Madd_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Madd_adder_tmp_Madd_cy<4> (Madd_adder_tmp_Madd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Madd_adder_tmp_Madd_cy<5> (Madd_adder_tmp_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Madd_adder_tmp_Madd_cy<6> (Madd_adder_tmp_Madd_cy<6>)
     XORCY:CI->O           1   0.370   0.295  Madd_adder_tmp_Madd_xor<7> (S<7>)
     end scope: 'U182:S<7>'
     begin scope: 'U181:B<7>'
     LUT2:I1->O            1   0.097   0.000  Madd_adder_tmp_Madd_lut<7> (Madd_adder_tmp_Madd_lut<7>)
     MUXCY:S->O            1   0.583   0.683  Madd_adder_tmp_Madd_cy<7> (CO)
     end scope: 'U181:CO'
     OR2:I1->O             1   0.107   0.279  U180 (PTOVF)
     FDCE:D                    0.008          U71
    ----------------------------------------
    Total                     19.709ns (5.972ns logic, 13.737ns route)
                                       (30.3% logic, 69.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U67/COUNT_4'
  Clock period: 19.268ns (frequency: 51.900MHz)
  Total number of paths / destination ports: 127278094 / 115
-------------------------------------------------------------------------
Delay:               19.268ns (Levels of Logic = 42)
  Source:            U188/Q0 (FF)
  Destination:       U284/Q2 (FF)
  Source Clock:      U67/COUNT_4 rising
  Destination Clock: U67/COUNT_4 rising

  Data Path: U188/Q0 to U284/Q2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.361   0.698  Q0 (Q0)
     end scope: 'U188:Q0'
     OR2:I0->O             4   0.097   0.707  U189 (ADJ)
     AND2:I0->O            2   0.097   0.560  U230 (LADJCODE)
     AND3B3:I2->O          4   0.234   0.697  U240 (NOWCNRD)
     AND4B1:I1->O          1   0.107   0.683  U237 (XLXN_2274)
     OR2:I1->O             1   0.107   0.683  U236 (ACTION1)
     OR2:I1->O             6   0.107   0.318  U233 (PLAYPOS0)
     begin scope: 'U244/XLXI_4:S0'
     LUT3:I2->O            1   0.097   0.379  Mmux_O11 (O)
     end scope: 'U244/XLXI_4:O'
     begin scope: 'U244/XLXI_6:D1'
     LUT4:I2->O            1   0.097   0.683  Mmux_O11 (O)
     end scope: 'U244/XLXI_6:O'
     AND2B1:I1->O          4   0.107   0.309  U246 (XLXN_2310)
     begin scope: 'U247:A1'
     LUT3:I2->O            1   0.097   0.683  Mmux_d_tmp21 (D1)
     end scope: 'U247:D1'
     OR2:I1->O             1   0.107   0.295  U249 (P2SEL1)
     begin scope: 'U152/XLXI_115:D1'
     LUT4:I3->O            5   0.097   0.702  Mmux_O11 (O)
     end scope: 'U152/XLXI_115:O'
     OR2:I1->O            14   0.107   0.355  U153 (ENCPSEL0)
     begin scope: 'U157/XLXI_4:S0'
     LUT3:I2->O            1   0.097   0.379  Mmux_O11 (O)
     end scope: 'U157/XLXI_4:O'
     begin scope: 'U157/XLXI_6:D1'
     LUT4:I2->O            1   0.097   0.295  Mmux_O11 (O)
     end scope: 'U157/XLXI_6:O'
     begin scope: 'U158/XLXI_115:D1'
     LUT4:I3->O           18   0.097   0.458  Mmux_O11 (O)
     end scope: 'U158/XLXI_115:O'
     begin scope: 'U162:A1'
     LUT4:I2->O            1   0.097   0.295  EQ_SW0 (N01)
     LUT5:I4->O            3   0.097   0.289  EQ (EQ)
     end scope: 'U162:EQ'
     BUF:I->O              2   0.511   0.698  RDP3EQ2_BUF (RDP3EQ2)
     AND2:I0->O            2   0.097   0.698  U163 (RDP3EQ1)
     AND2:I0->O            1   0.097   0.295  U164 (RDP3EQ0)
     begin scope: 'U170/XLXI_2:D1'
     LUT3:I2->O            1   0.097   0.379  Mmux_O11 (O)
     end scope: 'U170/XLXI_2:O'
     begin scope: 'U170/XLXI_5:D1'
     LUT4:I2->O            2   0.097   0.299  Mmux_O11 (O)
     end scope: 'U170/XLXI_5:O'
     begin scope: 'U171:CI'
     LUT3:I2->O           13   0.097   0.739  Madd_adsu_p.adsu_tmp_Madd_xor<0>11 (S0)
     end scope: 'U171:S0'
     AND3:I1->O            7   0.107   0.407  U172 (RWD<6>)
     begin scope: 'U283:A<6>'
     LUT4:I2->O            1   0.097   0.683  GT1_SW2 (N3)
     LUT5:I0->O            1   0.097   0.683  GT21 (GT)
     end scope: 'U283:GT'
     OR2:I1->O             1   0.107   0.683  U276 (XLXN_12061)
     AND2:I1->O           10   0.107   0.321  U277 (P1STNLRWDRD)
     begin scope: 'U284:CE'
     FDCE:CE                   0.095          Q2
    ----------------------------------------
    Total                     19.268ns (3.910ns logic, 15.358ns route)
                                       (20.3% logic, 79.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLOCK_NP2B'
  Clock period: 3.473ns (frequency: 287.960MHz)
  Total number of paths / destination ports: 2915 / 72
-------------------------------------------------------------------------
Delay:               3.473ns (Levels of Logic = 5)
  Source:            M6/C0/sclk_14 (FF)
  Destination:       M6/C0/sclk_19 (FF)
  Source Clock:      CLOCK_NP2B rising
  Destination Clock: CLOCK_NP2B rising

  Data Path: M6/C0/sclk_14 to M6/C0/sclk_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.361   0.383  M6/C0/sclk_14 (M6/C0/sclk_14)
     LUT2:I0->O            1   0.097   0.295  M6/C0/_n0325_inv11_SW0 (N8)
     LUT6:I5->O            3   0.097   0.305  M6/C0/_n0325_inv11 (M6/C0/_n0325_inv11)
     LUT5:I4->O            2   0.097   0.383  M6/C0/sclk[19]_GND_23_o_equal_13_o<19>11 (M6/C0/sclk[19]_GND_23_o_equal_13_o<19>1)
     LUT6:I4->O            8   0.097   0.543  M6/C0/sclk[19]_GND_23_o_equal_13_o<19>22 (M6/C0/sclk[19]_GND_23_o_equal_13_o<19>2)
     LUT5:I2->O           20   0.097   0.367  M6/C0/_n01181 (M6/C0/_n0118)
     FDR:R                     0.349          M6/C0/sclk_0
    ----------------------------------------
    Total                      3.473ns (1.195ns logic, 2.278ns route)
                                       (34.4% logic, 65.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U66/COUNT_15'
  Clock period: 1.664ns (frequency: 600.889MHz)
  Total number of paths / destination ports: 45 / 9
-------------------------------------------------------------------------
Delay:               1.664ns (Levels of Logic = 10)
  Source:            U67/COUNT_0 (FF)
  Destination:       U67/COUNT_8 (FF)
  Source Clock:      U66/COUNT_15 rising
  Destination Clock: U66/COUNT_15 rising

  Data Path: U67/COUNT_0 to U67/COUNT_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.361   0.298  COUNT_0 (COUNT_0)
     INV:I->O              1   0.113   0.000  Mcount_COUNT_lut<0>_INV_0 (Mcount_COUNT_lut<0>)
     MUXCY:S->O            1   0.353   0.000  Mcount_COUNT_cy<0> (Mcount_COUNT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_COUNT_cy<1> (Mcount_COUNT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_COUNT_cy<2> (Mcount_COUNT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_COUNT_cy<3> (Mcount_COUNT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_COUNT_cy<4> (Mcount_COUNT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_COUNT_cy<5> (Mcount_COUNT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_COUNT_cy<6> (Mcount_COUNT_cy<6>)
     MUXCY:CI->O           0   0.023   0.000  Mcount_COUNT_cy<7> (Mcount_COUNT_cy<7>)
     XORCY:CI->O           1   0.370   0.000  Mcount_COUNT_xor<8> (Result<8>)
     FDCE:D                    0.008          COUNT_8
    ----------------------------------------
    Total                      1.664ns (1.366ns logic, 0.298ns route)
                                       (82.1% logic, 17.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U67/COUNT_0'
  Clock period: 1.124ns (frequency: 889.759MHz)
  Total number of paths / destination ports: 7 / 4
-------------------------------------------------------------------------
Delay:               1.124ns (Levels of Logic = 1)
  Source:            U86/COUNT_0 (FF)
  Destination:       U86/COUNT_0 (FF)
  Source Clock:      U67/COUNT_0 rising
  Destination Clock: U67/COUNT_0 rising

  Data Path: U86/COUNT_0 to U86/COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            19   0.361   0.363  COUNT_0 (COUNT_0)
     INV:I->O              1   0.113   0.279  Mcount_COUNT_xor<0>11_INV_0 (Result<0>)
     FDCE:D                    0.008          COUNT_0
    ----------------------------------------
    Total                      1.124ns (0.482ns logic, 0.642ns route)
                                       (42.9% logic, 57.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U67/COUNT_2'
  Clock period: 1.055ns (frequency: 948.227MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               1.055ns (Levels of Logic = 1)
  Source:            U119/COUNT_0 (FF)
  Destination:       U119/COUNT_0 (FF)
  Source Clock:      U67/COUNT_2 rising
  Destination Clock: U67/COUNT_2 rising

  Data Path: U119/COUNT_0 to U119/COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.361   0.293  COUNT_0 (COUNT_0)
     INV:I->O              1   0.113   0.279  Mmux_COUNT[3]_GND_35_o_mux_8_OUT11_INV_0 (COUNT[3]_GND_35_o_mux_8_OUT<0>)
     FDCE:D                    0.008          COUNT_0
    ----------------------------------------
    Total                      1.055ns (0.482ns logic, 0.573ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U67/COUNT_4'
  Total number of paths / destination ports: 22835781 / 51
-------------------------------------------------------------------------
Offset:              18.809ns (Levels of Logic = 44)
  Source:            Testrd (PAD)
  Destination:       U284/Q2 (FF)
  Destination Clock: U67/COUNT_4 rising

  Data Path: Testrd to U284/Q2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.001   0.525  Testrd_IBUF (Testrd_IBUF)
     begin scope: 'U315/XLXI_114:S0'
     LUT4:I1->O           19   0.097   0.595  Mmux_O11 (O)
     end scope: 'U315/XLXI_114:O'
     OR4:I3->O             2   0.279   0.560  U196 (RDNOTZERO)
     AND4B2:I2->O          4   0.234   0.707  U197 (INITPLAYONZERODISP)
     AND4B2:I0->O          1   0.097   0.693  U241 (XLXN_2277)
     AND2:I0->O            2   0.097   0.698  U239 (ACTION3)
     OR2:I0->O             6   0.097   0.318  U233 (PLAYPOS0)
     begin scope: 'U244/XLXI_4:S0'
     LUT3:I2->O            1   0.097   0.379  Mmux_O11 (O)
     end scope: 'U244/XLXI_4:O'
     begin scope: 'U244/XLXI_6:D1'
     LUT4:I2->O            1   0.097   0.683  Mmux_O11 (O)
     end scope: 'U244/XLXI_6:O'
     AND2B1:I1->O          4   0.107   0.309  U246 (XLXN_2310)
     begin scope: 'U247:A1'
     LUT3:I2->O            1   0.097   0.683  Mmux_d_tmp21 (D1)
     end scope: 'U247:D1'
     OR2:I1->O             1   0.107   0.295  U249 (P2SEL1)
     begin scope: 'U152/XLXI_115:D1'
     LUT4:I3->O            5   0.097   0.702  Mmux_O11 (O)
     end scope: 'U152/XLXI_115:O'
     OR2:I1->O            14   0.107   0.355  U153 (ENCPSEL0)
     begin scope: 'U157/XLXI_4:S0'
     LUT3:I2->O            1   0.097   0.379  Mmux_O11 (O)
     end scope: 'U157/XLXI_4:O'
     begin scope: 'U157/XLXI_6:D1'
     LUT4:I2->O            1   0.097   0.295  Mmux_O11 (O)
     end scope: 'U157/XLXI_6:O'
     begin scope: 'U158/XLXI_115:D1'
     LUT4:I3->O           18   0.097   0.458  Mmux_O11 (O)
     end scope: 'U158/XLXI_115:O'
     begin scope: 'U162:A1'
     LUT4:I2->O            1   0.097   0.295  EQ_SW0 (N01)
     LUT5:I4->O            3   0.097   0.289  EQ (EQ)
     end scope: 'U162:EQ'
     BUF:I->O              2   0.511   0.698  RDP3EQ2_BUF (RDP3EQ2)
     AND2:I0->O            2   0.097   0.698  U163 (RDP3EQ1)
     AND2:I0->O            1   0.097   0.295  U164 (RDP3EQ0)
     begin scope: 'U170/XLXI_2:D1'
     LUT3:I2->O            1   0.097   0.379  Mmux_O11 (O)
     end scope: 'U170/XLXI_2:O'
     begin scope: 'U170/XLXI_5:D1'
     LUT4:I2->O            2   0.097   0.299  Mmux_O11 (O)
     end scope: 'U170/XLXI_5:O'
     begin scope: 'U171:CI'
     LUT3:I2->O           13   0.097   0.739  Madd_adsu_p.adsu_tmp_Madd_xor<0>11 (S0)
     end scope: 'U171:S0'
     AND3:I1->O            7   0.107   0.407  U172 (RWD<6>)
     begin scope: 'U283:A<6>'
     LUT4:I2->O            1   0.097   0.683  GT1_SW2 (N3)
     LUT5:I0->O            1   0.097   0.683  GT21 (GT)
     end scope: 'U283:GT'
     OR2:I1->O             1   0.107   0.683  U276 (XLXN_12061)
     AND2:I1->O           10   0.107   0.321  U277 (P1STNLRWDRD)
     begin scope: 'U284:CE'
     FDCE:CE                   0.095          Q2
    ----------------------------------------
    Total                     18.809ns (3.702ns logic, 15.107ns route)
                                       (19.7% logic, 80.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U67/COUNT_7'
  Total number of paths / destination ports: 47633016 / 127
-------------------------------------------------------------------------
Offset:              19.208ns (Levels of Logic = 53)
  Source:            Testrd (PAD)
  Destination:       U71 (FF)
  Destination Clock: U67/COUNT_7 rising

  Data Path: Testrd to U71
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.001   0.525  Testrd_IBUF (Testrd_IBUF)
     begin scope: 'U315/XLXI_114:S0'
     LUT4:I1->O           19   0.097   0.595  Mmux_O11 (O)
     end scope: 'U315/XLXI_114:O'
     OR4:I3->O             2   0.279   0.560  U196 (RDNOTZERO)
     AND4B2:I2->O          4   0.234   0.707  U197 (INITPLAYONZERODISP)
     AND4B2:I0->O          1   0.097   0.693  U241 (XLXN_2277)
     AND2:I0->O            2   0.097   0.698  U239 (ACTION3)
     OR2:I0->O             6   0.097   0.318  U233 (PLAYPOS0)
     begin scope: 'U244/XLXI_4:S0'
     LUT3:I2->O            1   0.097   0.379  Mmux_O11 (O)
     end scope: 'U244/XLXI_4:O'
     begin scope: 'U244/XLXI_6:D1'
     LUT4:I2->O            1   0.097   0.683  Mmux_O11 (O)
     end scope: 'U244/XLXI_6:O'
     AND2B1:I1->O          4   0.107   0.309  U246 (XLXN_2310)
     begin scope: 'U247:A1'
     LUT3:I2->O            1   0.097   0.683  Mmux_d_tmp21 (D1)
     end scope: 'U247:D1'
     OR2:I1->O             1   0.107   0.295  U249 (P2SEL1)
     begin scope: 'U152/XLXI_115:D1'
     LUT4:I3->O            5   0.097   0.702  Mmux_O11 (O)
     end scope: 'U152/XLXI_115:O'
     OR2:I1->O            14   0.107   0.355  U153 (ENCPSEL0)
     begin scope: 'U157/XLXI_4:S0'
     LUT3:I2->O            1   0.097   0.379  Mmux_O11 (O)
     end scope: 'U157/XLXI_4:O'
     begin scope: 'U157/XLXI_6:D1'
     LUT4:I2->O            1   0.097   0.295  Mmux_O11 (O)
     end scope: 'U157/XLXI_6:O'
     begin scope: 'U158/XLXI_115:D1'
     LUT4:I3->O           18   0.097   0.458  Mmux_O11 (O)
     end scope: 'U158/XLXI_115:O'
     begin scope: 'U162:A1'
     LUT4:I2->O            1   0.097   0.295  EQ_SW0 (N01)
     LUT5:I4->O            3   0.097   0.289  EQ (EQ)
     end scope: 'U162:EQ'
     BUF:I->O              2   0.511   0.698  RDP3EQ2_BUF (RDP3EQ2)
     AND2:I0->O            2   0.097   0.697  U163 (RDP3EQ1)
     AND2:I0->O            1   0.097   0.295  U164 (RDP3EQ0)
     begin scope: 'U170/XLXI_2:D1'
     LUT3:I2->O            1   0.097   0.379  Mmux_O11 (O)
     end scope: 'U170/XLXI_2:O'
     begin scope: 'U170/XLXI_5:D1'
     LUT4:I2->O            2   0.097   0.299  Mmux_O11 (O)
     end scope: 'U170/XLXI_5:O'
     begin scope: 'U171:CI'
     LUT3:I2->O           10   0.097   0.321  Madd_adsu_p.adsu_tmp_Madd_xor<1>11 (S1)
     end scope: 'U171:S1'
     INV:I->O              1   0.511   0.295  U175 (XLXN_1764)
     begin scope: 'U176:E'
     LUT4:I3->O            5   0.097   0.314  Mmux_O11 (O)
     end scope: 'U176:O'
     begin scope: 'U182:A<1>'
     LUT2:I1->O            1   0.097   0.000  Madd_adder_tmp_Madd_lut<1> (Madd_adder_tmp_Madd_lut<1>)
     MUXCY:S->O            1   0.353   0.000  Madd_adder_tmp_Madd_cy<1> (Madd_adder_tmp_Madd_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Madd_adder_tmp_Madd_cy<2> (Madd_adder_tmp_Madd_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Madd_adder_tmp_Madd_cy<3> (Madd_adder_tmp_Madd_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Madd_adder_tmp_Madd_cy<4> (Madd_adder_tmp_Madd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Madd_adder_tmp_Madd_cy<5> (Madd_adder_tmp_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Madd_adder_tmp_Madd_cy<6> (Madd_adder_tmp_Madd_cy<6>)
     XORCY:CI->O           1   0.370   0.295  Madd_adder_tmp_Madd_xor<7> (S<7>)
     end scope: 'U182:S<7>'
     begin scope: 'U181:B<7>'
     LUT2:I1->O            1   0.097   0.000  Madd_adder_tmp_Madd_lut<7> (Madd_adder_tmp_Madd_lut<7>)
     MUXCY:S->O            1   0.583   0.683  Madd_adder_tmp_Madd_cy<7> (CO)
     end scope: 'U181:CO'
     OR2:I1->O             1   0.107   0.279  U180 (PTOVF)
     FDCE:D                    0.008          U71
    ----------------------------------------
    Total                     19.208ns (5.430ns logic, 13.778ns route)
                                       (28.3% logic, 71.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLOCK_NP2B'
  Total number of paths / destination ports: 27 / 8
-------------------------------------------------------------------------
Offset:              1.842ns (Levels of Logic = 3)
  Source:            KEYPADINPOUT<7> (PAD)
  Destination:       M6/C0/DecodeOut_3 (FF)
  Destination Clock: CLOCK_NP2B rising

  Data Path: KEYPADINPOUT<7> to M6/C0/DecodeOut_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.001   0.575  KEYPADINPOUT_7_IBUF (KEYPADINPOUT_7_IBUF)
     LUT4:I0->O            1   0.097   0.683  M6/C0/_n0309_inv_SW0 (N6)
     LUT6:I1->O            4   0.097   0.293  M6/C0/_n0309_inv (M6/C0/_n0309_inv)
     FDE:CE                    0.095          M6/C0/DecodeOut_0
    ----------------------------------------
    Total                      1.842ns (0.290ns logic, 1.552ns route)
                                       (15.7% logic, 84.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U67/COUNT_2'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.302ns (Levels of Logic = 1)
  Source:            P1PLAY_NP2B (PAD)
  Destination:       U76 (FF)
  Destination Clock: U67/COUNT_2 rising

  Data Path: P1PLAY_NP2B to U76
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.001   0.293  P1PLAY_BUF (P1PLAY)
     FD:D                      0.008          U76
    ----------------------------------------
    Total                      0.302ns (0.009ns logic, 0.293ns route)
                                       (3.0% logic, 97.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLOCK_NP2B'
  Total number of paths / destination ports: 252 / 20
-------------------------------------------------------------------------
Offset:              14.715ns (Levels of Logic = 23)
  Source:            M6/C0/DecodeOut_0 (FF)
  Destination:       A0_NB2P (PAD)
  Source Clock:      CLOCK_NP2B rising

  Data Path: M6/C0/DecodeOut_0 to A0_NB2P
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.361   0.384  M6/C0/DecodeOut_0 (M6/C0/DecodeOut_0)
     begin scope: 'U315/XLXI_114:D1'
     LUT4:I2->O           19   0.097   0.595  Mmux_O11 (O)
     end scope: 'U315/XLXI_114:O'
     OR4:I3->O             2   0.279   0.561  U196 (RDNOTZERO)
     AND4B2:I2->O          4   0.234   0.707  U197 (INITPLAYONZERODISP)
     AND4B2:I0->O          1   0.097   0.693  U241 (XLXN_2277)
     AND2:I0->O            2   0.097   0.698  U239 (ACTION3)
     OR2:I0->O             4   0.097   0.293  U232 (PLAYPOS1)
     INV:I->O              1   0.511   0.295  U252 (XLXN_2350)
     begin scope: 'U253:E'
     LUT4:I3->O            1   0.097   0.295  Mmux_O11 (O)
     end scope: 'U253:O'
     begin scope: 'U254:D0'
     LUT4:I3->O            1   0.097   0.693  Mmux_O11 (O)
     end scope: 'U254:O'
     OR2:I0->O             2   0.097   0.698  U255 (P2ADD)
     AND2:I0->O            1   0.097   0.683  U26 (XLXN_12325)
     OR3:I1->O             1   0.107   0.683  U24 (XLXN_12343)
     AND2B1:I1->O          6   0.107   0.716  U23 (ADD)
     AND2:I0->O            2   0.097   0.697  U37 (INT_NET2)
     AND2B1:I0->O          1   0.097   0.693  U35 (BPDS)
     OR2B1:I0->O           1   0.097   0.693  U88 (XLXN_203)
     AND2:I0->O            4   0.097   0.697  U89 (INT_NET0)
     OR2B1:I1->O           1   0.107   0.683  U92 (XLXN_181)
     NAND2:I1->O           1   0.107   0.279  U93 (DISPEN<0>)
     OBUF:I->O                 0.000          DISPEN0_BUF (A0_NB2P)
    ----------------------------------------
    Total                     14.715ns (2.977ns logic, 11.738ns route)
                                       (20.2% logic, 79.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U67/COUNT_7'
  Total number of paths / destination ports: 2971 / 38
-------------------------------------------------------------------------
Offset:              14.998ns (Levels of Logic = 23)
  Source:            U116/Q0 (FF)
  Destination:       A0_NB2P (PAD)
  Source Clock:      U67/COUNT_7 rising

  Data Path: U116/Q0 to A0_NB2P
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.361   0.553  Q0 (Q0)
     end scope: 'U116:Q0'
     NOR4:I3->O            5   0.279   0.575  U300 (POS0ZERO)
     OR4:I2->O             1   0.234   0.511  U304 (APOSZERO)
     AND4B2:I3->O          4   0.279   0.707  U197 (INITPLAYONZERODISP)
     AND4B2:I0->O          1   0.097   0.693  U241 (XLXN_2277)
     AND2:I0->O            2   0.097   0.698  U239 (ACTION3)
     OR2:I0->O             4   0.097   0.293  U232 (PLAYPOS1)
     INV:I->O              1   0.511   0.295  U252 (XLXN_2350)
     begin scope: 'U253:E'
     LUT4:I3->O            1   0.097   0.295  Mmux_O11 (O)
     end scope: 'U253:O'
     begin scope: 'U254:D0'
     LUT4:I3->O            1   0.097   0.693  Mmux_O11 (O)
     end scope: 'U254:O'
     OR2:I0->O             2   0.097   0.698  U255 (P2ADD)
     AND2:I0->O            1   0.097   0.683  U26 (XLXN_12325)
     OR3:I1->O             1   0.107   0.683  U24 (XLXN_12343)
     AND2B1:I1->O          6   0.107   0.716  U23 (ADD)
     AND2:I0->O            2   0.097   0.697  U37 (INT_NET2)
     AND2B1:I0->O          1   0.097   0.693  U35 (BPDS)
     OR2B1:I0->O           1   0.097   0.693  U88 (XLXN_203)
     AND2:I0->O            4   0.097   0.697  U89 (INT_NET0)
     OR2B1:I1->O           1   0.107   0.683  U92 (XLXN_181)
     NAND2:I1->O           1   0.107   0.279  U93 (DISPEN<0>)
     OBUF:I->O                 0.000          DISPEN0_BUF (A0_NB2P)
    ----------------------------------------
    Total                     14.998ns (3.159ns logic, 11.839ns route)
                                       (21.1% logic, 78.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U67/COUNT_0'
  Total number of paths / destination ports: 193 / 23
-------------------------------------------------------------------------
Offset:              2.880ns (Levels of Logic = 6)
  Source:            M5/XLXI_10/q_tmp (FF)
  Destination:       AA (PAD)
  Source Clock:      U67/COUNT_0 rising

  Data Path: M5/XLXI_10/q_tmp to AA
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.361   0.534  q_tmp (q_tmp)
     end scope: 'M5/XLXI_10:Q'
     begin scope: 'M5/XLXI_11/XLXI_114:S0'
     LUT4:I1->O            7   0.097   0.307  Mmux_O11 (O)
     end scope: 'M5/XLXI_11/XLXI_114:O'
     ROM16X1:A0->O         1   0.511   0.279  M5/U1 (M5/XLXN_98)
     INV:I->O              1   0.511   0.279  M5/XLXI_29 (AA_OBUF)
     OBUF:I->O                 0.000          AA_OBUF (AA)
    ----------------------------------------
    Total                      2.880ns (1.480ns logic, 1.400ns route)
                                       (51.4% logic, 48.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U67/COUNT_4'
  Total number of paths / destination ports: 1285 / 12
-------------------------------------------------------------------------
Offset:              14.259ns (Levels of Logic = 22)
  Source:            U188/Q0 (FF)
  Destination:       A0_NB2P (PAD)
  Source Clock:      U67/COUNT_4 rising

  Data Path: U188/Q0 to A0_NB2P
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.361   0.698  Q0 (Q0)
     end scope: 'U188:Q0'
     OR2:I0->O             4   0.097   0.707  U189 (ADJ)
     AND2:I0->O            2   0.097   0.561  U230 (LADJCODE)
     AND3B3:I2->O          4   0.234   0.697  U240 (NOWCNRD)
     AND4B1:I1->O          1   0.107   0.683  U237 (XLXN_2274)
     OR2:I1->O             1   0.107   0.683  U236 (ACTION1)
     OR2:I1->O             6   0.107   0.402  U233 (PLAYPOS0)
     begin scope: 'U253:S0'
     LUT4:I2->O            1   0.097   0.295  Mmux_O11 (O)
     end scope: 'U253:O'
     begin scope: 'U254:D0'
     LUT4:I3->O            1   0.097   0.693  Mmux_O11 (O)
     end scope: 'U254:O'
     OR2:I0->O             2   0.097   0.698  U255 (P2ADD)
     AND2:I0->O            1   0.097   0.683  U26 (XLXN_12325)
     OR3:I1->O             1   0.107   0.683  U24 (XLXN_12343)
     AND2B1:I1->O          6   0.107   0.716  U23 (ADD)
     AND2:I0->O            2   0.097   0.697  U37 (INT_NET2)
     AND2B1:I0->O          1   0.097   0.693  U35 (BPDS)
     OR2B1:I0->O           1   0.097   0.693  U88 (XLXN_203)
     AND2:I0->O            4   0.097   0.697  U89 (INT_NET0)
     OR2B1:I1->O           1   0.107   0.683  U92 (XLXN_181)
     NAND2:I1->O           1   0.107   0.279  U93 (DISPEN<0>)
     OBUF:I->O                 0.000          DISPEN0_BUF (A0_NB2P)
    ----------------------------------------
    Total                     14.259ns (2.314ns logic, 11.945ns route)
                                       (16.2% logic, 83.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U66/COUNT_15'
  Total number of paths / destination ports: 16 / 8
-------------------------------------------------------------------------
Offset:              3.825ns (Levels of Logic = 6)
  Source:            U67/COUNT_8 (FF)
  Destination:       A0_NB2P (PAD)
  Source Clock:      U66/COUNT_15 rising

  Data Path: U67/COUNT_8 to A0_NB2P
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.361   0.693  COUNT_8 (COUNT_8)
     end scope: 'U67:Q<8>'
     OR2B1:I1->O           1   0.107   0.693  U88 (XLXN_203)
     AND2:I0->O            4   0.097   0.697  U89 (INT_NET0)
     OR2B1:I1->O           1   0.107   0.683  U92 (XLXN_181)
     NAND2:I1->O           1   0.107   0.279  U93 (DISPEN<0>)
     OBUF:I->O                 0.000          DISPEN0_BUF (A0_NB2P)
    ----------------------------------------
    Total                      3.825ns (0.779ns logic, 3.046ns route)
                                       (20.4% logic, 79.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 956 / 16
-------------------------------------------------------------------------
Delay:               14.497ns (Levels of Logic = 24)
  Source:            Testrd (PAD)
  Destination:       A0_NB2P (PAD)

  Data Path: Testrd to A0_NB2P
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.001   0.525  Testrd_IBUF (Testrd_IBUF)
     begin scope: 'U315/XLXI_114:S0'
     LUT4:I1->O           19   0.097   0.595  Mmux_O11 (O)
     end scope: 'U315/XLXI_114:O'
     OR4:I3->O             2   0.279   0.561  U196 (RDNOTZERO)
     AND4B2:I2->O          4   0.234   0.707  U197 (INITPLAYONZERODISP)
     AND4B2:I0->O          1   0.097   0.693  U241 (XLXN_2277)
     AND2:I0->O            2   0.097   0.698  U239 (ACTION3)
     OR2:I0->O             4   0.097   0.293  U232 (PLAYPOS1)
     INV:I->O              1   0.511   0.295  U252 (XLXN_2350)
     begin scope: 'U253:E'
     LUT4:I3->O            1   0.097   0.295  Mmux_O11 (O)
     end scope: 'U253:O'
     begin scope: 'U254:D0'
     LUT4:I3->O            1   0.097   0.693  Mmux_O11 (O)
     end scope: 'U254:O'
     OR2:I0->O             2   0.097   0.698  U255 (P2ADD)
     AND2:I0->O            1   0.097   0.683  U26 (XLXN_12325)
     OR3:I1->O             1   0.107   0.683  U24 (XLXN_12343)
     AND2B1:I1->O          6   0.107   0.716  U23 (ADD)
     AND2:I0->O            2   0.097   0.697  U37 (INT_NET2)
     AND2B1:I0->O          1   0.097   0.693  U35 (BPDS)
     OR2B1:I0->O           1   0.097   0.693  U88 (XLXN_203)
     AND2:I0->O            4   0.097   0.697  U89 (INT_NET0)
     OR2B1:I1->O           1   0.107   0.683  U92 (XLXN_181)
     NAND2:I1->O           1   0.107   0.279  U93 (DISPEN<0>)
     OBUF:I->O                 0.000          DISPEN0_BUF (A0_NB2P)
    ----------------------------------------
    Total                     14.497ns (2.617ns logic, 11.880ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLOCK_NP2B
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_NP2B     |    3.473|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U66/COUNT_15
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U66/COUNT_15   |    1.664|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U67/COUNT_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U67/COUNT_0    |    1.124|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U67/COUNT_2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U67/COUNT_2    |    1.055|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U67/COUNT_4
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_NP2B     |   19.028|         |         |         |
U67/COUNT_2    |    3.481|         |         |         |
U67/COUNT_4    |   19.268|         |         |         |
U67/COUNT_7    |   19.310|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U67/COUNT_7
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_NP2B     |   19.426|         |         |         |
U66/COUNT_15   |    0.658|         |         |         |
U67/COUNT_2    |    6.360|         |         |         |
U67/COUNT_4    |   19.667|         |         |         |
U67/COUNT_7    |   19.709|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 17.28 secs
 
--> 

Total memory usage is 382976 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   14 (   0 filtered)
Number of infos    :   47 (   0 filtered)

