 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : id_ex
Version: D-2010.03-SP5
Date   : Wed Mar 16 22:56:31 2016
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U394/ZN (INV_X4)                         0.02       0.08 r
  U393/ZN (INV_X4)                         0.02       0.09 f
  U398/ZN (INV_X4)                         0.09       0.18 r
  U313/ZN (OAI21_X1)                       0.08       0.26 f
  U312/ZN (INV_X1)                         0.04       0.30 r
  U105/ZN (NOR2_X1)                        0.04       0.34 f
  U104/ZN (AOI221_X1)                      0.11       0.45 r
  U103/ZN (INV_X1)                         0.03       0.48 f
  instr_q_reg[0]/D (DFFS_X1)               0.00       0.48 f
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[0]/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U394/ZN (INV_X4)                         0.02       0.08 r
  U393/ZN (INV_X4)                         0.02       0.09 f
  U398/ZN (INV_X4)                         0.09       0.18 r
  U313/ZN (OAI21_X1)                       0.08       0.26 f
  U312/ZN (INV_X1)                         0.04       0.30 r
  U105/ZN (NOR2_X1)                        0.04       0.34 f
  U60/ZN (AOI221_X1)                       0.11       0.45 r
  U59/ZN (INV_X1)                          0.03       0.48 f
  instr_q_reg[2]/D (DFFS_X1)               0.00       0.48 f
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[2]/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U394/ZN (INV_X4)                         0.02       0.08 r
  U393/ZN (INV_X4)                         0.02       0.09 f
  U398/ZN (INV_X4)                         0.09       0.18 r
  U313/ZN (OAI21_X1)                       0.08       0.26 f
  U312/ZN (INV_X1)                         0.04       0.30 r
  U105/ZN (NOR2_X1)                        0.04       0.34 f
  U52/ZN (AOI221_X1)                       0.11       0.45 r
  U51/ZN (INV_X1)                          0.03       0.48 f
  instr_q_reg[4]/D (DFFS_X1)               0.00       0.48 f
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[4]/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: not_trap_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U394/ZN (INV_X4)                         0.02       0.08 r
  U393/ZN (INV_X4)                         0.02       0.09 f
  U398/ZN (INV_X4)                         0.09       0.18 r
  U313/ZN (OAI21_X1)                       0.08       0.26 f
  U312/ZN (INV_X1)                         0.04       0.30 r
  U105/ZN (NOR2_X1)                        0.04       0.34 f
  U26/ZN (AOI221_X1)                       0.11       0.45 r
  U25/ZN (INV_X1)                          0.03       0.48 f
  not_trap_q_reg/D (DFFS_X1)               0.00       0.48 f
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  not_trap_q_reg/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_sel_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U394/ZN (INV_X4)                         0.02       0.08 r
  U393/ZN (INV_X4)                         0.02       0.09 f
  U398/ZN (INV_X4)                         0.09       0.18 r
  U313/ZN (OAI21_X1)                       0.08       0.26 f
  U436/ZN (INV_X4)                         0.10       0.36 r
  U311/ZN (AOI22_X1)                       0.05       0.41 f
  U310/ZN (INV_X1)                         0.04       0.45 r
  busA_sel_q_reg[0]/D (DFFR_X1)            0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_sel_q_reg[0]/CK (DFFR_X1)           0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_sel_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U394/ZN (INV_X4)                         0.02       0.08 r
  U393/ZN (INV_X4)                         0.02       0.09 f
  U398/ZN (INV_X4)                         0.09       0.18 r
  U313/ZN (OAI21_X1)                       0.08       0.26 f
  U436/ZN (INV_X4)                         0.10       0.36 r
  U243/ZN (AOI22_X1)                       0.05       0.41 f
  U242/ZN (INV_X1)                         0.04       0.45 r
  busB_sel_q_reg[0]/D (DFFR_X1)            0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_sel_q_reg[0]/CK (DFFR_X1)           0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U394/ZN (INV_X4)                         0.02       0.08 r
  U393/ZN (INV_X4)                         0.02       0.09 f
  U398/ZN (INV_X4)                         0.09       0.18 r
  U313/ZN (OAI21_X1)                       0.08       0.26 f
  U436/ZN (INV_X4)                         0.10       0.36 r
  U82/ZN (AOI22_X1)                        0.05       0.41 f
  U81/ZN (INV_X1)                          0.04       0.45 r
  instr_q_reg[1]/D (DFFR_X1)               0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[1]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U394/ZN (INV_X4)                         0.02       0.08 r
  U393/ZN (INV_X4)                         0.02       0.09 f
  U398/ZN (INV_X4)                         0.09       0.18 r
  U313/ZN (OAI21_X1)                       0.08       0.26 f
  U436/ZN (INV_X4)                         0.10       0.36 r
  U46/ZN (AOI22_X1)                        0.05       0.41 f
  U45/ZN (INV_X1)                          0.04       0.45 r
  instr_q_reg[7]/D (DFFR_X1)               0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[7]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U394/ZN (INV_X4)                         0.02       0.08 r
  U393/ZN (INV_X4)                         0.02       0.09 f
  U398/ZN (INV_X4)                         0.09       0.18 r
  U313/ZN (OAI21_X1)                       0.08       0.26 f
  U436/ZN (INV_X4)                         0.10       0.36 r
  U102/ZN (AOI22_X1)                       0.05       0.41 f
  U101/ZN (INV_X1)                         0.04       0.45 r
  instr_q_reg[10]/D (DFFR_X1)              0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[10]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U394/ZN (INV_X4)                         0.02       0.08 r
  U393/ZN (INV_X4)                         0.02       0.09 f
  U398/ZN (INV_X4)                         0.09       0.18 r
  U313/ZN (OAI21_X1)                       0.08       0.26 f
  U436/ZN (INV_X4)                         0.10       0.36 r
  U98/ZN (AOI22_X1)                        0.05       0.41 f
  U97/ZN (INV_X1)                          0.04       0.45 r
  instr_q_reg[12]/D (DFFR_X1)              0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[12]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U394/ZN (INV_X4)                         0.02       0.08 r
  U393/ZN (INV_X4)                         0.02       0.09 f
  U398/ZN (INV_X4)                         0.09       0.18 r
  U313/ZN (OAI21_X1)                       0.08       0.26 f
  U436/ZN (INV_X4)                         0.10       0.36 r
  U94/ZN (AOI22_X1)                        0.05       0.41 f
  U93/ZN (INV_X1)                          0.04       0.45 r
  instr_q_reg[14]/D (DFFR_X1)              0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[14]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U394/ZN (INV_X4)                         0.02       0.08 r
  U393/ZN (INV_X4)                         0.02       0.09 f
  U398/ZN (INV_X4)                         0.09       0.18 r
  U313/ZN (OAI21_X1)                       0.08       0.26 f
  U436/ZN (INV_X4)                         0.10       0.36 r
  U92/ZN (AOI22_X1)                        0.05       0.41 f
  U91/ZN (INV_X1)                          0.04       0.45 r
  instr_q_reg[15]/D (DFFR_X1)              0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[15]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U394/ZN (INV_X4)                         0.02       0.08 r
  U393/ZN (INV_X4)                         0.02       0.09 f
  U398/ZN (INV_X4)                         0.09       0.18 r
  U313/ZN (OAI21_X1)                       0.08       0.26 f
  U436/ZN (INV_X4)                         0.10       0.36 r
  U90/ZN (AOI22_X1)                        0.05       0.41 f
  U89/ZN (INV_X1)                          0.04       0.45 r
  instr_q_reg[16]/D (DFFR_X1)              0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[16]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U394/ZN (INV_X4)                         0.02       0.08 r
  U393/ZN (INV_X4)                         0.02       0.09 f
  U398/ZN (INV_X4)                         0.09       0.18 r
  U313/ZN (OAI21_X1)                       0.08       0.26 f
  U436/ZN (INV_X4)                         0.10       0.36 r
  U88/ZN (AOI22_X1)                        0.05       0.41 f
  U87/ZN (INV_X1)                          0.04       0.45 r
  instr_q_reg[17]/D (DFFR_X1)              0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[17]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U394/ZN (INV_X4)                         0.02       0.08 r
  U393/ZN (INV_X4)                         0.02       0.09 f
  U398/ZN (INV_X4)                         0.09       0.18 r
  U313/ZN (OAI21_X1)                       0.08       0.26 f
  U436/ZN (INV_X4)                         0.10       0.36 r
  U86/ZN (AOI22_X1)                        0.05       0.41 f
  U85/ZN (INV_X1)                          0.04       0.45 r
  instr_q_reg[18]/D (DFFR_X1)              0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[18]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U394/ZN (INV_X4)                         0.02       0.08 r
  U393/ZN (INV_X4)                         0.02       0.09 f
  U398/ZN (INV_X4)                         0.09       0.18 r
  U313/ZN (OAI21_X1)                       0.08       0.26 f
  U436/ZN (INV_X4)                         0.10       0.36 r
  U84/ZN (AOI22_X1)                        0.05       0.41 f
  U83/ZN (INV_X1)                          0.04       0.45 r
  instr_q_reg[19]/D (DFFR_X1)              0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[19]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U394/ZN (INV_X4)                         0.02       0.08 r
  U393/ZN (INV_X4)                         0.02       0.09 f
  U398/ZN (INV_X4)                         0.09       0.18 r
  U313/ZN (OAI21_X1)                       0.08       0.26 f
  U436/ZN (INV_X4)                         0.10       0.36 r
  U80/ZN (AOI22_X1)                        0.05       0.41 f
  U79/ZN (INV_X1)                          0.04       0.45 r
  instr_q_reg[20]/D (DFFR_X1)              0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[20]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U394/ZN (INV_X4)                         0.02       0.08 r
  U393/ZN (INV_X4)                         0.02       0.09 f
  U398/ZN (INV_X4)                         0.09       0.18 r
  U313/ZN (OAI21_X1)                       0.08       0.26 f
  U436/ZN (INV_X4)                         0.10       0.36 r
  U78/ZN (AOI22_X1)                        0.05       0.41 f
  U77/ZN (INV_X1)                          0.04       0.45 r
  instr_q_reg[21]/D (DFFR_X1)              0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[21]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U394/ZN (INV_X4)                         0.02       0.08 r
  U393/ZN (INV_X4)                         0.02       0.09 f
  U398/ZN (INV_X4)                         0.09       0.18 r
  U313/ZN (OAI21_X1)                       0.08       0.26 f
  U436/ZN (INV_X4)                         0.10       0.36 r
  U76/ZN (AOI22_X1)                        0.05       0.41 f
  U75/ZN (INV_X1)                          0.04       0.45 r
  instr_q_reg[22]/D (DFFR_X1)              0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[22]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U394/ZN (INV_X4)                         0.02       0.08 r
  U393/ZN (INV_X4)                         0.02       0.09 f
  U398/ZN (INV_X4)                         0.09       0.18 r
  U313/ZN (OAI21_X1)                       0.08       0.26 f
  U436/ZN (INV_X4)                         0.10       0.36 r
  U74/ZN (AOI22_X1)                        0.05       0.41 f
  U73/ZN (INV_X1)                          0.04       0.45 r
  instr_q_reg[23]/D (DFFR_X1)              0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[23]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U394/ZN (INV_X4)                         0.02       0.08 r
  U393/ZN (INV_X4)                         0.02       0.09 f
  U398/ZN (INV_X4)                         0.09       0.18 r
  U313/ZN (OAI21_X1)                       0.08       0.26 f
  U436/ZN (INV_X4)                         0.10       0.36 r
  U72/ZN (AOI22_X1)                        0.05       0.41 f
  U71/ZN (INV_X1)                          0.04       0.45 r
  instr_q_reg[24]/D (DFFR_X1)              0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[24]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memWrData_sel_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U394/ZN (INV_X4)                         0.02       0.08 r
  U393/ZN (INV_X4)                         0.02       0.09 f
  U398/ZN (INV_X4)                         0.09       0.18 r
  U313/ZN (OAI21_X1)                       0.08       0.26 f
  U436/ZN (INV_X4)                         0.10       0.36 r
  U32/ZN (AOI22_X1)                        0.05       0.41 f
  U31/ZN (INV_X1)                          0.04       0.45 r
  memWrData_sel_q_reg[0]/D (DFFR_X1)       0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memWrData_sel_q_reg[0]/CK (DFFR_X1)      0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memWr_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U394/ZN (INV_X4)                         0.02       0.08 r
  U393/ZN (INV_X4)                         0.02       0.09 f
  U398/ZN (INV_X4)                         0.09       0.18 r
  U313/ZN (OAI21_X1)                       0.08       0.26 f
  U436/ZN (INV_X4)                         0.10       0.36 r
  U28/ZN (AOI22_X1)                        0.05       0.41 f
  U27/ZN (INV_X1)                          0.04       0.45 r
  memWr_q_reg/D (DFFR_X1)                  0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memWr_q_reg/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_sel_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U391/ZN (NAND2_X1)                       0.02       0.02 f
  U392/ZN (INV_X4)                         0.02       0.05 r
  U394/ZN (INV_X4)                         0.01       0.06 f
  U393/ZN (INV_X4)                         0.02       0.08 r
  U398/ZN (INV_X4)                         0.05       0.13 f
  U313/ZN (OAI21_X1)                       0.10       0.24 r
  U435/ZN (INV_X4)                         0.08       0.31 f
  U309/ZN (AOI22_X1)                       0.10       0.41 r
  U308/ZN (INV_X1)                         0.03       0.44 f
  busA_sel_q_reg[1]/D (DFFR_X1)            0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_sel_q_reg[1]/CK (DFFR_X1)           0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_sel_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U391/ZN (NAND2_X1)                       0.02       0.02 f
  U392/ZN (INV_X4)                         0.02       0.05 r
  U394/ZN (INV_X4)                         0.01       0.06 f
  U393/ZN (INV_X4)                         0.02       0.08 r
  U398/ZN (INV_X4)                         0.05       0.13 f
  U313/ZN (OAI21_X1)                       0.10       0.24 r
  U435/ZN (INV_X4)                         0.08       0.31 f
  U241/ZN (AOI22_X1)                       0.10       0.41 r
  U240/ZN (INV_X1)                         0.03       0.44 f
  busB_sel_q_reg[1]/D (DFFR_X1)            0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_sel_q_reg[1]/CK (DFFR_X1)           0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U391/ZN (NAND2_X1)                       0.02       0.02 f
  U392/ZN (INV_X4)                         0.02       0.05 r
  U394/ZN (INV_X4)                         0.01       0.06 f
  U393/ZN (INV_X4)                         0.02       0.08 r
  U398/ZN (INV_X4)                         0.05       0.13 f
  U313/ZN (OAI21_X1)                       0.10       0.24 r
  U435/ZN (INV_X4)                         0.08       0.31 f
  U54/ZN (AOI22_X1)                        0.10       0.41 r
  U53/ZN (INV_X1)                          0.03       0.44 f
  instr_q_reg[3]/D (DFFR_X1)               0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[3]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U391/ZN (NAND2_X1)                       0.02       0.02 f
  U392/ZN (INV_X4)                         0.02       0.05 r
  U394/ZN (INV_X4)                         0.01       0.06 f
  U393/ZN (INV_X4)                         0.02       0.08 r
  U398/ZN (INV_X4)                         0.05       0.13 f
  U313/ZN (OAI21_X1)                       0.10       0.24 r
  U435/ZN (INV_X4)                         0.08       0.31 f
  U50/ZN (AOI22_X1)                        0.10       0.41 r
  U49/ZN (INV_X1)                          0.03       0.44 f
  instr_q_reg[5]/D (DFFR_X1)               0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[5]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U391/ZN (NAND2_X1)                       0.02       0.02 f
  U392/ZN (INV_X4)                         0.02       0.05 r
  U394/ZN (INV_X4)                         0.01       0.06 f
  U393/ZN (INV_X4)                         0.02       0.08 r
  U398/ZN (INV_X4)                         0.05       0.13 f
  U313/ZN (OAI21_X1)                       0.10       0.24 r
  U435/ZN (INV_X4)                         0.08       0.31 f
  U48/ZN (AOI22_X1)                        0.10       0.41 r
  U47/ZN (INV_X1)                          0.03       0.44 f
  instr_q_reg[6]/D (DFFR_X1)               0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[6]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U391/ZN (NAND2_X1)                       0.02       0.02 f
  U392/ZN (INV_X4)                         0.02       0.05 r
  U394/ZN (INV_X4)                         0.01       0.06 f
  U393/ZN (INV_X4)                         0.02       0.08 r
  U398/ZN (INV_X4)                         0.05       0.13 f
  U313/ZN (OAI21_X1)                       0.10       0.24 r
  U435/ZN (INV_X4)                         0.08       0.31 f
  U44/ZN (AOI22_X1)                        0.10       0.41 r
  U43/ZN (INV_X1)                          0.03       0.44 f
  instr_q_reg[8]/D (DFFR_X1)               0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[8]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U391/ZN (NAND2_X1)                       0.02       0.02 f
  U392/ZN (INV_X4)                         0.02       0.05 r
  U394/ZN (INV_X4)                         0.01       0.06 f
  U393/ZN (INV_X4)                         0.02       0.08 r
  U398/ZN (INV_X4)                         0.05       0.13 f
  U313/ZN (OAI21_X1)                       0.10       0.24 r
  U435/ZN (INV_X4)                         0.08       0.31 f
  U42/ZN (AOI22_X1)                        0.10       0.41 r
  U41/ZN (INV_X1)                          0.03       0.44 f
  instr_q_reg[9]/D (DFFR_X1)               0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[9]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U391/ZN (NAND2_X1)                       0.02       0.02 f
  U392/ZN (INV_X4)                         0.02       0.05 r
  U394/ZN (INV_X4)                         0.01       0.06 f
  U393/ZN (INV_X4)                         0.02       0.08 r
  U398/ZN (INV_X4)                         0.05       0.13 f
  U313/ZN (OAI21_X1)                       0.10       0.24 r
  U435/ZN (INV_X4)                         0.08       0.31 f
  U100/ZN (AOI22_X1)                       0.10       0.41 r
  U99/ZN (INV_X1)                          0.03       0.44 f
  instr_q_reg[11]/D (DFFR_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[11]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U391/ZN (NAND2_X1)                       0.02       0.02 f
  U392/ZN (INV_X4)                         0.02       0.05 r
  U394/ZN (INV_X4)                         0.01       0.06 f
  U393/ZN (INV_X4)                         0.02       0.08 r
  U398/ZN (INV_X4)                         0.05       0.13 f
  U313/ZN (OAI21_X1)                       0.10       0.24 r
  U435/ZN (INV_X4)                         0.08       0.31 f
  U96/ZN (AOI22_X1)                        0.10       0.41 r
  U95/ZN (INV_X1)                          0.03       0.44 f
  instr_q_reg[13]/D (DFFR_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[13]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U391/ZN (NAND2_X1)                       0.02       0.02 f
  U392/ZN (INV_X4)                         0.02       0.05 r
  U394/ZN (INV_X4)                         0.01       0.06 f
  U393/ZN (INV_X4)                         0.02       0.08 r
  U398/ZN (INV_X4)                         0.05       0.13 f
  U313/ZN (OAI21_X1)                       0.10       0.24 r
  U435/ZN (INV_X4)                         0.08       0.31 f
  U70/ZN (AOI22_X1)                        0.10       0.41 r
  U69/ZN (INV_X1)                          0.03       0.44 f
  instr_q_reg[25]/D (DFFR_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[25]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U391/ZN (NAND2_X1)                       0.02       0.02 f
  U392/ZN (INV_X4)                         0.02       0.05 r
  U394/ZN (INV_X4)                         0.01       0.06 f
  U393/ZN (INV_X4)                         0.02       0.08 r
  U398/ZN (INV_X4)                         0.05       0.13 f
  U313/ZN (OAI21_X1)                       0.10       0.24 r
  U435/ZN (INV_X4)                         0.08       0.31 f
  U68/ZN (AOI22_X1)                        0.10       0.41 r
  U67/ZN (INV_X1)                          0.03       0.44 f
  instr_q_reg[26]/D (DFFR_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[26]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U391/ZN (NAND2_X1)                       0.02       0.02 f
  U392/ZN (INV_X4)                         0.02       0.05 r
  U394/ZN (INV_X4)                         0.01       0.06 f
  U393/ZN (INV_X4)                         0.02       0.08 r
  U398/ZN (INV_X4)                         0.05       0.13 f
  U313/ZN (OAI21_X1)                       0.10       0.24 r
  U435/ZN (INV_X4)                         0.08       0.31 f
  U66/ZN (AOI22_X1)                        0.10       0.41 r
  U65/ZN (INV_X1)                          0.03       0.44 f
  instr_q_reg[27]/D (DFFR_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[27]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U391/ZN (NAND2_X1)                       0.02       0.02 f
  U392/ZN (INV_X4)                         0.02       0.05 r
  U394/ZN (INV_X4)                         0.01       0.06 f
  U393/ZN (INV_X4)                         0.02       0.08 r
  U398/ZN (INV_X4)                         0.05       0.13 f
  U313/ZN (OAI21_X1)                       0.10       0.24 r
  U435/ZN (INV_X4)                         0.08       0.31 f
  U64/ZN (AOI22_X1)                        0.10       0.41 r
  U63/ZN (INV_X1)                          0.03       0.44 f
  instr_q_reg[28]/D (DFFR_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[28]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U391/ZN (NAND2_X1)                       0.02       0.02 f
  U392/ZN (INV_X4)                         0.02       0.05 r
  U394/ZN (INV_X4)                         0.01       0.06 f
  U393/ZN (INV_X4)                         0.02       0.08 r
  U398/ZN (INV_X4)                         0.05       0.13 f
  U313/ZN (OAI21_X1)                       0.10       0.24 r
  U435/ZN (INV_X4)                         0.08       0.31 f
  U62/ZN (AOI22_X1)                        0.10       0.41 r
  U61/ZN (INV_X1)                          0.03       0.44 f
  instr_q_reg[29]/D (DFFR_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[29]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U391/ZN (NAND2_X1)                       0.02       0.02 f
  U392/ZN (INV_X4)                         0.02       0.05 r
  U394/ZN (INV_X4)                         0.01       0.06 f
  U393/ZN (INV_X4)                         0.02       0.08 r
  U398/ZN (INV_X4)                         0.05       0.13 f
  U313/ZN (OAI21_X1)                       0.10       0.24 r
  U435/ZN (INV_X4)                         0.08       0.31 f
  U58/ZN (AOI22_X1)                        0.10       0.41 r
  U57/ZN (INV_X1)                          0.03       0.44 f
  instr_q_reg[30]/D (DFFR_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[30]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U391/ZN (NAND2_X1)                       0.02       0.02 f
  U392/ZN (INV_X4)                         0.02       0.05 r
  U394/ZN (INV_X4)                         0.01       0.06 f
  U393/ZN (INV_X4)                         0.02       0.08 r
  U398/ZN (INV_X4)                         0.05       0.13 f
  U313/ZN (OAI21_X1)                       0.10       0.24 r
  U435/ZN (INV_X4)                         0.08       0.31 f
  U56/ZN (AOI22_X1)                        0.10       0.41 r
  U55/ZN (INV_X1)                          0.03       0.44 f
  instr_q_reg[31]/D (DFFR_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[31]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memWrData_sel_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U391/ZN (NAND2_X1)                       0.02       0.02 f
  U392/ZN (INV_X4)                         0.02       0.05 r
  U394/ZN (INV_X4)                         0.01       0.06 f
  U393/ZN (INV_X4)                         0.02       0.08 r
  U398/ZN (INV_X4)                         0.05       0.13 f
  U313/ZN (OAI21_X1)                       0.10       0.24 r
  U435/ZN (INV_X4)                         0.08       0.31 f
  U30/ZN (AOI22_X1)                        0.10       0.41 r
  U29/ZN (INV_X1)                          0.03       0.44 f
  memWrData_sel_q_reg[1]/D (DFFR_X1)       0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memWrData_sel_q_reg[1]/CK (DFFR_X1)      0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: regWr_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U391/ZN (NAND2_X1)                       0.02       0.02 f
  U392/ZN (INV_X4)                         0.02       0.05 r
  U394/ZN (INV_X4)                         0.01       0.06 f
  U393/ZN (INV_X4)                         0.02       0.08 r
  U398/ZN (INV_X4)                         0.05       0.13 f
  U313/ZN (OAI21_X1)                       0.10       0.24 r
  U435/ZN (INV_X4)                         0.08       0.31 f
  U10/ZN (AOI22_X1)                        0.10       0.41 r
  U9/ZN (INV_X1)                           0.03       0.44 f
  regWr_q_reg/D (DFFR_X1)                  0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  regWr_q_reg/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: valid_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U391/ZN (NAND2_X1)                       0.02       0.02 f
  U392/ZN (INV_X4)                         0.02       0.05 r
  U394/ZN (INV_X4)                         0.01       0.06 f
  U393/ZN (INV_X4)                         0.02       0.08 r
  U398/ZN (INV_X4)                         0.05       0.13 f
  U313/ZN (OAI21_X1)                       0.10       0.24 r
  U435/ZN (INV_X4)                         0.08       0.31 f
  U6/ZN (AOI22_X1)                         0.10       0.41 r
  U5/ZN (INV_X1)                           0.03       0.44 f
  valid_q_reg/D (DFFR_X1)                  0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  valid_q_reg/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: zeroExt_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U391/ZN (NAND2_X1)                       0.02       0.02 f
  U392/ZN (INV_X4)                         0.02       0.05 r
  U394/ZN (INV_X4)                         0.01       0.06 f
  U393/ZN (INV_X4)                         0.02       0.08 r
  U398/ZN (INV_X4)                         0.05       0.13 f
  U313/ZN (OAI21_X1)                       0.10       0.24 r
  U435/ZN (INV_X4)                         0.08       0.31 f
  U4/ZN (AOI22_X1)                         0.10       0.41 r
  U3/ZN (INV_X1)                           0.03       0.44 f
  zeroExt_q_reg/D (DFFR_X1)                0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  zeroExt_q_reg/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U416/ZN (INV_X4)                         0.02       0.08 r
  U417/ZN (INV_X4)                         0.03       0.11 f
  U400/ZN (INV_X4)                         0.08       0.19 r
  U405/ZN (INV_X4)                         0.05       0.24 f
  U327/ZN (AOI22_X1)                       0.09       0.33 r
  U326/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg[3]/D (DFFR_X1)                0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[3]/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U416/ZN (INV_X4)                         0.02       0.08 r
  U417/ZN (INV_X4)                         0.03       0.11 f
  U400/ZN (INV_X4)                         0.08       0.19 r
  U405/ZN (INV_X4)                         0.05       0.24 f
  U325/ZN (AOI22_X1)                       0.09       0.33 r
  U324/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg[4]/D (DFFR_X1)                0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[4]/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U416/ZN (INV_X4)                         0.02       0.08 r
  U417/ZN (INV_X4)                         0.03       0.11 f
  U400/ZN (INV_X4)                         0.08       0.19 r
  U405/ZN (INV_X4)                         0.05       0.24 f
  U323/ZN (AOI22_X1)                       0.09       0.33 r
  U322/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg[5]/D (DFFR_X1)                0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[5]/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U416/ZN (INV_X4)                         0.02       0.08 r
  U417/ZN (INV_X4)                         0.03       0.11 f
  U400/ZN (INV_X4)                         0.08       0.19 r
  U405/ZN (INV_X4)                         0.05       0.24 f
  U319/ZN (AOI22_X1)                       0.09       0.33 r
  U318/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg[7]/D (DFFR_X1)                0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[7]/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U416/ZN (INV_X4)                         0.02       0.08 r
  U417/ZN (INV_X4)                         0.03       0.11 f
  U400/ZN (INV_X4)                         0.08       0.19 r
  U405/ZN (INV_X4)                         0.05       0.24 f
  U317/ZN (AOI22_X1)                       0.09       0.33 r
  U316/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg[8]/D (DFFR_X1)                0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[8]/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U416/ZN (INV_X4)                         0.02       0.08 r
  U417/ZN (INV_X4)                         0.03       0.11 f
  U400/ZN (INV_X4)                         0.08       0.19 r
  U405/ZN (INV_X4)                         0.05       0.24 f
  U315/ZN (AOI22_X1)                       0.09       0.33 r
  U314/ZN (INV_X1)                         0.03       0.35 f
  busA_q_reg[9]/D (DFFR_X1)                0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[9]/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: imm32_q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U416/ZN (INV_X4)                         0.02       0.08 r
  U417/ZN (INV_X4)                         0.03       0.11 f
  U400/ZN (INV_X4)                         0.08       0.19 r
  U405/ZN (INV_X4)                         0.05       0.24 f
  U191/ZN (AOI22_X1)                       0.09       0.33 r
  U190/ZN (INV_X1)                         0.03       0.35 f
  imm32_q_reg[29]/D (DFFR_X1)              0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg[29]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluCtrl_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U416/ZN (INV_X4)                         0.02       0.08 r
  U417/ZN (INV_X4)                         0.03       0.11 f
  U418/ZN (INV_X4)                         0.02       0.13 r
  U419/ZN (INV_X4)                         0.04       0.17 f
  U389/ZN (AOI22_X1)                       0.09       0.26 r
  U388/ZN (INV_X1)                         0.03       0.29 f
  aluCtrl_q_reg[0]/D (DFFR_X1)             0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluCtrl_q_reg[0]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluCtrl_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U416/ZN (INV_X4)                         0.02       0.08 r
  U417/ZN (INV_X4)                         0.03       0.11 f
  U422/ZN (INV_X4)                         0.02       0.13 r
  U424/ZN (INV_X4)                         0.04       0.17 f
  U387/ZN (AOI22_X1)                       0.09       0.26 r
  U386/ZN (INV_X1)                         0.03       0.29 f
  aluCtrl_q_reg[1]/D (DFFR_X1)             0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluCtrl_q_reg[1]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluCtrl_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U416/ZN (INV_X4)                         0.02       0.08 r
  U417/ZN (INV_X4)                         0.03       0.11 f
  U422/ZN (INV_X4)                         0.02       0.13 r
  U424/ZN (INV_X4)                         0.04       0.17 f
  U385/ZN (AOI22_X1)                       0.09       0.26 r
  U384/ZN (INV_X1)                         0.03       0.29 f
  aluCtrl_q_reg[2]/D (DFFR_X1)             0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluCtrl_q_reg[2]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluCtrl_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U416/ZN (INV_X4)                         0.02       0.08 r
  U417/ZN (INV_X4)                         0.03       0.11 f
  U422/ZN (INV_X4)                         0.02       0.13 r
  U424/ZN (INV_X4)                         0.04       0.17 f
  U383/ZN (AOI22_X1)                       0.09       0.26 r
  U382/ZN (INV_X1)                         0.03       0.29 f
  aluCtrl_q_reg[3]/D (DFFR_X1)             0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluCtrl_q_reg[3]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluSrc_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U416/ZN (INV_X4)                         0.02       0.08 r
  U417/ZN (INV_X4)                         0.03       0.11 f
  U422/ZN (INV_X4)                         0.02       0.13 r
  U424/ZN (INV_X4)                         0.04       0.17 f
  U381/ZN (AOI22_X1)                       0.09       0.26 r
  U380/ZN (INV_X1)                         0.03       0.29 f
  aluSrc_q_reg/D (DFFR_X1)                 0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluSrc_q_reg/CK (DFFR_X1)                0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: branch_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U416/ZN (INV_X4)                         0.02       0.08 r
  U417/ZN (INV_X4)                         0.03       0.11 f
  U422/ZN (INV_X4)                         0.02       0.13 r
  U424/ZN (INV_X4)                         0.04       0.17 f
  U379/ZN (AOI22_X1)                       0.09       0.26 r
  U378/ZN (INV_X1)                         0.03       0.29 f
  branch_q_reg/D (DFFR_X1)                 0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  branch_q_reg/CK (DFFR_X1)                0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U416/ZN (INV_X4)                         0.02       0.08 r
  U417/ZN (INV_X4)                         0.03       0.11 f
  U418/ZN (INV_X4)                         0.02       0.13 r
  U420/ZN (INV_X4)                         0.04       0.17 f
  U377/ZN (AOI22_X1)                       0.09       0.26 r
  U376/ZN (INV_X1)                         0.03       0.29 f
  busA_q_reg[0]/D (DFFR_X1)                0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[0]/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U416/ZN (INV_X4)                         0.02       0.08 r
  U417/ZN (INV_X4)                         0.03       0.11 f
  U418/ZN (INV_X4)                         0.02       0.13 r
  U419/ZN (INV_X4)                         0.04       0.17 f
  U355/ZN (AOI22_X1)                       0.09       0.26 r
  U354/ZN (INV_X1)                         0.03       0.29 f
  busA_q_reg[1]/D (DFFR_X1)                0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[1]/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U416/ZN (INV_X4)                         0.02       0.08 r
  U417/ZN (INV_X4)                         0.03       0.11 f
  U418/ZN (INV_X4)                         0.02       0.13 r
  U420/ZN (INV_X4)                         0.04       0.17 f
  U333/ZN (AOI22_X1)                       0.09       0.26 r
  U332/ZN (INV_X1)                         0.03       0.29 f
  busA_q_reg[2]/D (DFFR_X1)                0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[2]/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U416/ZN (INV_X4)                         0.02       0.08 r
  U417/ZN (INV_X4)                         0.03       0.11 f
  U418/ZN (INV_X4)                         0.02       0.13 r
  U419/ZN (INV_X4)                         0.04       0.17 f
  U321/ZN (AOI22_X1)                       0.09       0.26 r
  U320/ZN (INV_X1)                         0.03       0.29 f
  busA_q_reg[6]/D (DFFR_X1)                0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[6]/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U416/ZN (INV_X4)                         0.02       0.08 r
  U417/ZN (INV_X4)                         0.03       0.11 f
  U418/ZN (INV_X4)                         0.02       0.13 r
  U420/ZN (INV_X4)                         0.04       0.17 f
  U375/ZN (AOI22_X1)                       0.09       0.26 r
  U374/ZN (INV_X1)                         0.03       0.29 f
  busA_q_reg[10]/D (DFFR_X1)               0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[10]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U416/ZN (INV_X4)                         0.02       0.08 r
  U417/ZN (INV_X4)                         0.03       0.11 f
  U418/ZN (INV_X4)                         0.02       0.13 r
  U420/ZN (INV_X4)                         0.04       0.17 f
  U373/ZN (AOI22_X1)                       0.09       0.26 r
  U372/ZN (INV_X1)                         0.03       0.29 f
  busA_q_reg[11]/D (DFFR_X1)               0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[11]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U416/ZN (INV_X4)                         0.02       0.08 r
  U417/ZN (INV_X4)                         0.03       0.11 f
  U418/ZN (INV_X4)                         0.02       0.13 r
  U420/ZN (INV_X4)                         0.04       0.17 f
  U371/ZN (AOI22_X1)                       0.09       0.26 r
  U370/ZN (INV_X1)                         0.03       0.29 f
  busA_q_reg[12]/D (DFFR_X1)               0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[12]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U416/ZN (INV_X4)                         0.02       0.08 r
  U417/ZN (INV_X4)                         0.03       0.11 f
  U418/ZN (INV_X4)                         0.02       0.13 r
  U420/ZN (INV_X4)                         0.04       0.17 f
  U369/ZN (AOI22_X1)                       0.09       0.26 r
  U368/ZN (INV_X1)                         0.03       0.29 f
  busA_q_reg[13]/D (DFFR_X1)               0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[13]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U416/ZN (INV_X4)                         0.02       0.08 r
  U417/ZN (INV_X4)                         0.03       0.11 f
  U418/ZN (INV_X4)                         0.02       0.13 r
  U420/ZN (INV_X4)                         0.04       0.17 f
  U367/ZN (AOI22_X1)                       0.09       0.26 r
  U366/ZN (INV_X1)                         0.03       0.29 f
  busA_q_reg[14]/D (DFFR_X1)               0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[14]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U416/ZN (INV_X4)                         0.02       0.08 r
  U417/ZN (INV_X4)                         0.03       0.11 f
  U418/ZN (INV_X4)                         0.02       0.13 r
  U420/ZN (INV_X4)                         0.04       0.17 f
  U365/ZN (AOI22_X1)                       0.09       0.26 r
  U364/ZN (INV_X1)                         0.03       0.29 f
  busA_q_reg[15]/D (DFFR_X1)               0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[15]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U416/ZN (INV_X4)                         0.02       0.08 r
  U417/ZN (INV_X4)                         0.03       0.11 f
  U418/ZN (INV_X4)                         0.02       0.13 r
  U420/ZN (INV_X4)                         0.04       0.17 f
  U363/ZN (AOI22_X1)                       0.09       0.26 r
  U362/ZN (INV_X1)                         0.03       0.29 f
  busA_q_reg[16]/D (DFFR_X1)               0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[16]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U416/ZN (INV_X4)                         0.02       0.08 r
  U417/ZN (INV_X4)                         0.03       0.11 f
  U418/ZN (INV_X4)                         0.02       0.13 r
  U420/ZN (INV_X4)                         0.04       0.17 f
  U361/ZN (AOI22_X1)                       0.09       0.26 r
  U360/ZN (INV_X1)                         0.03       0.29 f
  busA_q_reg[17]/D (DFFR_X1)               0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[17]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U416/ZN (INV_X4)                         0.02       0.08 r
  U417/ZN (INV_X4)                         0.03       0.11 f
  U418/ZN (INV_X4)                         0.02       0.13 r
  U419/ZN (INV_X4)                         0.04       0.17 f
  U359/ZN (AOI22_X1)                       0.09       0.26 r
  U358/ZN (INV_X1)                         0.03       0.29 f
  busA_q_reg[18]/D (DFFR_X1)               0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[18]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U416/ZN (INV_X4)                         0.02       0.08 r
  U417/ZN (INV_X4)                         0.03       0.11 f
  U418/ZN (INV_X4)                         0.02       0.13 r
  U419/ZN (INV_X4)                         0.04       0.17 f
  U357/ZN (AOI22_X1)                       0.09       0.26 r
  U356/ZN (INV_X1)                         0.03       0.29 f
  busA_q_reg[19]/D (DFFR_X1)               0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[19]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U416/ZN (INV_X4)                         0.02       0.08 r
  U417/ZN (INV_X4)                         0.03       0.11 f
  U418/ZN (INV_X4)                         0.02       0.13 r
  U419/ZN (INV_X4)                         0.04       0.17 f
  U353/ZN (AOI22_X1)                       0.09       0.26 r
  U352/ZN (INV_X1)                         0.03       0.29 f
  busA_q_reg[20]/D (DFFR_X1)               0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[20]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U416/ZN (INV_X4)                         0.02       0.08 r
  U417/ZN (INV_X4)                         0.03       0.11 f
  U418/ZN (INV_X4)                         0.02       0.13 r
  U419/ZN (INV_X4)                         0.04       0.17 f
  U351/ZN (AOI22_X1)                       0.09       0.26 r
  U350/ZN (INV_X1)                         0.03       0.29 f
  busA_q_reg[21]/D (DFFR_X1)               0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[21]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U416/ZN (INV_X4)                         0.02       0.08 r
  U417/ZN (INV_X4)                         0.03       0.11 f
  U418/ZN (INV_X4)                         0.02       0.13 r
  U419/ZN (INV_X4)                         0.04       0.17 f
  U349/ZN (AOI22_X1)                       0.09       0.26 r
  U348/ZN (INV_X1)                         0.03       0.29 f
  busA_q_reg[22]/D (DFFR_X1)               0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[22]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U416/ZN (INV_X4)                         0.02       0.08 r
  U417/ZN (INV_X4)                         0.03       0.11 f
  U418/ZN (INV_X4)                         0.02       0.13 r
  U419/ZN (INV_X4)                         0.04       0.17 f
  U347/ZN (AOI22_X1)                       0.09       0.26 r
  U346/ZN (INV_X1)                         0.03       0.29 f
  busA_q_reg[23]/D (DFFR_X1)               0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[23]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U416/ZN (INV_X4)                         0.02       0.08 r
  U417/ZN (INV_X4)                         0.03       0.11 f
  U418/ZN (INV_X4)                         0.02       0.13 r
  U420/ZN (INV_X4)                         0.04       0.17 f
  U345/ZN (AOI22_X1)                       0.09       0.26 r
  U344/ZN (INV_X1)                         0.03       0.29 f
  busA_q_reg[24]/D (DFFR_X1)               0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[24]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U416/ZN (INV_X4)                         0.02       0.08 r
  U417/ZN (INV_X4)                         0.03       0.11 f
  U418/ZN (INV_X4)                         0.02       0.13 r
  U419/ZN (INV_X4)                         0.04       0.17 f
  U343/ZN (AOI22_X1)                       0.09       0.26 r
  U342/ZN (INV_X1)                         0.03       0.29 f
  busA_q_reg[25]/D (DFFR_X1)               0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[25]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U416/ZN (INV_X4)                         0.02       0.08 r
  U417/ZN (INV_X4)                         0.03       0.11 f
  U418/ZN (INV_X4)                         0.02       0.13 r
  U419/ZN (INV_X4)                         0.04       0.17 f
  U341/ZN (AOI22_X1)                       0.09       0.26 r
  U340/ZN (INV_X1)                         0.03       0.29 f
  busA_q_reg[26]/D (DFFR_X1)               0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[26]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U416/ZN (INV_X4)                         0.02       0.08 r
  U417/ZN (INV_X4)                         0.03       0.11 f
  U418/ZN (INV_X4)                         0.02       0.13 r
  U419/ZN (INV_X4)                         0.04       0.17 f
  U339/ZN (AOI22_X1)                       0.09       0.26 r
  U338/ZN (INV_X1)                         0.03       0.29 f
  busA_q_reg[27]/D (DFFR_X1)               0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[27]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U416/ZN (INV_X4)                         0.02       0.08 r
  U417/ZN (INV_X4)                         0.03       0.11 f
  U418/ZN (INV_X4)                         0.02       0.13 r
  U420/ZN (INV_X4)                         0.04       0.17 f
  U337/ZN (AOI22_X1)                       0.09       0.26 r
  U336/ZN (INV_X1)                         0.03       0.29 f
  busA_q_reg[28]/D (DFFR_X1)               0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[28]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U416/ZN (INV_X4)                         0.02       0.08 r
  U417/ZN (INV_X4)                         0.03       0.11 f
  U418/ZN (INV_X4)                         0.02       0.13 r
  U420/ZN (INV_X4)                         0.04       0.17 f
  U335/ZN (AOI22_X1)                       0.09       0.26 r
  U334/ZN (INV_X1)                         0.03       0.29 f
  busA_q_reg[29]/D (DFFR_X1)               0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[29]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U416/ZN (INV_X4)                         0.02       0.08 r
  U417/ZN (INV_X4)                         0.03       0.11 f
  U418/ZN (INV_X4)                         0.02       0.13 r
  U420/ZN (INV_X4)                         0.04       0.17 f
  U331/ZN (AOI22_X1)                       0.09       0.26 r
  U330/ZN (INV_X1)                         0.03       0.29 f
  busA_q_reg[30]/D (DFFR_X1)               0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[30]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busA_q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U416/ZN (INV_X4)                         0.02       0.08 r
  U417/ZN (INV_X4)                         0.03       0.11 f
  U425/ZN (INV_X4)                         0.02       0.13 r
  U426/ZN (INV_X4)                         0.04       0.17 f
  U329/ZN (AOI22_X1)                       0.09       0.26 r
  U328/ZN (INV_X1)                         0.03       0.29 f
  busA_q_reg[31]/D (DFFR_X1)               0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[31]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U416/ZN (INV_X4)                         0.02       0.08 r
  U417/ZN (INV_X4)                         0.03       0.11 f
  U418/ZN (INV_X4)                         0.02       0.13 r
  U419/ZN (INV_X4)                         0.04       0.17 f
  U307/ZN (AOI22_X1)                       0.09       0.26 r
  U306/ZN (INV_X1)                         0.03       0.29 f
  busB_q_reg[0]/D (DFFR_X1)                0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg[0]/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U416/ZN (INV_X4)                         0.02       0.08 r
  U417/ZN (INV_X4)                         0.03       0.11 f
  U425/ZN (INV_X4)                         0.02       0.13 r
  U427/ZN (INV_X4)                         0.04       0.17 f
  U285/ZN (AOI22_X1)                       0.09       0.26 r
  U284/ZN (INV_X1)                         0.03       0.29 f
  busB_q_reg[1]/D (DFFR_X1)                0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg[1]/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U416/ZN (INV_X4)                         0.02       0.08 r
  U417/ZN (INV_X4)                         0.03       0.11 f
  U425/ZN (INV_X4)                         0.02       0.13 r
  U426/ZN (INV_X4)                         0.04       0.17 f
  U263/ZN (AOI22_X1)                       0.09       0.26 r
  U262/ZN (INV_X1)                         0.03       0.29 f
  busB_q_reg[2]/D (DFFR_X1)                0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg[2]/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U416/ZN (INV_X4)                         0.02       0.08 r
  U417/ZN (INV_X4)                         0.03       0.11 f
  U425/ZN (INV_X4)                         0.02       0.13 r
  U426/ZN (INV_X4)                         0.04       0.17 f
  U257/ZN (AOI22_X1)                       0.09       0.26 r
  U256/ZN (INV_X1)                         0.03       0.29 f
  busB_q_reg[3]/D (DFFR_X1)                0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg[3]/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U416/ZN (INV_X4)                         0.02       0.08 r
  U417/ZN (INV_X4)                         0.03       0.11 f
  U425/ZN (INV_X4)                         0.02       0.13 r
  U427/ZN (INV_X4)                         0.04       0.17 f
  U255/ZN (AOI22_X1)                       0.09       0.26 r
  U254/ZN (INV_X1)                         0.03       0.29 f
  busB_q_reg[4]/D (DFFR_X1)                0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg[4]/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U416/ZN (INV_X4)                         0.02       0.08 r
  U417/ZN (INV_X4)                         0.03       0.11 f
  U418/ZN (INV_X4)                         0.02       0.13 r
  U420/ZN (INV_X4)                         0.04       0.17 f
  U253/ZN (AOI22_X1)                       0.09       0.26 r
  U252/ZN (INV_X1)                         0.03       0.29 f
  busB_q_reg[5]/D (DFFR_X1)                0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg[5]/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U416/ZN (INV_X4)                         0.02       0.08 r
  U417/ZN (INV_X4)                         0.03       0.11 f
  U418/ZN (INV_X4)                         0.02       0.13 r
  U419/ZN (INV_X4)                         0.04       0.17 f
  U251/ZN (AOI22_X1)                       0.09       0.26 r
  U250/ZN (INV_X1)                         0.03       0.29 f
  busB_q_reg[6]/D (DFFR_X1)                0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg[6]/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U416/ZN (INV_X4)                         0.02       0.08 r
  U417/ZN (INV_X4)                         0.03       0.11 f
  U418/ZN (INV_X4)                         0.02       0.13 r
  U419/ZN (INV_X4)                         0.04       0.17 f
  U249/ZN (AOI22_X1)                       0.09       0.26 r
  U248/ZN (INV_X1)                         0.03       0.29 f
  busB_q_reg[7]/D (DFFR_X1)                0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg[7]/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U416/ZN (INV_X4)                         0.02       0.08 r
  U417/ZN (INV_X4)                         0.03       0.11 f
  U418/ZN (INV_X4)                         0.02       0.13 r
  U419/ZN (INV_X4)                         0.04       0.17 f
  U247/ZN (AOI22_X1)                       0.09       0.26 r
  U246/ZN (INV_X1)                         0.03       0.29 f
  busB_q_reg[8]/D (DFFR_X1)                0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg[8]/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U416/ZN (INV_X4)                         0.02       0.08 r
  U417/ZN (INV_X4)                         0.03       0.11 f
  U418/ZN (INV_X4)                         0.02       0.13 r
  U420/ZN (INV_X4)                         0.04       0.17 f
  U245/ZN (AOI22_X1)                       0.09       0.26 r
  U244/ZN (INV_X1)                         0.03       0.29 f
  busB_q_reg[9]/D (DFFR_X1)                0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg[9]/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U416/ZN (INV_X4)                         0.02       0.08 r
  U417/ZN (INV_X4)                         0.03       0.11 f
  U418/ZN (INV_X4)                         0.02       0.13 r
  U419/ZN (INV_X4)                         0.04       0.17 f
  U305/ZN (AOI22_X1)                       0.09       0.26 r
  U304/ZN (INV_X1)                         0.03       0.29 f
  busB_q_reg[10]/D (DFFR_X1)               0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg[10]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U416/ZN (INV_X4)                         0.02       0.08 r
  U417/ZN (INV_X4)                         0.03       0.11 f
  U425/ZN (INV_X4)                         0.02       0.13 r
  U427/ZN (INV_X4)                         0.04       0.17 f
  U303/ZN (AOI22_X1)                       0.09       0.26 r
  U302/ZN (INV_X1)                         0.03       0.29 f
  busB_q_reg[11]/D (DFFR_X1)               0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg[11]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U416/ZN (INV_X4)                         0.02       0.08 r
  U417/ZN (INV_X4)                         0.03       0.11 f
  U425/ZN (INV_X4)                         0.02       0.13 r
  U427/ZN (INV_X4)                         0.04       0.17 f
  U301/ZN (AOI22_X1)                       0.09       0.26 r
  U300/ZN (INV_X1)                         0.03       0.29 f
  busB_q_reg[12]/D (DFFR_X1)               0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg[12]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U416/ZN (INV_X4)                         0.02       0.08 r
  U417/ZN (INV_X4)                         0.03       0.11 f
  U425/ZN (INV_X4)                         0.02       0.13 r
  U427/ZN (INV_X4)                         0.04       0.17 f
  U299/ZN (AOI22_X1)                       0.09       0.26 r
  U298/ZN (INV_X1)                         0.03       0.29 f
  busB_q_reg[13]/D (DFFR_X1)               0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg[13]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U416/ZN (INV_X4)                         0.02       0.08 r
  U417/ZN (INV_X4)                         0.03       0.11 f
  U425/ZN (INV_X4)                         0.02       0.13 r
  U427/ZN (INV_X4)                         0.04       0.17 f
  U297/ZN (AOI22_X1)                       0.09       0.26 r
  U296/ZN (INV_X1)                         0.03       0.29 f
  busB_q_reg[14]/D (DFFR_X1)               0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg[14]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U416/ZN (INV_X4)                         0.02       0.08 r
  U417/ZN (INV_X4)                         0.03       0.11 f
  U425/ZN (INV_X4)                         0.02       0.13 r
  U427/ZN (INV_X4)                         0.04       0.17 f
  U295/ZN (AOI22_X1)                       0.09       0.26 r
  U294/ZN (INV_X1)                         0.03       0.29 f
  busB_q_reg[15]/D (DFFR_X1)               0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg[15]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U416/ZN (INV_X4)                         0.02       0.08 r
  U417/ZN (INV_X4)                         0.03       0.11 f
  U418/ZN (INV_X4)                         0.02       0.13 r
  U419/ZN (INV_X4)                         0.04       0.17 f
  U293/ZN (AOI22_X1)                       0.09       0.26 r
  U292/ZN (INV_X1)                         0.03       0.29 f
  busB_q_reg[16]/D (DFFR_X1)               0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg[16]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: busB_q_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U391/ZN (NAND2_X1)                       0.04       0.04 r
  U392/ZN (INV_X4)                         0.02       0.06 f
  U416/ZN (INV_X4)                         0.02       0.08 r
  U417/ZN (INV_X4)                         0.03       0.11 f
  U425/ZN (INV_X4)                         0.02       0.13 r
  U426/ZN (INV_X4)                         0.04       0.17 f
  U291/ZN (AOI22_X1)                       0.09       0.26 r
  U290/ZN (INV_X1)                         0.03       0.29 f
  busB_q_reg[17]/D (DFFR_X1)               0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg[17]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: busA_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_sel_q[0]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_sel_q_reg[0]/CK (DFFR_X1)           0.00       0.00 r
  busA_sel_q_reg[0]/Q (DFFR_X1)            0.18       0.18 f
  busA_sel_q[0] (out)                      0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_sel_q[1]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_sel_q_reg[1]/CK (DFFR_X1)           0.00       0.00 r
  busA_sel_q_reg[1]/Q (DFFR_X1)            0.18       0.18 f
  busA_sel_q[1] (out)                      0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_sel_q[0]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_sel_q_reg[0]/CK (DFFR_X1)           0.00       0.00 r
  busB_sel_q_reg[0]/Q (DFFR_X1)            0.18       0.18 f
  busB_sel_q[0] (out)                      0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_sel_q[1]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_sel_q_reg[1]/CK (DFFR_X1)           0.00       0.00 r
  busB_sel_q_reg[1]/Q (DFFR_X1)            0.18       0.18 f
  busB_sel_q[1] (out)                      0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  instr_q[1] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[3]/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg[3]/Q (DFFR_X1)               0.18       0.18 f
  instr_q[3] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[5] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[5]/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg[5]/Q (DFFR_X1)               0.18       0.18 f
  instr_q[5] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[6] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[6]/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg[6]/Q (DFFR_X1)               0.18       0.18 f
  instr_q[6] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[7] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[7]/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg[7]/Q (DFFR_X1)               0.18       0.18 f
  instr_q[7] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[8] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[8]/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg[8]/Q (DFFR_X1)               0.18       0.18 f
  instr_q[8] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[9] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[9]/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg[9]/Q (DFFR_X1)               0.18       0.18 f
  instr_q[9] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[10]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[10]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[10]/Q (DFFR_X1)              0.18       0.18 f
  instr_q[10] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[11]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[11]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[11]/Q (DFFR_X1)              0.18       0.18 f
  instr_q[11] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[12]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[12]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[12]/Q (DFFR_X1)              0.18       0.18 f
  instr_q[12] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[13]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[13]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[13]/Q (DFFR_X1)              0.18       0.18 f
  instr_q[13] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[14]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[14]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[14]/Q (DFFR_X1)              0.18       0.18 f
  instr_q[14] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[15]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[15]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[15]/Q (DFFR_X1)              0.18       0.18 f
  instr_q[15] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[16]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[16]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[16]/Q (DFFR_X1)              0.18       0.18 f
  instr_q[16] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[17]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[17]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[17]/Q (DFFR_X1)              0.18       0.18 f
  instr_q[17] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[18]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[18]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[18]/Q (DFFR_X1)              0.18       0.18 f
  instr_q[18] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[19]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[19]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[19]/Q (DFFR_X1)              0.18       0.18 f
  instr_q[19] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[20]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[20]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[20]/Q (DFFR_X1)              0.18       0.18 f
  instr_q[20] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[21]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[21]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[21]/Q (DFFR_X1)              0.18       0.18 f
  instr_q[21] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[22]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[22]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[22]/Q (DFFR_X1)              0.18       0.18 f
  instr_q[22] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[23]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[23]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[23]/Q (DFFR_X1)              0.18       0.18 f
  instr_q[23] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[24]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[24]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[24]/Q (DFFR_X1)              0.18       0.18 f
  instr_q[24] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[25]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[25]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[25]/Q (DFFR_X1)              0.18       0.18 f
  instr_q[25] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[26]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[26]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[26]/Q (DFFR_X1)              0.18       0.18 f
  instr_q[26] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[27]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[27]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[27]/Q (DFFR_X1)              0.18       0.18 f
  instr_q[27] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[28]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[28]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[28]/Q (DFFR_X1)              0.18       0.18 f
  instr_q[28] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[29]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[29]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[29]/Q (DFFR_X1)              0.18       0.18 f
  instr_q[29] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[30]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[30]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[30]/Q (DFFR_X1)              0.18       0.18 f
  instr_q[30] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[31]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[31]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[31]/Q (DFFR_X1)              0.18       0.18 f
  instr_q[31] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData_sel_q[0]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memWrData_sel_q_reg[0]/CK (DFFR_X1)      0.00       0.00 r
  memWrData_sel_q_reg[0]/Q (DFFR_X1)       0.18       0.18 f
  memWrData_sel_q[0] (out)                 0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData_sel_q[1]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memWrData_sel_q_reg[1]/CK (DFFR_X1)      0.00       0.00 r
  memWrData_sel_q_reg[1]/Q (DFFR_X1)       0.18       0.18 f
  memWrData_sel_q[1] (out)                 0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: memWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWr_q (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memWr_q_reg/CK (DFFR_X1)                 0.00       0.00 r
  memWr_q_reg/Q (DFFR_X1)                  0.18       0.18 f
  memWr_q (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWr_q (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regWr_q_reg/CK (DFFR_X1)                 0.00       0.00 r
  regWr_q_reg/Q (DFFR_X1)                  0.18       0.18 f
  regWr_q (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: valid_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: valid_q (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  valid_q_reg/CK (DFFR_X1)                 0.00       0.00 r
  valid_q_reg/Q (DFFR_X1)                  0.18       0.18 f
  valid_q (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: zeroExt_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: zeroExt_q (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  zeroExt_q_reg/CK (DFFR_X1)               0.00       0.00 r
  zeroExt_q_reg/Q (DFFR_X1)                0.18       0.18 f
  zeroExt_q (out)                          0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluCtrl_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluCtrl_q[0]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluCtrl_q_reg[0]/CK (DFFR_X1)            0.00       0.00 r
  aluCtrl_q_reg[0]/Q (DFFR_X1)             0.17       0.17 f
  aluCtrl_q[0] (out)                       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluCtrl_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluCtrl_q[1]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluCtrl_q_reg[1]/CK (DFFR_X1)            0.00       0.00 r
  aluCtrl_q_reg[1]/Q (DFFR_X1)             0.17       0.17 f
  aluCtrl_q[1] (out)                       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluCtrl_q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluCtrl_q[2]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluCtrl_q_reg[2]/CK (DFFR_X1)            0.00       0.00 r
  aluCtrl_q_reg[2]/Q (DFFR_X1)             0.17       0.17 f
  aluCtrl_q[2] (out)                       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluCtrl_q_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluCtrl_q[3]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluCtrl_q_reg[3]/CK (DFFR_X1)            0.00       0.00 r
  aluCtrl_q_reg[3]/Q (DFFR_X1)             0.17       0.17 f
  aluCtrl_q[3] (out)                       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: aluSrc_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluSrc_q (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluSrc_q_reg/CK (DFFR_X1)                0.00       0.00 r
  aluSrc_q_reg/Q (DFFR_X1)                 0.17       0.17 f
  aluSrc_q (out)                           0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: branch_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: branch_q (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  branch_q_reg/CK (DFFR_X1)                0.00       0.00 r
  branch_q_reg/Q (DFFR_X1)                 0.17       0.17 f
  branch_q (out)                           0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[0]/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg[0]/Q (DFFR_X1)                0.17       0.17 f
  busA_q[0] (out)                          0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[1]/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg[1]/Q (DFFR_X1)                0.17       0.17 f
  busA_q[1] (out)                          0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[2] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[2]/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg[2]/Q (DFFR_X1)                0.17       0.17 f
  busA_q[2] (out)                          0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[3]/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg[3]/Q (DFFR_X1)                0.17       0.17 f
  busA_q[3] (out)                          0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[4] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[4]/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg[4]/Q (DFFR_X1)                0.17       0.17 f
  busA_q[4] (out)                          0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[5] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[5]/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg[5]/Q (DFFR_X1)                0.17       0.17 f
  busA_q[5] (out)                          0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[6] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[6]/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg[6]/Q (DFFR_X1)                0.17       0.17 f
  busA_q[6] (out)                          0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[7] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[7]/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg[7]/Q (DFFR_X1)                0.17       0.17 f
  busA_q[7] (out)                          0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[8] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[8]/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg[8]/Q (DFFR_X1)                0.17       0.17 f
  busA_q[8] (out)                          0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[9] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[9]/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg[9]/Q (DFFR_X1)                0.17       0.17 f
  busA_q[9] (out)                          0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[10] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[10]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[10]/Q (DFFR_X1)               0.17       0.17 f
  busA_q[10] (out)                         0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[11] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[11]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[11]/Q (DFFR_X1)               0.17       0.17 f
  busA_q[11] (out)                         0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[12] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[12]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[12]/Q (DFFR_X1)               0.17       0.17 f
  busA_q[12] (out)                         0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[13] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[13]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[13]/Q (DFFR_X1)               0.17       0.17 f
  busA_q[13] (out)                         0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[14] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[14]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[14]/Q (DFFR_X1)               0.17       0.17 f
  busA_q[14] (out)                         0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[15] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[15]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[15]/Q (DFFR_X1)               0.17       0.17 f
  busA_q[15] (out)                         0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[16] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[16]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[16]/Q (DFFR_X1)               0.17       0.17 f
  busA_q[16] (out)                         0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[17] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[17]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[17]/Q (DFFR_X1)               0.17       0.17 f
  busA_q[17] (out)                         0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[18] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[18]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[18]/Q (DFFR_X1)               0.17       0.17 f
  busA_q[18] (out)                         0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[19] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[19]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[19]/Q (DFFR_X1)               0.17       0.17 f
  busA_q[19] (out)                         0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[20] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[20]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[20]/Q (DFFR_X1)               0.17       0.17 f
  busA_q[20] (out)                         0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[21] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[21]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[21]/Q (DFFR_X1)               0.17       0.17 f
  busA_q[21] (out)                         0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[22] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[22]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[22]/Q (DFFR_X1)               0.17       0.17 f
  busA_q[22] (out)                         0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[23] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[23]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[23]/Q (DFFR_X1)               0.17       0.17 f
  busA_q[23] (out)                         0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[24] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[24]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[24]/Q (DFFR_X1)               0.17       0.17 f
  busA_q[24] (out)                         0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[25] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[25]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[25]/Q (DFFR_X1)               0.17       0.17 f
  busA_q[25] (out)                         0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[26] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[26]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[26]/Q (DFFR_X1)               0.17       0.17 f
  busA_q[26] (out)                         0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[27] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[27]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[27]/Q (DFFR_X1)               0.17       0.17 f
  busA_q[27] (out)                         0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[28] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[28]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[28]/Q (DFFR_X1)               0.17       0.17 f
  busA_q[28] (out)                         0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[29] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[29]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[29]/Q (DFFR_X1)               0.17       0.17 f
  busA_q[29] (out)                         0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[30] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[30]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[30]/Q (DFFR_X1)               0.17       0.17 f
  busA_q[30] (out)                         0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busA_q_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q[31] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[31]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[31]/Q (DFFR_X1)               0.17       0.17 f
  busA_q[31] (out)                         0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[0]/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg[0]/Q (DFFR_X1)                0.17       0.17 f
  busB_q[0] (out)                          0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[1]/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg[1]/Q (DFFR_X1)                0.17       0.17 f
  busB_q[1] (out)                          0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[2] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[2]/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg[2]/Q (DFFR_X1)                0.17       0.17 f
  busB_q[2] (out)                          0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[3]/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg[3]/Q (DFFR_X1)                0.17       0.17 f
  busB_q[3] (out)                          0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[4] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[4]/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg[4]/Q (DFFR_X1)                0.17       0.17 f
  busB_q[4] (out)                          0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[5] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[5]/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg[5]/Q (DFFR_X1)                0.17       0.17 f
  busB_q[5] (out)                          0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[6] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[6]/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg[6]/Q (DFFR_X1)                0.17       0.17 f
  busB_q[6] (out)                          0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[7] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[7]/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg[7]/Q (DFFR_X1)                0.17       0.17 f
  busB_q[7] (out)                          0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[8] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[8]/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg[8]/Q (DFFR_X1)                0.17       0.17 f
  busB_q[8] (out)                          0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[9] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[9]/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg[9]/Q (DFFR_X1)                0.17       0.17 f
  busB_q[9] (out)                          0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[10] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[10]/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg[10]/Q (DFFR_X1)               0.17       0.17 f
  busB_q[10] (out)                         0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[11] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[11]/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg[11]/Q (DFFR_X1)               0.17       0.17 f
  busB_q[11] (out)                         0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[12] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[12]/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg[12]/Q (DFFR_X1)               0.17       0.17 f
  busB_q[12] (out)                         0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[13] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[13]/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg[13]/Q (DFFR_X1)               0.17       0.17 f
  busB_q[13] (out)                         0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[14] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[14]/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg[14]/Q (DFFR_X1)               0.17       0.17 f
  busB_q[14] (out)                         0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[15] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[15]/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg[15]/Q (DFFR_X1)               0.17       0.17 f
  busB_q[15] (out)                         0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[16] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[16]/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg[16]/Q (DFFR_X1)               0.17       0.17 f
  busB_q[16] (out)                         0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[17] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[17]/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg[17]/Q (DFFR_X1)               0.17       0.17 f
  busB_q[17] (out)                         0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[18] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[18]/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg[18]/Q (DFFR_X1)               0.17       0.17 f
  busB_q[18] (out)                         0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[19] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[19]/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg[19]/Q (DFFR_X1)               0.17       0.17 f
  busB_q[19] (out)                         0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg[20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[20] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[20]/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg[20]/Q (DFFR_X1)               0.17       0.17 f
  busB_q[20] (out)                         0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[21] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[21]/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg[21]/Q (DFFR_X1)               0.17       0.17 f
  busB_q[21] (out)                         0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: busB_q_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q[22] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[22]/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg[22]/Q (DFFR_X1)               0.17       0.17 f
  busB_q[22] (out)                         0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[0]/CK (DFFS_X1)              0.00       0.00 r
  instr_q_reg[0]/Q (DFFS_X1)               0.17       0.17 f
  U104/ZN (AOI221_X1)                      0.11       0.28 r
  U103/ZN (INV_X1)                         0.03       0.31 f
  instr_q_reg[0]/D (DFFS_X1)               0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[0]/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instr_q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[2]/CK (DFFS_X1)              0.00       0.00 r
  instr_q_reg[2]/Q (DFFS_X1)               0.17       0.17 f
  U60/ZN (AOI221_X1)                       0.11       0.28 r
  U59/ZN (INV_X1)                          0.03       0.31 f
  instr_q_reg[2]/D (DFFS_X1)               0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[2]/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instr_q_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[4]/CK (DFFS_X1)              0.00       0.00 r
  instr_q_reg[4]/Q (DFFS_X1)               0.17       0.17 f
  U52/ZN (AOI221_X1)                       0.11       0.28 r
  U51/ZN (INV_X1)                          0.03       0.31 f
  instr_q_reg[4]/D (DFFS_X1)               0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[4]/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: not_trap_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: not_trap_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  not_trap_q_reg/CK (DFFS_X1)              0.00       0.00 r
  not_trap_q_reg/Q (DFFS_X1)               0.17       0.17 f
  U26/ZN (AOI221_X1)                       0.11       0.28 r
  U25/ZN (INV_X1)                          0.03       0.31 f
  not_trap_q_reg/D (DFFS_X1)               0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  not_trap_q_reg/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: busA_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_sel_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_sel_q_reg[0]/CK (DFFR_X1)           0.00       0.00 r
  busA_sel_q_reg[0]/Q (DFFR_X1)            0.18       0.18 f
  U311/ZN (AOI22_X1)                       0.08       0.25 r
  U310/ZN (INV_X1)                         0.03       0.28 f
  busA_sel_q_reg[0]/D (DFFR_X1)            0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_sel_q_reg[0]/CK (DFFR_X1)           0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busB_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_sel_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_sel_q_reg[0]/CK (DFFR_X1)           0.00       0.00 r
  busB_sel_q_reg[0]/Q (DFFR_X1)            0.18       0.18 f
  U243/ZN (AOI22_X1)                       0.08       0.25 r
  U242/ZN (INV_X1)                         0.03       0.28 f
  busB_sel_q_reg[0]/D (DFFR_X1)            0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_sel_q_reg[0]/CK (DFFR_X1)           0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[1]/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg[1]/Q (DFFR_X1)               0.18       0.18 f
  U82/ZN (AOI22_X1)                        0.08       0.25 r
  U81/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg[1]/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[1]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[7]/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg[7]/Q (DFFR_X1)               0.18       0.18 f
  U46/ZN (AOI22_X1)                        0.08       0.25 r
  U45/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg[7]/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[7]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[10]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[10]/Q (DFFR_X1)              0.18       0.18 f
  U102/ZN (AOI22_X1)                       0.08       0.25 r
  U101/ZN (INV_X1)                         0.03       0.28 f
  instr_q_reg[10]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[10]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[12]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[12]/Q (DFFR_X1)              0.18       0.18 f
  U98/ZN (AOI22_X1)                        0.08       0.25 r
  U97/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg[12]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[12]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[14]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[14]/Q (DFFR_X1)              0.18       0.18 f
  U94/ZN (AOI22_X1)                        0.08       0.25 r
  U93/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg[14]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[14]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[15]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[15]/Q (DFFR_X1)              0.18       0.18 f
  U92/ZN (AOI22_X1)                        0.08       0.25 r
  U91/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg[15]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[15]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[16]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[16]/Q (DFFR_X1)              0.18       0.18 f
  U90/ZN (AOI22_X1)                        0.08       0.25 r
  U89/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg[16]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[16]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[17]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[17]/Q (DFFR_X1)              0.18       0.18 f
  U88/ZN (AOI22_X1)                        0.08       0.25 r
  U87/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg[17]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[17]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[18]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[18]/Q (DFFR_X1)              0.18       0.18 f
  U86/ZN (AOI22_X1)                        0.08       0.25 r
  U85/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg[18]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[18]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[19]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[19]/Q (DFFR_X1)              0.18       0.18 f
  U84/ZN (AOI22_X1)                        0.08       0.25 r
  U83/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg[19]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[19]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[20]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[20]/Q (DFFR_X1)              0.18       0.18 f
  U80/ZN (AOI22_X1)                        0.08       0.25 r
  U79/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg[20]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[20]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[21]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[21]/Q (DFFR_X1)              0.18       0.18 f
  U78/ZN (AOI22_X1)                        0.08       0.25 r
  U77/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg[21]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[21]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[22]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[22]/Q (DFFR_X1)              0.18       0.18 f
  U76/ZN (AOI22_X1)                        0.08       0.25 r
  U75/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg[22]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[22]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[23]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[23]/Q (DFFR_X1)              0.18       0.18 f
  U74/ZN (AOI22_X1)                        0.08       0.25 r
  U73/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg[23]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[23]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[24]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[24]/Q (DFFR_X1)              0.18       0.18 f
  U72/ZN (AOI22_X1)                        0.08       0.25 r
  U71/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg[24]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[24]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: memWrData_sel_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData_sel_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memWrData_sel_q_reg[0]/CK (DFFR_X1)      0.00       0.00 r
  memWrData_sel_q_reg[0]/Q (DFFR_X1)       0.18       0.18 f
  U32/ZN (AOI22_X1)                        0.08       0.25 r
  U31/ZN (INV_X1)                          0.03       0.28 f
  memWrData_sel_q_reg[0]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memWrData_sel_q_reg[0]/CK (DFFR_X1)      0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: memWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWr_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memWr_q_reg/CK (DFFR_X1)                 0.00       0.00 r
  memWr_q_reg/Q (DFFR_X1)                  0.18       0.18 f
  U28/ZN (AOI22_X1)                        0.08       0.25 r
  U27/ZN (INV_X1)                          0.03       0.28 f
  memWr_q_reg/D (DFFR_X1)                  0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memWr_q_reg/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busA_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_sel_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_sel_q_reg[1]/CK (DFFR_X1)           0.00       0.00 r
  busA_sel_q_reg[1]/Q (DFFR_X1)            0.18       0.18 f
  U309/ZN (AOI22_X1)                       0.08       0.25 r
  U308/ZN (INV_X1)                         0.03       0.28 f
  busA_sel_q_reg[1]/D (DFFR_X1)            0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_sel_q_reg[1]/CK (DFFR_X1)           0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busB_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_sel_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_sel_q_reg[1]/CK (DFFR_X1)           0.00       0.00 r
  busB_sel_q_reg[1]/Q (DFFR_X1)            0.18       0.18 f
  U241/ZN (AOI22_X1)                       0.08       0.25 r
  U240/ZN (INV_X1)                         0.03       0.28 f
  busB_sel_q_reg[1]/D (DFFR_X1)            0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_sel_q_reg[1]/CK (DFFR_X1)           0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[3]/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg[3]/Q (DFFR_X1)               0.18       0.18 f
  U54/ZN (AOI22_X1)                        0.08       0.25 r
  U53/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg[3]/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[3]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[5]/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg[5]/Q (DFFR_X1)               0.18       0.18 f
  U50/ZN (AOI22_X1)                        0.08       0.25 r
  U49/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg[5]/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[5]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[6]/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg[6]/Q (DFFR_X1)               0.18       0.18 f
  U48/ZN (AOI22_X1)                        0.08       0.25 r
  U47/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg[6]/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[6]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[8]/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg[8]/Q (DFFR_X1)               0.18       0.18 f
  U44/ZN (AOI22_X1)                        0.08       0.25 r
  U43/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg[8]/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[8]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[9]/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg[9]/Q (DFFR_X1)               0.18       0.18 f
  U42/ZN (AOI22_X1)                        0.08       0.25 r
  U41/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg[9]/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[9]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[11]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[11]/Q (DFFR_X1)              0.18       0.18 f
  U100/ZN (AOI22_X1)                       0.08       0.25 r
  U99/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg[11]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[11]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[13]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[13]/Q (DFFR_X1)              0.18       0.18 f
  U96/ZN (AOI22_X1)                        0.08       0.25 r
  U95/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg[13]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[13]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[25]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[25]/Q (DFFR_X1)              0.18       0.18 f
  U70/ZN (AOI22_X1)                        0.08       0.25 r
  U69/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg[25]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[25]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[26]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[26]/Q (DFFR_X1)              0.18       0.18 f
  U68/ZN (AOI22_X1)                        0.08       0.25 r
  U67/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg[26]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[26]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[27]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[27]/Q (DFFR_X1)              0.18       0.18 f
  U66/ZN (AOI22_X1)                        0.08       0.25 r
  U65/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg[27]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[27]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[28]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[28]/Q (DFFR_X1)              0.18       0.18 f
  U64/ZN (AOI22_X1)                        0.08       0.25 r
  U63/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg[28]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[28]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[29]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[29]/Q (DFFR_X1)              0.18       0.18 f
  U62/ZN (AOI22_X1)                        0.08       0.25 r
  U61/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg[29]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[29]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[30]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[30]/Q (DFFR_X1)              0.18       0.18 f
  U58/ZN (AOI22_X1)                        0.08       0.25 r
  U57/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg[30]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[30]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg[31]/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg[31]/Q (DFFR_X1)              0.18       0.18 f
  U56/ZN (AOI22_X1)                        0.08       0.25 r
  U55/ZN (INV_X1)                          0.03       0.28 f
  instr_q_reg[31]/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg[31]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: memWrData_sel_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memWrData_sel_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memWrData_sel_q_reg[1]/CK (DFFR_X1)      0.00       0.00 r
  memWrData_sel_q_reg[1]/Q (DFFR_X1)       0.18       0.18 f
  U30/ZN (AOI22_X1)                        0.08       0.25 r
  U29/ZN (INV_X1)                          0.03       0.28 f
  memWrData_sel_q_reg[1]/D (DFFR_X1)       0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memWrData_sel_q_reg[1]/CK (DFFR_X1)      0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWr_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regWr_q_reg/CK (DFFR_X1)                 0.00       0.00 r
  regWr_q_reg/Q (DFFR_X1)                  0.18       0.18 f
  U10/ZN (AOI22_X1)                        0.08       0.25 r
  U9/ZN (INV_X1)                           0.03       0.28 f
  regWr_q_reg/D (DFFR_X1)                  0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  regWr_q_reg/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: valid_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: valid_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  valid_q_reg/CK (DFFR_X1)                 0.00       0.00 r
  valid_q_reg/Q (DFFR_X1)                  0.18       0.18 f
  U6/ZN (AOI22_X1)                         0.08       0.25 r
  U5/ZN (INV_X1)                           0.03       0.28 f
  valid_q_reg/D (DFFR_X1)                  0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  valid_q_reg/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: zeroExt_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: zeroExt_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  zeroExt_q_reg/CK (DFFR_X1)               0.00       0.00 r
  zeroExt_q_reg/Q (DFFR_X1)                0.18       0.18 f
  U4/ZN (AOI22_X1)                         0.08       0.25 r
  U3/ZN (INV_X1)                           0.03       0.28 f
  zeroExt_q_reg/D (DFFR_X1)                0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  zeroExt_q_reg/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: busA_q_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[3]/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg[3]/Q (DFFR_X1)                0.17       0.17 f
  U327/ZN (AOI22_X1)                       0.06       0.23 r
  U326/ZN (INV_X1)                         0.03       0.26 f
  busA_q_reg[3]/D (DFFR_X1)                0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[3]/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: busA_q_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[4]/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg[4]/Q (DFFR_X1)                0.17       0.17 f
  U325/ZN (AOI22_X1)                       0.06       0.23 r
  U324/ZN (INV_X1)                         0.03       0.26 f
  busA_q_reg[4]/D (DFFR_X1)                0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[4]/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: busA_q_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[5]/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg[5]/Q (DFFR_X1)                0.17       0.17 f
  U323/ZN (AOI22_X1)                       0.06       0.23 r
  U322/ZN (INV_X1)                         0.03       0.26 f
  busA_q_reg[5]/D (DFFR_X1)                0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[5]/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: busA_q_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[7]/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg[7]/Q (DFFR_X1)                0.17       0.17 f
  U319/ZN (AOI22_X1)                       0.06       0.23 r
  U318/ZN (INV_X1)                         0.03       0.26 f
  busA_q_reg[7]/D (DFFR_X1)                0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[7]/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: busA_q_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[8]/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg[8]/Q (DFFR_X1)                0.17       0.17 f
  U317/ZN (AOI22_X1)                       0.06       0.23 r
  U316/ZN (INV_X1)                         0.03       0.26 f
  busA_q_reg[8]/D (DFFR_X1)                0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[8]/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: busA_q_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[9]/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg[9]/Q (DFFR_X1)                0.17       0.17 f
  U315/ZN (AOI22_X1)                       0.06       0.23 r
  U314/ZN (INV_X1)                         0.03       0.26 f
  busA_q_reg[9]/D (DFFR_X1)                0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[9]/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: imm32_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: imm32_q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  imm32_q_reg[29]/CK (DFFR_X1)             0.00       0.00 r
  imm32_q_reg[29]/Q (DFFR_X1)              0.17       0.17 f
  U191/ZN (AOI22_X1)                       0.06       0.23 r
  U190/ZN (INV_X1)                         0.03       0.26 f
  imm32_q_reg[29]/D (DFFR_X1)              0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  imm32_q_reg[29]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: aluCtrl_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluCtrl_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluCtrl_q_reg[0]/CK (DFFR_X1)            0.00       0.00 r
  aluCtrl_q_reg[0]/Q (DFFR_X1)             0.17       0.17 f
  U389/ZN (AOI22_X1)                       0.06       0.23 r
  U388/ZN (INV_X1)                         0.03       0.26 f
  aluCtrl_q_reg[0]/D (DFFR_X1)             0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluCtrl_q_reg[0]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: aluCtrl_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluCtrl_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluCtrl_q_reg[1]/CK (DFFR_X1)            0.00       0.00 r
  aluCtrl_q_reg[1]/Q (DFFR_X1)             0.17       0.17 f
  U387/ZN (AOI22_X1)                       0.06       0.23 r
  U386/ZN (INV_X1)                         0.03       0.26 f
  aluCtrl_q_reg[1]/D (DFFR_X1)             0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluCtrl_q_reg[1]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: aluCtrl_q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluCtrl_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluCtrl_q_reg[2]/CK (DFFR_X1)            0.00       0.00 r
  aluCtrl_q_reg[2]/Q (DFFR_X1)             0.17       0.17 f
  U385/ZN (AOI22_X1)                       0.06       0.23 r
  U384/ZN (INV_X1)                         0.03       0.26 f
  aluCtrl_q_reg[2]/D (DFFR_X1)             0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluCtrl_q_reg[2]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: aluCtrl_q_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluCtrl_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluCtrl_q_reg[3]/CK (DFFR_X1)            0.00       0.00 r
  aluCtrl_q_reg[3]/Q (DFFR_X1)             0.17       0.17 f
  U383/ZN (AOI22_X1)                       0.06       0.23 r
  U382/ZN (INV_X1)                         0.03       0.26 f
  aluCtrl_q_reg[3]/D (DFFR_X1)             0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluCtrl_q_reg[3]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: aluSrc_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluSrc_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluSrc_q_reg/CK (DFFR_X1)                0.00       0.00 r
  aluSrc_q_reg/Q (DFFR_X1)                 0.17       0.17 f
  U381/ZN (AOI22_X1)                       0.06       0.23 r
  U380/ZN (INV_X1)                         0.03       0.26 f
  aluSrc_q_reg/D (DFFR_X1)                 0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluSrc_q_reg/CK (DFFR_X1)                0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: branch_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: branch_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  branch_q_reg/CK (DFFR_X1)                0.00       0.00 r
  branch_q_reg/Q (DFFR_X1)                 0.17       0.17 f
  U379/ZN (AOI22_X1)                       0.06       0.23 r
  U378/ZN (INV_X1)                         0.03       0.26 f
  branch_q_reg/D (DFFR_X1)                 0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  branch_q_reg/CK (DFFR_X1)                0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: busA_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[0]/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg[0]/Q (DFFR_X1)                0.17       0.17 f
  U377/ZN (AOI22_X1)                       0.06       0.23 r
  U376/ZN (INV_X1)                         0.03       0.26 f
  busA_q_reg[0]/D (DFFR_X1)                0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[0]/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: busA_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[1]/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg[1]/Q (DFFR_X1)                0.17       0.17 f
  U355/ZN (AOI22_X1)                       0.06       0.23 r
  U354/ZN (INV_X1)                         0.03       0.26 f
  busA_q_reg[1]/D (DFFR_X1)                0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[1]/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: busA_q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[2]/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg[2]/Q (DFFR_X1)                0.17       0.17 f
  U333/ZN (AOI22_X1)                       0.06       0.23 r
  U332/ZN (INV_X1)                         0.03       0.26 f
  busA_q_reg[2]/D (DFFR_X1)                0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[2]/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: busA_q_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[6]/CK (DFFR_X1)               0.00       0.00 r
  busA_q_reg[6]/Q (DFFR_X1)                0.17       0.17 f
  U321/ZN (AOI22_X1)                       0.06       0.23 r
  U320/ZN (INV_X1)                         0.03       0.26 f
  busA_q_reg[6]/D (DFFR_X1)                0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[6]/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: busA_q_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[10]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[10]/Q (DFFR_X1)               0.17       0.17 f
  U375/ZN (AOI22_X1)                       0.06       0.23 r
  U374/ZN (INV_X1)                         0.03       0.26 f
  busA_q_reg[10]/D (DFFR_X1)               0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[10]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: busA_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[11]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[11]/Q (DFFR_X1)               0.17       0.17 f
  U373/ZN (AOI22_X1)                       0.06       0.23 r
  U372/ZN (INV_X1)                         0.03       0.26 f
  busA_q_reg[11]/D (DFFR_X1)               0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[11]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: busA_q_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[12]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[12]/Q (DFFR_X1)               0.17       0.17 f
  U371/ZN (AOI22_X1)                       0.06       0.23 r
  U370/ZN (INV_X1)                         0.03       0.26 f
  busA_q_reg[12]/D (DFFR_X1)               0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[12]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: busA_q_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[13]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[13]/Q (DFFR_X1)               0.17       0.17 f
  U369/ZN (AOI22_X1)                       0.06       0.23 r
  U368/ZN (INV_X1)                         0.03       0.26 f
  busA_q_reg[13]/D (DFFR_X1)               0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[13]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: busA_q_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[14]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[14]/Q (DFFR_X1)               0.17       0.17 f
  U367/ZN (AOI22_X1)                       0.06       0.23 r
  U366/ZN (INV_X1)                         0.03       0.26 f
  busA_q_reg[14]/D (DFFR_X1)               0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[14]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: busA_q_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[15]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[15]/Q (DFFR_X1)               0.17       0.17 f
  U365/ZN (AOI22_X1)                       0.06       0.23 r
  U364/ZN (INV_X1)                         0.03       0.26 f
  busA_q_reg[15]/D (DFFR_X1)               0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[15]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: busA_q_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[16]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[16]/Q (DFFR_X1)               0.17       0.17 f
  U363/ZN (AOI22_X1)                       0.06       0.23 r
  U362/ZN (INV_X1)                         0.03       0.26 f
  busA_q_reg[16]/D (DFFR_X1)               0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[16]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: busA_q_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[17]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[17]/Q (DFFR_X1)               0.17       0.17 f
  U361/ZN (AOI22_X1)                       0.06       0.23 r
  U360/ZN (INV_X1)                         0.03       0.26 f
  busA_q_reg[17]/D (DFFR_X1)               0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[17]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: busA_q_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[18]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[18]/Q (DFFR_X1)               0.17       0.17 f
  U359/ZN (AOI22_X1)                       0.06       0.23 r
  U358/ZN (INV_X1)                         0.03       0.26 f
  busA_q_reg[18]/D (DFFR_X1)               0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[18]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: busA_q_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[19]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[19]/Q (DFFR_X1)               0.17       0.17 f
  U357/ZN (AOI22_X1)                       0.06       0.23 r
  U356/ZN (INV_X1)                         0.03       0.26 f
  busA_q_reg[19]/D (DFFR_X1)               0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[19]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: busA_q_reg[20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[20]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[20]/Q (DFFR_X1)               0.17       0.17 f
  U353/ZN (AOI22_X1)                       0.06       0.23 r
  U352/ZN (INV_X1)                         0.03       0.26 f
  busA_q_reg[20]/D (DFFR_X1)               0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[20]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: busA_q_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[21]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[21]/Q (DFFR_X1)               0.17       0.17 f
  U351/ZN (AOI22_X1)                       0.06       0.23 r
  U350/ZN (INV_X1)                         0.03       0.26 f
  busA_q_reg[21]/D (DFFR_X1)               0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[21]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: busA_q_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[22]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[22]/Q (DFFR_X1)               0.17       0.17 f
  U349/ZN (AOI22_X1)                       0.06       0.23 r
  U348/ZN (INV_X1)                         0.03       0.26 f
  busA_q_reg[22]/D (DFFR_X1)               0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[22]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: busA_q_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[23]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[23]/Q (DFFR_X1)               0.17       0.17 f
  U347/ZN (AOI22_X1)                       0.06       0.23 r
  U346/ZN (INV_X1)                         0.03       0.26 f
  busA_q_reg[23]/D (DFFR_X1)               0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[23]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: busA_q_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[24]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[24]/Q (DFFR_X1)               0.17       0.17 f
  U345/ZN (AOI22_X1)                       0.06       0.23 r
  U344/ZN (INV_X1)                         0.03       0.26 f
  busA_q_reg[24]/D (DFFR_X1)               0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[24]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: busA_q_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[25]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[25]/Q (DFFR_X1)               0.17       0.17 f
  U343/ZN (AOI22_X1)                       0.06       0.23 r
  U342/ZN (INV_X1)                         0.03       0.26 f
  busA_q_reg[25]/D (DFFR_X1)               0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[25]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: busA_q_reg[26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[26]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[26]/Q (DFFR_X1)               0.17       0.17 f
  U341/ZN (AOI22_X1)                       0.06       0.23 r
  U340/ZN (INV_X1)                         0.03       0.26 f
  busA_q_reg[26]/D (DFFR_X1)               0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[26]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: busA_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[27]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[27]/Q (DFFR_X1)               0.17       0.17 f
  U339/ZN (AOI22_X1)                       0.06       0.23 r
  U338/ZN (INV_X1)                         0.03       0.26 f
  busA_q_reg[27]/D (DFFR_X1)               0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[27]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: busA_q_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[28]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[28]/Q (DFFR_X1)               0.17       0.17 f
  U337/ZN (AOI22_X1)                       0.06       0.23 r
  U336/ZN (INV_X1)                         0.03       0.26 f
  busA_q_reg[28]/D (DFFR_X1)               0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[28]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: busA_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[29]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[29]/Q (DFFR_X1)               0.17       0.17 f
  U335/ZN (AOI22_X1)                       0.06       0.23 r
  U334/ZN (INV_X1)                         0.03       0.26 f
  busA_q_reg[29]/D (DFFR_X1)               0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[29]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: busA_q_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[30]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[30]/Q (DFFR_X1)               0.17       0.17 f
  U331/ZN (AOI22_X1)                       0.06       0.23 r
  U330/ZN (INV_X1)                         0.03       0.26 f
  busA_q_reg[30]/D (DFFR_X1)               0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[30]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: busA_q_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busA_q_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busA_q_reg[31]/CK (DFFR_X1)              0.00       0.00 r
  busA_q_reg[31]/Q (DFFR_X1)               0.17       0.17 f
  U329/ZN (AOI22_X1)                       0.06       0.23 r
  U328/ZN (INV_X1)                         0.03       0.26 f
  busA_q_reg[31]/D (DFFR_X1)               0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busA_q_reg[31]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: busB_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[0]/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg[0]/Q (DFFR_X1)                0.17       0.17 f
  U307/ZN (AOI22_X1)                       0.06       0.23 r
  U306/ZN (INV_X1)                         0.03       0.26 f
  busB_q_reg[0]/D (DFFR_X1)                0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg[0]/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: busB_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[1]/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg[1]/Q (DFFR_X1)                0.17       0.17 f
  U285/ZN (AOI22_X1)                       0.06       0.23 r
  U284/ZN (INV_X1)                         0.03       0.26 f
  busB_q_reg[1]/D (DFFR_X1)                0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg[1]/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: busB_q_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[2]/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg[2]/Q (DFFR_X1)                0.17       0.17 f
  U263/ZN (AOI22_X1)                       0.06       0.23 r
  U262/ZN (INV_X1)                         0.03       0.26 f
  busB_q_reg[2]/D (DFFR_X1)                0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg[2]/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: busB_q_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[3]/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg[3]/Q (DFFR_X1)                0.17       0.17 f
  U257/ZN (AOI22_X1)                       0.06       0.23 r
  U256/ZN (INV_X1)                         0.03       0.26 f
  busB_q_reg[3]/D (DFFR_X1)                0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg[3]/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: busB_q_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[4]/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg[4]/Q (DFFR_X1)                0.17       0.17 f
  U255/ZN (AOI22_X1)                       0.06       0.23 r
  U254/ZN (INV_X1)                         0.03       0.26 f
  busB_q_reg[4]/D (DFFR_X1)                0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg[4]/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: busB_q_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[5]/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg[5]/Q (DFFR_X1)                0.17       0.17 f
  U253/ZN (AOI22_X1)                       0.06       0.23 r
  U252/ZN (INV_X1)                         0.03       0.26 f
  busB_q_reg[5]/D (DFFR_X1)                0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg[5]/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: busB_q_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[6]/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg[6]/Q (DFFR_X1)                0.17       0.17 f
  U251/ZN (AOI22_X1)                       0.06       0.23 r
  U250/ZN (INV_X1)                         0.03       0.26 f
  busB_q_reg[6]/D (DFFR_X1)                0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg[6]/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: busB_q_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[7]/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg[7]/Q (DFFR_X1)                0.17       0.17 f
  U249/ZN (AOI22_X1)                       0.06       0.23 r
  U248/ZN (INV_X1)                         0.03       0.26 f
  busB_q_reg[7]/D (DFFR_X1)                0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg[7]/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: busB_q_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[8]/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg[8]/Q (DFFR_X1)                0.17       0.17 f
  U247/ZN (AOI22_X1)                       0.06       0.23 r
  U246/ZN (INV_X1)                         0.03       0.26 f
  busB_q_reg[8]/D (DFFR_X1)                0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg[8]/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: busB_q_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[9]/CK (DFFR_X1)               0.00       0.00 r
  busB_q_reg[9]/Q (DFFR_X1)                0.17       0.17 f
  U245/ZN (AOI22_X1)                       0.06       0.23 r
  U244/ZN (INV_X1)                         0.03       0.26 f
  busB_q_reg[9]/D (DFFR_X1)                0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg[9]/CK (DFFR_X1)               0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: busB_q_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[10]/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg[10]/Q (DFFR_X1)               0.17       0.17 f
  U305/ZN (AOI22_X1)                       0.06       0.23 r
  U304/ZN (INV_X1)                         0.03       0.26 f
  busB_q_reg[10]/D (DFFR_X1)               0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg[10]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: busB_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[11]/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg[11]/Q (DFFR_X1)               0.17       0.17 f
  U303/ZN (AOI22_X1)                       0.06       0.23 r
  U302/ZN (INV_X1)                         0.03       0.26 f
  busB_q_reg[11]/D (DFFR_X1)               0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg[11]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: busB_q_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[12]/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg[12]/Q (DFFR_X1)               0.17       0.17 f
  U301/ZN (AOI22_X1)                       0.06       0.23 r
  U300/ZN (INV_X1)                         0.03       0.26 f
  busB_q_reg[12]/D (DFFR_X1)               0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg[12]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: busB_q_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[13]/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg[13]/Q (DFFR_X1)               0.17       0.17 f
  U299/ZN (AOI22_X1)                       0.06       0.23 r
  U298/ZN (INV_X1)                         0.03       0.26 f
  busB_q_reg[13]/D (DFFR_X1)               0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg[13]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: busB_q_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[14]/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg[14]/Q (DFFR_X1)               0.17       0.17 f
  U297/ZN (AOI22_X1)                       0.06       0.23 r
  U296/ZN (INV_X1)                         0.03       0.26 f
  busB_q_reg[14]/D (DFFR_X1)               0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg[14]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: busB_q_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[15]/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg[15]/Q (DFFR_X1)               0.17       0.17 f
  U295/ZN (AOI22_X1)                       0.06       0.23 r
  U294/ZN (INV_X1)                         0.03       0.26 f
  busB_q_reg[15]/D (DFFR_X1)               0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg[15]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: busB_q_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[16]/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg[16]/Q (DFFR_X1)               0.17       0.17 f
  U293/ZN (AOI22_X1)                       0.06       0.23 r
  U292/ZN (INV_X1)                         0.03       0.26 f
  busB_q_reg[16]/D (DFFR_X1)               0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg[16]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: busB_q_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: busB_q_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  id_ex              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  busB_q_reg[17]/CK (DFFR_X1)              0.00       0.00 r
  busB_q_reg[17]/Q (DFFR_X1)               0.17       0.17 f
  U291/ZN (AOI22_X1)                       0.06       0.23 r
  U290/ZN (INV_X1)                         0.03       0.26 f
  busB_q_reg[17]/D (DFFR_X1)               0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  busB_q_reg[17]/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         0.68


1
