// Seed: 3920236367
module module_0;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  initial begin : LABEL_0
    disable id_10;
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wor id_0,
    output wor id_1,
    input wor id_2,
    output wand id_3
    , id_10,
    output tri0 id_4,
    output tri id_5,
    input tri1 id_6,
    input wor id_7,
    input supply1 id_8
);
  supply1 id_11 = 1;
  xor primCall (id_1, id_10, id_11, id_2, id_6, id_7, id_8);
  module_0 modCall_1 ();
endmodule
