//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-29069683
// Cuda compilation tools, release 11.1, V11.1.74
// Based on LLVM 3.4svn
//

.version 7.1
.target sm_61
.address_size 64

	// .globl	_Z11flushKernelPjiS_i

.visible .entry _Z11flushKernelPjiS_i(
	.param .u64 _Z11flushKernelPjiS_i_param_0,
	.param .u32 _Z11flushKernelPjiS_i_param_1,
	.param .u64 _Z11flushKernelPjiS_i_param_2,
	.param .u32 _Z11flushKernelPjiS_i_param_3
)
{
	.reg .pred 	%p<7>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<12>;


	ld.param.u64 	%rd4, [_Z11flushKernelPjiS_i_param_0];
	ld.param.u64 	%rd5, [_Z11flushKernelPjiS_i_param_2];
	ld.param.u32 	%r11, [_Z11flushKernelPjiS_i_param_3];
	ld.param.s32 	%rd6, [_Z11flushKernelPjiS_i_param_1];
	shr.u64 	%rd7, %rd6, 2;
	cvt.u32.u64	%r1, %rd7;
	setp.lt.s32	%p1, %r1, 1;
	@%p1 bra 	BB0_10;

	and.b32  	%r16, %r1, 3;
	mov.u32 	%r28, 1;
	mov.u32 	%r33, 0;
	setp.eq.s32	%p2, %r16, 0;
	mov.u32 	%r31, %r33;
	@%p2 bra 	BB0_7;

	setp.eq.s32	%p3, %r16, 1;
	mov.u32 	%r29, %r33;
	@%p3 bra 	BB0_6;

	setp.eq.s32	%p4, %r16, 2;
	@%p4 bra 	BB0_5;

	mov.u32 	%r28, 2;

BB0_5:
	mov.u32 	%r29, %r28;

BB0_6:
	add.s32 	%r31, %r29, 1;

BB0_7:
	setp.lt.u32	%p5, %r1, 4;
	@%p5 bra 	BB0_10;

	cvta.to.global.u64 	%rd8, %rd5;
	mul.wide.s32 	%rd9, %r31, 4;
	add.s64 	%rd11, %rd8, %rd9;

BB0_9:
	ld.global.u32 	%r20, [%rd11];
	add.s32 	%r21, %r20, %r33;
	ld.global.u32 	%r22, [%rd11+4];
	add.s32 	%r23, %r22, %r21;
	ld.global.u32 	%r24, [%rd11+8];
	add.s32 	%r25, %r24, %r23;
	ld.global.u32 	%r26, [%rd11+12];
	add.s32 	%r33, %r26, %r25;
	add.s64 	%rd11, %rd11, 16;
	add.s32 	%r31, %r31, 4;
	setp.lt.s32	%p6, %r31, %r1;
	@%p6 bra 	BB0_9;

BB0_10:
	mul.lo.s32 	%r27, %r33, %r11;
	cvta.to.global.u64 	%rd10, %rd4;
	st.global.u32 	[%rd10], %r27;
	ret;
}

	// .globl	_Z15appMemoryKernelPPjS_iiiS_i
.visible .entry _Z15appMemoryKernelPPjS_iiiS_i(
	.param .u64 _Z15appMemoryKernelPPjS_iiiS_i_param_0,
	.param .u64 _Z15appMemoryKernelPPjS_iiiS_i_param_1,
	.param .u32 _Z15appMemoryKernelPPjS_iiiS_i_param_2,
	.param .u32 _Z15appMemoryKernelPPjS_iiiS_i_param_3,
	.param .u32 _Z15appMemoryKernelPPjS_iiiS_i_param_4,
	.param .u64 _Z15appMemoryKernelPPjS_iiiS_i_param_5,
	.param .u32 _Z15appMemoryKernelPPjS_iiiS_i_param_6
)
{
	.reg .pred 	%p<9>;
	.reg .b32 	%r<99>;
	.reg .b64 	%rd<30>;


	ld.param.u64 	%rd6, [_Z15appMemoryKernelPPjS_iiiS_i_param_0];
	ld.param.u64 	%rd7, [_Z15appMemoryKernelPPjS_iiiS_i_param_1];
	ld.param.u32 	%r38, [_Z15appMemoryKernelPPjS_iiiS_i_param_3];
	ld.param.u32 	%r39, [_Z15appMemoryKernelPPjS_iiiS_i_param_4];
	ld.param.u32 	%r40, [_Z15appMemoryKernelPPjS_iiiS_i_param_6];
	bar.sync 	0;
	cvta.to.global.u64 	%rd9, %rd6;
	ld.global.u64 	%rd1, [%rd9];
	mov.u32 	%r3, 0;
	setp.lt.s32	%p1, %r38, 1;
	mov.u32 	%r95, %r3;
	@%p1 bra 	BB1_15;

	mov.u32 	%r47, %tid.x;
	mov.u32 	%r48, %tid.y;
	mov.u32 	%r49, %ntid.x;
	mad.lo.s32 	%r50, %r49, %r48, %r47;
	shr.s32 	%r51, %r50, 31;
	shr.u32 	%r52, %r51, 27;
	add.s32 	%r53, %r50, %r52;
	shr.s32 	%r54, %r53, 5;
	mov.u32 	%r55, %ctaid.x;
	mov.u32 	%r56, %ctaid.y;
	mov.u32 	%r57, %nctaid.x;
	mad.lo.s32 	%r58, %r57, %r56, %r55;
	shl.b32 	%r59, %r58, 5;
	add.s32 	%r60, %r54, %r59;
	mul.lo.s32 	%r1, %r60, %r40;
	and.b32  	%r2, %r40, 3;
	mov.u32 	%r3, 0;
	mov.u32 	%r95, %r3;
	mov.u32 	%r79, %r3;

BB1_2:
	mul.lo.s32 	%r61, %r96, %r39;
	mad.lo.s32 	%r7, %r61, %r95, %r1;
	bar.sync 	0;
	// inline asm
	mov.u64 	%rd29, %clock64;
	// inline asm
	mov.u32 	%r96, 0;
	setp.lt.s32	%p2, %r40, 1;
	@%p2 bra 	BB1_3;

	mov.u32 	%r85, 1;
	mov.u32 	%r96, 0;
	setp.eq.s32	%p3, %r2, 0;
	@%p3 bra 	BB1_5;

	setp.eq.s32	%p4, %r2, 1;
	@%p4 bra 	BB1_7;
	bra.uni 	BB1_8;

BB1_7:
	mov.u32 	%r85, %r96;
	bra.uni 	BB1_11;

BB1_3:
	mov.u32 	%r95, %r7;
	bra.uni 	BB1_14;

BB1_5:
	mov.u32 	%r91, %r3;
	mov.u32 	%r3, %r96;
	mov.u32 	%r95, %r96;
	bra.uni 	BB1_12;

BB1_8:
	setp.eq.s32	%p5, %r2, 2;
	@%p5 bra 	BB1_10;

	mul.wide.s32 	%rd11, %r7, 4;
	add.s64 	%rd12, %rd1, %rd11;
	ld.u32 	%r7, [%rd12];
	add.s32 	%r3, %r7, %r3;
	mov.u32 	%r85, 2;

BB1_10:
	mul.wide.s32 	%rd13, %r7, 4;
	add.s64 	%rd14, %rd1, %rd13;
	ld.u32 	%r7, [%rd14];
	add.s32 	%r3, %r7, %r3;

BB1_11:
	mul.wide.s32 	%rd15, %r7, 4;
	add.s64 	%rd16, %rd1, %rd15;
	ld.u32 	%r7, [%rd16];
	add.s32 	%r91, %r7, %r3;
	add.s32 	%r96, %r85, 1;
	mov.u32 	%r3, %r91;
	mov.u32 	%r95, %r7;

BB1_12:
	setp.lt.u32	%p6, %r40, 4;
	@%p6 bra 	BB1_14;

BB1_13:
	mul.wide.s32 	%rd17, %r7, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.u32 	%r69, [%rd18];
	add.s32 	%r70, %r69, %r91;
	mul.wide.s32 	%rd19, %r69, 4;
	add.s64 	%rd20, %rd1, %rd19;
	ld.u32 	%r71, [%rd20];
	add.s32 	%r72, %r71, %r70;
	mul.wide.s32 	%rd21, %r71, 4;
	add.s64 	%rd22, %rd1, %rd21;
	ld.u32 	%r73, [%rd22];
	add.s32 	%r74, %r73, %r72;
	mul.wide.s32 	%rd23, %r73, 4;
	add.s64 	%rd24, %rd1, %rd23;
	ld.u32 	%r7, [%rd24];
	add.s32 	%r91, %r7, %r74;
	add.s32 	%r96, %r96, 4;
	setp.lt.s32	%p7, %r96, %r40;
	mov.u32 	%r3, %r91;
	mov.u32 	%r95, %r7;
	@%p7 bra 	BB1_13;

BB1_14:
	bar.sync 	0;
	// inline asm
	mov.u64 	%rd28, %clock64;
	// inline asm
	add.s32 	%r79, %r79, 1;
	setp.lt.s32	%p8, %r79, %r38;
	@%p8 bra 	BB1_2;

BB1_15:
	cvta.to.global.u64 	%rd26, %rd7;
	add.s32 	%r75, %r3, %r95;
	st.global.u32 	[%rd26+4], %r75;
	st.global.u32 	[%rd26+8], %r3;
	sub.s64 	%rd27, %rd28, %rd29;
	st.global.u32 	[%rd26+12], %rd27;
	ret;
}


