# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_4bit.vhd" \
"../../../../project_1.srcs/sim_1/imports/Project1/Registers/Registers.srcs/sim_1/new/TB_Register_4bit.vhd" \

# Do not sort compile order
nosort
