set active_design FFT16
set_units -power uW -time nS 
read_verilog $active_design
current_design $active_design
link

create_clock -name vclk -period 20 -waveform {0 10}
set_input_delay 0 -clock vclk [all_inputs]

report_timing -to [all_outputs] -significant_digits 4

set power_enable_analysis true
set power_analysis_mode averaged
update_power
report_power