// Seed: 39877818
module module_0 ();
  assign id_1 = 1;
  wire id_3;
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    input supply0 id_2,
    input tri1 id_3,
    output tri id_4,
    input wand id_5,
    input supply1 id_6,
    input wand id_7,
    input wor id_8,
    input supply1 id_9,
    input wand id_10,
    output supply1 id_11,
    output supply0 id_12,
    input wor id_13,
    output wire id_14,
    output wand id_15,
    output tri id_16,
    input logic id_17,
    output wire id_18
);
  initial begin
    assign id_16 = id_17;
  end
  module_0();
endmodule
