{"vcs1":{"timestamp_begin":1684262741.847294637, "rt":1.29, "ut":0.36, "st":0.21}}
{"vcselab":{"timestamp_begin":1684262743.230109725, "rt":1.18, "ut":0.44, "st":0.16}}
{"link":{"timestamp_begin":1684262744.480035420, "rt":0.45, "ut":0.23, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684262741.208569556}
{"VCS_COMP_START_TIME": 1684262741.208569556}
{"VCS_COMP_END_TIME": 1684262746.462681842}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330376}}
{"stitch_vcselab": {"peak_mem": 211884}}
