// Seed: 1529061877
`timescale 1ps / 1 ps
module module_0 (
    output reg id_0,
    input logic id_1,
    input id_2,
    input id_3,
    output id_4
);
  assign id_4 = 1;
  always @(id_3) begin
    if (1) begin
      id_0 <= id_3;
      wait (id_3);
      #1 id_0 = 1;
    end
  end
endmodule
