[2025-09-18 10:17:43] START suite=qualcomm_srv trace=srv211_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv211_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2793350 heartbeat IPC: 3.58 cumulative IPC: 3.58 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5361089 heartbeat IPC: 3.894 cumulative IPC: 3.731 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5361089 cumulative IPC: 3.731 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5361089 cumulative IPC: 3.731 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 14855486 heartbeat IPC: 1.053 cumulative IPC: 1.053 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 24207645 heartbeat IPC: 1.069 cumulative IPC: 1.061 (Simulation time: 00 hr 03 min 28 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 33494913 heartbeat IPC: 1.077 cumulative IPC: 1.066 (Simulation time: 00 hr 04 min 34 sec)
Heartbeat CPU 0 instructions: 60000006 cycles: 42708841 heartbeat IPC: 1.085 cumulative IPC: 1.071 (Simulation time: 00 hr 05 min 40 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 52070425 heartbeat IPC: 1.068 cumulative IPC: 1.07 (Simulation time: 00 hr 06 min 46 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 61324927 heartbeat IPC: 1.081 cumulative IPC: 1.072 (Simulation time: 00 hr 07 min 52 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv211_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000013 cycles: 70465734 heartbeat IPC: 1.094 cumulative IPC: 1.075 (Simulation time: 00 hr 09 min 01 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 79619516 heartbeat IPC: 1.092 cumulative IPC: 1.077 (Simulation time: 00 hr 10 min 06 sec)
Heartbeat CPU 0 instructions: 110000018 cycles: 88787595 heartbeat IPC: 1.091 cumulative IPC: 1.079 (Simulation time: 00 hr 11 min 12 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 92629511 cumulative IPC: 1.08 (Simulation time: 00 hr 12 min 17 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 92629511 cumulative IPC: 1.08 (Simulation time: 00 hr 12 min 17 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv211_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.08 instructions: 100000002 cycles: 92629511
CPU 0 Branch Prediction Accuracy: 92.21% MPKI: 13.93 Average ROB Occupancy at Mispredict: 29.66
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.07057
BRANCH_INDIRECT: 0.342
BRANCH_CONDITIONAL: 12.24
BRANCH_DIRECT_CALL: 0.4085
BRANCH_INDIRECT_CALL: 0.4895
BRANCH_RETURN: 0.3832


====Backend Stall Breakdown====
ROB_STALL: 188095
LQ_STALL: 0
SQ_STALL: 957587


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 149.57495
REPLAY_LOAD: 57.159927
NON_REPLAY_LOAD: 18.377167

== Total ==
ADDR_TRANS: 66860
REPLAY_LOAD: 31095
NON_REPLAY_LOAD: 90140

== Counts ==
ADDR_TRANS: 447
REPLAY_LOAD: 544
NON_REPLAY_LOAD: 4905

cpu0->cpu0_STLB TOTAL        ACCESS:    2133280 HIT:    2108090 MISS:      25190 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2133280 HIT:    2108090 MISS:      25190 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 203.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9540510 HIT:    8544983 MISS:     995527 MSHR_MERGE:      53379
cpu0->cpu0_L2C LOAD         ACCESS:    7488367 HIT:    6716066 MISS:     772301 MSHR_MERGE:       2972
cpu0->cpu0_L2C RFO          ACCESS:     582289 HIT:     504125 MISS:      78164 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     294315 HIT:     209721 MISS:      84594 MSHR_MERGE:      50407
cpu0->cpu0_L2C WRITE        ACCESS:    1116588 HIT:    1104427 MISS:      12161 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      58951 HIT:      10644 MISS:      48307 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     224273 ISSUED:     194901 USEFUL:       3966 USELESS:       9926
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 38.02 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15342748 HIT:    7687364 MISS:    7655384 MSHR_MERGE:    1883658
cpu0->cpu0_L1I LOAD         ACCESS:   15342748 HIT:    7687364 MISS:    7655384 MSHR_MERGE:    1883658
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.89 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30568908 HIT:   26337308 MISS:    4231600 MSHR_MERGE:    1760077
cpu0->cpu0_L1D LOAD         ACCESS:   16596296 HIT:   14360215 MISS:    2236081 MSHR_MERGE:     519407
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     436980 HIT:     245683 MISS:     191297 MSHR_MERGE:      77688
cpu0->cpu0_L1D WRITE        ACCESS:   13473166 HIT:   11728035 MISS:    1745131 MSHR_MERGE:    1162842
cpu0->cpu0_L1D TRANSLATION  ACCESS:      62466 HIT:       3375 MISS:      59091 MSHR_MERGE:        140
cpu0->cpu0_L1D PREFETCH REQUESTED:     657670 ISSUED:     436975 USEFUL:      26192 USELESS:      50479
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.27 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12625969 HIT:   10484502 MISS:    2141467 MSHR_MERGE:    1081908
cpu0->cpu0_ITLB LOAD         ACCESS:   12625969 HIT:   10484502 MISS:    2141467 MSHR_MERGE:    1081908
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.271 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28609918 HIT:   27173149 MISS:    1436769 MSHR_MERGE:     363048
cpu0->cpu0_DTLB LOAD         ACCESS:   28609918 HIT:   27173149 MISS:    1436769 MSHR_MERGE:     363048
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 9.466 cycles
cpu0->LLC TOTAL        ACCESS:    1087469 HIT:     990259 MISS:      97210 MSHR_MERGE:       3185
cpu0->LLC LOAD         ACCESS:     769329 HIT:     713079 MISS:      56250 MSHR_MERGE:         45
cpu0->LLC RFO          ACCESS:      78164 HIT:      72895 MISS:       5269 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      34187 HIT:      17051 MISS:      17136 MSHR_MERGE:       3140
cpu0->LLC WRITE        ACCESS:     157482 HIT:     157052 MISS:        430 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      48307 HIT:      30182 MISS:      18125 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 98.52 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1074
  ROW_BUFFER_MISS:      92521
  AVG DBUS CONGESTED CYCLE: 4.122
Channel 0 WQ ROW_BUFFER_HIT:        769
  ROW_BUFFER_MISS:       6405
  FULL:          0
Channel 0 REFRESHES ISSUED:       7719

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       558487       532327        88801         9012
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2         1369         3436         1894
  STLB miss resolved @ L2C                0          165         2498         6344         4913
  STLB miss resolved @ LLC                0          160         5198        16135        11208
  STLB miss resolved @ MEM                0            0         2394         9807        14191

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             195787        59340      1446198       114804          516
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          365          558           50
  STLB miss resolved @ L2C                0           62         1123          973           23
  STLB miss resolved @ LLC                0           32         1887         2524           98
  STLB miss resolved @ MEM                0            1          423          586          190
[2025-09-18 10:30:01] END   suite=qualcomm_srv trace=srv211_ap (rc=0)
