(pcb /home/asuki/kicad_projects/relays_base/relays_base.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.7-e2-6376~60~ubuntu17.10.1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (rect pcb 124792 -94312.4 181205 -129843)
    )
    (via "Via[0-1]_600:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical
      (place J1 175895 -122555 front 0 (PN Conn_01x02))
      (place J2 129540 -122555 front 0 (PN Conn_01x02))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x04_P2.54mm_Vertical
      (place J3 149860 -125095 front 90 (PN Conn_01x04))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x05_P2.54mm_Vertical
      (place J4 129540 -99060 front 90 (PN Conn_01x05))
      (place J5 142240 -99060 front 90 (PN Conn_01x05))
      (place J6 154940 -99060 front 90 (PN Conn_01x05))
      (place J7 167640 -99060 front 90 (PN Conn_01x05))
    )
    (component Jumper:SolderJumper_01x02
      (place JP1 134620 -116840 front 270 (PN Jumper_NO))
      (place JP2 147320 -116840 front 270 (PN Jumper_NO))
      (place JP3 160020 -116840 front 270 (PN Jumper_NO))
      (place JP4 172720 -116840 front 270 (PN Jumper_NO))
    )
    (component Relay_THT:Relay_Y14
      (place K1 133350 -104775 front 270 (PN Y14))
      (place K2 146050 -104775 front 270 (PN Y14))
      (place K3 158750 -104775 front 270 (PN Y14))
      (place K4 171450 -104775 front 270 (PN Y14))
    )
    (component "Package_TO_SOT_THT:TO-92_Inline"
      (place Q1 131445 -119380 front 90 (PN Q_NMOS_SGD))
      (place Q2 144145 -119380 front 90 (PN Q_NMOS_SGD))
      (place Q3 156845 -119380 front 90 (PN Q_NMOS_SGD))
      (place Q4 169545 -119380 front 90 (PN Q_NMOS_SGD))
    )
    (component "Diode_THT:D_A-405_P7.62mm_Horizontal"
      (place D1 137795 -102235 front 270 (PN D))
      (place D2 150495 -102235 front 270 (PN D))
      (place D3 163195 -102235 front 270 (PN D))
      (place D4 175895 -102235 front 270 (PN D))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P2.54mm_Vertical
      (place R1 137795 -112395 front 270 (PN 1K))
      (place R2 137795 -120015 front 90 (PN 1K))
      (place R3 150495 -120015 front 90 (PN 1K))
      (place R4 150495 -112395 front 270 (PN 1K))
      (place R5 163195 -120015 front 90 (PN 1K))
      (place R6 163195 -112395 front 270 (PN 1K))
      (place R7 175895 -120015 front 90 (PN 1K))
      (place R8 175895 -112395 front 270 (PN 1K))
    )
  )
  (library
    (image Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -3810))
      (outline (path signal 100  1270 -3810  -1270 -3810))
      (outline (path signal 100  -1270 -3810  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -3870  1330 -3870))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  1330 -1270  1330 -3870))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 50  -1800 -4350  1800 -4350))
      (outline (path signal 50  1800 -4350  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x04_P2.54mm_Vertical
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -8890))
      (outline (path signal 100  1270 -8890  -1270 -8890))
      (outline (path signal 100  -1270 -8890  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -8950  1330 -8950))
      (outline (path signal 120  -1330 -1270  -1330 -8950))
      (outline (path signal 120  1330 -1270  1330 -8950))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -9400))
      (outline (path signal 50  -1800 -9400  1800 -9400))
      (outline (path signal 50  1800 -9400  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x05_P2.54mm_Vertical
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -11430))
      (outline (path signal 100  1270 -11430  -1270 -11430))
      (outline (path signal 100  -1270 -11430  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -11490  1330 -11490))
      (outline (path signal 120  -1330 -1270  -1330 -11490))
      (outline (path signal 120  1330 -1270  1330 -11490))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -11950))
      (outline (path signal 50  -1800 -11950  1800 -11950))
      (outline (path signal 50  1800 -11950  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
    )
    (image Jumper:SolderJumper_01x02
      (outline (path signal 50  -1450 1100  1500 1100))
      (outline (path signal 50  1500 1100  1500 -1100))
      (outline (path signal 50  1500 -1100  -1450 -1100))
      (outline (path signal 50  -1450 -1100  -1450 1100))
      (outline (path signal 120  -1270 -890  1270 -890))
      (outline (path signal 120  1270 890  -1270 890))
      (outline (path signal 120  1270 890  1270 -890))
      (outline (path signal 120  -1270 -890  -1270 890))
      (pin Rect[T]Pad_1270x970_um (rotate 90) 1 -640 0)
      (pin Rect[T]Pad_1270x970_um (rotate 90) 2 640 0)
    )
    (image Relay_THT:Relay_Y14
      (outline (path signal 150  -3810 2540  -3810 -5080))
      (outline (path signal 150  -3810 -5080  8890 -5080))
      (outline (path signal 150  8890 -5080  8890 2540))
      (outline (path signal 150  8890 2540  -3810 2540))
      (pin Round[A]Pad_1524_um 1 -2540 1270)
      (pin Round[A]Pad_1524_um 2 -2540 -3810)
      (pin Round[A]Pad_1524_um 3 0 1270)
      (pin Round[A]Pad_1524_um 4 0 -3810)
      (pin Round[A]Pad_1524_um 5 7620 1270)
      (pin Round[A]Pad_1524_um 6 7620 -3810)
    )
    (image "Package_TO_SOT_THT:TO-92_Inline"
      (outline (path signal 120  -530 -1850  3070 -1850))
      (outline (path signal 100  -500 -1750  3000 -1750))
      (outline (path signal 50  -1460 2730  4000 2730))
      (outline (path signal 50  -1460 2730  -1460 -2010))
      (outline (path signal 50  4000 -2010  4000 2730))
      (outline (path signal 50  4000 -2010  -1460 -2010))
      (pin Oval[A]Pad_1050x1500_um 2 1270 0)
      (pin Oval[A]Pad_1050x1500_um 3 2540 0)
      (pin Rect[A]Pad_1050x1500_um 1 0 0)
    )
    (image "Diode_THT:D_A-405_P7.62mm_Horizontal"
      (outline (path signal 100  1210 1350  1210 -1350))
      (outline (path signal 100  1210 -1350  6410 -1350))
      (outline (path signal 100  6410 -1350  6410 1350))
      (outline (path signal 100  6410 1350  1210 1350))
      (outline (path signal 100  0 0  1210 0))
      (outline (path signal 100  7620 0  6410 0))
      (outline (path signal 100  1990 1350  1990 -1350))
      (outline (path signal 100  2090 1350  2090 -1350))
      (outline (path signal 100  1890 1350  1890 -1350))
      (outline (path signal 120  1090 1140  1090 1470))
      (outline (path signal 120  1090 1470  6530 1470))
      (outline (path signal 120  6530 1470  6530 1140))
      (outline (path signal 120  1090 -1140  1090 -1470))
      (outline (path signal 120  1090 -1470  6530 -1470))
      (outline (path signal 120  6530 -1470  6530 -1140))
      (outline (path signal 120  1990 1470  1990 -1470))
      (outline (path signal 120  2110 1470  2110 -1470))
      (outline (path signal 120  1870 1470  1870 -1470))
      (outline (path signal 50  -1150 1750  -1150 -1750))
      (outline (path signal 50  -1150 -1750  8800 -1750))
      (outline (path signal 50  8800 -1750  8800 1750))
      (outline (path signal 50  8800 1750  -1150 1750))
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
      (pin Oval[A]Pad_1800x1800_um 2 7620 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P2.54mm_Vertical
      (outline (path signal 100  1250 0  1188.82 -386.271  1011.27 -734.732  734.732 -1011.27
            386.271 -1188.82  0 -1250  -386.271 -1188.82  -734.732 -1011.27
            -1011.27 -734.732  -1188.82 -386.271  -1250 0  -1188.82 386.271
            -1011.27 734.732  -734.732 1011.27  -386.271 1188.82  0 1250
            386.271 1188.82  734.732 1011.27  1011.27 734.732  1188.82 386.271))
      (outline (path signal 120  1370 0  1302.95 -423.353  1108.35 -805.266  805.266 -1108.35
            423.353 -1302.95  0 -1370  -423.353 -1302.95  -805.266 -1108.35
            -1108.35 -805.266  -1302.95 -423.353  -1370 0  -1302.95 423.353
            -1108.35 805.266  -805.266 1108.35  -423.353 1302.95  0 1370
            423.353 1302.95  805.266 1108.35  1108.35 805.266  1302.95 423.353))
      (outline (path signal 100  0 0  2540 0))
      (outline (path signal 120  1370 0  1440 0))
      (outline (path signal 50  -1650 1650  -1650 -1650))
      (outline (path signal 50  -1650 -1650  3750 -1650))
      (outline (path signal 50  3750 -1650  3750 1650))
      (outline (path signal 50  3750 1650  -1650 1650))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
    )
    (padstack Round[A]Pad_1524_um
      (shape (circle F.Cu 1524))
      (shape (circle B.Cu 1524))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Oval[A]Pad_1050x1500_um
      (shape (path F.Cu 1050  0 -225  0 225))
      (shape (path B.Cu 1050  0 -225  0 225))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1800x1800_um
      (shape (path F.Cu 1800  0 0  0 0))
      (shape (path B.Cu 1800  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_1050x1500_um
      (shape (rect F.Cu -525 -750 525 750))
      (shape (rect B.Cu -525 -750 525 750))
      (attach off)
    )
    (padstack Rect[T]Pad_1270x970_um
      (shape (rect F.Cu -635 -485 635 485))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net +12V
      (pins J1-2 J2-2 JP1-2 JP2-2 JP3-2 JP4-2 K1-3 K2-3 K3-3 K4-3 D1-1 D2-1 D3-1 D4-1
        R1-2 R4-2 R6-2 R8-2)
    )
    (net DRAIN1
      (pins J4-4 K1-4 Q1-3 D1-2)
    )
    (net DRAIN2
      (pins J5-4 K2-4 Q2-3 D2-2)
    )
    (net DRAIN3
      (pins J6-4 K3-4 Q3-3 D3-2)
    )
    (net DRAIN4
      (pins J7-4 K4-4 Q4-3 D4-2)
    )
    (net GND
      (pins J1-1 J2-1 Q1-1 Q2-1 Q3-1 Q4-1 R2-1 R3-1 R5-1 R7-1)
    )
    (net SIG1
      (pins J3-1 Q1-2 R2-2)
    )
    (net SIG2
      (pins J3-2 Q2-2 R3-2)
    )
    (net SIG3
      (pins J3-3 Q3-2 R5-2)
    )
    (net SIG4
      (pins J3-4 Q4-2 R7-2)
    )
    (net NC1
      (pins J4-1 K1-2)
    )
    (net COM1
      (pins J4-2 K1-5 K1-6)
    )
    (net NO1
      (pins J4-3 K1-1)
    )
    (net "Net-(J4-Pad5)"
      (pins J4-5 JP1-1 R1-1)
    )
    (net NC2
      (pins J5-1 K2-2)
    )
    (net COM2
      (pins J5-2 K2-5 K2-6)
    )
    (net NO2
      (pins J5-3 K2-1)
    )
    (net "Net-(J5-Pad5)"
      (pins J5-5 JP2-1 R4-1)
    )
    (net NC3
      (pins J6-1 K3-2)
    )
    (net COM3
      (pins J6-2 K3-5 K3-6)
    )
    (net NO3
      (pins J6-3 K3-1)
    )
    (net "Net-(J6-Pad5)"
      (pins J6-5 JP3-1 R6-1)
    )
    (net NC4
      (pins J7-1 K4-2)
    )
    (net COM4
      (pins J7-2 K4-5 K4-6)
    )
    (net NO4
      (pins J7-3 K4-1)
    )
    (net "Net-(J7-Pad5)"
      (pins J7-5 JP4-1 R8-1)
    )
    (class kicad_default "" +12V COM1 COM2 COM3 COM4 DRAIN1 DRAIN2 DRAIN3
      DRAIN4 GND NC1 NC2 NC3 NC4 NO1 NO2 NO3 NO4 "Net-(J4-Pad5)" "Net-(J5-Pad5)"
      "Net-(J6-Pad5)" "Net-(J7-Pad5)" SIG1 SIG2 SIG3 SIG4
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
