<?xml version="1.0" encoding="ISO-8859-1"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head><meta http-equiv="Content-Type" content="text/html; charset=ISO-8859-1" /><title>AArch32 Instructions</title><link rel="stylesheet" type="text/css" href="insn.css" /></head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Operations</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Operations</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="alphindextitle">AArch32 System Instructions</h1>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch32-ats12nsopr.html" name="ATS12NSOPR" id="ATS12NSOPR">ATS12NSOPR</a>:
        Address Translate Stages 1 and 2 Non-secure Only PL1 Read</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch32-ats12nsopw.html" name="ATS12NSOPW" id="ATS12NSOPW">ATS12NSOPW</a>:
        Address Translate Stages 1 and 2 Non-secure Only PL1 Write</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch32-ats12nsour.html" name="ATS12NSOUR" id="ATS12NSOUR">ATS12NSOUR</a>:
        Address Translate Stages 1 and 2 Non-secure Only Unprivileged Read</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch32-ats12nsouw.html" name="ATS12NSOUW" id="ATS12NSOUW">ATS12NSOUW</a>:
        Address Translate Stages 1 and 2 Non-secure Only Unprivileged Write</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch32-ats1cpr.html" name="ATS1CPR" id="ATS1CPR">ATS1CPR</a>:
        Address Translate Stage 1 Current state PL1 Read</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch32-ats1cpw.html" name="ATS1CPW" id="ATS1CPW">ATS1CPW</a>:
        Address Translate Stage 1 Current state PL1 Write</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch32-ats1cur.html" name="ATS1CUR" id="ATS1CUR">ATS1CUR</a>:
        Address Translate Stage 1 Current state Unprivileged Read</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch32-ats1cuw.html" name="ATS1CUW" id="ATS1CUW">ATS1CUW</a>:
        Address Translate Stage 1 Current state Unprivileged Write</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch32-ats1hr.html" name="ATS1HR" id="ATS1HR">ATS1HR</a>:
        Address Translate Stage 1 Hyp mode Read</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch32-ats1hw.html" name="ATS1HW" id="ATS1HW">ATS1HW</a>:
        Address Translate Stage 1 Hyp mode Write</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch32-bpiall.html" name="BPIALL" id="BPIALL">BPIALL</a>:
        Branch Predictor Invalidate All</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch32-bpiallis.html" name="BPIALLIS" id="BPIALLIS">BPIALLIS</a>:
        Branch Predictor Invalidate All, Inner Shareable</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch32-bpimva.html" name="BPIMVA" id="BPIMVA">BPIMVA</a>:
        Branch Predictor Invalidate by VA</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch32-cp15dmb.html" name="CP15DMB" id="CP15DMB">CP15DMB</a>:
        Data Memory Barrier System instruction</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch32-cp15dsb.html" name="CP15DSB" id="CP15DSB">CP15DSB</a>:
        Data Synchronization Barrier System instruction</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch32-cp15isb.html" name="CP15ISB" id="CP15ISB">CP15ISB</a>:
        Instruction Synchronization Barrier System instruction</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch32-dccimvac.html" name="DCCIMVAC" id="DCCIMVAC">DCCIMVAC</a>:
        Data Cache line Clean and Invalidate by VA to PoC</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch32-dccisw.html" name="DCCISW" id="DCCISW">DCCISW</a>:
        Data Cache line Clean and Invalidate by Set/Way</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch32-dccmvac.html" name="DCCMVAC" id="DCCMVAC">DCCMVAC</a>:
        Data Cache line Clean by VA to PoC</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch32-dccmvau.html" name="DCCMVAU" id="DCCMVAU">DCCMVAU</a>:
        Data Cache line Clean by VA to PoU</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch32-dccsw.html" name="DCCSW" id="DCCSW">DCCSW</a>:
        Data Cache line Clean by Set/Way</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch32-dcimvac.html" name="DCIMVAC" id="DCIMVAC">DCIMVAC</a>:
        Data Cache line Invalidate by VA to PoC</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch32-dcisw.html" name="DCISW" id="DCISW">DCISW</a>:
        Data Cache line Invalidate by Set/Way</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch32-iciallu.html" name="ICIALLU" id="ICIALLU">ICIALLU</a>:
        Instruction Cache Invalidate All to PoU</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch32-icialluis.html" name="ICIALLUIS" id="ICIALLUIS">ICIALLUIS</a>:
        Instruction Cache Invalidate All to PoU, Inner Shareable</span></p></div>
    <div><p class="iformindex"><span class="insnheading"><a href="AArch32-icimvau.html" name="ICIMVAU" id="ICIMVAU">ICIMVAU</a>:
        Instruction Cache line Invalidate by VA to PoU</span></p></div>
  <hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Operations</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Operations</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">10/08/2016 10:36</p><p class="copyconf">Copyright © 2010-2016 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
  
</html>
