
lab3_ex.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000389c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  080039a8  080039a8  000139a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080039cc  080039cc  00020054  2**0
                  CONTENTS
  4 .ARM          00000000  080039cc  080039cc  00020054  2**0
                  CONTENTS
  5 .preinit_array 00000000  080039cc  080039cc  00020054  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080039cc  080039cc  000139cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080039d0  080039d0  000139d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000054  20000000  080039d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000414  20000054  08003a28  00020054  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000468  08003a28  00020468  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020054  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a2dc  00000000  00000000  0002007d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d32  00000000  00000000  0002a359  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ab8  00000000  00000000  0002c090  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000998  00000000  00000000  0002cb48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017a94  00000000  00000000  0002d4e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e346  00000000  00000000  00044f74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086681  00000000  00000000  000532ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d993b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000029fc  00000000  00000000  000d9990  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000054 	.word	0x20000054
 8000128:	00000000 	.word	0x00000000
 800012c:	08003990 	.word	0x08003990

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000058 	.word	0x20000058
 8000148:	08003990 	.word	0x08003990

0800014c <isButton1Press>:

int TimerKeyPress = 200;
int TimerKeyPress_2 = 200;
int TimerKeyPress_3 = 200;

int isButton1Press(){
 800014c:	b480      	push	{r7}
 800014e:	af00      	add	r7, sp, #0
	if(button1_flag==1){
 8000150:	4b06      	ldr	r3, [pc, #24]	; (800016c <isButton1Press+0x20>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	2b01      	cmp	r3, #1
 8000156:	d104      	bne.n	8000162 <isButton1Press+0x16>
		button1_flag = 0;
 8000158:	4b04      	ldr	r3, [pc, #16]	; (800016c <isButton1Press+0x20>)
 800015a:	2200      	movs	r2, #0
 800015c:	601a      	str	r2, [r3, #0]
		return 1;
 800015e:	2301      	movs	r3, #1
 8000160:	e000      	b.n	8000164 <isButton1Press+0x18>
	}
	return 0;
 8000162:	2300      	movs	r3, #0
}
 8000164:	4618      	mov	r0, r3
 8000166:	46bd      	mov	sp, r7
 8000168:	bc80      	pop	{r7}
 800016a:	4770      	bx	lr
 800016c:	20000070 	.word	0x20000070

08000170 <isButton2Press>:
int isButton2Press(){
 8000170:	b480      	push	{r7}
 8000172:	af00      	add	r7, sp, #0
	if(button2_flag==1){
 8000174:	4b06      	ldr	r3, [pc, #24]	; (8000190 <isButton2Press+0x20>)
 8000176:	681b      	ldr	r3, [r3, #0]
 8000178:	2b01      	cmp	r3, #1
 800017a:	d104      	bne.n	8000186 <isButton2Press+0x16>
		button2_flag = 0;
 800017c:	4b04      	ldr	r3, [pc, #16]	; (8000190 <isButton2Press+0x20>)
 800017e:	2200      	movs	r2, #0
 8000180:	601a      	str	r2, [r3, #0]
		return 1;
 8000182:	2301      	movs	r3, #1
 8000184:	e000      	b.n	8000188 <isButton2Press+0x18>
	}
	return 0;
 8000186:	2300      	movs	r3, #0
}
 8000188:	4618      	mov	r0, r3
 800018a:	46bd      	mov	sp, r7
 800018c:	bc80      	pop	{r7}
 800018e:	4770      	bx	lr
 8000190:	20000074 	.word	0x20000074

08000194 <isButton3Press>:
int isButton3Press(){
 8000194:	b480      	push	{r7}
 8000196:	af00      	add	r7, sp, #0
	if(button3_flag==1){
 8000198:	4b06      	ldr	r3, [pc, #24]	; (80001b4 <isButton3Press+0x20>)
 800019a:	681b      	ldr	r3, [r3, #0]
 800019c:	2b01      	cmp	r3, #1
 800019e:	d104      	bne.n	80001aa <isButton3Press+0x16>
		button3_flag = 0;
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <isButton3Press+0x20>)
 80001a2:	2200      	movs	r2, #0
 80001a4:	601a      	str	r2, [r3, #0]
		return 1;
 80001a6:	2301      	movs	r3, #1
 80001a8:	e000      	b.n	80001ac <isButton3Press+0x18>
	}
	return 0;
 80001aa:	2300      	movs	r3, #0
}
 80001ac:	4618      	mov	r0, r3
 80001ae:	46bd      	mov	sp, r7
 80001b0:	bc80      	pop	{r7}
 80001b2:	4770      	bx	lr
 80001b4:	20000078 	.word	0x20000078

080001b8 <subKeyProcess>:

void subKeyProcess(){
 80001b8:	b480      	push	{r7}
 80001ba:	af00      	add	r7, sp, #0
	button1_flag = 1;
 80001bc:	4b03      	ldr	r3, [pc, #12]	; (80001cc <subKeyProcess+0x14>)
 80001be:	2201      	movs	r2, #1
 80001c0:	601a      	str	r2, [r3, #0]
}
 80001c2:	bf00      	nop
 80001c4:	46bd      	mov	sp, r7
 80001c6:	bc80      	pop	{r7}
 80001c8:	4770      	bx	lr
 80001ca:	bf00      	nop
 80001cc:	20000070 	.word	0x20000070

080001d0 <subKeyProcess_2>:
void subKeyProcess_2(){
 80001d0:	b480      	push	{r7}
 80001d2:	af00      	add	r7, sp, #0
	button2_flag = 1;
 80001d4:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <subKeyProcess_2+0x14>)
 80001d6:	2201      	movs	r2, #1
 80001d8:	601a      	str	r2, [r3, #0]
}
 80001da:	bf00      	nop
 80001dc:	46bd      	mov	sp, r7
 80001de:	bc80      	pop	{r7}
 80001e0:	4770      	bx	lr
 80001e2:	bf00      	nop
 80001e4:	20000074 	.word	0x20000074

080001e8 <subKeyProcess_3>:
void subKeyProcess_3(){
 80001e8:	b480      	push	{r7}
 80001ea:	af00      	add	r7, sp, #0
	button3_flag = 1;
 80001ec:	4b03      	ldr	r3, [pc, #12]	; (80001fc <subKeyProcess_3+0x14>)
 80001ee:	2201      	movs	r2, #1
 80001f0:	601a      	str	r2, [r3, #0]
}
 80001f2:	bf00      	nop
 80001f4:	46bd      	mov	sp, r7
 80001f6:	bc80      	pop	{r7}
 80001f8:	4770      	bx	lr
 80001fa:	bf00      	nop
 80001fc:	20000078 	.word	0x20000078

08000200 <getKeyInput>:

void getKeyInput(){
 8000200:	b580      	push	{r7, lr}
 8000202:	af00      	add	r7, sp, #0
	KeyReg0 = KeyReg1;
 8000204:	4b1f      	ldr	r3, [pc, #124]	; (8000284 <getKeyInput+0x84>)
 8000206:	681b      	ldr	r3, [r3, #0]
 8000208:	4a1f      	ldr	r2, [pc, #124]	; (8000288 <getKeyInput+0x88>)
 800020a:	6013      	str	r3, [r2, #0]
	KeyReg1 = KeyReg2;
 800020c:	4b1f      	ldr	r3, [pc, #124]	; (800028c <getKeyInput+0x8c>)
 800020e:	681b      	ldr	r3, [r3, #0]
 8000210:	4a1c      	ldr	r2, [pc, #112]	; (8000284 <getKeyInput+0x84>)
 8000212:	6013      	str	r3, [r2, #0]
	KeyReg2 = HAL_GPIO_ReadPin(BUT1_GPIO_Port, BUT1_Pin);
 8000214:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000218:	481d      	ldr	r0, [pc, #116]	; (8000290 <getKeyInput+0x90>)
 800021a:	f002 fb8d 	bl	8002938 <HAL_GPIO_ReadPin>
 800021e:	4603      	mov	r3, r0
 8000220:	461a      	mov	r2, r3
 8000222:	4b1a      	ldr	r3, [pc, #104]	; (800028c <getKeyInput+0x8c>)
 8000224:	601a      	str	r2, [r3, #0]
	if((KeyReg0 == KeyReg1) && (KeyReg1 == KeyReg2)){
 8000226:	4b18      	ldr	r3, [pc, #96]	; (8000288 <getKeyInput+0x88>)
 8000228:	681a      	ldr	r2, [r3, #0]
 800022a:	4b16      	ldr	r3, [pc, #88]	; (8000284 <getKeyInput+0x84>)
 800022c:	681b      	ldr	r3, [r3, #0]
 800022e:	429a      	cmp	r2, r3
 8000230:	d125      	bne.n	800027e <getKeyInput+0x7e>
 8000232:	4b14      	ldr	r3, [pc, #80]	; (8000284 <getKeyInput+0x84>)
 8000234:	681a      	ldr	r2, [r3, #0]
 8000236:	4b15      	ldr	r3, [pc, #84]	; (800028c <getKeyInput+0x8c>)
 8000238:	681b      	ldr	r3, [r3, #0]
 800023a:	429a      	cmp	r2, r3
 800023c:	d11f      	bne.n	800027e <getKeyInput+0x7e>
		if(KeyReg3 != KeyReg2){
 800023e:	4b15      	ldr	r3, [pc, #84]	; (8000294 <getKeyInput+0x94>)
 8000240:	681a      	ldr	r2, [r3, #0]
 8000242:	4b12      	ldr	r3, [pc, #72]	; (800028c <getKeyInput+0x8c>)
 8000244:	681b      	ldr	r3, [r3, #0]
 8000246:	429a      	cmp	r2, r3
 8000248:	d00d      	beq.n	8000266 <getKeyInput+0x66>
			KeyReg3 = KeyReg2;
 800024a:	4b10      	ldr	r3, [pc, #64]	; (800028c <getKeyInput+0x8c>)
 800024c:	681b      	ldr	r3, [r3, #0]
 800024e:	4a11      	ldr	r2, [pc, #68]	; (8000294 <getKeyInput+0x94>)
 8000250:	6013      	str	r3, [r2, #0]
			if(KeyReg2 == PRESSED_STATE){
 8000252:	4b0e      	ldr	r3, [pc, #56]	; (800028c <getKeyInput+0x8c>)
 8000254:	681b      	ldr	r3, [r3, #0]
 8000256:	2b00      	cmp	r3, #0
 8000258:	d111      	bne.n	800027e <getKeyInput+0x7e>
				//TODO
				subKeyProcess();
 800025a:	f7ff ffad 	bl	80001b8 <subKeyProcess>
				TimerKeyPress = 50;
 800025e:	4b0e      	ldr	r3, [pc, #56]	; (8000298 <getKeyInput+0x98>)
 8000260:	2232      	movs	r2, #50	; 0x32
 8000262:	601a      	str	r2, [r3, #0]
			if(TimerKeyPress == 0){
				KeyReg3 = NORMAL_STATE;
			}
		}
	}
}
 8000264:	e00b      	b.n	800027e <getKeyInput+0x7e>
			TimerKeyPress--;
 8000266:	4b0c      	ldr	r3, [pc, #48]	; (8000298 <getKeyInput+0x98>)
 8000268:	681b      	ldr	r3, [r3, #0]
 800026a:	3b01      	subs	r3, #1
 800026c:	4a0a      	ldr	r2, [pc, #40]	; (8000298 <getKeyInput+0x98>)
 800026e:	6013      	str	r3, [r2, #0]
			if(TimerKeyPress == 0){
 8000270:	4b09      	ldr	r3, [pc, #36]	; (8000298 <getKeyInput+0x98>)
 8000272:	681b      	ldr	r3, [r3, #0]
 8000274:	2b00      	cmp	r3, #0
 8000276:	d102      	bne.n	800027e <getKeyInput+0x7e>
				KeyReg3 = NORMAL_STATE;
 8000278:	4b06      	ldr	r3, [pc, #24]	; (8000294 <getKeyInput+0x94>)
 800027a:	2201      	movs	r2, #1
 800027c:	601a      	str	r2, [r3, #0]
}
 800027e:	bf00      	nop
 8000280:	bd80      	pop	{r7, pc}
 8000282:	bf00      	nop
 8000284:	20000004 	.word	0x20000004
 8000288:	20000000 	.word	0x20000000
 800028c:	20000008 	.word	0x20000008
 8000290:	40010800 	.word	0x40010800
 8000294:	2000000c 	.word	0x2000000c
 8000298:	20000030 	.word	0x20000030

0800029c <getKeyInput_2>:

void getKeyInput_2(){
 800029c:	b580      	push	{r7, lr}
 800029e:	af00      	add	r7, sp, #0
	KeyReg4 = KeyReg5;
 80002a0:	4b1f      	ldr	r3, [pc, #124]	; (8000320 <getKeyInput_2+0x84>)
 80002a2:	681b      	ldr	r3, [r3, #0]
 80002a4:	4a1f      	ldr	r2, [pc, #124]	; (8000324 <getKeyInput_2+0x88>)
 80002a6:	6013      	str	r3, [r2, #0]
	KeyReg5 = KeyReg6;
 80002a8:	4b1f      	ldr	r3, [pc, #124]	; (8000328 <getKeyInput_2+0x8c>)
 80002aa:	681b      	ldr	r3, [r3, #0]
 80002ac:	4a1c      	ldr	r2, [pc, #112]	; (8000320 <getKeyInput_2+0x84>)
 80002ae:	6013      	str	r3, [r2, #0]
	KeyReg6 = HAL_GPIO_ReadPin(BUT2_GPIO_Port, BUT2_Pin);
 80002b0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80002b4:	481d      	ldr	r0, [pc, #116]	; (800032c <getKeyInput_2+0x90>)
 80002b6:	f002 fb3f 	bl	8002938 <HAL_GPIO_ReadPin>
 80002ba:	4603      	mov	r3, r0
 80002bc:	461a      	mov	r2, r3
 80002be:	4b1a      	ldr	r3, [pc, #104]	; (8000328 <getKeyInput_2+0x8c>)
 80002c0:	601a      	str	r2, [r3, #0]
	if((KeyReg4 == KeyReg5) && (KeyReg5 == KeyReg6)){
 80002c2:	4b18      	ldr	r3, [pc, #96]	; (8000324 <getKeyInput_2+0x88>)
 80002c4:	681a      	ldr	r2, [r3, #0]
 80002c6:	4b16      	ldr	r3, [pc, #88]	; (8000320 <getKeyInput_2+0x84>)
 80002c8:	681b      	ldr	r3, [r3, #0]
 80002ca:	429a      	cmp	r2, r3
 80002cc:	d125      	bne.n	800031a <getKeyInput_2+0x7e>
 80002ce:	4b14      	ldr	r3, [pc, #80]	; (8000320 <getKeyInput_2+0x84>)
 80002d0:	681a      	ldr	r2, [r3, #0]
 80002d2:	4b15      	ldr	r3, [pc, #84]	; (8000328 <getKeyInput_2+0x8c>)
 80002d4:	681b      	ldr	r3, [r3, #0]
 80002d6:	429a      	cmp	r2, r3
 80002d8:	d11f      	bne.n	800031a <getKeyInput_2+0x7e>
		if(KeyReg7 != KeyReg6){
 80002da:	4b15      	ldr	r3, [pc, #84]	; (8000330 <getKeyInput_2+0x94>)
 80002dc:	681a      	ldr	r2, [r3, #0]
 80002de:	4b12      	ldr	r3, [pc, #72]	; (8000328 <getKeyInput_2+0x8c>)
 80002e0:	681b      	ldr	r3, [r3, #0]
 80002e2:	429a      	cmp	r2, r3
 80002e4:	d00d      	beq.n	8000302 <getKeyInput_2+0x66>
			KeyReg7 = KeyReg6;
 80002e6:	4b10      	ldr	r3, [pc, #64]	; (8000328 <getKeyInput_2+0x8c>)
 80002e8:	681b      	ldr	r3, [r3, #0]
 80002ea:	4a11      	ldr	r2, [pc, #68]	; (8000330 <getKeyInput_2+0x94>)
 80002ec:	6013      	str	r3, [r2, #0]
			if(KeyReg6 == PRESSED_STATE){
 80002ee:	4b0e      	ldr	r3, [pc, #56]	; (8000328 <getKeyInput_2+0x8c>)
 80002f0:	681b      	ldr	r3, [r3, #0]
 80002f2:	2b00      	cmp	r3, #0
 80002f4:	d111      	bne.n	800031a <getKeyInput_2+0x7e>
				//TODO
				subKeyProcess_2();
 80002f6:	f7ff ff6b 	bl	80001d0 <subKeyProcess_2>
				TimerKeyPress_2 = 50;
 80002fa:	4b0e      	ldr	r3, [pc, #56]	; (8000334 <getKeyInput_2+0x98>)
 80002fc:	2232      	movs	r2, #50	; 0x32
 80002fe:	601a      	str	r2, [r3, #0]
			if(TimerKeyPress_2 == 0){
				KeyReg7 = NORMAL_STATE;
			}
		}
	}
}
 8000300:	e00b      	b.n	800031a <getKeyInput_2+0x7e>
			TimerKeyPress_2--;
 8000302:	4b0c      	ldr	r3, [pc, #48]	; (8000334 <getKeyInput_2+0x98>)
 8000304:	681b      	ldr	r3, [r3, #0]
 8000306:	3b01      	subs	r3, #1
 8000308:	4a0a      	ldr	r2, [pc, #40]	; (8000334 <getKeyInput_2+0x98>)
 800030a:	6013      	str	r3, [r2, #0]
			if(TimerKeyPress_2 == 0){
 800030c:	4b09      	ldr	r3, [pc, #36]	; (8000334 <getKeyInput_2+0x98>)
 800030e:	681b      	ldr	r3, [r3, #0]
 8000310:	2b00      	cmp	r3, #0
 8000312:	d102      	bne.n	800031a <getKeyInput_2+0x7e>
				KeyReg7 = NORMAL_STATE;
 8000314:	4b06      	ldr	r3, [pc, #24]	; (8000330 <getKeyInput_2+0x94>)
 8000316:	2201      	movs	r2, #1
 8000318:	601a      	str	r2, [r3, #0]
}
 800031a:	bf00      	nop
 800031c:	bd80      	pop	{r7, pc}
 800031e:	bf00      	nop
 8000320:	20000014 	.word	0x20000014
 8000324:	20000010 	.word	0x20000010
 8000328:	20000018 	.word	0x20000018
 800032c:	40010800 	.word	0x40010800
 8000330:	2000001c 	.word	0x2000001c
 8000334:	20000034 	.word	0x20000034

08000338 <getKeyInput_3>:
void getKeyInput_3(){
 8000338:	b580      	push	{r7, lr}
 800033a:	af00      	add	r7, sp, #0
	KeyReg8 = KeyReg9;
 800033c:	4b1f      	ldr	r3, [pc, #124]	; (80003bc <getKeyInput_3+0x84>)
 800033e:	681b      	ldr	r3, [r3, #0]
 8000340:	4a1f      	ldr	r2, [pc, #124]	; (80003c0 <getKeyInput_3+0x88>)
 8000342:	6013      	str	r3, [r2, #0]
	KeyReg9 = KeyReg10;
 8000344:	4b1f      	ldr	r3, [pc, #124]	; (80003c4 <getKeyInput_3+0x8c>)
 8000346:	681b      	ldr	r3, [r3, #0]
 8000348:	4a1c      	ldr	r2, [pc, #112]	; (80003bc <getKeyInput_3+0x84>)
 800034a:	6013      	str	r3, [r2, #0]
	KeyReg10 = HAL_GPIO_ReadPin(BUT3_GPIO_Port, BUT3_Pin);
 800034c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000350:	481d      	ldr	r0, [pc, #116]	; (80003c8 <getKeyInput_3+0x90>)
 8000352:	f002 faf1 	bl	8002938 <HAL_GPIO_ReadPin>
 8000356:	4603      	mov	r3, r0
 8000358:	461a      	mov	r2, r3
 800035a:	4b1a      	ldr	r3, [pc, #104]	; (80003c4 <getKeyInput_3+0x8c>)
 800035c:	601a      	str	r2, [r3, #0]
	if((KeyReg8 == KeyReg9) && (KeyReg9 == KeyReg10)){
 800035e:	4b18      	ldr	r3, [pc, #96]	; (80003c0 <getKeyInput_3+0x88>)
 8000360:	681a      	ldr	r2, [r3, #0]
 8000362:	4b16      	ldr	r3, [pc, #88]	; (80003bc <getKeyInput_3+0x84>)
 8000364:	681b      	ldr	r3, [r3, #0]
 8000366:	429a      	cmp	r2, r3
 8000368:	d125      	bne.n	80003b6 <getKeyInput_3+0x7e>
 800036a:	4b14      	ldr	r3, [pc, #80]	; (80003bc <getKeyInput_3+0x84>)
 800036c:	681a      	ldr	r2, [r3, #0]
 800036e:	4b15      	ldr	r3, [pc, #84]	; (80003c4 <getKeyInput_3+0x8c>)
 8000370:	681b      	ldr	r3, [r3, #0]
 8000372:	429a      	cmp	r2, r3
 8000374:	d11f      	bne.n	80003b6 <getKeyInput_3+0x7e>
		if(KeyReg11 != KeyReg10){
 8000376:	4b15      	ldr	r3, [pc, #84]	; (80003cc <getKeyInput_3+0x94>)
 8000378:	681a      	ldr	r2, [r3, #0]
 800037a:	4b12      	ldr	r3, [pc, #72]	; (80003c4 <getKeyInput_3+0x8c>)
 800037c:	681b      	ldr	r3, [r3, #0]
 800037e:	429a      	cmp	r2, r3
 8000380:	d00d      	beq.n	800039e <getKeyInput_3+0x66>
			KeyReg11 = KeyReg10;
 8000382:	4b10      	ldr	r3, [pc, #64]	; (80003c4 <getKeyInput_3+0x8c>)
 8000384:	681b      	ldr	r3, [r3, #0]
 8000386:	4a11      	ldr	r2, [pc, #68]	; (80003cc <getKeyInput_3+0x94>)
 8000388:	6013      	str	r3, [r2, #0]
			if(KeyReg10 == PRESSED_STATE){
 800038a:	4b0e      	ldr	r3, [pc, #56]	; (80003c4 <getKeyInput_3+0x8c>)
 800038c:	681b      	ldr	r3, [r3, #0]
 800038e:	2b00      	cmp	r3, #0
 8000390:	d111      	bne.n	80003b6 <getKeyInput_3+0x7e>
				//TODO
				subKeyProcess_3();
 8000392:	f7ff ff29 	bl	80001e8 <subKeyProcess_3>
				TimerKeyPress_3 = 50;
 8000396:	4b0e      	ldr	r3, [pc, #56]	; (80003d0 <getKeyInput_3+0x98>)
 8000398:	2232      	movs	r2, #50	; 0x32
 800039a:	601a      	str	r2, [r3, #0]
			if(TimerKeyPress_3 == 0){
				KeyReg11 = NORMAL_STATE;
			}
		}
	}
}
 800039c:	e00b      	b.n	80003b6 <getKeyInput_3+0x7e>
			TimerKeyPress_3--;
 800039e:	4b0c      	ldr	r3, [pc, #48]	; (80003d0 <getKeyInput_3+0x98>)
 80003a0:	681b      	ldr	r3, [r3, #0]
 80003a2:	3b01      	subs	r3, #1
 80003a4:	4a0a      	ldr	r2, [pc, #40]	; (80003d0 <getKeyInput_3+0x98>)
 80003a6:	6013      	str	r3, [r2, #0]
			if(TimerKeyPress_3 == 0){
 80003a8:	4b09      	ldr	r3, [pc, #36]	; (80003d0 <getKeyInput_3+0x98>)
 80003aa:	681b      	ldr	r3, [r3, #0]
 80003ac:	2b00      	cmp	r3, #0
 80003ae:	d102      	bne.n	80003b6 <getKeyInput_3+0x7e>
				KeyReg11 = NORMAL_STATE;
 80003b0:	4b06      	ldr	r3, [pc, #24]	; (80003cc <getKeyInput_3+0x94>)
 80003b2:	2201      	movs	r2, #1
 80003b4:	601a      	str	r2, [r3, #0]
}
 80003b6:	bf00      	nop
 80003b8:	bd80      	pop	{r7, pc}
 80003ba:	bf00      	nop
 80003bc:	20000024 	.word	0x20000024
 80003c0:	20000020 	.word	0x20000020
 80003c4:	20000028 	.word	0x20000028
 80003c8:	40010800 	.word	0x40010800
 80003cc:	2000002c 	.word	0x2000002c
 80003d0:	20000038 	.word	0x20000038

080003d4 <system_run>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void system_run(void) {
 80003d4:	b580      	push	{r7, lr}
 80003d6:	af00      	add	r7, sp, #0
    if (status <= YELLOW_RED) {
 80003d8:	4b05      	ldr	r3, [pc, #20]	; (80003f0 <system_run+0x1c>)
 80003da:	681b      	ldr	r3, [r3, #0]
 80003dc:	2b05      	cmp	r3, #5
 80003de:	dc02      	bgt.n	80003e6 <system_run+0x12>
        fsm_traffic_run();       // Chế độ đèn giao thông bình thường
 80003e0:	f001 f97a 	bl	80016d8 <fsm_traffic_run>
    } else {
        fsm_traffic_config();    // Chế độ cài đặt thời gian
    }
}
 80003e4:	e001      	b.n	80003ea <system_run+0x16>
        fsm_traffic_config();    // Chế độ cài đặt thời gian
 80003e6:	f000 fe6b 	bl	80010c0 <fsm_traffic_config>
}
 80003ea:	bf00      	nop
 80003ec:	bd80      	pop	{r7, pc}
 80003ee:	bf00      	nop
 80003f0:	2000007c 	.word	0x2000007c

080003f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003f4:	b580      	push	{r7, lr}
 80003f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003f8:	f001 ffb4 	bl	8002364 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80003fc:	f000 f836 	bl	800046c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000400:	f000 f8bc 	bl	800057c <MX_GPIO_Init>
  MX_TIM2_Init();
 8000404:	f000 f86e 	bl	80004e4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000408:	4811      	ldr	r0, [pc, #68]	; (8000450 <main+0x5c>)
 800040a:	f002 ff09 	bl	8003220 <HAL_TIM_Base_Start_IT>


  SCH_Init();
 800040e:	f000 f9bb 	bl	8000788 <SCH_Init>

      SCH_Add_Task(timerRun,         0,  1);   // 1ms – bắt buộc
 8000412:	2201      	movs	r2, #1
 8000414:	2100      	movs	r1, #0
 8000416:	480f      	ldr	r0, [pc, #60]	; (8000454 <main+0x60>)
 8000418:	f000 fa00 	bl	800081c <SCH_Add_Task>
      SCH_Add_Task(getKeyInput,      1, 1);
 800041c:	2201      	movs	r2, #1
 800041e:	2101      	movs	r1, #1
 8000420:	480d      	ldr	r0, [pc, #52]	; (8000458 <main+0x64>)
 8000422:	f000 f9fb 	bl	800081c <SCH_Add_Task>
      SCH_Add_Task(getKeyInput_2,    2, 1);
 8000426:	2201      	movs	r2, #1
 8000428:	2102      	movs	r1, #2
 800042a:	480c      	ldr	r0, [pc, #48]	; (800045c <main+0x68>)
 800042c:	f000 f9f6 	bl	800081c <SCH_Add_Task>
      SCH_Add_Task(getKeyInput_3,    3, 1);
 8000430:	2201      	movs	r2, #1
 8000432:	2103      	movs	r1, #3
 8000434:	480a      	ldr	r0, [pc, #40]	; (8000460 <main+0x6c>)
 8000436:	f000 f9f1 	bl	800081c <SCH_Add_Task>
      SCH_Add_Task(system_run,       4,  5 );
 800043a:	2205      	movs	r2, #5
 800043c:	2104      	movs	r1, #4
 800043e:	4809      	ldr	r0, [pc, #36]	; (8000464 <main+0x70>)
 8000440:	f000 f9ec 	bl	800081c <SCH_Add_Task>

      status = INIT;  // hoặc RED_GREEN đều được
 8000444:	4b08      	ldr	r3, [pc, #32]	; (8000468 <main+0x74>)
 8000446:	2201      	movs	r2, #1
 8000448:	601a      	str	r2, [r3, #0]
  while (1)
  {
    /* USER CODE END WHILE */
//	 fsm_traffic_run();
//	 fsm_traffic_config();
	 SCH_Dispatch_Tasks();
 800044a:	f000 faaf 	bl	80009ac <SCH_Dispatch_Tasks>
 800044e:	e7fc      	b.n	800044a <main+0x56>
 8000450:	200000f0 	.word	0x200000f0
 8000454:	08000e59 	.word	0x08000e59
 8000458:	08000201 	.word	0x08000201
 800045c:	0800029d 	.word	0x0800029d
 8000460:	08000339 	.word	0x08000339
 8000464:	080003d5 	.word	0x080003d5
 8000468:	2000007c 	.word	0x2000007c

0800046c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800046c:	b580      	push	{r7, lr}
 800046e:	b090      	sub	sp, #64	; 0x40
 8000470:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000472:	f107 0318 	add.w	r3, r7, #24
 8000476:	2228      	movs	r2, #40	; 0x28
 8000478:	2100      	movs	r1, #0
 800047a:	4618      	mov	r0, r3
 800047c:	f003 fa80 	bl	8003980 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000480:	1d3b      	adds	r3, r7, #4
 8000482:	2200      	movs	r2, #0
 8000484:	601a      	str	r2, [r3, #0]
 8000486:	605a      	str	r2, [r3, #4]
 8000488:	609a      	str	r2, [r3, #8]
 800048a:	60da      	str	r2, [r3, #12]
 800048c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800048e:	2302      	movs	r3, #2
 8000490:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000492:	2301      	movs	r3, #1
 8000494:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000496:	2310      	movs	r3, #16
 8000498:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800049a:	2300      	movs	r3, #0
 800049c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800049e:	f107 0318 	add.w	r3, r7, #24
 80004a2:	4618      	mov	r0, r3
 80004a4:	f002 fa90 	bl	80029c8 <HAL_RCC_OscConfig>
 80004a8:	4603      	mov	r3, r0
 80004aa:	2b00      	cmp	r3, #0
 80004ac:	d001      	beq.n	80004b2 <SystemClock_Config+0x46>
  {
    Error_Handler();
 80004ae:	f000 f8d8 	bl	8000662 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004b2:	230f      	movs	r3, #15
 80004b4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80004b6:	2300      	movs	r3, #0
 80004b8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004ba:	2300      	movs	r3, #0
 80004bc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80004be:	2300      	movs	r3, #0
 80004c0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80004c2:	2300      	movs	r3, #0
 80004c4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80004c6:	1d3b      	adds	r3, r7, #4
 80004c8:	2100      	movs	r1, #0
 80004ca:	4618      	mov	r0, r3
 80004cc:	f002 fcfc 	bl	8002ec8 <HAL_RCC_ClockConfig>
 80004d0:	4603      	mov	r3, r0
 80004d2:	2b00      	cmp	r3, #0
 80004d4:	d001      	beq.n	80004da <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80004d6:	f000 f8c4 	bl	8000662 <Error_Handler>
  }
}
 80004da:	bf00      	nop
 80004dc:	3740      	adds	r7, #64	; 0x40
 80004de:	46bd      	mov	sp, r7
 80004e0:	bd80      	pop	{r7, pc}
	...

080004e4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80004e4:	b580      	push	{r7, lr}
 80004e6:	b086      	sub	sp, #24
 80004e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80004ea:	f107 0308 	add.w	r3, r7, #8
 80004ee:	2200      	movs	r2, #0
 80004f0:	601a      	str	r2, [r3, #0]
 80004f2:	605a      	str	r2, [r3, #4]
 80004f4:	609a      	str	r2, [r3, #8]
 80004f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80004f8:	463b      	mov	r3, r7
 80004fa:	2200      	movs	r2, #0
 80004fc:	601a      	str	r2, [r3, #0]
 80004fe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000500:	4b1d      	ldr	r3, [pc, #116]	; (8000578 <MX_TIM2_Init+0x94>)
 8000502:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000506:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000508:	4b1b      	ldr	r3, [pc, #108]	; (8000578 <MX_TIM2_Init+0x94>)
 800050a:	f641 723f 	movw	r2, #7999	; 0x1f3f
 800050e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000510:	4b19      	ldr	r3, [pc, #100]	; (8000578 <MX_TIM2_Init+0x94>)
 8000512:	2200      	movs	r2, #0
 8000514:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000516:	4b18      	ldr	r3, [pc, #96]	; (8000578 <MX_TIM2_Init+0x94>)
 8000518:	2209      	movs	r2, #9
 800051a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800051c:	4b16      	ldr	r3, [pc, #88]	; (8000578 <MX_TIM2_Init+0x94>)
 800051e:	2200      	movs	r2, #0
 8000520:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000522:	4b15      	ldr	r3, [pc, #84]	; (8000578 <MX_TIM2_Init+0x94>)
 8000524:	2200      	movs	r2, #0
 8000526:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000528:	4813      	ldr	r0, [pc, #76]	; (8000578 <MX_TIM2_Init+0x94>)
 800052a:	f002 fe29 	bl	8003180 <HAL_TIM_Base_Init>
 800052e:	4603      	mov	r3, r0
 8000530:	2b00      	cmp	r3, #0
 8000532:	d001      	beq.n	8000538 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000534:	f000 f895 	bl	8000662 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000538:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800053c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800053e:	f107 0308 	add.w	r3, r7, #8
 8000542:	4619      	mov	r1, r3
 8000544:	480c      	ldr	r0, [pc, #48]	; (8000578 <MX_TIM2_Init+0x94>)
 8000546:	f002 ffa7 	bl	8003498 <HAL_TIM_ConfigClockSource>
 800054a:	4603      	mov	r3, r0
 800054c:	2b00      	cmp	r3, #0
 800054e:	d001      	beq.n	8000554 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000550:	f000 f887 	bl	8000662 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000554:	2300      	movs	r3, #0
 8000556:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000558:	2300      	movs	r3, #0
 800055a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800055c:	463b      	mov	r3, r7
 800055e:	4619      	mov	r1, r3
 8000560:	4805      	ldr	r0, [pc, #20]	; (8000578 <MX_TIM2_Init+0x94>)
 8000562:	f003 f97f 	bl	8003864 <HAL_TIMEx_MasterConfigSynchronization>
 8000566:	4603      	mov	r3, r0
 8000568:	2b00      	cmp	r3, #0
 800056a:	d001      	beq.n	8000570 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800056c:	f000 f879 	bl	8000662 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000570:	bf00      	nop
 8000572:	3718      	adds	r7, #24
 8000574:	46bd      	mov	sp, r7
 8000576:	bd80      	pop	{r7, pc}
 8000578:	200000f0 	.word	0x200000f0

0800057c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b086      	sub	sp, #24
 8000580:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000582:	f107 0308 	add.w	r3, r7, #8
 8000586:	2200      	movs	r2, #0
 8000588:	601a      	str	r2, [r3, #0]
 800058a:	605a      	str	r2, [r3, #4]
 800058c:	609a      	str	r2, [r3, #8]
 800058e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000590:	4b29      	ldr	r3, [pc, #164]	; (8000638 <MX_GPIO_Init+0xbc>)
 8000592:	699b      	ldr	r3, [r3, #24]
 8000594:	4a28      	ldr	r2, [pc, #160]	; (8000638 <MX_GPIO_Init+0xbc>)
 8000596:	f043 0304 	orr.w	r3, r3, #4
 800059a:	6193      	str	r3, [r2, #24]
 800059c:	4b26      	ldr	r3, [pc, #152]	; (8000638 <MX_GPIO_Init+0xbc>)
 800059e:	699b      	ldr	r3, [r3, #24]
 80005a0:	f003 0304 	and.w	r3, r3, #4
 80005a4:	607b      	str	r3, [r7, #4]
 80005a6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005a8:	4b23      	ldr	r3, [pc, #140]	; (8000638 <MX_GPIO_Init+0xbc>)
 80005aa:	699b      	ldr	r3, [r3, #24]
 80005ac:	4a22      	ldr	r2, [pc, #136]	; (8000638 <MX_GPIO_Init+0xbc>)
 80005ae:	f043 0308 	orr.w	r3, r3, #8
 80005b2:	6193      	str	r3, [r2, #24]
 80005b4:	4b20      	ldr	r3, [pc, #128]	; (8000638 <MX_GPIO_Init+0xbc>)
 80005b6:	699b      	ldr	r3, [r3, #24]
 80005b8:	f003 0308 	and.w	r3, r3, #8
 80005bc:	603b      	str	r3, [r7, #0]
 80005be:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin, GPIO_PIN_RESET);
 80005c0:	2200      	movs	r2, #0
 80005c2:	f44f 7170 	mov.w	r1, #960	; 0x3c0
 80005c6:	481d      	ldr	r0, [pc, #116]	; (800063c <MX_GPIO_Init+0xc0>)
 80005c8:	f002 f9cd 	bl	8002966 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG0_Pin|SEG1_Pin|SEG2_Pin|RED2_Pin
 80005cc:	2200      	movs	r2, #0
 80005ce:	f641 71ff 	movw	r1, #8191	; 0x1fff
 80005d2:	481b      	ldr	r0, [pc, #108]	; (8000640 <MX_GPIO_Init+0xc4>)
 80005d4:	f002 f9c7 	bl	8002966 <HAL_GPIO_WritePin>
                          |YEL2_Pin|GRE2_Pin|SEG3_Pin|SEG4_Pin
                          |SEG5_Pin|SEG6_Pin|RED1_Pin|YEL1_Pin
                          |GRE1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : EN0_Pin EN1_Pin EN2_Pin EN3_Pin */
  GPIO_InitStruct.Pin = EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin;
 80005d8:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 80005dc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005de:	2301      	movs	r3, #1
 80005e0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005e2:	2300      	movs	r3, #0
 80005e4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005e6:	2302      	movs	r3, #2
 80005e8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005ea:	f107 0308 	add.w	r3, r7, #8
 80005ee:	4619      	mov	r1, r3
 80005f0:	4812      	ldr	r0, [pc, #72]	; (800063c <MX_GPIO_Init+0xc0>)
 80005f2:	f002 f827 	bl	8002644 <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG0_Pin SEG1_Pin SEG2_Pin RED2_Pin
                           YEL2_Pin GRE2_Pin SEG3_Pin SEG4_Pin
                           SEG5_Pin SEG6_Pin RED1_Pin YEL1_Pin
                           GRE1_Pin */
  GPIO_InitStruct.Pin = SEG0_Pin|SEG1_Pin|SEG2_Pin|RED2_Pin
 80005f6:	f641 73ff 	movw	r3, #8191	; 0x1fff
 80005fa:	60bb      	str	r3, [r7, #8]
                          |YEL2_Pin|GRE2_Pin|SEG3_Pin|SEG4_Pin
                          |SEG5_Pin|SEG6_Pin|RED1_Pin|YEL1_Pin
                          |GRE1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005fc:	2301      	movs	r3, #1
 80005fe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000600:	2300      	movs	r3, #0
 8000602:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000604:	2302      	movs	r3, #2
 8000606:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000608:	f107 0308 	add.w	r3, r7, #8
 800060c:	4619      	mov	r1, r3
 800060e:	480c      	ldr	r0, [pc, #48]	; (8000640 <MX_GPIO_Init+0xc4>)
 8000610:	f002 f818 	bl	8002644 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUT1_Pin BUT2_Pin BUT3_Pin */
  GPIO_InitStruct.Pin = BUT1_Pin|BUT2_Pin|BUT3_Pin;
 8000614:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8000618:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800061a:	2300      	movs	r3, #0
 800061c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800061e:	2301      	movs	r3, #1
 8000620:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000622:	f107 0308 	add.w	r3, r7, #8
 8000626:	4619      	mov	r1, r3
 8000628:	4804      	ldr	r0, [pc, #16]	; (800063c <MX_GPIO_Init+0xc0>)
 800062a:	f002 f80b 	bl	8002644 <HAL_GPIO_Init>

}
 800062e:	bf00      	nop
 8000630:	3718      	adds	r7, #24
 8000632:	46bd      	mov	sp, r7
 8000634:	bd80      	pop	{r7, pc}
 8000636:	bf00      	nop
 8000638:	40021000 	.word	0x40021000
 800063c:	40010800 	.word	0x40010800
 8000640:	40010c00 	.word	0x40010c00

08000644 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	b082      	sub	sp, #8
 8000648:	af00      	add	r7, sp, #0
 800064a:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2)
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000654:	d101      	bne.n	800065a <HAL_TIM_PeriodElapsedCallback+0x16>
    {
        SCH_Update();        // ←←← DÒNG NÀY QUÊN LÀ CHẾT ĐÓ!!!
 8000656:	f000 f991 	bl	800097c <SCH_Update>
    }
}
 800065a:	bf00      	nop
 800065c:	3708      	adds	r7, #8
 800065e:	46bd      	mov	sp, r7
 8000660:	bd80      	pop	{r7, pc}

08000662 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000662:	b480      	push	{r7}
 8000664:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000666:	b672      	cpsid	i
}
 8000668:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800066a:	e7fe      	b.n	800066a <Error_Handler+0x8>

0800066c <SCH_Delete_Task_at_Index>:
#include <stdio.h>

sTasks SCH_tasks_G[SCH_MAX_TASKS];
uint8_t current_index_task = 0;

static void SCH_Delete_Task_at_Index(uint8_t index) {
 800066c:	b4b0      	push	{r4, r5, r7}
 800066e:	b085      	sub	sp, #20
 8000670:	af00      	add	r7, sp, #0
 8000672:	4603      	mov	r3, r0
 8000674:	71fb      	strb	r3, [r7, #7]
    if (index >= current_index_task) return;
 8000676:	4b42      	ldr	r3, [pc, #264]	; (8000780 <SCH_Delete_Task_at_Index+0x114>)
 8000678:	781b      	ldrb	r3, [r3, #0]
 800067a:	79fa      	ldrb	r2, [r7, #7]
 800067c:	429a      	cmp	r2, r3
 800067e:	d27a      	bcs.n	8000776 <SCH_Delete_Task_at_Index+0x10a>

    if (index < current_index_task - 1) {
 8000680:	79fa      	ldrb	r2, [r7, #7]
 8000682:	4b3f      	ldr	r3, [pc, #252]	; (8000780 <SCH_Delete_Task_at_Index+0x114>)
 8000684:	781b      	ldrb	r3, [r3, #0]
 8000686:	3b01      	subs	r3, #1
 8000688:	429a      	cmp	r2, r3
 800068a:	da1d      	bge.n	80006c8 <SCH_Delete_Task_at_Index+0x5c>
        SCH_tasks_G[index + 1].Delay += SCH_tasks_G[index].Delay;
 800068c:	79fb      	ldrb	r3, [r7, #7]
 800068e:	1c5a      	adds	r2, r3, #1
 8000690:	493c      	ldr	r1, [pc, #240]	; (8000784 <SCH_Delete_Task_at_Index+0x118>)
 8000692:	4613      	mov	r3, r2
 8000694:	009b      	lsls	r3, r3, #2
 8000696:	4413      	add	r3, r2
 8000698:	009b      	lsls	r3, r3, #2
 800069a:	440b      	add	r3, r1
 800069c:	3304      	adds	r3, #4
 800069e:	6819      	ldr	r1, [r3, #0]
 80006a0:	79fa      	ldrb	r2, [r7, #7]
 80006a2:	4838      	ldr	r0, [pc, #224]	; (8000784 <SCH_Delete_Task_at_Index+0x118>)
 80006a4:	4613      	mov	r3, r2
 80006a6:	009b      	lsls	r3, r3, #2
 80006a8:	4413      	add	r3, r2
 80006aa:	009b      	lsls	r3, r3, #2
 80006ac:	4403      	add	r3, r0
 80006ae:	3304      	adds	r3, #4
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	79fa      	ldrb	r2, [r7, #7]
 80006b4:	3201      	adds	r2, #1
 80006b6:	4419      	add	r1, r3
 80006b8:	4832      	ldr	r0, [pc, #200]	; (8000784 <SCH_Delete_Task_at_Index+0x118>)
 80006ba:	4613      	mov	r3, r2
 80006bc:	009b      	lsls	r3, r3, #2
 80006be:	4413      	add	r3, r2
 80006c0:	009b      	lsls	r3, r3, #2
 80006c2:	4403      	add	r3, r0
 80006c4:	3304      	adds	r3, #4
 80006c6:	6019      	str	r1, [r3, #0]
    }

    for (int i = index; i < current_index_task - 1; i++) {
 80006c8:	79fb      	ldrb	r3, [r7, #7]
 80006ca:	60fb      	str	r3, [r7, #12]
 80006cc:	e017      	b.n	80006fe <SCH_Delete_Task_at_Index+0x92>
        SCH_tasks_G[i] = SCH_tasks_G[i + 1];
 80006ce:	68fb      	ldr	r3, [r7, #12]
 80006d0:	1c5a      	adds	r2, r3, #1
 80006d2:	482c      	ldr	r0, [pc, #176]	; (8000784 <SCH_Delete_Task_at_Index+0x118>)
 80006d4:	68f9      	ldr	r1, [r7, #12]
 80006d6:	460b      	mov	r3, r1
 80006d8:	009b      	lsls	r3, r3, #2
 80006da:	440b      	add	r3, r1
 80006dc:	009b      	lsls	r3, r3, #2
 80006de:	4418      	add	r0, r3
 80006e0:	4928      	ldr	r1, [pc, #160]	; (8000784 <SCH_Delete_Task_at_Index+0x118>)
 80006e2:	4613      	mov	r3, r2
 80006e4:	009b      	lsls	r3, r3, #2
 80006e6:	4413      	add	r3, r2
 80006e8:	009b      	lsls	r3, r3, #2
 80006ea:	440b      	add	r3, r1
 80006ec:	4604      	mov	r4, r0
 80006ee:	461d      	mov	r5, r3
 80006f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006f4:	682b      	ldr	r3, [r5, #0]
 80006f6:	6023      	str	r3, [r4, #0]
    for (int i = index; i < current_index_task - 1; i++) {
 80006f8:	68fb      	ldr	r3, [r7, #12]
 80006fa:	3301      	adds	r3, #1
 80006fc:	60fb      	str	r3, [r7, #12]
 80006fe:	4b20      	ldr	r3, [pc, #128]	; (8000780 <SCH_Delete_Task_at_Index+0x114>)
 8000700:	781b      	ldrb	r3, [r3, #0]
 8000702:	3b01      	subs	r3, #1
 8000704:	68fa      	ldr	r2, [r7, #12]
 8000706:	429a      	cmp	r2, r3
 8000708:	dbe1      	blt.n	80006ce <SCH_Delete_Task_at_Index+0x62>
    }

    SCH_tasks_G[current_index_task - 1].pTask = NULL;
 800070a:	4b1d      	ldr	r3, [pc, #116]	; (8000780 <SCH_Delete_Task_at_Index+0x114>)
 800070c:	781b      	ldrb	r3, [r3, #0]
 800070e:	1e5a      	subs	r2, r3, #1
 8000710:	491c      	ldr	r1, [pc, #112]	; (8000784 <SCH_Delete_Task_at_Index+0x118>)
 8000712:	4613      	mov	r3, r2
 8000714:	009b      	lsls	r3, r3, #2
 8000716:	4413      	add	r3, r2
 8000718:	009b      	lsls	r3, r3, #2
 800071a:	440b      	add	r3, r1
 800071c:	2200      	movs	r2, #0
 800071e:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[current_index_task - 1].Delay = 0;
 8000720:	4b17      	ldr	r3, [pc, #92]	; (8000780 <SCH_Delete_Task_at_Index+0x114>)
 8000722:	781b      	ldrb	r3, [r3, #0]
 8000724:	1e5a      	subs	r2, r3, #1
 8000726:	4917      	ldr	r1, [pc, #92]	; (8000784 <SCH_Delete_Task_at_Index+0x118>)
 8000728:	4613      	mov	r3, r2
 800072a:	009b      	lsls	r3, r3, #2
 800072c:	4413      	add	r3, r2
 800072e:	009b      	lsls	r3, r3, #2
 8000730:	440b      	add	r3, r1
 8000732:	3304      	adds	r3, #4
 8000734:	2200      	movs	r2, #0
 8000736:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[current_index_task - 1].Period = 0;
 8000738:	4b11      	ldr	r3, [pc, #68]	; (8000780 <SCH_Delete_Task_at_Index+0x114>)
 800073a:	781b      	ldrb	r3, [r3, #0]
 800073c:	1e5a      	subs	r2, r3, #1
 800073e:	4911      	ldr	r1, [pc, #68]	; (8000784 <SCH_Delete_Task_at_Index+0x118>)
 8000740:	4613      	mov	r3, r2
 8000742:	009b      	lsls	r3, r3, #2
 8000744:	4413      	add	r3, r2
 8000746:	009b      	lsls	r3, r3, #2
 8000748:	440b      	add	r3, r1
 800074a:	3308      	adds	r3, #8
 800074c:	2200      	movs	r2, #0
 800074e:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[current_index_task - 1].RunMe = 0;
 8000750:	4b0b      	ldr	r3, [pc, #44]	; (8000780 <SCH_Delete_Task_at_Index+0x114>)
 8000752:	781b      	ldrb	r3, [r3, #0]
 8000754:	1e5a      	subs	r2, r3, #1
 8000756:	490b      	ldr	r1, [pc, #44]	; (8000784 <SCH_Delete_Task_at_Index+0x118>)
 8000758:	4613      	mov	r3, r2
 800075a:	009b      	lsls	r3, r3, #2
 800075c:	4413      	add	r3, r2
 800075e:	009b      	lsls	r3, r3, #2
 8000760:	440b      	add	r3, r1
 8000762:	330c      	adds	r3, #12
 8000764:	2200      	movs	r2, #0
 8000766:	701a      	strb	r2, [r3, #0]
    current_index_task--;
 8000768:	4b05      	ldr	r3, [pc, #20]	; (8000780 <SCH_Delete_Task_at_Index+0x114>)
 800076a:	781b      	ldrb	r3, [r3, #0]
 800076c:	3b01      	subs	r3, #1
 800076e:	b2da      	uxtb	r2, r3
 8000770:	4b03      	ldr	r3, [pc, #12]	; (8000780 <SCH_Delete_Task_at_Index+0x114>)
 8000772:	701a      	strb	r2, [r3, #0]
 8000774:	e000      	b.n	8000778 <SCH_Delete_Task_at_Index+0x10c>
    if (index >= current_index_task) return;
 8000776:	bf00      	nop
}
 8000778:	3714      	adds	r7, #20
 800077a:	46bd      	mov	sp, r7
 800077c:	bcb0      	pop	{r4, r5, r7}
 800077e:	4770      	bx	lr
 8000780:	20000080 	.word	0x20000080
 8000784:	20000138 	.word	0x20000138

08000788 <SCH_Init>:

void SCH_Init(void){
 8000788:	b480      	push	{r7}
 800078a:	b083      	sub	sp, #12
 800078c:	af00      	add	r7, sp, #0
	current_index_task = 0;
 800078e:	4b21      	ldr	r3, [pc, #132]	; (8000814 <SCH_Init+0x8c>)
 8000790:	2200      	movs	r2, #0
 8000792:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < SCH_MAX_TASKS; i++) {
 8000794:	2300      	movs	r3, #0
 8000796:	607b      	str	r3, [r7, #4]
 8000798:	e033      	b.n	8000802 <SCH_Init+0x7a>
        SCH_tasks_G[i].pTask = NULL;
 800079a:	491f      	ldr	r1, [pc, #124]	; (8000818 <SCH_Init+0x90>)
 800079c:	687a      	ldr	r2, [r7, #4]
 800079e:	4613      	mov	r3, r2
 80007a0:	009b      	lsls	r3, r3, #2
 80007a2:	4413      	add	r3, r2
 80007a4:	009b      	lsls	r3, r3, #2
 80007a6:	440b      	add	r3, r1
 80007a8:	2200      	movs	r2, #0
 80007aa:	601a      	str	r2, [r3, #0]
        SCH_tasks_G[i].Delay = 0;
 80007ac:	491a      	ldr	r1, [pc, #104]	; (8000818 <SCH_Init+0x90>)
 80007ae:	687a      	ldr	r2, [r7, #4]
 80007b0:	4613      	mov	r3, r2
 80007b2:	009b      	lsls	r3, r3, #2
 80007b4:	4413      	add	r3, r2
 80007b6:	009b      	lsls	r3, r3, #2
 80007b8:	440b      	add	r3, r1
 80007ba:	3304      	adds	r3, #4
 80007bc:	2200      	movs	r2, #0
 80007be:	601a      	str	r2, [r3, #0]
        SCH_tasks_G[i].Period = 0;
 80007c0:	4915      	ldr	r1, [pc, #84]	; (8000818 <SCH_Init+0x90>)
 80007c2:	687a      	ldr	r2, [r7, #4]
 80007c4:	4613      	mov	r3, r2
 80007c6:	009b      	lsls	r3, r3, #2
 80007c8:	4413      	add	r3, r2
 80007ca:	009b      	lsls	r3, r3, #2
 80007cc:	440b      	add	r3, r1
 80007ce:	3308      	adds	r3, #8
 80007d0:	2200      	movs	r2, #0
 80007d2:	601a      	str	r2, [r3, #0]
        SCH_tasks_G[i].RunMe = 0;
 80007d4:	4910      	ldr	r1, [pc, #64]	; (8000818 <SCH_Init+0x90>)
 80007d6:	687a      	ldr	r2, [r7, #4]
 80007d8:	4613      	mov	r3, r2
 80007da:	009b      	lsls	r3, r3, #2
 80007dc:	4413      	add	r3, r2
 80007de:	009b      	lsls	r3, r3, #2
 80007e0:	440b      	add	r3, r1
 80007e2:	330c      	adds	r3, #12
 80007e4:	2200      	movs	r2, #0
 80007e6:	701a      	strb	r2, [r3, #0]
        SCH_tasks_G[i].TaskID = 0;
 80007e8:	490b      	ldr	r1, [pc, #44]	; (8000818 <SCH_Init+0x90>)
 80007ea:	687a      	ldr	r2, [r7, #4]
 80007ec:	4613      	mov	r3, r2
 80007ee:	009b      	lsls	r3, r3, #2
 80007f0:	4413      	add	r3, r2
 80007f2:	009b      	lsls	r3, r3, #2
 80007f4:	440b      	add	r3, r1
 80007f6:	3310      	adds	r3, #16
 80007f8:	2200      	movs	r2, #0
 80007fa:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < SCH_MAX_TASKS; i++) {
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	3301      	adds	r3, #1
 8000800:	607b      	str	r3, [r7, #4]
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	2b27      	cmp	r3, #39	; 0x27
 8000806:	ddc8      	ble.n	800079a <SCH_Init+0x12>
    }
}
 8000808:	bf00      	nop
 800080a:	bf00      	nop
 800080c:	370c      	adds	r7, #12
 800080e:	46bd      	mov	sp, r7
 8000810:	bc80      	pop	{r7}
 8000812:	4770      	bx	lr
 8000814:	20000080 	.word	0x20000080
 8000818:	20000138 	.word	0x20000138

0800081c <SCH_Add_Task>:

void SCH_Add_Task ( void (*pFunction)(), uint32_t DELAY, uint32_t PERIOD ){
 800081c:	b4b0      	push	{r4, r5, r7}
 800081e:	b089      	sub	sp, #36	; 0x24
 8000820:	af00      	add	r7, sp, #0
 8000822:	60f8      	str	r0, [r7, #12]
 8000824:	60b9      	str	r1, [r7, #8]
 8000826:	607a      	str	r2, [r7, #4]
    if (current_index_task >= SCH_MAX_TASKS) {
 8000828:	4b52      	ldr	r3, [pc, #328]	; (8000974 <SCH_Add_Task+0x158>)
 800082a:	781b      	ldrb	r3, [r3, #0]
 800082c:	2b27      	cmp	r3, #39	; 0x27
 800082e:	f200 809c 	bhi.w	800096a <SCH_Add_Task+0x14e>
        return;
    }

    uint32_t Time_to_Run = DELAY;
 8000832:	68bb      	ldr	r3, [r7, #8]
 8000834:	61fb      	str	r3, [r7, #28]
    int i = 0;
 8000836:	2300      	movs	r3, #0
 8000838:	61bb      	str	r3, [r7, #24]

    while ((i < current_index_task) && (Time_to_Run >= SCH_tasks_G[i].Delay)) {
 800083a:	e00e      	b.n	800085a <SCH_Add_Task+0x3e>
        Time_to_Run -= SCH_tasks_G[i].Delay;
 800083c:	494e      	ldr	r1, [pc, #312]	; (8000978 <SCH_Add_Task+0x15c>)
 800083e:	69ba      	ldr	r2, [r7, #24]
 8000840:	4613      	mov	r3, r2
 8000842:	009b      	lsls	r3, r3, #2
 8000844:	4413      	add	r3, r2
 8000846:	009b      	lsls	r3, r3, #2
 8000848:	440b      	add	r3, r1
 800084a:	3304      	adds	r3, #4
 800084c:	681b      	ldr	r3, [r3, #0]
 800084e:	69fa      	ldr	r2, [r7, #28]
 8000850:	1ad3      	subs	r3, r2, r3
 8000852:	61fb      	str	r3, [r7, #28]
        i++;
 8000854:	69bb      	ldr	r3, [r7, #24]
 8000856:	3301      	adds	r3, #1
 8000858:	61bb      	str	r3, [r7, #24]
    while ((i < current_index_task) && (Time_to_Run >= SCH_tasks_G[i].Delay)) {
 800085a:	4b46      	ldr	r3, [pc, #280]	; (8000974 <SCH_Add_Task+0x158>)
 800085c:	781b      	ldrb	r3, [r3, #0]
 800085e:	461a      	mov	r2, r3
 8000860:	69bb      	ldr	r3, [r7, #24]
 8000862:	4293      	cmp	r3, r2
 8000864:	da0b      	bge.n	800087e <SCH_Add_Task+0x62>
 8000866:	4944      	ldr	r1, [pc, #272]	; (8000978 <SCH_Add_Task+0x15c>)
 8000868:	69ba      	ldr	r2, [r7, #24]
 800086a:	4613      	mov	r3, r2
 800086c:	009b      	lsls	r3, r3, #2
 800086e:	4413      	add	r3, r2
 8000870:	009b      	lsls	r3, r3, #2
 8000872:	440b      	add	r3, r1
 8000874:	3304      	adds	r3, #4
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	69fa      	ldr	r2, [r7, #28]
 800087a:	429a      	cmp	r2, r3
 800087c:	d2de      	bcs.n	800083c <SCH_Add_Task+0x20>
    }

    for (int j = current_index_task; j > i; j--) {
 800087e:	4b3d      	ldr	r3, [pc, #244]	; (8000974 <SCH_Add_Task+0x158>)
 8000880:	781b      	ldrb	r3, [r3, #0]
 8000882:	617b      	str	r3, [r7, #20]
 8000884:	e017      	b.n	80008b6 <SCH_Add_Task+0x9a>
        SCH_tasks_G[j] = SCH_tasks_G[j - 1];
 8000886:	697b      	ldr	r3, [r7, #20]
 8000888:	1e5a      	subs	r2, r3, #1
 800088a:	483b      	ldr	r0, [pc, #236]	; (8000978 <SCH_Add_Task+0x15c>)
 800088c:	6979      	ldr	r1, [r7, #20]
 800088e:	460b      	mov	r3, r1
 8000890:	009b      	lsls	r3, r3, #2
 8000892:	440b      	add	r3, r1
 8000894:	009b      	lsls	r3, r3, #2
 8000896:	4418      	add	r0, r3
 8000898:	4937      	ldr	r1, [pc, #220]	; (8000978 <SCH_Add_Task+0x15c>)
 800089a:	4613      	mov	r3, r2
 800089c:	009b      	lsls	r3, r3, #2
 800089e:	4413      	add	r3, r2
 80008a0:	009b      	lsls	r3, r3, #2
 80008a2:	440b      	add	r3, r1
 80008a4:	4604      	mov	r4, r0
 80008a6:	461d      	mov	r5, r3
 80008a8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80008aa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80008ac:	682b      	ldr	r3, [r5, #0]
 80008ae:	6023      	str	r3, [r4, #0]
    for (int j = current_index_task; j > i; j--) {
 80008b0:	697b      	ldr	r3, [r7, #20]
 80008b2:	3b01      	subs	r3, #1
 80008b4:	617b      	str	r3, [r7, #20]
 80008b6:	697a      	ldr	r2, [r7, #20]
 80008b8:	69bb      	ldr	r3, [r7, #24]
 80008ba:	429a      	cmp	r2, r3
 80008bc:	dce3      	bgt.n	8000886 <SCH_Add_Task+0x6a>
    }

    SCH_tasks_G[i].pTask = pFunction;
 80008be:	492e      	ldr	r1, [pc, #184]	; (8000978 <SCH_Add_Task+0x15c>)
 80008c0:	69ba      	ldr	r2, [r7, #24]
 80008c2:	4613      	mov	r3, r2
 80008c4:	009b      	lsls	r3, r3, #2
 80008c6:	4413      	add	r3, r2
 80008c8:	009b      	lsls	r3, r3, #2
 80008ca:	440b      	add	r3, r1
 80008cc:	68fa      	ldr	r2, [r7, #12]
 80008ce:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[i].Delay = Time_to_Run;
 80008d0:	4929      	ldr	r1, [pc, #164]	; (8000978 <SCH_Add_Task+0x15c>)
 80008d2:	69ba      	ldr	r2, [r7, #24]
 80008d4:	4613      	mov	r3, r2
 80008d6:	009b      	lsls	r3, r3, #2
 80008d8:	4413      	add	r3, r2
 80008da:	009b      	lsls	r3, r3, #2
 80008dc:	440b      	add	r3, r1
 80008de:	3304      	adds	r3, #4
 80008e0:	69fa      	ldr	r2, [r7, #28]
 80008e2:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[i].Period = PERIOD;
 80008e4:	4924      	ldr	r1, [pc, #144]	; (8000978 <SCH_Add_Task+0x15c>)
 80008e6:	69ba      	ldr	r2, [r7, #24]
 80008e8:	4613      	mov	r3, r2
 80008ea:	009b      	lsls	r3, r3, #2
 80008ec:	4413      	add	r3, r2
 80008ee:	009b      	lsls	r3, r3, #2
 80008f0:	440b      	add	r3, r1
 80008f2:	3308      	adds	r3, #8
 80008f4:	687a      	ldr	r2, [r7, #4]
 80008f6:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[i].RunMe = 0;
 80008f8:	491f      	ldr	r1, [pc, #124]	; (8000978 <SCH_Add_Task+0x15c>)
 80008fa:	69ba      	ldr	r2, [r7, #24]
 80008fc:	4613      	mov	r3, r2
 80008fe:	009b      	lsls	r3, r3, #2
 8000900:	4413      	add	r3, r2
 8000902:	009b      	lsls	r3, r3, #2
 8000904:	440b      	add	r3, r1
 8000906:	330c      	adds	r3, #12
 8000908:	2200      	movs	r2, #0
 800090a:	701a      	strb	r2, [r3, #0]
    SCH_tasks_G[i].TaskID = current_index_task;
 800090c:	4b19      	ldr	r3, [pc, #100]	; (8000974 <SCH_Add_Task+0x158>)
 800090e:	781b      	ldrb	r3, [r3, #0]
 8000910:	4618      	mov	r0, r3
 8000912:	4919      	ldr	r1, [pc, #100]	; (8000978 <SCH_Add_Task+0x15c>)
 8000914:	69ba      	ldr	r2, [r7, #24]
 8000916:	4613      	mov	r3, r2
 8000918:	009b      	lsls	r3, r3, #2
 800091a:	4413      	add	r3, r2
 800091c:	009b      	lsls	r3, r3, #2
 800091e:	440b      	add	r3, r1
 8000920:	3310      	adds	r3, #16
 8000922:	6018      	str	r0, [r3, #0]

    if (i < current_index_task) {
 8000924:	4b13      	ldr	r3, [pc, #76]	; (8000974 <SCH_Add_Task+0x158>)
 8000926:	781b      	ldrb	r3, [r3, #0]
 8000928:	461a      	mov	r2, r3
 800092a:	69bb      	ldr	r3, [r7, #24]
 800092c:	4293      	cmp	r3, r2
 800092e:	da15      	bge.n	800095c <SCH_Add_Task+0x140>
        SCH_tasks_G[i + 1].Delay -= Time_to_Run;
 8000930:	69bb      	ldr	r3, [r7, #24]
 8000932:	1c5a      	adds	r2, r3, #1
 8000934:	4910      	ldr	r1, [pc, #64]	; (8000978 <SCH_Add_Task+0x15c>)
 8000936:	4613      	mov	r3, r2
 8000938:	009b      	lsls	r3, r3, #2
 800093a:	4413      	add	r3, r2
 800093c:	009b      	lsls	r3, r3, #2
 800093e:	440b      	add	r3, r1
 8000940:	3304      	adds	r3, #4
 8000942:	6819      	ldr	r1, [r3, #0]
 8000944:	69bb      	ldr	r3, [r7, #24]
 8000946:	1c5a      	adds	r2, r3, #1
 8000948:	69fb      	ldr	r3, [r7, #28]
 800094a:	1ac9      	subs	r1, r1, r3
 800094c:	480a      	ldr	r0, [pc, #40]	; (8000978 <SCH_Add_Task+0x15c>)
 800094e:	4613      	mov	r3, r2
 8000950:	009b      	lsls	r3, r3, #2
 8000952:	4413      	add	r3, r2
 8000954:	009b      	lsls	r3, r3, #2
 8000956:	4403      	add	r3, r0
 8000958:	3304      	adds	r3, #4
 800095a:	6019      	str	r1, [r3, #0]
    }

    current_index_task++;
 800095c:	4b05      	ldr	r3, [pc, #20]	; (8000974 <SCH_Add_Task+0x158>)
 800095e:	781b      	ldrb	r3, [r3, #0]
 8000960:	3301      	adds	r3, #1
 8000962:	b2da      	uxtb	r2, r3
 8000964:	4b03      	ldr	r3, [pc, #12]	; (8000974 <SCH_Add_Task+0x158>)
 8000966:	701a      	strb	r2, [r3, #0]
 8000968:	e000      	b.n	800096c <SCH_Add_Task+0x150>
        return;
 800096a:	bf00      	nop
}
 800096c:	3724      	adds	r7, #36	; 0x24
 800096e:	46bd      	mov	sp, r7
 8000970:	bcb0      	pop	{r4, r5, r7}
 8000972:	4770      	bx	lr
 8000974:	20000080 	.word	0x20000080
 8000978:	20000138 	.word	0x20000138

0800097c <SCH_Update>:

void SCH_Update(void)
{
 800097c:	b480      	push	{r7}
 800097e:	af00      	add	r7, sp, #0
    if (current_index_task > 0 && SCH_tasks_G[0].Delay > 0){
 8000980:	4b08      	ldr	r3, [pc, #32]	; (80009a4 <SCH_Update+0x28>)
 8000982:	781b      	ldrb	r3, [r3, #0]
 8000984:	2b00      	cmp	r3, #0
 8000986:	d008      	beq.n	800099a <SCH_Update+0x1e>
 8000988:	4b07      	ldr	r3, [pc, #28]	; (80009a8 <SCH_Update+0x2c>)
 800098a:	685b      	ldr	r3, [r3, #4]
 800098c:	2b00      	cmp	r3, #0
 800098e:	d004      	beq.n	800099a <SCH_Update+0x1e>
        SCH_tasks_G[0].Delay--;
 8000990:	4b05      	ldr	r3, [pc, #20]	; (80009a8 <SCH_Update+0x2c>)
 8000992:	685b      	ldr	r3, [r3, #4]
 8000994:	3b01      	subs	r3, #1
 8000996:	4a04      	ldr	r2, [pc, #16]	; (80009a8 <SCH_Update+0x2c>)
 8000998:	6053      	str	r3, [r2, #4]
    }
}
 800099a:	bf00      	nop
 800099c:	46bd      	mov	sp, r7
 800099e:	bc80      	pop	{r7}
 80009a0:	4770      	bx	lr
 80009a2:	bf00      	nop
 80009a4:	20000080 	.word	0x20000080
 80009a8:	20000138 	.word	0x20000138

080009ac <SCH_Dispatch_Tasks>:

void SCH_Dispatch_Tasks(void){
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b084      	sub	sp, #16
 80009b0:	af00      	add	r7, sp, #0
    while (current_index_task > 0 && SCH_tasks_G[0].Delay == 0) {
 80009b2:	e02b      	b.n	8000a0c <SCH_Dispatch_Tasks+0x60>
        SCH_tasks_G[0].RunMe += 1;
 80009b4:	4b1b      	ldr	r3, [pc, #108]	; (8000a24 <SCH_Dispatch_Tasks+0x78>)
 80009b6:	7b1b      	ldrb	r3, [r3, #12]
 80009b8:	3301      	adds	r3, #1
 80009ba:	b2da      	uxtb	r2, r3
 80009bc:	4b19      	ldr	r3, [pc, #100]	; (8000a24 <SCH_Dispatch_Tasks+0x78>)
 80009be:	731a      	strb	r2, [r3, #12]

        if (SCH_tasks_G[0].RunMe > 0){
 80009c0:	4b18      	ldr	r3, [pc, #96]	; (8000a24 <SCH_Dispatch_Tasks+0x78>)
 80009c2:	7b1b      	ldrb	r3, [r3, #12]
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d008      	beq.n	80009da <SCH_Dispatch_Tasks+0x2e>
            SCH_tasks_G[0].RunMe--;
 80009c8:	4b16      	ldr	r3, [pc, #88]	; (8000a24 <SCH_Dispatch_Tasks+0x78>)
 80009ca:	7b1b      	ldrb	r3, [r3, #12]
 80009cc:	3b01      	subs	r3, #1
 80009ce:	b2da      	uxtb	r2, r3
 80009d0:	4b14      	ldr	r3, [pc, #80]	; (8000a24 <SCH_Dispatch_Tasks+0x78>)
 80009d2:	731a      	strb	r2, [r3, #12]
            (*SCH_tasks_G[0].pTask)();
 80009d4:	4b13      	ldr	r3, [pc, #76]	; (8000a24 <SCH_Dispatch_Tasks+0x78>)
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	4798      	blx	r3
        }

        if (SCH_tasks_G[0].Period > 0) {
 80009da:	4b12      	ldr	r3, [pc, #72]	; (8000a24 <SCH_Dispatch_Tasks+0x78>)
 80009dc:	689b      	ldr	r3, [r3, #8]
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d011      	beq.n	8000a06 <SCH_Dispatch_Tasks+0x5a>
            void (*temp_pTask)() = SCH_tasks_G[0].pTask;
 80009e2:	4b10      	ldr	r3, [pc, #64]	; (8000a24 <SCH_Dispatch_Tasks+0x78>)
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	60fb      	str	r3, [r7, #12]
            uint32_t temp_Period = SCH_tasks_G[0].Period;
 80009e8:	4b0e      	ldr	r3, [pc, #56]	; (8000a24 <SCH_Dispatch_Tasks+0x78>)
 80009ea:	689b      	ldr	r3, [r3, #8]
 80009ec:	60bb      	str	r3, [r7, #8]
            uint32_t temp_TaskID = SCH_tasks_G[0].TaskID;
 80009ee:	4b0d      	ldr	r3, [pc, #52]	; (8000a24 <SCH_Dispatch_Tasks+0x78>)
 80009f0:	691b      	ldr	r3, [r3, #16]
 80009f2:	607b      	str	r3, [r7, #4]

            SCH_Delete_Task_at_Index(0);
 80009f4:	2000      	movs	r0, #0
 80009f6:	f7ff fe39 	bl	800066c <SCH_Delete_Task_at_Index>

            SCH_Add_Task(temp_pTask, temp_Period, temp_Period);
 80009fa:	68ba      	ldr	r2, [r7, #8]
 80009fc:	68b9      	ldr	r1, [r7, #8]
 80009fe:	68f8      	ldr	r0, [r7, #12]
 8000a00:	f7ff ff0c 	bl	800081c <SCH_Add_Task>
 8000a04:	e002      	b.n	8000a0c <SCH_Dispatch_Tasks+0x60>
        } else {
            SCH_Delete_Task_at_Index(0);
 8000a06:	2000      	movs	r0, #0
 8000a08:	f7ff fe30 	bl	800066c <SCH_Delete_Task_at_Index>
    while (current_index_task > 0 && SCH_tasks_G[0].Delay == 0) {
 8000a0c:	4b06      	ldr	r3, [pc, #24]	; (8000a28 <SCH_Dispatch_Tasks+0x7c>)
 8000a0e:	781b      	ldrb	r3, [r3, #0]
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d003      	beq.n	8000a1c <SCH_Dispatch_Tasks+0x70>
 8000a14:	4b03      	ldr	r3, [pc, #12]	; (8000a24 <SCH_Dispatch_Tasks+0x78>)
 8000a16:	685b      	ldr	r3, [r3, #4]
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d0cb      	beq.n	80009b4 <SCH_Dispatch_Tasks+0x8>
        }
    }
}
 8000a1c:	bf00      	nop
 8000a1e:	3710      	adds	r7, #16
 8000a20:	46bd      	mov	sp, r7
 8000a22:	bd80      	pop	{r7, pc}
 8000a24:	20000138 	.word	0x20000138
 8000a28:	20000080 	.word	0x20000080

08000a2c <displayDigit>:
 */


#include "sevenseg.h"

void displayDigit(int num){
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b082      	sub	sp, #8
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	2b09      	cmp	r3, #9
 8000a38:	f200 8180 	bhi.w	8000d3c <displayDigit+0x310>
 8000a3c:	a201      	add	r2, pc, #4	; (adr r2, 8000a44 <displayDigit+0x18>)
 8000a3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a42:	bf00      	nop
 8000a44:	08000a6d 	.word	0x08000a6d
 8000a48:	08000ab5 	.word	0x08000ab5
 8000a4c:	08000afd 	.word	0x08000afd
 8000a50:	08000b45 	.word	0x08000b45
 8000a54:	08000b8d 	.word	0x08000b8d
 8000a58:	08000bd5 	.word	0x08000bd5
 8000a5c:	08000c1d 	.word	0x08000c1d
 8000a60:	08000c65 	.word	0x08000c65
 8000a64:	08000cad 	.word	0x08000cad
 8000a68:	08000cf5 	.word	0x08000cf5
	switch(num){
		case(0):
			HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin,GPIO_PIN_RESET);
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	2101      	movs	r1, #1
 8000a70:	48c6      	ldr	r0, [pc, #792]	; (8000d8c <displayDigit+0x360>)
 8000a72:	f001 ff78 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin,GPIO_PIN_RESET);
 8000a76:	2200      	movs	r2, #0
 8000a78:	2102      	movs	r1, #2
 8000a7a:	48c4      	ldr	r0, [pc, #784]	; (8000d8c <displayDigit+0x360>)
 8000a7c:	f001 ff73 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin,GPIO_PIN_RESET);
 8000a80:	2200      	movs	r2, #0
 8000a82:	2104      	movs	r1, #4
 8000a84:	48c1      	ldr	r0, [pc, #772]	; (8000d8c <displayDigit+0x360>)
 8000a86:	f001 ff6e 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin,GPIO_PIN_RESET);
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	2108      	movs	r1, #8
 8000a8e:	48bf      	ldr	r0, [pc, #764]	; (8000d8c <displayDigit+0x360>)
 8000a90:	f001 ff69 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin,GPIO_PIN_RESET);
 8000a94:	2200      	movs	r2, #0
 8000a96:	2110      	movs	r1, #16
 8000a98:	48bc      	ldr	r0, [pc, #752]	; (8000d8c <displayDigit+0x360>)
 8000a9a:	f001 ff64 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin,GPIO_PIN_RESET);
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	2120      	movs	r1, #32
 8000aa2:	48ba      	ldr	r0, [pc, #744]	; (8000d8c <displayDigit+0x360>)
 8000aa4:	f001 ff5f 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin,GPIO_PIN_SET);
 8000aa8:	2201      	movs	r2, #1
 8000aaa:	2140      	movs	r1, #64	; 0x40
 8000aac:	48b7      	ldr	r0, [pc, #732]	; (8000d8c <displayDigit+0x360>)
 8000aae:	f001 ff5a 	bl	8002966 <HAL_GPIO_WritePin>
			break;
 8000ab2:	e167      	b.n	8000d84 <displayDigit+0x358>

		case(1):
			HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin,GPIO_PIN_SET);
 8000ab4:	2201      	movs	r2, #1
 8000ab6:	2101      	movs	r1, #1
 8000ab8:	48b4      	ldr	r0, [pc, #720]	; (8000d8c <displayDigit+0x360>)
 8000aba:	f001 ff54 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin,GPIO_PIN_RESET);
 8000abe:	2200      	movs	r2, #0
 8000ac0:	2102      	movs	r1, #2
 8000ac2:	48b2      	ldr	r0, [pc, #712]	; (8000d8c <displayDigit+0x360>)
 8000ac4:	f001 ff4f 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin,GPIO_PIN_RESET);
 8000ac8:	2200      	movs	r2, #0
 8000aca:	2104      	movs	r1, #4
 8000acc:	48af      	ldr	r0, [pc, #700]	; (8000d8c <displayDigit+0x360>)
 8000ace:	f001 ff4a 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin,GPIO_PIN_SET);
 8000ad2:	2201      	movs	r2, #1
 8000ad4:	2108      	movs	r1, #8
 8000ad6:	48ad      	ldr	r0, [pc, #692]	; (8000d8c <displayDigit+0x360>)
 8000ad8:	f001 ff45 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin,GPIO_PIN_SET);
 8000adc:	2201      	movs	r2, #1
 8000ade:	2110      	movs	r1, #16
 8000ae0:	48aa      	ldr	r0, [pc, #680]	; (8000d8c <displayDigit+0x360>)
 8000ae2:	f001 ff40 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin,GPIO_PIN_SET);
 8000ae6:	2201      	movs	r2, #1
 8000ae8:	2120      	movs	r1, #32
 8000aea:	48a8      	ldr	r0, [pc, #672]	; (8000d8c <displayDigit+0x360>)
 8000aec:	f001 ff3b 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin,GPIO_PIN_SET);
 8000af0:	2201      	movs	r2, #1
 8000af2:	2140      	movs	r1, #64	; 0x40
 8000af4:	48a5      	ldr	r0, [pc, #660]	; (8000d8c <displayDigit+0x360>)
 8000af6:	f001 ff36 	bl	8002966 <HAL_GPIO_WritePin>
			break;
 8000afa:	e143      	b.n	8000d84 <displayDigit+0x358>

		case(2):
			HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin,GPIO_PIN_RESET);
 8000afc:	2200      	movs	r2, #0
 8000afe:	2101      	movs	r1, #1
 8000b00:	48a2      	ldr	r0, [pc, #648]	; (8000d8c <displayDigit+0x360>)
 8000b02:	f001 ff30 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin,GPIO_PIN_RESET);
 8000b06:	2200      	movs	r2, #0
 8000b08:	2102      	movs	r1, #2
 8000b0a:	48a0      	ldr	r0, [pc, #640]	; (8000d8c <displayDigit+0x360>)
 8000b0c:	f001 ff2b 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin,GPIO_PIN_SET);
 8000b10:	2201      	movs	r2, #1
 8000b12:	2104      	movs	r1, #4
 8000b14:	489d      	ldr	r0, [pc, #628]	; (8000d8c <displayDigit+0x360>)
 8000b16:	f001 ff26 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin,GPIO_PIN_RESET);
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	2108      	movs	r1, #8
 8000b1e:	489b      	ldr	r0, [pc, #620]	; (8000d8c <displayDigit+0x360>)
 8000b20:	f001 ff21 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin,GPIO_PIN_RESET);
 8000b24:	2200      	movs	r2, #0
 8000b26:	2110      	movs	r1, #16
 8000b28:	4898      	ldr	r0, [pc, #608]	; (8000d8c <displayDigit+0x360>)
 8000b2a:	f001 ff1c 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin,GPIO_PIN_SET);
 8000b2e:	2201      	movs	r2, #1
 8000b30:	2120      	movs	r1, #32
 8000b32:	4896      	ldr	r0, [pc, #600]	; (8000d8c <displayDigit+0x360>)
 8000b34:	f001 ff17 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin,GPIO_PIN_RESET);
 8000b38:	2200      	movs	r2, #0
 8000b3a:	2140      	movs	r1, #64	; 0x40
 8000b3c:	4893      	ldr	r0, [pc, #588]	; (8000d8c <displayDigit+0x360>)
 8000b3e:	f001 ff12 	bl	8002966 <HAL_GPIO_WritePin>
			break;
 8000b42:	e11f      	b.n	8000d84 <displayDigit+0x358>

		case(3):
			HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin,GPIO_PIN_RESET);
 8000b44:	2200      	movs	r2, #0
 8000b46:	2101      	movs	r1, #1
 8000b48:	4890      	ldr	r0, [pc, #576]	; (8000d8c <displayDigit+0x360>)
 8000b4a:	f001 ff0c 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin,GPIO_PIN_RESET);
 8000b4e:	2200      	movs	r2, #0
 8000b50:	2102      	movs	r1, #2
 8000b52:	488e      	ldr	r0, [pc, #568]	; (8000d8c <displayDigit+0x360>)
 8000b54:	f001 ff07 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin,GPIO_PIN_RESET);
 8000b58:	2200      	movs	r2, #0
 8000b5a:	2104      	movs	r1, #4
 8000b5c:	488b      	ldr	r0, [pc, #556]	; (8000d8c <displayDigit+0x360>)
 8000b5e:	f001 ff02 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin,GPIO_PIN_RESET);
 8000b62:	2200      	movs	r2, #0
 8000b64:	2108      	movs	r1, #8
 8000b66:	4889      	ldr	r0, [pc, #548]	; (8000d8c <displayDigit+0x360>)
 8000b68:	f001 fefd 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin,GPIO_PIN_SET);
 8000b6c:	2201      	movs	r2, #1
 8000b6e:	2110      	movs	r1, #16
 8000b70:	4886      	ldr	r0, [pc, #536]	; (8000d8c <displayDigit+0x360>)
 8000b72:	f001 fef8 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin,GPIO_PIN_SET);
 8000b76:	2201      	movs	r2, #1
 8000b78:	2120      	movs	r1, #32
 8000b7a:	4884      	ldr	r0, [pc, #528]	; (8000d8c <displayDigit+0x360>)
 8000b7c:	f001 fef3 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin,GPIO_PIN_RESET);
 8000b80:	2200      	movs	r2, #0
 8000b82:	2140      	movs	r1, #64	; 0x40
 8000b84:	4881      	ldr	r0, [pc, #516]	; (8000d8c <displayDigit+0x360>)
 8000b86:	f001 feee 	bl	8002966 <HAL_GPIO_WritePin>
			break;
 8000b8a:	e0fb      	b.n	8000d84 <displayDigit+0x358>

		case(4):
			HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin,GPIO_PIN_SET);
 8000b8c:	2201      	movs	r2, #1
 8000b8e:	2101      	movs	r1, #1
 8000b90:	487e      	ldr	r0, [pc, #504]	; (8000d8c <displayDigit+0x360>)
 8000b92:	f001 fee8 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin,GPIO_PIN_RESET);
 8000b96:	2200      	movs	r2, #0
 8000b98:	2102      	movs	r1, #2
 8000b9a:	487c      	ldr	r0, [pc, #496]	; (8000d8c <displayDigit+0x360>)
 8000b9c:	f001 fee3 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin,GPIO_PIN_RESET);
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	2104      	movs	r1, #4
 8000ba4:	4879      	ldr	r0, [pc, #484]	; (8000d8c <displayDigit+0x360>)
 8000ba6:	f001 fede 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin,GPIO_PIN_SET);
 8000baa:	2201      	movs	r2, #1
 8000bac:	2108      	movs	r1, #8
 8000bae:	4877      	ldr	r0, [pc, #476]	; (8000d8c <displayDigit+0x360>)
 8000bb0:	f001 fed9 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin,GPIO_PIN_SET);
 8000bb4:	2201      	movs	r2, #1
 8000bb6:	2110      	movs	r1, #16
 8000bb8:	4874      	ldr	r0, [pc, #464]	; (8000d8c <displayDigit+0x360>)
 8000bba:	f001 fed4 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin,GPIO_PIN_RESET);
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	2120      	movs	r1, #32
 8000bc2:	4872      	ldr	r0, [pc, #456]	; (8000d8c <displayDigit+0x360>)
 8000bc4:	f001 fecf 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin,GPIO_PIN_RESET);
 8000bc8:	2200      	movs	r2, #0
 8000bca:	2140      	movs	r1, #64	; 0x40
 8000bcc:	486f      	ldr	r0, [pc, #444]	; (8000d8c <displayDigit+0x360>)
 8000bce:	f001 feca 	bl	8002966 <HAL_GPIO_WritePin>
			break;
 8000bd2:	e0d7      	b.n	8000d84 <displayDigit+0x358>

		case(5):
			HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin,GPIO_PIN_RESET);
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	2101      	movs	r1, #1
 8000bd8:	486c      	ldr	r0, [pc, #432]	; (8000d8c <displayDigit+0x360>)
 8000bda:	f001 fec4 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin,GPIO_PIN_SET);
 8000bde:	2201      	movs	r2, #1
 8000be0:	2102      	movs	r1, #2
 8000be2:	486a      	ldr	r0, [pc, #424]	; (8000d8c <displayDigit+0x360>)
 8000be4:	f001 febf 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin,GPIO_PIN_RESET);
 8000be8:	2200      	movs	r2, #0
 8000bea:	2104      	movs	r1, #4
 8000bec:	4867      	ldr	r0, [pc, #412]	; (8000d8c <displayDigit+0x360>)
 8000bee:	f001 feba 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin,GPIO_PIN_RESET);
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	2108      	movs	r1, #8
 8000bf6:	4865      	ldr	r0, [pc, #404]	; (8000d8c <displayDigit+0x360>)
 8000bf8:	f001 feb5 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin,GPIO_PIN_SET);
 8000bfc:	2201      	movs	r2, #1
 8000bfe:	2110      	movs	r1, #16
 8000c00:	4862      	ldr	r0, [pc, #392]	; (8000d8c <displayDigit+0x360>)
 8000c02:	f001 feb0 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin,GPIO_PIN_RESET);
 8000c06:	2200      	movs	r2, #0
 8000c08:	2120      	movs	r1, #32
 8000c0a:	4860      	ldr	r0, [pc, #384]	; (8000d8c <displayDigit+0x360>)
 8000c0c:	f001 feab 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin,GPIO_PIN_RESET);
 8000c10:	2200      	movs	r2, #0
 8000c12:	2140      	movs	r1, #64	; 0x40
 8000c14:	485d      	ldr	r0, [pc, #372]	; (8000d8c <displayDigit+0x360>)
 8000c16:	f001 fea6 	bl	8002966 <HAL_GPIO_WritePin>
			break;
 8000c1a:	e0b3      	b.n	8000d84 <displayDigit+0x358>

		case(6):
			HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin,GPIO_PIN_RESET);
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	2101      	movs	r1, #1
 8000c20:	485a      	ldr	r0, [pc, #360]	; (8000d8c <displayDigit+0x360>)
 8000c22:	f001 fea0 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin,GPIO_PIN_SET);
 8000c26:	2201      	movs	r2, #1
 8000c28:	2102      	movs	r1, #2
 8000c2a:	4858      	ldr	r0, [pc, #352]	; (8000d8c <displayDigit+0x360>)
 8000c2c:	f001 fe9b 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin,GPIO_PIN_RESET);
 8000c30:	2200      	movs	r2, #0
 8000c32:	2104      	movs	r1, #4
 8000c34:	4855      	ldr	r0, [pc, #340]	; (8000d8c <displayDigit+0x360>)
 8000c36:	f001 fe96 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin,GPIO_PIN_RESET);
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	2108      	movs	r1, #8
 8000c3e:	4853      	ldr	r0, [pc, #332]	; (8000d8c <displayDigit+0x360>)
 8000c40:	f001 fe91 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin,GPIO_PIN_RESET);
 8000c44:	2200      	movs	r2, #0
 8000c46:	2110      	movs	r1, #16
 8000c48:	4850      	ldr	r0, [pc, #320]	; (8000d8c <displayDigit+0x360>)
 8000c4a:	f001 fe8c 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin,GPIO_PIN_RESET);
 8000c4e:	2200      	movs	r2, #0
 8000c50:	2120      	movs	r1, #32
 8000c52:	484e      	ldr	r0, [pc, #312]	; (8000d8c <displayDigit+0x360>)
 8000c54:	f001 fe87 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin,GPIO_PIN_RESET);
 8000c58:	2200      	movs	r2, #0
 8000c5a:	2140      	movs	r1, #64	; 0x40
 8000c5c:	484b      	ldr	r0, [pc, #300]	; (8000d8c <displayDigit+0x360>)
 8000c5e:	f001 fe82 	bl	8002966 <HAL_GPIO_WritePin>
			break;
 8000c62:	e08f      	b.n	8000d84 <displayDigit+0x358>

		case(7):
			HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin,GPIO_PIN_RESET);
 8000c64:	2200      	movs	r2, #0
 8000c66:	2101      	movs	r1, #1
 8000c68:	4848      	ldr	r0, [pc, #288]	; (8000d8c <displayDigit+0x360>)
 8000c6a:	f001 fe7c 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin,GPIO_PIN_RESET);
 8000c6e:	2200      	movs	r2, #0
 8000c70:	2102      	movs	r1, #2
 8000c72:	4846      	ldr	r0, [pc, #280]	; (8000d8c <displayDigit+0x360>)
 8000c74:	f001 fe77 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin,GPIO_PIN_RESET);
 8000c78:	2200      	movs	r2, #0
 8000c7a:	2104      	movs	r1, #4
 8000c7c:	4843      	ldr	r0, [pc, #268]	; (8000d8c <displayDigit+0x360>)
 8000c7e:	f001 fe72 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin,GPIO_PIN_SET);
 8000c82:	2201      	movs	r2, #1
 8000c84:	2108      	movs	r1, #8
 8000c86:	4841      	ldr	r0, [pc, #260]	; (8000d8c <displayDigit+0x360>)
 8000c88:	f001 fe6d 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin,GPIO_PIN_SET);
 8000c8c:	2201      	movs	r2, #1
 8000c8e:	2110      	movs	r1, #16
 8000c90:	483e      	ldr	r0, [pc, #248]	; (8000d8c <displayDigit+0x360>)
 8000c92:	f001 fe68 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin,GPIO_PIN_SET);
 8000c96:	2201      	movs	r2, #1
 8000c98:	2120      	movs	r1, #32
 8000c9a:	483c      	ldr	r0, [pc, #240]	; (8000d8c <displayDigit+0x360>)
 8000c9c:	f001 fe63 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin,GPIO_PIN_SET);
 8000ca0:	2201      	movs	r2, #1
 8000ca2:	2140      	movs	r1, #64	; 0x40
 8000ca4:	4839      	ldr	r0, [pc, #228]	; (8000d8c <displayDigit+0x360>)
 8000ca6:	f001 fe5e 	bl	8002966 <HAL_GPIO_WritePin>
			break;
 8000caa:	e06b      	b.n	8000d84 <displayDigit+0x358>

		case(8):
			HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin,GPIO_PIN_RESET);
 8000cac:	2200      	movs	r2, #0
 8000cae:	2101      	movs	r1, #1
 8000cb0:	4836      	ldr	r0, [pc, #216]	; (8000d8c <displayDigit+0x360>)
 8000cb2:	f001 fe58 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin,GPIO_PIN_RESET);
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	2102      	movs	r1, #2
 8000cba:	4834      	ldr	r0, [pc, #208]	; (8000d8c <displayDigit+0x360>)
 8000cbc:	f001 fe53 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin,GPIO_PIN_RESET);
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	2104      	movs	r1, #4
 8000cc4:	4831      	ldr	r0, [pc, #196]	; (8000d8c <displayDigit+0x360>)
 8000cc6:	f001 fe4e 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin,GPIO_PIN_RESET);
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2108      	movs	r1, #8
 8000cce:	482f      	ldr	r0, [pc, #188]	; (8000d8c <displayDigit+0x360>)
 8000cd0:	f001 fe49 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin,GPIO_PIN_RESET);
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	2110      	movs	r1, #16
 8000cd8:	482c      	ldr	r0, [pc, #176]	; (8000d8c <displayDigit+0x360>)
 8000cda:	f001 fe44 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin,GPIO_PIN_RESET);
 8000cde:	2200      	movs	r2, #0
 8000ce0:	2120      	movs	r1, #32
 8000ce2:	482a      	ldr	r0, [pc, #168]	; (8000d8c <displayDigit+0x360>)
 8000ce4:	f001 fe3f 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin,GPIO_PIN_RESET);
 8000ce8:	2200      	movs	r2, #0
 8000cea:	2140      	movs	r1, #64	; 0x40
 8000cec:	4827      	ldr	r0, [pc, #156]	; (8000d8c <displayDigit+0x360>)
 8000cee:	f001 fe3a 	bl	8002966 <HAL_GPIO_WritePin>
			break;
 8000cf2:	e047      	b.n	8000d84 <displayDigit+0x358>

		case(9):
			HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin,GPIO_PIN_RESET);
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	2101      	movs	r1, #1
 8000cf8:	4824      	ldr	r0, [pc, #144]	; (8000d8c <displayDigit+0x360>)
 8000cfa:	f001 fe34 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin,GPIO_PIN_RESET);
 8000cfe:	2200      	movs	r2, #0
 8000d00:	2102      	movs	r1, #2
 8000d02:	4822      	ldr	r0, [pc, #136]	; (8000d8c <displayDigit+0x360>)
 8000d04:	f001 fe2f 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin,GPIO_PIN_RESET);
 8000d08:	2200      	movs	r2, #0
 8000d0a:	2104      	movs	r1, #4
 8000d0c:	481f      	ldr	r0, [pc, #124]	; (8000d8c <displayDigit+0x360>)
 8000d0e:	f001 fe2a 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin,GPIO_PIN_RESET);
 8000d12:	2200      	movs	r2, #0
 8000d14:	2108      	movs	r1, #8
 8000d16:	481d      	ldr	r0, [pc, #116]	; (8000d8c <displayDigit+0x360>)
 8000d18:	f001 fe25 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin,GPIO_PIN_SET);
 8000d1c:	2201      	movs	r2, #1
 8000d1e:	2110      	movs	r1, #16
 8000d20:	481a      	ldr	r0, [pc, #104]	; (8000d8c <displayDigit+0x360>)
 8000d22:	f001 fe20 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin,GPIO_PIN_RESET);
 8000d26:	2200      	movs	r2, #0
 8000d28:	2120      	movs	r1, #32
 8000d2a:	4818      	ldr	r0, [pc, #96]	; (8000d8c <displayDigit+0x360>)
 8000d2c:	f001 fe1b 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin,GPIO_PIN_RESET);
 8000d30:	2200      	movs	r2, #0
 8000d32:	2140      	movs	r1, #64	; 0x40
 8000d34:	4815      	ldr	r0, [pc, #84]	; (8000d8c <displayDigit+0x360>)
 8000d36:	f001 fe16 	bl	8002966 <HAL_GPIO_WritePin>
			break;
 8000d3a:	e023      	b.n	8000d84 <displayDigit+0x358>

		default:
			HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin,GPIO_PIN_SET);
 8000d3c:	2201      	movs	r2, #1
 8000d3e:	2101      	movs	r1, #1
 8000d40:	4812      	ldr	r0, [pc, #72]	; (8000d8c <displayDigit+0x360>)
 8000d42:	f001 fe10 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin,GPIO_PIN_SET);
 8000d46:	2201      	movs	r2, #1
 8000d48:	2102      	movs	r1, #2
 8000d4a:	4810      	ldr	r0, [pc, #64]	; (8000d8c <displayDigit+0x360>)
 8000d4c:	f001 fe0b 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin,GPIO_PIN_SET);
 8000d50:	2201      	movs	r2, #1
 8000d52:	2104      	movs	r1, #4
 8000d54:	480d      	ldr	r0, [pc, #52]	; (8000d8c <displayDigit+0x360>)
 8000d56:	f001 fe06 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin,GPIO_PIN_SET);
 8000d5a:	2201      	movs	r2, #1
 8000d5c:	2108      	movs	r1, #8
 8000d5e:	480b      	ldr	r0, [pc, #44]	; (8000d8c <displayDigit+0x360>)
 8000d60:	f001 fe01 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin,GPIO_PIN_SET);
 8000d64:	2201      	movs	r2, #1
 8000d66:	2110      	movs	r1, #16
 8000d68:	4808      	ldr	r0, [pc, #32]	; (8000d8c <displayDigit+0x360>)
 8000d6a:	f001 fdfc 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin,GPIO_PIN_SET);
 8000d6e:	2201      	movs	r2, #1
 8000d70:	2120      	movs	r1, #32
 8000d72:	4806      	ldr	r0, [pc, #24]	; (8000d8c <displayDigit+0x360>)
 8000d74:	f001 fdf7 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin,GPIO_PIN_SET);
 8000d78:	2201      	movs	r2, #1
 8000d7a:	2140      	movs	r1, #64	; 0x40
 8000d7c:	4803      	ldr	r0, [pc, #12]	; (8000d8c <displayDigit+0x360>)
 8000d7e:	f001 fdf2 	bl	8002966 <HAL_GPIO_WritePin>
			break;
 8000d82:	bf00      	nop
	}
}
 8000d84:	bf00      	nop
 8000d86:	3708      	adds	r7, #8
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	bd80      	pop	{r7, pc}
 8000d8c:	40010c00 	.word	0x40010c00

08000d90 <setTimer1>:
int timer7_counter = 0;
int timer7_flag=0;
int timer8_counter = 0;
int timer8_flag=0;

void setTimer1(int duration){
 8000d90:	b480      	push	{r7}
 8000d92:	b083      	sub	sp, #12
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
	timer1_counter = duration;
 8000d98:	4a05      	ldr	r2, [pc, #20]	; (8000db0 <setTimer1+0x20>)
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 8000d9e:	4b05      	ldr	r3, [pc, #20]	; (8000db4 <setTimer1+0x24>)
 8000da0:	2200      	movs	r2, #0
 8000da2:	601a      	str	r2, [r3, #0]
}
 8000da4:	bf00      	nop
 8000da6:	370c      	adds	r7, #12
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bc80      	pop	{r7}
 8000dac:	4770      	bx	lr
 8000dae:	bf00      	nop
 8000db0:	20000084 	.word	0x20000084
 8000db4:	20000088 	.word	0x20000088

08000db8 <setTimer2>:

void setTimer2(int duration){
 8000db8:	b480      	push	{r7}
 8000dba:	b083      	sub	sp, #12
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
	timer2_counter = duration;
 8000dc0:	4a05      	ldr	r2, [pc, #20]	; (8000dd8 <setTimer2+0x20>)
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	6013      	str	r3, [r2, #0]
	timer2_flag=0;
 8000dc6:	4b05      	ldr	r3, [pc, #20]	; (8000ddc <setTimer2+0x24>)
 8000dc8:	2200      	movs	r2, #0
 8000dca:	601a      	str	r2, [r3, #0]
}
 8000dcc:	bf00      	nop
 8000dce:	370c      	adds	r7, #12
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bc80      	pop	{r7}
 8000dd4:	4770      	bx	lr
 8000dd6:	bf00      	nop
 8000dd8:	2000008c 	.word	0x2000008c
 8000ddc:	20000090 	.word	0x20000090

08000de0 <setTimer3>:

void setTimer3(int duration){
 8000de0:	b480      	push	{r7}
 8000de2:	b083      	sub	sp, #12
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	6078      	str	r0, [r7, #4]
	timer3_counter = duration;
 8000de8:	4a05      	ldr	r2, [pc, #20]	; (8000e00 <setTimer3+0x20>)
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	6013      	str	r3, [r2, #0]
	timer3_flag=0;
 8000dee:	4b05      	ldr	r3, [pc, #20]	; (8000e04 <setTimer3+0x24>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	601a      	str	r2, [r3, #0]
}
 8000df4:	bf00      	nop
 8000df6:	370c      	adds	r7, #12
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	bc80      	pop	{r7}
 8000dfc:	4770      	bx	lr
 8000dfe:	bf00      	nop
 8000e00:	20000094 	.word	0x20000094
 8000e04:	20000098 	.word	0x20000098

08000e08 <setTimer4>:
void setTimer4(int duration){
 8000e08:	b480      	push	{r7}
 8000e0a:	b083      	sub	sp, #12
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
	timer4_counter = duration;
 8000e10:	4a05      	ldr	r2, [pc, #20]	; (8000e28 <setTimer4+0x20>)
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	6013      	str	r3, [r2, #0]
	timer4_flag=0;
 8000e16:	4b05      	ldr	r3, [pc, #20]	; (8000e2c <setTimer4+0x24>)
 8000e18:	2200      	movs	r2, #0
 8000e1a:	601a      	str	r2, [r3, #0]
}
 8000e1c:	bf00      	nop
 8000e1e:	370c      	adds	r7, #12
 8000e20:	46bd      	mov	sp, r7
 8000e22:	bc80      	pop	{r7}
 8000e24:	4770      	bx	lr
 8000e26:	bf00      	nop
 8000e28:	2000009c 	.word	0x2000009c
 8000e2c:	200000a0 	.word	0x200000a0

08000e30 <setTimer5>:
void setTimer5(int duration){
 8000e30:	b480      	push	{r7}
 8000e32:	b083      	sub	sp, #12
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
	timer5_counter = duration;
 8000e38:	4a05      	ldr	r2, [pc, #20]	; (8000e50 <setTimer5+0x20>)
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	6013      	str	r3, [r2, #0]
	timer5_flag=0;
 8000e3e:	4b05      	ldr	r3, [pc, #20]	; (8000e54 <setTimer5+0x24>)
 8000e40:	2200      	movs	r2, #0
 8000e42:	601a      	str	r2, [r3, #0]
}
 8000e44:	bf00      	nop
 8000e46:	370c      	adds	r7, #12
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	bc80      	pop	{r7}
 8000e4c:	4770      	bx	lr
 8000e4e:	bf00      	nop
 8000e50:	200000a4 	.word	0x200000a4
 8000e54:	200000a8 	.word	0x200000a8

08000e58 <timerRun>:
}
void setTimer8(int duration){
	timer8_counter = duration;
	timer8_flag=0;
}
void timerRun(){
 8000e58:	b480      	push	{r7}
 8000e5a:	af00      	add	r7, sp, #0
	if(timer1_counter > 0){
 8000e5c:	4b41      	ldr	r3, [pc, #260]	; (8000f64 <timerRun+0x10c>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	dd0b      	ble.n	8000e7c <timerRun+0x24>
		timer1_counter--;
 8000e64:	4b3f      	ldr	r3, [pc, #252]	; (8000f64 <timerRun+0x10c>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	3b01      	subs	r3, #1
 8000e6a:	4a3e      	ldr	r2, [pc, #248]	; (8000f64 <timerRun+0x10c>)
 8000e6c:	6013      	str	r3, [r2, #0]
		if(timer1_counter<=0){
 8000e6e:	4b3d      	ldr	r3, [pc, #244]	; (8000f64 <timerRun+0x10c>)
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	dc02      	bgt.n	8000e7c <timerRun+0x24>
			timer1_flag=1;
 8000e76:	4b3c      	ldr	r3, [pc, #240]	; (8000f68 <timerRun+0x110>)
 8000e78:	2201      	movs	r2, #1
 8000e7a:	601a      	str	r2, [r3, #0]
		}
	}
	if(timer2_counter > 0){
 8000e7c:	4b3b      	ldr	r3, [pc, #236]	; (8000f6c <timerRun+0x114>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	dd0b      	ble.n	8000e9c <timerRun+0x44>
		timer2_counter--;
 8000e84:	4b39      	ldr	r3, [pc, #228]	; (8000f6c <timerRun+0x114>)
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	3b01      	subs	r3, #1
 8000e8a:	4a38      	ldr	r2, [pc, #224]	; (8000f6c <timerRun+0x114>)
 8000e8c:	6013      	str	r3, [r2, #0]
		if(timer2_counter<=0){
 8000e8e:	4b37      	ldr	r3, [pc, #220]	; (8000f6c <timerRun+0x114>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	dc02      	bgt.n	8000e9c <timerRun+0x44>
			timer2_flag=1;
 8000e96:	4b36      	ldr	r3, [pc, #216]	; (8000f70 <timerRun+0x118>)
 8000e98:	2201      	movs	r2, #1
 8000e9a:	601a      	str	r2, [r3, #0]
		}
	}
	if(timer3_counter > 0){
 8000e9c:	4b35      	ldr	r3, [pc, #212]	; (8000f74 <timerRun+0x11c>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	dd0b      	ble.n	8000ebc <timerRun+0x64>
		timer3_counter--;
 8000ea4:	4b33      	ldr	r3, [pc, #204]	; (8000f74 <timerRun+0x11c>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	3b01      	subs	r3, #1
 8000eaa:	4a32      	ldr	r2, [pc, #200]	; (8000f74 <timerRun+0x11c>)
 8000eac:	6013      	str	r3, [r2, #0]
		if(timer3_counter<=0){
 8000eae:	4b31      	ldr	r3, [pc, #196]	; (8000f74 <timerRun+0x11c>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	dc02      	bgt.n	8000ebc <timerRun+0x64>
			timer3_flag=1;
 8000eb6:	4b30      	ldr	r3, [pc, #192]	; (8000f78 <timerRun+0x120>)
 8000eb8:	2201      	movs	r2, #1
 8000eba:	601a      	str	r2, [r3, #0]
		}
	}
	if(timer4_counter > 0){
 8000ebc:	4b2f      	ldr	r3, [pc, #188]	; (8000f7c <timerRun+0x124>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	dd0b      	ble.n	8000edc <timerRun+0x84>
		timer4_counter--;
 8000ec4:	4b2d      	ldr	r3, [pc, #180]	; (8000f7c <timerRun+0x124>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	3b01      	subs	r3, #1
 8000eca:	4a2c      	ldr	r2, [pc, #176]	; (8000f7c <timerRun+0x124>)
 8000ecc:	6013      	str	r3, [r2, #0]
		if(timer4_counter<=0){
 8000ece:	4b2b      	ldr	r3, [pc, #172]	; (8000f7c <timerRun+0x124>)
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	dc02      	bgt.n	8000edc <timerRun+0x84>
			timer4_flag=1;
 8000ed6:	4b2a      	ldr	r3, [pc, #168]	; (8000f80 <timerRun+0x128>)
 8000ed8:	2201      	movs	r2, #1
 8000eda:	601a      	str	r2, [r3, #0]
		}
	}
	if(timer5_counter > 0){
 8000edc:	4b29      	ldr	r3, [pc, #164]	; (8000f84 <timerRun+0x12c>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	dd0b      	ble.n	8000efc <timerRun+0xa4>
		timer5_counter--;
 8000ee4:	4b27      	ldr	r3, [pc, #156]	; (8000f84 <timerRun+0x12c>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	3b01      	subs	r3, #1
 8000eea:	4a26      	ldr	r2, [pc, #152]	; (8000f84 <timerRun+0x12c>)
 8000eec:	6013      	str	r3, [r2, #0]
		if(timer5_counter<=0){
 8000eee:	4b25      	ldr	r3, [pc, #148]	; (8000f84 <timerRun+0x12c>)
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	dc02      	bgt.n	8000efc <timerRun+0xa4>
			timer5_flag=1;
 8000ef6:	4b24      	ldr	r3, [pc, #144]	; (8000f88 <timerRun+0x130>)
 8000ef8:	2201      	movs	r2, #1
 8000efa:	601a      	str	r2, [r3, #0]
		}
	}
	if(timer6_counter > 0){
 8000efc:	4b23      	ldr	r3, [pc, #140]	; (8000f8c <timerRun+0x134>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	dd0b      	ble.n	8000f1c <timerRun+0xc4>
		timer6_counter--;
 8000f04:	4b21      	ldr	r3, [pc, #132]	; (8000f8c <timerRun+0x134>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	3b01      	subs	r3, #1
 8000f0a:	4a20      	ldr	r2, [pc, #128]	; (8000f8c <timerRun+0x134>)
 8000f0c:	6013      	str	r3, [r2, #0]
		if(timer6_counter<=0){
 8000f0e:	4b1f      	ldr	r3, [pc, #124]	; (8000f8c <timerRun+0x134>)
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	dc02      	bgt.n	8000f1c <timerRun+0xc4>
			timer6_flag=1;
 8000f16:	4b1e      	ldr	r3, [pc, #120]	; (8000f90 <timerRun+0x138>)
 8000f18:	2201      	movs	r2, #1
 8000f1a:	601a      	str	r2, [r3, #0]
		}
	}
	if(timer7_counter > 0){
 8000f1c:	4b1d      	ldr	r3, [pc, #116]	; (8000f94 <timerRun+0x13c>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	dd0b      	ble.n	8000f3c <timerRun+0xe4>
		timer7_counter--;
 8000f24:	4b1b      	ldr	r3, [pc, #108]	; (8000f94 <timerRun+0x13c>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	3b01      	subs	r3, #1
 8000f2a:	4a1a      	ldr	r2, [pc, #104]	; (8000f94 <timerRun+0x13c>)
 8000f2c:	6013      	str	r3, [r2, #0]
		if(timer7_counter<=0){
 8000f2e:	4b19      	ldr	r3, [pc, #100]	; (8000f94 <timerRun+0x13c>)
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	dc02      	bgt.n	8000f3c <timerRun+0xe4>
			timer7_flag=1;
 8000f36:	4b18      	ldr	r3, [pc, #96]	; (8000f98 <timerRun+0x140>)
 8000f38:	2201      	movs	r2, #1
 8000f3a:	601a      	str	r2, [r3, #0]
		}
	}
	if(timer8_counter > 0){
 8000f3c:	4b17      	ldr	r3, [pc, #92]	; (8000f9c <timerRun+0x144>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	dd0b      	ble.n	8000f5c <timerRun+0x104>
		timer8_counter--;
 8000f44:	4b15      	ldr	r3, [pc, #84]	; (8000f9c <timerRun+0x144>)
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	3b01      	subs	r3, #1
 8000f4a:	4a14      	ldr	r2, [pc, #80]	; (8000f9c <timerRun+0x144>)
 8000f4c:	6013      	str	r3, [r2, #0]
		if(timer8_counter<=0){
 8000f4e:	4b13      	ldr	r3, [pc, #76]	; (8000f9c <timerRun+0x144>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	dc02      	bgt.n	8000f5c <timerRun+0x104>
			timer8_flag=1;
 8000f56:	4b12      	ldr	r3, [pc, #72]	; (8000fa0 <timerRun+0x148>)
 8000f58:	2201      	movs	r2, #1
 8000f5a:	601a      	str	r2, [r3, #0]
		}
	}
}
 8000f5c:	bf00      	nop
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bc80      	pop	{r7}
 8000f62:	4770      	bx	lr
 8000f64:	20000084 	.word	0x20000084
 8000f68:	20000088 	.word	0x20000088
 8000f6c:	2000008c 	.word	0x2000008c
 8000f70:	20000090 	.word	0x20000090
 8000f74:	20000094 	.word	0x20000094
 8000f78:	20000098 	.word	0x20000098
 8000f7c:	2000009c 	.word	0x2000009c
 8000f80:	200000a0 	.word	0x200000a0
 8000f84:	200000a4 	.word	0x200000a4
 8000f88:	200000a8 	.word	0x200000a8
 8000f8c:	200000ac 	.word	0x200000ac
 8000f90:	200000b0 	.word	0x200000b0
 8000f94:	200000b4 	.word	0x200000b4
 8000f98:	200000b8 	.word	0x200000b8
 8000f9c:	200000bc 	.word	0x200000bc
 8000fa0:	200000c0 	.word	0x200000c0

08000fa4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	b085      	sub	sp, #20
 8000fa8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000faa:	4b15      	ldr	r3, [pc, #84]	; (8001000 <HAL_MspInit+0x5c>)
 8000fac:	699b      	ldr	r3, [r3, #24]
 8000fae:	4a14      	ldr	r2, [pc, #80]	; (8001000 <HAL_MspInit+0x5c>)
 8000fb0:	f043 0301 	orr.w	r3, r3, #1
 8000fb4:	6193      	str	r3, [r2, #24]
 8000fb6:	4b12      	ldr	r3, [pc, #72]	; (8001000 <HAL_MspInit+0x5c>)
 8000fb8:	699b      	ldr	r3, [r3, #24]
 8000fba:	f003 0301 	and.w	r3, r3, #1
 8000fbe:	60bb      	str	r3, [r7, #8]
 8000fc0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fc2:	4b0f      	ldr	r3, [pc, #60]	; (8001000 <HAL_MspInit+0x5c>)
 8000fc4:	69db      	ldr	r3, [r3, #28]
 8000fc6:	4a0e      	ldr	r2, [pc, #56]	; (8001000 <HAL_MspInit+0x5c>)
 8000fc8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fcc:	61d3      	str	r3, [r2, #28]
 8000fce:	4b0c      	ldr	r3, [pc, #48]	; (8001000 <HAL_MspInit+0x5c>)
 8000fd0:	69db      	ldr	r3, [r3, #28]
 8000fd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fd6:	607b      	str	r3, [r7, #4]
 8000fd8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000fda:	4b0a      	ldr	r3, [pc, #40]	; (8001004 <HAL_MspInit+0x60>)
 8000fdc:	685b      	ldr	r3, [r3, #4]
 8000fde:	60fb      	str	r3, [r7, #12]
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000fe6:	60fb      	str	r3, [r7, #12]
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000fee:	60fb      	str	r3, [r7, #12]
 8000ff0:	4a04      	ldr	r2, [pc, #16]	; (8001004 <HAL_MspInit+0x60>)
 8000ff2:	68fb      	ldr	r3, [r7, #12]
 8000ff4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ff6:	bf00      	nop
 8000ff8:	3714      	adds	r7, #20
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bc80      	pop	{r7}
 8000ffe:	4770      	bx	lr
 8001000:	40021000 	.word	0x40021000
 8001004:	40010000 	.word	0x40010000

08001008 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b084      	sub	sp, #16
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001018:	d113      	bne.n	8001042 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800101a:	4b0c      	ldr	r3, [pc, #48]	; (800104c <HAL_TIM_Base_MspInit+0x44>)
 800101c:	69db      	ldr	r3, [r3, #28]
 800101e:	4a0b      	ldr	r2, [pc, #44]	; (800104c <HAL_TIM_Base_MspInit+0x44>)
 8001020:	f043 0301 	orr.w	r3, r3, #1
 8001024:	61d3      	str	r3, [r2, #28]
 8001026:	4b09      	ldr	r3, [pc, #36]	; (800104c <HAL_TIM_Base_MspInit+0x44>)
 8001028:	69db      	ldr	r3, [r3, #28]
 800102a:	f003 0301 	and.w	r3, r3, #1
 800102e:	60fb      	str	r3, [r7, #12]
 8001030:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001032:	2200      	movs	r2, #0
 8001034:	2100      	movs	r1, #0
 8001036:	201c      	movs	r0, #28
 8001038:	f001 facd 	bl	80025d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800103c:	201c      	movs	r0, #28
 800103e:	f001 fae6 	bl	800260e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001042:	bf00      	nop
 8001044:	3710      	adds	r7, #16
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
 800104a:	bf00      	nop
 800104c:	40021000 	.word	0x40021000

08001050 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001050:	b480      	push	{r7}
 8001052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001054:	e7fe      	b.n	8001054 <NMI_Handler+0x4>

08001056 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001056:	b480      	push	{r7}
 8001058:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800105a:	e7fe      	b.n	800105a <HardFault_Handler+0x4>

0800105c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800105c:	b480      	push	{r7}
 800105e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001060:	e7fe      	b.n	8001060 <MemManage_Handler+0x4>

08001062 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001062:	b480      	push	{r7}
 8001064:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001066:	e7fe      	b.n	8001066 <BusFault_Handler+0x4>

08001068 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001068:	b480      	push	{r7}
 800106a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800106c:	e7fe      	b.n	800106c <UsageFault_Handler+0x4>

0800106e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800106e:	b480      	push	{r7}
 8001070:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001072:	bf00      	nop
 8001074:	46bd      	mov	sp, r7
 8001076:	bc80      	pop	{r7}
 8001078:	4770      	bx	lr

0800107a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800107a:	b480      	push	{r7}
 800107c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800107e:	bf00      	nop
 8001080:	46bd      	mov	sp, r7
 8001082:	bc80      	pop	{r7}
 8001084:	4770      	bx	lr

08001086 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001086:	b480      	push	{r7}
 8001088:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800108a:	bf00      	nop
 800108c:	46bd      	mov	sp, r7
 800108e:	bc80      	pop	{r7}
 8001090:	4770      	bx	lr

08001092 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001092:	b580      	push	{r7, lr}
 8001094:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001096:	f001 f9ab 	bl	80023f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800109a:	bf00      	nop
 800109c:	bd80      	pop	{r7, pc}
	...

080010a0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80010a4:	4802      	ldr	r0, [pc, #8]	; (80010b0 <TIM2_IRQHandler+0x10>)
 80010a6:	f002 f907 	bl	80032b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80010aa:	bf00      	nop
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop
 80010b0:	200000f0 	.word	0x200000f0

080010b4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80010b4:	b480      	push	{r7}
 80010b6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010b8:	bf00      	nop
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bc80      	pop	{r7}
 80010be:	4770      	bx	lr

080010c0 <fsm_traffic_config>:
int set_buff=0;
int num_buffer=0;
int red_set = 0, gre_set = 0, yel_set = 0;
int display_index=0;

void fsm_traffic_config(){
 80010c0:	b580      	push	{r7, lr}
 80010c2:	af00      	add	r7, sp, #0
	switch(status){
 80010c4:	4bba      	ldr	r3, [pc, #744]	; (80013b0 <fsm_traffic_config+0x2f0>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	3b0a      	subs	r3, #10
 80010ca:	2b03      	cmp	r3, #3
 80010cc:	f200 82dd 	bhi.w	800168a <fsm_traffic_config+0x5ca>
 80010d0:	a201      	add	r2, pc, #4	; (adr r2, 80010d8 <fsm_traffic_config+0x18>)
 80010d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010d6:	bf00      	nop
 80010d8:	080010e9 	.word	0x080010e9
 80010dc:	08001175 	.word	0x08001175
 80010e0:	08001303 	.word	0x08001303
 80010e4:	080014bd 	.word	0x080014bd
	case SET_INIT:
		HAL_GPIO_WritePin(GPIOA, EN0_Pin, GPIO_PIN_SET);
 80010e8:	2201      	movs	r2, #1
 80010ea:	2140      	movs	r1, #64	; 0x40
 80010ec:	48b1      	ldr	r0, [pc, #708]	; (80013b4 <fsm_traffic_config+0x2f4>)
 80010ee:	f001 fc3a 	bl	8002966 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, EN1_Pin, GPIO_PIN_SET);
 80010f2:	2201      	movs	r2, #1
 80010f4:	2180      	movs	r1, #128	; 0x80
 80010f6:	48af      	ldr	r0, [pc, #700]	; (80013b4 <fsm_traffic_config+0x2f4>)
 80010f8:	f001 fc35 	bl	8002966 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, EN2_Pin, GPIO_PIN_SET);
 80010fc:	2201      	movs	r2, #1
 80010fe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001102:	48ac      	ldr	r0, [pc, #688]	; (80013b4 <fsm_traffic_config+0x2f4>)
 8001104:	f001 fc2f 	bl	8002966 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, EN3_Pin, GPIO_PIN_SET);
 8001108:	2201      	movs	r2, #1
 800110a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800110e:	48a9      	ldr	r0, [pc, #676]	; (80013b4 <fsm_traffic_config+0x2f4>)
 8001110:	f001 fc29 	bl	8002966 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, GPIO_PIN_RESET);
 8001114:	2200      	movs	r2, #0
 8001116:	2180      	movs	r1, #128	; 0x80
 8001118:	48a7      	ldr	r0, [pc, #668]	; (80013b8 <fsm_traffic_config+0x2f8>)
 800111a:	f001 fc24 	bl	8002966 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(YEL1_GPIO_Port, YEL1_Pin, GPIO_PIN_RESET);
 800111e:	2200      	movs	r2, #0
 8001120:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001124:	48a4      	ldr	r0, [pc, #656]	; (80013b8 <fsm_traffic_config+0x2f8>)
 8001126:	f001 fc1e 	bl	8002966 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GRE1_GPIO_Port, GRE1_Pin, GPIO_PIN_RESET);
 800112a:	2200      	movs	r2, #0
 800112c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001130:	48a1      	ldr	r0, [pc, #644]	; (80013b8 <fsm_traffic_config+0x2f8>)
 8001132:	f001 fc18 	bl	8002966 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, GPIO_PIN_RESET);
 8001136:	2200      	movs	r2, #0
 8001138:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800113c:	489e      	ldr	r0, [pc, #632]	; (80013b8 <fsm_traffic_config+0x2f8>)
 800113e:	f001 fc12 	bl	8002966 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(YEL2_GPIO_Port, YEL2_Pin, GPIO_PIN_RESET);
 8001142:	2200      	movs	r2, #0
 8001144:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001148:	489b      	ldr	r0, [pc, #620]	; (80013b8 <fsm_traffic_config+0x2f8>)
 800114a:	f001 fc0c 	bl	8002966 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GRE2_GPIO_Port, GRE2_Pin, GPIO_PIN_RESET);
 800114e:	2200      	movs	r2, #0
 8001150:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001154:	4898      	ldr	r0, [pc, #608]	; (80013b8 <fsm_traffic_config+0x2f8>)
 8001156:	f001 fc06 	bl	8002966 <HAL_GPIO_WritePin>

		status = MODE2;
 800115a:	4b95      	ldr	r3, [pc, #596]	; (80013b0 <fsm_traffic_config+0x2f0>)
 800115c:	220b      	movs	r2, #11
 800115e:	601a      	str	r2, [r3, #0]
		setTimer2(50);
 8001160:	2032      	movs	r0, #50	; 0x32
 8001162:	f7ff fe29 	bl	8000db8 <setTimer2>
		setTimer3(100);
 8001166:	2064      	movs	r0, #100	; 0x64
 8001168:	f7ff fe3a 	bl	8000de0 <setTimer3>
		setTimer5(20);  // SỬA TỪ 25ms XUỐNG 20ms
 800116c:	2014      	movs	r0, #20
 800116e:	f7ff fe5f 	bl	8000e30 <setTimer5>
		break;
 8001172:	e291      	b.n	8001698 <fsm_traffic_config+0x5d8>
	case MODE2:
		if(timer2_flag==1){
 8001174:	4b91      	ldr	r3, [pc, #580]	; (80013bc <fsm_traffic_config+0x2fc>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	2b01      	cmp	r3, #1
 800117a:	d10b      	bne.n	8001194 <fsm_traffic_config+0xd4>
			HAL_GPIO_TogglePin(RED1_GPIO_Port, RED1_Pin);
 800117c:	2180      	movs	r1, #128	; 0x80
 800117e:	488e      	ldr	r0, [pc, #568]	; (80013b8 <fsm_traffic_config+0x2f8>)
 8001180:	f001 fc09 	bl	8002996 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(RED2_GPIO_Port, RED2_Pin);
 8001184:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001188:	488b      	ldr	r0, [pc, #556]	; (80013b8 <fsm_traffic_config+0x2f8>)
 800118a:	f001 fc04 	bl	8002996 <HAL_GPIO_TogglePin>
			setTimer2(50);
 800118e:	2032      	movs	r0, #50	; 0x32
 8001190:	f7ff fe12 	bl	8000db8 <setTimer2>
		}
		if(timer5_flag==1){
 8001194:	4b8a      	ldr	r3, [pc, #552]	; (80013c0 <fsm_traffic_config+0x300>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	2b01      	cmp	r3, #1
 800119a:	f040 8081 	bne.w	80012a0 <fsm_traffic_config+0x1e0>
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin,  SET);
 800119e:	2201      	movs	r2, #1
 80011a0:	2140      	movs	r1, #64	; 0x40
 80011a2:	4884      	ldr	r0, [pc, #528]	; (80013b4 <fsm_traffic_config+0x2f4>)
 80011a4:	f001 fbdf 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin,  SET);
 80011a8:	2201      	movs	r2, #1
 80011aa:	2180      	movs	r1, #128	; 0x80
 80011ac:	4881      	ldr	r0, [pc, #516]	; (80013b4 <fsm_traffic_config+0x2f4>)
 80011ae:	f001 fbda 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin,  SET);
 80011b2:	2201      	movs	r2, #1
 80011b4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011b8:	487e      	ldr	r0, [pc, #504]	; (80013b4 <fsm_traffic_config+0x2f4>)
 80011ba:	f001 fbd4 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin,  SET);
 80011be:	2201      	movs	r2, #1
 80011c0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80011c4:	487b      	ldr	r0, [pc, #492]	; (80013b4 <fsm_traffic_config+0x2f4>)
 80011c6:	f001 fbce 	bl	8002966 <HAL_GPIO_WritePin>

			switch(display_index){
 80011ca:	4b7e      	ldr	r3, [pc, #504]	; (80013c4 <fsm_traffic_config+0x304>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	2b03      	cmp	r3, #3
 80011d0:	d857      	bhi.n	8001282 <fsm_traffic_config+0x1c2>
 80011d2:	a201      	add	r2, pc, #4	; (adr r2, 80011d8 <fsm_traffic_config+0x118>)
 80011d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011d8:	080011e9 	.word	0x080011e9
 80011dc:	08001205 	.word	0x08001205
 80011e0:	08001221 	.word	0x08001221
 80011e4:	0800124d 	.word	0x0800124d
			case 0:
				num_buffer = 0;
 80011e8:	4b77      	ldr	r3, [pc, #476]	; (80013c8 <fsm_traffic_config+0x308>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	601a      	str	r2, [r3, #0]
				displayDigit(num_buffer);
 80011ee:	4b76      	ldr	r3, [pc, #472]	; (80013c8 <fsm_traffic_config+0x308>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	4618      	mov	r0, r3
 80011f4:	f7ff fc1a 	bl	8000a2c <displayDigit>
				HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin,  RESET);
 80011f8:	2200      	movs	r2, #0
 80011fa:	2140      	movs	r1, #64	; 0x40
 80011fc:	486d      	ldr	r0, [pc, #436]	; (80013b4 <fsm_traffic_config+0x2f4>)
 80011fe:	f001 fbb2 	bl	8002966 <HAL_GPIO_WritePin>
				break;
 8001202:	e03e      	b.n	8001282 <fsm_traffic_config+0x1c2>
			case 1:
				num_buffer = 2;
 8001204:	4b70      	ldr	r3, [pc, #448]	; (80013c8 <fsm_traffic_config+0x308>)
 8001206:	2202      	movs	r2, #2
 8001208:	601a      	str	r2, [r3, #0]
				displayDigit(num_buffer);
 800120a:	4b6f      	ldr	r3, [pc, #444]	; (80013c8 <fsm_traffic_config+0x308>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	4618      	mov	r0, r3
 8001210:	f7ff fc0c 	bl	8000a2c <displayDigit>
				HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin,  RESET);
 8001214:	2200      	movs	r2, #0
 8001216:	2180      	movs	r1, #128	; 0x80
 8001218:	4866      	ldr	r0, [pc, #408]	; (80013b4 <fsm_traffic_config+0x2f4>)
 800121a:	f001 fba4 	bl	8002966 <HAL_GPIO_WritePin>
				break;
 800121e:	e030      	b.n	8001282 <fsm_traffic_config+0x1c2>
			case 2:
				num_buffer = set_buff/10;
 8001220:	4b6a      	ldr	r3, [pc, #424]	; (80013cc <fsm_traffic_config+0x30c>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	4a6a      	ldr	r2, [pc, #424]	; (80013d0 <fsm_traffic_config+0x310>)
 8001226:	fb82 1203 	smull	r1, r2, r2, r3
 800122a:	1092      	asrs	r2, r2, #2
 800122c:	17db      	asrs	r3, r3, #31
 800122e:	1ad3      	subs	r3, r2, r3
 8001230:	4a65      	ldr	r2, [pc, #404]	; (80013c8 <fsm_traffic_config+0x308>)
 8001232:	6013      	str	r3, [r2, #0]
				displayDigit(num_buffer);
 8001234:	4b64      	ldr	r3, [pc, #400]	; (80013c8 <fsm_traffic_config+0x308>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	4618      	mov	r0, r3
 800123a:	f7ff fbf7 	bl	8000a2c <displayDigit>
				HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin,  RESET);
 800123e:	2200      	movs	r2, #0
 8001240:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001244:	485b      	ldr	r0, [pc, #364]	; (80013b4 <fsm_traffic_config+0x2f4>)
 8001246:	f001 fb8e 	bl	8002966 <HAL_GPIO_WritePin>
				break;
 800124a:	e01a      	b.n	8001282 <fsm_traffic_config+0x1c2>
			case 3:
				num_buffer = set_buff%10;
 800124c:	4b5f      	ldr	r3, [pc, #380]	; (80013cc <fsm_traffic_config+0x30c>)
 800124e:	6819      	ldr	r1, [r3, #0]
 8001250:	4b5f      	ldr	r3, [pc, #380]	; (80013d0 <fsm_traffic_config+0x310>)
 8001252:	fb83 2301 	smull	r2, r3, r3, r1
 8001256:	109a      	asrs	r2, r3, #2
 8001258:	17cb      	asrs	r3, r1, #31
 800125a:	1ad2      	subs	r2, r2, r3
 800125c:	4613      	mov	r3, r2
 800125e:	009b      	lsls	r3, r3, #2
 8001260:	4413      	add	r3, r2
 8001262:	005b      	lsls	r3, r3, #1
 8001264:	1aca      	subs	r2, r1, r3
 8001266:	4b58      	ldr	r3, [pc, #352]	; (80013c8 <fsm_traffic_config+0x308>)
 8001268:	601a      	str	r2, [r3, #0]
				displayDigit(num_buffer);
 800126a:	4b57      	ldr	r3, [pc, #348]	; (80013c8 <fsm_traffic_config+0x308>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	4618      	mov	r0, r3
 8001270:	f7ff fbdc 	bl	8000a2c <displayDigit>
				HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin,  RESET);
 8001274:	2200      	movs	r2, #0
 8001276:	f44f 7100 	mov.w	r1, #512	; 0x200
 800127a:	484e      	ldr	r0, [pc, #312]	; (80013b4 <fsm_traffic_config+0x2f4>)
 800127c:	f001 fb73 	bl	8002966 <HAL_GPIO_WritePin>
				break;
 8001280:	bf00      	nop
			}
			display_index = (display_index + 1) % 4;
 8001282:	4b50      	ldr	r3, [pc, #320]	; (80013c4 <fsm_traffic_config+0x304>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	3301      	adds	r3, #1
 8001288:	425a      	negs	r2, r3
 800128a:	f003 0303 	and.w	r3, r3, #3
 800128e:	f002 0203 	and.w	r2, r2, #3
 8001292:	bf58      	it	pl
 8001294:	4253      	negpl	r3, r2
 8001296:	4a4b      	ldr	r2, [pc, #300]	; (80013c4 <fsm_traffic_config+0x304>)
 8001298:	6013      	str	r3, [r2, #0]
			setTimer5(20);  // SỬA TỪ 25ms XUỐNG 20ms
 800129a:	2014      	movs	r0, #20
 800129c:	f7ff fdc8 	bl	8000e30 <setTimer5>
		}
		if(isButton1Press() == 1){
 80012a0:	f7fe ff54 	bl	800014c <isButton1Press>
 80012a4:	4603      	mov	r3, r0
 80012a6:	2b01      	cmp	r3, #1
 80012a8:	d113      	bne.n	80012d2 <fsm_traffic_config+0x212>
			HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, GPIO_PIN_RESET);
 80012aa:	2200      	movs	r2, #0
 80012ac:	2180      	movs	r1, #128	; 0x80
 80012ae:	4842      	ldr	r0, [pc, #264]	; (80013b8 <fsm_traffic_config+0x2f8>)
 80012b0:	f001 fb59 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, GPIO_PIN_RESET);
 80012b4:	2200      	movs	r2, #0
 80012b6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80012ba:	483f      	ldr	r0, [pc, #252]	; (80013b8 <fsm_traffic_config+0x2f8>)
 80012bc:	f001 fb53 	bl	8002966 <HAL_GPIO_WritePin>
			set_buff=0;
 80012c0:	4b42      	ldr	r3, [pc, #264]	; (80013cc <fsm_traffic_config+0x30c>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	601a      	str	r2, [r3, #0]
			display_index=0;
 80012c6:	4b3f      	ldr	r3, [pc, #252]	; (80013c4 <fsm_traffic_config+0x304>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	601a      	str	r2, [r3, #0]
			status = MODE3;
 80012cc:	4b38      	ldr	r3, [pc, #224]	; (80013b0 <fsm_traffic_config+0x2f0>)
 80012ce:	220c      	movs	r2, #12
 80012d0:	601a      	str	r2, [r3, #0]
		}
		if(isButton2Press() ==1){
 80012d2:	f7fe ff4d 	bl	8000170 <isButton2Press>
 80012d6:	4603      	mov	r3, r0
 80012d8:	2b01      	cmp	r3, #1
 80012da:	d104      	bne.n	80012e6 <fsm_traffic_config+0x226>
			set_buff+=1;
 80012dc:	4b3b      	ldr	r3, [pc, #236]	; (80013cc <fsm_traffic_config+0x30c>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	3301      	adds	r3, #1
 80012e2:	4a3a      	ldr	r2, [pc, #232]	; (80013cc <fsm_traffic_config+0x30c>)
 80012e4:	6013      	str	r3, [r2, #0]
		}
		if(isButton3Press() ==1){
 80012e6:	f7fe ff55 	bl	8000194 <isButton3Press>
 80012ea:	4603      	mov	r3, r0
 80012ec:	2b01      	cmp	r3, #1
 80012ee:	f040 81ce 	bne.w	800168e <fsm_traffic_config+0x5ce>
			red_set = set_buff;
 80012f2:	4b36      	ldr	r3, [pc, #216]	; (80013cc <fsm_traffic_config+0x30c>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	4a37      	ldr	r2, [pc, #220]	; (80013d4 <fsm_traffic_config+0x314>)
 80012f8:	6013      	str	r3, [r2, #0]
			set_buff = 0;
 80012fa:	4b34      	ldr	r3, [pc, #208]	; (80013cc <fsm_traffic_config+0x30c>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	601a      	str	r2, [r3, #0]
		}
		break;
 8001300:	e1c5      	b.n	800168e <fsm_traffic_config+0x5ce>
	case MODE3:
		if(timer2_flag==1){
 8001302:	4b2e      	ldr	r3, [pc, #184]	; (80013bc <fsm_traffic_config+0x2fc>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	2b01      	cmp	r3, #1
 8001308:	d10c      	bne.n	8001324 <fsm_traffic_config+0x264>
			HAL_GPIO_TogglePin(YEL1_GPIO_Port, YEL1_Pin);
 800130a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800130e:	482a      	ldr	r0, [pc, #168]	; (80013b8 <fsm_traffic_config+0x2f8>)
 8001310:	f001 fb41 	bl	8002996 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(YEL2_GPIO_Port, YEL2_Pin);
 8001314:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001318:	4827      	ldr	r0, [pc, #156]	; (80013b8 <fsm_traffic_config+0x2f8>)
 800131a:	f001 fb3c 	bl	8002996 <HAL_GPIO_TogglePin>
			setTimer2(50);
 800131e:	2032      	movs	r0, #50	; 0x32
 8001320:	f7ff fd4a 	bl	8000db8 <setTimer2>
		}
		if(timer5_flag==1){
 8001324:	4b26      	ldr	r3, [pc, #152]	; (80013c0 <fsm_traffic_config+0x300>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	2b01      	cmp	r3, #1
 800132a:	f040 8095 	bne.w	8001458 <fsm_traffic_config+0x398>
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin,  SET);
 800132e:	2201      	movs	r2, #1
 8001330:	2140      	movs	r1, #64	; 0x40
 8001332:	4820      	ldr	r0, [pc, #128]	; (80013b4 <fsm_traffic_config+0x2f4>)
 8001334:	f001 fb17 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin,  SET);
 8001338:	2201      	movs	r2, #1
 800133a:	2180      	movs	r1, #128	; 0x80
 800133c:	481d      	ldr	r0, [pc, #116]	; (80013b4 <fsm_traffic_config+0x2f4>)
 800133e:	f001 fb12 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin,  SET);
 8001342:	2201      	movs	r2, #1
 8001344:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001348:	481a      	ldr	r0, [pc, #104]	; (80013b4 <fsm_traffic_config+0x2f4>)
 800134a:	f001 fb0c 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin,  SET);
 800134e:	2201      	movs	r2, #1
 8001350:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001354:	4817      	ldr	r0, [pc, #92]	; (80013b4 <fsm_traffic_config+0x2f4>)
 8001356:	f001 fb06 	bl	8002966 <HAL_GPIO_WritePin>

			switch(display_index){
 800135a:	4b1a      	ldr	r3, [pc, #104]	; (80013c4 <fsm_traffic_config+0x304>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	2b03      	cmp	r3, #3
 8001360:	d86b      	bhi.n	800143a <fsm_traffic_config+0x37a>
 8001362:	a201      	add	r2, pc, #4	; (adr r2, 8001368 <fsm_traffic_config+0x2a8>)
 8001364:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001368:	08001379 	.word	0x08001379
 800136c:	08001395 	.word	0x08001395
 8001370:	080013d9 	.word	0x080013d9
 8001374:	08001405 	.word	0x08001405
			case 0:
				num_buffer = 0;
 8001378:	4b13      	ldr	r3, [pc, #76]	; (80013c8 <fsm_traffic_config+0x308>)
 800137a:	2200      	movs	r2, #0
 800137c:	601a      	str	r2, [r3, #0]
				displayDigit(num_buffer);
 800137e:	4b12      	ldr	r3, [pc, #72]	; (80013c8 <fsm_traffic_config+0x308>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	4618      	mov	r0, r3
 8001384:	f7ff fb52 	bl	8000a2c <displayDigit>
				HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin,  RESET);
 8001388:	2200      	movs	r2, #0
 800138a:	2140      	movs	r1, #64	; 0x40
 800138c:	4809      	ldr	r0, [pc, #36]	; (80013b4 <fsm_traffic_config+0x2f4>)
 800138e:	f001 faea 	bl	8002966 <HAL_GPIO_WritePin>
				break;
 8001392:	e052      	b.n	800143a <fsm_traffic_config+0x37a>
			case 1:
				num_buffer = 3;
 8001394:	4b0c      	ldr	r3, [pc, #48]	; (80013c8 <fsm_traffic_config+0x308>)
 8001396:	2203      	movs	r2, #3
 8001398:	601a      	str	r2, [r3, #0]
				displayDigit(num_buffer);
 800139a:	4b0b      	ldr	r3, [pc, #44]	; (80013c8 <fsm_traffic_config+0x308>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	4618      	mov	r0, r3
 80013a0:	f7ff fb44 	bl	8000a2c <displayDigit>
				HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin,  RESET);
 80013a4:	2200      	movs	r2, #0
 80013a6:	2180      	movs	r1, #128	; 0x80
 80013a8:	4802      	ldr	r0, [pc, #8]	; (80013b4 <fsm_traffic_config+0x2f4>)
 80013aa:	f001 fadc 	bl	8002966 <HAL_GPIO_WritePin>
				break;
 80013ae:	e044      	b.n	800143a <fsm_traffic_config+0x37a>
 80013b0:	2000007c 	.word	0x2000007c
 80013b4:	40010800 	.word	0x40010800
 80013b8:	40010c00 	.word	0x40010c00
 80013bc:	20000090 	.word	0x20000090
 80013c0:	200000a8 	.word	0x200000a8
 80013c4:	200000d8 	.word	0x200000d8
 80013c8:	200000c8 	.word	0x200000c8
 80013cc:	200000c4 	.word	0x200000c4
 80013d0:	66666667 	.word	0x66666667
 80013d4:	200000cc 	.word	0x200000cc
			case 2:
				num_buffer = set_buff/10;
 80013d8:	4bb0      	ldr	r3, [pc, #704]	; (800169c <fsm_traffic_config+0x5dc>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	4ab0      	ldr	r2, [pc, #704]	; (80016a0 <fsm_traffic_config+0x5e0>)
 80013de:	fb82 1203 	smull	r1, r2, r2, r3
 80013e2:	1092      	asrs	r2, r2, #2
 80013e4:	17db      	asrs	r3, r3, #31
 80013e6:	1ad3      	subs	r3, r2, r3
 80013e8:	4aae      	ldr	r2, [pc, #696]	; (80016a4 <fsm_traffic_config+0x5e4>)
 80013ea:	6013      	str	r3, [r2, #0]
				displayDigit(num_buffer);
 80013ec:	4bad      	ldr	r3, [pc, #692]	; (80016a4 <fsm_traffic_config+0x5e4>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	4618      	mov	r0, r3
 80013f2:	f7ff fb1b 	bl	8000a2c <displayDigit>
				HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin,  RESET);
 80013f6:	2200      	movs	r2, #0
 80013f8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013fc:	48aa      	ldr	r0, [pc, #680]	; (80016a8 <fsm_traffic_config+0x5e8>)
 80013fe:	f001 fab2 	bl	8002966 <HAL_GPIO_WritePin>
				break;
 8001402:	e01a      	b.n	800143a <fsm_traffic_config+0x37a>
			case 3:
				num_buffer = set_buff%10;
 8001404:	4ba5      	ldr	r3, [pc, #660]	; (800169c <fsm_traffic_config+0x5dc>)
 8001406:	6819      	ldr	r1, [r3, #0]
 8001408:	4ba5      	ldr	r3, [pc, #660]	; (80016a0 <fsm_traffic_config+0x5e0>)
 800140a:	fb83 2301 	smull	r2, r3, r3, r1
 800140e:	109a      	asrs	r2, r3, #2
 8001410:	17cb      	asrs	r3, r1, #31
 8001412:	1ad2      	subs	r2, r2, r3
 8001414:	4613      	mov	r3, r2
 8001416:	009b      	lsls	r3, r3, #2
 8001418:	4413      	add	r3, r2
 800141a:	005b      	lsls	r3, r3, #1
 800141c:	1aca      	subs	r2, r1, r3
 800141e:	4ba1      	ldr	r3, [pc, #644]	; (80016a4 <fsm_traffic_config+0x5e4>)
 8001420:	601a      	str	r2, [r3, #0]
				displayDigit(num_buffer);
 8001422:	4ba0      	ldr	r3, [pc, #640]	; (80016a4 <fsm_traffic_config+0x5e4>)
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	4618      	mov	r0, r3
 8001428:	f7ff fb00 	bl	8000a2c <displayDigit>
				HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin,  RESET);
 800142c:	2200      	movs	r2, #0
 800142e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001432:	489d      	ldr	r0, [pc, #628]	; (80016a8 <fsm_traffic_config+0x5e8>)
 8001434:	f001 fa97 	bl	8002966 <HAL_GPIO_WritePin>
				break;
 8001438:	bf00      	nop
			}
			display_index = (display_index + 1) % 4;
 800143a:	4b9c      	ldr	r3, [pc, #624]	; (80016ac <fsm_traffic_config+0x5ec>)
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	3301      	adds	r3, #1
 8001440:	425a      	negs	r2, r3
 8001442:	f003 0303 	and.w	r3, r3, #3
 8001446:	f002 0203 	and.w	r2, r2, #3
 800144a:	bf58      	it	pl
 800144c:	4253      	negpl	r3, r2
 800144e:	4a97      	ldr	r2, [pc, #604]	; (80016ac <fsm_traffic_config+0x5ec>)
 8001450:	6013      	str	r3, [r2, #0]
			setTimer5(20);  // SỬA TỪ 25ms XUỐNG 20ms
 8001452:	2014      	movs	r0, #20
 8001454:	f7ff fcec 	bl	8000e30 <setTimer5>
		}
		if(isButton1Press() == 1){
 8001458:	f7fe fe78 	bl	800014c <isButton1Press>
 800145c:	4603      	mov	r3, r0
 800145e:	2b01      	cmp	r3, #1
 8001460:	d114      	bne.n	800148c <fsm_traffic_config+0x3cc>
			HAL_GPIO_WritePin(YEL1_GPIO_Port, YEL1_Pin, GPIO_PIN_RESET);
 8001462:	2200      	movs	r2, #0
 8001464:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001468:	4891      	ldr	r0, [pc, #580]	; (80016b0 <fsm_traffic_config+0x5f0>)
 800146a:	f001 fa7c 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YEL2_GPIO_Port, YEL2_Pin, GPIO_PIN_RESET);
 800146e:	2200      	movs	r2, #0
 8001470:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001474:	488e      	ldr	r0, [pc, #568]	; (80016b0 <fsm_traffic_config+0x5f0>)
 8001476:	f001 fa76 	bl	8002966 <HAL_GPIO_WritePin>
			status = MODE4;
 800147a:	4b8e      	ldr	r3, [pc, #568]	; (80016b4 <fsm_traffic_config+0x5f4>)
 800147c:	220d      	movs	r2, #13
 800147e:	601a      	str	r2, [r3, #0]
			set_buff=0;
 8001480:	4b86      	ldr	r3, [pc, #536]	; (800169c <fsm_traffic_config+0x5dc>)
 8001482:	2200      	movs	r2, #0
 8001484:	601a      	str	r2, [r3, #0]
			display_index=0;
 8001486:	4b89      	ldr	r3, [pc, #548]	; (80016ac <fsm_traffic_config+0x5ec>)
 8001488:	2200      	movs	r2, #0
 800148a:	601a      	str	r2, [r3, #0]
		}
		if(isButton2Press() ==1){
 800148c:	f7fe fe70 	bl	8000170 <isButton2Press>
 8001490:	4603      	mov	r3, r0
 8001492:	2b01      	cmp	r3, #1
 8001494:	d104      	bne.n	80014a0 <fsm_traffic_config+0x3e0>
			set_buff+=1;
 8001496:	4b81      	ldr	r3, [pc, #516]	; (800169c <fsm_traffic_config+0x5dc>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	3301      	adds	r3, #1
 800149c:	4a7f      	ldr	r2, [pc, #508]	; (800169c <fsm_traffic_config+0x5dc>)
 800149e:	6013      	str	r3, [r2, #0]
		}
		if(isButton3Press() ==1){
 80014a0:	f7fe fe78 	bl	8000194 <isButton3Press>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b01      	cmp	r3, #1
 80014a8:	f040 80f3 	bne.w	8001692 <fsm_traffic_config+0x5d2>
			yel_set = set_buff;
 80014ac:	4b7b      	ldr	r3, [pc, #492]	; (800169c <fsm_traffic_config+0x5dc>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	4a81      	ldr	r2, [pc, #516]	; (80016b8 <fsm_traffic_config+0x5f8>)
 80014b2:	6013      	str	r3, [r2, #0]
			set_buff = 0;
 80014b4:	4b79      	ldr	r3, [pc, #484]	; (800169c <fsm_traffic_config+0x5dc>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	601a      	str	r2, [r3, #0]
		}
		break;
 80014ba:	e0ea      	b.n	8001692 <fsm_traffic_config+0x5d2>
	case MODE4:
		if(timer2_flag==1){
 80014bc:	4b7f      	ldr	r3, [pc, #508]	; (80016bc <fsm_traffic_config+0x5fc>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	2b01      	cmp	r3, #1
 80014c2:	d10c      	bne.n	80014de <fsm_traffic_config+0x41e>
			HAL_GPIO_TogglePin(GRE1_GPIO_Port, GRE1_Pin);
 80014c4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80014c8:	4879      	ldr	r0, [pc, #484]	; (80016b0 <fsm_traffic_config+0x5f0>)
 80014ca:	f001 fa64 	bl	8002996 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(GRE2_GPIO_Port, GRE2_Pin);
 80014ce:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014d2:	4877      	ldr	r0, [pc, #476]	; (80016b0 <fsm_traffic_config+0x5f0>)
 80014d4:	f001 fa5f 	bl	8002996 <HAL_GPIO_TogglePin>
			setTimer2(50);
 80014d8:	2032      	movs	r0, #50	; 0x32
 80014da:	f7ff fc6d 	bl	8000db8 <setTimer2>
		}
		if(timer5_flag==1){
 80014de:	4b78      	ldr	r3, [pc, #480]	; (80016c0 <fsm_traffic_config+0x600>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	2b01      	cmp	r3, #1
 80014e4:	f040 8082 	bne.w	80015ec <fsm_traffic_config+0x52c>
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin,  SET);
 80014e8:	2201      	movs	r2, #1
 80014ea:	2140      	movs	r1, #64	; 0x40
 80014ec:	486e      	ldr	r0, [pc, #440]	; (80016a8 <fsm_traffic_config+0x5e8>)
 80014ee:	f001 fa3a 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin,  SET);
 80014f2:	2201      	movs	r2, #1
 80014f4:	2180      	movs	r1, #128	; 0x80
 80014f6:	486c      	ldr	r0, [pc, #432]	; (80016a8 <fsm_traffic_config+0x5e8>)
 80014f8:	f001 fa35 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin,  SET);
 80014fc:	2201      	movs	r2, #1
 80014fe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001502:	4869      	ldr	r0, [pc, #420]	; (80016a8 <fsm_traffic_config+0x5e8>)
 8001504:	f001 fa2f 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin,  SET);
 8001508:	2201      	movs	r2, #1
 800150a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800150e:	4866      	ldr	r0, [pc, #408]	; (80016a8 <fsm_traffic_config+0x5e8>)
 8001510:	f001 fa29 	bl	8002966 <HAL_GPIO_WritePin>

			switch(display_index){
 8001514:	4b65      	ldr	r3, [pc, #404]	; (80016ac <fsm_traffic_config+0x5ec>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	2b03      	cmp	r3, #3
 800151a:	d858      	bhi.n	80015ce <fsm_traffic_config+0x50e>
 800151c:	a201      	add	r2, pc, #4	; (adr r2, 8001524 <fsm_traffic_config+0x464>)
 800151e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001522:	bf00      	nop
 8001524:	08001535 	.word	0x08001535
 8001528:	08001551 	.word	0x08001551
 800152c:	0800156d 	.word	0x0800156d
 8001530:	08001599 	.word	0x08001599
			case 0:
				num_buffer = 0;
 8001534:	4b5b      	ldr	r3, [pc, #364]	; (80016a4 <fsm_traffic_config+0x5e4>)
 8001536:	2200      	movs	r2, #0
 8001538:	601a      	str	r2, [r3, #0]
				displayDigit(num_buffer);
 800153a:	4b5a      	ldr	r3, [pc, #360]	; (80016a4 <fsm_traffic_config+0x5e4>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	4618      	mov	r0, r3
 8001540:	f7ff fa74 	bl	8000a2c <displayDigit>
				HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin,  RESET);
 8001544:	2200      	movs	r2, #0
 8001546:	2140      	movs	r1, #64	; 0x40
 8001548:	4857      	ldr	r0, [pc, #348]	; (80016a8 <fsm_traffic_config+0x5e8>)
 800154a:	f001 fa0c 	bl	8002966 <HAL_GPIO_WritePin>
				break;
 800154e:	e03e      	b.n	80015ce <fsm_traffic_config+0x50e>
			case 1:
				num_buffer = 4;
 8001550:	4b54      	ldr	r3, [pc, #336]	; (80016a4 <fsm_traffic_config+0x5e4>)
 8001552:	2204      	movs	r2, #4
 8001554:	601a      	str	r2, [r3, #0]
				displayDigit(num_buffer);
 8001556:	4b53      	ldr	r3, [pc, #332]	; (80016a4 <fsm_traffic_config+0x5e4>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	4618      	mov	r0, r3
 800155c:	f7ff fa66 	bl	8000a2c <displayDigit>
				HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin,  RESET);
 8001560:	2200      	movs	r2, #0
 8001562:	2180      	movs	r1, #128	; 0x80
 8001564:	4850      	ldr	r0, [pc, #320]	; (80016a8 <fsm_traffic_config+0x5e8>)
 8001566:	f001 f9fe 	bl	8002966 <HAL_GPIO_WritePin>
				break;
 800156a:	e030      	b.n	80015ce <fsm_traffic_config+0x50e>
			case 2:
				num_buffer = set_buff/10;
 800156c:	4b4b      	ldr	r3, [pc, #300]	; (800169c <fsm_traffic_config+0x5dc>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	4a4b      	ldr	r2, [pc, #300]	; (80016a0 <fsm_traffic_config+0x5e0>)
 8001572:	fb82 1203 	smull	r1, r2, r2, r3
 8001576:	1092      	asrs	r2, r2, #2
 8001578:	17db      	asrs	r3, r3, #31
 800157a:	1ad3      	subs	r3, r2, r3
 800157c:	4a49      	ldr	r2, [pc, #292]	; (80016a4 <fsm_traffic_config+0x5e4>)
 800157e:	6013      	str	r3, [r2, #0]
				displayDigit(num_buffer);
 8001580:	4b48      	ldr	r3, [pc, #288]	; (80016a4 <fsm_traffic_config+0x5e4>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	4618      	mov	r0, r3
 8001586:	f7ff fa51 	bl	8000a2c <displayDigit>
				HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin,  RESET);
 800158a:	2200      	movs	r2, #0
 800158c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001590:	4845      	ldr	r0, [pc, #276]	; (80016a8 <fsm_traffic_config+0x5e8>)
 8001592:	f001 f9e8 	bl	8002966 <HAL_GPIO_WritePin>
				break;
 8001596:	e01a      	b.n	80015ce <fsm_traffic_config+0x50e>
			case 3:
				num_buffer = set_buff%10;
 8001598:	4b40      	ldr	r3, [pc, #256]	; (800169c <fsm_traffic_config+0x5dc>)
 800159a:	6819      	ldr	r1, [r3, #0]
 800159c:	4b40      	ldr	r3, [pc, #256]	; (80016a0 <fsm_traffic_config+0x5e0>)
 800159e:	fb83 2301 	smull	r2, r3, r3, r1
 80015a2:	109a      	asrs	r2, r3, #2
 80015a4:	17cb      	asrs	r3, r1, #31
 80015a6:	1ad2      	subs	r2, r2, r3
 80015a8:	4613      	mov	r3, r2
 80015aa:	009b      	lsls	r3, r3, #2
 80015ac:	4413      	add	r3, r2
 80015ae:	005b      	lsls	r3, r3, #1
 80015b0:	1aca      	subs	r2, r1, r3
 80015b2:	4b3c      	ldr	r3, [pc, #240]	; (80016a4 <fsm_traffic_config+0x5e4>)
 80015b4:	601a      	str	r2, [r3, #0]
				displayDigit(num_buffer);
 80015b6:	4b3b      	ldr	r3, [pc, #236]	; (80016a4 <fsm_traffic_config+0x5e4>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	4618      	mov	r0, r3
 80015bc:	f7ff fa36 	bl	8000a2c <displayDigit>
				HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin,  RESET);
 80015c0:	2200      	movs	r2, #0
 80015c2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80015c6:	4838      	ldr	r0, [pc, #224]	; (80016a8 <fsm_traffic_config+0x5e8>)
 80015c8:	f001 f9cd 	bl	8002966 <HAL_GPIO_WritePin>
				break;
 80015cc:	bf00      	nop
			}
			display_index = (display_index + 1) % 4;
 80015ce:	4b37      	ldr	r3, [pc, #220]	; (80016ac <fsm_traffic_config+0x5ec>)
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	3301      	adds	r3, #1
 80015d4:	425a      	negs	r2, r3
 80015d6:	f003 0303 	and.w	r3, r3, #3
 80015da:	f002 0203 	and.w	r2, r2, #3
 80015de:	bf58      	it	pl
 80015e0:	4253      	negpl	r3, r2
 80015e2:	4a32      	ldr	r2, [pc, #200]	; (80016ac <fsm_traffic_config+0x5ec>)
 80015e4:	6013      	str	r3, [r2, #0]
			setTimer5(20);  // SỬA TỪ 25ms XUỐNG 20ms
 80015e6:	2014      	movs	r0, #20
 80015e8:	f7ff fc22 	bl	8000e30 <setTimer5>
		}
		if(isButton1Press() == 1){
 80015ec:	f7fe fdae 	bl	800014c <isButton1Press>
 80015f0:	4603      	mov	r3, r0
 80015f2:	2b01      	cmp	r3, #1
 80015f4:	d132      	bne.n	800165c <fsm_traffic_config+0x59c>
			if(red_set == gre_set + yel_set){
 80015f6:	4b33      	ldr	r3, [pc, #204]	; (80016c4 <fsm_traffic_config+0x604>)
 80015f8:	681a      	ldr	r2, [r3, #0]
 80015fa:	4b2f      	ldr	r3, [pc, #188]	; (80016b8 <fsm_traffic_config+0x5f8>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	441a      	add	r2, r3
 8001600:	4b31      	ldr	r3, [pc, #196]	; (80016c8 <fsm_traffic_config+0x608>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	429a      	cmp	r2, r3
 8001606:	d114      	bne.n	8001632 <fsm_traffic_config+0x572>
				red_dur = red_set*100;
 8001608:	4b2f      	ldr	r3, [pc, #188]	; (80016c8 <fsm_traffic_config+0x608>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	2264      	movs	r2, #100	; 0x64
 800160e:	fb02 f303 	mul.w	r3, r2, r3
 8001612:	4a2e      	ldr	r2, [pc, #184]	; (80016cc <fsm_traffic_config+0x60c>)
 8001614:	6013      	str	r3, [r2, #0]
				yellow_dur = yel_set*100;
 8001616:	4b28      	ldr	r3, [pc, #160]	; (80016b8 <fsm_traffic_config+0x5f8>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	2264      	movs	r2, #100	; 0x64
 800161c:	fb02 f303 	mul.w	r3, r2, r3
 8001620:	4a2b      	ldr	r2, [pc, #172]	; (80016d0 <fsm_traffic_config+0x610>)
 8001622:	6013      	str	r3, [r2, #0]
				green_dur = gre_set * 100;
 8001624:	4b27      	ldr	r3, [pc, #156]	; (80016c4 <fsm_traffic_config+0x604>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	2264      	movs	r2, #100	; 0x64
 800162a:	fb02 f303 	mul.w	r3, r2, r3
 800162e:	4a29      	ldr	r2, [pc, #164]	; (80016d4 <fsm_traffic_config+0x614>)
 8001630:	6013      	str	r3, [r2, #0]
			}
			HAL_GPIO_WritePin(GRE1_GPIO_Port, GRE1_Pin, GPIO_PIN_RESET);
 8001632:	2200      	movs	r2, #0
 8001634:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001638:	481d      	ldr	r0, [pc, #116]	; (80016b0 <fsm_traffic_config+0x5f0>)
 800163a:	f001 f994 	bl	8002966 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GRE2_GPIO_Port, GRE2_Pin, GPIO_PIN_RESET);
 800163e:	2200      	movs	r2, #0
 8001640:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001644:	481a      	ldr	r0, [pc, #104]	; (80016b0 <fsm_traffic_config+0x5f0>)
 8001646:	f001 f98e 	bl	8002966 <HAL_GPIO_WritePin>
			status = INIT;
 800164a:	4b1a      	ldr	r3, [pc, #104]	; (80016b4 <fsm_traffic_config+0x5f4>)
 800164c:	2201      	movs	r2, #1
 800164e:	601a      	str	r2, [r3, #0]
			set_buff=0;
 8001650:	4b12      	ldr	r3, [pc, #72]	; (800169c <fsm_traffic_config+0x5dc>)
 8001652:	2200      	movs	r2, #0
 8001654:	601a      	str	r2, [r3, #0]
			display_index=0;
 8001656:	4b15      	ldr	r3, [pc, #84]	; (80016ac <fsm_traffic_config+0x5ec>)
 8001658:	2200      	movs	r2, #0
 800165a:	601a      	str	r2, [r3, #0]
		}
		if(isButton2Press() ==1){
 800165c:	f7fe fd88 	bl	8000170 <isButton2Press>
 8001660:	4603      	mov	r3, r0
 8001662:	2b01      	cmp	r3, #1
 8001664:	d104      	bne.n	8001670 <fsm_traffic_config+0x5b0>
			set_buff+=1;
 8001666:	4b0d      	ldr	r3, [pc, #52]	; (800169c <fsm_traffic_config+0x5dc>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	3301      	adds	r3, #1
 800166c:	4a0b      	ldr	r2, [pc, #44]	; (800169c <fsm_traffic_config+0x5dc>)
 800166e:	6013      	str	r3, [r2, #0]
		}
		if(isButton3Press() ==1){
 8001670:	f7fe fd90 	bl	8000194 <isButton3Press>
 8001674:	4603      	mov	r3, r0
 8001676:	2b01      	cmp	r3, #1
 8001678:	d10d      	bne.n	8001696 <fsm_traffic_config+0x5d6>
			gre_set = set_buff;
 800167a:	4b08      	ldr	r3, [pc, #32]	; (800169c <fsm_traffic_config+0x5dc>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	4a11      	ldr	r2, [pc, #68]	; (80016c4 <fsm_traffic_config+0x604>)
 8001680:	6013      	str	r3, [r2, #0]
			set_buff = 0;
 8001682:	4b06      	ldr	r3, [pc, #24]	; (800169c <fsm_traffic_config+0x5dc>)
 8001684:	2200      	movs	r2, #0
 8001686:	601a      	str	r2, [r3, #0]
		}
		break;
 8001688:	e005      	b.n	8001696 <fsm_traffic_config+0x5d6>
	default:
		break;
 800168a:	bf00      	nop
 800168c:	e004      	b.n	8001698 <fsm_traffic_config+0x5d8>
		break;
 800168e:	bf00      	nop
 8001690:	e002      	b.n	8001698 <fsm_traffic_config+0x5d8>
		break;
 8001692:	bf00      	nop
 8001694:	e000      	b.n	8001698 <fsm_traffic_config+0x5d8>
		break;
 8001696:	bf00      	nop
	}
}
 8001698:	bf00      	nop
 800169a:	bd80      	pop	{r7, pc}
 800169c:	200000c4 	.word	0x200000c4
 80016a0:	66666667 	.word	0x66666667
 80016a4:	200000c8 	.word	0x200000c8
 80016a8:	40010800 	.word	0x40010800
 80016ac:	200000d8 	.word	0x200000d8
 80016b0:	40010c00 	.word	0x40010c00
 80016b4:	2000007c 	.word	0x2000007c
 80016b8:	200000d4 	.word	0x200000d4
 80016bc:	20000090 	.word	0x20000090
 80016c0:	200000a8 	.word	0x200000a8
 80016c4:	200000d0 	.word	0x200000d0
 80016c8:	200000cc 	.word	0x200000cc
 80016cc:	20000044 	.word	0x20000044
 80016d0:	20000040 	.word	0x20000040
 80016d4:	2000003c 	.word	0x2000003c

080016d8 <fsm_traffic_run>:
int yellow_main, yellow_cross=0;
int green_main, green_cross=0;
int ind=0;
int num_buf=0;

void fsm_traffic_run(){
 80016d8:	b580      	push	{r7, lr}
 80016da:	af00      	add	r7, sp, #0
	 switch(status){
 80016dc:	4ba5      	ldr	r3, [pc, #660]	; (8001974 <fsm_traffic_run+0x29c>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	3b01      	subs	r3, #1
 80016e2:	2b04      	cmp	r3, #4
 80016e4:	f200 85fd 	bhi.w	80022e2 <fsm_traffic_run+0xc0a>
 80016e8:	a201      	add	r2, pc, #4	; (adr r2, 80016f0 <fsm_traffic_run+0x18>)
 80016ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016ee:	bf00      	nop
 80016f0:	08001705 	.word	0x08001705
 80016f4:	08001831 	.word	0x08001831
 80016f8:	08001ab7 	.word	0x08001ab7
 80016fc:	08001d29 	.word	0x08001d29
 8001700:	08001f9d 	.word	0x08001f9d
	    case INIT:
	        HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, GPIO_PIN_SET);
 8001704:	2201      	movs	r2, #1
 8001706:	2180      	movs	r1, #128	; 0x80
 8001708:	489b      	ldr	r0, [pc, #620]	; (8001978 <fsm_traffic_run+0x2a0>)
 800170a:	f001 f92c 	bl	8002966 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(YEL1_GPIO_Port, YEL1_Pin, GPIO_PIN_SET);
 800170e:	2201      	movs	r2, #1
 8001710:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001714:	4898      	ldr	r0, [pc, #608]	; (8001978 <fsm_traffic_run+0x2a0>)
 8001716:	f001 f926 	bl	8002966 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(GRE1_GPIO_Port, GRE1_Pin, GPIO_PIN_SET);
 800171a:	2201      	movs	r2, #1
 800171c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001720:	4895      	ldr	r0, [pc, #596]	; (8001978 <fsm_traffic_run+0x2a0>)
 8001722:	f001 f920 	bl	8002966 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, GPIO_PIN_SET);
 8001726:	2201      	movs	r2, #1
 8001728:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800172c:	4892      	ldr	r0, [pc, #584]	; (8001978 <fsm_traffic_run+0x2a0>)
 800172e:	f001 f91a 	bl	8002966 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(YEL2_GPIO_Port, YEL2_Pin, GPIO_PIN_SET);
 8001732:	2201      	movs	r2, #1
 8001734:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001738:	488f      	ldr	r0, [pc, #572]	; (8001978 <fsm_traffic_run+0x2a0>)
 800173a:	f001 f914 	bl	8002966 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(GRE2_GPIO_Port, GRE2_Pin, GPIO_PIN_SET);
 800173e:	2201      	movs	r2, #1
 8001740:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001744:	488c      	ldr	r0, [pc, #560]	; (8001978 <fsm_traffic_run+0x2a0>)
 8001746:	f001 f90e 	bl	8002966 <HAL_GPIO_WritePin>

	        // KHỞI TẠO ĐẢM BẢO > 0
	        red_main = (red_dur/100) > 0 ? (red_dur/100) : 1;
 800174a:	4b8c      	ldr	r3, [pc, #560]	; (800197c <fsm_traffic_run+0x2a4>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	2b63      	cmp	r3, #99	; 0x63
 8001750:	dd08      	ble.n	8001764 <fsm_traffic_run+0x8c>
 8001752:	4b8a      	ldr	r3, [pc, #552]	; (800197c <fsm_traffic_run+0x2a4>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	4a8a      	ldr	r2, [pc, #552]	; (8001980 <fsm_traffic_run+0x2a8>)
 8001758:	fb82 1203 	smull	r1, r2, r2, r3
 800175c:	1152      	asrs	r2, r2, #5
 800175e:	17db      	asrs	r3, r3, #31
 8001760:	1ad3      	subs	r3, r2, r3
 8001762:	e000      	b.n	8001766 <fsm_traffic_run+0x8e>
 8001764:	2301      	movs	r3, #1
 8001766:	4a87      	ldr	r2, [pc, #540]	; (8001984 <fsm_traffic_run+0x2ac>)
 8001768:	6013      	str	r3, [r2, #0]
	        red_cross = (red_dur/100) > 0 ? (red_dur/100) : 1;
 800176a:	4b84      	ldr	r3, [pc, #528]	; (800197c <fsm_traffic_run+0x2a4>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	2b63      	cmp	r3, #99	; 0x63
 8001770:	dd08      	ble.n	8001784 <fsm_traffic_run+0xac>
 8001772:	4b82      	ldr	r3, [pc, #520]	; (800197c <fsm_traffic_run+0x2a4>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	4a82      	ldr	r2, [pc, #520]	; (8001980 <fsm_traffic_run+0x2a8>)
 8001778:	fb82 1203 	smull	r1, r2, r2, r3
 800177c:	1152      	asrs	r2, r2, #5
 800177e:	17db      	asrs	r3, r3, #31
 8001780:	1ad3      	subs	r3, r2, r3
 8001782:	e000      	b.n	8001786 <fsm_traffic_run+0xae>
 8001784:	2301      	movs	r3, #1
 8001786:	4a80      	ldr	r2, [pc, #512]	; (8001988 <fsm_traffic_run+0x2b0>)
 8001788:	6013      	str	r3, [r2, #0]
	        yellow_main = (yellow_dur/100) > 0 ? (yellow_dur/100) : 1;
 800178a:	4b80      	ldr	r3, [pc, #512]	; (800198c <fsm_traffic_run+0x2b4>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	2b63      	cmp	r3, #99	; 0x63
 8001790:	dd08      	ble.n	80017a4 <fsm_traffic_run+0xcc>
 8001792:	4b7e      	ldr	r3, [pc, #504]	; (800198c <fsm_traffic_run+0x2b4>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	4a7a      	ldr	r2, [pc, #488]	; (8001980 <fsm_traffic_run+0x2a8>)
 8001798:	fb82 1203 	smull	r1, r2, r2, r3
 800179c:	1152      	asrs	r2, r2, #5
 800179e:	17db      	asrs	r3, r3, #31
 80017a0:	1ad3      	subs	r3, r2, r3
 80017a2:	e000      	b.n	80017a6 <fsm_traffic_run+0xce>
 80017a4:	2301      	movs	r3, #1
 80017a6:	4a7a      	ldr	r2, [pc, #488]	; (8001990 <fsm_traffic_run+0x2b8>)
 80017a8:	6013      	str	r3, [r2, #0]
	        yellow_cross = (yellow_dur/100) > 0 ? (yellow_dur/100) : 1;
 80017aa:	4b78      	ldr	r3, [pc, #480]	; (800198c <fsm_traffic_run+0x2b4>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	2b63      	cmp	r3, #99	; 0x63
 80017b0:	dd08      	ble.n	80017c4 <fsm_traffic_run+0xec>
 80017b2:	4b76      	ldr	r3, [pc, #472]	; (800198c <fsm_traffic_run+0x2b4>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	4a72      	ldr	r2, [pc, #456]	; (8001980 <fsm_traffic_run+0x2a8>)
 80017b8:	fb82 1203 	smull	r1, r2, r2, r3
 80017bc:	1152      	asrs	r2, r2, #5
 80017be:	17db      	asrs	r3, r3, #31
 80017c0:	1ad3      	subs	r3, r2, r3
 80017c2:	e000      	b.n	80017c6 <fsm_traffic_run+0xee>
 80017c4:	2301      	movs	r3, #1
 80017c6:	4a73      	ldr	r2, [pc, #460]	; (8001994 <fsm_traffic_run+0x2bc>)
 80017c8:	6013      	str	r3, [r2, #0]
	        green_main = (green_dur/100) > 0 ? (green_dur/100) : 1;
 80017ca:	4b73      	ldr	r3, [pc, #460]	; (8001998 <fsm_traffic_run+0x2c0>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	2b63      	cmp	r3, #99	; 0x63
 80017d0:	dd08      	ble.n	80017e4 <fsm_traffic_run+0x10c>
 80017d2:	4b71      	ldr	r3, [pc, #452]	; (8001998 <fsm_traffic_run+0x2c0>)
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	4a6a      	ldr	r2, [pc, #424]	; (8001980 <fsm_traffic_run+0x2a8>)
 80017d8:	fb82 1203 	smull	r1, r2, r2, r3
 80017dc:	1152      	asrs	r2, r2, #5
 80017de:	17db      	asrs	r3, r3, #31
 80017e0:	1ad3      	subs	r3, r2, r3
 80017e2:	e000      	b.n	80017e6 <fsm_traffic_run+0x10e>
 80017e4:	2301      	movs	r3, #1
 80017e6:	4a6d      	ldr	r2, [pc, #436]	; (800199c <fsm_traffic_run+0x2c4>)
 80017e8:	6013      	str	r3, [r2, #0]
	        green_cross = (green_dur/100) > 0 ? (green_dur/100) : 1;
 80017ea:	4b6b      	ldr	r3, [pc, #428]	; (8001998 <fsm_traffic_run+0x2c0>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	2b63      	cmp	r3, #99	; 0x63
 80017f0:	dd08      	ble.n	8001804 <fsm_traffic_run+0x12c>
 80017f2:	4b69      	ldr	r3, [pc, #420]	; (8001998 <fsm_traffic_run+0x2c0>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	4a62      	ldr	r2, [pc, #392]	; (8001980 <fsm_traffic_run+0x2a8>)
 80017f8:	fb82 1203 	smull	r1, r2, r2, r3
 80017fc:	1152      	asrs	r2, r2, #5
 80017fe:	17db      	asrs	r3, r3, #31
 8001800:	1ad3      	subs	r3, r2, r3
 8001802:	e000      	b.n	8001806 <fsm_traffic_run+0x12e>
 8001804:	2301      	movs	r3, #1
 8001806:	4a66      	ldr	r2, [pc, #408]	; (80019a0 <fsm_traffic_run+0x2c8>)
 8001808:	6013      	str	r3, [r2, #0]

	        status = RED_GREEN;
 800180a:	4b5a      	ldr	r3, [pc, #360]	; (8001974 <fsm_traffic_run+0x29c>)
 800180c:	2202      	movs	r2, #2
 800180e:	601a      	str	r2, [r3, #0]
	        ind = 0;
 8001810:	4b64      	ldr	r3, [pc, #400]	; (80019a4 <fsm_traffic_run+0x2cc>)
 8001812:	2200      	movs	r2, #0
 8001814:	601a      	str	r2, [r3, #0]
	        setTimer1(green_dur);
 8001816:	4b60      	ldr	r3, [pc, #384]	; (8001998 <fsm_traffic_run+0x2c0>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	4618      	mov	r0, r3
 800181c:	f7ff fab8 	bl	8000d90 <setTimer1>
	        setTimer3(20);  // SỬA TỪ 25ms XUỐNG 20ms
 8001820:	2014      	movs	r0, #20
 8001822:	f7ff fadd 	bl	8000de0 <setTimer3>
	        setTimer4(100);
 8001826:	2064      	movs	r0, #100	; 0x64
 8001828:	f7ff faee 	bl	8000e08 <setTimer4>
	        break;
 800182c:	f000 bd62 	b.w	80022f4 <fsm_traffic_run+0xc1c>

	    case RED_GREEN:
	        HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, GPIO_PIN_SET);
 8001830:	2201      	movs	r2, #1
 8001832:	2180      	movs	r1, #128	; 0x80
 8001834:	4850      	ldr	r0, [pc, #320]	; (8001978 <fsm_traffic_run+0x2a0>)
 8001836:	f001 f896 	bl	8002966 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(YEL1_GPIO_Port, YEL1_Pin, GPIO_PIN_RESET);
 800183a:	2200      	movs	r2, #0
 800183c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001840:	484d      	ldr	r0, [pc, #308]	; (8001978 <fsm_traffic_run+0x2a0>)
 8001842:	f001 f890 	bl	8002966 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(GRE1_GPIO_Port, GRE1_Pin, GPIO_PIN_RESET);
 8001846:	2200      	movs	r2, #0
 8001848:	f44f 7100 	mov.w	r1, #512	; 0x200
 800184c:	484a      	ldr	r0, [pc, #296]	; (8001978 <fsm_traffic_run+0x2a0>)
 800184e:	f001 f88a 	bl	8002966 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, GPIO_PIN_RESET);
 8001852:	2200      	movs	r2, #0
 8001854:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001858:	4847      	ldr	r0, [pc, #284]	; (8001978 <fsm_traffic_run+0x2a0>)
 800185a:	f001 f884 	bl	8002966 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(YEL2_GPIO_Port, YEL2_Pin, GPIO_PIN_RESET);
 800185e:	2200      	movs	r2, #0
 8001860:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001864:	4844      	ldr	r0, [pc, #272]	; (8001978 <fsm_traffic_run+0x2a0>)
 8001866:	f001 f87e 	bl	8002966 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(GRE2_GPIO_Port, GRE2_Pin, GPIO_PIN_SET);
 800186a:	2201      	movs	r2, #1
 800186c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001870:	4841      	ldr	r0, [pc, #260]	; (8001978 <fsm_traffic_run+0x2a0>)
 8001872:	f001 f878 	bl	8002966 <HAL_GPIO_WritePin>

	        if(timer1_flag ==1){
 8001876:	4b4c      	ldr	r3, [pc, #304]	; (80019a8 <fsm_traffic_run+0x2d0>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	2b01      	cmp	r3, #1
 800187c:	d107      	bne.n	800188e <fsm_traffic_run+0x1b6>
	            status = RED_YELLOW;
 800187e:	4b3d      	ldr	r3, [pc, #244]	; (8001974 <fsm_traffic_run+0x29c>)
 8001880:	2203      	movs	r2, #3
 8001882:	601a      	str	r2, [r3, #0]
	            setTimer1(yellow_dur);
 8001884:	4b41      	ldr	r3, [pc, #260]	; (800198c <fsm_traffic_run+0x2b4>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	4618      	mov	r0, r3
 800188a:	f7ff fa81 	bl	8000d90 <setTimer1>
	            // KHÔNG reset ind ở đây
	        }
	        if(timer3_flag==1){
 800188e:	4b47      	ldr	r3, [pc, #284]	; (80019ac <fsm_traffic_run+0x2d4>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	2b01      	cmp	r3, #1
 8001894:	f040 80eb 	bne.w	8001a6e <fsm_traffic_run+0x396>
	            HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 8001898:	2201      	movs	r2, #1
 800189a:	2140      	movs	r1, #64	; 0x40
 800189c:	4844      	ldr	r0, [pc, #272]	; (80019b0 <fsm_traffic_run+0x2d8>)
 800189e:	f001 f862 	bl	8002966 <HAL_GPIO_WritePin>
	            HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 80018a2:	2201      	movs	r2, #1
 80018a4:	2180      	movs	r1, #128	; 0x80
 80018a6:	4842      	ldr	r0, [pc, #264]	; (80019b0 <fsm_traffic_run+0x2d8>)
 80018a8:	f001 f85d 	bl	8002966 <HAL_GPIO_WritePin>
	            HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 80018ac:	2201      	movs	r2, #1
 80018ae:	f44f 7180 	mov.w	r1, #256	; 0x100
 80018b2:	483f      	ldr	r0, [pc, #252]	; (80019b0 <fsm_traffic_run+0x2d8>)
 80018b4:	f001 f857 	bl	8002966 <HAL_GPIO_WritePin>
	            HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 80018b8:	2201      	movs	r2, #1
 80018ba:	f44f 7100 	mov.w	r1, #512	; 0x200
 80018be:	483c      	ldr	r0, [pc, #240]	; (80019b0 <fsm_traffic_run+0x2d8>)
 80018c0:	f001 f851 	bl	8002966 <HAL_GPIO_WritePin>

	            switch(ind){
 80018c4:	4b37      	ldr	r3, [pc, #220]	; (80019a4 <fsm_traffic_run+0x2cc>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	2b03      	cmp	r3, #3
 80018ca:	f200 80c1 	bhi.w	8001a50 <fsm_traffic_run+0x378>
 80018ce:	a201      	add	r2, pc, #4	; (adr r2, 80018d4 <fsm_traffic_run+0x1fc>)
 80018d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018d4:	080018e5 	.word	0x080018e5
 80018d8:	08001933 	.word	0x08001933
 80018dc:	080019bd 	.word	0x080019bd
 80018e0:	08001a0d 	.word	0x08001a0d
	            case 0:
	                num_buf = (red_main/10) % 10;
 80018e4:	4b27      	ldr	r3, [pc, #156]	; (8001984 <fsm_traffic_run+0x2ac>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	4a32      	ldr	r2, [pc, #200]	; (80019b4 <fsm_traffic_run+0x2dc>)
 80018ea:	fb82 1203 	smull	r1, r2, r2, r3
 80018ee:	1092      	asrs	r2, r2, #2
 80018f0:	17db      	asrs	r3, r3, #31
 80018f2:	1ad1      	subs	r1, r2, r3
 80018f4:	4b2f      	ldr	r3, [pc, #188]	; (80019b4 <fsm_traffic_run+0x2dc>)
 80018f6:	fb83 2301 	smull	r2, r3, r3, r1
 80018fa:	109a      	asrs	r2, r3, #2
 80018fc:	17cb      	asrs	r3, r1, #31
 80018fe:	1ad2      	subs	r2, r2, r3
 8001900:	4613      	mov	r3, r2
 8001902:	009b      	lsls	r3, r3, #2
 8001904:	4413      	add	r3, r2
 8001906:	005b      	lsls	r3, r3, #1
 8001908:	1aca      	subs	r2, r1, r3
 800190a:	4b2b      	ldr	r3, [pc, #172]	; (80019b8 <fsm_traffic_run+0x2e0>)
 800190c:	601a      	str	r2, [r3, #0]
	                if(num_buf < 0) num_buf = 0;
 800190e:	4b2a      	ldr	r3, [pc, #168]	; (80019b8 <fsm_traffic_run+0x2e0>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	2b00      	cmp	r3, #0
 8001914:	da02      	bge.n	800191c <fsm_traffic_run+0x244>
 8001916:	4b28      	ldr	r3, [pc, #160]	; (80019b8 <fsm_traffic_run+0x2e0>)
 8001918:	2200      	movs	r2, #0
 800191a:	601a      	str	r2, [r3, #0]
	                displayDigit(num_buf);
 800191c:	4b26      	ldr	r3, [pc, #152]	; (80019b8 <fsm_traffic_run+0x2e0>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	4618      	mov	r0, r3
 8001922:	f7ff f883 	bl	8000a2c <displayDigit>
	                HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, RESET);
 8001926:	2200      	movs	r2, #0
 8001928:	2140      	movs	r1, #64	; 0x40
 800192a:	4821      	ldr	r0, [pc, #132]	; (80019b0 <fsm_traffic_run+0x2d8>)
 800192c:	f001 f81b 	bl	8002966 <HAL_GPIO_WritePin>
	                break;
 8001930:	e08e      	b.n	8001a50 <fsm_traffic_run+0x378>
	            case 1:
	                num_buf = (red_main%10) % 10;
 8001932:	4b14      	ldr	r3, [pc, #80]	; (8001984 <fsm_traffic_run+0x2ac>)
 8001934:	6819      	ldr	r1, [r3, #0]
 8001936:	4b1f      	ldr	r3, [pc, #124]	; (80019b4 <fsm_traffic_run+0x2dc>)
 8001938:	fb83 2301 	smull	r2, r3, r3, r1
 800193c:	109a      	asrs	r2, r3, #2
 800193e:	17cb      	asrs	r3, r1, #31
 8001940:	1ad2      	subs	r2, r2, r3
 8001942:	4613      	mov	r3, r2
 8001944:	009b      	lsls	r3, r3, #2
 8001946:	4413      	add	r3, r2
 8001948:	005b      	lsls	r3, r3, #1
 800194a:	1aca      	subs	r2, r1, r3
 800194c:	4b1a      	ldr	r3, [pc, #104]	; (80019b8 <fsm_traffic_run+0x2e0>)
 800194e:	601a      	str	r2, [r3, #0]
	                if(num_buf < 0) num_buf = 0;
 8001950:	4b19      	ldr	r3, [pc, #100]	; (80019b8 <fsm_traffic_run+0x2e0>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	2b00      	cmp	r3, #0
 8001956:	da02      	bge.n	800195e <fsm_traffic_run+0x286>
 8001958:	4b17      	ldr	r3, [pc, #92]	; (80019b8 <fsm_traffic_run+0x2e0>)
 800195a:	2200      	movs	r2, #0
 800195c:	601a      	str	r2, [r3, #0]
	                displayDigit(num_buf);
 800195e:	4b16      	ldr	r3, [pc, #88]	; (80019b8 <fsm_traffic_run+0x2e0>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	4618      	mov	r0, r3
 8001964:	f7ff f862 	bl	8000a2c <displayDigit>
	                HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 8001968:	2200      	movs	r2, #0
 800196a:	2180      	movs	r1, #128	; 0x80
 800196c:	4810      	ldr	r0, [pc, #64]	; (80019b0 <fsm_traffic_run+0x2d8>)
 800196e:	f000 fffa 	bl	8002966 <HAL_GPIO_WritePin>
	                break;
 8001972:	e06d      	b.n	8001a50 <fsm_traffic_run+0x378>
 8001974:	2000007c 	.word	0x2000007c
 8001978:	40010c00 	.word	0x40010c00
 800197c:	20000044 	.word	0x20000044
 8001980:	51eb851f 	.word	0x51eb851f
 8001984:	20000460 	.word	0x20000460
 8001988:	200000dc 	.word	0x200000dc
 800198c:	20000040 	.word	0x20000040
 8001990:	20000458 	.word	0x20000458
 8001994:	200000e0 	.word	0x200000e0
 8001998:	2000003c 	.word	0x2000003c
 800199c:	2000045c 	.word	0x2000045c
 80019a0:	200000e4 	.word	0x200000e4
 80019a4:	200000e8 	.word	0x200000e8
 80019a8:	20000088 	.word	0x20000088
 80019ac:	20000098 	.word	0x20000098
 80019b0:	40010800 	.word	0x40010800
 80019b4:	66666667 	.word	0x66666667
 80019b8:	200000ec 	.word	0x200000ec
	            case 2:
	                num_buf = (green_cross/10) % 10;
 80019bc:	4ba3      	ldr	r3, [pc, #652]	; (8001c4c <fsm_traffic_run+0x574>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	4aa3      	ldr	r2, [pc, #652]	; (8001c50 <fsm_traffic_run+0x578>)
 80019c2:	fb82 1203 	smull	r1, r2, r2, r3
 80019c6:	1092      	asrs	r2, r2, #2
 80019c8:	17db      	asrs	r3, r3, #31
 80019ca:	1ad1      	subs	r1, r2, r3
 80019cc:	4ba0      	ldr	r3, [pc, #640]	; (8001c50 <fsm_traffic_run+0x578>)
 80019ce:	fb83 2301 	smull	r2, r3, r3, r1
 80019d2:	109a      	asrs	r2, r3, #2
 80019d4:	17cb      	asrs	r3, r1, #31
 80019d6:	1ad2      	subs	r2, r2, r3
 80019d8:	4613      	mov	r3, r2
 80019da:	009b      	lsls	r3, r3, #2
 80019dc:	4413      	add	r3, r2
 80019de:	005b      	lsls	r3, r3, #1
 80019e0:	1aca      	subs	r2, r1, r3
 80019e2:	4b9c      	ldr	r3, [pc, #624]	; (8001c54 <fsm_traffic_run+0x57c>)
 80019e4:	601a      	str	r2, [r3, #0]
	                if(num_buf < 0) num_buf = 0;
 80019e6:	4b9b      	ldr	r3, [pc, #620]	; (8001c54 <fsm_traffic_run+0x57c>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	da02      	bge.n	80019f4 <fsm_traffic_run+0x31c>
 80019ee:	4b99      	ldr	r3, [pc, #612]	; (8001c54 <fsm_traffic_run+0x57c>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	601a      	str	r2, [r3, #0]
	                displayDigit(num_buf);
 80019f4:	4b97      	ldr	r3, [pc, #604]	; (8001c54 <fsm_traffic_run+0x57c>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	4618      	mov	r0, r3
 80019fa:	f7ff f817 	bl	8000a2c <displayDigit>
	                HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, RESET);
 80019fe:	2200      	movs	r2, #0
 8001a00:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001a04:	4894      	ldr	r0, [pc, #592]	; (8001c58 <fsm_traffic_run+0x580>)
 8001a06:	f000 ffae 	bl	8002966 <HAL_GPIO_WritePin>
	                break;
 8001a0a:	e021      	b.n	8001a50 <fsm_traffic_run+0x378>
	            case 3:
	                num_buf = (green_cross%10) % 10;
 8001a0c:	4b8f      	ldr	r3, [pc, #572]	; (8001c4c <fsm_traffic_run+0x574>)
 8001a0e:	6819      	ldr	r1, [r3, #0]
 8001a10:	4b8f      	ldr	r3, [pc, #572]	; (8001c50 <fsm_traffic_run+0x578>)
 8001a12:	fb83 2301 	smull	r2, r3, r3, r1
 8001a16:	109a      	asrs	r2, r3, #2
 8001a18:	17cb      	asrs	r3, r1, #31
 8001a1a:	1ad2      	subs	r2, r2, r3
 8001a1c:	4613      	mov	r3, r2
 8001a1e:	009b      	lsls	r3, r3, #2
 8001a20:	4413      	add	r3, r2
 8001a22:	005b      	lsls	r3, r3, #1
 8001a24:	1aca      	subs	r2, r1, r3
 8001a26:	4b8b      	ldr	r3, [pc, #556]	; (8001c54 <fsm_traffic_run+0x57c>)
 8001a28:	601a      	str	r2, [r3, #0]
	                if(num_buf < 0) num_buf = 0;
 8001a2a:	4b8a      	ldr	r3, [pc, #552]	; (8001c54 <fsm_traffic_run+0x57c>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	da02      	bge.n	8001a38 <fsm_traffic_run+0x360>
 8001a32:	4b88      	ldr	r3, [pc, #544]	; (8001c54 <fsm_traffic_run+0x57c>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	601a      	str	r2, [r3, #0]
	                displayDigit(num_buf);
 8001a38:	4b86      	ldr	r3, [pc, #536]	; (8001c54 <fsm_traffic_run+0x57c>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	f7fe fff5 	bl	8000a2c <displayDigit>
	                HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
 8001a42:	2200      	movs	r2, #0
 8001a44:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001a48:	4883      	ldr	r0, [pc, #524]	; (8001c58 <fsm_traffic_run+0x580>)
 8001a4a:	f000 ff8c 	bl	8002966 <HAL_GPIO_WritePin>
	                break;
 8001a4e:	bf00      	nop
	            }
	            ind = (ind + 1) % 4;
 8001a50:	4b82      	ldr	r3, [pc, #520]	; (8001c5c <fsm_traffic_run+0x584>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	3301      	adds	r3, #1
 8001a56:	425a      	negs	r2, r3
 8001a58:	f003 0303 	and.w	r3, r3, #3
 8001a5c:	f002 0203 	and.w	r2, r2, #3
 8001a60:	bf58      	it	pl
 8001a62:	4253      	negpl	r3, r2
 8001a64:	4a7d      	ldr	r2, [pc, #500]	; (8001c5c <fsm_traffic_run+0x584>)
 8001a66:	6013      	str	r3, [r2, #0]
	            setTimer3(20);  // SỬA TỪ 25ms XUỐNG 20ms
 8001a68:	2014      	movs	r0, #20
 8001a6a:	f7ff f9b9 	bl	8000de0 <setTimer3>
	        }
	        if(timer4_flag==1){
 8001a6e:	4b7c      	ldr	r3, [pc, #496]	; (8001c60 <fsm_traffic_run+0x588>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	2b01      	cmp	r3, #1
 8001a74:	d114      	bne.n	8001aa0 <fsm_traffic_run+0x3c8>
	            if(red_main > 0) red_main--;
 8001a76:	4b7b      	ldr	r3, [pc, #492]	; (8001c64 <fsm_traffic_run+0x58c>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	dd04      	ble.n	8001a88 <fsm_traffic_run+0x3b0>
 8001a7e:	4b79      	ldr	r3, [pc, #484]	; (8001c64 <fsm_traffic_run+0x58c>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	3b01      	subs	r3, #1
 8001a84:	4a77      	ldr	r2, [pc, #476]	; (8001c64 <fsm_traffic_run+0x58c>)
 8001a86:	6013      	str	r3, [r2, #0]
	            if(green_cross > 0) green_cross--;
 8001a88:	4b70      	ldr	r3, [pc, #448]	; (8001c4c <fsm_traffic_run+0x574>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	dd04      	ble.n	8001a9a <fsm_traffic_run+0x3c2>
 8001a90:	4b6e      	ldr	r3, [pc, #440]	; (8001c4c <fsm_traffic_run+0x574>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	3b01      	subs	r3, #1
 8001a96:	4a6d      	ldr	r2, [pc, #436]	; (8001c4c <fsm_traffic_run+0x574>)
 8001a98:	6013      	str	r3, [r2, #0]
	            setTimer4(100);
 8001a9a:	2064      	movs	r0, #100	; 0x64
 8001a9c:	f7ff f9b4 	bl	8000e08 <setTimer4>
	        }
	        if(isButton1Press() == 1) status = SET_INIT;
 8001aa0:	f7fe fb54 	bl	800014c <isButton1Press>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	2b01      	cmp	r3, #1
 8001aa8:	f040 841d 	bne.w	80022e6 <fsm_traffic_run+0xc0e>
 8001aac:	4b6e      	ldr	r3, [pc, #440]	; (8001c68 <fsm_traffic_run+0x590>)
 8001aae:	220a      	movs	r2, #10
 8001ab0:	601a      	str	r2, [r3, #0]
	        break;
 8001ab2:	f000 bc18 	b.w	80022e6 <fsm_traffic_run+0xc0e>

	    case RED_YELLOW:
	        HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, GPIO_PIN_SET);
 8001ab6:	2201      	movs	r2, #1
 8001ab8:	2180      	movs	r1, #128	; 0x80
 8001aba:	486c      	ldr	r0, [pc, #432]	; (8001c6c <fsm_traffic_run+0x594>)
 8001abc:	f000 ff53 	bl	8002966 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(YEL1_GPIO_Port, YEL1_Pin, GPIO_PIN_RESET);
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ac6:	4869      	ldr	r0, [pc, #420]	; (8001c6c <fsm_traffic_run+0x594>)
 8001ac8:	f000 ff4d 	bl	8002966 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(GRE1_GPIO_Port, GRE1_Pin, GPIO_PIN_RESET);
 8001acc:	2200      	movs	r2, #0
 8001ace:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001ad2:	4866      	ldr	r0, [pc, #408]	; (8001c6c <fsm_traffic_run+0x594>)
 8001ad4:	f000 ff47 	bl	8002966 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, GPIO_PIN_RESET);
 8001ad8:	2200      	movs	r2, #0
 8001ada:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001ade:	4863      	ldr	r0, [pc, #396]	; (8001c6c <fsm_traffic_run+0x594>)
 8001ae0:	f000 ff41 	bl	8002966 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(YEL2_GPIO_Port, YEL2_Pin, GPIO_PIN_SET);
 8001ae4:	2201      	movs	r2, #1
 8001ae6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001aea:	4860      	ldr	r0, [pc, #384]	; (8001c6c <fsm_traffic_run+0x594>)
 8001aec:	f000 ff3b 	bl	8002966 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(GRE2_GPIO_Port, GRE2_Pin, GPIO_PIN_RESET);
 8001af0:	2200      	movs	r2, #0
 8001af2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001af6:	485d      	ldr	r0, [pc, #372]	; (8001c6c <fsm_traffic_run+0x594>)
 8001af8:	f000 ff35 	bl	8002966 <HAL_GPIO_WritePin>

	        if(timer1_flag ==1){
 8001afc:	4b5c      	ldr	r3, [pc, #368]	; (8001c70 <fsm_traffic_run+0x598>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	2b01      	cmp	r3, #1
 8001b02:	d107      	bne.n	8001b14 <fsm_traffic_run+0x43c>
	            status = GREEN_RED;
 8001b04:	4b58      	ldr	r3, [pc, #352]	; (8001c68 <fsm_traffic_run+0x590>)
 8001b06:	2204      	movs	r2, #4
 8001b08:	601a      	str	r2, [r3, #0]
	            setTimer1(green_dur);
 8001b0a:	4b5a      	ldr	r3, [pc, #360]	; (8001c74 <fsm_traffic_run+0x59c>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f7ff f93e 	bl	8000d90 <setTimer1>
	            // KHÔNG reset ind ở đây
	        }
	        if(timer3_flag==1){
 8001b14:	4b58      	ldr	r3, [pc, #352]	; (8001c78 <fsm_traffic_run+0x5a0>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	2b01      	cmp	r3, #1
 8001b1a:	f040 80e2 	bne.w	8001ce2 <fsm_traffic_run+0x60a>
	            HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 8001b1e:	2201      	movs	r2, #1
 8001b20:	2140      	movs	r1, #64	; 0x40
 8001b22:	484d      	ldr	r0, [pc, #308]	; (8001c58 <fsm_traffic_run+0x580>)
 8001b24:	f000 ff1f 	bl	8002966 <HAL_GPIO_WritePin>
	            HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 8001b28:	2201      	movs	r2, #1
 8001b2a:	2180      	movs	r1, #128	; 0x80
 8001b2c:	484a      	ldr	r0, [pc, #296]	; (8001c58 <fsm_traffic_run+0x580>)
 8001b2e:	f000 ff1a 	bl	8002966 <HAL_GPIO_WritePin>
	            HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 8001b32:	2201      	movs	r2, #1
 8001b34:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001b38:	4847      	ldr	r0, [pc, #284]	; (8001c58 <fsm_traffic_run+0x580>)
 8001b3a:	f000 ff14 	bl	8002966 <HAL_GPIO_WritePin>
	            HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 8001b3e:	2201      	movs	r2, #1
 8001b40:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001b44:	4844      	ldr	r0, [pc, #272]	; (8001c58 <fsm_traffic_run+0x580>)
 8001b46:	f000 ff0e 	bl	8002966 <HAL_GPIO_WritePin>

	            switch(ind){
 8001b4a:	4b44      	ldr	r3, [pc, #272]	; (8001c5c <fsm_traffic_run+0x584>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	2b03      	cmp	r3, #3
 8001b50:	f200 80b8 	bhi.w	8001cc4 <fsm_traffic_run+0x5ec>
 8001b54:	a201      	add	r2, pc, #4	; (adr r2, 8001b5c <fsm_traffic_run+0x484>)
 8001b56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b5a:	bf00      	nop
 8001b5c:	08001b6d 	.word	0x08001b6d
 8001b60:	08001bbb 	.word	0x08001bbb
 8001b64:	08001bfd 	.word	0x08001bfd
 8001b68:	08001c81 	.word	0x08001c81
	            case 0:
	                num_buf = (red_main/10) % 10;
 8001b6c:	4b3d      	ldr	r3, [pc, #244]	; (8001c64 <fsm_traffic_run+0x58c>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a37      	ldr	r2, [pc, #220]	; (8001c50 <fsm_traffic_run+0x578>)
 8001b72:	fb82 1203 	smull	r1, r2, r2, r3
 8001b76:	1092      	asrs	r2, r2, #2
 8001b78:	17db      	asrs	r3, r3, #31
 8001b7a:	1ad1      	subs	r1, r2, r3
 8001b7c:	4b34      	ldr	r3, [pc, #208]	; (8001c50 <fsm_traffic_run+0x578>)
 8001b7e:	fb83 2301 	smull	r2, r3, r3, r1
 8001b82:	109a      	asrs	r2, r3, #2
 8001b84:	17cb      	asrs	r3, r1, #31
 8001b86:	1ad2      	subs	r2, r2, r3
 8001b88:	4613      	mov	r3, r2
 8001b8a:	009b      	lsls	r3, r3, #2
 8001b8c:	4413      	add	r3, r2
 8001b8e:	005b      	lsls	r3, r3, #1
 8001b90:	1aca      	subs	r2, r1, r3
 8001b92:	4b30      	ldr	r3, [pc, #192]	; (8001c54 <fsm_traffic_run+0x57c>)
 8001b94:	601a      	str	r2, [r3, #0]
	                if(num_buf < 0) num_buf = 0;
 8001b96:	4b2f      	ldr	r3, [pc, #188]	; (8001c54 <fsm_traffic_run+0x57c>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	da02      	bge.n	8001ba4 <fsm_traffic_run+0x4cc>
 8001b9e:	4b2d      	ldr	r3, [pc, #180]	; (8001c54 <fsm_traffic_run+0x57c>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	601a      	str	r2, [r3, #0]
	                displayDigit(num_buf);
 8001ba4:	4b2b      	ldr	r3, [pc, #172]	; (8001c54 <fsm_traffic_run+0x57c>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f7fe ff3f 	bl	8000a2c <displayDigit>
	                HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, RESET);
 8001bae:	2200      	movs	r2, #0
 8001bb0:	2140      	movs	r1, #64	; 0x40
 8001bb2:	4829      	ldr	r0, [pc, #164]	; (8001c58 <fsm_traffic_run+0x580>)
 8001bb4:	f000 fed7 	bl	8002966 <HAL_GPIO_WritePin>
	                break;
 8001bb8:	e084      	b.n	8001cc4 <fsm_traffic_run+0x5ec>
	            case 1:
	                num_buf = (red_main%10) % 10;
 8001bba:	4b2a      	ldr	r3, [pc, #168]	; (8001c64 <fsm_traffic_run+0x58c>)
 8001bbc:	6819      	ldr	r1, [r3, #0]
 8001bbe:	4b24      	ldr	r3, [pc, #144]	; (8001c50 <fsm_traffic_run+0x578>)
 8001bc0:	fb83 2301 	smull	r2, r3, r3, r1
 8001bc4:	109a      	asrs	r2, r3, #2
 8001bc6:	17cb      	asrs	r3, r1, #31
 8001bc8:	1ad2      	subs	r2, r2, r3
 8001bca:	4613      	mov	r3, r2
 8001bcc:	009b      	lsls	r3, r3, #2
 8001bce:	4413      	add	r3, r2
 8001bd0:	005b      	lsls	r3, r3, #1
 8001bd2:	1aca      	subs	r2, r1, r3
 8001bd4:	4b1f      	ldr	r3, [pc, #124]	; (8001c54 <fsm_traffic_run+0x57c>)
 8001bd6:	601a      	str	r2, [r3, #0]
	                if(num_buf < 0) num_buf = 0;
 8001bd8:	4b1e      	ldr	r3, [pc, #120]	; (8001c54 <fsm_traffic_run+0x57c>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	da02      	bge.n	8001be6 <fsm_traffic_run+0x50e>
 8001be0:	4b1c      	ldr	r3, [pc, #112]	; (8001c54 <fsm_traffic_run+0x57c>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	601a      	str	r2, [r3, #0]
	                displayDigit(num_buf);
 8001be6:	4b1b      	ldr	r3, [pc, #108]	; (8001c54 <fsm_traffic_run+0x57c>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	4618      	mov	r0, r3
 8001bec:	f7fe ff1e 	bl	8000a2c <displayDigit>
	                HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	2180      	movs	r1, #128	; 0x80
 8001bf4:	4818      	ldr	r0, [pc, #96]	; (8001c58 <fsm_traffic_run+0x580>)
 8001bf6:	f000 feb6 	bl	8002966 <HAL_GPIO_WritePin>
	                break;
 8001bfa:	e063      	b.n	8001cc4 <fsm_traffic_run+0x5ec>
	            case 2:
	                num_buf = (yellow_cross/10) % 10;
 8001bfc:	4b1f      	ldr	r3, [pc, #124]	; (8001c7c <fsm_traffic_run+0x5a4>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	4a13      	ldr	r2, [pc, #76]	; (8001c50 <fsm_traffic_run+0x578>)
 8001c02:	fb82 1203 	smull	r1, r2, r2, r3
 8001c06:	1092      	asrs	r2, r2, #2
 8001c08:	17db      	asrs	r3, r3, #31
 8001c0a:	1ad1      	subs	r1, r2, r3
 8001c0c:	4b10      	ldr	r3, [pc, #64]	; (8001c50 <fsm_traffic_run+0x578>)
 8001c0e:	fb83 2301 	smull	r2, r3, r3, r1
 8001c12:	109a      	asrs	r2, r3, #2
 8001c14:	17cb      	asrs	r3, r1, #31
 8001c16:	1ad2      	subs	r2, r2, r3
 8001c18:	4613      	mov	r3, r2
 8001c1a:	009b      	lsls	r3, r3, #2
 8001c1c:	4413      	add	r3, r2
 8001c1e:	005b      	lsls	r3, r3, #1
 8001c20:	1aca      	subs	r2, r1, r3
 8001c22:	4b0c      	ldr	r3, [pc, #48]	; (8001c54 <fsm_traffic_run+0x57c>)
 8001c24:	601a      	str	r2, [r3, #0]
	                if(num_buf < 0) num_buf = 0;
 8001c26:	4b0b      	ldr	r3, [pc, #44]	; (8001c54 <fsm_traffic_run+0x57c>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	da02      	bge.n	8001c34 <fsm_traffic_run+0x55c>
 8001c2e:	4b09      	ldr	r3, [pc, #36]	; (8001c54 <fsm_traffic_run+0x57c>)
 8001c30:	2200      	movs	r2, #0
 8001c32:	601a      	str	r2, [r3, #0]
	                displayDigit(num_buf);
 8001c34:	4b07      	ldr	r3, [pc, #28]	; (8001c54 <fsm_traffic_run+0x57c>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4618      	mov	r0, r3
 8001c3a:	f7fe fef7 	bl	8000a2c <displayDigit>
	                HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, RESET);
 8001c3e:	2200      	movs	r2, #0
 8001c40:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001c44:	4804      	ldr	r0, [pc, #16]	; (8001c58 <fsm_traffic_run+0x580>)
 8001c46:	f000 fe8e 	bl	8002966 <HAL_GPIO_WritePin>
	                break;
 8001c4a:	e03b      	b.n	8001cc4 <fsm_traffic_run+0x5ec>
 8001c4c:	200000e4 	.word	0x200000e4
 8001c50:	66666667 	.word	0x66666667
 8001c54:	200000ec 	.word	0x200000ec
 8001c58:	40010800 	.word	0x40010800
 8001c5c:	200000e8 	.word	0x200000e8
 8001c60:	200000a0 	.word	0x200000a0
 8001c64:	20000460 	.word	0x20000460
 8001c68:	2000007c 	.word	0x2000007c
 8001c6c:	40010c00 	.word	0x40010c00
 8001c70:	20000088 	.word	0x20000088
 8001c74:	2000003c 	.word	0x2000003c
 8001c78:	20000098 	.word	0x20000098
 8001c7c:	200000e0 	.word	0x200000e0
	            case 3:
	                num_buf = (yellow_cross%10) % 10;
 8001c80:	4b8e      	ldr	r3, [pc, #568]	; (8001ebc <fsm_traffic_run+0x7e4>)
 8001c82:	6819      	ldr	r1, [r3, #0]
 8001c84:	4b8e      	ldr	r3, [pc, #568]	; (8001ec0 <fsm_traffic_run+0x7e8>)
 8001c86:	fb83 2301 	smull	r2, r3, r3, r1
 8001c8a:	109a      	asrs	r2, r3, #2
 8001c8c:	17cb      	asrs	r3, r1, #31
 8001c8e:	1ad2      	subs	r2, r2, r3
 8001c90:	4613      	mov	r3, r2
 8001c92:	009b      	lsls	r3, r3, #2
 8001c94:	4413      	add	r3, r2
 8001c96:	005b      	lsls	r3, r3, #1
 8001c98:	1aca      	subs	r2, r1, r3
 8001c9a:	4b8a      	ldr	r3, [pc, #552]	; (8001ec4 <fsm_traffic_run+0x7ec>)
 8001c9c:	601a      	str	r2, [r3, #0]
	                if(num_buf < 0) num_buf = 0;
 8001c9e:	4b89      	ldr	r3, [pc, #548]	; (8001ec4 <fsm_traffic_run+0x7ec>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	da02      	bge.n	8001cac <fsm_traffic_run+0x5d4>
 8001ca6:	4b87      	ldr	r3, [pc, #540]	; (8001ec4 <fsm_traffic_run+0x7ec>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	601a      	str	r2, [r3, #0]
	                displayDigit(num_buf);
 8001cac:	4b85      	ldr	r3, [pc, #532]	; (8001ec4 <fsm_traffic_run+0x7ec>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	f7fe febb 	bl	8000a2c <displayDigit>
	                HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001cbc:	4882      	ldr	r0, [pc, #520]	; (8001ec8 <fsm_traffic_run+0x7f0>)
 8001cbe:	f000 fe52 	bl	8002966 <HAL_GPIO_WritePin>
	                break;
 8001cc2:	bf00      	nop
	            }
	            ind = (ind + 1) % 4;
 8001cc4:	4b81      	ldr	r3, [pc, #516]	; (8001ecc <fsm_traffic_run+0x7f4>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	3301      	adds	r3, #1
 8001cca:	425a      	negs	r2, r3
 8001ccc:	f003 0303 	and.w	r3, r3, #3
 8001cd0:	f002 0203 	and.w	r2, r2, #3
 8001cd4:	bf58      	it	pl
 8001cd6:	4253      	negpl	r3, r2
 8001cd8:	4a7c      	ldr	r2, [pc, #496]	; (8001ecc <fsm_traffic_run+0x7f4>)
 8001cda:	6013      	str	r3, [r2, #0]
	            setTimer3(20);  // SỬA TỪ 25ms XUỐNG 20ms
 8001cdc:	2014      	movs	r0, #20
 8001cde:	f7ff f87f 	bl	8000de0 <setTimer3>
	        }
	        if(timer4_flag==1){
 8001ce2:	4b7b      	ldr	r3, [pc, #492]	; (8001ed0 <fsm_traffic_run+0x7f8>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	2b01      	cmp	r3, #1
 8001ce8:	d114      	bne.n	8001d14 <fsm_traffic_run+0x63c>
	            if(red_main > 0) red_main--;
 8001cea:	4b7a      	ldr	r3, [pc, #488]	; (8001ed4 <fsm_traffic_run+0x7fc>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	dd04      	ble.n	8001cfc <fsm_traffic_run+0x624>
 8001cf2:	4b78      	ldr	r3, [pc, #480]	; (8001ed4 <fsm_traffic_run+0x7fc>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	3b01      	subs	r3, #1
 8001cf8:	4a76      	ldr	r2, [pc, #472]	; (8001ed4 <fsm_traffic_run+0x7fc>)
 8001cfa:	6013      	str	r3, [r2, #0]
	            if(yellow_cross > 0) yellow_cross--;
 8001cfc:	4b6f      	ldr	r3, [pc, #444]	; (8001ebc <fsm_traffic_run+0x7e4>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	dd04      	ble.n	8001d0e <fsm_traffic_run+0x636>
 8001d04:	4b6d      	ldr	r3, [pc, #436]	; (8001ebc <fsm_traffic_run+0x7e4>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	3b01      	subs	r3, #1
 8001d0a:	4a6c      	ldr	r2, [pc, #432]	; (8001ebc <fsm_traffic_run+0x7e4>)
 8001d0c:	6013      	str	r3, [r2, #0]
	            setTimer4(100);
 8001d0e:	2064      	movs	r0, #100	; 0x64
 8001d10:	f7ff f87a 	bl	8000e08 <setTimer4>
	        }
	        if(isButton1Press() == 1) status = SET_INIT;
 8001d14:	f7fe fa1a 	bl	800014c <isButton1Press>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	2b01      	cmp	r3, #1
 8001d1c:	f040 82e5 	bne.w	80022ea <fsm_traffic_run+0xc12>
 8001d20:	4b6d      	ldr	r3, [pc, #436]	; (8001ed8 <fsm_traffic_run+0x800>)
 8001d22:	220a      	movs	r2, #10
 8001d24:	601a      	str	r2, [r3, #0]
	        break;
 8001d26:	e2e0      	b.n	80022ea <fsm_traffic_run+0xc12>

	    case GREEN_RED:
	        HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, GPIO_PIN_RESET);
 8001d28:	2200      	movs	r2, #0
 8001d2a:	2180      	movs	r1, #128	; 0x80
 8001d2c:	486b      	ldr	r0, [pc, #428]	; (8001edc <fsm_traffic_run+0x804>)
 8001d2e:	f000 fe1a 	bl	8002966 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(YEL1_GPIO_Port, YEL1_Pin, GPIO_PIN_RESET);
 8001d32:	2200      	movs	r2, #0
 8001d34:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001d38:	4868      	ldr	r0, [pc, #416]	; (8001edc <fsm_traffic_run+0x804>)
 8001d3a:	f000 fe14 	bl	8002966 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(GRE1_GPIO_Port, GRE1_Pin, GPIO_PIN_SET);
 8001d3e:	2201      	movs	r2, #1
 8001d40:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001d44:	4865      	ldr	r0, [pc, #404]	; (8001edc <fsm_traffic_run+0x804>)
 8001d46:	f000 fe0e 	bl	8002966 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, GPIO_PIN_SET);
 8001d4a:	2201      	movs	r2, #1
 8001d4c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001d50:	4862      	ldr	r0, [pc, #392]	; (8001edc <fsm_traffic_run+0x804>)
 8001d52:	f000 fe08 	bl	8002966 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(YEL2_GPIO_Port, YEL2_Pin, GPIO_PIN_RESET);
 8001d56:	2200      	movs	r2, #0
 8001d58:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001d5c:	485f      	ldr	r0, [pc, #380]	; (8001edc <fsm_traffic_run+0x804>)
 8001d5e:	f000 fe02 	bl	8002966 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(GRE2_GPIO_Port, GRE2_Pin, GPIO_PIN_RESET);
 8001d62:	2200      	movs	r2, #0
 8001d64:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001d68:	485c      	ldr	r0, [pc, #368]	; (8001edc <fsm_traffic_run+0x804>)
 8001d6a:	f000 fdfc 	bl	8002966 <HAL_GPIO_WritePin>

	        if(timer1_flag ==1){
 8001d6e:	4b5c      	ldr	r3, [pc, #368]	; (8001ee0 <fsm_traffic_run+0x808>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	2b01      	cmp	r3, #1
 8001d74:	d107      	bne.n	8001d86 <fsm_traffic_run+0x6ae>
	            status = YELLOW_RED;
 8001d76:	4b58      	ldr	r3, [pc, #352]	; (8001ed8 <fsm_traffic_run+0x800>)
 8001d78:	2205      	movs	r2, #5
 8001d7a:	601a      	str	r2, [r3, #0]
	            setTimer1(yellow_dur);
 8001d7c:	4b59      	ldr	r3, [pc, #356]	; (8001ee4 <fsm_traffic_run+0x80c>)
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4618      	mov	r0, r3
 8001d82:	f7ff f805 	bl	8000d90 <setTimer1>
	            // KHÔNG reset ind ở đây
	        }
	        if(timer3_flag==1){
 8001d86:	4b58      	ldr	r3, [pc, #352]	; (8001ee8 <fsm_traffic_run+0x810>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	2b01      	cmp	r3, #1
 8001d8c:	f040 80e3 	bne.w	8001f56 <fsm_traffic_run+0x87e>
	            HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 8001d90:	2201      	movs	r2, #1
 8001d92:	2140      	movs	r1, #64	; 0x40
 8001d94:	484c      	ldr	r0, [pc, #304]	; (8001ec8 <fsm_traffic_run+0x7f0>)
 8001d96:	f000 fde6 	bl	8002966 <HAL_GPIO_WritePin>
	            HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 8001d9a:	2201      	movs	r2, #1
 8001d9c:	2180      	movs	r1, #128	; 0x80
 8001d9e:	484a      	ldr	r0, [pc, #296]	; (8001ec8 <fsm_traffic_run+0x7f0>)
 8001da0:	f000 fde1 	bl	8002966 <HAL_GPIO_WritePin>
	            HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 8001da4:	2201      	movs	r2, #1
 8001da6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001daa:	4847      	ldr	r0, [pc, #284]	; (8001ec8 <fsm_traffic_run+0x7f0>)
 8001dac:	f000 fddb 	bl	8002966 <HAL_GPIO_WritePin>
	            HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 8001db0:	2201      	movs	r2, #1
 8001db2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001db6:	4844      	ldr	r0, [pc, #272]	; (8001ec8 <fsm_traffic_run+0x7f0>)
 8001db8:	f000 fdd5 	bl	8002966 <HAL_GPIO_WritePin>

	            switch(ind){
 8001dbc:	4b43      	ldr	r3, [pc, #268]	; (8001ecc <fsm_traffic_run+0x7f4>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	2b03      	cmp	r3, #3
 8001dc2:	f200 80b9 	bhi.w	8001f38 <fsm_traffic_run+0x860>
 8001dc6:	a201      	add	r2, pc, #4	; (adr r2, 8001dcc <fsm_traffic_run+0x6f4>)
 8001dc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dcc:	08001ddd 	.word	0x08001ddd
 8001dd0:	08001e2b 	.word	0x08001e2b
 8001dd4:	08001e6d 	.word	0x08001e6d
 8001dd8:	08001ef5 	.word	0x08001ef5
	            case 0:
	                num_buf = (green_main/10) % 10;
 8001ddc:	4b43      	ldr	r3, [pc, #268]	; (8001eec <fsm_traffic_run+0x814>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	4a37      	ldr	r2, [pc, #220]	; (8001ec0 <fsm_traffic_run+0x7e8>)
 8001de2:	fb82 1203 	smull	r1, r2, r2, r3
 8001de6:	1092      	asrs	r2, r2, #2
 8001de8:	17db      	asrs	r3, r3, #31
 8001dea:	1ad1      	subs	r1, r2, r3
 8001dec:	4b34      	ldr	r3, [pc, #208]	; (8001ec0 <fsm_traffic_run+0x7e8>)
 8001dee:	fb83 2301 	smull	r2, r3, r3, r1
 8001df2:	109a      	asrs	r2, r3, #2
 8001df4:	17cb      	asrs	r3, r1, #31
 8001df6:	1ad2      	subs	r2, r2, r3
 8001df8:	4613      	mov	r3, r2
 8001dfa:	009b      	lsls	r3, r3, #2
 8001dfc:	4413      	add	r3, r2
 8001dfe:	005b      	lsls	r3, r3, #1
 8001e00:	1aca      	subs	r2, r1, r3
 8001e02:	4b30      	ldr	r3, [pc, #192]	; (8001ec4 <fsm_traffic_run+0x7ec>)
 8001e04:	601a      	str	r2, [r3, #0]
	                if(num_buf < 0) num_buf = 0;
 8001e06:	4b2f      	ldr	r3, [pc, #188]	; (8001ec4 <fsm_traffic_run+0x7ec>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	da02      	bge.n	8001e14 <fsm_traffic_run+0x73c>
 8001e0e:	4b2d      	ldr	r3, [pc, #180]	; (8001ec4 <fsm_traffic_run+0x7ec>)
 8001e10:	2200      	movs	r2, #0
 8001e12:	601a      	str	r2, [r3, #0]
	                displayDigit(num_buf);
 8001e14:	4b2b      	ldr	r3, [pc, #172]	; (8001ec4 <fsm_traffic_run+0x7ec>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f7fe fe07 	bl	8000a2c <displayDigit>
	                HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, RESET);
 8001e1e:	2200      	movs	r2, #0
 8001e20:	2140      	movs	r1, #64	; 0x40
 8001e22:	4829      	ldr	r0, [pc, #164]	; (8001ec8 <fsm_traffic_run+0x7f0>)
 8001e24:	f000 fd9f 	bl	8002966 <HAL_GPIO_WritePin>
	                break;
 8001e28:	e086      	b.n	8001f38 <fsm_traffic_run+0x860>
	            case 1:
	                num_buf = (green_main%10) % 10;
 8001e2a:	4b30      	ldr	r3, [pc, #192]	; (8001eec <fsm_traffic_run+0x814>)
 8001e2c:	6819      	ldr	r1, [r3, #0]
 8001e2e:	4b24      	ldr	r3, [pc, #144]	; (8001ec0 <fsm_traffic_run+0x7e8>)
 8001e30:	fb83 2301 	smull	r2, r3, r3, r1
 8001e34:	109a      	asrs	r2, r3, #2
 8001e36:	17cb      	asrs	r3, r1, #31
 8001e38:	1ad2      	subs	r2, r2, r3
 8001e3a:	4613      	mov	r3, r2
 8001e3c:	009b      	lsls	r3, r3, #2
 8001e3e:	4413      	add	r3, r2
 8001e40:	005b      	lsls	r3, r3, #1
 8001e42:	1aca      	subs	r2, r1, r3
 8001e44:	4b1f      	ldr	r3, [pc, #124]	; (8001ec4 <fsm_traffic_run+0x7ec>)
 8001e46:	601a      	str	r2, [r3, #0]
	                if(num_buf < 0) num_buf = 0;
 8001e48:	4b1e      	ldr	r3, [pc, #120]	; (8001ec4 <fsm_traffic_run+0x7ec>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	da02      	bge.n	8001e56 <fsm_traffic_run+0x77e>
 8001e50:	4b1c      	ldr	r3, [pc, #112]	; (8001ec4 <fsm_traffic_run+0x7ec>)
 8001e52:	2200      	movs	r2, #0
 8001e54:	601a      	str	r2, [r3, #0]
	                displayDigit(num_buf);
 8001e56:	4b1b      	ldr	r3, [pc, #108]	; (8001ec4 <fsm_traffic_run+0x7ec>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	f7fe fde6 	bl	8000a2c <displayDigit>
	                HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 8001e60:	2200      	movs	r2, #0
 8001e62:	2180      	movs	r1, #128	; 0x80
 8001e64:	4818      	ldr	r0, [pc, #96]	; (8001ec8 <fsm_traffic_run+0x7f0>)
 8001e66:	f000 fd7e 	bl	8002966 <HAL_GPIO_WritePin>
	                break;
 8001e6a:	e065      	b.n	8001f38 <fsm_traffic_run+0x860>
	            case 2:
	                num_buf = (red_cross/10) % 10;
 8001e6c:	4b20      	ldr	r3, [pc, #128]	; (8001ef0 <fsm_traffic_run+0x818>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	4a13      	ldr	r2, [pc, #76]	; (8001ec0 <fsm_traffic_run+0x7e8>)
 8001e72:	fb82 1203 	smull	r1, r2, r2, r3
 8001e76:	1092      	asrs	r2, r2, #2
 8001e78:	17db      	asrs	r3, r3, #31
 8001e7a:	1ad1      	subs	r1, r2, r3
 8001e7c:	4b10      	ldr	r3, [pc, #64]	; (8001ec0 <fsm_traffic_run+0x7e8>)
 8001e7e:	fb83 2301 	smull	r2, r3, r3, r1
 8001e82:	109a      	asrs	r2, r3, #2
 8001e84:	17cb      	asrs	r3, r1, #31
 8001e86:	1ad2      	subs	r2, r2, r3
 8001e88:	4613      	mov	r3, r2
 8001e8a:	009b      	lsls	r3, r3, #2
 8001e8c:	4413      	add	r3, r2
 8001e8e:	005b      	lsls	r3, r3, #1
 8001e90:	1aca      	subs	r2, r1, r3
 8001e92:	4b0c      	ldr	r3, [pc, #48]	; (8001ec4 <fsm_traffic_run+0x7ec>)
 8001e94:	601a      	str	r2, [r3, #0]
	                if(num_buf < 0) num_buf = 0;
 8001e96:	4b0b      	ldr	r3, [pc, #44]	; (8001ec4 <fsm_traffic_run+0x7ec>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	da02      	bge.n	8001ea4 <fsm_traffic_run+0x7cc>
 8001e9e:	4b09      	ldr	r3, [pc, #36]	; (8001ec4 <fsm_traffic_run+0x7ec>)
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	601a      	str	r2, [r3, #0]
	                displayDigit(num_buf);
 8001ea4:	4b07      	ldr	r3, [pc, #28]	; (8001ec4 <fsm_traffic_run+0x7ec>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f7fe fdbf 	bl	8000a2c <displayDigit>
	                HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, RESET);
 8001eae:	2200      	movs	r2, #0
 8001eb0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001eb4:	4804      	ldr	r0, [pc, #16]	; (8001ec8 <fsm_traffic_run+0x7f0>)
 8001eb6:	f000 fd56 	bl	8002966 <HAL_GPIO_WritePin>
	                break;
 8001eba:	e03d      	b.n	8001f38 <fsm_traffic_run+0x860>
 8001ebc:	200000e0 	.word	0x200000e0
 8001ec0:	66666667 	.word	0x66666667
 8001ec4:	200000ec 	.word	0x200000ec
 8001ec8:	40010800 	.word	0x40010800
 8001ecc:	200000e8 	.word	0x200000e8
 8001ed0:	200000a0 	.word	0x200000a0
 8001ed4:	20000460 	.word	0x20000460
 8001ed8:	2000007c 	.word	0x2000007c
 8001edc:	40010c00 	.word	0x40010c00
 8001ee0:	20000088 	.word	0x20000088
 8001ee4:	20000040 	.word	0x20000040
 8001ee8:	20000098 	.word	0x20000098
 8001eec:	2000045c 	.word	0x2000045c
 8001ef0:	200000dc 	.word	0x200000dc
	            case 3:
	                num_buf = (red_cross%10) % 10;
 8001ef4:	4baa      	ldr	r3, [pc, #680]	; (80021a0 <fsm_traffic_run+0xac8>)
 8001ef6:	6819      	ldr	r1, [r3, #0]
 8001ef8:	4baa      	ldr	r3, [pc, #680]	; (80021a4 <fsm_traffic_run+0xacc>)
 8001efa:	fb83 2301 	smull	r2, r3, r3, r1
 8001efe:	109a      	asrs	r2, r3, #2
 8001f00:	17cb      	asrs	r3, r1, #31
 8001f02:	1ad2      	subs	r2, r2, r3
 8001f04:	4613      	mov	r3, r2
 8001f06:	009b      	lsls	r3, r3, #2
 8001f08:	4413      	add	r3, r2
 8001f0a:	005b      	lsls	r3, r3, #1
 8001f0c:	1aca      	subs	r2, r1, r3
 8001f0e:	4ba6      	ldr	r3, [pc, #664]	; (80021a8 <fsm_traffic_run+0xad0>)
 8001f10:	601a      	str	r2, [r3, #0]
	                if(num_buf < 0) num_buf = 0;
 8001f12:	4ba5      	ldr	r3, [pc, #660]	; (80021a8 <fsm_traffic_run+0xad0>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	da02      	bge.n	8001f20 <fsm_traffic_run+0x848>
 8001f1a:	4ba3      	ldr	r3, [pc, #652]	; (80021a8 <fsm_traffic_run+0xad0>)
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	601a      	str	r2, [r3, #0]
	                displayDigit(num_buf);
 8001f20:	4ba1      	ldr	r3, [pc, #644]	; (80021a8 <fsm_traffic_run+0xad0>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4618      	mov	r0, r3
 8001f26:	f7fe fd81 	bl	8000a2c <displayDigit>
	                HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001f30:	489e      	ldr	r0, [pc, #632]	; (80021ac <fsm_traffic_run+0xad4>)
 8001f32:	f000 fd18 	bl	8002966 <HAL_GPIO_WritePin>
	                break;
 8001f36:	bf00      	nop
	            }
	            ind = (ind + 1) % 4;
 8001f38:	4b9d      	ldr	r3, [pc, #628]	; (80021b0 <fsm_traffic_run+0xad8>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	3301      	adds	r3, #1
 8001f3e:	425a      	negs	r2, r3
 8001f40:	f003 0303 	and.w	r3, r3, #3
 8001f44:	f002 0203 	and.w	r2, r2, #3
 8001f48:	bf58      	it	pl
 8001f4a:	4253      	negpl	r3, r2
 8001f4c:	4a98      	ldr	r2, [pc, #608]	; (80021b0 <fsm_traffic_run+0xad8>)
 8001f4e:	6013      	str	r3, [r2, #0]
	            setTimer3(20);  // SỬA TỪ 25ms XUỐNG 20ms
 8001f50:	2014      	movs	r0, #20
 8001f52:	f7fe ff45 	bl	8000de0 <setTimer3>
	        }
	        if(timer4_flag==1){
 8001f56:	4b97      	ldr	r3, [pc, #604]	; (80021b4 <fsm_traffic_run+0xadc>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	2b01      	cmp	r3, #1
 8001f5c:	d114      	bne.n	8001f88 <fsm_traffic_run+0x8b0>
	            if(green_main > 0) green_main--;
 8001f5e:	4b96      	ldr	r3, [pc, #600]	; (80021b8 <fsm_traffic_run+0xae0>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	dd04      	ble.n	8001f70 <fsm_traffic_run+0x898>
 8001f66:	4b94      	ldr	r3, [pc, #592]	; (80021b8 <fsm_traffic_run+0xae0>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	3b01      	subs	r3, #1
 8001f6c:	4a92      	ldr	r2, [pc, #584]	; (80021b8 <fsm_traffic_run+0xae0>)
 8001f6e:	6013      	str	r3, [r2, #0]
	            if(red_cross > 0) red_cross--;
 8001f70:	4b8b      	ldr	r3, [pc, #556]	; (80021a0 <fsm_traffic_run+0xac8>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	dd04      	ble.n	8001f82 <fsm_traffic_run+0x8aa>
 8001f78:	4b89      	ldr	r3, [pc, #548]	; (80021a0 <fsm_traffic_run+0xac8>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	3b01      	subs	r3, #1
 8001f7e:	4a88      	ldr	r2, [pc, #544]	; (80021a0 <fsm_traffic_run+0xac8>)
 8001f80:	6013      	str	r3, [r2, #0]
	            setTimer4(100);
 8001f82:	2064      	movs	r0, #100	; 0x64
 8001f84:	f7fe ff40 	bl	8000e08 <setTimer4>
	        }
	        if(isButton1Press() == 1) status = SET_INIT;
 8001f88:	f7fe f8e0 	bl	800014c <isButton1Press>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	2b01      	cmp	r3, #1
 8001f90:	f040 81ad 	bne.w	80022ee <fsm_traffic_run+0xc16>
 8001f94:	4b89      	ldr	r3, [pc, #548]	; (80021bc <fsm_traffic_run+0xae4>)
 8001f96:	220a      	movs	r2, #10
 8001f98:	601a      	str	r2, [r3, #0]
	        break;
 8001f9a:	e1a8      	b.n	80022ee <fsm_traffic_run+0xc16>

	    case YELLOW_RED:
	        HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, GPIO_PIN_RESET);
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	2180      	movs	r1, #128	; 0x80
 8001fa0:	4887      	ldr	r0, [pc, #540]	; (80021c0 <fsm_traffic_run+0xae8>)
 8001fa2:	f000 fce0 	bl	8002966 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(YEL1_GPIO_Port, YEL1_Pin, GPIO_PIN_SET);
 8001fa6:	2201      	movs	r2, #1
 8001fa8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001fac:	4884      	ldr	r0, [pc, #528]	; (80021c0 <fsm_traffic_run+0xae8>)
 8001fae:	f000 fcda 	bl	8002966 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(GRE1_GPIO_Port, GRE1_Pin, GPIO_PIN_RESET);
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001fb8:	4881      	ldr	r0, [pc, #516]	; (80021c0 <fsm_traffic_run+0xae8>)
 8001fba:	f000 fcd4 	bl	8002966 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, GPIO_PIN_SET);
 8001fbe:	2201      	movs	r2, #1
 8001fc0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001fc4:	487e      	ldr	r0, [pc, #504]	; (80021c0 <fsm_traffic_run+0xae8>)
 8001fc6:	f000 fcce 	bl	8002966 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(YEL2_GPIO_Port, YEL2_Pin, GPIO_PIN_RESET);
 8001fca:	2200      	movs	r2, #0
 8001fcc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001fd0:	487b      	ldr	r0, [pc, #492]	; (80021c0 <fsm_traffic_run+0xae8>)
 8001fd2:	f000 fcc8 	bl	8002966 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(GRE2_GPIO_Port, GRE2_Pin, GPIO_PIN_RESET);
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001fdc:	4878      	ldr	r0, [pc, #480]	; (80021c0 <fsm_traffic_run+0xae8>)
 8001fde:	f000 fcc2 	bl	8002966 <HAL_GPIO_WritePin>

	        if(timer1_flag ==1){
 8001fe2:	4b78      	ldr	r3, [pc, #480]	; (80021c4 <fsm_traffic_run+0xaec>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	2b01      	cmp	r3, #1
 8001fe8:	d167      	bne.n	80020ba <fsm_traffic_run+0x9e2>
	            status = RED_GREEN;
 8001fea:	4b74      	ldr	r3, [pc, #464]	; (80021bc <fsm_traffic_run+0xae4>)
 8001fec:	2202      	movs	r2, #2
 8001fee:	601a      	str	r2, [r3, #0]
	            // RESET ĐƠN GIẢN KHÔNG +1
	            red_main = (red_dur/100) > 0 ? (red_dur/100) : 1;
 8001ff0:	4b75      	ldr	r3, [pc, #468]	; (80021c8 <fsm_traffic_run+0xaf0>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	2b63      	cmp	r3, #99	; 0x63
 8001ff6:	dd08      	ble.n	800200a <fsm_traffic_run+0x932>
 8001ff8:	4b73      	ldr	r3, [pc, #460]	; (80021c8 <fsm_traffic_run+0xaf0>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	4a73      	ldr	r2, [pc, #460]	; (80021cc <fsm_traffic_run+0xaf4>)
 8001ffe:	fb82 1203 	smull	r1, r2, r2, r3
 8002002:	1152      	asrs	r2, r2, #5
 8002004:	17db      	asrs	r3, r3, #31
 8002006:	1ad3      	subs	r3, r2, r3
 8002008:	e000      	b.n	800200c <fsm_traffic_run+0x934>
 800200a:	2301      	movs	r3, #1
 800200c:	4a70      	ldr	r2, [pc, #448]	; (80021d0 <fsm_traffic_run+0xaf8>)
 800200e:	6013      	str	r3, [r2, #0]
	            red_cross = (red_dur/100) > 0 ? (red_dur/100) : 1;
 8002010:	4b6d      	ldr	r3, [pc, #436]	; (80021c8 <fsm_traffic_run+0xaf0>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	2b63      	cmp	r3, #99	; 0x63
 8002016:	dd08      	ble.n	800202a <fsm_traffic_run+0x952>
 8002018:	4b6b      	ldr	r3, [pc, #428]	; (80021c8 <fsm_traffic_run+0xaf0>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	4a6b      	ldr	r2, [pc, #428]	; (80021cc <fsm_traffic_run+0xaf4>)
 800201e:	fb82 1203 	smull	r1, r2, r2, r3
 8002022:	1152      	asrs	r2, r2, #5
 8002024:	17db      	asrs	r3, r3, #31
 8002026:	1ad3      	subs	r3, r2, r3
 8002028:	e000      	b.n	800202c <fsm_traffic_run+0x954>
 800202a:	2301      	movs	r3, #1
 800202c:	4a5c      	ldr	r2, [pc, #368]	; (80021a0 <fsm_traffic_run+0xac8>)
 800202e:	6013      	str	r3, [r2, #0]
	            yellow_main = (yellow_dur/100) > 0 ? (yellow_dur/100) : 1;
 8002030:	4b68      	ldr	r3, [pc, #416]	; (80021d4 <fsm_traffic_run+0xafc>)
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	2b63      	cmp	r3, #99	; 0x63
 8002036:	dd08      	ble.n	800204a <fsm_traffic_run+0x972>
 8002038:	4b66      	ldr	r3, [pc, #408]	; (80021d4 <fsm_traffic_run+0xafc>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a63      	ldr	r2, [pc, #396]	; (80021cc <fsm_traffic_run+0xaf4>)
 800203e:	fb82 1203 	smull	r1, r2, r2, r3
 8002042:	1152      	asrs	r2, r2, #5
 8002044:	17db      	asrs	r3, r3, #31
 8002046:	1ad3      	subs	r3, r2, r3
 8002048:	e000      	b.n	800204c <fsm_traffic_run+0x974>
 800204a:	2301      	movs	r3, #1
 800204c:	4a62      	ldr	r2, [pc, #392]	; (80021d8 <fsm_traffic_run+0xb00>)
 800204e:	6013      	str	r3, [r2, #0]
	            yellow_cross = (yellow_dur/100) > 0 ? (yellow_dur/100) : 1;
 8002050:	4b60      	ldr	r3, [pc, #384]	; (80021d4 <fsm_traffic_run+0xafc>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	2b63      	cmp	r3, #99	; 0x63
 8002056:	dd08      	ble.n	800206a <fsm_traffic_run+0x992>
 8002058:	4b5e      	ldr	r3, [pc, #376]	; (80021d4 <fsm_traffic_run+0xafc>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4a5b      	ldr	r2, [pc, #364]	; (80021cc <fsm_traffic_run+0xaf4>)
 800205e:	fb82 1203 	smull	r1, r2, r2, r3
 8002062:	1152      	asrs	r2, r2, #5
 8002064:	17db      	asrs	r3, r3, #31
 8002066:	1ad3      	subs	r3, r2, r3
 8002068:	e000      	b.n	800206c <fsm_traffic_run+0x994>
 800206a:	2301      	movs	r3, #1
 800206c:	4a5b      	ldr	r2, [pc, #364]	; (80021dc <fsm_traffic_run+0xb04>)
 800206e:	6013      	str	r3, [r2, #0]
	            green_main = (green_dur/100) > 0 ? (green_dur/100) : 1;
 8002070:	4b5b      	ldr	r3, [pc, #364]	; (80021e0 <fsm_traffic_run+0xb08>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	2b63      	cmp	r3, #99	; 0x63
 8002076:	dd08      	ble.n	800208a <fsm_traffic_run+0x9b2>
 8002078:	4b59      	ldr	r3, [pc, #356]	; (80021e0 <fsm_traffic_run+0xb08>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	4a53      	ldr	r2, [pc, #332]	; (80021cc <fsm_traffic_run+0xaf4>)
 800207e:	fb82 1203 	smull	r1, r2, r2, r3
 8002082:	1152      	asrs	r2, r2, #5
 8002084:	17db      	asrs	r3, r3, #31
 8002086:	1ad3      	subs	r3, r2, r3
 8002088:	e000      	b.n	800208c <fsm_traffic_run+0x9b4>
 800208a:	2301      	movs	r3, #1
 800208c:	4a4a      	ldr	r2, [pc, #296]	; (80021b8 <fsm_traffic_run+0xae0>)
 800208e:	6013      	str	r3, [r2, #0]
	            green_cross = (green_dur/100) > 0 ? (green_dur/100) : 1;
 8002090:	4b53      	ldr	r3, [pc, #332]	; (80021e0 <fsm_traffic_run+0xb08>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	2b63      	cmp	r3, #99	; 0x63
 8002096:	dd08      	ble.n	80020aa <fsm_traffic_run+0x9d2>
 8002098:	4b51      	ldr	r3, [pc, #324]	; (80021e0 <fsm_traffic_run+0xb08>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	4a4b      	ldr	r2, [pc, #300]	; (80021cc <fsm_traffic_run+0xaf4>)
 800209e:	fb82 1203 	smull	r1, r2, r2, r3
 80020a2:	1152      	asrs	r2, r2, #5
 80020a4:	17db      	asrs	r3, r3, #31
 80020a6:	1ad3      	subs	r3, r2, r3
 80020a8:	e000      	b.n	80020ac <fsm_traffic_run+0x9d4>
 80020aa:	2301      	movs	r3, #1
 80020ac:	4a4d      	ldr	r2, [pc, #308]	; (80021e4 <fsm_traffic_run+0xb0c>)
 80020ae:	6013      	str	r3, [r2, #0]
	            setTimer1(green_dur);
 80020b0:	4b4b      	ldr	r3, [pc, #300]	; (80021e0 <fsm_traffic_run+0xb08>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4618      	mov	r0, r3
 80020b6:	f7fe fe6b 	bl	8000d90 <setTimer1>
	            // KHÔNG reset ind ở đây
	        }
	        if(timer3_flag==1){
 80020ba:	4b4b      	ldr	r3, [pc, #300]	; (80021e8 <fsm_traffic_run+0xb10>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	2b01      	cmp	r3, #1
 80020c0:	f040 80ed 	bne.w	800229e <fsm_traffic_run+0xbc6>
	            HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 80020c4:	2201      	movs	r2, #1
 80020c6:	2140      	movs	r1, #64	; 0x40
 80020c8:	4838      	ldr	r0, [pc, #224]	; (80021ac <fsm_traffic_run+0xad4>)
 80020ca:	f000 fc4c 	bl	8002966 <HAL_GPIO_WritePin>
	            HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 80020ce:	2201      	movs	r2, #1
 80020d0:	2180      	movs	r1, #128	; 0x80
 80020d2:	4836      	ldr	r0, [pc, #216]	; (80021ac <fsm_traffic_run+0xad4>)
 80020d4:	f000 fc47 	bl	8002966 <HAL_GPIO_WritePin>
	            HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 80020d8:	2201      	movs	r2, #1
 80020da:	f44f 7180 	mov.w	r1, #256	; 0x100
 80020de:	4833      	ldr	r0, [pc, #204]	; (80021ac <fsm_traffic_run+0xad4>)
 80020e0:	f000 fc41 	bl	8002966 <HAL_GPIO_WritePin>
	            HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 80020e4:	2201      	movs	r2, #1
 80020e6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80020ea:	4830      	ldr	r0, [pc, #192]	; (80021ac <fsm_traffic_run+0xad4>)
 80020ec:	f000 fc3b 	bl	8002966 <HAL_GPIO_WritePin>

	            switch(ind){
 80020f0:	4b2f      	ldr	r3, [pc, #188]	; (80021b0 <fsm_traffic_run+0xad8>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	2b03      	cmp	r3, #3
 80020f6:	f200 80c3 	bhi.w	8002280 <fsm_traffic_run+0xba8>
 80020fa:	a201      	add	r2, pc, #4	; (adr r2, 8002100 <fsm_traffic_run+0xa28>)
 80020fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002100:	08002111 	.word	0x08002111
 8002104:	0800215f 	.word	0x0800215f
 8002108:	080021ed 	.word	0x080021ed
 800210c:	0800223d 	.word	0x0800223d
	            case 0:
	                num_buf = (yellow_main/10) % 10;
 8002110:	4b31      	ldr	r3, [pc, #196]	; (80021d8 <fsm_traffic_run+0xb00>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	4a23      	ldr	r2, [pc, #140]	; (80021a4 <fsm_traffic_run+0xacc>)
 8002116:	fb82 1203 	smull	r1, r2, r2, r3
 800211a:	1092      	asrs	r2, r2, #2
 800211c:	17db      	asrs	r3, r3, #31
 800211e:	1ad1      	subs	r1, r2, r3
 8002120:	4b20      	ldr	r3, [pc, #128]	; (80021a4 <fsm_traffic_run+0xacc>)
 8002122:	fb83 2301 	smull	r2, r3, r3, r1
 8002126:	109a      	asrs	r2, r3, #2
 8002128:	17cb      	asrs	r3, r1, #31
 800212a:	1ad2      	subs	r2, r2, r3
 800212c:	4613      	mov	r3, r2
 800212e:	009b      	lsls	r3, r3, #2
 8002130:	4413      	add	r3, r2
 8002132:	005b      	lsls	r3, r3, #1
 8002134:	1aca      	subs	r2, r1, r3
 8002136:	4b1c      	ldr	r3, [pc, #112]	; (80021a8 <fsm_traffic_run+0xad0>)
 8002138:	601a      	str	r2, [r3, #0]
	                if(num_buf < 0) num_buf = 0;
 800213a:	4b1b      	ldr	r3, [pc, #108]	; (80021a8 <fsm_traffic_run+0xad0>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	2b00      	cmp	r3, #0
 8002140:	da02      	bge.n	8002148 <fsm_traffic_run+0xa70>
 8002142:	4b19      	ldr	r3, [pc, #100]	; (80021a8 <fsm_traffic_run+0xad0>)
 8002144:	2200      	movs	r2, #0
 8002146:	601a      	str	r2, [r3, #0]
	                displayDigit(num_buf);
 8002148:	4b17      	ldr	r3, [pc, #92]	; (80021a8 <fsm_traffic_run+0xad0>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	4618      	mov	r0, r3
 800214e:	f7fe fc6d 	bl	8000a2c <displayDigit>
	                HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, RESET);
 8002152:	2200      	movs	r2, #0
 8002154:	2140      	movs	r1, #64	; 0x40
 8002156:	4815      	ldr	r0, [pc, #84]	; (80021ac <fsm_traffic_run+0xad4>)
 8002158:	f000 fc05 	bl	8002966 <HAL_GPIO_WritePin>
	                break;
 800215c:	e090      	b.n	8002280 <fsm_traffic_run+0xba8>
	            case 1:
	                num_buf = (yellow_main%10) % 10;
 800215e:	4b1e      	ldr	r3, [pc, #120]	; (80021d8 <fsm_traffic_run+0xb00>)
 8002160:	6819      	ldr	r1, [r3, #0]
 8002162:	4b10      	ldr	r3, [pc, #64]	; (80021a4 <fsm_traffic_run+0xacc>)
 8002164:	fb83 2301 	smull	r2, r3, r3, r1
 8002168:	109a      	asrs	r2, r3, #2
 800216a:	17cb      	asrs	r3, r1, #31
 800216c:	1ad2      	subs	r2, r2, r3
 800216e:	4613      	mov	r3, r2
 8002170:	009b      	lsls	r3, r3, #2
 8002172:	4413      	add	r3, r2
 8002174:	005b      	lsls	r3, r3, #1
 8002176:	1aca      	subs	r2, r1, r3
 8002178:	4b0b      	ldr	r3, [pc, #44]	; (80021a8 <fsm_traffic_run+0xad0>)
 800217a:	601a      	str	r2, [r3, #0]
	                if(num_buf < 0) num_buf = 0;
 800217c:	4b0a      	ldr	r3, [pc, #40]	; (80021a8 <fsm_traffic_run+0xad0>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	2b00      	cmp	r3, #0
 8002182:	da02      	bge.n	800218a <fsm_traffic_run+0xab2>
 8002184:	4b08      	ldr	r3, [pc, #32]	; (80021a8 <fsm_traffic_run+0xad0>)
 8002186:	2200      	movs	r2, #0
 8002188:	601a      	str	r2, [r3, #0]
	                displayDigit(num_buf);
 800218a:	4b07      	ldr	r3, [pc, #28]	; (80021a8 <fsm_traffic_run+0xad0>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	4618      	mov	r0, r3
 8002190:	f7fe fc4c 	bl	8000a2c <displayDigit>
	                HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 8002194:	2200      	movs	r2, #0
 8002196:	2180      	movs	r1, #128	; 0x80
 8002198:	4804      	ldr	r0, [pc, #16]	; (80021ac <fsm_traffic_run+0xad4>)
 800219a:	f000 fbe4 	bl	8002966 <HAL_GPIO_WritePin>
	                break;
 800219e:	e06f      	b.n	8002280 <fsm_traffic_run+0xba8>
 80021a0:	200000dc 	.word	0x200000dc
 80021a4:	66666667 	.word	0x66666667
 80021a8:	200000ec 	.word	0x200000ec
 80021ac:	40010800 	.word	0x40010800
 80021b0:	200000e8 	.word	0x200000e8
 80021b4:	200000a0 	.word	0x200000a0
 80021b8:	2000045c 	.word	0x2000045c
 80021bc:	2000007c 	.word	0x2000007c
 80021c0:	40010c00 	.word	0x40010c00
 80021c4:	20000088 	.word	0x20000088
 80021c8:	20000044 	.word	0x20000044
 80021cc:	51eb851f 	.word	0x51eb851f
 80021d0:	20000460 	.word	0x20000460
 80021d4:	20000040 	.word	0x20000040
 80021d8:	20000458 	.word	0x20000458
 80021dc:	200000e0 	.word	0x200000e0
 80021e0:	2000003c 	.word	0x2000003c
 80021e4:	200000e4 	.word	0x200000e4
 80021e8:	20000098 	.word	0x20000098
	            case 2:
	                num_buf = (red_cross/10) % 10;
 80021ec:	4b42      	ldr	r3, [pc, #264]	; (80022f8 <fsm_traffic_run+0xc20>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a42      	ldr	r2, [pc, #264]	; (80022fc <fsm_traffic_run+0xc24>)
 80021f2:	fb82 1203 	smull	r1, r2, r2, r3
 80021f6:	1092      	asrs	r2, r2, #2
 80021f8:	17db      	asrs	r3, r3, #31
 80021fa:	1ad1      	subs	r1, r2, r3
 80021fc:	4b3f      	ldr	r3, [pc, #252]	; (80022fc <fsm_traffic_run+0xc24>)
 80021fe:	fb83 2301 	smull	r2, r3, r3, r1
 8002202:	109a      	asrs	r2, r3, #2
 8002204:	17cb      	asrs	r3, r1, #31
 8002206:	1ad2      	subs	r2, r2, r3
 8002208:	4613      	mov	r3, r2
 800220a:	009b      	lsls	r3, r3, #2
 800220c:	4413      	add	r3, r2
 800220e:	005b      	lsls	r3, r3, #1
 8002210:	1aca      	subs	r2, r1, r3
 8002212:	4b3b      	ldr	r3, [pc, #236]	; (8002300 <fsm_traffic_run+0xc28>)
 8002214:	601a      	str	r2, [r3, #0]
	                if(num_buf < 0) num_buf = 0;
 8002216:	4b3a      	ldr	r3, [pc, #232]	; (8002300 <fsm_traffic_run+0xc28>)
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	2b00      	cmp	r3, #0
 800221c:	da02      	bge.n	8002224 <fsm_traffic_run+0xb4c>
 800221e:	4b38      	ldr	r3, [pc, #224]	; (8002300 <fsm_traffic_run+0xc28>)
 8002220:	2200      	movs	r2, #0
 8002222:	601a      	str	r2, [r3, #0]
	                displayDigit(num_buf);
 8002224:	4b36      	ldr	r3, [pc, #216]	; (8002300 <fsm_traffic_run+0xc28>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	4618      	mov	r0, r3
 800222a:	f7fe fbff 	bl	8000a2c <displayDigit>
	                HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, RESET);
 800222e:	2200      	movs	r2, #0
 8002230:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002234:	4833      	ldr	r0, [pc, #204]	; (8002304 <fsm_traffic_run+0xc2c>)
 8002236:	f000 fb96 	bl	8002966 <HAL_GPIO_WritePin>
	                break;
 800223a:	e021      	b.n	8002280 <fsm_traffic_run+0xba8>
	            case 3:
	                num_buf = (red_cross%10) % 10;
 800223c:	4b2e      	ldr	r3, [pc, #184]	; (80022f8 <fsm_traffic_run+0xc20>)
 800223e:	6819      	ldr	r1, [r3, #0]
 8002240:	4b2e      	ldr	r3, [pc, #184]	; (80022fc <fsm_traffic_run+0xc24>)
 8002242:	fb83 2301 	smull	r2, r3, r3, r1
 8002246:	109a      	asrs	r2, r3, #2
 8002248:	17cb      	asrs	r3, r1, #31
 800224a:	1ad2      	subs	r2, r2, r3
 800224c:	4613      	mov	r3, r2
 800224e:	009b      	lsls	r3, r3, #2
 8002250:	4413      	add	r3, r2
 8002252:	005b      	lsls	r3, r3, #1
 8002254:	1aca      	subs	r2, r1, r3
 8002256:	4b2a      	ldr	r3, [pc, #168]	; (8002300 <fsm_traffic_run+0xc28>)
 8002258:	601a      	str	r2, [r3, #0]
	                if(num_buf < 0) num_buf = 0;
 800225a:	4b29      	ldr	r3, [pc, #164]	; (8002300 <fsm_traffic_run+0xc28>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	2b00      	cmp	r3, #0
 8002260:	da02      	bge.n	8002268 <fsm_traffic_run+0xb90>
 8002262:	4b27      	ldr	r3, [pc, #156]	; (8002300 <fsm_traffic_run+0xc28>)
 8002264:	2200      	movs	r2, #0
 8002266:	601a      	str	r2, [r3, #0]
	                displayDigit(num_buf);
 8002268:	4b25      	ldr	r3, [pc, #148]	; (8002300 <fsm_traffic_run+0xc28>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4618      	mov	r0, r3
 800226e:	f7fe fbdd 	bl	8000a2c <displayDigit>
	                HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
 8002272:	2200      	movs	r2, #0
 8002274:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002278:	4822      	ldr	r0, [pc, #136]	; (8002304 <fsm_traffic_run+0xc2c>)
 800227a:	f000 fb74 	bl	8002966 <HAL_GPIO_WritePin>
	                break;
 800227e:	bf00      	nop
	            }
	            ind = (ind + 1) % 4;
 8002280:	4b21      	ldr	r3, [pc, #132]	; (8002308 <fsm_traffic_run+0xc30>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	3301      	adds	r3, #1
 8002286:	425a      	negs	r2, r3
 8002288:	f003 0303 	and.w	r3, r3, #3
 800228c:	f002 0203 	and.w	r2, r2, #3
 8002290:	bf58      	it	pl
 8002292:	4253      	negpl	r3, r2
 8002294:	4a1c      	ldr	r2, [pc, #112]	; (8002308 <fsm_traffic_run+0xc30>)
 8002296:	6013      	str	r3, [r2, #0]
	            setTimer3(20);  // SỬA TỪ 25ms XUỐNG 20ms
 8002298:	2014      	movs	r0, #20
 800229a:	f7fe fda1 	bl	8000de0 <setTimer3>
	        }
	        if(timer4_flag==1){
 800229e:	4b1b      	ldr	r3, [pc, #108]	; (800230c <fsm_traffic_run+0xc34>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	2b01      	cmp	r3, #1
 80022a4:	d114      	bne.n	80022d0 <fsm_traffic_run+0xbf8>
	            if(yellow_main > 0) yellow_main--;
 80022a6:	4b1a      	ldr	r3, [pc, #104]	; (8002310 <fsm_traffic_run+0xc38>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	dd04      	ble.n	80022b8 <fsm_traffic_run+0xbe0>
 80022ae:	4b18      	ldr	r3, [pc, #96]	; (8002310 <fsm_traffic_run+0xc38>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	3b01      	subs	r3, #1
 80022b4:	4a16      	ldr	r2, [pc, #88]	; (8002310 <fsm_traffic_run+0xc38>)
 80022b6:	6013      	str	r3, [r2, #0]
	            if(red_cross > 0) red_cross--;
 80022b8:	4b0f      	ldr	r3, [pc, #60]	; (80022f8 <fsm_traffic_run+0xc20>)
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	dd04      	ble.n	80022ca <fsm_traffic_run+0xbf2>
 80022c0:	4b0d      	ldr	r3, [pc, #52]	; (80022f8 <fsm_traffic_run+0xc20>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	3b01      	subs	r3, #1
 80022c6:	4a0c      	ldr	r2, [pc, #48]	; (80022f8 <fsm_traffic_run+0xc20>)
 80022c8:	6013      	str	r3, [r2, #0]
	            setTimer4(100);
 80022ca:	2064      	movs	r0, #100	; 0x64
 80022cc:	f7fe fd9c 	bl	8000e08 <setTimer4>
	        }
	        if(isButton1Press() == 1) status = SET_INIT;
 80022d0:	f7fd ff3c 	bl	800014c <isButton1Press>
 80022d4:	4603      	mov	r3, r0
 80022d6:	2b01      	cmp	r3, #1
 80022d8:	d10b      	bne.n	80022f2 <fsm_traffic_run+0xc1a>
 80022da:	4b0e      	ldr	r3, [pc, #56]	; (8002314 <fsm_traffic_run+0xc3c>)
 80022dc:	220a      	movs	r2, #10
 80022de:	601a      	str	r2, [r3, #0]
	        break;
 80022e0:	e007      	b.n	80022f2 <fsm_traffic_run+0xc1a>
	    default:
	        break;
 80022e2:	bf00      	nop
 80022e4:	e006      	b.n	80022f4 <fsm_traffic_run+0xc1c>
	        break;
 80022e6:	bf00      	nop
 80022e8:	e004      	b.n	80022f4 <fsm_traffic_run+0xc1c>
	        break;
 80022ea:	bf00      	nop
 80022ec:	e002      	b.n	80022f4 <fsm_traffic_run+0xc1c>
	        break;
 80022ee:	bf00      	nop
 80022f0:	e000      	b.n	80022f4 <fsm_traffic_run+0xc1c>
	        break;
 80022f2:	bf00      	nop
	    }
	}
 80022f4:	bf00      	nop
 80022f6:	bd80      	pop	{r7, pc}
 80022f8:	200000dc 	.word	0x200000dc
 80022fc:	66666667 	.word	0x66666667
 8002300:	200000ec 	.word	0x200000ec
 8002304:	40010800 	.word	0x40010800
 8002308:	200000e8 	.word	0x200000e8
 800230c:	200000a0 	.word	0x200000a0
 8002310:	20000458 	.word	0x20000458
 8002314:	2000007c 	.word	0x2000007c

08002318 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002318:	f7fe fecc 	bl	80010b4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800231c:	480b      	ldr	r0, [pc, #44]	; (800234c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800231e:	490c      	ldr	r1, [pc, #48]	; (8002350 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002320:	4a0c      	ldr	r2, [pc, #48]	; (8002354 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002322:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002324:	e002      	b.n	800232c <LoopCopyDataInit>

08002326 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002326:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002328:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800232a:	3304      	adds	r3, #4

0800232c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800232c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800232e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002330:	d3f9      	bcc.n	8002326 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002332:	4a09      	ldr	r2, [pc, #36]	; (8002358 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002334:	4c09      	ldr	r4, [pc, #36]	; (800235c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002336:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002338:	e001      	b.n	800233e <LoopFillZerobss>

0800233a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800233a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800233c:	3204      	adds	r2, #4

0800233e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800233e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002340:	d3fb      	bcc.n	800233a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002342:	f001 faf9 	bl	8003938 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002346:	f7fe f855 	bl	80003f4 <main>
  bx lr
 800234a:	4770      	bx	lr
  ldr r0, =_sdata
 800234c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002350:	20000054 	.word	0x20000054
  ldr r2, =_sidata
 8002354:	080039d4 	.word	0x080039d4
  ldr r2, =_sbss
 8002358:	20000054 	.word	0x20000054
  ldr r4, =_ebss
 800235c:	20000468 	.word	0x20000468

08002360 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002360:	e7fe      	b.n	8002360 <ADC1_2_IRQHandler>
	...

08002364 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002368:	4b08      	ldr	r3, [pc, #32]	; (800238c <HAL_Init+0x28>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	4a07      	ldr	r2, [pc, #28]	; (800238c <HAL_Init+0x28>)
 800236e:	f043 0310 	orr.w	r3, r3, #16
 8002372:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002374:	2003      	movs	r0, #3
 8002376:	f000 f923 	bl	80025c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800237a:	200f      	movs	r0, #15
 800237c:	f000 f808 	bl	8002390 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002380:	f7fe fe10 	bl	8000fa4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002384:	2300      	movs	r3, #0
}
 8002386:	4618      	mov	r0, r3
 8002388:	bd80      	pop	{r7, pc}
 800238a:	bf00      	nop
 800238c:	40022000 	.word	0x40022000

08002390 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b082      	sub	sp, #8
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002398:	4b12      	ldr	r3, [pc, #72]	; (80023e4 <HAL_InitTick+0x54>)
 800239a:	681a      	ldr	r2, [r3, #0]
 800239c:	4b12      	ldr	r3, [pc, #72]	; (80023e8 <HAL_InitTick+0x58>)
 800239e:	781b      	ldrb	r3, [r3, #0]
 80023a0:	4619      	mov	r1, r3
 80023a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80023a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80023aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80023ae:	4618      	mov	r0, r3
 80023b0:	f000 f93b 	bl	800262a <HAL_SYSTICK_Config>
 80023b4:	4603      	mov	r3, r0
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d001      	beq.n	80023be <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80023ba:	2301      	movs	r3, #1
 80023bc:	e00e      	b.n	80023dc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	2b0f      	cmp	r3, #15
 80023c2:	d80a      	bhi.n	80023da <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80023c4:	2200      	movs	r2, #0
 80023c6:	6879      	ldr	r1, [r7, #4]
 80023c8:	f04f 30ff 	mov.w	r0, #4294967295
 80023cc:	f000 f903 	bl	80025d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80023d0:	4a06      	ldr	r2, [pc, #24]	; (80023ec <HAL_InitTick+0x5c>)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80023d6:	2300      	movs	r3, #0
 80023d8:	e000      	b.n	80023dc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80023da:	2301      	movs	r3, #1
}
 80023dc:	4618      	mov	r0, r3
 80023de:	3708      	adds	r7, #8
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bd80      	pop	{r7, pc}
 80023e4:	20000048 	.word	0x20000048
 80023e8:	20000050 	.word	0x20000050
 80023ec:	2000004c 	.word	0x2000004c

080023f0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023f0:	b480      	push	{r7}
 80023f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023f4:	4b05      	ldr	r3, [pc, #20]	; (800240c <HAL_IncTick+0x1c>)
 80023f6:	781b      	ldrb	r3, [r3, #0]
 80023f8:	461a      	mov	r2, r3
 80023fa:	4b05      	ldr	r3, [pc, #20]	; (8002410 <HAL_IncTick+0x20>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	4413      	add	r3, r2
 8002400:	4a03      	ldr	r2, [pc, #12]	; (8002410 <HAL_IncTick+0x20>)
 8002402:	6013      	str	r3, [r2, #0]
}
 8002404:	bf00      	nop
 8002406:	46bd      	mov	sp, r7
 8002408:	bc80      	pop	{r7}
 800240a:	4770      	bx	lr
 800240c:	20000050 	.word	0x20000050
 8002410:	20000464 	.word	0x20000464

08002414 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002414:	b480      	push	{r7}
 8002416:	af00      	add	r7, sp, #0
  return uwTick;
 8002418:	4b02      	ldr	r3, [pc, #8]	; (8002424 <HAL_GetTick+0x10>)
 800241a:	681b      	ldr	r3, [r3, #0]
}
 800241c:	4618      	mov	r0, r3
 800241e:	46bd      	mov	sp, r7
 8002420:	bc80      	pop	{r7}
 8002422:	4770      	bx	lr
 8002424:	20000464 	.word	0x20000464

08002428 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002428:	b480      	push	{r7}
 800242a:	b085      	sub	sp, #20
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	f003 0307 	and.w	r3, r3, #7
 8002436:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002438:	4b0c      	ldr	r3, [pc, #48]	; (800246c <__NVIC_SetPriorityGrouping+0x44>)
 800243a:	68db      	ldr	r3, [r3, #12]
 800243c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800243e:	68ba      	ldr	r2, [r7, #8]
 8002440:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002444:	4013      	ands	r3, r2
 8002446:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800244c:	68bb      	ldr	r3, [r7, #8]
 800244e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002450:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002454:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002458:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800245a:	4a04      	ldr	r2, [pc, #16]	; (800246c <__NVIC_SetPriorityGrouping+0x44>)
 800245c:	68bb      	ldr	r3, [r7, #8]
 800245e:	60d3      	str	r3, [r2, #12]
}
 8002460:	bf00      	nop
 8002462:	3714      	adds	r7, #20
 8002464:	46bd      	mov	sp, r7
 8002466:	bc80      	pop	{r7}
 8002468:	4770      	bx	lr
 800246a:	bf00      	nop
 800246c:	e000ed00 	.word	0xe000ed00

08002470 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002470:	b480      	push	{r7}
 8002472:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002474:	4b04      	ldr	r3, [pc, #16]	; (8002488 <__NVIC_GetPriorityGrouping+0x18>)
 8002476:	68db      	ldr	r3, [r3, #12]
 8002478:	0a1b      	lsrs	r3, r3, #8
 800247a:	f003 0307 	and.w	r3, r3, #7
}
 800247e:	4618      	mov	r0, r3
 8002480:	46bd      	mov	sp, r7
 8002482:	bc80      	pop	{r7}
 8002484:	4770      	bx	lr
 8002486:	bf00      	nop
 8002488:	e000ed00 	.word	0xe000ed00

0800248c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800248c:	b480      	push	{r7}
 800248e:	b083      	sub	sp, #12
 8002490:	af00      	add	r7, sp, #0
 8002492:	4603      	mov	r3, r0
 8002494:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002496:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800249a:	2b00      	cmp	r3, #0
 800249c:	db0b      	blt.n	80024b6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800249e:	79fb      	ldrb	r3, [r7, #7]
 80024a0:	f003 021f 	and.w	r2, r3, #31
 80024a4:	4906      	ldr	r1, [pc, #24]	; (80024c0 <__NVIC_EnableIRQ+0x34>)
 80024a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024aa:	095b      	lsrs	r3, r3, #5
 80024ac:	2001      	movs	r0, #1
 80024ae:	fa00 f202 	lsl.w	r2, r0, r2
 80024b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80024b6:	bf00      	nop
 80024b8:	370c      	adds	r7, #12
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bc80      	pop	{r7}
 80024be:	4770      	bx	lr
 80024c0:	e000e100 	.word	0xe000e100

080024c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024c4:	b480      	push	{r7}
 80024c6:	b083      	sub	sp, #12
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	4603      	mov	r3, r0
 80024cc:	6039      	str	r1, [r7, #0]
 80024ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	db0a      	blt.n	80024ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	b2da      	uxtb	r2, r3
 80024dc:	490c      	ldr	r1, [pc, #48]	; (8002510 <__NVIC_SetPriority+0x4c>)
 80024de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024e2:	0112      	lsls	r2, r2, #4
 80024e4:	b2d2      	uxtb	r2, r2
 80024e6:	440b      	add	r3, r1
 80024e8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80024ec:	e00a      	b.n	8002504 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	b2da      	uxtb	r2, r3
 80024f2:	4908      	ldr	r1, [pc, #32]	; (8002514 <__NVIC_SetPriority+0x50>)
 80024f4:	79fb      	ldrb	r3, [r7, #7]
 80024f6:	f003 030f 	and.w	r3, r3, #15
 80024fa:	3b04      	subs	r3, #4
 80024fc:	0112      	lsls	r2, r2, #4
 80024fe:	b2d2      	uxtb	r2, r2
 8002500:	440b      	add	r3, r1
 8002502:	761a      	strb	r2, [r3, #24]
}
 8002504:	bf00      	nop
 8002506:	370c      	adds	r7, #12
 8002508:	46bd      	mov	sp, r7
 800250a:	bc80      	pop	{r7}
 800250c:	4770      	bx	lr
 800250e:	bf00      	nop
 8002510:	e000e100 	.word	0xe000e100
 8002514:	e000ed00 	.word	0xe000ed00

08002518 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002518:	b480      	push	{r7}
 800251a:	b089      	sub	sp, #36	; 0x24
 800251c:	af00      	add	r7, sp, #0
 800251e:	60f8      	str	r0, [r7, #12]
 8002520:	60b9      	str	r1, [r7, #8]
 8002522:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	f003 0307 	and.w	r3, r3, #7
 800252a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800252c:	69fb      	ldr	r3, [r7, #28]
 800252e:	f1c3 0307 	rsb	r3, r3, #7
 8002532:	2b04      	cmp	r3, #4
 8002534:	bf28      	it	cs
 8002536:	2304      	movcs	r3, #4
 8002538:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800253a:	69fb      	ldr	r3, [r7, #28]
 800253c:	3304      	adds	r3, #4
 800253e:	2b06      	cmp	r3, #6
 8002540:	d902      	bls.n	8002548 <NVIC_EncodePriority+0x30>
 8002542:	69fb      	ldr	r3, [r7, #28]
 8002544:	3b03      	subs	r3, #3
 8002546:	e000      	b.n	800254a <NVIC_EncodePriority+0x32>
 8002548:	2300      	movs	r3, #0
 800254a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800254c:	f04f 32ff 	mov.w	r2, #4294967295
 8002550:	69bb      	ldr	r3, [r7, #24]
 8002552:	fa02 f303 	lsl.w	r3, r2, r3
 8002556:	43da      	mvns	r2, r3
 8002558:	68bb      	ldr	r3, [r7, #8]
 800255a:	401a      	ands	r2, r3
 800255c:	697b      	ldr	r3, [r7, #20]
 800255e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002560:	f04f 31ff 	mov.w	r1, #4294967295
 8002564:	697b      	ldr	r3, [r7, #20]
 8002566:	fa01 f303 	lsl.w	r3, r1, r3
 800256a:	43d9      	mvns	r1, r3
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002570:	4313      	orrs	r3, r2
         );
}
 8002572:	4618      	mov	r0, r3
 8002574:	3724      	adds	r7, #36	; 0x24
 8002576:	46bd      	mov	sp, r7
 8002578:	bc80      	pop	{r7}
 800257a:	4770      	bx	lr

0800257c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b082      	sub	sp, #8
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	3b01      	subs	r3, #1
 8002588:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800258c:	d301      	bcc.n	8002592 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800258e:	2301      	movs	r3, #1
 8002590:	e00f      	b.n	80025b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002592:	4a0a      	ldr	r2, [pc, #40]	; (80025bc <SysTick_Config+0x40>)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	3b01      	subs	r3, #1
 8002598:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800259a:	210f      	movs	r1, #15
 800259c:	f04f 30ff 	mov.w	r0, #4294967295
 80025a0:	f7ff ff90 	bl	80024c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025a4:	4b05      	ldr	r3, [pc, #20]	; (80025bc <SysTick_Config+0x40>)
 80025a6:	2200      	movs	r2, #0
 80025a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80025aa:	4b04      	ldr	r3, [pc, #16]	; (80025bc <SysTick_Config+0x40>)
 80025ac:	2207      	movs	r2, #7
 80025ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025b0:	2300      	movs	r3, #0
}
 80025b2:	4618      	mov	r0, r3
 80025b4:	3708      	adds	r7, #8
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bd80      	pop	{r7, pc}
 80025ba:	bf00      	nop
 80025bc:	e000e010 	.word	0xe000e010

080025c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b082      	sub	sp, #8
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025c8:	6878      	ldr	r0, [r7, #4]
 80025ca:	f7ff ff2d 	bl	8002428 <__NVIC_SetPriorityGrouping>
}
 80025ce:	bf00      	nop
 80025d0:	3708      	adds	r7, #8
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bd80      	pop	{r7, pc}

080025d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80025d6:	b580      	push	{r7, lr}
 80025d8:	b086      	sub	sp, #24
 80025da:	af00      	add	r7, sp, #0
 80025dc:	4603      	mov	r3, r0
 80025de:	60b9      	str	r1, [r7, #8]
 80025e0:	607a      	str	r2, [r7, #4]
 80025e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80025e4:	2300      	movs	r3, #0
 80025e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80025e8:	f7ff ff42 	bl	8002470 <__NVIC_GetPriorityGrouping>
 80025ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80025ee:	687a      	ldr	r2, [r7, #4]
 80025f0:	68b9      	ldr	r1, [r7, #8]
 80025f2:	6978      	ldr	r0, [r7, #20]
 80025f4:	f7ff ff90 	bl	8002518 <NVIC_EncodePriority>
 80025f8:	4602      	mov	r2, r0
 80025fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025fe:	4611      	mov	r1, r2
 8002600:	4618      	mov	r0, r3
 8002602:	f7ff ff5f 	bl	80024c4 <__NVIC_SetPriority>
}
 8002606:	bf00      	nop
 8002608:	3718      	adds	r7, #24
 800260a:	46bd      	mov	sp, r7
 800260c:	bd80      	pop	{r7, pc}

0800260e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800260e:	b580      	push	{r7, lr}
 8002610:	b082      	sub	sp, #8
 8002612:	af00      	add	r7, sp, #0
 8002614:	4603      	mov	r3, r0
 8002616:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002618:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800261c:	4618      	mov	r0, r3
 800261e:	f7ff ff35 	bl	800248c <__NVIC_EnableIRQ>
}
 8002622:	bf00      	nop
 8002624:	3708      	adds	r7, #8
 8002626:	46bd      	mov	sp, r7
 8002628:	bd80      	pop	{r7, pc}

0800262a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800262a:	b580      	push	{r7, lr}
 800262c:	b082      	sub	sp, #8
 800262e:	af00      	add	r7, sp, #0
 8002630:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002632:	6878      	ldr	r0, [r7, #4]
 8002634:	f7ff ffa2 	bl	800257c <SysTick_Config>
 8002638:	4603      	mov	r3, r0
}
 800263a:	4618      	mov	r0, r3
 800263c:	3708      	adds	r7, #8
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}
	...

08002644 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002644:	b480      	push	{r7}
 8002646:	b08b      	sub	sp, #44	; 0x2c
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
 800264c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800264e:	2300      	movs	r3, #0
 8002650:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002652:	2300      	movs	r3, #0
 8002654:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002656:	e148      	b.n	80028ea <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002658:	2201      	movs	r2, #1
 800265a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800265c:	fa02 f303 	lsl.w	r3, r2, r3
 8002660:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	69fa      	ldr	r2, [r7, #28]
 8002668:	4013      	ands	r3, r2
 800266a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800266c:	69ba      	ldr	r2, [r7, #24]
 800266e:	69fb      	ldr	r3, [r7, #28]
 8002670:	429a      	cmp	r2, r3
 8002672:	f040 8137 	bne.w	80028e4 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	685b      	ldr	r3, [r3, #4]
 800267a:	4aa3      	ldr	r2, [pc, #652]	; (8002908 <HAL_GPIO_Init+0x2c4>)
 800267c:	4293      	cmp	r3, r2
 800267e:	d05e      	beq.n	800273e <HAL_GPIO_Init+0xfa>
 8002680:	4aa1      	ldr	r2, [pc, #644]	; (8002908 <HAL_GPIO_Init+0x2c4>)
 8002682:	4293      	cmp	r3, r2
 8002684:	d875      	bhi.n	8002772 <HAL_GPIO_Init+0x12e>
 8002686:	4aa1      	ldr	r2, [pc, #644]	; (800290c <HAL_GPIO_Init+0x2c8>)
 8002688:	4293      	cmp	r3, r2
 800268a:	d058      	beq.n	800273e <HAL_GPIO_Init+0xfa>
 800268c:	4a9f      	ldr	r2, [pc, #636]	; (800290c <HAL_GPIO_Init+0x2c8>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d86f      	bhi.n	8002772 <HAL_GPIO_Init+0x12e>
 8002692:	4a9f      	ldr	r2, [pc, #636]	; (8002910 <HAL_GPIO_Init+0x2cc>)
 8002694:	4293      	cmp	r3, r2
 8002696:	d052      	beq.n	800273e <HAL_GPIO_Init+0xfa>
 8002698:	4a9d      	ldr	r2, [pc, #628]	; (8002910 <HAL_GPIO_Init+0x2cc>)
 800269a:	4293      	cmp	r3, r2
 800269c:	d869      	bhi.n	8002772 <HAL_GPIO_Init+0x12e>
 800269e:	4a9d      	ldr	r2, [pc, #628]	; (8002914 <HAL_GPIO_Init+0x2d0>)
 80026a0:	4293      	cmp	r3, r2
 80026a2:	d04c      	beq.n	800273e <HAL_GPIO_Init+0xfa>
 80026a4:	4a9b      	ldr	r2, [pc, #620]	; (8002914 <HAL_GPIO_Init+0x2d0>)
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d863      	bhi.n	8002772 <HAL_GPIO_Init+0x12e>
 80026aa:	4a9b      	ldr	r2, [pc, #620]	; (8002918 <HAL_GPIO_Init+0x2d4>)
 80026ac:	4293      	cmp	r3, r2
 80026ae:	d046      	beq.n	800273e <HAL_GPIO_Init+0xfa>
 80026b0:	4a99      	ldr	r2, [pc, #612]	; (8002918 <HAL_GPIO_Init+0x2d4>)
 80026b2:	4293      	cmp	r3, r2
 80026b4:	d85d      	bhi.n	8002772 <HAL_GPIO_Init+0x12e>
 80026b6:	2b12      	cmp	r3, #18
 80026b8:	d82a      	bhi.n	8002710 <HAL_GPIO_Init+0xcc>
 80026ba:	2b12      	cmp	r3, #18
 80026bc:	d859      	bhi.n	8002772 <HAL_GPIO_Init+0x12e>
 80026be:	a201      	add	r2, pc, #4	; (adr r2, 80026c4 <HAL_GPIO_Init+0x80>)
 80026c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026c4:	0800273f 	.word	0x0800273f
 80026c8:	08002719 	.word	0x08002719
 80026cc:	0800272b 	.word	0x0800272b
 80026d0:	0800276d 	.word	0x0800276d
 80026d4:	08002773 	.word	0x08002773
 80026d8:	08002773 	.word	0x08002773
 80026dc:	08002773 	.word	0x08002773
 80026e0:	08002773 	.word	0x08002773
 80026e4:	08002773 	.word	0x08002773
 80026e8:	08002773 	.word	0x08002773
 80026ec:	08002773 	.word	0x08002773
 80026f0:	08002773 	.word	0x08002773
 80026f4:	08002773 	.word	0x08002773
 80026f8:	08002773 	.word	0x08002773
 80026fc:	08002773 	.word	0x08002773
 8002700:	08002773 	.word	0x08002773
 8002704:	08002773 	.word	0x08002773
 8002708:	08002721 	.word	0x08002721
 800270c:	08002735 	.word	0x08002735
 8002710:	4a82      	ldr	r2, [pc, #520]	; (800291c <HAL_GPIO_Init+0x2d8>)
 8002712:	4293      	cmp	r3, r2
 8002714:	d013      	beq.n	800273e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002716:	e02c      	b.n	8002772 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	68db      	ldr	r3, [r3, #12]
 800271c:	623b      	str	r3, [r7, #32]
          break;
 800271e:	e029      	b.n	8002774 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	68db      	ldr	r3, [r3, #12]
 8002724:	3304      	adds	r3, #4
 8002726:	623b      	str	r3, [r7, #32]
          break;
 8002728:	e024      	b.n	8002774 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	68db      	ldr	r3, [r3, #12]
 800272e:	3308      	adds	r3, #8
 8002730:	623b      	str	r3, [r7, #32]
          break;
 8002732:	e01f      	b.n	8002774 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	68db      	ldr	r3, [r3, #12]
 8002738:	330c      	adds	r3, #12
 800273a:	623b      	str	r3, [r7, #32]
          break;
 800273c:	e01a      	b.n	8002774 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	689b      	ldr	r3, [r3, #8]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d102      	bne.n	800274c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002746:	2304      	movs	r3, #4
 8002748:	623b      	str	r3, [r7, #32]
          break;
 800274a:	e013      	b.n	8002774 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	689b      	ldr	r3, [r3, #8]
 8002750:	2b01      	cmp	r3, #1
 8002752:	d105      	bne.n	8002760 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002754:	2308      	movs	r3, #8
 8002756:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	69fa      	ldr	r2, [r7, #28]
 800275c:	611a      	str	r2, [r3, #16]
          break;
 800275e:	e009      	b.n	8002774 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002760:	2308      	movs	r3, #8
 8002762:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	69fa      	ldr	r2, [r7, #28]
 8002768:	615a      	str	r2, [r3, #20]
          break;
 800276a:	e003      	b.n	8002774 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800276c:	2300      	movs	r3, #0
 800276e:	623b      	str	r3, [r7, #32]
          break;
 8002770:	e000      	b.n	8002774 <HAL_GPIO_Init+0x130>
          break;
 8002772:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002774:	69bb      	ldr	r3, [r7, #24]
 8002776:	2bff      	cmp	r3, #255	; 0xff
 8002778:	d801      	bhi.n	800277e <HAL_GPIO_Init+0x13a>
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	e001      	b.n	8002782 <HAL_GPIO_Init+0x13e>
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	3304      	adds	r3, #4
 8002782:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002784:	69bb      	ldr	r3, [r7, #24]
 8002786:	2bff      	cmp	r3, #255	; 0xff
 8002788:	d802      	bhi.n	8002790 <HAL_GPIO_Init+0x14c>
 800278a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800278c:	009b      	lsls	r3, r3, #2
 800278e:	e002      	b.n	8002796 <HAL_GPIO_Init+0x152>
 8002790:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002792:	3b08      	subs	r3, #8
 8002794:	009b      	lsls	r3, r3, #2
 8002796:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002798:	697b      	ldr	r3, [r7, #20]
 800279a:	681a      	ldr	r2, [r3, #0]
 800279c:	210f      	movs	r1, #15
 800279e:	693b      	ldr	r3, [r7, #16]
 80027a0:	fa01 f303 	lsl.w	r3, r1, r3
 80027a4:	43db      	mvns	r3, r3
 80027a6:	401a      	ands	r2, r3
 80027a8:	6a39      	ldr	r1, [r7, #32]
 80027aa:	693b      	ldr	r3, [r7, #16]
 80027ac:	fa01 f303 	lsl.w	r3, r1, r3
 80027b0:	431a      	orrs	r2, r3
 80027b2:	697b      	ldr	r3, [r7, #20]
 80027b4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027be:	2b00      	cmp	r3, #0
 80027c0:	f000 8090 	beq.w	80028e4 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80027c4:	4b56      	ldr	r3, [pc, #344]	; (8002920 <HAL_GPIO_Init+0x2dc>)
 80027c6:	699b      	ldr	r3, [r3, #24]
 80027c8:	4a55      	ldr	r2, [pc, #340]	; (8002920 <HAL_GPIO_Init+0x2dc>)
 80027ca:	f043 0301 	orr.w	r3, r3, #1
 80027ce:	6193      	str	r3, [r2, #24]
 80027d0:	4b53      	ldr	r3, [pc, #332]	; (8002920 <HAL_GPIO_Init+0x2dc>)
 80027d2:	699b      	ldr	r3, [r3, #24]
 80027d4:	f003 0301 	and.w	r3, r3, #1
 80027d8:	60bb      	str	r3, [r7, #8]
 80027da:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80027dc:	4a51      	ldr	r2, [pc, #324]	; (8002924 <HAL_GPIO_Init+0x2e0>)
 80027de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027e0:	089b      	lsrs	r3, r3, #2
 80027e2:	3302      	adds	r3, #2
 80027e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027e8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80027ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ec:	f003 0303 	and.w	r3, r3, #3
 80027f0:	009b      	lsls	r3, r3, #2
 80027f2:	220f      	movs	r2, #15
 80027f4:	fa02 f303 	lsl.w	r3, r2, r3
 80027f8:	43db      	mvns	r3, r3
 80027fa:	68fa      	ldr	r2, [r7, #12]
 80027fc:	4013      	ands	r3, r2
 80027fe:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	4a49      	ldr	r2, [pc, #292]	; (8002928 <HAL_GPIO_Init+0x2e4>)
 8002804:	4293      	cmp	r3, r2
 8002806:	d00d      	beq.n	8002824 <HAL_GPIO_Init+0x1e0>
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	4a48      	ldr	r2, [pc, #288]	; (800292c <HAL_GPIO_Init+0x2e8>)
 800280c:	4293      	cmp	r3, r2
 800280e:	d007      	beq.n	8002820 <HAL_GPIO_Init+0x1dc>
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	4a47      	ldr	r2, [pc, #284]	; (8002930 <HAL_GPIO_Init+0x2ec>)
 8002814:	4293      	cmp	r3, r2
 8002816:	d101      	bne.n	800281c <HAL_GPIO_Init+0x1d8>
 8002818:	2302      	movs	r3, #2
 800281a:	e004      	b.n	8002826 <HAL_GPIO_Init+0x1e2>
 800281c:	2303      	movs	r3, #3
 800281e:	e002      	b.n	8002826 <HAL_GPIO_Init+0x1e2>
 8002820:	2301      	movs	r3, #1
 8002822:	e000      	b.n	8002826 <HAL_GPIO_Init+0x1e2>
 8002824:	2300      	movs	r3, #0
 8002826:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002828:	f002 0203 	and.w	r2, r2, #3
 800282c:	0092      	lsls	r2, r2, #2
 800282e:	4093      	lsls	r3, r2
 8002830:	68fa      	ldr	r2, [r7, #12]
 8002832:	4313      	orrs	r3, r2
 8002834:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002836:	493b      	ldr	r1, [pc, #236]	; (8002924 <HAL_GPIO_Init+0x2e0>)
 8002838:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800283a:	089b      	lsrs	r3, r3, #2
 800283c:	3302      	adds	r3, #2
 800283e:	68fa      	ldr	r2, [r7, #12]
 8002840:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	685b      	ldr	r3, [r3, #4]
 8002848:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800284c:	2b00      	cmp	r3, #0
 800284e:	d006      	beq.n	800285e <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002850:	4b38      	ldr	r3, [pc, #224]	; (8002934 <HAL_GPIO_Init+0x2f0>)
 8002852:	689a      	ldr	r2, [r3, #8]
 8002854:	4937      	ldr	r1, [pc, #220]	; (8002934 <HAL_GPIO_Init+0x2f0>)
 8002856:	69bb      	ldr	r3, [r7, #24]
 8002858:	4313      	orrs	r3, r2
 800285a:	608b      	str	r3, [r1, #8]
 800285c:	e006      	b.n	800286c <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800285e:	4b35      	ldr	r3, [pc, #212]	; (8002934 <HAL_GPIO_Init+0x2f0>)
 8002860:	689a      	ldr	r2, [r3, #8]
 8002862:	69bb      	ldr	r3, [r7, #24]
 8002864:	43db      	mvns	r3, r3
 8002866:	4933      	ldr	r1, [pc, #204]	; (8002934 <HAL_GPIO_Init+0x2f0>)
 8002868:	4013      	ands	r3, r2
 800286a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	685b      	ldr	r3, [r3, #4]
 8002870:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002874:	2b00      	cmp	r3, #0
 8002876:	d006      	beq.n	8002886 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002878:	4b2e      	ldr	r3, [pc, #184]	; (8002934 <HAL_GPIO_Init+0x2f0>)
 800287a:	68da      	ldr	r2, [r3, #12]
 800287c:	492d      	ldr	r1, [pc, #180]	; (8002934 <HAL_GPIO_Init+0x2f0>)
 800287e:	69bb      	ldr	r3, [r7, #24]
 8002880:	4313      	orrs	r3, r2
 8002882:	60cb      	str	r3, [r1, #12]
 8002884:	e006      	b.n	8002894 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002886:	4b2b      	ldr	r3, [pc, #172]	; (8002934 <HAL_GPIO_Init+0x2f0>)
 8002888:	68da      	ldr	r2, [r3, #12]
 800288a:	69bb      	ldr	r3, [r7, #24]
 800288c:	43db      	mvns	r3, r3
 800288e:	4929      	ldr	r1, [pc, #164]	; (8002934 <HAL_GPIO_Init+0x2f0>)
 8002890:	4013      	ands	r3, r2
 8002892:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	685b      	ldr	r3, [r3, #4]
 8002898:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800289c:	2b00      	cmp	r3, #0
 800289e:	d006      	beq.n	80028ae <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80028a0:	4b24      	ldr	r3, [pc, #144]	; (8002934 <HAL_GPIO_Init+0x2f0>)
 80028a2:	685a      	ldr	r2, [r3, #4]
 80028a4:	4923      	ldr	r1, [pc, #140]	; (8002934 <HAL_GPIO_Init+0x2f0>)
 80028a6:	69bb      	ldr	r3, [r7, #24]
 80028a8:	4313      	orrs	r3, r2
 80028aa:	604b      	str	r3, [r1, #4]
 80028ac:	e006      	b.n	80028bc <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80028ae:	4b21      	ldr	r3, [pc, #132]	; (8002934 <HAL_GPIO_Init+0x2f0>)
 80028b0:	685a      	ldr	r2, [r3, #4]
 80028b2:	69bb      	ldr	r3, [r7, #24]
 80028b4:	43db      	mvns	r3, r3
 80028b6:	491f      	ldr	r1, [pc, #124]	; (8002934 <HAL_GPIO_Init+0x2f0>)
 80028b8:	4013      	ands	r3, r2
 80028ba:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	685b      	ldr	r3, [r3, #4]
 80028c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d006      	beq.n	80028d6 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80028c8:	4b1a      	ldr	r3, [pc, #104]	; (8002934 <HAL_GPIO_Init+0x2f0>)
 80028ca:	681a      	ldr	r2, [r3, #0]
 80028cc:	4919      	ldr	r1, [pc, #100]	; (8002934 <HAL_GPIO_Init+0x2f0>)
 80028ce:	69bb      	ldr	r3, [r7, #24]
 80028d0:	4313      	orrs	r3, r2
 80028d2:	600b      	str	r3, [r1, #0]
 80028d4:	e006      	b.n	80028e4 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80028d6:	4b17      	ldr	r3, [pc, #92]	; (8002934 <HAL_GPIO_Init+0x2f0>)
 80028d8:	681a      	ldr	r2, [r3, #0]
 80028da:	69bb      	ldr	r3, [r7, #24]
 80028dc:	43db      	mvns	r3, r3
 80028de:	4915      	ldr	r1, [pc, #84]	; (8002934 <HAL_GPIO_Init+0x2f0>)
 80028e0:	4013      	ands	r3, r2
 80028e2:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80028e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028e6:	3301      	adds	r3, #1
 80028e8:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80028ea:	683b      	ldr	r3, [r7, #0]
 80028ec:	681a      	ldr	r2, [r3, #0]
 80028ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028f0:	fa22 f303 	lsr.w	r3, r2, r3
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	f47f aeaf 	bne.w	8002658 <HAL_GPIO_Init+0x14>
  }
}
 80028fa:	bf00      	nop
 80028fc:	bf00      	nop
 80028fe:	372c      	adds	r7, #44	; 0x2c
 8002900:	46bd      	mov	sp, r7
 8002902:	bc80      	pop	{r7}
 8002904:	4770      	bx	lr
 8002906:	bf00      	nop
 8002908:	10320000 	.word	0x10320000
 800290c:	10310000 	.word	0x10310000
 8002910:	10220000 	.word	0x10220000
 8002914:	10210000 	.word	0x10210000
 8002918:	10120000 	.word	0x10120000
 800291c:	10110000 	.word	0x10110000
 8002920:	40021000 	.word	0x40021000
 8002924:	40010000 	.word	0x40010000
 8002928:	40010800 	.word	0x40010800
 800292c:	40010c00 	.word	0x40010c00
 8002930:	40011000 	.word	0x40011000
 8002934:	40010400 	.word	0x40010400

08002938 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002938:	b480      	push	{r7}
 800293a:	b085      	sub	sp, #20
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
 8002940:	460b      	mov	r3, r1
 8002942:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	689a      	ldr	r2, [r3, #8]
 8002948:	887b      	ldrh	r3, [r7, #2]
 800294a:	4013      	ands	r3, r2
 800294c:	2b00      	cmp	r3, #0
 800294e:	d002      	beq.n	8002956 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002950:	2301      	movs	r3, #1
 8002952:	73fb      	strb	r3, [r7, #15]
 8002954:	e001      	b.n	800295a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002956:	2300      	movs	r3, #0
 8002958:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800295a:	7bfb      	ldrb	r3, [r7, #15]
}
 800295c:	4618      	mov	r0, r3
 800295e:	3714      	adds	r7, #20
 8002960:	46bd      	mov	sp, r7
 8002962:	bc80      	pop	{r7}
 8002964:	4770      	bx	lr

08002966 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002966:	b480      	push	{r7}
 8002968:	b083      	sub	sp, #12
 800296a:	af00      	add	r7, sp, #0
 800296c:	6078      	str	r0, [r7, #4]
 800296e:	460b      	mov	r3, r1
 8002970:	807b      	strh	r3, [r7, #2]
 8002972:	4613      	mov	r3, r2
 8002974:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002976:	787b      	ldrb	r3, [r7, #1]
 8002978:	2b00      	cmp	r3, #0
 800297a:	d003      	beq.n	8002984 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800297c:	887a      	ldrh	r2, [r7, #2]
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002982:	e003      	b.n	800298c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002984:	887b      	ldrh	r3, [r7, #2]
 8002986:	041a      	lsls	r2, r3, #16
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	611a      	str	r2, [r3, #16]
}
 800298c:	bf00      	nop
 800298e:	370c      	adds	r7, #12
 8002990:	46bd      	mov	sp, r7
 8002992:	bc80      	pop	{r7}
 8002994:	4770      	bx	lr

08002996 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002996:	b480      	push	{r7}
 8002998:	b085      	sub	sp, #20
 800299a:	af00      	add	r7, sp, #0
 800299c:	6078      	str	r0, [r7, #4]
 800299e:	460b      	mov	r3, r1
 80029a0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	68db      	ldr	r3, [r3, #12]
 80029a6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80029a8:	887a      	ldrh	r2, [r7, #2]
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	4013      	ands	r3, r2
 80029ae:	041a      	lsls	r2, r3, #16
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	43d9      	mvns	r1, r3
 80029b4:	887b      	ldrh	r3, [r7, #2]
 80029b6:	400b      	ands	r3, r1
 80029b8:	431a      	orrs	r2, r3
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	611a      	str	r2, [r3, #16]
}
 80029be:	bf00      	nop
 80029c0:	3714      	adds	r7, #20
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bc80      	pop	{r7}
 80029c6:	4770      	bx	lr

080029c8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b086      	sub	sp, #24
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d101      	bne.n	80029da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80029d6:	2301      	movs	r3, #1
 80029d8:	e26c      	b.n	8002eb4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f003 0301 	and.w	r3, r3, #1
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	f000 8087 	beq.w	8002af6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80029e8:	4b92      	ldr	r3, [pc, #584]	; (8002c34 <HAL_RCC_OscConfig+0x26c>)
 80029ea:	685b      	ldr	r3, [r3, #4]
 80029ec:	f003 030c 	and.w	r3, r3, #12
 80029f0:	2b04      	cmp	r3, #4
 80029f2:	d00c      	beq.n	8002a0e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80029f4:	4b8f      	ldr	r3, [pc, #572]	; (8002c34 <HAL_RCC_OscConfig+0x26c>)
 80029f6:	685b      	ldr	r3, [r3, #4]
 80029f8:	f003 030c 	and.w	r3, r3, #12
 80029fc:	2b08      	cmp	r3, #8
 80029fe:	d112      	bne.n	8002a26 <HAL_RCC_OscConfig+0x5e>
 8002a00:	4b8c      	ldr	r3, [pc, #560]	; (8002c34 <HAL_RCC_OscConfig+0x26c>)
 8002a02:	685b      	ldr	r3, [r3, #4]
 8002a04:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a0c:	d10b      	bne.n	8002a26 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a0e:	4b89      	ldr	r3, [pc, #548]	; (8002c34 <HAL_RCC_OscConfig+0x26c>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d06c      	beq.n	8002af4 <HAL_RCC_OscConfig+0x12c>
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	685b      	ldr	r3, [r3, #4]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d168      	bne.n	8002af4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002a22:	2301      	movs	r3, #1
 8002a24:	e246      	b.n	8002eb4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	685b      	ldr	r3, [r3, #4]
 8002a2a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a2e:	d106      	bne.n	8002a3e <HAL_RCC_OscConfig+0x76>
 8002a30:	4b80      	ldr	r3, [pc, #512]	; (8002c34 <HAL_RCC_OscConfig+0x26c>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	4a7f      	ldr	r2, [pc, #508]	; (8002c34 <HAL_RCC_OscConfig+0x26c>)
 8002a36:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a3a:	6013      	str	r3, [r2, #0]
 8002a3c:	e02e      	b.n	8002a9c <HAL_RCC_OscConfig+0xd4>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d10c      	bne.n	8002a60 <HAL_RCC_OscConfig+0x98>
 8002a46:	4b7b      	ldr	r3, [pc, #492]	; (8002c34 <HAL_RCC_OscConfig+0x26c>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	4a7a      	ldr	r2, [pc, #488]	; (8002c34 <HAL_RCC_OscConfig+0x26c>)
 8002a4c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a50:	6013      	str	r3, [r2, #0]
 8002a52:	4b78      	ldr	r3, [pc, #480]	; (8002c34 <HAL_RCC_OscConfig+0x26c>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	4a77      	ldr	r2, [pc, #476]	; (8002c34 <HAL_RCC_OscConfig+0x26c>)
 8002a58:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a5c:	6013      	str	r3, [r2, #0]
 8002a5e:	e01d      	b.n	8002a9c <HAL_RCC_OscConfig+0xd4>
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	685b      	ldr	r3, [r3, #4]
 8002a64:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002a68:	d10c      	bne.n	8002a84 <HAL_RCC_OscConfig+0xbc>
 8002a6a:	4b72      	ldr	r3, [pc, #456]	; (8002c34 <HAL_RCC_OscConfig+0x26c>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	4a71      	ldr	r2, [pc, #452]	; (8002c34 <HAL_RCC_OscConfig+0x26c>)
 8002a70:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002a74:	6013      	str	r3, [r2, #0]
 8002a76:	4b6f      	ldr	r3, [pc, #444]	; (8002c34 <HAL_RCC_OscConfig+0x26c>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	4a6e      	ldr	r2, [pc, #440]	; (8002c34 <HAL_RCC_OscConfig+0x26c>)
 8002a7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a80:	6013      	str	r3, [r2, #0]
 8002a82:	e00b      	b.n	8002a9c <HAL_RCC_OscConfig+0xd4>
 8002a84:	4b6b      	ldr	r3, [pc, #428]	; (8002c34 <HAL_RCC_OscConfig+0x26c>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	4a6a      	ldr	r2, [pc, #424]	; (8002c34 <HAL_RCC_OscConfig+0x26c>)
 8002a8a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a8e:	6013      	str	r3, [r2, #0]
 8002a90:	4b68      	ldr	r3, [pc, #416]	; (8002c34 <HAL_RCC_OscConfig+0x26c>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	4a67      	ldr	r2, [pc, #412]	; (8002c34 <HAL_RCC_OscConfig+0x26c>)
 8002a96:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a9a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	685b      	ldr	r3, [r3, #4]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d013      	beq.n	8002acc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002aa4:	f7ff fcb6 	bl	8002414 <HAL_GetTick>
 8002aa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002aaa:	e008      	b.n	8002abe <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002aac:	f7ff fcb2 	bl	8002414 <HAL_GetTick>
 8002ab0:	4602      	mov	r2, r0
 8002ab2:	693b      	ldr	r3, [r7, #16]
 8002ab4:	1ad3      	subs	r3, r2, r3
 8002ab6:	2b64      	cmp	r3, #100	; 0x64
 8002ab8:	d901      	bls.n	8002abe <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002aba:	2303      	movs	r3, #3
 8002abc:	e1fa      	b.n	8002eb4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002abe:	4b5d      	ldr	r3, [pc, #372]	; (8002c34 <HAL_RCC_OscConfig+0x26c>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d0f0      	beq.n	8002aac <HAL_RCC_OscConfig+0xe4>
 8002aca:	e014      	b.n	8002af6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002acc:	f7ff fca2 	bl	8002414 <HAL_GetTick>
 8002ad0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ad2:	e008      	b.n	8002ae6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ad4:	f7ff fc9e 	bl	8002414 <HAL_GetTick>
 8002ad8:	4602      	mov	r2, r0
 8002ada:	693b      	ldr	r3, [r7, #16]
 8002adc:	1ad3      	subs	r3, r2, r3
 8002ade:	2b64      	cmp	r3, #100	; 0x64
 8002ae0:	d901      	bls.n	8002ae6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002ae2:	2303      	movs	r3, #3
 8002ae4:	e1e6      	b.n	8002eb4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ae6:	4b53      	ldr	r3, [pc, #332]	; (8002c34 <HAL_RCC_OscConfig+0x26c>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d1f0      	bne.n	8002ad4 <HAL_RCC_OscConfig+0x10c>
 8002af2:	e000      	b.n	8002af6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002af4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f003 0302 	and.w	r3, r3, #2
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d063      	beq.n	8002bca <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002b02:	4b4c      	ldr	r3, [pc, #304]	; (8002c34 <HAL_RCC_OscConfig+0x26c>)
 8002b04:	685b      	ldr	r3, [r3, #4]
 8002b06:	f003 030c 	and.w	r3, r3, #12
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d00b      	beq.n	8002b26 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002b0e:	4b49      	ldr	r3, [pc, #292]	; (8002c34 <HAL_RCC_OscConfig+0x26c>)
 8002b10:	685b      	ldr	r3, [r3, #4]
 8002b12:	f003 030c 	and.w	r3, r3, #12
 8002b16:	2b08      	cmp	r3, #8
 8002b18:	d11c      	bne.n	8002b54 <HAL_RCC_OscConfig+0x18c>
 8002b1a:	4b46      	ldr	r3, [pc, #280]	; (8002c34 <HAL_RCC_OscConfig+0x26c>)
 8002b1c:	685b      	ldr	r3, [r3, #4]
 8002b1e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d116      	bne.n	8002b54 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b26:	4b43      	ldr	r3, [pc, #268]	; (8002c34 <HAL_RCC_OscConfig+0x26c>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f003 0302 	and.w	r3, r3, #2
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d005      	beq.n	8002b3e <HAL_RCC_OscConfig+0x176>
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	691b      	ldr	r3, [r3, #16]
 8002b36:	2b01      	cmp	r3, #1
 8002b38:	d001      	beq.n	8002b3e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	e1ba      	b.n	8002eb4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b3e:	4b3d      	ldr	r3, [pc, #244]	; (8002c34 <HAL_RCC_OscConfig+0x26c>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	695b      	ldr	r3, [r3, #20]
 8002b4a:	00db      	lsls	r3, r3, #3
 8002b4c:	4939      	ldr	r1, [pc, #228]	; (8002c34 <HAL_RCC_OscConfig+0x26c>)
 8002b4e:	4313      	orrs	r3, r2
 8002b50:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b52:	e03a      	b.n	8002bca <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	691b      	ldr	r3, [r3, #16]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d020      	beq.n	8002b9e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b5c:	4b36      	ldr	r3, [pc, #216]	; (8002c38 <HAL_RCC_OscConfig+0x270>)
 8002b5e:	2201      	movs	r2, #1
 8002b60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b62:	f7ff fc57 	bl	8002414 <HAL_GetTick>
 8002b66:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b68:	e008      	b.n	8002b7c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b6a:	f7ff fc53 	bl	8002414 <HAL_GetTick>
 8002b6e:	4602      	mov	r2, r0
 8002b70:	693b      	ldr	r3, [r7, #16]
 8002b72:	1ad3      	subs	r3, r2, r3
 8002b74:	2b02      	cmp	r3, #2
 8002b76:	d901      	bls.n	8002b7c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002b78:	2303      	movs	r3, #3
 8002b7a:	e19b      	b.n	8002eb4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b7c:	4b2d      	ldr	r3, [pc, #180]	; (8002c34 <HAL_RCC_OscConfig+0x26c>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f003 0302 	and.w	r3, r3, #2
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d0f0      	beq.n	8002b6a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b88:	4b2a      	ldr	r3, [pc, #168]	; (8002c34 <HAL_RCC_OscConfig+0x26c>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	695b      	ldr	r3, [r3, #20]
 8002b94:	00db      	lsls	r3, r3, #3
 8002b96:	4927      	ldr	r1, [pc, #156]	; (8002c34 <HAL_RCC_OscConfig+0x26c>)
 8002b98:	4313      	orrs	r3, r2
 8002b9a:	600b      	str	r3, [r1, #0]
 8002b9c:	e015      	b.n	8002bca <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b9e:	4b26      	ldr	r3, [pc, #152]	; (8002c38 <HAL_RCC_OscConfig+0x270>)
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ba4:	f7ff fc36 	bl	8002414 <HAL_GetTick>
 8002ba8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002baa:	e008      	b.n	8002bbe <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002bac:	f7ff fc32 	bl	8002414 <HAL_GetTick>
 8002bb0:	4602      	mov	r2, r0
 8002bb2:	693b      	ldr	r3, [r7, #16]
 8002bb4:	1ad3      	subs	r3, r2, r3
 8002bb6:	2b02      	cmp	r3, #2
 8002bb8:	d901      	bls.n	8002bbe <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002bba:	2303      	movs	r3, #3
 8002bbc:	e17a      	b.n	8002eb4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bbe:	4b1d      	ldr	r3, [pc, #116]	; (8002c34 <HAL_RCC_OscConfig+0x26c>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f003 0302 	and.w	r3, r3, #2
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d1f0      	bne.n	8002bac <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f003 0308 	and.w	r3, r3, #8
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d03a      	beq.n	8002c4c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	699b      	ldr	r3, [r3, #24]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d019      	beq.n	8002c12 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002bde:	4b17      	ldr	r3, [pc, #92]	; (8002c3c <HAL_RCC_OscConfig+0x274>)
 8002be0:	2201      	movs	r2, #1
 8002be2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002be4:	f7ff fc16 	bl	8002414 <HAL_GetTick>
 8002be8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002bea:	e008      	b.n	8002bfe <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bec:	f7ff fc12 	bl	8002414 <HAL_GetTick>
 8002bf0:	4602      	mov	r2, r0
 8002bf2:	693b      	ldr	r3, [r7, #16]
 8002bf4:	1ad3      	subs	r3, r2, r3
 8002bf6:	2b02      	cmp	r3, #2
 8002bf8:	d901      	bls.n	8002bfe <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002bfa:	2303      	movs	r3, #3
 8002bfc:	e15a      	b.n	8002eb4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002bfe:	4b0d      	ldr	r3, [pc, #52]	; (8002c34 <HAL_RCC_OscConfig+0x26c>)
 8002c00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c02:	f003 0302 	and.w	r3, r3, #2
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d0f0      	beq.n	8002bec <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002c0a:	2001      	movs	r0, #1
 8002c0c:	f000 fa9a 	bl	8003144 <RCC_Delay>
 8002c10:	e01c      	b.n	8002c4c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c12:	4b0a      	ldr	r3, [pc, #40]	; (8002c3c <HAL_RCC_OscConfig+0x274>)
 8002c14:	2200      	movs	r2, #0
 8002c16:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c18:	f7ff fbfc 	bl	8002414 <HAL_GetTick>
 8002c1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c1e:	e00f      	b.n	8002c40 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c20:	f7ff fbf8 	bl	8002414 <HAL_GetTick>
 8002c24:	4602      	mov	r2, r0
 8002c26:	693b      	ldr	r3, [r7, #16]
 8002c28:	1ad3      	subs	r3, r2, r3
 8002c2a:	2b02      	cmp	r3, #2
 8002c2c:	d908      	bls.n	8002c40 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002c2e:	2303      	movs	r3, #3
 8002c30:	e140      	b.n	8002eb4 <HAL_RCC_OscConfig+0x4ec>
 8002c32:	bf00      	nop
 8002c34:	40021000 	.word	0x40021000
 8002c38:	42420000 	.word	0x42420000
 8002c3c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c40:	4b9e      	ldr	r3, [pc, #632]	; (8002ebc <HAL_RCC_OscConfig+0x4f4>)
 8002c42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c44:	f003 0302 	and.w	r3, r3, #2
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d1e9      	bne.n	8002c20 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f003 0304 	and.w	r3, r3, #4
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	f000 80a6 	beq.w	8002da6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c5e:	4b97      	ldr	r3, [pc, #604]	; (8002ebc <HAL_RCC_OscConfig+0x4f4>)
 8002c60:	69db      	ldr	r3, [r3, #28]
 8002c62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d10d      	bne.n	8002c86 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c6a:	4b94      	ldr	r3, [pc, #592]	; (8002ebc <HAL_RCC_OscConfig+0x4f4>)
 8002c6c:	69db      	ldr	r3, [r3, #28]
 8002c6e:	4a93      	ldr	r2, [pc, #588]	; (8002ebc <HAL_RCC_OscConfig+0x4f4>)
 8002c70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c74:	61d3      	str	r3, [r2, #28]
 8002c76:	4b91      	ldr	r3, [pc, #580]	; (8002ebc <HAL_RCC_OscConfig+0x4f4>)
 8002c78:	69db      	ldr	r3, [r3, #28]
 8002c7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c7e:	60bb      	str	r3, [r7, #8]
 8002c80:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c82:	2301      	movs	r3, #1
 8002c84:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c86:	4b8e      	ldr	r3, [pc, #568]	; (8002ec0 <HAL_RCC_OscConfig+0x4f8>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d118      	bne.n	8002cc4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c92:	4b8b      	ldr	r3, [pc, #556]	; (8002ec0 <HAL_RCC_OscConfig+0x4f8>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4a8a      	ldr	r2, [pc, #552]	; (8002ec0 <HAL_RCC_OscConfig+0x4f8>)
 8002c98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c9c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c9e:	f7ff fbb9 	bl	8002414 <HAL_GetTick>
 8002ca2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ca4:	e008      	b.n	8002cb8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ca6:	f7ff fbb5 	bl	8002414 <HAL_GetTick>
 8002caa:	4602      	mov	r2, r0
 8002cac:	693b      	ldr	r3, [r7, #16]
 8002cae:	1ad3      	subs	r3, r2, r3
 8002cb0:	2b64      	cmp	r3, #100	; 0x64
 8002cb2:	d901      	bls.n	8002cb8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002cb4:	2303      	movs	r3, #3
 8002cb6:	e0fd      	b.n	8002eb4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cb8:	4b81      	ldr	r3, [pc, #516]	; (8002ec0 <HAL_RCC_OscConfig+0x4f8>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d0f0      	beq.n	8002ca6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	68db      	ldr	r3, [r3, #12]
 8002cc8:	2b01      	cmp	r3, #1
 8002cca:	d106      	bne.n	8002cda <HAL_RCC_OscConfig+0x312>
 8002ccc:	4b7b      	ldr	r3, [pc, #492]	; (8002ebc <HAL_RCC_OscConfig+0x4f4>)
 8002cce:	6a1b      	ldr	r3, [r3, #32]
 8002cd0:	4a7a      	ldr	r2, [pc, #488]	; (8002ebc <HAL_RCC_OscConfig+0x4f4>)
 8002cd2:	f043 0301 	orr.w	r3, r3, #1
 8002cd6:	6213      	str	r3, [r2, #32]
 8002cd8:	e02d      	b.n	8002d36 <HAL_RCC_OscConfig+0x36e>
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	68db      	ldr	r3, [r3, #12]
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d10c      	bne.n	8002cfc <HAL_RCC_OscConfig+0x334>
 8002ce2:	4b76      	ldr	r3, [pc, #472]	; (8002ebc <HAL_RCC_OscConfig+0x4f4>)
 8002ce4:	6a1b      	ldr	r3, [r3, #32]
 8002ce6:	4a75      	ldr	r2, [pc, #468]	; (8002ebc <HAL_RCC_OscConfig+0x4f4>)
 8002ce8:	f023 0301 	bic.w	r3, r3, #1
 8002cec:	6213      	str	r3, [r2, #32]
 8002cee:	4b73      	ldr	r3, [pc, #460]	; (8002ebc <HAL_RCC_OscConfig+0x4f4>)
 8002cf0:	6a1b      	ldr	r3, [r3, #32]
 8002cf2:	4a72      	ldr	r2, [pc, #456]	; (8002ebc <HAL_RCC_OscConfig+0x4f4>)
 8002cf4:	f023 0304 	bic.w	r3, r3, #4
 8002cf8:	6213      	str	r3, [r2, #32]
 8002cfa:	e01c      	b.n	8002d36 <HAL_RCC_OscConfig+0x36e>
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	68db      	ldr	r3, [r3, #12]
 8002d00:	2b05      	cmp	r3, #5
 8002d02:	d10c      	bne.n	8002d1e <HAL_RCC_OscConfig+0x356>
 8002d04:	4b6d      	ldr	r3, [pc, #436]	; (8002ebc <HAL_RCC_OscConfig+0x4f4>)
 8002d06:	6a1b      	ldr	r3, [r3, #32]
 8002d08:	4a6c      	ldr	r2, [pc, #432]	; (8002ebc <HAL_RCC_OscConfig+0x4f4>)
 8002d0a:	f043 0304 	orr.w	r3, r3, #4
 8002d0e:	6213      	str	r3, [r2, #32]
 8002d10:	4b6a      	ldr	r3, [pc, #424]	; (8002ebc <HAL_RCC_OscConfig+0x4f4>)
 8002d12:	6a1b      	ldr	r3, [r3, #32]
 8002d14:	4a69      	ldr	r2, [pc, #420]	; (8002ebc <HAL_RCC_OscConfig+0x4f4>)
 8002d16:	f043 0301 	orr.w	r3, r3, #1
 8002d1a:	6213      	str	r3, [r2, #32]
 8002d1c:	e00b      	b.n	8002d36 <HAL_RCC_OscConfig+0x36e>
 8002d1e:	4b67      	ldr	r3, [pc, #412]	; (8002ebc <HAL_RCC_OscConfig+0x4f4>)
 8002d20:	6a1b      	ldr	r3, [r3, #32]
 8002d22:	4a66      	ldr	r2, [pc, #408]	; (8002ebc <HAL_RCC_OscConfig+0x4f4>)
 8002d24:	f023 0301 	bic.w	r3, r3, #1
 8002d28:	6213      	str	r3, [r2, #32]
 8002d2a:	4b64      	ldr	r3, [pc, #400]	; (8002ebc <HAL_RCC_OscConfig+0x4f4>)
 8002d2c:	6a1b      	ldr	r3, [r3, #32]
 8002d2e:	4a63      	ldr	r2, [pc, #396]	; (8002ebc <HAL_RCC_OscConfig+0x4f4>)
 8002d30:	f023 0304 	bic.w	r3, r3, #4
 8002d34:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	68db      	ldr	r3, [r3, #12]
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d015      	beq.n	8002d6a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d3e:	f7ff fb69 	bl	8002414 <HAL_GetTick>
 8002d42:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d44:	e00a      	b.n	8002d5c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d46:	f7ff fb65 	bl	8002414 <HAL_GetTick>
 8002d4a:	4602      	mov	r2, r0
 8002d4c:	693b      	ldr	r3, [r7, #16]
 8002d4e:	1ad3      	subs	r3, r2, r3
 8002d50:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d54:	4293      	cmp	r3, r2
 8002d56:	d901      	bls.n	8002d5c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002d58:	2303      	movs	r3, #3
 8002d5a:	e0ab      	b.n	8002eb4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d5c:	4b57      	ldr	r3, [pc, #348]	; (8002ebc <HAL_RCC_OscConfig+0x4f4>)
 8002d5e:	6a1b      	ldr	r3, [r3, #32]
 8002d60:	f003 0302 	and.w	r3, r3, #2
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d0ee      	beq.n	8002d46 <HAL_RCC_OscConfig+0x37e>
 8002d68:	e014      	b.n	8002d94 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d6a:	f7ff fb53 	bl	8002414 <HAL_GetTick>
 8002d6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d70:	e00a      	b.n	8002d88 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d72:	f7ff fb4f 	bl	8002414 <HAL_GetTick>
 8002d76:	4602      	mov	r2, r0
 8002d78:	693b      	ldr	r3, [r7, #16]
 8002d7a:	1ad3      	subs	r3, r2, r3
 8002d7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d80:	4293      	cmp	r3, r2
 8002d82:	d901      	bls.n	8002d88 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002d84:	2303      	movs	r3, #3
 8002d86:	e095      	b.n	8002eb4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d88:	4b4c      	ldr	r3, [pc, #304]	; (8002ebc <HAL_RCC_OscConfig+0x4f4>)
 8002d8a:	6a1b      	ldr	r3, [r3, #32]
 8002d8c:	f003 0302 	and.w	r3, r3, #2
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d1ee      	bne.n	8002d72 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002d94:	7dfb      	ldrb	r3, [r7, #23]
 8002d96:	2b01      	cmp	r3, #1
 8002d98:	d105      	bne.n	8002da6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d9a:	4b48      	ldr	r3, [pc, #288]	; (8002ebc <HAL_RCC_OscConfig+0x4f4>)
 8002d9c:	69db      	ldr	r3, [r3, #28]
 8002d9e:	4a47      	ldr	r2, [pc, #284]	; (8002ebc <HAL_RCC_OscConfig+0x4f4>)
 8002da0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002da4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	69db      	ldr	r3, [r3, #28]
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	f000 8081 	beq.w	8002eb2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002db0:	4b42      	ldr	r3, [pc, #264]	; (8002ebc <HAL_RCC_OscConfig+0x4f4>)
 8002db2:	685b      	ldr	r3, [r3, #4]
 8002db4:	f003 030c 	and.w	r3, r3, #12
 8002db8:	2b08      	cmp	r3, #8
 8002dba:	d061      	beq.n	8002e80 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	69db      	ldr	r3, [r3, #28]
 8002dc0:	2b02      	cmp	r3, #2
 8002dc2:	d146      	bne.n	8002e52 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002dc4:	4b3f      	ldr	r3, [pc, #252]	; (8002ec4 <HAL_RCC_OscConfig+0x4fc>)
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dca:	f7ff fb23 	bl	8002414 <HAL_GetTick>
 8002dce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002dd0:	e008      	b.n	8002de4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002dd2:	f7ff fb1f 	bl	8002414 <HAL_GetTick>
 8002dd6:	4602      	mov	r2, r0
 8002dd8:	693b      	ldr	r3, [r7, #16]
 8002dda:	1ad3      	subs	r3, r2, r3
 8002ddc:	2b02      	cmp	r3, #2
 8002dde:	d901      	bls.n	8002de4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002de0:	2303      	movs	r3, #3
 8002de2:	e067      	b.n	8002eb4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002de4:	4b35      	ldr	r3, [pc, #212]	; (8002ebc <HAL_RCC_OscConfig+0x4f4>)
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d1f0      	bne.n	8002dd2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6a1b      	ldr	r3, [r3, #32]
 8002df4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002df8:	d108      	bne.n	8002e0c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002dfa:	4b30      	ldr	r3, [pc, #192]	; (8002ebc <HAL_RCC_OscConfig+0x4f4>)
 8002dfc:	685b      	ldr	r3, [r3, #4]
 8002dfe:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	689b      	ldr	r3, [r3, #8]
 8002e06:	492d      	ldr	r1, [pc, #180]	; (8002ebc <HAL_RCC_OscConfig+0x4f4>)
 8002e08:	4313      	orrs	r3, r2
 8002e0a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e0c:	4b2b      	ldr	r3, [pc, #172]	; (8002ebc <HAL_RCC_OscConfig+0x4f4>)
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6a19      	ldr	r1, [r3, #32]
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e1c:	430b      	orrs	r3, r1
 8002e1e:	4927      	ldr	r1, [pc, #156]	; (8002ebc <HAL_RCC_OscConfig+0x4f4>)
 8002e20:	4313      	orrs	r3, r2
 8002e22:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e24:	4b27      	ldr	r3, [pc, #156]	; (8002ec4 <HAL_RCC_OscConfig+0x4fc>)
 8002e26:	2201      	movs	r2, #1
 8002e28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e2a:	f7ff faf3 	bl	8002414 <HAL_GetTick>
 8002e2e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002e30:	e008      	b.n	8002e44 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e32:	f7ff faef 	bl	8002414 <HAL_GetTick>
 8002e36:	4602      	mov	r2, r0
 8002e38:	693b      	ldr	r3, [r7, #16]
 8002e3a:	1ad3      	subs	r3, r2, r3
 8002e3c:	2b02      	cmp	r3, #2
 8002e3e:	d901      	bls.n	8002e44 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002e40:	2303      	movs	r3, #3
 8002e42:	e037      	b.n	8002eb4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002e44:	4b1d      	ldr	r3, [pc, #116]	; (8002ebc <HAL_RCC_OscConfig+0x4f4>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d0f0      	beq.n	8002e32 <HAL_RCC_OscConfig+0x46a>
 8002e50:	e02f      	b.n	8002eb2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e52:	4b1c      	ldr	r3, [pc, #112]	; (8002ec4 <HAL_RCC_OscConfig+0x4fc>)
 8002e54:	2200      	movs	r2, #0
 8002e56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e58:	f7ff fadc 	bl	8002414 <HAL_GetTick>
 8002e5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e5e:	e008      	b.n	8002e72 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e60:	f7ff fad8 	bl	8002414 <HAL_GetTick>
 8002e64:	4602      	mov	r2, r0
 8002e66:	693b      	ldr	r3, [r7, #16]
 8002e68:	1ad3      	subs	r3, r2, r3
 8002e6a:	2b02      	cmp	r3, #2
 8002e6c:	d901      	bls.n	8002e72 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002e6e:	2303      	movs	r3, #3
 8002e70:	e020      	b.n	8002eb4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e72:	4b12      	ldr	r3, [pc, #72]	; (8002ebc <HAL_RCC_OscConfig+0x4f4>)
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d1f0      	bne.n	8002e60 <HAL_RCC_OscConfig+0x498>
 8002e7e:	e018      	b.n	8002eb2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	69db      	ldr	r3, [r3, #28]
 8002e84:	2b01      	cmp	r3, #1
 8002e86:	d101      	bne.n	8002e8c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002e88:	2301      	movs	r3, #1
 8002e8a:	e013      	b.n	8002eb4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002e8c:	4b0b      	ldr	r3, [pc, #44]	; (8002ebc <HAL_RCC_OscConfig+0x4f4>)
 8002e8e:	685b      	ldr	r3, [r3, #4]
 8002e90:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6a1b      	ldr	r3, [r3, #32]
 8002e9c:	429a      	cmp	r2, r3
 8002e9e:	d106      	bne.n	8002eae <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002eaa:	429a      	cmp	r2, r3
 8002eac:	d001      	beq.n	8002eb2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002eae:	2301      	movs	r3, #1
 8002eb0:	e000      	b.n	8002eb4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002eb2:	2300      	movs	r3, #0
}
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	3718      	adds	r7, #24
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	bd80      	pop	{r7, pc}
 8002ebc:	40021000 	.word	0x40021000
 8002ec0:	40007000 	.word	0x40007000
 8002ec4:	42420060 	.word	0x42420060

08002ec8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b084      	sub	sp, #16
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
 8002ed0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d101      	bne.n	8002edc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ed8:	2301      	movs	r3, #1
 8002eda:	e0d0      	b.n	800307e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002edc:	4b6a      	ldr	r3, [pc, #424]	; (8003088 <HAL_RCC_ClockConfig+0x1c0>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f003 0307 	and.w	r3, r3, #7
 8002ee4:	683a      	ldr	r2, [r7, #0]
 8002ee6:	429a      	cmp	r2, r3
 8002ee8:	d910      	bls.n	8002f0c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002eea:	4b67      	ldr	r3, [pc, #412]	; (8003088 <HAL_RCC_ClockConfig+0x1c0>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f023 0207 	bic.w	r2, r3, #7
 8002ef2:	4965      	ldr	r1, [pc, #404]	; (8003088 <HAL_RCC_ClockConfig+0x1c0>)
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	4313      	orrs	r3, r2
 8002ef8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002efa:	4b63      	ldr	r3, [pc, #396]	; (8003088 <HAL_RCC_ClockConfig+0x1c0>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f003 0307 	and.w	r3, r3, #7
 8002f02:	683a      	ldr	r2, [r7, #0]
 8002f04:	429a      	cmp	r2, r3
 8002f06:	d001      	beq.n	8002f0c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002f08:	2301      	movs	r3, #1
 8002f0a:	e0b8      	b.n	800307e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f003 0302 	and.w	r3, r3, #2
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d020      	beq.n	8002f5a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f003 0304 	and.w	r3, r3, #4
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d005      	beq.n	8002f30 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f24:	4b59      	ldr	r3, [pc, #356]	; (800308c <HAL_RCC_ClockConfig+0x1c4>)
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	4a58      	ldr	r2, [pc, #352]	; (800308c <HAL_RCC_ClockConfig+0x1c4>)
 8002f2a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002f2e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f003 0308 	and.w	r3, r3, #8
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d005      	beq.n	8002f48 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f3c:	4b53      	ldr	r3, [pc, #332]	; (800308c <HAL_RCC_ClockConfig+0x1c4>)
 8002f3e:	685b      	ldr	r3, [r3, #4]
 8002f40:	4a52      	ldr	r2, [pc, #328]	; (800308c <HAL_RCC_ClockConfig+0x1c4>)
 8002f42:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002f46:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f48:	4b50      	ldr	r3, [pc, #320]	; (800308c <HAL_RCC_ClockConfig+0x1c4>)
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	689b      	ldr	r3, [r3, #8]
 8002f54:	494d      	ldr	r1, [pc, #308]	; (800308c <HAL_RCC_ClockConfig+0x1c4>)
 8002f56:	4313      	orrs	r3, r2
 8002f58:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f003 0301 	and.w	r3, r3, #1
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d040      	beq.n	8002fe8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	685b      	ldr	r3, [r3, #4]
 8002f6a:	2b01      	cmp	r3, #1
 8002f6c:	d107      	bne.n	8002f7e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f6e:	4b47      	ldr	r3, [pc, #284]	; (800308c <HAL_RCC_ClockConfig+0x1c4>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d115      	bne.n	8002fa6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	e07f      	b.n	800307e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	685b      	ldr	r3, [r3, #4]
 8002f82:	2b02      	cmp	r3, #2
 8002f84:	d107      	bne.n	8002f96 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f86:	4b41      	ldr	r3, [pc, #260]	; (800308c <HAL_RCC_ClockConfig+0x1c4>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d109      	bne.n	8002fa6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f92:	2301      	movs	r3, #1
 8002f94:	e073      	b.n	800307e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f96:	4b3d      	ldr	r3, [pc, #244]	; (800308c <HAL_RCC_ClockConfig+0x1c4>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f003 0302 	and.w	r3, r3, #2
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d101      	bne.n	8002fa6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fa2:	2301      	movs	r3, #1
 8002fa4:	e06b      	b.n	800307e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002fa6:	4b39      	ldr	r3, [pc, #228]	; (800308c <HAL_RCC_ClockConfig+0x1c4>)
 8002fa8:	685b      	ldr	r3, [r3, #4]
 8002faa:	f023 0203 	bic.w	r2, r3, #3
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	685b      	ldr	r3, [r3, #4]
 8002fb2:	4936      	ldr	r1, [pc, #216]	; (800308c <HAL_RCC_ClockConfig+0x1c4>)
 8002fb4:	4313      	orrs	r3, r2
 8002fb6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002fb8:	f7ff fa2c 	bl	8002414 <HAL_GetTick>
 8002fbc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fbe:	e00a      	b.n	8002fd6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fc0:	f7ff fa28 	bl	8002414 <HAL_GetTick>
 8002fc4:	4602      	mov	r2, r0
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	1ad3      	subs	r3, r2, r3
 8002fca:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d901      	bls.n	8002fd6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002fd2:	2303      	movs	r3, #3
 8002fd4:	e053      	b.n	800307e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fd6:	4b2d      	ldr	r3, [pc, #180]	; (800308c <HAL_RCC_ClockConfig+0x1c4>)
 8002fd8:	685b      	ldr	r3, [r3, #4]
 8002fda:	f003 020c 	and.w	r2, r3, #12
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	685b      	ldr	r3, [r3, #4]
 8002fe2:	009b      	lsls	r3, r3, #2
 8002fe4:	429a      	cmp	r2, r3
 8002fe6:	d1eb      	bne.n	8002fc0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002fe8:	4b27      	ldr	r3, [pc, #156]	; (8003088 <HAL_RCC_ClockConfig+0x1c0>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f003 0307 	and.w	r3, r3, #7
 8002ff0:	683a      	ldr	r2, [r7, #0]
 8002ff2:	429a      	cmp	r2, r3
 8002ff4:	d210      	bcs.n	8003018 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ff6:	4b24      	ldr	r3, [pc, #144]	; (8003088 <HAL_RCC_ClockConfig+0x1c0>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f023 0207 	bic.w	r2, r3, #7
 8002ffe:	4922      	ldr	r1, [pc, #136]	; (8003088 <HAL_RCC_ClockConfig+0x1c0>)
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	4313      	orrs	r3, r2
 8003004:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003006:	4b20      	ldr	r3, [pc, #128]	; (8003088 <HAL_RCC_ClockConfig+0x1c0>)
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f003 0307 	and.w	r3, r3, #7
 800300e:	683a      	ldr	r2, [r7, #0]
 8003010:	429a      	cmp	r2, r3
 8003012:	d001      	beq.n	8003018 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003014:	2301      	movs	r3, #1
 8003016:	e032      	b.n	800307e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f003 0304 	and.w	r3, r3, #4
 8003020:	2b00      	cmp	r3, #0
 8003022:	d008      	beq.n	8003036 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003024:	4b19      	ldr	r3, [pc, #100]	; (800308c <HAL_RCC_ClockConfig+0x1c4>)
 8003026:	685b      	ldr	r3, [r3, #4]
 8003028:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	68db      	ldr	r3, [r3, #12]
 8003030:	4916      	ldr	r1, [pc, #88]	; (800308c <HAL_RCC_ClockConfig+0x1c4>)
 8003032:	4313      	orrs	r3, r2
 8003034:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f003 0308 	and.w	r3, r3, #8
 800303e:	2b00      	cmp	r3, #0
 8003040:	d009      	beq.n	8003056 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003042:	4b12      	ldr	r3, [pc, #72]	; (800308c <HAL_RCC_ClockConfig+0x1c4>)
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	691b      	ldr	r3, [r3, #16]
 800304e:	00db      	lsls	r3, r3, #3
 8003050:	490e      	ldr	r1, [pc, #56]	; (800308c <HAL_RCC_ClockConfig+0x1c4>)
 8003052:	4313      	orrs	r3, r2
 8003054:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003056:	f000 f821 	bl	800309c <HAL_RCC_GetSysClockFreq>
 800305a:	4602      	mov	r2, r0
 800305c:	4b0b      	ldr	r3, [pc, #44]	; (800308c <HAL_RCC_ClockConfig+0x1c4>)
 800305e:	685b      	ldr	r3, [r3, #4]
 8003060:	091b      	lsrs	r3, r3, #4
 8003062:	f003 030f 	and.w	r3, r3, #15
 8003066:	490a      	ldr	r1, [pc, #40]	; (8003090 <HAL_RCC_ClockConfig+0x1c8>)
 8003068:	5ccb      	ldrb	r3, [r1, r3]
 800306a:	fa22 f303 	lsr.w	r3, r2, r3
 800306e:	4a09      	ldr	r2, [pc, #36]	; (8003094 <HAL_RCC_ClockConfig+0x1cc>)
 8003070:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003072:	4b09      	ldr	r3, [pc, #36]	; (8003098 <HAL_RCC_ClockConfig+0x1d0>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	4618      	mov	r0, r3
 8003078:	f7ff f98a 	bl	8002390 <HAL_InitTick>

  return HAL_OK;
 800307c:	2300      	movs	r3, #0
}
 800307e:	4618      	mov	r0, r3
 8003080:	3710      	adds	r7, #16
 8003082:	46bd      	mov	sp, r7
 8003084:	bd80      	pop	{r7, pc}
 8003086:	bf00      	nop
 8003088:	40022000 	.word	0x40022000
 800308c:	40021000 	.word	0x40021000
 8003090:	080039a8 	.word	0x080039a8
 8003094:	20000048 	.word	0x20000048
 8003098:	2000004c 	.word	0x2000004c

0800309c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800309c:	b480      	push	{r7}
 800309e:	b087      	sub	sp, #28
 80030a0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80030a2:	2300      	movs	r3, #0
 80030a4:	60fb      	str	r3, [r7, #12]
 80030a6:	2300      	movs	r3, #0
 80030a8:	60bb      	str	r3, [r7, #8]
 80030aa:	2300      	movs	r3, #0
 80030ac:	617b      	str	r3, [r7, #20]
 80030ae:	2300      	movs	r3, #0
 80030b0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80030b2:	2300      	movs	r3, #0
 80030b4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80030b6:	4b1e      	ldr	r3, [pc, #120]	; (8003130 <HAL_RCC_GetSysClockFreq+0x94>)
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	f003 030c 	and.w	r3, r3, #12
 80030c2:	2b04      	cmp	r3, #4
 80030c4:	d002      	beq.n	80030cc <HAL_RCC_GetSysClockFreq+0x30>
 80030c6:	2b08      	cmp	r3, #8
 80030c8:	d003      	beq.n	80030d2 <HAL_RCC_GetSysClockFreq+0x36>
 80030ca:	e027      	b.n	800311c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80030cc:	4b19      	ldr	r3, [pc, #100]	; (8003134 <HAL_RCC_GetSysClockFreq+0x98>)
 80030ce:	613b      	str	r3, [r7, #16]
      break;
 80030d0:	e027      	b.n	8003122 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	0c9b      	lsrs	r3, r3, #18
 80030d6:	f003 030f 	and.w	r3, r3, #15
 80030da:	4a17      	ldr	r2, [pc, #92]	; (8003138 <HAL_RCC_GetSysClockFreq+0x9c>)
 80030dc:	5cd3      	ldrb	r3, [r2, r3]
 80030de:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d010      	beq.n	800310c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80030ea:	4b11      	ldr	r3, [pc, #68]	; (8003130 <HAL_RCC_GetSysClockFreq+0x94>)
 80030ec:	685b      	ldr	r3, [r3, #4]
 80030ee:	0c5b      	lsrs	r3, r3, #17
 80030f0:	f003 0301 	and.w	r3, r3, #1
 80030f4:	4a11      	ldr	r2, [pc, #68]	; (800313c <HAL_RCC_GetSysClockFreq+0xa0>)
 80030f6:	5cd3      	ldrb	r3, [r2, r3]
 80030f8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	4a0d      	ldr	r2, [pc, #52]	; (8003134 <HAL_RCC_GetSysClockFreq+0x98>)
 80030fe:	fb02 f203 	mul.w	r2, r2, r3
 8003102:	68bb      	ldr	r3, [r7, #8]
 8003104:	fbb2 f3f3 	udiv	r3, r2, r3
 8003108:	617b      	str	r3, [r7, #20]
 800310a:	e004      	b.n	8003116 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	4a0c      	ldr	r2, [pc, #48]	; (8003140 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003110:	fb02 f303 	mul.w	r3, r2, r3
 8003114:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003116:	697b      	ldr	r3, [r7, #20]
 8003118:	613b      	str	r3, [r7, #16]
      break;
 800311a:	e002      	b.n	8003122 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800311c:	4b05      	ldr	r3, [pc, #20]	; (8003134 <HAL_RCC_GetSysClockFreq+0x98>)
 800311e:	613b      	str	r3, [r7, #16]
      break;
 8003120:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003122:	693b      	ldr	r3, [r7, #16]
}
 8003124:	4618      	mov	r0, r3
 8003126:	371c      	adds	r7, #28
 8003128:	46bd      	mov	sp, r7
 800312a:	bc80      	pop	{r7}
 800312c:	4770      	bx	lr
 800312e:	bf00      	nop
 8003130:	40021000 	.word	0x40021000
 8003134:	007a1200 	.word	0x007a1200
 8003138:	080039b8 	.word	0x080039b8
 800313c:	080039c8 	.word	0x080039c8
 8003140:	003d0900 	.word	0x003d0900

08003144 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003144:	b480      	push	{r7}
 8003146:	b085      	sub	sp, #20
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800314c:	4b0a      	ldr	r3, [pc, #40]	; (8003178 <RCC_Delay+0x34>)
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	4a0a      	ldr	r2, [pc, #40]	; (800317c <RCC_Delay+0x38>)
 8003152:	fba2 2303 	umull	r2, r3, r2, r3
 8003156:	0a5b      	lsrs	r3, r3, #9
 8003158:	687a      	ldr	r2, [r7, #4]
 800315a:	fb02 f303 	mul.w	r3, r2, r3
 800315e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003160:	bf00      	nop
  }
  while (Delay --);
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	1e5a      	subs	r2, r3, #1
 8003166:	60fa      	str	r2, [r7, #12]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d1f9      	bne.n	8003160 <RCC_Delay+0x1c>
}
 800316c:	bf00      	nop
 800316e:	bf00      	nop
 8003170:	3714      	adds	r7, #20
 8003172:	46bd      	mov	sp, r7
 8003174:	bc80      	pop	{r7}
 8003176:	4770      	bx	lr
 8003178:	20000048 	.word	0x20000048
 800317c:	10624dd3 	.word	0x10624dd3

08003180 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	b082      	sub	sp, #8
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2b00      	cmp	r3, #0
 800318c:	d101      	bne.n	8003192 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800318e:	2301      	movs	r3, #1
 8003190:	e041      	b.n	8003216 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003198:	b2db      	uxtb	r3, r3
 800319a:	2b00      	cmp	r3, #0
 800319c:	d106      	bne.n	80031ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	2200      	movs	r2, #0
 80031a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80031a6:	6878      	ldr	r0, [r7, #4]
 80031a8:	f7fd ff2e 	bl	8001008 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2202      	movs	r2, #2
 80031b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681a      	ldr	r2, [r3, #0]
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	3304      	adds	r3, #4
 80031bc:	4619      	mov	r1, r3
 80031be:	4610      	mov	r0, r2
 80031c0:	f000 fa56 	bl	8003670 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2201      	movs	r2, #1
 80031c8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2201      	movs	r2, #1
 80031d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2201      	movs	r2, #1
 80031d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2201      	movs	r2, #1
 80031e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2201      	movs	r2, #1
 80031e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2201      	movs	r2, #1
 80031f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2201      	movs	r2, #1
 80031f8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2201      	movs	r2, #1
 8003200:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2201      	movs	r2, #1
 8003208:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2201      	movs	r2, #1
 8003210:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003214:	2300      	movs	r3, #0
}
 8003216:	4618      	mov	r0, r3
 8003218:	3708      	adds	r7, #8
 800321a:	46bd      	mov	sp, r7
 800321c:	bd80      	pop	{r7, pc}
	...

08003220 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003220:	b480      	push	{r7}
 8003222:	b085      	sub	sp, #20
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800322e:	b2db      	uxtb	r3, r3
 8003230:	2b01      	cmp	r3, #1
 8003232:	d001      	beq.n	8003238 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003234:	2301      	movs	r3, #1
 8003236:	e035      	b.n	80032a4 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2202      	movs	r2, #2
 800323c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	68da      	ldr	r2, [r3, #12]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f042 0201 	orr.w	r2, r2, #1
 800324e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	4a16      	ldr	r2, [pc, #88]	; (80032b0 <HAL_TIM_Base_Start_IT+0x90>)
 8003256:	4293      	cmp	r3, r2
 8003258:	d009      	beq.n	800326e <HAL_TIM_Base_Start_IT+0x4e>
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003262:	d004      	beq.n	800326e <HAL_TIM_Base_Start_IT+0x4e>
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	4a12      	ldr	r2, [pc, #72]	; (80032b4 <HAL_TIM_Base_Start_IT+0x94>)
 800326a:	4293      	cmp	r3, r2
 800326c:	d111      	bne.n	8003292 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	689b      	ldr	r3, [r3, #8]
 8003274:	f003 0307 	and.w	r3, r3, #7
 8003278:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	2b06      	cmp	r3, #6
 800327e:	d010      	beq.n	80032a2 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	681a      	ldr	r2, [r3, #0]
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f042 0201 	orr.w	r2, r2, #1
 800328e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003290:	e007      	b.n	80032a2 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	681a      	ldr	r2, [r3, #0]
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f042 0201 	orr.w	r2, r2, #1
 80032a0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80032a2:	2300      	movs	r3, #0
}
 80032a4:	4618      	mov	r0, r3
 80032a6:	3714      	adds	r7, #20
 80032a8:	46bd      	mov	sp, r7
 80032aa:	bc80      	pop	{r7}
 80032ac:	4770      	bx	lr
 80032ae:	bf00      	nop
 80032b0:	40012c00 	.word	0x40012c00
 80032b4:	40000400 	.word	0x40000400

080032b8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b084      	sub	sp, #16
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	68db      	ldr	r3, [r3, #12]
 80032c6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	691b      	ldr	r3, [r3, #16]
 80032ce:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80032d0:	68bb      	ldr	r3, [r7, #8]
 80032d2:	f003 0302 	and.w	r3, r3, #2
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d020      	beq.n	800331c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	f003 0302 	and.w	r3, r3, #2
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d01b      	beq.n	800331c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f06f 0202 	mvn.w	r2, #2
 80032ec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2201      	movs	r2, #1
 80032f2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	699b      	ldr	r3, [r3, #24]
 80032fa:	f003 0303 	and.w	r3, r3, #3
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d003      	beq.n	800330a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003302:	6878      	ldr	r0, [r7, #4]
 8003304:	f000 f998 	bl	8003638 <HAL_TIM_IC_CaptureCallback>
 8003308:	e005      	b.n	8003316 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800330a:	6878      	ldr	r0, [r7, #4]
 800330c:	f000 f98b 	bl	8003626 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003310:	6878      	ldr	r0, [r7, #4]
 8003312:	f000 f99a 	bl	800364a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	2200      	movs	r2, #0
 800331a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800331c:	68bb      	ldr	r3, [r7, #8]
 800331e:	f003 0304 	and.w	r3, r3, #4
 8003322:	2b00      	cmp	r3, #0
 8003324:	d020      	beq.n	8003368 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	f003 0304 	and.w	r3, r3, #4
 800332c:	2b00      	cmp	r3, #0
 800332e:	d01b      	beq.n	8003368 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f06f 0204 	mvn.w	r2, #4
 8003338:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2202      	movs	r2, #2
 800333e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	699b      	ldr	r3, [r3, #24]
 8003346:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800334a:	2b00      	cmp	r3, #0
 800334c:	d003      	beq.n	8003356 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800334e:	6878      	ldr	r0, [r7, #4]
 8003350:	f000 f972 	bl	8003638 <HAL_TIM_IC_CaptureCallback>
 8003354:	e005      	b.n	8003362 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003356:	6878      	ldr	r0, [r7, #4]
 8003358:	f000 f965 	bl	8003626 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800335c:	6878      	ldr	r0, [r7, #4]
 800335e:	f000 f974 	bl	800364a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	2200      	movs	r2, #0
 8003366:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003368:	68bb      	ldr	r3, [r7, #8]
 800336a:	f003 0308 	and.w	r3, r3, #8
 800336e:	2b00      	cmp	r3, #0
 8003370:	d020      	beq.n	80033b4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	f003 0308 	and.w	r3, r3, #8
 8003378:	2b00      	cmp	r3, #0
 800337a:	d01b      	beq.n	80033b4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f06f 0208 	mvn.w	r2, #8
 8003384:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2204      	movs	r2, #4
 800338a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	69db      	ldr	r3, [r3, #28]
 8003392:	f003 0303 	and.w	r3, r3, #3
 8003396:	2b00      	cmp	r3, #0
 8003398:	d003      	beq.n	80033a2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800339a:	6878      	ldr	r0, [r7, #4]
 800339c:	f000 f94c 	bl	8003638 <HAL_TIM_IC_CaptureCallback>
 80033a0:	e005      	b.n	80033ae <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80033a2:	6878      	ldr	r0, [r7, #4]
 80033a4:	f000 f93f 	bl	8003626 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033a8:	6878      	ldr	r0, [r7, #4]
 80033aa:	f000 f94e 	bl	800364a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2200      	movs	r2, #0
 80033b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80033b4:	68bb      	ldr	r3, [r7, #8]
 80033b6:	f003 0310 	and.w	r3, r3, #16
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d020      	beq.n	8003400 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	f003 0310 	and.w	r3, r3, #16
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d01b      	beq.n	8003400 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f06f 0210 	mvn.w	r2, #16
 80033d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	2208      	movs	r2, #8
 80033d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	69db      	ldr	r3, [r3, #28]
 80033de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d003      	beq.n	80033ee <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80033e6:	6878      	ldr	r0, [r7, #4]
 80033e8:	f000 f926 	bl	8003638 <HAL_TIM_IC_CaptureCallback>
 80033ec:	e005      	b.n	80033fa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80033ee:	6878      	ldr	r0, [r7, #4]
 80033f0:	f000 f919 	bl	8003626 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033f4:	6878      	ldr	r0, [r7, #4]
 80033f6:	f000 f928 	bl	800364a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2200      	movs	r2, #0
 80033fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003400:	68bb      	ldr	r3, [r7, #8]
 8003402:	f003 0301 	and.w	r3, r3, #1
 8003406:	2b00      	cmp	r3, #0
 8003408:	d00c      	beq.n	8003424 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	f003 0301 	and.w	r3, r3, #1
 8003410:	2b00      	cmp	r3, #0
 8003412:	d007      	beq.n	8003424 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f06f 0201 	mvn.w	r2, #1
 800341c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800341e:	6878      	ldr	r0, [r7, #4]
 8003420:	f7fd f910 	bl	8000644 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003424:	68bb      	ldr	r3, [r7, #8]
 8003426:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800342a:	2b00      	cmp	r3, #0
 800342c:	d00c      	beq.n	8003448 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003434:	2b00      	cmp	r3, #0
 8003436:	d007      	beq.n	8003448 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003440:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003442:	6878      	ldr	r0, [r7, #4]
 8003444:	f000 fa6f 	bl	8003926 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003448:	68bb      	ldr	r3, [r7, #8]
 800344a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800344e:	2b00      	cmp	r3, #0
 8003450:	d00c      	beq.n	800346c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003458:	2b00      	cmp	r3, #0
 800345a:	d007      	beq.n	800346c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003464:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003466:	6878      	ldr	r0, [r7, #4]
 8003468:	f000 f8f8 	bl	800365c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800346c:	68bb      	ldr	r3, [r7, #8]
 800346e:	f003 0320 	and.w	r3, r3, #32
 8003472:	2b00      	cmp	r3, #0
 8003474:	d00c      	beq.n	8003490 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	f003 0320 	and.w	r3, r3, #32
 800347c:	2b00      	cmp	r3, #0
 800347e:	d007      	beq.n	8003490 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f06f 0220 	mvn.w	r2, #32
 8003488:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800348a:	6878      	ldr	r0, [r7, #4]
 800348c:	f000 fa42 	bl	8003914 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003490:	bf00      	nop
 8003492:	3710      	adds	r7, #16
 8003494:	46bd      	mov	sp, r7
 8003496:	bd80      	pop	{r7, pc}

08003498 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	b084      	sub	sp, #16
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
 80034a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80034a2:	2300      	movs	r3, #0
 80034a4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80034ac:	2b01      	cmp	r3, #1
 80034ae:	d101      	bne.n	80034b4 <HAL_TIM_ConfigClockSource+0x1c>
 80034b0:	2302      	movs	r3, #2
 80034b2:	e0b4      	b.n	800361e <HAL_TIM_ConfigClockSource+0x186>
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2201      	movs	r2, #1
 80034b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2202      	movs	r2, #2
 80034c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	689b      	ldr	r3, [r3, #8]
 80034ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80034cc:	68bb      	ldr	r3, [r7, #8]
 80034ce:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80034d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80034d4:	68bb      	ldr	r3, [r7, #8]
 80034d6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80034da:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	68ba      	ldr	r2, [r7, #8]
 80034e2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80034ec:	d03e      	beq.n	800356c <HAL_TIM_ConfigClockSource+0xd4>
 80034ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80034f2:	f200 8087 	bhi.w	8003604 <HAL_TIM_ConfigClockSource+0x16c>
 80034f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80034fa:	f000 8086 	beq.w	800360a <HAL_TIM_ConfigClockSource+0x172>
 80034fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003502:	d87f      	bhi.n	8003604 <HAL_TIM_ConfigClockSource+0x16c>
 8003504:	2b70      	cmp	r3, #112	; 0x70
 8003506:	d01a      	beq.n	800353e <HAL_TIM_ConfigClockSource+0xa6>
 8003508:	2b70      	cmp	r3, #112	; 0x70
 800350a:	d87b      	bhi.n	8003604 <HAL_TIM_ConfigClockSource+0x16c>
 800350c:	2b60      	cmp	r3, #96	; 0x60
 800350e:	d050      	beq.n	80035b2 <HAL_TIM_ConfigClockSource+0x11a>
 8003510:	2b60      	cmp	r3, #96	; 0x60
 8003512:	d877      	bhi.n	8003604 <HAL_TIM_ConfigClockSource+0x16c>
 8003514:	2b50      	cmp	r3, #80	; 0x50
 8003516:	d03c      	beq.n	8003592 <HAL_TIM_ConfigClockSource+0xfa>
 8003518:	2b50      	cmp	r3, #80	; 0x50
 800351a:	d873      	bhi.n	8003604 <HAL_TIM_ConfigClockSource+0x16c>
 800351c:	2b40      	cmp	r3, #64	; 0x40
 800351e:	d058      	beq.n	80035d2 <HAL_TIM_ConfigClockSource+0x13a>
 8003520:	2b40      	cmp	r3, #64	; 0x40
 8003522:	d86f      	bhi.n	8003604 <HAL_TIM_ConfigClockSource+0x16c>
 8003524:	2b30      	cmp	r3, #48	; 0x30
 8003526:	d064      	beq.n	80035f2 <HAL_TIM_ConfigClockSource+0x15a>
 8003528:	2b30      	cmp	r3, #48	; 0x30
 800352a:	d86b      	bhi.n	8003604 <HAL_TIM_ConfigClockSource+0x16c>
 800352c:	2b20      	cmp	r3, #32
 800352e:	d060      	beq.n	80035f2 <HAL_TIM_ConfigClockSource+0x15a>
 8003530:	2b20      	cmp	r3, #32
 8003532:	d867      	bhi.n	8003604 <HAL_TIM_ConfigClockSource+0x16c>
 8003534:	2b00      	cmp	r3, #0
 8003536:	d05c      	beq.n	80035f2 <HAL_TIM_ConfigClockSource+0x15a>
 8003538:	2b10      	cmp	r3, #16
 800353a:	d05a      	beq.n	80035f2 <HAL_TIM_ConfigClockSource+0x15a>
 800353c:	e062      	b.n	8003604 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6818      	ldr	r0, [r3, #0]
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	6899      	ldr	r1, [r3, #8]
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	685a      	ldr	r2, [r3, #4]
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	68db      	ldr	r3, [r3, #12]
 800354e:	f000 f96a 	bl	8003826 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	689b      	ldr	r3, [r3, #8]
 8003558:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800355a:	68bb      	ldr	r3, [r7, #8]
 800355c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003560:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	68ba      	ldr	r2, [r7, #8]
 8003568:	609a      	str	r2, [r3, #8]
      break;
 800356a:	e04f      	b.n	800360c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6818      	ldr	r0, [r3, #0]
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	6899      	ldr	r1, [r3, #8]
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	685a      	ldr	r2, [r3, #4]
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	68db      	ldr	r3, [r3, #12]
 800357c:	f000 f953 	bl	8003826 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	689a      	ldr	r2, [r3, #8]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800358e:	609a      	str	r2, [r3, #8]
      break;
 8003590:	e03c      	b.n	800360c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6818      	ldr	r0, [r3, #0]
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	6859      	ldr	r1, [r3, #4]
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	68db      	ldr	r3, [r3, #12]
 800359e:	461a      	mov	r2, r3
 80035a0:	f000 f8ca 	bl	8003738 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	2150      	movs	r1, #80	; 0x50
 80035aa:	4618      	mov	r0, r3
 80035ac:	f000 f921 	bl	80037f2 <TIM_ITRx_SetConfig>
      break;
 80035b0:	e02c      	b.n	800360c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6818      	ldr	r0, [r3, #0]
 80035b6:	683b      	ldr	r3, [r7, #0]
 80035b8:	6859      	ldr	r1, [r3, #4]
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	68db      	ldr	r3, [r3, #12]
 80035be:	461a      	mov	r2, r3
 80035c0:	f000 f8e8 	bl	8003794 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	2160      	movs	r1, #96	; 0x60
 80035ca:	4618      	mov	r0, r3
 80035cc:	f000 f911 	bl	80037f2 <TIM_ITRx_SetConfig>
      break;
 80035d0:	e01c      	b.n	800360c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6818      	ldr	r0, [r3, #0]
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	6859      	ldr	r1, [r3, #4]
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	68db      	ldr	r3, [r3, #12]
 80035de:	461a      	mov	r2, r3
 80035e0:	f000 f8aa 	bl	8003738 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	2140      	movs	r1, #64	; 0x40
 80035ea:	4618      	mov	r0, r3
 80035ec:	f000 f901 	bl	80037f2 <TIM_ITRx_SetConfig>
      break;
 80035f0:	e00c      	b.n	800360c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681a      	ldr	r2, [r3, #0]
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	4619      	mov	r1, r3
 80035fc:	4610      	mov	r0, r2
 80035fe:	f000 f8f8 	bl	80037f2 <TIM_ITRx_SetConfig>
      break;
 8003602:	e003      	b.n	800360c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003604:	2301      	movs	r3, #1
 8003606:	73fb      	strb	r3, [r7, #15]
      break;
 8003608:	e000      	b.n	800360c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800360a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2201      	movs	r2, #1
 8003610:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2200      	movs	r2, #0
 8003618:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800361c:	7bfb      	ldrb	r3, [r7, #15]
}
 800361e:	4618      	mov	r0, r3
 8003620:	3710      	adds	r7, #16
 8003622:	46bd      	mov	sp, r7
 8003624:	bd80      	pop	{r7, pc}

08003626 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003626:	b480      	push	{r7}
 8003628:	b083      	sub	sp, #12
 800362a:	af00      	add	r7, sp, #0
 800362c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800362e:	bf00      	nop
 8003630:	370c      	adds	r7, #12
 8003632:	46bd      	mov	sp, r7
 8003634:	bc80      	pop	{r7}
 8003636:	4770      	bx	lr

08003638 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003638:	b480      	push	{r7}
 800363a:	b083      	sub	sp, #12
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003640:	bf00      	nop
 8003642:	370c      	adds	r7, #12
 8003644:	46bd      	mov	sp, r7
 8003646:	bc80      	pop	{r7}
 8003648:	4770      	bx	lr

0800364a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800364a:	b480      	push	{r7}
 800364c:	b083      	sub	sp, #12
 800364e:	af00      	add	r7, sp, #0
 8003650:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003652:	bf00      	nop
 8003654:	370c      	adds	r7, #12
 8003656:	46bd      	mov	sp, r7
 8003658:	bc80      	pop	{r7}
 800365a:	4770      	bx	lr

0800365c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800365c:	b480      	push	{r7}
 800365e:	b083      	sub	sp, #12
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003664:	bf00      	nop
 8003666:	370c      	adds	r7, #12
 8003668:	46bd      	mov	sp, r7
 800366a:	bc80      	pop	{r7}
 800366c:	4770      	bx	lr
	...

08003670 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003670:	b480      	push	{r7}
 8003672:	b085      	sub	sp, #20
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
 8003678:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	4a2b      	ldr	r2, [pc, #172]	; (8003730 <TIM_Base_SetConfig+0xc0>)
 8003684:	4293      	cmp	r3, r2
 8003686:	d007      	beq.n	8003698 <TIM_Base_SetConfig+0x28>
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800368e:	d003      	beq.n	8003698 <TIM_Base_SetConfig+0x28>
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	4a28      	ldr	r2, [pc, #160]	; (8003734 <TIM_Base_SetConfig+0xc4>)
 8003694:	4293      	cmp	r3, r2
 8003696:	d108      	bne.n	80036aa <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800369e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	685b      	ldr	r3, [r3, #4]
 80036a4:	68fa      	ldr	r2, [r7, #12]
 80036a6:	4313      	orrs	r3, r2
 80036a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	4a20      	ldr	r2, [pc, #128]	; (8003730 <TIM_Base_SetConfig+0xc0>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d007      	beq.n	80036c2 <TIM_Base_SetConfig+0x52>
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036b8:	d003      	beq.n	80036c2 <TIM_Base_SetConfig+0x52>
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	4a1d      	ldr	r2, [pc, #116]	; (8003734 <TIM_Base_SetConfig+0xc4>)
 80036be:	4293      	cmp	r3, r2
 80036c0:	d108      	bne.n	80036d4 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80036c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	68db      	ldr	r3, [r3, #12]
 80036ce:	68fa      	ldr	r2, [r7, #12]
 80036d0:	4313      	orrs	r3, r2
 80036d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	695b      	ldr	r3, [r3, #20]
 80036de:	4313      	orrs	r3, r2
 80036e0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	68fa      	ldr	r2, [r7, #12]
 80036e6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	689a      	ldr	r2, [r3, #8]
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	681a      	ldr	r2, [r3, #0]
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	4a0d      	ldr	r2, [pc, #52]	; (8003730 <TIM_Base_SetConfig+0xc0>)
 80036fc:	4293      	cmp	r3, r2
 80036fe:	d103      	bne.n	8003708 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	691a      	ldr	r2, [r3, #16]
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2201      	movs	r2, #1
 800370c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	691b      	ldr	r3, [r3, #16]
 8003712:	f003 0301 	and.w	r3, r3, #1
 8003716:	2b00      	cmp	r3, #0
 8003718:	d005      	beq.n	8003726 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	691b      	ldr	r3, [r3, #16]
 800371e:	f023 0201 	bic.w	r2, r3, #1
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	611a      	str	r2, [r3, #16]
  }
}
 8003726:	bf00      	nop
 8003728:	3714      	adds	r7, #20
 800372a:	46bd      	mov	sp, r7
 800372c:	bc80      	pop	{r7}
 800372e:	4770      	bx	lr
 8003730:	40012c00 	.word	0x40012c00
 8003734:	40000400 	.word	0x40000400

08003738 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003738:	b480      	push	{r7}
 800373a:	b087      	sub	sp, #28
 800373c:	af00      	add	r7, sp, #0
 800373e:	60f8      	str	r0, [r7, #12]
 8003740:	60b9      	str	r1, [r7, #8]
 8003742:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	6a1b      	ldr	r3, [r3, #32]
 8003748:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	6a1b      	ldr	r3, [r3, #32]
 800374e:	f023 0201 	bic.w	r2, r3, #1
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	699b      	ldr	r3, [r3, #24]
 800375a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800375c:	693b      	ldr	r3, [r7, #16]
 800375e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003762:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	011b      	lsls	r3, r3, #4
 8003768:	693a      	ldr	r2, [r7, #16]
 800376a:	4313      	orrs	r3, r2
 800376c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800376e:	697b      	ldr	r3, [r7, #20]
 8003770:	f023 030a 	bic.w	r3, r3, #10
 8003774:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003776:	697a      	ldr	r2, [r7, #20]
 8003778:	68bb      	ldr	r3, [r7, #8]
 800377a:	4313      	orrs	r3, r2
 800377c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	693a      	ldr	r2, [r7, #16]
 8003782:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	697a      	ldr	r2, [r7, #20]
 8003788:	621a      	str	r2, [r3, #32]
}
 800378a:	bf00      	nop
 800378c:	371c      	adds	r7, #28
 800378e:	46bd      	mov	sp, r7
 8003790:	bc80      	pop	{r7}
 8003792:	4770      	bx	lr

08003794 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003794:	b480      	push	{r7}
 8003796:	b087      	sub	sp, #28
 8003798:	af00      	add	r7, sp, #0
 800379a:	60f8      	str	r0, [r7, #12]
 800379c:	60b9      	str	r1, [r7, #8]
 800379e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	6a1b      	ldr	r3, [r3, #32]
 80037a4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	6a1b      	ldr	r3, [r3, #32]
 80037aa:	f023 0210 	bic.w	r2, r3, #16
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	699b      	ldr	r3, [r3, #24]
 80037b6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80037b8:	693b      	ldr	r3, [r7, #16]
 80037ba:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80037be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	031b      	lsls	r3, r3, #12
 80037c4:	693a      	ldr	r2, [r7, #16]
 80037c6:	4313      	orrs	r3, r2
 80037c8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80037ca:	697b      	ldr	r3, [r7, #20]
 80037cc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80037d0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80037d2:	68bb      	ldr	r3, [r7, #8]
 80037d4:	011b      	lsls	r3, r3, #4
 80037d6:	697a      	ldr	r2, [r7, #20]
 80037d8:	4313      	orrs	r3, r2
 80037da:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	693a      	ldr	r2, [r7, #16]
 80037e0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	697a      	ldr	r2, [r7, #20]
 80037e6:	621a      	str	r2, [r3, #32]
}
 80037e8:	bf00      	nop
 80037ea:	371c      	adds	r7, #28
 80037ec:	46bd      	mov	sp, r7
 80037ee:	bc80      	pop	{r7}
 80037f0:	4770      	bx	lr

080037f2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80037f2:	b480      	push	{r7}
 80037f4:	b085      	sub	sp, #20
 80037f6:	af00      	add	r7, sp, #0
 80037f8:	6078      	str	r0, [r7, #4]
 80037fa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	689b      	ldr	r3, [r3, #8]
 8003800:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003808:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800380a:	683a      	ldr	r2, [r7, #0]
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	4313      	orrs	r3, r2
 8003810:	f043 0307 	orr.w	r3, r3, #7
 8003814:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	68fa      	ldr	r2, [r7, #12]
 800381a:	609a      	str	r2, [r3, #8]
}
 800381c:	bf00      	nop
 800381e:	3714      	adds	r7, #20
 8003820:	46bd      	mov	sp, r7
 8003822:	bc80      	pop	{r7}
 8003824:	4770      	bx	lr

08003826 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003826:	b480      	push	{r7}
 8003828:	b087      	sub	sp, #28
 800382a:	af00      	add	r7, sp, #0
 800382c:	60f8      	str	r0, [r7, #12]
 800382e:	60b9      	str	r1, [r7, #8]
 8003830:	607a      	str	r2, [r7, #4]
 8003832:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	689b      	ldr	r3, [r3, #8]
 8003838:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800383a:	697b      	ldr	r3, [r7, #20]
 800383c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003840:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003842:	683b      	ldr	r3, [r7, #0]
 8003844:	021a      	lsls	r2, r3, #8
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	431a      	orrs	r2, r3
 800384a:	68bb      	ldr	r3, [r7, #8]
 800384c:	4313      	orrs	r3, r2
 800384e:	697a      	ldr	r2, [r7, #20]
 8003850:	4313      	orrs	r3, r2
 8003852:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	697a      	ldr	r2, [r7, #20]
 8003858:	609a      	str	r2, [r3, #8]
}
 800385a:	bf00      	nop
 800385c:	371c      	adds	r7, #28
 800385e:	46bd      	mov	sp, r7
 8003860:	bc80      	pop	{r7}
 8003862:	4770      	bx	lr

08003864 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003864:	b480      	push	{r7}
 8003866:	b085      	sub	sp, #20
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]
 800386c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003874:	2b01      	cmp	r3, #1
 8003876:	d101      	bne.n	800387c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003878:	2302      	movs	r3, #2
 800387a:	e041      	b.n	8003900 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2201      	movs	r2, #1
 8003880:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2202      	movs	r2, #2
 8003888:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	685b      	ldr	r3, [r3, #4]
 8003892:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	689b      	ldr	r3, [r3, #8]
 800389a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80038a2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	68fa      	ldr	r2, [r7, #12]
 80038aa:	4313      	orrs	r3, r2
 80038ac:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	68fa      	ldr	r2, [r7, #12]
 80038b4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	4a14      	ldr	r2, [pc, #80]	; (800390c <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80038bc:	4293      	cmp	r3, r2
 80038be:	d009      	beq.n	80038d4 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80038c8:	d004      	beq.n	80038d4 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	4a10      	ldr	r2, [pc, #64]	; (8003910 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80038d0:	4293      	cmp	r3, r2
 80038d2:	d10c      	bne.n	80038ee <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80038d4:	68bb      	ldr	r3, [r7, #8]
 80038d6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80038da:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	68ba      	ldr	r2, [r7, #8]
 80038e2:	4313      	orrs	r3, r2
 80038e4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	68ba      	ldr	r2, [r7, #8]
 80038ec:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	2201      	movs	r2, #1
 80038f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2200      	movs	r2, #0
 80038fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80038fe:	2300      	movs	r3, #0
}
 8003900:	4618      	mov	r0, r3
 8003902:	3714      	adds	r7, #20
 8003904:	46bd      	mov	sp, r7
 8003906:	bc80      	pop	{r7}
 8003908:	4770      	bx	lr
 800390a:	bf00      	nop
 800390c:	40012c00 	.word	0x40012c00
 8003910:	40000400 	.word	0x40000400

08003914 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003914:	b480      	push	{r7}
 8003916:	b083      	sub	sp, #12
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800391c:	bf00      	nop
 800391e:	370c      	adds	r7, #12
 8003920:	46bd      	mov	sp, r7
 8003922:	bc80      	pop	{r7}
 8003924:	4770      	bx	lr

08003926 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003926:	b480      	push	{r7}
 8003928:	b083      	sub	sp, #12
 800392a:	af00      	add	r7, sp, #0
 800392c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800392e:	bf00      	nop
 8003930:	370c      	adds	r7, #12
 8003932:	46bd      	mov	sp, r7
 8003934:	bc80      	pop	{r7}
 8003936:	4770      	bx	lr

08003938 <__libc_init_array>:
 8003938:	b570      	push	{r4, r5, r6, lr}
 800393a:	2600      	movs	r6, #0
 800393c:	4d0c      	ldr	r5, [pc, #48]	; (8003970 <__libc_init_array+0x38>)
 800393e:	4c0d      	ldr	r4, [pc, #52]	; (8003974 <__libc_init_array+0x3c>)
 8003940:	1b64      	subs	r4, r4, r5
 8003942:	10a4      	asrs	r4, r4, #2
 8003944:	42a6      	cmp	r6, r4
 8003946:	d109      	bne.n	800395c <__libc_init_array+0x24>
 8003948:	f000 f822 	bl	8003990 <_init>
 800394c:	2600      	movs	r6, #0
 800394e:	4d0a      	ldr	r5, [pc, #40]	; (8003978 <__libc_init_array+0x40>)
 8003950:	4c0a      	ldr	r4, [pc, #40]	; (800397c <__libc_init_array+0x44>)
 8003952:	1b64      	subs	r4, r4, r5
 8003954:	10a4      	asrs	r4, r4, #2
 8003956:	42a6      	cmp	r6, r4
 8003958:	d105      	bne.n	8003966 <__libc_init_array+0x2e>
 800395a:	bd70      	pop	{r4, r5, r6, pc}
 800395c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003960:	4798      	blx	r3
 8003962:	3601      	adds	r6, #1
 8003964:	e7ee      	b.n	8003944 <__libc_init_array+0xc>
 8003966:	f855 3b04 	ldr.w	r3, [r5], #4
 800396a:	4798      	blx	r3
 800396c:	3601      	adds	r6, #1
 800396e:	e7f2      	b.n	8003956 <__libc_init_array+0x1e>
 8003970:	080039cc 	.word	0x080039cc
 8003974:	080039cc 	.word	0x080039cc
 8003978:	080039cc 	.word	0x080039cc
 800397c:	080039d0 	.word	0x080039d0

08003980 <memset>:
 8003980:	4603      	mov	r3, r0
 8003982:	4402      	add	r2, r0
 8003984:	4293      	cmp	r3, r2
 8003986:	d100      	bne.n	800398a <memset+0xa>
 8003988:	4770      	bx	lr
 800398a:	f803 1b01 	strb.w	r1, [r3], #1
 800398e:	e7f9      	b.n	8003984 <memset+0x4>

08003990 <_init>:
 8003990:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003992:	bf00      	nop
 8003994:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003996:	bc08      	pop	{r3}
 8003998:	469e      	mov	lr, r3
 800399a:	4770      	bx	lr

0800399c <_fini>:
 800399c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800399e:	bf00      	nop
 80039a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80039a2:	bc08      	pop	{r3}
 80039a4:	469e      	mov	lr, r3
 80039a6:	4770      	bx	lr
