User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/Destiny/LeakagePower/3D_RRAM/256KB/256KB.cfg) is loaded

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 256KB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for leakage power ...
Using cell file: ./cell_defs/RRAM.cell
numSolutions = 8703 / numDesigns = 218700

=============
   SUMMARY   
=============
Optimized for: Leakage
Memory Cell: RRAM (Memristor)
Cell Area (F^2)    : 4 (2Fx2F)
Cell Aspect Ratio  : 1
Cell Turned-On Resistance : 1Mohm
Cell Turned-Off Resistance: 10Mohm
Read Mode: Current-Sensing
  - Read Voltage: 0.4V
Reset Mode: Voltage
  - Reset Voltage: 2V
  - Reset Pulse: 10ns
Set Mode: Voltage
  - Set Voltage: 2V
  - Set Pulse: 10ns
Access Type: None Access Device

=============
CONFIGURATION
=============
Bank Organization: 8 x 32
 - Row Activation   : 1 / 8
 - Column Activation: 32 / 32
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 64 Rows x 32 Columns
Mux Level:
 - Senseamp Mux      : 32
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 1
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 373.947um x 446.977um = 167146um^2
 |--- Mat Area      = 46.7434um x 13.968um = 652.913um^2   (2.42907%)
 |--- Subarray Area = 21.3586um x 6.98402um = 149.169um^2   (2.65802%)
 - Area Efficiency = 2.42907%
Timing:
 -  Read Latency = 1.84518ns
 |--- H-Tree Latency = 106.901ps
 |--- Mat Latency    = 1.73827ns
    |--- Predecoder Latency = 108.964ps
    |--- Subarray Latency   = 1.62931ns
       |--- Row Decoder Latency = 93.0008ps
       |--- Bitline Latency     = 0.559478ps,2.31425e+10s,7.18376e+09s
       |--- Senseamp Latency    = 1.45399ns
       |--- Mux Latency         = 81.7621ps
       |--- Precharge Latency   = 179.933ps
       |--- Read Pulse   = 0ps
 - Write Latency = 20.2889ns
 |--- H-Tree Latency = 53.4503ps
 |--- Mat Latency    = 20.2354ns
    |--- Predecoder Latency = 108.964ps
    |--- Subarray Latency   = 20.1265ns
       |--- Row Decoder Latency = 93.0008ps
       |--- Charge Latency      = 58.7728ps
 - Read Bandwidth  = 9.32269GB/s
 - Write Bandwidth = 794.973MB/s
Power:
 -  Read Dynamic Energy = 42.2339pJ
 |--- H-Tree Dynamic Energy = 19.7505pJ
 |--- Mat Dynamic Energy    = 0.702605pJ per mat
    |--- Predecoder Dynamic Energy = 0.0174406pJ
    |--- Subarray Dynamic Energy   = 0.171291pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.00290688pJ
       |--- Mux Decoder Dynamic Energy = 0.00365898pJ
       |--- Bitline & Cell Read Energy = 0.000465276pJ
       |--- Senseamp Dynamic Energy    = 0.150363pJ
       |--- Mux Dynamic Energy         = 0.0008718pJ
       |--- Precharge Dynamic Energy   = 0.0130196pJ
 - Write Dynamic Energy = 424.231pJ
 |--- H-Tree Dynamic Energy = 19.7505pJ
 |--- Mat Dynamic Energy    = 12.64pJ per mat
    |--- Predecoder Dynamic Energy = 0.0174406pJ
    |--- Subarray Dynamic Energy   = 3.15564pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.00290688pJ
       |--- Mux Decoder Dynamic Energy = 0.00365898pJ
       |--- Mux Dynamic Energy         = 0.0008718pJ
 - Leakage Power = 158.413uW
 |--- H-Tree Leakage Power     = 0pW
 |--- Mat Leakage Power        = 618.8nW per mat

Finished!
