\hypertarget{structtmr__aml__pwm__ch__t}{}\section{tmr\+\_\+aml\+\_\+pwm\+\_\+ch\+\_\+t Struct Reference}
\label{structtmr__aml__pwm__ch__t}\index{tmr\_aml\_pwm\_ch\_t@{tmr\_aml\_pwm\_ch\_t}}


A\+ML timer channel parameters for P\+WM mode.  




{\ttfamily \#include $<$tmr\+\_\+aml.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \mbox{\hyperlink{group__globals__group_ga715f5cb061d11eb75981741eda4dafcd}{channel}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__globals__group_gac5d6008f628917520f517667b6ff290f}{duty\+Percent}}
\item 
\mbox{\hyperlink{group__enum__group_ga6ce2dec1c04ab59872ebaf44bd4f4682}{tmr\+\_\+aml\+\_\+pwm\+\_\+act\+\_\+t}} \mbox{\hyperlink{group__globals__group_gaf500180d9ca339fd69d69b52db442b74}{pwm\+Action}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
A\+ML timer channel parameters for P\+WM mode. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
aml/tmr\+\_\+aml/\mbox{\hyperlink{tmr__aml_8h}{tmr\+\_\+aml.\+h}}\end{DoxyCompactItemize}
