// Seed: 1598167710
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6;
  module_2 modCall_1 ();
endmodule
module module_1 ();
  wire id_2;
  logic [7:0] id_3, id_4, id_5;
  assign id_4 = id_1;
  wire id_6;
  wire id_7;
  assign id_1[1] = 1;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_2,
      id_6
  );
endmodule
module module_2;
  wire id_1;
  module_3 modCall_1 (
      id_1,
      id_1
  );
endmodule
module module_3 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_1 = 1;
endmodule
