
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================

Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.013792    0.084073    0.359851    0.359851 v _300_/Q (sg13g2_dfrbpq_1)
                                                         sign (net)
                      0.084073    0.000000    0.359851 v _214_/A (sg13g2_xnor2_1)
     1    0.001355    0.041312    0.105886    0.465736 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.041312    0.000000    0.465736 v _300_/D (sg13g2_dfrbpq_1)
                                              0.465736   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.020181    0.229819   library hold time
                                              0.229819   data required time
---------------------------------------------------------------------------------------------
                                              0.229819   data required time
                                             -0.465736   data arrival time
---------------------------------------------------------------------------------------------
                                              0.235917   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _293_/CLK (sg13g2_dfrbpq_1)
    14    0.044470    0.233408    0.476588    0.476588 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.233408    0.000000    0.476588 v _192_/A (sg13g2_xnor2_1)
     1    0.001355    0.041765    0.154324    0.630911 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.041765    0.000000    0.630911 v _294_/D (sg13g2_dfrbpq_1)
                                              0.630911   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.020364    0.229636   library hold time
                                              0.229636   data required time
---------------------------------------------------------------------------------------------
                                              0.229636   data required time
                                             -0.630911   data arrival time
---------------------------------------------------------------------------------------------
                                              0.401276   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _301_/CLK (sg13g2_dfrbpq_1)
    13    0.047381    0.247816    0.487323    0.487323 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.247816    0.000000    0.487323 v _218_/A1 (sg13g2_o21ai_1)
     1    0.002759    0.063484    0.196050    0.683373 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.063484    0.000000    0.683373 ^ _219_/A (sg13g2_inv_1)
     1    0.001355    0.026121    0.044783    0.728156 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.026121    0.000000    0.728156 v _301_/D (sg13g2_dfrbpq_1)
                                              0.728156   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.014056    0.235944   library hold time
                                              0.235944   data required time
---------------------------------------------------------------------------------------------
                                              0.235944   data required time
                                             -0.728156   data arrival time
---------------------------------------------------------------------------------------------
                                              0.492211   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.035053    0.186945    0.441768    0.441768 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.186945    0.000000    0.441768 v _199_/A (sg13g2_xnor2_1)
     2    0.007735    0.099719    0.191412    0.633180 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.099719    0.000000    0.633180 v _200_/B (sg13g2_xor2_1)
     1    0.001355    0.036461    0.097518    0.730698 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.036461    0.000000    0.730698 v _296_/D (sg13g2_dfrbpq_1)
                                              0.730698   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.018225    0.231775   library hold time
                                              0.231775   data required time
---------------------------------------------------------------------------------------------
                                              0.231775   data required time
                                             -0.730698   data arrival time
---------------------------------------------------------------------------------------------
                                              0.498923   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _293_/CLK (sg13g2_dfrbpq_1)
    14    0.046422    0.301826    0.511740    0.511740 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.301826    0.000000    0.511740 ^ _128_/A (sg13g2_inv_1)
     5    0.013086    0.128730    0.183775    0.695515 v _128_/Y (sg13g2_inv_1)
                                                         DPATH.SUM.ha_0.S (net)
                      0.128730    0.000000    0.695515 v _293_/D (sg13g2_dfrbpq_1)
                                              0.695515   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.055434    0.194566   library hold time
                                              0.194566   data required time
---------------------------------------------------------------------------------------------
                                              0.194566   data required time
                                             -0.695515   data arrival time
---------------------------------------------------------------------------------------------
                                              0.500949   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.035053    0.186945    0.441768    0.441768 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.186945    0.000000    0.441768 v _198_/A (sg13g2_nand2_1)
     1    0.003115    0.068699    0.093757    0.535525 ^ _198_/Y (sg13g2_nand2_1)
                                                         _030_ (net)
                      0.068699    0.000000    0.535525 ^ _203_/B1 (sg13g2_o21ai_1)
     2    0.007525    0.095637    0.111180    0.646705 v _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.095637    0.000000    0.646705 v _204_/B (sg13g2_xor2_1)
     1    0.001355    0.036512    0.096052    0.742756 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.036512    0.000000    0.742756 v _297_/D (sg13g2_dfrbpq_1)
                                              0.742756   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.018246    0.231754   library hold time
                                              0.231754   data required time
---------------------------------------------------------------------------------------------
                                              0.231754   data required time
                                             -0.742756   data arrival time
---------------------------------------------------------------------------------------------
                                              0.511002   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.045167    0.236858    0.479158    0.479158 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.236858    0.000000    0.479158 v _195_/A (sg13g2_xor2_1)
     2    0.007525    0.068750    0.199854    0.679013 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.068750    0.000000    0.679013 v _196_/B (sg13g2_xor2_1)
     1    0.001355    0.036673    0.083974    0.762987 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.036673    0.000000    0.762987 v _295_/D (sg13g2_dfrbpq_1)
                                              0.762987   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.018311    0.231689   library hold time
                                              0.231689   data required time
---------------------------------------------------------------------------------------------
                                              0.231689   data required time
                                             -0.762987   data arrival time
---------------------------------------------------------------------------------------------
                                              0.531298   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _301_/CLK (sg13g2_dfrbpq_1)
    13    0.047381    0.247816    0.487323    0.487323 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.247816    0.000000    0.487323 v _210_/A (sg13g2_xnor2_1)
     1    0.004766    0.075329    0.186477    0.673800 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.075329    0.000000    0.673800 v _211_/B (sg13g2_xnor2_1)
     1    0.001355    0.040630    0.089783    0.763582 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.040630    0.000000    0.763582 v _299_/D (sg13g2_dfrbpq_1)
                                              0.763582   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.019906    0.230094   library hold time
                                              0.230094   data required time
---------------------------------------------------------------------------------------------
                                              0.230094   data required time
                                             -0.763582   data arrival time
---------------------------------------------------------------------------------------------
                                              0.533489   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _301_/CLK (sg13g2_dfrbpq_1)
    13    0.047381    0.247816    0.487323    0.487323 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.247816    0.000000    0.487323 v _206_/B (sg13g2_xnor2_1)
     2    0.008256    0.107836    0.199030    0.686352 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.107836    0.000000    0.686352 v _208_/A (sg13g2_xor2_1)
     1    0.001355    0.036823    0.109017    0.795370 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.036823    0.000000    0.795370 v _298_/D (sg13g2_dfrbpq_1)
                                              0.795370   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.018371    0.231629   library hold time
                                              0.231629   data required time
---------------------------------------------------------------------------------------------
                                              0.231629   data required time
                                             -0.795370   data arrival time
---------------------------------------------------------------------------------------------
                                              0.563741   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  5.000000    5.000000 v input external delay
     9    0.023814    0.052537    0.026573    5.026574 v rst (in)
                                                         rst (net)
                      0.052537    0.000000    5.026574 v _129_/A (sg13g2_inv_1)
     1    0.004657    0.046955    0.057598    5.084172 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.046955    0.000000    5.084172 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              5.084172   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.155014    0.094986   library removal time
                                              0.094986   data required time
---------------------------------------------------------------------------------------------
                                              0.094986   data required time
                                             -5.084172   data arrival time
---------------------------------------------------------------------------------------------
                                              4.989186   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  5.000000    5.000000 v input external delay
     9    0.023814    0.052537    0.026573    5.026574 v rst (in)
                                                         rst (net)
                      0.052537    0.000000    5.026574 v _285_/A (sg13g2_inv_1)
     1    0.004657    0.046955    0.057598    5.084172 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.046955    0.000000    5.084172 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              5.084172   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.155014    0.094986   library removal time
                                              0.094986   data required time
---------------------------------------------------------------------------------------------
                                              0.094986   data required time
                                             -5.084172   data arrival time
---------------------------------------------------------------------------------------------
                                              4.989186   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  5.000000    5.000000 v input external delay
     9    0.023814    0.052537    0.026573    5.026574 v rst (in)
                                                         rst (net)
                      0.052537    0.000000    5.026574 v _286_/A (sg13g2_inv_1)
     1    0.004657    0.046955    0.057598    5.084172 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.046955    0.000000    5.084172 ^ _295_/RESET_B (sg13g2_dfrbpq_1)
                                              5.084172   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.155014    0.094986   library removal time
                                              0.094986   data required time
---------------------------------------------------------------------------------------------
                                              0.094986   data required time
                                             -5.084172   data arrival time
---------------------------------------------------------------------------------------------
                                              4.989186   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  5.000000    5.000000 v input external delay
     9    0.023814    0.052537    0.026573    5.026574 v rst (in)
                                                         rst (net)
                      0.052537    0.000000    5.026574 v _287_/A (sg13g2_inv_1)
     1    0.004657    0.046955    0.057598    5.084172 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.046955    0.000000    5.084172 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              5.084172   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.155014    0.094986   library removal time
                                              0.094986   data required time
---------------------------------------------------------------------------------------------
                                              0.094986   data required time
                                             -5.084172   data arrival time
---------------------------------------------------------------------------------------------
                                              4.989186   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  5.000000    5.000000 v input external delay
     9    0.023814    0.052537    0.026573    5.026574 v rst (in)
                                                         rst (net)
                      0.052537    0.000000    5.026574 v _288_/A (sg13g2_inv_1)
     1    0.004657    0.046955    0.057598    5.084172 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.046955    0.000000    5.084172 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              5.084172   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.155014    0.094986   library removal time
                                              0.094986   data required time
---------------------------------------------------------------------------------------------
                                              0.094986   data required time
                                             -5.084172   data arrival time
---------------------------------------------------------------------------------------------
                                              4.989186   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  5.000000    5.000000 v input external delay
     9    0.023814    0.052537    0.026573    5.026574 v rst (in)
                                                         rst (net)
                      0.052537    0.000000    5.026574 v _289_/A (sg13g2_inv_1)
     1    0.004657    0.046955    0.057598    5.084172 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.046955    0.000000    5.084172 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              5.084172   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.155014    0.094986   library removal time
                                              0.094986   data required time
---------------------------------------------------------------------------------------------
                                              0.094986   data required time
                                             -5.084172   data arrival time
---------------------------------------------------------------------------------------------
                                              4.989186   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  5.000000    5.000000 v input external delay
     9    0.023814    0.052537    0.026573    5.026574 v rst (in)
                                                         rst (net)
                      0.052537    0.000000    5.026574 v _290_/A (sg13g2_inv_1)
     1    0.004657    0.046955    0.057598    5.084172 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.046955    0.000000    5.084172 ^ _299_/RESET_B (sg13g2_dfrbpq_1)
                                              5.084172   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.155014    0.094986   library removal time
                                              0.094986   data required time
---------------------------------------------------------------------------------------------
                                              0.094986   data required time
                                             -5.084172   data arrival time
---------------------------------------------------------------------------------------------
                                              4.989186   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  5.000000    5.000000 v input external delay
     9    0.023814    0.052537    0.026573    5.026574 v rst (in)
                                                         rst (net)
                      0.052537    0.000000    5.026574 v _291_/A (sg13g2_inv_1)
     1    0.004657    0.046955    0.057598    5.084172 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.046955    0.000000    5.084172 ^ _300_/RESET_B (sg13g2_dfrbpq_1)
                                              5.084172   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.155014    0.094986   library removal time
                                              0.094986   data required time
---------------------------------------------------------------------------------------------
                                              0.094986   data required time
                                             -5.084172   data arrival time
---------------------------------------------------------------------------------------------
                                              4.989186   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  5.000000    5.000000 v input external delay
     9    0.023814    0.052537    0.026573    5.026574 v rst (in)
                                                         rst (net)
                      0.052537    0.000000    5.026574 v _292_/A (sg13g2_inv_1)
     1    0.004657    0.046955    0.057598    5.084172 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.046955    0.000000    5.084172 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              5.084172   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.155014    0.094986   library removal time
                                              0.094986   data required time
---------------------------------------------------------------------------------------------
                                              0.094986   data required time
                                             -5.084172   data arrival time
---------------------------------------------------------------------------------------------
                                              4.989186   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.013792    0.084073    0.359851    0.359851 v _300_/Q (sg13g2_dfrbpq_1)
                                                         sign (net)
                      0.084073    0.000000    0.359851 v sign (out)
                                              0.359851   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.359851   data arrival time
---------------------------------------------------------------------------------------------
                                              5.109850   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.013792    0.084073    0.359851    0.359851 v _300_/Q (sg13g2_dfrbpq_1)
                                                         sign (net)
                      0.084073    0.000000    0.359851 v _127_/A (sg13g2_inv_1)
     1    0.006000    0.060545    0.076583    0.436434 ^ _127_/Y (sg13g2_inv_1)
                                                         signB (net)
                      0.060545    0.000000    0.436434 ^ signB (out)
                                              0.436434   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.436434   data arrival time
---------------------------------------------------------------------------------------------
                                              5.186434   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.045167    0.236858    0.479158    0.479158 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.236858    0.000000    0.479158 v _187_/A1 (sg13g2_o21ai_1)
     1    0.006000    0.070931    0.230496    0.709654 ^ _187_/Y (sg13g2_o21ai_1)
                                                         sine_out[31] (net)
                      0.070931    0.000000    0.709654 ^ sine_out[31] (out)
                                              0.709654   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.709654   data arrival time
---------------------------------------------------------------------------------------------
                                              5.459654   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.068481    0.352315    0.565118    0.565118 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.352315    0.000000    0.565118 v _170_/A (sg13g2_nand2_1)
     1    0.006000    0.062740    0.147661    0.712779 ^ _170_/Y (sg13g2_nand2_1)
                                                         sine_out[24] (net)
                      0.062740    0.000000    0.712779 ^ sine_out[24] (out)
                                              0.712779   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.712779   data arrival time
---------------------------------------------------------------------------------------------
                                              5.462779   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.068481    0.352315    0.565118    0.565118 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.352315    0.000000    0.565118 v _172_/A (sg13g2_nand2_1)
     1    0.006000    0.062740    0.147661    0.712779 ^ _172_/Y (sg13g2_nand2_1)
                                                         sine_out[25] (net)
                      0.062740    0.000000    0.712779 ^ sine_out[25] (out)
                                              0.712779   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.712779   data arrival time
---------------------------------------------------------------------------------------------
                                              5.462779   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.068481    0.352315    0.565118    0.565118 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.352315    0.000000    0.565118 v _175_/A (sg13g2_nand2_1)
     1    0.006000    0.062227    0.147661    0.712779 ^ _175_/Y (sg13g2_nand2_1)
                                                         sine_out[26] (net)
                      0.062227    0.000000    0.712779 ^ sine_out[26] (out)
                                              0.712779   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.712779   data arrival time
---------------------------------------------------------------------------------------------
                                              5.462779   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.068481    0.352315    0.565118    0.565118 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.352315    0.000000    0.565118 v _180_/A (sg13g2_nand2_1)
     1    0.006000    0.066004    0.147661    0.712779 ^ _180_/Y (sg13g2_nand2_1)
                                                         sine_out[28] (net)
                      0.066004    0.000000    0.712779 ^ sine_out[28] (out)
                                              0.712779   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.712779   data arrival time
---------------------------------------------------------------------------------------------
                                              5.462779   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.068481    0.352315    0.565118    0.565118 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.352315    0.000000    0.565118 v _176_/B1 (sg13g2_o21ai_1)
     1    0.006000    0.121743    0.163066    0.728184 ^ _176_/Y (sg13g2_o21ai_1)
                                                         sine_out[27] (net)
                      0.121743    0.000000    0.728184 ^ sine_out[27] (out)
                                              0.728184   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.728184   data arrival time
---------------------------------------------------------------------------------------------
                                              5.478184   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.068481    0.352315    0.565118    0.565118 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.352315    0.000000    0.565118 v _148_/B1 (sg13g2_a21oi_1)
     1    0.006000    0.122512    0.171228    0.736346 ^ _148_/Y (sg13g2_a21oi_1)
                                                         sine_out[16] (net)
                      0.122512    0.000000    0.736346 ^ sine_out[16] (out)
                                              0.736346   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.736346   data arrival time
---------------------------------------------------------------------------------------------
                                              5.486346   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.068481    0.352315    0.565118    0.565118 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.352315    0.000000    0.565118 v _157_/B1 (sg13g2_a21oi_1)
     1    0.006000    0.119745    0.171228    0.736346 ^ _157_/Y (sg13g2_a21oi_1)
                                                         sine_out[18] (net)
                      0.119745    0.000000    0.736346 ^ sine_out[18] (out)
                                              0.736346   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.736346   data arrival time
---------------------------------------------------------------------------------------------
                                              5.486346   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.068481    0.352315    0.565118    0.565118 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.352315    0.000000    0.565118 v _162_/B1 (sg13g2_a21oi_1)
     1    0.006000    0.108516    0.171228    0.736346 ^ _162_/Y (sg13g2_a21oi_1)
                                                         sine_out[20] (net)
                      0.108516    0.000000    0.736346 ^ sine_out[20] (out)
                                              0.736346   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.736346   data arrival time
---------------------------------------------------------------------------------------------
                                              5.486346   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.068481    0.352315    0.565118    0.565118 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.352315    0.000000    0.565118 v _164_/B1 (sg13g2_a21oi_1)
     1    0.006000    0.108516    0.171228    0.736346 ^ _164_/Y (sg13g2_a21oi_1)
                                                         sine_out[21] (net)
                      0.108516    0.000000    0.736346 ^ sine_out[21] (out)
                                              0.736346   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.736346   data arrival time
---------------------------------------------------------------------------------------------
                                              5.486346   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.068481    0.352315    0.565118    0.565118 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.352315    0.000000    0.565118 v _165_/B1 (sg13g2_a21oi_1)
     1    0.006000    0.108516    0.171228    0.736346 ^ _165_/Y (sg13g2_a21oi_1)
                                                         sine_out[22] (net)
                      0.108516    0.000000    0.736346 ^ sine_out[22] (out)
                                              0.736346   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.736346   data arrival time
---------------------------------------------------------------------------------------------
                                              5.486346   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.035053    0.186945    0.441768    0.441768 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.186945    0.000000    0.441768 v _215_/B (sg13g2_nand3_1)
     2    0.005247    0.088877    0.128402    0.570170 ^ _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.088877    0.000000    0.570170 ^ _284_/B (sg13g2_and2_1)
     1    0.006000    0.060154    0.167440    0.737610 ^ _284_/X (sg13g2_and2_1)
                                                         sine_out[12] (net)
                      0.060154    0.000000    0.737610 ^ sine_out[12] (out)
                                              0.737610   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.737610   data arrival time
---------------------------------------------------------------------------------------------
                                              5.487610   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.068481    0.352315    0.565118    0.565118 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.352315    0.000000    0.565118 v _160_/A (sg13g2_nor2_1)
     1    0.006000    0.109314    0.203924    0.769042 ^ _160_/Y (sg13g2_nor2_1)
                                                         sine_out[19] (net)
                      0.109314    0.000000    0.769042 ^ sine_out[19] (out)
                                              0.769042   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.769042   data arrival time
---------------------------------------------------------------------------------------------
                                              5.519042   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.068481    0.352315    0.565118    0.565118 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.352315    0.000000    0.565118 v _167_/A (sg13g2_nor2_1)
     1    0.006000    0.109125    0.203924    0.769042 ^ _167_/Y (sg13g2_nor2_1)
                                                         sine_out[23] (net)
                      0.109125    0.000000    0.769042 ^ sine_out[23] (out)
                                              0.769042   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.769042   data arrival time
---------------------------------------------------------------------------------------------
                                              5.519042   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.068481    0.352315    0.565118    0.565118 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.352315    0.000000    0.565118 v _281_/A (sg13g2_nor2_1)
     1    0.006000    0.112382    0.203924    0.769042 ^ _281_/Y (sg13g2_nor2_1)
                                                         sine_out[8] (net)
                      0.112382    0.000000    0.769042 ^ sine_out[8] (out)
                                              0.769042   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.769042   data arrival time
---------------------------------------------------------------------------------------------
                                              5.519042   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.068844    0.354121    0.566458    0.566458 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.354121    0.000000    0.566458 v _275_/A (sg13g2_nor2_1)
     1    0.006000    0.113007    0.204209    0.770667 ^ _275_/Y (sg13g2_nor2_1)
                                                         sine_out[3] (net)
                      0.113007    0.000000    0.770667 ^ sine_out[3] (out)
                                              0.770667   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.770667   data arrival time
---------------------------------------------------------------------------------------------
                                              5.520667   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.068481    0.352315    0.565118    0.565118 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.352315    0.000000    0.565118 v _274_/B2 (sg13g2_a22oi_1)
     1    0.006000    0.117307    0.207307    0.772426 ^ _274_/Y (sg13g2_a22oi_1)
                                                         sine_out[1] (net)
                      0.117307    0.000000    0.772426 ^ sine_out[1] (out)
                                              0.772426   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.772426   data arrival time
---------------------------------------------------------------------------------------------
                                              5.522426   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.068481    0.352315    0.565118    0.565118 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.352315    0.000000    0.565118 v _155_/C1 (sg13g2_a221oi_1)
     1    0.006000    0.155594    0.213465    0.778584 ^ _155_/Y (sg13g2_a221oi_1)
                                                         sine_out[17] (net)
                      0.155594    0.000000    0.778584 ^ sine_out[17] (out)
                                              0.778584   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.778584   data arrival time
---------------------------------------------------------------------------------------------
                                              5.528584   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.068844    0.354121    0.566458    0.566458 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.354121    0.000000    0.566458 v _212_/A (sg13g2_nor2_1)
     2    0.008883    0.147187    0.237129    0.803586 ^ _212_/Y (sg13g2_nor2_1)
                                                         sine_out[2] (net)
                      0.147187    0.000000    0.803586 ^ sine_out[2] (out)
                                              0.803586   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.803586   data arrival time
---------------------------------------------------------------------------------------------
                                              5.553586   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.035053    0.186945    0.441768    0.441768 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.186945    0.000000    0.441768 v _137_/A (sg13g2_nand3_1)
     5    0.014359    0.135416    0.173112    0.614879 ^ _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.135416    0.000000    0.614879 ^ _138_/B (sg13g2_nor2_1)
     2    0.005468    0.060888    0.091887    0.706766 v _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.060888    0.000000    0.706766 v _279_/B (sg13g2_nor2_1)
     1    0.006000    0.110264    0.114944    0.821710 ^ _279_/Y (sg13g2_nor2_1)
                                                         sine_out[7] (net)
                      0.110264    0.000000    0.821710 ^ sine_out[7] (out)
                                              0.821710   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.821710   data arrival time
---------------------------------------------------------------------------------------------
                                              5.571711   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.080498    0.412041    0.609410    0.609410 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.412041    0.000000    0.609410 v _282_/A1 (sg13g2_a21oi_1)
     1    0.006000    0.092848    0.228505    0.837915 ^ _282_/Y (sg13g2_a21oi_1)
                                                         sine_out[10] (net)
                      0.092848    0.000000    0.837915 ^ sine_out[10] (out)
                                              0.837915   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.837915   data arrival time
---------------------------------------------------------------------------------------------
                                              5.587915   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.080498    0.412041    0.609410    0.609410 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.412041    0.000000    0.609410 v _283_/A1 (sg13g2_a21oi_1)
     1    0.006000    0.092848    0.228505    0.837915 ^ _283_/Y (sg13g2_a21oi_1)
                                                         sine_out[11] (net)
                      0.092848    0.000000    0.837915 ^ sine_out[11] (out)
                                              0.837915   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.837915   data arrival time
---------------------------------------------------------------------------------------------
                                              5.587915   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.080498    0.412041    0.609410    0.609410 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.412041    0.000000    0.609410 v _139_/A1 (sg13g2_a21oi_1)
     1    0.006000    0.092848    0.228505    0.837915 ^ _139_/Y (sg13g2_a21oi_1)
                                                         sine_out[13] (net)
                      0.092848    0.000000    0.837915 ^ sine_out[13] (out)
                                              0.837915   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.837915   data arrival time
---------------------------------------------------------------------------------------------
                                              5.587915   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.080498    0.412041    0.609410    0.609410 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.412041    0.000000    0.609410 v _280_/A1 (sg13g2_a21oi_1)
     1    0.006000    0.092848    0.228505    0.837915 ^ _280_/Y (sg13g2_a21oi_1)
                                                         sine_out[9] (net)
                      0.092848    0.000000    0.837915 ^ sine_out[9] (out)
                                              0.837915   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.837915   data arrival time
---------------------------------------------------------------------------------------------
                                              5.587915   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.035053    0.186945    0.441768    0.441768 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.186945    0.000000    0.441768 v _222_/B1 (sg13g2_a21oi_1)
     2    0.007704    0.121638    0.148280    0.590047 ^ _222_/Y (sg13g2_a21oi_1)
                                                         _047_ (net)
                      0.121638    0.000000    0.590047 ^ _241_/A (sg13g2_nand2_1)
     1    0.002692    0.051056    0.092848    0.682895 v _241_/Y (sg13g2_nand2_1)
                                                         _066_ (net)
                      0.051056    0.000000    0.682895 v _242_/C (sg13g2_nand3_1)
     1    0.002957    0.051378    0.068806    0.751701 ^ _242_/Y (sg13g2_nand3_1)
                                                         _067_ (net)
                      0.051378    0.000000    0.751701 ^ _256_/B1 (sg13g2_a22oi_1)
     1    0.006000    0.083734    0.107098    0.858800 v _256_/Y (sg13g2_a22oi_1)
                                                         sine_out[0] (net)
                      0.083734    0.000000    0.858800 v sine_out[0] (out)
                                              0.858800   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.858800   data arrival time
---------------------------------------------------------------------------------------------
                                              5.608800   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.045167    0.236858    0.479158    0.479158 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.236858    0.000000    0.479158 v _146_/B1 (sg13g2_o21ai_1)
     4    0.011363    0.136162    0.178456    0.657614 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.136162    0.000000    0.657614 ^ _147_/B (sg13g2_nand2_1)
     2    0.005385    0.081102    0.128543    0.786157 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.081102    0.000000    0.786157 v _149_/B (sg13g2_nand2_1)
     1    0.006000    0.066724    0.087637    0.873794 ^ _149_/Y (sg13g2_nand2_1)
                                                         sine_out[15] (net)
                      0.066724    0.000000    0.873794 ^ sine_out[15] (out)
                                              0.873794   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.873794   data arrival time
---------------------------------------------------------------------------------------------
                                              5.623794   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.080498    0.412041    0.609410    0.609410 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.412041    0.000000    0.609410 v _189_/A1 (sg13g2_o21ai_1)
     1    0.006000    0.070931    0.274132    0.883542 ^ _189_/Y (sg13g2_o21ai_1)
                                                         sine_out[32] (net)
                      0.070931    0.000000    0.883542 ^ sine_out[32] (out)
                                              0.883542   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.883542   data arrival time
---------------------------------------------------------------------------------------------
                                              5.633542   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.047278    0.307123    0.515454    0.515454 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.307123    0.000000    0.515454 ^ _140_/B (sg13g2_nor2_1)
     5    0.013501    0.134115    0.193929    0.709383 v _140_/Y (sg13g2_nor2_1)
                                                         _109_ (net)
                      0.134115    0.000000    0.709383 v _144_/A (sg13g2_nand2_1)
     2    0.005707    0.061944    0.095713    0.805096 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.061944    0.000000    0.805096 ^ _145_/B (sg13g2_nand2_1)
     1    0.006000    0.078477    0.105199    0.910295 v _145_/Y (sg13g2_nand2_1)
                                                         sine_out[14] (net)
                      0.078477    0.000000    0.910295 v sine_out[14] (out)
                                              0.910295   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.910295   data arrival time
---------------------------------------------------------------------------------------------
                                              5.660295   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.068844    0.354121    0.566458    0.566458 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.354121    0.000000    0.566458 v _181_/A (sg13g2_and2_1)
     4    0.011180    0.080693    0.248579    0.815037 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.080693    0.000000    0.815037 v _184_/B1 (sg13g2_a21oi_1)
     1    0.006000    0.087637    0.100456    0.915493 ^ _184_/Y (sg13g2_a21oi_1)
                                                         sine_out[29] (net)
                      0.087637    0.000000    0.915493 ^ sine_out[29] (out)
                                              0.915493   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.915493   data arrival time
---------------------------------------------------------------------------------------------
                                              5.665493   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.068844    0.354121    0.566458    0.566458 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.354121    0.000000    0.566458 v _181_/A (sg13g2_and2_1)
     4    0.011180    0.080693    0.248579    0.815037 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.080693    0.000000    0.815037 v _186_/B1 (sg13g2_a21oi_1)
     1    0.006000    0.087637    0.100456    0.915493 ^ _186_/Y (sg13g2_a21oi_1)
                                                         sine_out[30] (net)
                      0.087637    0.000000    0.915493 ^ sine_out[30] (out)
                                              0.915493   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.915493   data arrival time
---------------------------------------------------------------------------------------------
                                              5.665493   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.045167    0.236858    0.479158    0.479158 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.236858    0.000000    0.479158 v _146_/B1 (sg13g2_o21ai_1)
     4    0.011363    0.136162    0.178456    0.657614 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.136162    0.000000    0.657614 ^ _185_/B (sg13g2_nor2_1)
     5    0.013955    0.099641    0.137027    0.794641 v _185_/Y (sg13g2_nor2_1)
                                                         _022_ (net)
                      0.099641    0.000000    0.794641 v _278_/B (sg13g2_nor2_1)
     1    0.006000    0.114009    0.129431    0.924072 ^ _278_/Y (sg13g2_nor2_1)
                                                         sine_out[6] (net)
                      0.114009    0.000000    0.924072 ^ sine_out[6] (out)
                                              0.924072   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.924072   data arrival time
---------------------------------------------------------------------------------------------
                                              5.674072   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.035053    0.186945    0.441768    0.441768 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.186945    0.000000    0.441768 v _125_/A (sg13g2_inv_1)
    10    0.027998    0.202976    0.242420    0.684188 ^ _125_/Y (sg13g2_inv_1)
                                                         _098_ (net)
                      0.202976    0.000000    0.684188 ^ _152_/A (sg13g2_nor2_1)
     4    0.010964    0.103956    0.155310    0.839498 v _152_/Y (sg13g2_nor2_1)
                                                         _118_ (net)
                      0.103956    0.000000    0.839498 v _277_/B (sg13g2_nor2_1)
     1    0.006000    0.114009    0.130761    0.970259 ^ _277_/Y (sg13g2_nor2_1)
                                                         sine_out[5] (net)
                      0.114009    0.000000    0.970259 ^ sine_out[5] (out)
                                              0.970259   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.970259   data arrival time
---------------------------------------------------------------------------------------------
                                              5.720259   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.045167    0.236858    0.479158    0.479158 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.236858    0.000000    0.479158 v _132_/B (sg13g2_nand2_1)
     4    0.011807    0.129979    0.176854    0.656012 ^ _132_/Y (sg13g2_nand2_1)
                                                         _102_ (net)
                      0.129979    0.000000    0.656012 ^ _163_/A2 (sg13g2_o21ai_1)
     4    0.011056    0.131774    0.175579    0.831591 v _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.131774    0.000000    0.831591 v _276_/B (sg13g2_nor2_1)
     1    0.006000    0.114009    0.139335    0.970926 ^ _276_/Y (sg13g2_nor2_1)
                                                         sine_out[4] (net)
                      0.114009    0.000000    0.970926 ^ sine_out[4] (out)
                                              0.970926   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.970926   data arrival time
---------------------------------------------------------------------------------------------
                                              5.720926   slack (MET)



