vendor_name = ModelSim
source_file = 1, /home/italo/scolarship/vhdl/exercicios/aula_15/julgadores/julgadores.vhd
source_file = 1, demux.vhd
source_file = 1, /home/italo/scolarship/vhdl/exercicios/aula_15/julgadores/mux.vhd
source_file = 1, /home/italo/scolarship/vhdl/exercicios/aula_15/julgadores/Waveform.vwf
source_file = 1, /home/italo/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/italo/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/italo/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/italo/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/italo/scolarship/vhdl/exercicios/aula_15/julgadores/db/julgadores.cbx.xml
design_name = julgadores
instance = comp, \vd~output\, vd~output, julgadores, 1
instance = comp, \vm~output\, vm~output, julgadores, 1
instance = comp, \j3~input\, j3~input, julgadores, 1
instance = comp, \j2~input\, j2~input, julgadores, 1
instance = comp, \j1~input\, j1~input, julgadores, 1
instance = comp, \j0~input\, j0~input, julgadores, 1
instance = comp, \vd~0\, vd~0, julgadores, 1
instance = comp, \vm~0\, vm~0, julgadores, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, julgadores, 1
