debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for SRAV testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
41c41
< v0: 0000ffff
---
> v0: 0FFFFFFF
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for SRAV testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
41c41
< v0: 0000ffff
---
> v0: 0FFFFFFF
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for SRAV testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
41c41
< v0: 0000ffff
---
> v0: 0FFFFFFF
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for SRAV testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
41c41
< v0: 0000ffff
---
> v0: 0FFFFFFF
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for SRAV testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
41c41
< v0: 0000ffff
---
> v0: 0FFFFFFF
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for SRAV testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
41c41
< v0: 0000ffff
---
> v0: 0FFFFFFF
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for SRAV testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
41c41
< v0: 0000ffff
---
> v0: 0FFFFFFF
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for SRAV testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
41c41
< v0: 0000ffff
---
> v0: 0FFFFFFF
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for SRAV testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
41c41
< v0: 0000ffff
---
> v0: 0FFFFFFF
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for SRAV testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
41c41
< v0: 0000ffff
---
> v0: 0FFFFFFF
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for SRAV testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
41c41
< v0: 0000ffff
---
> v0: 0FFFFFFF
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for SRAV testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
41c41
< v0: 0000ffff
---
> v0: 0FFFFFFF
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for SRAV testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
41c41
< v0: 0000ffff
---
> v0: 0FFFFFFF
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for SRAV testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
41c41
< v0: 0000ffff
---
> v0: 0FFFFFFF
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for SRAV testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
41c41
< v0: 0000ffff
---
> v0: 0FFFFFFF
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for SRAV testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
41c41
< v0: 0000ffff
---
> v0: 0FFFFFFF
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for SRAV testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
41c41
< v0: 0000ffff
---
> v0: 0FFFFFFF
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for SRAV testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for SRAV testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for SRAV testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
8c8
< 00000007: ff
---
> 00000007: 3F
12c12
< 0000000b: ff
---
> 0000000B: 7F
16c16
< 0000000f: ff
---
> 0000000F: 0F
24c24
< 00000017: ff
---
> 00000017: 3F
28c28
< 0000001b: ff
---
> 0000001B: 7F
32c32
< 0000001f: ff
---
> 0000001F: 0F
