@W: FA406 |Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.
@W: FX107 :"/home/hbb0163/ce495/CE495/edge_detect/sv/sobel.sv":187:4:187:12|RAM shift_reg_inst.shift_reg_inst.shift_reg_1[7:0] (in view: work.sobel(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/hbb0163/ce495/CE495/edge_detect/sv/sobel.sv":187:4:187:12|RAM shift_reg_inst.shift_reg_inst.shift_reg[7:0] (in view: work.sobel(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":35:4:35:12|RAM input_fifo.fifo_buf[23:0] (in view: work.edge_detect(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":35:4:35:12|RAM fifo_buf[7:0] (in view: work.fifo_8s_32s_6s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/hbb0163/ce495/CE495/edge_detect/sv/fifo.sv":35:4:35:12|RAM fifo_buf[7:0] (in view: work.fifo_24s_32s_6s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MT420 |Found inferred clock edge_detect|clock with period 11.41ns. Please declare a user-defined clock on port clock.
