stat,raw_value,agg_value
POWER_LLC_LINEFILL_BUF_R,1485,1485
POWER_LLC_LINEFILL_BUF_W,1482,1482
POWER_LLC_LINEFILL_BUF_R_TAG,1485,1485
POWER_LLC_WB_BUF_R,0,0
POWER_LLC_WB_BUF_W,0,0
POWER_LLC_WB_BUF_R_TAG,0,0
POWER_LLC_R,30267,30267
POWER_LLC_W,1027,1027
POWER_LLC_R_TAG,31749,31749
POWER_MC_R,35302,35302
POWER_MC_W,1482,1482
POWER_BLOCK_STATES_R_CORE_0,5919,5919
POWER_BLOCK_STATES_W_CORE_0,5919,5919
POWER_FETCH_QUEUE_R_CORE_0,4466,4466
POWER_FETCH_QUEUE_W_CORE_0,4466,4466
POWER_INST_QUEUE_R_CORE_0,7340,7340
POWER_INST_QUEUE_W_CORE_0,4466,4466
POWER_BR_PRED_R_CORE_0,34,34
POWER_BR_PRED_W_CORE_0,34,34
POWER_RAS_R_CORE_0,128,128
POWER_RAS_W_CORE_0,0,0
POWER_ICACHE_R_CORE_0,4466,4466
POWER_ICACHE_W_CORE_0,3,3
POWER_ICACHE_R_TAG_CORE_0,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_0,0,0
POWER_ICACHE_MISS_BUF_W_CORE_0,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_0,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_0,0,0
POWER_ICACHE_TOT_ACC_CORE_0,0,0
POWER_ICACHE_CONF_CORE_0,0,0
POWER_INST_DECODER_R_CORE_0,4466,4466
POWER_INST_DECODER_W_CORE_0,0,0
POWER_MICRO_OP_SEQ_R_CORE_0,0,0
POWER_MICRO_OP_SEQ_W_CORE_0,0,0
POWER_OPERAND_DECODER_R_CORE_0,4466,4466
POWER_OPERAND_DECODER_W_CORE_0,0,0
POWER_UOP_QUEUE_R_CORE_0,7340,7340
POWER_UOP_QUEUE_W_CORE_0,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_0,0,0
POWER_REG_RENAMING_TABLE_W_CORE_0,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_0,4466,4466
POWER_FREELIST_R_CORE_0,0,0
POWER_FREELIST_W_CORE_0,0,0
POWER_RESERVATION_STATION_R_CORE_0,5686,5686
POWER_RESERVATION_STATION_W_CORE_0,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_0,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_0,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_0,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_0,4466,4466
POWER_PAYLOAD_RAM_R_CORE_0,4466,4466
POWER_PAYLOAD_RAM_W_CORE_0,4466,4466
POWER_EX_ALU_R_CORE_0,3458,3458
POWER_EX_FPU_R_CORE_0,0,0
POWER_EX_MUL_R_CORE_0,0,0
POWER_EX_SFU_R_CORE_0,0,0
POWER_REORDER_BUF_R_CORE_0,0,0
POWER_REORDER_BUF_W_CORE_0,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_0,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_0,4466,4466
POWER_FP_RENAME_R_CORE_0,0,0
POWER_FP_RENAME_W_CORE_0,0,0
POWER_LOAD_QUEUE_R_CORE_0,0,0
POWER_LOAD_QUEUE_W_CORE_0,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_0,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_0,0,0
POWER_STORE_QUEUE_R_CORE_0,0,0
POWER_STORE_QUEUE_W_CORE_0,0,0
POWER_STORE_QUEUE_R_TAG_CORE_0,0,0
POWER_STORE_QUEUE_W_TAG_CORE_0,0,0
POWER_DATA_TLB_R_CORE_0,0,0
POWER_DATA_TLB_W_CORE_0,0,0
POWER_DATA_TLB_R_TAG_CORE_0,0,0
POWER_DATA_TLB_W_TAG_CORE_0,0,0
POWER_INT_REGFILE_R_CORE_0,7924,7924
POWER_INT_REGFILE_W_CORE_0,4466,4466
POWER_FP_REGFILE_R_CORE_0,0,0
POWER_FP_REGFILE_W_CORE_0,0,0
POWER_GP_REGISTER_R_CORE_0,7924,7924
POWER_GP_REGISTER_W_CORE_0,4466,4466
POWER_FP_REGISTER_R_CORE_0,0,0
POWER_FP_REGISTER_W_CORE_0,0,0
POWER_SEGMENT_REGISTER_R_CORE_0,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_0,1008,1008
POWER_CONTROL_REGISTER_R_CORE_0,0,0
POWER_CONTROL_REGISTER_W_CORE_0,0,0
POWER_FLAG_REGISTER_R_CORE_0,0,0
POWER_FLAG_REGISTER_W_CORE_0,0,0
POWER_EXEC_BYPASS_CORE_0,4466,4466
POWER_LOAD_BYPASS_CORE_0,1458,1458
POWER_PIPELINE_CORE_0,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_0,1458,1458
POWER_DCACHE_MISS_BUF_R_TAG_CORE_0,496,496
POWER_DCACHE_MISS_BUF_W_CORE_0,496,496
POWER_DCACHE_MISS_BUF_W_TAG_CORE_0,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_0,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_0,486,486
POWER_DCACHE_LINEFILL_BUF_W_CORE_0,486,486
POWER_L2CACHE_LINEFILL_BUF_W_CORE_0,486,486
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_0,486,486
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_0,486,486
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_0,486,486
POWER_DCACHE_WB_BUF_R_CORE_0,0,0
POWER_L2CACHE_WB_BUF_R_CORE_0,0,0
POWER_DCACHE_WB_BUF_W_CORE_0,0,0
POWER_L2CACHE_WB_BUF_W_CORE_0,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_0,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_0,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_0,0,0
POWER_DCACHE_R_CORE_0,240,240
POWER_L2CACHE_R_CORE_0,0,0
POWER_DCACHE_W_CORE_0,16,16
POWER_L2CACHE_W_CORE_0,0,0
POWER_DCACHE_R_TAG_CORE_0,736,736
POWER_L2CACHE_R_TAG_CORE_0,0,0
POWER_CONST_CACHE_R_CORE_0,0,0
POWER_CONST_CACHE_W_CORE_0,0,0
POWER_CONST_CACHE_R_TAG_CORE_0,0,0
POWER_CONST_CACHE_W_TAG_CORE_0,0,0
POWER_TEXTURE_CACHE_R_CORE_0,0,0
POWER_TEXTURE_CACHE_W_CORE_0,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_0,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_0,0,0
POWER_SHARED_MEM_R_CORE_0,752,752
POWER_SHARED_MEM_W_CORE_0,0,0
POWER_SHARED_MEM_R_TAG_CORE_0,752,752
POWER_SHARED_MEM_W_TAG_CORE_0,0,0
POWER_BLOCK_STATES_R_CORE_1,6245,6245
POWER_BLOCK_STATES_W_CORE_1,6245,6245
POWER_FETCH_QUEUE_R_CORE_1,4466,4466
POWER_FETCH_QUEUE_W_CORE_1,4466,4466
POWER_INST_QUEUE_R_CORE_1,7336,7336
POWER_INST_QUEUE_W_CORE_1,4466,4466
POWER_BR_PRED_R_CORE_1,34,34
POWER_BR_PRED_W_CORE_1,34,34
POWER_RAS_R_CORE_1,128,128
POWER_RAS_W_CORE_1,0,0
POWER_ICACHE_R_CORE_1,4466,4466
POWER_ICACHE_W_CORE_1,3,3
POWER_ICACHE_R_TAG_CORE_1,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_1,3,3
POWER_ICACHE_MISS_BUF_W_CORE_1,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_1,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_1,0,0
POWER_ICACHE_TOT_ACC_CORE_1,0,0
POWER_ICACHE_CONF_CORE_1,0,0
POWER_INST_DECODER_R_CORE_1,4466,4466
POWER_INST_DECODER_W_CORE_1,0,0
POWER_MICRO_OP_SEQ_R_CORE_1,0,0
POWER_MICRO_OP_SEQ_W_CORE_1,0,0
POWER_OPERAND_DECODER_R_CORE_1,4466,4466
POWER_OPERAND_DECODER_W_CORE_1,0,0
POWER_UOP_QUEUE_R_CORE_1,7336,7336
POWER_UOP_QUEUE_W_CORE_1,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_1,0,0
POWER_REG_RENAMING_TABLE_W_CORE_1,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_1,4466,4466
POWER_FREELIST_R_CORE_1,0,0
POWER_FREELIST_W_CORE_1,0,0
POWER_RESERVATION_STATION_R_CORE_1,5681,5681
POWER_RESERVATION_STATION_W_CORE_1,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_1,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_1,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_1,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_1,4466,4466
POWER_PAYLOAD_RAM_R_CORE_1,4466,4466
POWER_PAYLOAD_RAM_W_CORE_1,4466,4466
POWER_EX_ALU_R_CORE_1,3458,3458
POWER_EX_FPU_R_CORE_1,0,0
POWER_EX_MUL_R_CORE_1,0,0
POWER_EX_SFU_R_CORE_1,0,0
POWER_REORDER_BUF_R_CORE_1,0,0
POWER_REORDER_BUF_W_CORE_1,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_1,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_1,4466,4466
POWER_FP_RENAME_R_CORE_1,0,0
POWER_FP_RENAME_W_CORE_1,0,0
POWER_LOAD_QUEUE_R_CORE_1,0,0
POWER_LOAD_QUEUE_W_CORE_1,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_1,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_1,0,0
POWER_STORE_QUEUE_R_CORE_1,0,0
POWER_STORE_QUEUE_W_CORE_1,0,0
POWER_STORE_QUEUE_R_TAG_CORE_1,0,0
POWER_STORE_QUEUE_W_TAG_CORE_1,0,0
POWER_DATA_TLB_R_CORE_1,0,0
POWER_DATA_TLB_W_CORE_1,0,0
POWER_DATA_TLB_R_TAG_CORE_1,0,0
POWER_DATA_TLB_W_TAG_CORE_1,0,0
POWER_INT_REGFILE_R_CORE_1,7924,7924
POWER_INT_REGFILE_W_CORE_1,4466,4466
POWER_FP_REGFILE_R_CORE_1,0,0
POWER_FP_REGFILE_W_CORE_1,0,0
POWER_GP_REGISTER_R_CORE_1,7924,7924
POWER_GP_REGISTER_W_CORE_1,4466,4466
POWER_FP_REGISTER_R_CORE_1,0,0
POWER_FP_REGISTER_W_CORE_1,0,0
POWER_SEGMENT_REGISTER_R_CORE_1,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_1,1008,1008
POWER_CONTROL_REGISTER_R_CORE_1,0,0
POWER_CONTROL_REGISTER_W_CORE_1,0,0
POWER_FLAG_REGISTER_R_CORE_1,0,0
POWER_FLAG_REGISTER_W_CORE_1,0,0
POWER_EXEC_BYPASS_CORE_1,4466,4466
POWER_LOAD_BYPASS_CORE_1,1497,1497
POWER_PIPELINE_CORE_1,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_1,1494,1494
POWER_DCACHE_MISS_BUF_R_TAG_CORE_1,512,512
POWER_DCACHE_MISS_BUF_W_CORE_1,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_1,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_1,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_1,499,499
POWER_DCACHE_LINEFILL_BUF_W_CORE_1,499,499
POWER_L2CACHE_LINEFILL_BUF_W_CORE_1,499,499
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_1,499,499
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_1,499,499
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_1,499,499
POWER_DCACHE_WB_BUF_R_CORE_1,0,0
POWER_L2CACHE_WB_BUF_R_CORE_1,0,0
POWER_DCACHE_WB_BUF_W_CORE_1,0,0
POWER_L2CACHE_WB_BUF_W_CORE_1,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_1,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_1,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_1,0,0
POWER_DCACHE_R_CORE_1,224,224
POWER_L2CACHE_R_CORE_1,0,0
POWER_DCACHE_W_CORE_1,32,32
POWER_L2CACHE_W_CORE_1,0,0
POWER_DCACHE_R_TAG_CORE_1,736,736
POWER_L2CACHE_R_TAG_CORE_1,0,0
POWER_CONST_CACHE_R_CORE_1,0,0
POWER_CONST_CACHE_W_CORE_1,0,0
POWER_CONST_CACHE_R_TAG_CORE_1,0,0
POWER_CONST_CACHE_W_TAG_CORE_1,0,0
POWER_TEXTURE_CACHE_R_CORE_1,0,0
POWER_TEXTURE_CACHE_W_CORE_1,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_1,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_1,0,0
POWER_SHARED_MEM_R_CORE_1,752,752
POWER_SHARED_MEM_W_CORE_1,0,0
POWER_SHARED_MEM_R_TAG_CORE_1,752,752
POWER_SHARED_MEM_W_TAG_CORE_1,0,0
POWER_BLOCK_STATES_R_CORE_2,6097,6097
POWER_BLOCK_STATES_W_CORE_2,6097,6097
POWER_FETCH_QUEUE_R_CORE_2,4466,4466
POWER_FETCH_QUEUE_W_CORE_2,4466,4466
POWER_INST_QUEUE_R_CORE_2,7334,7334
POWER_INST_QUEUE_W_CORE_2,4466,4466
POWER_BR_PRED_R_CORE_2,34,34
POWER_BR_PRED_W_CORE_2,34,34
POWER_RAS_R_CORE_2,128,128
POWER_RAS_W_CORE_2,0,0
POWER_ICACHE_R_CORE_2,4466,4466
POWER_ICACHE_W_CORE_2,3,3
POWER_ICACHE_R_TAG_CORE_2,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_2,0,0
POWER_ICACHE_MISS_BUF_W_CORE_2,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_2,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_2,0,0
POWER_ICACHE_TOT_ACC_CORE_2,0,0
POWER_ICACHE_CONF_CORE_2,0,0
POWER_INST_DECODER_R_CORE_2,4466,4466
POWER_INST_DECODER_W_CORE_2,0,0
POWER_MICRO_OP_SEQ_R_CORE_2,0,0
POWER_MICRO_OP_SEQ_W_CORE_2,0,0
POWER_OPERAND_DECODER_R_CORE_2,4466,4466
POWER_OPERAND_DECODER_W_CORE_2,0,0
POWER_UOP_QUEUE_R_CORE_2,7334,7334
POWER_UOP_QUEUE_W_CORE_2,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_2,0,0
POWER_REG_RENAMING_TABLE_W_CORE_2,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_2,4466,4466
POWER_FREELIST_R_CORE_2,0,0
POWER_FREELIST_W_CORE_2,0,0
POWER_RESERVATION_STATION_R_CORE_2,5658,5658
POWER_RESERVATION_STATION_W_CORE_2,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_2,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_2,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_2,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_2,4466,4466
POWER_PAYLOAD_RAM_R_CORE_2,4466,4466
POWER_PAYLOAD_RAM_W_CORE_2,4466,4466
POWER_EX_ALU_R_CORE_2,3458,3458
POWER_EX_FPU_R_CORE_2,0,0
POWER_EX_MUL_R_CORE_2,0,0
POWER_EX_SFU_R_CORE_2,0,0
POWER_REORDER_BUF_R_CORE_2,0,0
POWER_REORDER_BUF_W_CORE_2,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_2,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_2,4466,4466
POWER_FP_RENAME_R_CORE_2,0,0
POWER_FP_RENAME_W_CORE_2,0,0
POWER_LOAD_QUEUE_R_CORE_2,0,0
POWER_LOAD_QUEUE_W_CORE_2,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_2,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_2,0,0
POWER_STORE_QUEUE_R_CORE_2,0,0
POWER_STORE_QUEUE_W_CORE_2,0,0
POWER_STORE_QUEUE_R_TAG_CORE_2,0,0
POWER_STORE_QUEUE_W_TAG_CORE_2,0,0
POWER_DATA_TLB_R_CORE_2,0,0
POWER_DATA_TLB_W_CORE_2,0,0
POWER_DATA_TLB_R_TAG_CORE_2,0,0
POWER_DATA_TLB_W_TAG_CORE_2,0,0
POWER_INT_REGFILE_R_CORE_2,7924,7924
POWER_INT_REGFILE_W_CORE_2,4466,4466
POWER_FP_REGFILE_R_CORE_2,0,0
POWER_FP_REGFILE_W_CORE_2,0,0
POWER_GP_REGISTER_R_CORE_2,7924,7924
POWER_GP_REGISTER_W_CORE_2,4466,4466
POWER_FP_REGISTER_R_CORE_2,0,0
POWER_FP_REGISTER_W_CORE_2,0,0
POWER_SEGMENT_REGISTER_R_CORE_2,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_2,1008,1008
POWER_CONTROL_REGISTER_R_CORE_2,0,0
POWER_CONTROL_REGISTER_W_CORE_2,0,0
POWER_FLAG_REGISTER_R_CORE_2,0,0
POWER_FLAG_REGISTER_W_CORE_2,0,0
POWER_EXEC_BYPASS_CORE_2,4466,4466
POWER_LOAD_BYPASS_CORE_2,1518,1518
POWER_PIPELINE_CORE_2,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_2,1518,1518
POWER_DCACHE_MISS_BUF_R_TAG_CORE_2,512,512
POWER_DCACHE_MISS_BUF_W_CORE_2,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_2,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_2,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_2,506,506
POWER_DCACHE_LINEFILL_BUF_W_CORE_2,506,506
POWER_L2CACHE_LINEFILL_BUF_W_CORE_2,506,506
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_2,506,506
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_2,506,506
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_2,506,506
POWER_DCACHE_WB_BUF_R_CORE_2,0,0
POWER_L2CACHE_WB_BUF_R_CORE_2,0,0
POWER_DCACHE_WB_BUF_W_CORE_2,0,0
POWER_L2CACHE_WB_BUF_W_CORE_2,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_2,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_2,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_2,0,0
POWER_DCACHE_R_CORE_2,224,224
POWER_L2CACHE_R_CORE_2,0,0
POWER_DCACHE_W_CORE_2,32,32
POWER_L2CACHE_W_CORE_2,0,0
POWER_DCACHE_R_TAG_CORE_2,736,736
POWER_L2CACHE_R_TAG_CORE_2,0,0
POWER_CONST_CACHE_R_CORE_2,0,0
POWER_CONST_CACHE_W_CORE_2,0,0
POWER_CONST_CACHE_R_TAG_CORE_2,0,0
POWER_CONST_CACHE_W_TAG_CORE_2,0,0
POWER_TEXTURE_CACHE_R_CORE_2,0,0
POWER_TEXTURE_CACHE_W_CORE_2,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_2,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_2,0,0
POWER_SHARED_MEM_R_CORE_2,752,752
POWER_SHARED_MEM_W_CORE_2,0,0
POWER_SHARED_MEM_R_TAG_CORE_2,752,752
POWER_SHARED_MEM_W_TAG_CORE_2,0,0
POWER_BLOCK_STATES_R_CORE_3,6307,6307
POWER_BLOCK_STATES_W_CORE_3,6307,6307
POWER_FETCH_QUEUE_R_CORE_3,4466,4466
POWER_FETCH_QUEUE_W_CORE_3,4466,4466
POWER_INST_QUEUE_R_CORE_3,7343,7343
POWER_INST_QUEUE_W_CORE_3,4466,4466
POWER_BR_PRED_R_CORE_3,34,34
POWER_BR_PRED_W_CORE_3,34,34
POWER_RAS_R_CORE_3,128,128
POWER_RAS_W_CORE_3,0,0
POWER_ICACHE_R_CORE_3,4466,4466
POWER_ICACHE_W_CORE_3,3,3
POWER_ICACHE_R_TAG_CORE_3,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_3,0,0
POWER_ICACHE_MISS_BUF_W_CORE_3,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_3,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_3,0,0
POWER_ICACHE_TOT_ACC_CORE_3,0,0
POWER_ICACHE_CONF_CORE_3,0,0
POWER_INST_DECODER_R_CORE_3,4466,4466
POWER_INST_DECODER_W_CORE_3,0,0
POWER_MICRO_OP_SEQ_R_CORE_3,0,0
POWER_MICRO_OP_SEQ_W_CORE_3,0,0
POWER_OPERAND_DECODER_R_CORE_3,4466,4466
POWER_OPERAND_DECODER_W_CORE_3,0,0
POWER_UOP_QUEUE_R_CORE_3,7343,7343
POWER_UOP_QUEUE_W_CORE_3,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_3,0,0
POWER_REG_RENAMING_TABLE_W_CORE_3,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_3,4466,4466
POWER_FREELIST_R_CORE_3,0,0
POWER_FREELIST_W_CORE_3,0,0
POWER_RESERVATION_STATION_R_CORE_3,5666,5666
POWER_RESERVATION_STATION_W_CORE_3,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_3,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_3,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_3,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_3,4466,4466
POWER_PAYLOAD_RAM_R_CORE_3,4466,4466
POWER_PAYLOAD_RAM_W_CORE_3,4466,4466
POWER_EX_ALU_R_CORE_3,3458,3458
POWER_EX_FPU_R_CORE_3,0,0
POWER_EX_MUL_R_CORE_3,0,0
POWER_EX_SFU_R_CORE_3,0,0
POWER_REORDER_BUF_R_CORE_3,0,0
POWER_REORDER_BUF_W_CORE_3,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_3,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_3,4466,4466
POWER_FP_RENAME_R_CORE_3,0,0
POWER_FP_RENAME_W_CORE_3,0,0
POWER_LOAD_QUEUE_R_CORE_3,0,0
POWER_LOAD_QUEUE_W_CORE_3,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_3,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_3,0,0
POWER_STORE_QUEUE_R_CORE_3,0,0
POWER_STORE_QUEUE_W_CORE_3,0,0
POWER_STORE_QUEUE_R_TAG_CORE_3,0,0
POWER_STORE_QUEUE_W_TAG_CORE_3,0,0
POWER_DATA_TLB_R_CORE_3,0,0
POWER_DATA_TLB_W_CORE_3,0,0
POWER_DATA_TLB_R_TAG_CORE_3,0,0
POWER_DATA_TLB_W_TAG_CORE_3,0,0
POWER_INT_REGFILE_R_CORE_3,7924,7924
POWER_INT_REGFILE_W_CORE_3,4466,4466
POWER_FP_REGFILE_R_CORE_3,0,0
POWER_FP_REGFILE_W_CORE_3,0,0
POWER_GP_REGISTER_R_CORE_3,7924,7924
POWER_GP_REGISTER_W_CORE_3,4466,4466
POWER_FP_REGISTER_R_CORE_3,0,0
POWER_FP_REGISTER_W_CORE_3,0,0
POWER_SEGMENT_REGISTER_R_CORE_3,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_3,1008,1008
POWER_CONTROL_REGISTER_R_CORE_3,0,0
POWER_CONTROL_REGISTER_W_CORE_3,0,0
POWER_FLAG_REGISTER_R_CORE_3,0,0
POWER_FLAG_REGISTER_W_CORE_3,0,0
POWER_EXEC_BYPASS_CORE_3,4466,4466
POWER_LOAD_BYPASS_CORE_3,1470,1470
POWER_PIPELINE_CORE_3,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_3,1470,1470
POWER_DCACHE_MISS_BUF_R_TAG_CORE_3,512,512
POWER_DCACHE_MISS_BUF_W_CORE_3,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_3,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_3,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_3,490,490
POWER_DCACHE_LINEFILL_BUF_W_CORE_3,490,490
POWER_L2CACHE_LINEFILL_BUF_W_CORE_3,490,490
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_3,490,490
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_3,490,490
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_3,490,490
POWER_DCACHE_WB_BUF_R_CORE_3,0,0
POWER_L2CACHE_WB_BUF_R_CORE_3,0,0
POWER_DCACHE_WB_BUF_W_CORE_3,0,0
POWER_L2CACHE_WB_BUF_W_CORE_3,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_3,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_3,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_3,0,0
POWER_DCACHE_R_CORE_3,224,224
POWER_L2CACHE_R_CORE_3,0,0
POWER_DCACHE_W_CORE_3,32,32
POWER_L2CACHE_W_CORE_3,0,0
POWER_DCACHE_R_TAG_CORE_3,736,736
POWER_L2CACHE_R_TAG_CORE_3,0,0
POWER_CONST_CACHE_R_CORE_3,0,0
POWER_CONST_CACHE_W_CORE_3,0,0
POWER_CONST_CACHE_R_TAG_CORE_3,0,0
POWER_CONST_CACHE_W_TAG_CORE_3,0,0
POWER_TEXTURE_CACHE_R_CORE_3,0,0
POWER_TEXTURE_CACHE_W_CORE_3,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_3,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_3,0,0
POWER_SHARED_MEM_R_CORE_3,752,752
POWER_SHARED_MEM_W_CORE_3,0,0
POWER_SHARED_MEM_R_TAG_CORE_3,752,752
POWER_SHARED_MEM_W_TAG_CORE_3,0,0
POWER_BLOCK_STATES_R_CORE_4,6297,6297
POWER_BLOCK_STATES_W_CORE_4,6297,6297
POWER_FETCH_QUEUE_R_CORE_4,4466,4466
POWER_FETCH_QUEUE_W_CORE_4,4466,4466
POWER_INST_QUEUE_R_CORE_4,7337,7337
POWER_INST_QUEUE_W_CORE_4,4466,4466
POWER_BR_PRED_R_CORE_4,34,34
POWER_BR_PRED_W_CORE_4,34,34
POWER_RAS_R_CORE_4,128,128
POWER_RAS_W_CORE_4,0,0
POWER_ICACHE_R_CORE_4,4466,4466
POWER_ICACHE_W_CORE_4,3,3
POWER_ICACHE_R_TAG_CORE_4,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_4,0,0
POWER_ICACHE_MISS_BUF_W_CORE_4,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_4,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_4,0,0
POWER_ICACHE_TOT_ACC_CORE_4,0,0
POWER_ICACHE_CONF_CORE_4,0,0
POWER_INST_DECODER_R_CORE_4,4466,4466
POWER_INST_DECODER_W_CORE_4,0,0
POWER_MICRO_OP_SEQ_R_CORE_4,0,0
POWER_MICRO_OP_SEQ_W_CORE_4,0,0
POWER_OPERAND_DECODER_R_CORE_4,4466,4466
POWER_OPERAND_DECODER_W_CORE_4,0,0
POWER_UOP_QUEUE_R_CORE_4,7337,7337
POWER_UOP_QUEUE_W_CORE_4,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_4,0,0
POWER_REG_RENAMING_TABLE_W_CORE_4,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_4,4466,4466
POWER_FREELIST_R_CORE_4,0,0
POWER_FREELIST_W_CORE_4,0,0
POWER_RESERVATION_STATION_R_CORE_4,5646,5646
POWER_RESERVATION_STATION_W_CORE_4,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_4,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_4,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_4,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_4,4466,4466
POWER_PAYLOAD_RAM_R_CORE_4,4466,4466
POWER_PAYLOAD_RAM_W_CORE_4,4466,4466
POWER_EX_ALU_R_CORE_4,3458,3458
POWER_EX_FPU_R_CORE_4,0,0
POWER_EX_MUL_R_CORE_4,0,0
POWER_EX_SFU_R_CORE_4,0,0
POWER_REORDER_BUF_R_CORE_4,0,0
POWER_REORDER_BUF_W_CORE_4,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_4,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_4,4466,4466
POWER_FP_RENAME_R_CORE_4,0,0
POWER_FP_RENAME_W_CORE_4,0,0
POWER_LOAD_QUEUE_R_CORE_4,0,0
POWER_LOAD_QUEUE_W_CORE_4,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_4,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_4,0,0
POWER_STORE_QUEUE_R_CORE_4,0,0
POWER_STORE_QUEUE_W_CORE_4,0,0
POWER_STORE_QUEUE_R_TAG_CORE_4,0,0
POWER_STORE_QUEUE_W_TAG_CORE_4,0,0
POWER_DATA_TLB_R_CORE_4,0,0
POWER_DATA_TLB_W_CORE_4,0,0
POWER_DATA_TLB_R_TAG_CORE_4,0,0
POWER_DATA_TLB_W_TAG_CORE_4,0,0
POWER_INT_REGFILE_R_CORE_4,7924,7924
POWER_INT_REGFILE_W_CORE_4,4466,4466
POWER_FP_REGFILE_R_CORE_4,0,0
POWER_FP_REGFILE_W_CORE_4,0,0
POWER_GP_REGISTER_R_CORE_4,7924,7924
POWER_GP_REGISTER_W_CORE_4,4466,4466
POWER_FP_REGISTER_R_CORE_4,0,0
POWER_FP_REGISTER_W_CORE_4,0,0
POWER_SEGMENT_REGISTER_R_CORE_4,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_4,1008,1008
POWER_CONTROL_REGISTER_R_CORE_4,0,0
POWER_CONTROL_REGISTER_W_CORE_4,0,0
POWER_FLAG_REGISTER_R_CORE_4,0,0
POWER_FLAG_REGISTER_W_CORE_4,0,0
POWER_EXEC_BYPASS_CORE_4,4466,4466
POWER_LOAD_BYPASS_CORE_4,1536,1536
POWER_PIPELINE_CORE_4,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_4,1536,1536
POWER_DCACHE_MISS_BUF_R_TAG_CORE_4,512,512
POWER_DCACHE_MISS_BUF_W_CORE_4,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_4,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_4,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_4,512,512
POWER_DCACHE_LINEFILL_BUF_W_CORE_4,512,512
POWER_L2CACHE_LINEFILL_BUF_W_CORE_4,512,512
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_4,512,512
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_4,512,512
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_4,512,512
POWER_DCACHE_WB_BUF_R_CORE_4,0,0
POWER_L2CACHE_WB_BUF_R_CORE_4,0,0
POWER_DCACHE_WB_BUF_W_CORE_4,0,0
POWER_L2CACHE_WB_BUF_W_CORE_4,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_4,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_4,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_4,0,0
POWER_DCACHE_R_CORE_4,224,224
POWER_L2CACHE_R_CORE_4,0,0
POWER_DCACHE_W_CORE_4,32,32
POWER_L2CACHE_W_CORE_4,0,0
POWER_DCACHE_R_TAG_CORE_4,736,736
POWER_L2CACHE_R_TAG_CORE_4,0,0
POWER_CONST_CACHE_R_CORE_4,0,0
POWER_CONST_CACHE_W_CORE_4,0,0
POWER_CONST_CACHE_R_TAG_CORE_4,0,0
POWER_CONST_CACHE_W_TAG_CORE_4,0,0
POWER_TEXTURE_CACHE_R_CORE_4,0,0
POWER_TEXTURE_CACHE_W_CORE_4,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_4,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_4,0,0
POWER_SHARED_MEM_R_CORE_4,752,752
POWER_SHARED_MEM_W_CORE_4,0,0
POWER_SHARED_MEM_R_TAG_CORE_4,752,752
POWER_SHARED_MEM_W_TAG_CORE_4,0,0
POWER_BLOCK_STATES_R_CORE_5,6965,6965
POWER_BLOCK_STATES_W_CORE_5,6965,6965
POWER_FETCH_QUEUE_R_CORE_5,4466,4466
POWER_FETCH_QUEUE_W_CORE_5,4466,4466
POWER_INST_QUEUE_R_CORE_5,7344,7344
POWER_INST_QUEUE_W_CORE_5,4466,4466
POWER_BR_PRED_R_CORE_5,34,34
POWER_BR_PRED_W_CORE_5,34,34
POWER_RAS_R_CORE_5,128,128
POWER_RAS_W_CORE_5,0,0
POWER_ICACHE_R_CORE_5,4466,4466
POWER_ICACHE_W_CORE_5,3,3
POWER_ICACHE_R_TAG_CORE_5,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_5,0,0
POWER_ICACHE_MISS_BUF_W_CORE_5,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_5,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_5,0,0
POWER_ICACHE_TOT_ACC_CORE_5,0,0
POWER_ICACHE_CONF_CORE_5,0,0
POWER_INST_DECODER_R_CORE_5,4466,4466
POWER_INST_DECODER_W_CORE_5,0,0
POWER_MICRO_OP_SEQ_R_CORE_5,0,0
POWER_MICRO_OP_SEQ_W_CORE_5,0,0
POWER_OPERAND_DECODER_R_CORE_5,4466,4466
POWER_OPERAND_DECODER_W_CORE_5,0,0
POWER_UOP_QUEUE_R_CORE_5,7344,7344
POWER_UOP_QUEUE_W_CORE_5,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_5,0,0
POWER_REG_RENAMING_TABLE_W_CORE_5,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_5,4466,4466
POWER_FREELIST_R_CORE_5,0,0
POWER_FREELIST_W_CORE_5,0,0
POWER_RESERVATION_STATION_R_CORE_5,5633,5633
POWER_RESERVATION_STATION_W_CORE_5,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_5,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_5,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_5,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_5,4466,4466
POWER_PAYLOAD_RAM_R_CORE_5,4466,4466
POWER_PAYLOAD_RAM_W_CORE_5,4466,4466
POWER_EX_ALU_R_CORE_5,3458,3458
POWER_EX_FPU_R_CORE_5,0,0
POWER_EX_MUL_R_CORE_5,0,0
POWER_EX_SFU_R_CORE_5,0,0
POWER_REORDER_BUF_R_CORE_5,0,0
POWER_REORDER_BUF_W_CORE_5,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_5,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_5,4466,4466
POWER_FP_RENAME_R_CORE_5,0,0
POWER_FP_RENAME_W_CORE_5,0,0
POWER_LOAD_QUEUE_R_CORE_5,0,0
POWER_LOAD_QUEUE_W_CORE_5,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_5,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_5,0,0
POWER_STORE_QUEUE_R_CORE_5,0,0
POWER_STORE_QUEUE_W_CORE_5,0,0
POWER_STORE_QUEUE_R_TAG_CORE_5,0,0
POWER_STORE_QUEUE_W_TAG_CORE_5,0,0
POWER_DATA_TLB_R_CORE_5,0,0
POWER_DATA_TLB_W_CORE_5,0,0
POWER_DATA_TLB_R_TAG_CORE_5,0,0
POWER_DATA_TLB_W_TAG_CORE_5,0,0
POWER_INT_REGFILE_R_CORE_5,7924,7924
POWER_INT_REGFILE_W_CORE_5,4466,4466
POWER_FP_REGFILE_R_CORE_5,0,0
POWER_FP_REGFILE_W_CORE_5,0,0
POWER_GP_REGISTER_R_CORE_5,7924,7924
POWER_GP_REGISTER_W_CORE_5,4466,4466
POWER_FP_REGISTER_R_CORE_5,0,0
POWER_FP_REGISTER_W_CORE_5,0,0
POWER_SEGMENT_REGISTER_R_CORE_5,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_5,1008,1008
POWER_CONTROL_REGISTER_R_CORE_5,0,0
POWER_CONTROL_REGISTER_W_CORE_5,0,0
POWER_FLAG_REGISTER_R_CORE_5,0,0
POWER_FLAG_REGISTER_W_CORE_5,0,0
POWER_EXEC_BYPASS_CORE_5,4466,4466
POWER_LOAD_BYPASS_CORE_5,1440,1440
POWER_PIPELINE_CORE_5,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_5,1440,1440
POWER_DCACHE_MISS_BUF_R_TAG_CORE_5,512,512
POWER_DCACHE_MISS_BUF_W_CORE_5,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_5,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_5,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_5,480,480
POWER_DCACHE_LINEFILL_BUF_W_CORE_5,480,480
POWER_L2CACHE_LINEFILL_BUF_W_CORE_5,480,480
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_5,480,480
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_5,480,480
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_5,480,480
POWER_DCACHE_WB_BUF_R_CORE_5,0,0
POWER_L2CACHE_WB_BUF_R_CORE_5,0,0
POWER_DCACHE_WB_BUF_W_CORE_5,0,0
POWER_L2CACHE_WB_BUF_W_CORE_5,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_5,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_5,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_5,0,0
POWER_DCACHE_R_CORE_5,224,224
POWER_L2CACHE_R_CORE_5,0,0
POWER_DCACHE_W_CORE_5,32,32
POWER_L2CACHE_W_CORE_5,0,0
POWER_DCACHE_R_TAG_CORE_5,736,736
POWER_L2CACHE_R_TAG_CORE_5,0,0
POWER_CONST_CACHE_R_CORE_5,0,0
POWER_CONST_CACHE_W_CORE_5,0,0
POWER_CONST_CACHE_R_TAG_CORE_5,0,0
POWER_CONST_CACHE_W_TAG_CORE_5,0,0
POWER_TEXTURE_CACHE_R_CORE_5,0,0
POWER_TEXTURE_CACHE_W_CORE_5,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_5,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_5,0,0
POWER_SHARED_MEM_R_CORE_5,752,752
POWER_SHARED_MEM_W_CORE_5,0,0
POWER_SHARED_MEM_R_TAG_CORE_5,752,752
POWER_SHARED_MEM_W_TAG_CORE_5,0,0
POWER_BLOCK_STATES_R_CORE_6,6371,6371
POWER_BLOCK_STATES_W_CORE_6,6371,6371
POWER_FETCH_QUEUE_R_CORE_6,4466,4466
POWER_FETCH_QUEUE_W_CORE_6,4466,4466
POWER_INST_QUEUE_R_CORE_6,7348,7348
POWER_INST_QUEUE_W_CORE_6,4466,4466
POWER_BR_PRED_R_CORE_6,34,34
POWER_BR_PRED_W_CORE_6,34,34
POWER_RAS_R_CORE_6,128,128
POWER_RAS_W_CORE_6,0,0
POWER_ICACHE_R_CORE_6,4466,4466
POWER_ICACHE_W_CORE_6,3,3
POWER_ICACHE_R_TAG_CORE_6,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_6,0,0
POWER_ICACHE_MISS_BUF_W_CORE_6,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_6,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_6,0,0
POWER_ICACHE_TOT_ACC_CORE_6,0,0
POWER_ICACHE_CONF_CORE_6,0,0
POWER_INST_DECODER_R_CORE_6,4466,4466
POWER_INST_DECODER_W_CORE_6,0,0
POWER_MICRO_OP_SEQ_R_CORE_6,0,0
POWER_MICRO_OP_SEQ_W_CORE_6,0,0
POWER_OPERAND_DECODER_R_CORE_6,4466,4466
POWER_OPERAND_DECODER_W_CORE_6,0,0
POWER_UOP_QUEUE_R_CORE_6,7348,7348
POWER_UOP_QUEUE_W_CORE_6,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_6,0,0
POWER_REG_RENAMING_TABLE_W_CORE_6,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_6,4466,4466
POWER_FREELIST_R_CORE_6,0,0
POWER_FREELIST_W_CORE_6,0,0
POWER_RESERVATION_STATION_R_CORE_6,5585,5585
POWER_RESERVATION_STATION_W_CORE_6,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_6,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_6,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_6,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_6,4466,4466
POWER_PAYLOAD_RAM_R_CORE_6,4466,4466
POWER_PAYLOAD_RAM_W_CORE_6,4466,4466
POWER_EX_ALU_R_CORE_6,3458,3458
POWER_EX_FPU_R_CORE_6,0,0
POWER_EX_MUL_R_CORE_6,0,0
POWER_EX_SFU_R_CORE_6,0,0
POWER_REORDER_BUF_R_CORE_6,0,0
POWER_REORDER_BUF_W_CORE_6,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_6,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_6,4466,4466
POWER_FP_RENAME_R_CORE_6,0,0
POWER_FP_RENAME_W_CORE_6,0,0
POWER_LOAD_QUEUE_R_CORE_6,0,0
POWER_LOAD_QUEUE_W_CORE_6,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_6,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_6,0,0
POWER_STORE_QUEUE_R_CORE_6,0,0
POWER_STORE_QUEUE_W_CORE_6,0,0
POWER_STORE_QUEUE_R_TAG_CORE_6,0,0
POWER_STORE_QUEUE_W_TAG_CORE_6,0,0
POWER_DATA_TLB_R_CORE_6,0,0
POWER_DATA_TLB_W_CORE_6,0,0
POWER_DATA_TLB_R_TAG_CORE_6,0,0
POWER_DATA_TLB_W_TAG_CORE_6,0,0
POWER_INT_REGFILE_R_CORE_6,7924,7924
POWER_INT_REGFILE_W_CORE_6,4466,4466
POWER_FP_REGFILE_R_CORE_6,0,0
POWER_FP_REGFILE_W_CORE_6,0,0
POWER_GP_REGISTER_R_CORE_6,7924,7924
POWER_GP_REGISTER_W_CORE_6,4466,4466
POWER_FP_REGISTER_R_CORE_6,0,0
POWER_FP_REGISTER_W_CORE_6,0,0
POWER_SEGMENT_REGISTER_R_CORE_6,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_6,1008,1008
POWER_CONTROL_REGISTER_R_CORE_6,0,0
POWER_CONTROL_REGISTER_W_CORE_6,0,0
POWER_FLAG_REGISTER_R_CORE_6,0,0
POWER_FLAG_REGISTER_W_CORE_6,0,0
POWER_EXEC_BYPASS_CORE_6,4466,4466
POWER_LOAD_BYPASS_CORE_6,1518,1518
POWER_PIPELINE_CORE_6,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_6,1518,1518
POWER_DCACHE_MISS_BUF_R_TAG_CORE_6,512,512
POWER_DCACHE_MISS_BUF_W_CORE_6,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_6,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_6,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_6,506,506
POWER_DCACHE_LINEFILL_BUF_W_CORE_6,506,506
POWER_L2CACHE_LINEFILL_BUF_W_CORE_6,506,506
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_6,506,506
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_6,506,506
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_6,506,506
POWER_DCACHE_WB_BUF_R_CORE_6,0,0
POWER_L2CACHE_WB_BUF_R_CORE_6,0,0
POWER_DCACHE_WB_BUF_W_CORE_6,0,0
POWER_L2CACHE_WB_BUF_W_CORE_6,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_6,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_6,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_6,0,0
POWER_DCACHE_R_CORE_6,224,224
POWER_L2CACHE_R_CORE_6,0,0
POWER_DCACHE_W_CORE_6,32,32
POWER_L2CACHE_W_CORE_6,0,0
POWER_DCACHE_R_TAG_CORE_6,736,736
POWER_L2CACHE_R_TAG_CORE_6,0,0
POWER_CONST_CACHE_R_CORE_6,0,0
POWER_CONST_CACHE_W_CORE_6,0,0
POWER_CONST_CACHE_R_TAG_CORE_6,0,0
POWER_CONST_CACHE_W_TAG_CORE_6,0,0
POWER_TEXTURE_CACHE_R_CORE_6,0,0
POWER_TEXTURE_CACHE_W_CORE_6,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_6,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_6,0,0
POWER_SHARED_MEM_R_CORE_6,752,752
POWER_SHARED_MEM_W_CORE_6,0,0
POWER_SHARED_MEM_R_TAG_CORE_6,752,752
POWER_SHARED_MEM_W_TAG_CORE_6,0,0
POWER_BLOCK_STATES_R_CORE_7,6977,6977
POWER_BLOCK_STATES_W_CORE_7,6977,6977
POWER_FETCH_QUEUE_R_CORE_7,4466,4466
POWER_FETCH_QUEUE_W_CORE_7,4466,4466
POWER_INST_QUEUE_R_CORE_7,7356,7356
POWER_INST_QUEUE_W_CORE_7,4466,4466
POWER_BR_PRED_R_CORE_7,34,34
POWER_BR_PRED_W_CORE_7,34,34
POWER_RAS_R_CORE_7,128,128
POWER_RAS_W_CORE_7,0,0
POWER_ICACHE_R_CORE_7,4466,4466
POWER_ICACHE_W_CORE_7,3,3
POWER_ICACHE_R_TAG_CORE_7,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_7,0,0
POWER_ICACHE_MISS_BUF_W_CORE_7,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_7,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_7,0,0
POWER_ICACHE_TOT_ACC_CORE_7,0,0
POWER_ICACHE_CONF_CORE_7,0,0
POWER_INST_DECODER_R_CORE_7,4466,4466
POWER_INST_DECODER_W_CORE_7,0,0
POWER_MICRO_OP_SEQ_R_CORE_7,0,0
POWER_MICRO_OP_SEQ_W_CORE_7,0,0
POWER_OPERAND_DECODER_R_CORE_7,4466,4466
POWER_OPERAND_DECODER_W_CORE_7,0,0
POWER_UOP_QUEUE_R_CORE_7,7356,7356
POWER_UOP_QUEUE_W_CORE_7,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_7,0,0
POWER_REG_RENAMING_TABLE_W_CORE_7,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_7,4466,4466
POWER_FREELIST_R_CORE_7,0,0
POWER_FREELIST_W_CORE_7,0,0
POWER_RESERVATION_STATION_R_CORE_7,5656,5656
POWER_RESERVATION_STATION_W_CORE_7,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_7,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_7,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_7,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_7,4466,4466
POWER_PAYLOAD_RAM_R_CORE_7,4466,4466
POWER_PAYLOAD_RAM_W_CORE_7,4466,4466
POWER_EX_ALU_R_CORE_7,3458,3458
POWER_EX_FPU_R_CORE_7,0,0
POWER_EX_MUL_R_CORE_7,0,0
POWER_EX_SFU_R_CORE_7,0,0
POWER_REORDER_BUF_R_CORE_7,0,0
POWER_REORDER_BUF_W_CORE_7,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_7,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_7,4466,4466
POWER_FP_RENAME_R_CORE_7,0,0
POWER_FP_RENAME_W_CORE_7,0,0
POWER_LOAD_QUEUE_R_CORE_7,0,0
POWER_LOAD_QUEUE_W_CORE_7,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_7,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_7,0,0
POWER_STORE_QUEUE_R_CORE_7,0,0
POWER_STORE_QUEUE_W_CORE_7,0,0
POWER_STORE_QUEUE_R_TAG_CORE_7,0,0
POWER_STORE_QUEUE_W_TAG_CORE_7,0,0
POWER_DATA_TLB_R_CORE_7,0,0
POWER_DATA_TLB_W_CORE_7,0,0
POWER_DATA_TLB_R_TAG_CORE_7,0,0
POWER_DATA_TLB_W_TAG_CORE_7,0,0
POWER_INT_REGFILE_R_CORE_7,7924,7924
POWER_INT_REGFILE_W_CORE_7,4466,4466
POWER_FP_REGFILE_R_CORE_7,0,0
POWER_FP_REGFILE_W_CORE_7,0,0
POWER_GP_REGISTER_R_CORE_7,7924,7924
POWER_GP_REGISTER_W_CORE_7,4466,4466
POWER_FP_REGISTER_R_CORE_7,0,0
POWER_FP_REGISTER_W_CORE_7,0,0
POWER_SEGMENT_REGISTER_R_CORE_7,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_7,1008,1008
POWER_CONTROL_REGISTER_R_CORE_7,0,0
POWER_CONTROL_REGISTER_W_CORE_7,0,0
POWER_FLAG_REGISTER_R_CORE_7,0,0
POWER_FLAG_REGISTER_W_CORE_7,0,0
POWER_EXEC_BYPASS_CORE_7,4466,4466
POWER_LOAD_BYPASS_CORE_7,1494,1494
POWER_PIPELINE_CORE_7,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_7,1494,1494
POWER_DCACHE_MISS_BUF_R_TAG_CORE_7,512,512
POWER_DCACHE_MISS_BUF_W_CORE_7,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_7,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_7,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_7,498,498
POWER_DCACHE_LINEFILL_BUF_W_CORE_7,498,498
POWER_L2CACHE_LINEFILL_BUF_W_CORE_7,498,498
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_7,498,498
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_7,498,498
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_7,498,498
POWER_DCACHE_WB_BUF_R_CORE_7,0,0
POWER_L2CACHE_WB_BUF_R_CORE_7,0,0
POWER_DCACHE_WB_BUF_W_CORE_7,0,0
POWER_L2CACHE_WB_BUF_W_CORE_7,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_7,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_7,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_7,0,0
POWER_DCACHE_R_CORE_7,224,224
POWER_L2CACHE_R_CORE_7,0,0
POWER_DCACHE_W_CORE_7,32,32
POWER_L2CACHE_W_CORE_7,0,0
POWER_DCACHE_R_TAG_CORE_7,736,736
POWER_L2CACHE_R_TAG_CORE_7,0,0
POWER_CONST_CACHE_R_CORE_7,0,0
POWER_CONST_CACHE_W_CORE_7,0,0
POWER_CONST_CACHE_R_TAG_CORE_7,0,0
POWER_CONST_CACHE_W_TAG_CORE_7,0,0
POWER_TEXTURE_CACHE_R_CORE_7,0,0
POWER_TEXTURE_CACHE_W_CORE_7,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_7,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_7,0,0
POWER_SHARED_MEM_R_CORE_7,752,752
POWER_SHARED_MEM_W_CORE_7,0,0
POWER_SHARED_MEM_R_TAG_CORE_7,752,752
POWER_SHARED_MEM_W_TAG_CORE_7,0,0
POWER_BLOCK_STATES_R_CORE_8,6073,6073
POWER_BLOCK_STATES_W_CORE_8,6073,6073
POWER_FETCH_QUEUE_R_CORE_8,4466,4466
POWER_FETCH_QUEUE_W_CORE_8,4466,4466
POWER_INST_QUEUE_R_CORE_8,7343,7343
POWER_INST_QUEUE_W_CORE_8,4466,4466
POWER_BR_PRED_R_CORE_8,34,34
POWER_BR_PRED_W_CORE_8,34,34
POWER_RAS_R_CORE_8,128,128
POWER_RAS_W_CORE_8,0,0
POWER_ICACHE_R_CORE_8,4466,4466
POWER_ICACHE_W_CORE_8,3,3
POWER_ICACHE_R_TAG_CORE_8,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_8,0,0
POWER_ICACHE_MISS_BUF_W_CORE_8,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_8,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_8,0,0
POWER_ICACHE_TOT_ACC_CORE_8,0,0
POWER_ICACHE_CONF_CORE_8,0,0
POWER_INST_DECODER_R_CORE_8,4466,4466
POWER_INST_DECODER_W_CORE_8,0,0
POWER_MICRO_OP_SEQ_R_CORE_8,0,0
POWER_MICRO_OP_SEQ_W_CORE_8,0,0
POWER_OPERAND_DECODER_R_CORE_8,4466,4466
POWER_OPERAND_DECODER_W_CORE_8,0,0
POWER_UOP_QUEUE_R_CORE_8,7343,7343
POWER_UOP_QUEUE_W_CORE_8,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_8,0,0
POWER_REG_RENAMING_TABLE_W_CORE_8,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_8,4466,4466
POWER_FREELIST_R_CORE_8,0,0
POWER_FREELIST_W_CORE_8,0,0
POWER_RESERVATION_STATION_R_CORE_8,5677,5677
POWER_RESERVATION_STATION_W_CORE_8,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_8,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_8,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_8,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_8,4466,4466
POWER_PAYLOAD_RAM_R_CORE_8,4466,4466
POWER_PAYLOAD_RAM_W_CORE_8,4466,4466
POWER_EX_ALU_R_CORE_8,3458,3458
POWER_EX_FPU_R_CORE_8,0,0
POWER_EX_MUL_R_CORE_8,0,0
POWER_EX_SFU_R_CORE_8,0,0
POWER_REORDER_BUF_R_CORE_8,0,0
POWER_REORDER_BUF_W_CORE_8,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_8,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_8,4466,4466
POWER_FP_RENAME_R_CORE_8,0,0
POWER_FP_RENAME_W_CORE_8,0,0
POWER_LOAD_QUEUE_R_CORE_8,0,0
POWER_LOAD_QUEUE_W_CORE_8,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_8,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_8,0,0
POWER_STORE_QUEUE_R_CORE_8,0,0
POWER_STORE_QUEUE_W_CORE_8,0,0
POWER_STORE_QUEUE_R_TAG_CORE_8,0,0
POWER_STORE_QUEUE_W_TAG_CORE_8,0,0
POWER_DATA_TLB_R_CORE_8,0,0
POWER_DATA_TLB_W_CORE_8,0,0
POWER_DATA_TLB_R_TAG_CORE_8,0,0
POWER_DATA_TLB_W_TAG_CORE_8,0,0
POWER_INT_REGFILE_R_CORE_8,7924,7924
POWER_INT_REGFILE_W_CORE_8,4466,4466
POWER_FP_REGFILE_R_CORE_8,0,0
POWER_FP_REGFILE_W_CORE_8,0,0
POWER_GP_REGISTER_R_CORE_8,7924,7924
POWER_GP_REGISTER_W_CORE_8,4466,4466
POWER_FP_REGISTER_R_CORE_8,0,0
POWER_FP_REGISTER_W_CORE_8,0,0
POWER_SEGMENT_REGISTER_R_CORE_8,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_8,1008,1008
POWER_CONTROL_REGISTER_R_CORE_8,0,0
POWER_CONTROL_REGISTER_W_CORE_8,0,0
POWER_FLAG_REGISTER_R_CORE_8,0,0
POWER_FLAG_REGISTER_W_CORE_8,0,0
POWER_EXEC_BYPASS_CORE_8,4466,4466
POWER_LOAD_BYPASS_CORE_8,1536,1536
POWER_PIPELINE_CORE_8,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_8,1536,1536
POWER_DCACHE_MISS_BUF_R_TAG_CORE_8,512,512
POWER_DCACHE_MISS_BUF_W_CORE_8,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_8,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_8,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_8,512,512
POWER_DCACHE_LINEFILL_BUF_W_CORE_8,512,512
POWER_L2CACHE_LINEFILL_BUF_W_CORE_8,512,512
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_8,512,512
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_8,512,512
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_8,512,512
POWER_DCACHE_WB_BUF_R_CORE_8,0,0
POWER_L2CACHE_WB_BUF_R_CORE_8,0,0
POWER_DCACHE_WB_BUF_W_CORE_8,0,0
POWER_L2CACHE_WB_BUF_W_CORE_8,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_8,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_8,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_8,0,0
POWER_DCACHE_R_CORE_8,224,224
POWER_L2CACHE_R_CORE_8,0,0
POWER_DCACHE_W_CORE_8,32,32
POWER_L2CACHE_W_CORE_8,0,0
POWER_DCACHE_R_TAG_CORE_8,736,736
POWER_L2CACHE_R_TAG_CORE_8,0,0
POWER_CONST_CACHE_R_CORE_8,0,0
POWER_CONST_CACHE_W_CORE_8,0,0
POWER_CONST_CACHE_R_TAG_CORE_8,0,0
POWER_CONST_CACHE_W_TAG_CORE_8,0,0
POWER_TEXTURE_CACHE_R_CORE_8,0,0
POWER_TEXTURE_CACHE_W_CORE_8,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_8,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_8,0,0
POWER_SHARED_MEM_R_CORE_8,752,752
POWER_SHARED_MEM_W_CORE_8,0,0
POWER_SHARED_MEM_R_TAG_CORE_8,752,752
POWER_SHARED_MEM_W_TAG_CORE_8,0,0
POWER_BLOCK_STATES_R_CORE_9,6239,6239
POWER_BLOCK_STATES_W_CORE_9,6239,6239
POWER_FETCH_QUEUE_R_CORE_9,4466,4466
POWER_FETCH_QUEUE_W_CORE_9,4466,4466
POWER_INST_QUEUE_R_CORE_9,7352,7352
POWER_INST_QUEUE_W_CORE_9,4466,4466
POWER_BR_PRED_R_CORE_9,34,34
POWER_BR_PRED_W_CORE_9,34,34
POWER_RAS_R_CORE_9,128,128
POWER_RAS_W_CORE_9,0,0
POWER_ICACHE_R_CORE_9,4466,4466
POWER_ICACHE_W_CORE_9,3,3
POWER_ICACHE_R_TAG_CORE_9,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_9,0,0
POWER_ICACHE_MISS_BUF_W_CORE_9,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_9,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_9,0,0
POWER_ICACHE_TOT_ACC_CORE_9,0,0
POWER_ICACHE_CONF_CORE_9,0,0
POWER_INST_DECODER_R_CORE_9,4466,4466
POWER_INST_DECODER_W_CORE_9,0,0
POWER_MICRO_OP_SEQ_R_CORE_9,0,0
POWER_MICRO_OP_SEQ_W_CORE_9,0,0
POWER_OPERAND_DECODER_R_CORE_9,4466,4466
POWER_OPERAND_DECODER_W_CORE_9,0,0
POWER_UOP_QUEUE_R_CORE_9,7352,7352
POWER_UOP_QUEUE_W_CORE_9,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_9,0,0
POWER_REG_RENAMING_TABLE_W_CORE_9,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_9,4466,4466
POWER_FREELIST_R_CORE_9,0,0
POWER_FREELIST_W_CORE_9,0,0
POWER_RESERVATION_STATION_R_CORE_9,5626,5626
POWER_RESERVATION_STATION_W_CORE_9,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_9,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_9,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_9,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_9,4466,4466
POWER_PAYLOAD_RAM_R_CORE_9,4466,4466
POWER_PAYLOAD_RAM_W_CORE_9,4466,4466
POWER_EX_ALU_R_CORE_9,3458,3458
POWER_EX_FPU_R_CORE_9,0,0
POWER_EX_MUL_R_CORE_9,0,0
POWER_EX_SFU_R_CORE_9,0,0
POWER_REORDER_BUF_R_CORE_9,0,0
POWER_REORDER_BUF_W_CORE_9,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_9,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_9,4466,4466
POWER_FP_RENAME_R_CORE_9,0,0
POWER_FP_RENAME_W_CORE_9,0,0
POWER_LOAD_QUEUE_R_CORE_9,0,0
POWER_LOAD_QUEUE_W_CORE_9,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_9,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_9,0,0
POWER_STORE_QUEUE_R_CORE_9,0,0
POWER_STORE_QUEUE_W_CORE_9,0,0
POWER_STORE_QUEUE_R_TAG_CORE_9,0,0
POWER_STORE_QUEUE_W_TAG_CORE_9,0,0
POWER_DATA_TLB_R_CORE_9,0,0
POWER_DATA_TLB_W_CORE_9,0,0
POWER_DATA_TLB_R_TAG_CORE_9,0,0
POWER_DATA_TLB_W_TAG_CORE_9,0,0
POWER_INT_REGFILE_R_CORE_9,7924,7924
POWER_INT_REGFILE_W_CORE_9,4466,4466
POWER_FP_REGFILE_R_CORE_9,0,0
POWER_FP_REGFILE_W_CORE_9,0,0
POWER_GP_REGISTER_R_CORE_9,7924,7924
POWER_GP_REGISTER_W_CORE_9,4466,4466
POWER_FP_REGISTER_R_CORE_9,0,0
POWER_FP_REGISTER_W_CORE_9,0,0
POWER_SEGMENT_REGISTER_R_CORE_9,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_9,1008,1008
POWER_CONTROL_REGISTER_R_CORE_9,0,0
POWER_CONTROL_REGISTER_W_CORE_9,0,0
POWER_FLAG_REGISTER_R_CORE_9,0,0
POWER_FLAG_REGISTER_W_CORE_9,0,0
POWER_EXEC_BYPASS_CORE_9,4466,4466
POWER_LOAD_BYPASS_CORE_9,1440,1440
POWER_PIPELINE_CORE_9,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_9,1440,1440
POWER_DCACHE_MISS_BUF_R_TAG_CORE_9,512,512
POWER_DCACHE_MISS_BUF_W_CORE_9,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_9,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_9,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_9,480,480
POWER_DCACHE_LINEFILL_BUF_W_CORE_9,480,480
POWER_L2CACHE_LINEFILL_BUF_W_CORE_9,480,480
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_9,480,480
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_9,480,480
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_9,480,480
POWER_DCACHE_WB_BUF_R_CORE_9,0,0
POWER_L2CACHE_WB_BUF_R_CORE_9,0,0
POWER_DCACHE_WB_BUF_W_CORE_9,0,0
POWER_L2CACHE_WB_BUF_W_CORE_9,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_9,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_9,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_9,0,0
POWER_DCACHE_R_CORE_9,224,224
POWER_L2CACHE_R_CORE_9,0,0
POWER_DCACHE_W_CORE_9,32,32
POWER_L2CACHE_W_CORE_9,0,0
POWER_DCACHE_R_TAG_CORE_9,736,736
POWER_L2CACHE_R_TAG_CORE_9,0,0
POWER_CONST_CACHE_R_CORE_9,0,0
POWER_CONST_CACHE_W_CORE_9,0,0
POWER_CONST_CACHE_R_TAG_CORE_9,0,0
POWER_CONST_CACHE_W_TAG_CORE_9,0,0
POWER_TEXTURE_CACHE_R_CORE_9,0,0
POWER_TEXTURE_CACHE_W_CORE_9,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_9,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_9,0,0
POWER_SHARED_MEM_R_CORE_9,752,752
POWER_SHARED_MEM_W_CORE_9,0,0
POWER_SHARED_MEM_R_TAG_CORE_9,752,752
POWER_SHARED_MEM_W_TAG_CORE_9,0,0
POWER_BLOCK_STATES_R_CORE_10,6109,6109
POWER_BLOCK_STATES_W_CORE_10,6109,6109
POWER_FETCH_QUEUE_R_CORE_10,4466,4466
POWER_FETCH_QUEUE_W_CORE_10,4466,4466
POWER_INST_QUEUE_R_CORE_10,7352,7352
POWER_INST_QUEUE_W_CORE_10,4466,4466
POWER_BR_PRED_R_CORE_10,34,34
POWER_BR_PRED_W_CORE_10,34,34
POWER_RAS_R_CORE_10,128,128
POWER_RAS_W_CORE_10,0,0
POWER_ICACHE_R_CORE_10,4466,4466
POWER_ICACHE_W_CORE_10,3,3
POWER_ICACHE_R_TAG_CORE_10,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_10,0,0
POWER_ICACHE_MISS_BUF_W_CORE_10,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_10,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_10,0,0
POWER_ICACHE_TOT_ACC_CORE_10,0,0
POWER_ICACHE_CONF_CORE_10,0,0
POWER_INST_DECODER_R_CORE_10,4466,4466
POWER_INST_DECODER_W_CORE_10,0,0
POWER_MICRO_OP_SEQ_R_CORE_10,0,0
POWER_MICRO_OP_SEQ_W_CORE_10,0,0
POWER_OPERAND_DECODER_R_CORE_10,4466,4466
POWER_OPERAND_DECODER_W_CORE_10,0,0
POWER_UOP_QUEUE_R_CORE_10,7352,7352
POWER_UOP_QUEUE_W_CORE_10,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_10,0,0
POWER_REG_RENAMING_TABLE_W_CORE_10,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_10,4466,4466
POWER_FREELIST_R_CORE_10,0,0
POWER_FREELIST_W_CORE_10,0,0
POWER_RESERVATION_STATION_R_CORE_10,5647,5647
POWER_RESERVATION_STATION_W_CORE_10,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_10,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_10,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_10,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_10,4466,4466
POWER_PAYLOAD_RAM_R_CORE_10,4466,4466
POWER_PAYLOAD_RAM_W_CORE_10,4466,4466
POWER_EX_ALU_R_CORE_10,3458,3458
POWER_EX_FPU_R_CORE_10,0,0
POWER_EX_MUL_R_CORE_10,0,0
POWER_EX_SFU_R_CORE_10,0,0
POWER_REORDER_BUF_R_CORE_10,0,0
POWER_REORDER_BUF_W_CORE_10,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_10,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_10,4466,4466
POWER_FP_RENAME_R_CORE_10,0,0
POWER_FP_RENAME_W_CORE_10,0,0
POWER_LOAD_QUEUE_R_CORE_10,0,0
POWER_LOAD_QUEUE_W_CORE_10,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_10,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_10,0,0
POWER_STORE_QUEUE_R_CORE_10,0,0
POWER_STORE_QUEUE_W_CORE_10,0,0
POWER_STORE_QUEUE_R_TAG_CORE_10,0,0
POWER_STORE_QUEUE_W_TAG_CORE_10,0,0
POWER_DATA_TLB_R_CORE_10,0,0
POWER_DATA_TLB_W_CORE_10,0,0
POWER_DATA_TLB_R_TAG_CORE_10,0,0
POWER_DATA_TLB_W_TAG_CORE_10,0,0
POWER_INT_REGFILE_R_CORE_10,7924,7924
POWER_INT_REGFILE_W_CORE_10,4466,4466
POWER_FP_REGFILE_R_CORE_10,0,0
POWER_FP_REGFILE_W_CORE_10,0,0
POWER_GP_REGISTER_R_CORE_10,7924,7924
POWER_GP_REGISTER_W_CORE_10,4466,4466
POWER_FP_REGISTER_R_CORE_10,0,0
POWER_FP_REGISTER_W_CORE_10,0,0
POWER_SEGMENT_REGISTER_R_CORE_10,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_10,1008,1008
POWER_CONTROL_REGISTER_R_CORE_10,0,0
POWER_CONTROL_REGISTER_W_CORE_10,0,0
POWER_FLAG_REGISTER_R_CORE_10,0,0
POWER_FLAG_REGISTER_W_CORE_10,0,0
POWER_EXEC_BYPASS_CORE_10,4466,4466
POWER_LOAD_BYPASS_CORE_10,1500,1500
POWER_PIPELINE_CORE_10,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_10,1500,1500
POWER_DCACHE_MISS_BUF_R_TAG_CORE_10,512,512
POWER_DCACHE_MISS_BUF_W_CORE_10,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_10,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_10,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_10,500,500
POWER_DCACHE_LINEFILL_BUF_W_CORE_10,500,500
POWER_L2CACHE_LINEFILL_BUF_W_CORE_10,500,500
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_10,500,500
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_10,500,500
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_10,500,500
POWER_DCACHE_WB_BUF_R_CORE_10,0,0
POWER_L2CACHE_WB_BUF_R_CORE_10,0,0
POWER_DCACHE_WB_BUF_W_CORE_10,0,0
POWER_L2CACHE_WB_BUF_W_CORE_10,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_10,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_10,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_10,0,0
POWER_DCACHE_R_CORE_10,224,224
POWER_L2CACHE_R_CORE_10,0,0
POWER_DCACHE_W_CORE_10,32,32
POWER_L2CACHE_W_CORE_10,0,0
POWER_DCACHE_R_TAG_CORE_10,736,736
POWER_L2CACHE_R_TAG_CORE_10,0,0
POWER_CONST_CACHE_R_CORE_10,0,0
POWER_CONST_CACHE_W_CORE_10,0,0
POWER_CONST_CACHE_R_TAG_CORE_10,0,0
POWER_CONST_CACHE_W_TAG_CORE_10,0,0
POWER_TEXTURE_CACHE_R_CORE_10,0,0
POWER_TEXTURE_CACHE_W_CORE_10,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_10,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_10,0,0
POWER_SHARED_MEM_R_CORE_10,752,752
POWER_SHARED_MEM_W_CORE_10,0,0
POWER_SHARED_MEM_R_TAG_CORE_10,752,752
POWER_SHARED_MEM_W_TAG_CORE_10,0,0
POWER_BLOCK_STATES_R_CORE_11,6309,6309
POWER_BLOCK_STATES_W_CORE_11,6309,6309
POWER_FETCH_QUEUE_R_CORE_11,4466,4466
POWER_FETCH_QUEUE_W_CORE_11,4466,4466
POWER_INST_QUEUE_R_CORE_11,7351,7351
POWER_INST_QUEUE_W_CORE_11,4466,4466
POWER_BR_PRED_R_CORE_11,34,34
POWER_BR_PRED_W_CORE_11,34,34
POWER_RAS_R_CORE_11,128,128
POWER_RAS_W_CORE_11,0,0
POWER_ICACHE_R_CORE_11,4466,4466
POWER_ICACHE_W_CORE_11,3,3
POWER_ICACHE_R_TAG_CORE_11,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_11,0,0
POWER_ICACHE_MISS_BUF_W_CORE_11,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_11,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_11,0,0
POWER_ICACHE_TOT_ACC_CORE_11,0,0
POWER_ICACHE_CONF_CORE_11,0,0
POWER_INST_DECODER_R_CORE_11,4466,4466
POWER_INST_DECODER_W_CORE_11,0,0
POWER_MICRO_OP_SEQ_R_CORE_11,0,0
POWER_MICRO_OP_SEQ_W_CORE_11,0,0
POWER_OPERAND_DECODER_R_CORE_11,4466,4466
POWER_OPERAND_DECODER_W_CORE_11,0,0
POWER_UOP_QUEUE_R_CORE_11,7351,7351
POWER_UOP_QUEUE_W_CORE_11,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_11,0,0
POWER_REG_RENAMING_TABLE_W_CORE_11,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_11,4466,4466
POWER_FREELIST_R_CORE_11,0,0
POWER_FREELIST_W_CORE_11,0,0
POWER_RESERVATION_STATION_R_CORE_11,5676,5676
POWER_RESERVATION_STATION_W_CORE_11,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_11,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_11,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_11,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_11,4466,4466
POWER_PAYLOAD_RAM_R_CORE_11,4466,4466
POWER_PAYLOAD_RAM_W_CORE_11,4466,4466
POWER_EX_ALU_R_CORE_11,3458,3458
POWER_EX_FPU_R_CORE_11,0,0
POWER_EX_MUL_R_CORE_11,0,0
POWER_EX_SFU_R_CORE_11,0,0
POWER_REORDER_BUF_R_CORE_11,0,0
POWER_REORDER_BUF_W_CORE_11,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_11,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_11,4466,4466
POWER_FP_RENAME_R_CORE_11,0,0
POWER_FP_RENAME_W_CORE_11,0,0
POWER_LOAD_QUEUE_R_CORE_11,0,0
POWER_LOAD_QUEUE_W_CORE_11,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_11,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_11,0,0
POWER_STORE_QUEUE_R_CORE_11,0,0
POWER_STORE_QUEUE_W_CORE_11,0,0
POWER_STORE_QUEUE_R_TAG_CORE_11,0,0
POWER_STORE_QUEUE_W_TAG_CORE_11,0,0
POWER_DATA_TLB_R_CORE_11,0,0
POWER_DATA_TLB_W_CORE_11,0,0
POWER_DATA_TLB_R_TAG_CORE_11,0,0
POWER_DATA_TLB_W_TAG_CORE_11,0,0
POWER_INT_REGFILE_R_CORE_11,7924,7924
POWER_INT_REGFILE_W_CORE_11,4466,4466
POWER_FP_REGFILE_R_CORE_11,0,0
POWER_FP_REGFILE_W_CORE_11,0,0
POWER_GP_REGISTER_R_CORE_11,7924,7924
POWER_GP_REGISTER_W_CORE_11,4466,4466
POWER_FP_REGISTER_R_CORE_11,0,0
POWER_FP_REGISTER_W_CORE_11,0,0
POWER_SEGMENT_REGISTER_R_CORE_11,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_11,1008,1008
POWER_CONTROL_REGISTER_R_CORE_11,0,0
POWER_CONTROL_REGISTER_W_CORE_11,0,0
POWER_FLAG_REGISTER_R_CORE_11,0,0
POWER_FLAG_REGISTER_W_CORE_11,0,0
POWER_EXEC_BYPASS_CORE_11,4466,4466
POWER_LOAD_BYPASS_CORE_11,1482,1482
POWER_PIPELINE_CORE_11,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_11,1482,1482
POWER_DCACHE_MISS_BUF_R_TAG_CORE_11,512,512
POWER_DCACHE_MISS_BUF_W_CORE_11,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_11,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_11,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_11,494,494
POWER_DCACHE_LINEFILL_BUF_W_CORE_11,494,494
POWER_L2CACHE_LINEFILL_BUF_W_CORE_11,494,494
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_11,494,494
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_11,494,494
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_11,494,494
POWER_DCACHE_WB_BUF_R_CORE_11,0,0
POWER_L2CACHE_WB_BUF_R_CORE_11,0,0
POWER_DCACHE_WB_BUF_W_CORE_11,0,0
POWER_L2CACHE_WB_BUF_W_CORE_11,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_11,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_11,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_11,0,0
POWER_DCACHE_R_CORE_11,224,224
POWER_L2CACHE_R_CORE_11,0,0
POWER_DCACHE_W_CORE_11,32,32
POWER_L2CACHE_W_CORE_11,0,0
POWER_DCACHE_R_TAG_CORE_11,736,736
POWER_L2CACHE_R_TAG_CORE_11,0,0
POWER_CONST_CACHE_R_CORE_11,0,0
POWER_CONST_CACHE_W_CORE_11,0,0
POWER_CONST_CACHE_R_TAG_CORE_11,0,0
POWER_CONST_CACHE_W_TAG_CORE_11,0,0
POWER_TEXTURE_CACHE_R_CORE_11,0,0
POWER_TEXTURE_CACHE_W_CORE_11,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_11,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_11,0,0
POWER_SHARED_MEM_R_CORE_11,752,752
POWER_SHARED_MEM_W_CORE_11,0,0
POWER_SHARED_MEM_R_TAG_CORE_11,752,752
POWER_SHARED_MEM_W_TAG_CORE_11,0,0
POWER_BLOCK_STATES_R_CORE_12,6301,6301
POWER_BLOCK_STATES_W_CORE_12,6301,6301
POWER_FETCH_QUEUE_R_CORE_12,4466,4466
POWER_FETCH_QUEUE_W_CORE_12,4466,4466
POWER_INST_QUEUE_R_CORE_12,7354,7354
POWER_INST_QUEUE_W_CORE_12,4466,4466
POWER_BR_PRED_R_CORE_12,34,34
POWER_BR_PRED_W_CORE_12,34,34
POWER_RAS_R_CORE_12,128,128
POWER_RAS_W_CORE_12,0,0
POWER_ICACHE_R_CORE_12,4466,4466
POWER_ICACHE_W_CORE_12,3,3
POWER_ICACHE_R_TAG_CORE_12,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_12,0,0
POWER_ICACHE_MISS_BUF_W_CORE_12,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_12,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_12,0,0
POWER_ICACHE_TOT_ACC_CORE_12,0,0
POWER_ICACHE_CONF_CORE_12,0,0
POWER_INST_DECODER_R_CORE_12,4466,4466
POWER_INST_DECODER_W_CORE_12,0,0
POWER_MICRO_OP_SEQ_R_CORE_12,0,0
POWER_MICRO_OP_SEQ_W_CORE_12,0,0
POWER_OPERAND_DECODER_R_CORE_12,4466,4466
POWER_OPERAND_DECODER_W_CORE_12,0,0
POWER_UOP_QUEUE_R_CORE_12,7354,7354
POWER_UOP_QUEUE_W_CORE_12,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_12,0,0
POWER_REG_RENAMING_TABLE_W_CORE_12,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_12,4466,4466
POWER_FREELIST_R_CORE_12,0,0
POWER_FREELIST_W_CORE_12,0,0
POWER_RESERVATION_STATION_R_CORE_12,5678,5678
POWER_RESERVATION_STATION_W_CORE_12,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_12,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_12,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_12,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_12,4466,4466
POWER_PAYLOAD_RAM_R_CORE_12,4466,4466
POWER_PAYLOAD_RAM_W_CORE_12,4466,4466
POWER_EX_ALU_R_CORE_12,3458,3458
POWER_EX_FPU_R_CORE_12,0,0
POWER_EX_MUL_R_CORE_12,0,0
POWER_EX_SFU_R_CORE_12,0,0
POWER_REORDER_BUF_R_CORE_12,0,0
POWER_REORDER_BUF_W_CORE_12,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_12,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_12,4466,4466
POWER_FP_RENAME_R_CORE_12,0,0
POWER_FP_RENAME_W_CORE_12,0,0
POWER_LOAD_QUEUE_R_CORE_12,0,0
POWER_LOAD_QUEUE_W_CORE_12,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_12,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_12,0,0
POWER_STORE_QUEUE_R_CORE_12,0,0
POWER_STORE_QUEUE_W_CORE_12,0,0
POWER_STORE_QUEUE_R_TAG_CORE_12,0,0
POWER_STORE_QUEUE_W_TAG_CORE_12,0,0
POWER_DATA_TLB_R_CORE_12,0,0
POWER_DATA_TLB_W_CORE_12,0,0
POWER_DATA_TLB_R_TAG_CORE_12,0,0
POWER_DATA_TLB_W_TAG_CORE_12,0,0
POWER_INT_REGFILE_R_CORE_12,7924,7924
POWER_INT_REGFILE_W_CORE_12,4466,4466
POWER_FP_REGFILE_R_CORE_12,0,0
POWER_FP_REGFILE_W_CORE_12,0,0
POWER_GP_REGISTER_R_CORE_12,7924,7924
POWER_GP_REGISTER_W_CORE_12,4466,4466
POWER_FP_REGISTER_R_CORE_12,0,0
POWER_FP_REGISTER_W_CORE_12,0,0
POWER_SEGMENT_REGISTER_R_CORE_12,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_12,1008,1008
POWER_CONTROL_REGISTER_R_CORE_12,0,0
POWER_CONTROL_REGISTER_W_CORE_12,0,0
POWER_FLAG_REGISTER_R_CORE_12,0,0
POWER_FLAG_REGISTER_W_CORE_12,0,0
POWER_EXEC_BYPASS_CORE_12,4466,4466
POWER_LOAD_BYPASS_CORE_12,1488,1488
POWER_PIPELINE_CORE_12,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_12,1488,1488
POWER_DCACHE_MISS_BUF_R_TAG_CORE_12,512,512
POWER_DCACHE_MISS_BUF_W_CORE_12,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_12,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_12,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_12,496,496
POWER_DCACHE_LINEFILL_BUF_W_CORE_12,496,496
POWER_L2CACHE_LINEFILL_BUF_W_CORE_12,496,496
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_12,496,496
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_12,496,496
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_12,496,496
POWER_DCACHE_WB_BUF_R_CORE_12,0,0
POWER_L2CACHE_WB_BUF_R_CORE_12,0,0
POWER_DCACHE_WB_BUF_W_CORE_12,0,0
POWER_L2CACHE_WB_BUF_W_CORE_12,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_12,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_12,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_12,0,0
POWER_DCACHE_R_CORE_12,224,224
POWER_L2CACHE_R_CORE_12,0,0
POWER_DCACHE_W_CORE_12,32,32
POWER_L2CACHE_W_CORE_12,0,0
POWER_DCACHE_R_TAG_CORE_12,736,736
POWER_L2CACHE_R_TAG_CORE_12,0,0
POWER_CONST_CACHE_R_CORE_12,0,0
POWER_CONST_CACHE_W_CORE_12,0,0
POWER_CONST_CACHE_R_TAG_CORE_12,0,0
POWER_CONST_CACHE_W_TAG_CORE_12,0,0
POWER_TEXTURE_CACHE_R_CORE_12,0,0
POWER_TEXTURE_CACHE_W_CORE_12,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_12,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_12,0,0
POWER_SHARED_MEM_R_CORE_12,752,752
POWER_SHARED_MEM_W_CORE_12,0,0
POWER_SHARED_MEM_R_TAG_CORE_12,752,752
POWER_SHARED_MEM_W_TAG_CORE_12,0,0
POWER_BLOCK_STATES_R_CORE_13,6409,6409
POWER_BLOCK_STATES_W_CORE_13,6409,6409
POWER_FETCH_QUEUE_R_CORE_13,4466,4466
POWER_FETCH_QUEUE_W_CORE_13,4466,4466
POWER_INST_QUEUE_R_CORE_13,7357,7357
POWER_INST_QUEUE_W_CORE_13,4466,4466
POWER_BR_PRED_R_CORE_13,34,34
POWER_BR_PRED_W_CORE_13,34,34
POWER_RAS_R_CORE_13,128,128
POWER_RAS_W_CORE_13,0,0
POWER_ICACHE_R_CORE_13,4466,4466
POWER_ICACHE_W_CORE_13,3,3
POWER_ICACHE_R_TAG_CORE_13,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_13,0,0
POWER_ICACHE_MISS_BUF_W_CORE_13,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_13,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_13,0,0
POWER_ICACHE_TOT_ACC_CORE_13,0,0
POWER_ICACHE_CONF_CORE_13,0,0
POWER_INST_DECODER_R_CORE_13,4466,4466
POWER_INST_DECODER_W_CORE_13,0,0
POWER_MICRO_OP_SEQ_R_CORE_13,0,0
POWER_MICRO_OP_SEQ_W_CORE_13,0,0
POWER_OPERAND_DECODER_R_CORE_13,4466,4466
POWER_OPERAND_DECODER_W_CORE_13,0,0
POWER_UOP_QUEUE_R_CORE_13,7357,7357
POWER_UOP_QUEUE_W_CORE_13,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_13,0,0
POWER_REG_RENAMING_TABLE_W_CORE_13,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_13,4466,4466
POWER_FREELIST_R_CORE_13,0,0
POWER_FREELIST_W_CORE_13,0,0
POWER_RESERVATION_STATION_R_CORE_13,5641,5641
POWER_RESERVATION_STATION_W_CORE_13,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_13,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_13,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_13,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_13,4466,4466
POWER_PAYLOAD_RAM_R_CORE_13,4466,4466
POWER_PAYLOAD_RAM_W_CORE_13,4466,4466
POWER_EX_ALU_R_CORE_13,3458,3458
POWER_EX_FPU_R_CORE_13,0,0
POWER_EX_MUL_R_CORE_13,0,0
POWER_EX_SFU_R_CORE_13,0,0
POWER_REORDER_BUF_R_CORE_13,0,0
POWER_REORDER_BUF_W_CORE_13,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_13,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_13,4466,4466
POWER_FP_RENAME_R_CORE_13,0,0
POWER_FP_RENAME_W_CORE_13,0,0
POWER_LOAD_QUEUE_R_CORE_13,0,0
POWER_LOAD_QUEUE_W_CORE_13,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_13,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_13,0,0
POWER_STORE_QUEUE_R_CORE_13,0,0
POWER_STORE_QUEUE_W_CORE_13,0,0
POWER_STORE_QUEUE_R_TAG_CORE_13,0,0
POWER_STORE_QUEUE_W_TAG_CORE_13,0,0
POWER_DATA_TLB_R_CORE_13,0,0
POWER_DATA_TLB_W_CORE_13,0,0
POWER_DATA_TLB_R_TAG_CORE_13,0,0
POWER_DATA_TLB_W_TAG_CORE_13,0,0
POWER_INT_REGFILE_R_CORE_13,7924,7924
POWER_INT_REGFILE_W_CORE_13,4466,4466
POWER_FP_REGFILE_R_CORE_13,0,0
POWER_FP_REGFILE_W_CORE_13,0,0
POWER_GP_REGISTER_R_CORE_13,7924,7924
POWER_GP_REGISTER_W_CORE_13,4466,4466
POWER_FP_REGISTER_R_CORE_13,0,0
POWER_FP_REGISTER_W_CORE_13,0,0
POWER_SEGMENT_REGISTER_R_CORE_13,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_13,1008,1008
POWER_CONTROL_REGISTER_R_CORE_13,0,0
POWER_CONTROL_REGISTER_W_CORE_13,0,0
POWER_FLAG_REGISTER_R_CORE_13,0,0
POWER_FLAG_REGISTER_W_CORE_13,0,0
POWER_EXEC_BYPASS_CORE_13,4466,4466
POWER_LOAD_BYPASS_CORE_13,1464,1464
POWER_PIPELINE_CORE_13,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_13,1464,1464
POWER_DCACHE_MISS_BUF_R_TAG_CORE_13,512,512
POWER_DCACHE_MISS_BUF_W_CORE_13,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_13,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_13,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_13,488,488
POWER_DCACHE_LINEFILL_BUF_W_CORE_13,488,488
POWER_L2CACHE_LINEFILL_BUF_W_CORE_13,488,488
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_13,488,488
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_13,488,488
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_13,488,488
POWER_DCACHE_WB_BUF_R_CORE_13,0,0
POWER_L2CACHE_WB_BUF_R_CORE_13,0,0
POWER_DCACHE_WB_BUF_W_CORE_13,0,0
POWER_L2CACHE_WB_BUF_W_CORE_13,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_13,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_13,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_13,0,0
POWER_DCACHE_R_CORE_13,224,224
POWER_L2CACHE_R_CORE_13,0,0
POWER_DCACHE_W_CORE_13,32,32
POWER_L2CACHE_W_CORE_13,0,0
POWER_DCACHE_R_TAG_CORE_13,736,736
POWER_L2CACHE_R_TAG_CORE_13,0,0
POWER_CONST_CACHE_R_CORE_13,0,0
POWER_CONST_CACHE_W_CORE_13,0,0
POWER_CONST_CACHE_R_TAG_CORE_13,0,0
POWER_CONST_CACHE_W_TAG_CORE_13,0,0
POWER_TEXTURE_CACHE_R_CORE_13,0,0
POWER_TEXTURE_CACHE_W_CORE_13,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_13,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_13,0,0
POWER_SHARED_MEM_R_CORE_13,752,752
POWER_SHARED_MEM_W_CORE_13,0,0
POWER_SHARED_MEM_R_TAG_CORE_13,752,752
POWER_SHARED_MEM_W_TAG_CORE_13,0,0
POWER_BLOCK_STATES_R_CORE_14,6369,6369
POWER_BLOCK_STATES_W_CORE_14,6369,6369
POWER_FETCH_QUEUE_R_CORE_14,4466,4466
POWER_FETCH_QUEUE_W_CORE_14,4466,4466
POWER_INST_QUEUE_R_CORE_14,7347,7347
POWER_INST_QUEUE_W_CORE_14,4466,4466
POWER_BR_PRED_R_CORE_14,34,34
POWER_BR_PRED_W_CORE_14,34,34
POWER_RAS_R_CORE_14,128,128
POWER_RAS_W_CORE_14,0,0
POWER_ICACHE_R_CORE_14,4466,4466
POWER_ICACHE_W_CORE_14,3,3
POWER_ICACHE_R_TAG_CORE_14,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_14,0,0
POWER_ICACHE_MISS_BUF_W_CORE_14,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_14,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_14,0,0
POWER_ICACHE_TOT_ACC_CORE_14,0,0
POWER_ICACHE_CONF_CORE_14,0,0
POWER_INST_DECODER_R_CORE_14,4466,4466
POWER_INST_DECODER_W_CORE_14,0,0
POWER_MICRO_OP_SEQ_R_CORE_14,0,0
POWER_MICRO_OP_SEQ_W_CORE_14,0,0
POWER_OPERAND_DECODER_R_CORE_14,4466,4466
POWER_OPERAND_DECODER_W_CORE_14,0,0
POWER_UOP_QUEUE_R_CORE_14,7347,7347
POWER_UOP_QUEUE_W_CORE_14,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_14,0,0
POWER_REG_RENAMING_TABLE_W_CORE_14,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_14,4466,4466
POWER_FREELIST_R_CORE_14,0,0
POWER_FREELIST_W_CORE_14,0,0
POWER_RESERVATION_STATION_R_CORE_14,5653,5653
POWER_RESERVATION_STATION_W_CORE_14,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_14,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_14,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_14,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_14,4466,4466
POWER_PAYLOAD_RAM_R_CORE_14,4466,4466
POWER_PAYLOAD_RAM_W_CORE_14,4466,4466
POWER_EX_ALU_R_CORE_14,3458,3458
POWER_EX_FPU_R_CORE_14,0,0
POWER_EX_MUL_R_CORE_14,0,0
POWER_EX_SFU_R_CORE_14,0,0
POWER_REORDER_BUF_R_CORE_14,0,0
POWER_REORDER_BUF_W_CORE_14,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_14,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_14,4466,4466
POWER_FP_RENAME_R_CORE_14,0,0
POWER_FP_RENAME_W_CORE_14,0,0
POWER_LOAD_QUEUE_R_CORE_14,0,0
POWER_LOAD_QUEUE_W_CORE_14,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_14,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_14,0,0
POWER_STORE_QUEUE_R_CORE_14,0,0
POWER_STORE_QUEUE_W_CORE_14,0,0
POWER_STORE_QUEUE_R_TAG_CORE_14,0,0
POWER_STORE_QUEUE_W_TAG_CORE_14,0,0
POWER_DATA_TLB_R_CORE_14,0,0
POWER_DATA_TLB_W_CORE_14,0,0
POWER_DATA_TLB_R_TAG_CORE_14,0,0
POWER_DATA_TLB_W_TAG_CORE_14,0,0
POWER_INT_REGFILE_R_CORE_14,7924,7924
POWER_INT_REGFILE_W_CORE_14,4466,4466
POWER_FP_REGFILE_R_CORE_14,0,0
POWER_FP_REGFILE_W_CORE_14,0,0
POWER_GP_REGISTER_R_CORE_14,7924,7924
POWER_GP_REGISTER_W_CORE_14,4466,4466
POWER_FP_REGISTER_R_CORE_14,0,0
POWER_FP_REGISTER_W_CORE_14,0,0
POWER_SEGMENT_REGISTER_R_CORE_14,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_14,1008,1008
POWER_CONTROL_REGISTER_R_CORE_14,0,0
POWER_CONTROL_REGISTER_W_CORE_14,0,0
POWER_FLAG_REGISTER_R_CORE_14,0,0
POWER_FLAG_REGISTER_W_CORE_14,0,0
POWER_EXEC_BYPASS_CORE_14,4466,4466
POWER_LOAD_BYPASS_CORE_14,1500,1500
POWER_PIPELINE_CORE_14,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_14,1500,1500
POWER_DCACHE_MISS_BUF_R_TAG_CORE_14,512,512
POWER_DCACHE_MISS_BUF_W_CORE_14,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_14,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_14,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_14,500,500
POWER_DCACHE_LINEFILL_BUF_W_CORE_14,500,500
POWER_L2CACHE_LINEFILL_BUF_W_CORE_14,500,500
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_14,500,500
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_14,500,500
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_14,500,500
POWER_DCACHE_WB_BUF_R_CORE_14,0,0
POWER_L2CACHE_WB_BUF_R_CORE_14,0,0
POWER_DCACHE_WB_BUF_W_CORE_14,0,0
POWER_L2CACHE_WB_BUF_W_CORE_14,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_14,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_14,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_14,0,0
POWER_DCACHE_R_CORE_14,224,224
POWER_L2CACHE_R_CORE_14,0,0
POWER_DCACHE_W_CORE_14,32,32
POWER_L2CACHE_W_CORE_14,0,0
POWER_DCACHE_R_TAG_CORE_14,736,736
POWER_L2CACHE_R_TAG_CORE_14,0,0
POWER_CONST_CACHE_R_CORE_14,0,0
POWER_CONST_CACHE_W_CORE_14,0,0
POWER_CONST_CACHE_R_TAG_CORE_14,0,0
POWER_CONST_CACHE_W_TAG_CORE_14,0,0
POWER_TEXTURE_CACHE_R_CORE_14,0,0
POWER_TEXTURE_CACHE_W_CORE_14,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_14,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_14,0,0
POWER_SHARED_MEM_R_CORE_14,752,752
POWER_SHARED_MEM_W_CORE_14,0,0
POWER_SHARED_MEM_R_TAG_CORE_14,752,752
POWER_SHARED_MEM_W_TAG_CORE_14,0,0
POWER_BLOCK_STATES_R_CORE_15,6981,6981
POWER_BLOCK_STATES_W_CORE_15,6981,6981
POWER_FETCH_QUEUE_R_CORE_15,4466,4466
POWER_FETCH_QUEUE_W_CORE_15,4466,4466
POWER_INST_QUEUE_R_CORE_15,7349,7349
POWER_INST_QUEUE_W_CORE_15,4466,4466
POWER_BR_PRED_R_CORE_15,34,34
POWER_BR_PRED_W_CORE_15,34,34
POWER_RAS_R_CORE_15,128,128
POWER_RAS_W_CORE_15,0,0
POWER_ICACHE_R_CORE_15,4466,4466
POWER_ICACHE_W_CORE_15,3,3
POWER_ICACHE_R_TAG_CORE_15,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_15,0,0
POWER_ICACHE_MISS_BUF_W_CORE_15,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_15,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_15,0,0
POWER_ICACHE_TOT_ACC_CORE_15,0,0
POWER_ICACHE_CONF_CORE_15,0,0
POWER_INST_DECODER_R_CORE_15,4466,4466
POWER_INST_DECODER_W_CORE_15,0,0
POWER_MICRO_OP_SEQ_R_CORE_15,0,0
POWER_MICRO_OP_SEQ_W_CORE_15,0,0
POWER_OPERAND_DECODER_R_CORE_15,4466,4466
POWER_OPERAND_DECODER_W_CORE_15,0,0
POWER_UOP_QUEUE_R_CORE_15,7349,7349
POWER_UOP_QUEUE_W_CORE_15,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_15,0,0
POWER_REG_RENAMING_TABLE_W_CORE_15,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_15,4466,4466
POWER_FREELIST_R_CORE_15,0,0
POWER_FREELIST_W_CORE_15,0,0
POWER_RESERVATION_STATION_R_CORE_15,5666,5666
POWER_RESERVATION_STATION_W_CORE_15,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_15,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_15,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_15,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_15,4466,4466
POWER_PAYLOAD_RAM_R_CORE_15,4466,4466
POWER_PAYLOAD_RAM_W_CORE_15,4466,4466
POWER_EX_ALU_R_CORE_15,3458,3458
POWER_EX_FPU_R_CORE_15,0,0
POWER_EX_MUL_R_CORE_15,0,0
POWER_EX_SFU_R_CORE_15,0,0
POWER_REORDER_BUF_R_CORE_15,0,0
POWER_REORDER_BUF_W_CORE_15,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_15,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_15,4466,4466
POWER_FP_RENAME_R_CORE_15,0,0
POWER_FP_RENAME_W_CORE_15,0,0
POWER_LOAD_QUEUE_R_CORE_15,0,0
POWER_LOAD_QUEUE_W_CORE_15,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_15,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_15,0,0
POWER_STORE_QUEUE_R_CORE_15,0,0
POWER_STORE_QUEUE_W_CORE_15,0,0
POWER_STORE_QUEUE_R_TAG_CORE_15,0,0
POWER_STORE_QUEUE_W_TAG_CORE_15,0,0
POWER_DATA_TLB_R_CORE_15,0,0
POWER_DATA_TLB_W_CORE_15,0,0
POWER_DATA_TLB_R_TAG_CORE_15,0,0
POWER_DATA_TLB_W_TAG_CORE_15,0,0
POWER_INT_REGFILE_R_CORE_15,7924,7924
POWER_INT_REGFILE_W_CORE_15,4466,4466
POWER_FP_REGFILE_R_CORE_15,0,0
POWER_FP_REGFILE_W_CORE_15,0,0
POWER_GP_REGISTER_R_CORE_15,7924,7924
POWER_GP_REGISTER_W_CORE_15,4466,4466
POWER_FP_REGISTER_R_CORE_15,0,0
POWER_FP_REGISTER_W_CORE_15,0,0
POWER_SEGMENT_REGISTER_R_CORE_15,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_15,1008,1008
POWER_CONTROL_REGISTER_R_CORE_15,0,0
POWER_CONTROL_REGISTER_W_CORE_15,0,0
POWER_FLAG_REGISTER_R_CORE_15,0,0
POWER_FLAG_REGISTER_W_CORE_15,0,0
POWER_EXEC_BYPASS_CORE_15,4466,4466
POWER_LOAD_BYPASS_CORE_15,1488,1488
POWER_PIPELINE_CORE_15,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_15,1488,1488
POWER_DCACHE_MISS_BUF_R_TAG_CORE_15,512,512
POWER_DCACHE_MISS_BUF_W_CORE_15,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_15,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_15,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_15,496,496
POWER_DCACHE_LINEFILL_BUF_W_CORE_15,496,496
POWER_L2CACHE_LINEFILL_BUF_W_CORE_15,496,496
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_15,496,496
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_15,496,496
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_15,496,496
POWER_DCACHE_WB_BUF_R_CORE_15,0,0
POWER_L2CACHE_WB_BUF_R_CORE_15,0,0
POWER_DCACHE_WB_BUF_W_CORE_15,0,0
POWER_L2CACHE_WB_BUF_W_CORE_15,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_15,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_15,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_15,0,0
POWER_DCACHE_R_CORE_15,224,224
POWER_L2CACHE_R_CORE_15,0,0
POWER_DCACHE_W_CORE_15,32,32
POWER_L2CACHE_W_CORE_15,0,0
POWER_DCACHE_R_TAG_CORE_15,736,736
POWER_L2CACHE_R_TAG_CORE_15,0,0
POWER_CONST_CACHE_R_CORE_15,0,0
POWER_CONST_CACHE_W_CORE_15,0,0
POWER_CONST_CACHE_R_TAG_CORE_15,0,0
POWER_CONST_CACHE_W_TAG_CORE_15,0,0
POWER_TEXTURE_CACHE_R_CORE_15,0,0
POWER_TEXTURE_CACHE_W_CORE_15,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_15,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_15,0,0
POWER_SHARED_MEM_R_CORE_15,752,752
POWER_SHARED_MEM_W_CORE_15,0,0
POWER_SHARED_MEM_R_TAG_CORE_15,752,752
POWER_SHARED_MEM_W_TAG_CORE_15,0,0
POWER_BLOCK_STATES_R_CORE_16,6125,6125
POWER_BLOCK_STATES_W_CORE_16,6125,6125
POWER_FETCH_QUEUE_R_CORE_16,4466,4466
POWER_FETCH_QUEUE_W_CORE_16,4466,4466
POWER_INST_QUEUE_R_CORE_16,7365,7365
POWER_INST_QUEUE_W_CORE_16,4466,4466
POWER_BR_PRED_R_CORE_16,34,34
POWER_BR_PRED_W_CORE_16,34,34
POWER_RAS_R_CORE_16,128,128
POWER_RAS_W_CORE_16,0,0
POWER_ICACHE_R_CORE_16,4466,4466
POWER_ICACHE_W_CORE_16,3,3
POWER_ICACHE_R_TAG_CORE_16,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_16,0,0
POWER_ICACHE_MISS_BUF_W_CORE_16,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_16,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_16,0,0
POWER_ICACHE_TOT_ACC_CORE_16,0,0
POWER_ICACHE_CONF_CORE_16,0,0
POWER_INST_DECODER_R_CORE_16,4466,4466
POWER_INST_DECODER_W_CORE_16,0,0
POWER_MICRO_OP_SEQ_R_CORE_16,0,0
POWER_MICRO_OP_SEQ_W_CORE_16,0,0
POWER_OPERAND_DECODER_R_CORE_16,4466,4466
POWER_OPERAND_DECODER_W_CORE_16,0,0
POWER_UOP_QUEUE_R_CORE_16,7365,7365
POWER_UOP_QUEUE_W_CORE_16,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_16,0,0
POWER_REG_RENAMING_TABLE_W_CORE_16,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_16,4466,4466
POWER_FREELIST_R_CORE_16,0,0
POWER_FREELIST_W_CORE_16,0,0
POWER_RESERVATION_STATION_R_CORE_16,5680,5680
POWER_RESERVATION_STATION_W_CORE_16,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_16,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_16,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_16,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_16,4466,4466
POWER_PAYLOAD_RAM_R_CORE_16,4466,4466
POWER_PAYLOAD_RAM_W_CORE_16,4466,4466
POWER_EX_ALU_R_CORE_16,3458,3458
POWER_EX_FPU_R_CORE_16,0,0
POWER_EX_MUL_R_CORE_16,0,0
POWER_EX_SFU_R_CORE_16,0,0
POWER_REORDER_BUF_R_CORE_16,0,0
POWER_REORDER_BUF_W_CORE_16,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_16,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_16,4466,4466
POWER_FP_RENAME_R_CORE_16,0,0
POWER_FP_RENAME_W_CORE_16,0,0
POWER_LOAD_QUEUE_R_CORE_16,0,0
POWER_LOAD_QUEUE_W_CORE_16,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_16,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_16,0,0
POWER_STORE_QUEUE_R_CORE_16,0,0
POWER_STORE_QUEUE_W_CORE_16,0,0
POWER_STORE_QUEUE_R_TAG_CORE_16,0,0
POWER_STORE_QUEUE_W_TAG_CORE_16,0,0
POWER_DATA_TLB_R_CORE_16,0,0
POWER_DATA_TLB_W_CORE_16,0,0
POWER_DATA_TLB_R_TAG_CORE_16,0,0
POWER_DATA_TLB_W_TAG_CORE_16,0,0
POWER_INT_REGFILE_R_CORE_16,7924,7924
POWER_INT_REGFILE_W_CORE_16,4466,4466
POWER_FP_REGFILE_R_CORE_16,0,0
POWER_FP_REGFILE_W_CORE_16,0,0
POWER_GP_REGISTER_R_CORE_16,7924,7924
POWER_GP_REGISTER_W_CORE_16,4466,4466
POWER_FP_REGISTER_R_CORE_16,0,0
POWER_FP_REGISTER_W_CORE_16,0,0
POWER_SEGMENT_REGISTER_R_CORE_16,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_16,1008,1008
POWER_CONTROL_REGISTER_R_CORE_16,0,0
POWER_CONTROL_REGISTER_W_CORE_16,0,0
POWER_FLAG_REGISTER_R_CORE_16,0,0
POWER_FLAG_REGISTER_W_CORE_16,0,0
POWER_EXEC_BYPASS_CORE_16,4466,4466
POWER_LOAD_BYPASS_CORE_16,1512,1512
POWER_PIPELINE_CORE_16,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_16,1512,1512
POWER_DCACHE_MISS_BUF_R_TAG_CORE_16,512,512
POWER_DCACHE_MISS_BUF_W_CORE_16,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_16,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_16,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_16,504,504
POWER_DCACHE_LINEFILL_BUF_W_CORE_16,504,504
POWER_L2CACHE_LINEFILL_BUF_W_CORE_16,504,504
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_16,504,504
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_16,504,504
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_16,504,504
POWER_DCACHE_WB_BUF_R_CORE_16,0,0
POWER_L2CACHE_WB_BUF_R_CORE_16,0,0
POWER_DCACHE_WB_BUF_W_CORE_16,0,0
POWER_L2CACHE_WB_BUF_W_CORE_16,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_16,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_16,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_16,0,0
POWER_DCACHE_R_CORE_16,224,224
POWER_L2CACHE_R_CORE_16,0,0
POWER_DCACHE_W_CORE_16,32,32
POWER_L2CACHE_W_CORE_16,0,0
POWER_DCACHE_R_TAG_CORE_16,736,736
POWER_L2CACHE_R_TAG_CORE_16,0,0
POWER_CONST_CACHE_R_CORE_16,0,0
POWER_CONST_CACHE_W_CORE_16,0,0
POWER_CONST_CACHE_R_TAG_CORE_16,0,0
POWER_CONST_CACHE_W_TAG_CORE_16,0,0
POWER_TEXTURE_CACHE_R_CORE_16,0,0
POWER_TEXTURE_CACHE_W_CORE_16,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_16,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_16,0,0
POWER_SHARED_MEM_R_CORE_16,752,752
POWER_SHARED_MEM_W_CORE_16,0,0
POWER_SHARED_MEM_R_TAG_CORE_16,752,752
POWER_SHARED_MEM_W_TAG_CORE_16,0,0
POWER_BLOCK_STATES_R_CORE_17,6215,6215
POWER_BLOCK_STATES_W_CORE_17,6215,6215
POWER_FETCH_QUEUE_R_CORE_17,4466,4466
POWER_FETCH_QUEUE_W_CORE_17,4466,4466
POWER_INST_QUEUE_R_CORE_17,7334,7334
POWER_INST_QUEUE_W_CORE_17,4466,4466
POWER_BR_PRED_R_CORE_17,34,34
POWER_BR_PRED_W_CORE_17,34,34
POWER_RAS_R_CORE_17,128,128
POWER_RAS_W_CORE_17,0,0
POWER_ICACHE_R_CORE_17,4466,4466
POWER_ICACHE_W_CORE_17,3,3
POWER_ICACHE_R_TAG_CORE_17,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_17,0,0
POWER_ICACHE_MISS_BUF_W_CORE_17,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_17,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_17,0,0
POWER_ICACHE_TOT_ACC_CORE_17,0,0
POWER_ICACHE_CONF_CORE_17,0,0
POWER_INST_DECODER_R_CORE_17,4466,4466
POWER_INST_DECODER_W_CORE_17,0,0
POWER_MICRO_OP_SEQ_R_CORE_17,0,0
POWER_MICRO_OP_SEQ_W_CORE_17,0,0
POWER_OPERAND_DECODER_R_CORE_17,4466,4466
POWER_OPERAND_DECODER_W_CORE_17,0,0
POWER_UOP_QUEUE_R_CORE_17,7334,7334
POWER_UOP_QUEUE_W_CORE_17,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_17,0,0
POWER_REG_RENAMING_TABLE_W_CORE_17,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_17,4466,4466
POWER_FREELIST_R_CORE_17,0,0
POWER_FREELIST_W_CORE_17,0,0
POWER_RESERVATION_STATION_R_CORE_17,5667,5667
POWER_RESERVATION_STATION_W_CORE_17,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_17,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_17,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_17,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_17,4466,4466
POWER_PAYLOAD_RAM_R_CORE_17,4466,4466
POWER_PAYLOAD_RAM_W_CORE_17,4466,4466
POWER_EX_ALU_R_CORE_17,3458,3458
POWER_EX_FPU_R_CORE_17,0,0
POWER_EX_MUL_R_CORE_17,0,0
POWER_EX_SFU_R_CORE_17,0,0
POWER_REORDER_BUF_R_CORE_17,0,0
POWER_REORDER_BUF_W_CORE_17,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_17,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_17,4466,4466
POWER_FP_RENAME_R_CORE_17,0,0
POWER_FP_RENAME_W_CORE_17,0,0
POWER_LOAD_QUEUE_R_CORE_17,0,0
POWER_LOAD_QUEUE_W_CORE_17,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_17,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_17,0,0
POWER_STORE_QUEUE_R_CORE_17,0,0
POWER_STORE_QUEUE_W_CORE_17,0,0
POWER_STORE_QUEUE_R_TAG_CORE_17,0,0
POWER_STORE_QUEUE_W_TAG_CORE_17,0,0
POWER_DATA_TLB_R_CORE_17,0,0
POWER_DATA_TLB_W_CORE_17,0,0
POWER_DATA_TLB_R_TAG_CORE_17,0,0
POWER_DATA_TLB_W_TAG_CORE_17,0,0
POWER_INT_REGFILE_R_CORE_17,7924,7924
POWER_INT_REGFILE_W_CORE_17,4466,4466
POWER_FP_REGFILE_R_CORE_17,0,0
POWER_FP_REGFILE_W_CORE_17,0,0
POWER_GP_REGISTER_R_CORE_17,7924,7924
POWER_GP_REGISTER_W_CORE_17,4466,4466
POWER_FP_REGISTER_R_CORE_17,0,0
POWER_FP_REGISTER_W_CORE_17,0,0
POWER_SEGMENT_REGISTER_R_CORE_17,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_17,1008,1008
POWER_CONTROL_REGISTER_R_CORE_17,0,0
POWER_CONTROL_REGISTER_W_CORE_17,0,0
POWER_FLAG_REGISTER_R_CORE_17,0,0
POWER_FLAG_REGISTER_W_CORE_17,0,0
POWER_EXEC_BYPASS_CORE_17,4466,4466
POWER_LOAD_BYPASS_CORE_17,1488,1488
POWER_PIPELINE_CORE_17,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_17,1488,1488
POWER_DCACHE_MISS_BUF_R_TAG_CORE_17,512,512
POWER_DCACHE_MISS_BUF_W_CORE_17,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_17,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_17,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_17,496,496
POWER_DCACHE_LINEFILL_BUF_W_CORE_17,496,496
POWER_L2CACHE_LINEFILL_BUF_W_CORE_17,496,496
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_17,496,496
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_17,496,496
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_17,496,496
POWER_DCACHE_WB_BUF_R_CORE_17,0,0
POWER_L2CACHE_WB_BUF_R_CORE_17,0,0
POWER_DCACHE_WB_BUF_W_CORE_17,0,0
POWER_L2CACHE_WB_BUF_W_CORE_17,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_17,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_17,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_17,0,0
POWER_DCACHE_R_CORE_17,224,224
POWER_L2CACHE_R_CORE_17,0,0
POWER_DCACHE_W_CORE_17,32,32
POWER_L2CACHE_W_CORE_17,0,0
POWER_DCACHE_R_TAG_CORE_17,736,736
POWER_L2CACHE_R_TAG_CORE_17,0,0
POWER_CONST_CACHE_R_CORE_17,0,0
POWER_CONST_CACHE_W_CORE_17,0,0
POWER_CONST_CACHE_R_TAG_CORE_17,0,0
POWER_CONST_CACHE_W_TAG_CORE_17,0,0
POWER_TEXTURE_CACHE_R_CORE_17,0,0
POWER_TEXTURE_CACHE_W_CORE_17,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_17,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_17,0,0
POWER_SHARED_MEM_R_CORE_17,752,752
POWER_SHARED_MEM_W_CORE_17,0,0
POWER_SHARED_MEM_R_TAG_CORE_17,752,752
POWER_SHARED_MEM_W_TAG_CORE_17,0,0
POWER_BLOCK_STATES_R_CORE_18,6257,6257
POWER_BLOCK_STATES_W_CORE_18,6257,6257
POWER_FETCH_QUEUE_R_CORE_18,4466,4466
POWER_FETCH_QUEUE_W_CORE_18,4466,4466
POWER_INST_QUEUE_R_CORE_18,7352,7352
POWER_INST_QUEUE_W_CORE_18,4466,4466
POWER_BR_PRED_R_CORE_18,34,34
POWER_BR_PRED_W_CORE_18,34,34
POWER_RAS_R_CORE_18,128,128
POWER_RAS_W_CORE_18,0,0
POWER_ICACHE_R_CORE_18,4466,4466
POWER_ICACHE_W_CORE_18,3,3
POWER_ICACHE_R_TAG_CORE_18,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_18,0,0
POWER_ICACHE_MISS_BUF_W_CORE_18,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_18,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_18,0,0
POWER_ICACHE_TOT_ACC_CORE_18,0,0
POWER_ICACHE_CONF_CORE_18,0,0
POWER_INST_DECODER_R_CORE_18,4466,4466
POWER_INST_DECODER_W_CORE_18,0,0
POWER_MICRO_OP_SEQ_R_CORE_18,0,0
POWER_MICRO_OP_SEQ_W_CORE_18,0,0
POWER_OPERAND_DECODER_R_CORE_18,4466,4466
POWER_OPERAND_DECODER_W_CORE_18,0,0
POWER_UOP_QUEUE_R_CORE_18,7352,7352
POWER_UOP_QUEUE_W_CORE_18,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_18,0,0
POWER_REG_RENAMING_TABLE_W_CORE_18,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_18,4466,4466
POWER_FREELIST_R_CORE_18,0,0
POWER_FREELIST_W_CORE_18,0,0
POWER_RESERVATION_STATION_R_CORE_18,5667,5667
POWER_RESERVATION_STATION_W_CORE_18,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_18,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_18,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_18,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_18,4466,4466
POWER_PAYLOAD_RAM_R_CORE_18,4466,4466
POWER_PAYLOAD_RAM_W_CORE_18,4466,4466
POWER_EX_ALU_R_CORE_18,3458,3458
POWER_EX_FPU_R_CORE_18,0,0
POWER_EX_MUL_R_CORE_18,0,0
POWER_EX_SFU_R_CORE_18,0,0
POWER_REORDER_BUF_R_CORE_18,0,0
POWER_REORDER_BUF_W_CORE_18,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_18,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_18,4466,4466
POWER_FP_RENAME_R_CORE_18,0,0
POWER_FP_RENAME_W_CORE_18,0,0
POWER_LOAD_QUEUE_R_CORE_18,0,0
POWER_LOAD_QUEUE_W_CORE_18,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_18,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_18,0,0
POWER_STORE_QUEUE_R_CORE_18,0,0
POWER_STORE_QUEUE_W_CORE_18,0,0
POWER_STORE_QUEUE_R_TAG_CORE_18,0,0
POWER_STORE_QUEUE_W_TAG_CORE_18,0,0
POWER_DATA_TLB_R_CORE_18,0,0
POWER_DATA_TLB_W_CORE_18,0,0
POWER_DATA_TLB_R_TAG_CORE_18,0,0
POWER_DATA_TLB_W_TAG_CORE_18,0,0
POWER_INT_REGFILE_R_CORE_18,7924,7924
POWER_INT_REGFILE_W_CORE_18,4466,4466
POWER_FP_REGFILE_R_CORE_18,0,0
POWER_FP_REGFILE_W_CORE_18,0,0
POWER_GP_REGISTER_R_CORE_18,7924,7924
POWER_GP_REGISTER_W_CORE_18,4466,4466
POWER_FP_REGISTER_R_CORE_18,0,0
POWER_FP_REGISTER_W_CORE_18,0,0
POWER_SEGMENT_REGISTER_R_CORE_18,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_18,1008,1008
POWER_CONTROL_REGISTER_R_CORE_18,0,0
POWER_CONTROL_REGISTER_W_CORE_18,0,0
POWER_FLAG_REGISTER_R_CORE_18,0,0
POWER_FLAG_REGISTER_W_CORE_18,0,0
POWER_EXEC_BYPASS_CORE_18,4466,4466
POWER_LOAD_BYPASS_CORE_18,1488,1488
POWER_PIPELINE_CORE_18,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_18,1488,1488
POWER_DCACHE_MISS_BUF_R_TAG_CORE_18,512,512
POWER_DCACHE_MISS_BUF_W_CORE_18,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_18,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_18,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_18,496,496
POWER_DCACHE_LINEFILL_BUF_W_CORE_18,496,496
POWER_L2CACHE_LINEFILL_BUF_W_CORE_18,496,496
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_18,496,496
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_18,496,496
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_18,496,496
POWER_DCACHE_WB_BUF_R_CORE_18,0,0
POWER_L2CACHE_WB_BUF_R_CORE_18,0,0
POWER_DCACHE_WB_BUF_W_CORE_18,0,0
POWER_L2CACHE_WB_BUF_W_CORE_18,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_18,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_18,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_18,0,0
POWER_DCACHE_R_CORE_18,224,224
POWER_L2CACHE_R_CORE_18,0,0
POWER_DCACHE_W_CORE_18,32,32
POWER_L2CACHE_W_CORE_18,0,0
POWER_DCACHE_R_TAG_CORE_18,736,736
POWER_L2CACHE_R_TAG_CORE_18,0,0
POWER_CONST_CACHE_R_CORE_18,0,0
POWER_CONST_CACHE_W_CORE_18,0,0
POWER_CONST_CACHE_R_TAG_CORE_18,0,0
POWER_CONST_CACHE_W_TAG_CORE_18,0,0
POWER_TEXTURE_CACHE_R_CORE_18,0,0
POWER_TEXTURE_CACHE_W_CORE_18,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_18,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_18,0,0
POWER_SHARED_MEM_R_CORE_18,752,752
POWER_SHARED_MEM_W_CORE_18,0,0
POWER_SHARED_MEM_R_TAG_CORE_18,752,752
POWER_SHARED_MEM_W_TAG_CORE_18,0,0
POWER_BLOCK_STATES_R_CORE_19,6323,6323
POWER_BLOCK_STATES_W_CORE_19,6323,6323
POWER_FETCH_QUEUE_R_CORE_19,4466,4466
POWER_FETCH_QUEUE_W_CORE_19,4466,4466
POWER_INST_QUEUE_R_CORE_19,7350,7350
POWER_INST_QUEUE_W_CORE_19,4466,4466
POWER_BR_PRED_R_CORE_19,34,34
POWER_BR_PRED_W_CORE_19,34,34
POWER_RAS_R_CORE_19,128,128
POWER_RAS_W_CORE_19,0,0
POWER_ICACHE_R_CORE_19,4466,4466
POWER_ICACHE_W_CORE_19,3,3
POWER_ICACHE_R_TAG_CORE_19,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_19,0,0
POWER_ICACHE_MISS_BUF_W_CORE_19,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_19,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_19,0,0
POWER_ICACHE_TOT_ACC_CORE_19,0,0
POWER_ICACHE_CONF_CORE_19,0,0
POWER_INST_DECODER_R_CORE_19,4466,4466
POWER_INST_DECODER_W_CORE_19,0,0
POWER_MICRO_OP_SEQ_R_CORE_19,0,0
POWER_MICRO_OP_SEQ_W_CORE_19,0,0
POWER_OPERAND_DECODER_R_CORE_19,4466,4466
POWER_OPERAND_DECODER_W_CORE_19,0,0
POWER_UOP_QUEUE_R_CORE_19,7350,7350
POWER_UOP_QUEUE_W_CORE_19,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_19,0,0
POWER_REG_RENAMING_TABLE_W_CORE_19,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_19,4466,4466
POWER_FREELIST_R_CORE_19,0,0
POWER_FREELIST_W_CORE_19,0,0
POWER_RESERVATION_STATION_R_CORE_19,5683,5683
POWER_RESERVATION_STATION_W_CORE_19,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_19,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_19,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_19,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_19,4466,4466
POWER_PAYLOAD_RAM_R_CORE_19,4466,4466
POWER_PAYLOAD_RAM_W_CORE_19,4466,4466
POWER_EX_ALU_R_CORE_19,3458,3458
POWER_EX_FPU_R_CORE_19,0,0
POWER_EX_MUL_R_CORE_19,0,0
POWER_EX_SFU_R_CORE_19,0,0
POWER_REORDER_BUF_R_CORE_19,0,0
POWER_REORDER_BUF_W_CORE_19,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_19,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_19,4466,4466
POWER_FP_RENAME_R_CORE_19,0,0
POWER_FP_RENAME_W_CORE_19,0,0
POWER_LOAD_QUEUE_R_CORE_19,0,0
POWER_LOAD_QUEUE_W_CORE_19,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_19,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_19,0,0
POWER_STORE_QUEUE_R_CORE_19,0,0
POWER_STORE_QUEUE_W_CORE_19,0,0
POWER_STORE_QUEUE_R_TAG_CORE_19,0,0
POWER_STORE_QUEUE_W_TAG_CORE_19,0,0
POWER_DATA_TLB_R_CORE_19,0,0
POWER_DATA_TLB_W_CORE_19,0,0
POWER_DATA_TLB_R_TAG_CORE_19,0,0
POWER_DATA_TLB_W_TAG_CORE_19,0,0
POWER_INT_REGFILE_R_CORE_19,7924,7924
POWER_INT_REGFILE_W_CORE_19,4466,4466
POWER_FP_REGFILE_R_CORE_19,0,0
POWER_FP_REGFILE_W_CORE_19,0,0
POWER_GP_REGISTER_R_CORE_19,7924,7924
POWER_GP_REGISTER_W_CORE_19,4466,4466
POWER_FP_REGISTER_R_CORE_19,0,0
POWER_FP_REGISTER_W_CORE_19,0,0
POWER_SEGMENT_REGISTER_R_CORE_19,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_19,1008,1008
POWER_CONTROL_REGISTER_R_CORE_19,0,0
POWER_CONTROL_REGISTER_W_CORE_19,0,0
POWER_FLAG_REGISTER_R_CORE_19,0,0
POWER_FLAG_REGISTER_W_CORE_19,0,0
POWER_EXEC_BYPASS_CORE_19,4466,4466
POWER_LOAD_BYPASS_CORE_19,1446,1446
POWER_PIPELINE_CORE_19,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_19,1446,1446
POWER_DCACHE_MISS_BUF_R_TAG_CORE_19,512,512
POWER_DCACHE_MISS_BUF_W_CORE_19,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_19,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_19,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_19,482,482
POWER_DCACHE_LINEFILL_BUF_W_CORE_19,482,482
POWER_L2CACHE_LINEFILL_BUF_W_CORE_19,482,482
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_19,482,482
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_19,482,482
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_19,482,482
POWER_DCACHE_WB_BUF_R_CORE_19,0,0
POWER_L2CACHE_WB_BUF_R_CORE_19,0,0
POWER_DCACHE_WB_BUF_W_CORE_19,0,0
POWER_L2CACHE_WB_BUF_W_CORE_19,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_19,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_19,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_19,0,0
POWER_DCACHE_R_CORE_19,224,224
POWER_L2CACHE_R_CORE_19,0,0
POWER_DCACHE_W_CORE_19,32,32
POWER_L2CACHE_W_CORE_19,0,0
POWER_DCACHE_R_TAG_CORE_19,736,736
POWER_L2CACHE_R_TAG_CORE_19,0,0
POWER_CONST_CACHE_R_CORE_19,0,0
POWER_CONST_CACHE_W_CORE_19,0,0
POWER_CONST_CACHE_R_TAG_CORE_19,0,0
POWER_CONST_CACHE_W_TAG_CORE_19,0,0
POWER_TEXTURE_CACHE_R_CORE_19,0,0
POWER_TEXTURE_CACHE_W_CORE_19,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_19,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_19,0,0
POWER_SHARED_MEM_R_CORE_19,752,752
POWER_SHARED_MEM_W_CORE_19,0,0
POWER_SHARED_MEM_R_TAG_CORE_19,752,752
POWER_SHARED_MEM_W_TAG_CORE_19,0,0
POWER_BLOCK_STATES_R_CORE_20,6319,6319
POWER_BLOCK_STATES_W_CORE_20,6319,6319
POWER_FETCH_QUEUE_R_CORE_20,4466,4466
POWER_FETCH_QUEUE_W_CORE_20,4466,4466
POWER_INST_QUEUE_R_CORE_20,7338,7338
POWER_INST_QUEUE_W_CORE_20,4466,4466
POWER_BR_PRED_R_CORE_20,34,34
POWER_BR_PRED_W_CORE_20,34,34
POWER_RAS_R_CORE_20,128,128
POWER_RAS_W_CORE_20,0,0
POWER_ICACHE_R_CORE_20,4466,4466
POWER_ICACHE_W_CORE_20,3,3
POWER_ICACHE_R_TAG_CORE_20,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_20,0,0
POWER_ICACHE_MISS_BUF_W_CORE_20,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_20,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_20,0,0
POWER_ICACHE_TOT_ACC_CORE_20,0,0
POWER_ICACHE_CONF_CORE_20,0,0
POWER_INST_DECODER_R_CORE_20,4466,4466
POWER_INST_DECODER_W_CORE_20,0,0
POWER_MICRO_OP_SEQ_R_CORE_20,0,0
POWER_MICRO_OP_SEQ_W_CORE_20,0,0
POWER_OPERAND_DECODER_R_CORE_20,4466,4466
POWER_OPERAND_DECODER_W_CORE_20,0,0
POWER_UOP_QUEUE_R_CORE_20,7338,7338
POWER_UOP_QUEUE_W_CORE_20,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_20,0,0
POWER_REG_RENAMING_TABLE_W_CORE_20,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_20,4466,4466
POWER_FREELIST_R_CORE_20,0,0
POWER_FREELIST_W_CORE_20,0,0
POWER_RESERVATION_STATION_R_CORE_20,5655,5655
POWER_RESERVATION_STATION_W_CORE_20,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_20,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_20,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_20,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_20,4466,4466
POWER_PAYLOAD_RAM_R_CORE_20,4466,4466
POWER_PAYLOAD_RAM_W_CORE_20,4466,4466
POWER_EX_ALU_R_CORE_20,3458,3458
POWER_EX_FPU_R_CORE_20,0,0
POWER_EX_MUL_R_CORE_20,0,0
POWER_EX_SFU_R_CORE_20,0,0
POWER_REORDER_BUF_R_CORE_20,0,0
POWER_REORDER_BUF_W_CORE_20,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_20,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_20,4466,4466
POWER_FP_RENAME_R_CORE_20,0,0
POWER_FP_RENAME_W_CORE_20,0,0
POWER_LOAD_QUEUE_R_CORE_20,0,0
POWER_LOAD_QUEUE_W_CORE_20,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_20,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_20,0,0
POWER_STORE_QUEUE_R_CORE_20,0,0
POWER_STORE_QUEUE_W_CORE_20,0,0
POWER_STORE_QUEUE_R_TAG_CORE_20,0,0
POWER_STORE_QUEUE_W_TAG_CORE_20,0,0
POWER_DATA_TLB_R_CORE_20,0,0
POWER_DATA_TLB_W_CORE_20,0,0
POWER_DATA_TLB_R_TAG_CORE_20,0,0
POWER_DATA_TLB_W_TAG_CORE_20,0,0
POWER_INT_REGFILE_R_CORE_20,7924,7924
POWER_INT_REGFILE_W_CORE_20,4466,4466
POWER_FP_REGFILE_R_CORE_20,0,0
POWER_FP_REGFILE_W_CORE_20,0,0
POWER_GP_REGISTER_R_CORE_20,7924,7924
POWER_GP_REGISTER_W_CORE_20,4466,4466
POWER_FP_REGISTER_R_CORE_20,0,0
POWER_FP_REGISTER_W_CORE_20,0,0
POWER_SEGMENT_REGISTER_R_CORE_20,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_20,1008,1008
POWER_CONTROL_REGISTER_R_CORE_20,0,0
POWER_CONTROL_REGISTER_W_CORE_20,0,0
POWER_FLAG_REGISTER_R_CORE_20,0,0
POWER_FLAG_REGISTER_W_CORE_20,0,0
POWER_EXEC_BYPASS_CORE_20,4466,4466
POWER_LOAD_BYPASS_CORE_20,1536,1536
POWER_PIPELINE_CORE_20,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_20,1536,1536
POWER_DCACHE_MISS_BUF_R_TAG_CORE_20,512,512
POWER_DCACHE_MISS_BUF_W_CORE_20,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_20,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_20,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_20,512,512
POWER_DCACHE_LINEFILL_BUF_W_CORE_20,512,512
POWER_L2CACHE_LINEFILL_BUF_W_CORE_20,512,512
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_20,512,512
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_20,512,512
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_20,512,512
POWER_DCACHE_WB_BUF_R_CORE_20,0,0
POWER_L2CACHE_WB_BUF_R_CORE_20,0,0
POWER_DCACHE_WB_BUF_W_CORE_20,0,0
POWER_L2CACHE_WB_BUF_W_CORE_20,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_20,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_20,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_20,0,0
POWER_DCACHE_R_CORE_20,224,224
POWER_L2CACHE_R_CORE_20,0,0
POWER_DCACHE_W_CORE_20,32,32
POWER_L2CACHE_W_CORE_20,0,0
POWER_DCACHE_R_TAG_CORE_20,736,736
POWER_L2CACHE_R_TAG_CORE_20,0,0
POWER_CONST_CACHE_R_CORE_20,0,0
POWER_CONST_CACHE_W_CORE_20,0,0
POWER_CONST_CACHE_R_TAG_CORE_20,0,0
POWER_CONST_CACHE_W_TAG_CORE_20,0,0
POWER_TEXTURE_CACHE_R_CORE_20,0,0
POWER_TEXTURE_CACHE_W_CORE_20,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_20,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_20,0,0
POWER_SHARED_MEM_R_CORE_20,752,752
POWER_SHARED_MEM_W_CORE_20,0,0
POWER_SHARED_MEM_R_TAG_CORE_20,752,752
POWER_SHARED_MEM_W_TAG_CORE_20,0,0
POWER_BLOCK_STATES_R_CORE_21,6417,6417
POWER_BLOCK_STATES_W_CORE_21,6417,6417
POWER_FETCH_QUEUE_R_CORE_21,4466,4466
POWER_FETCH_QUEUE_W_CORE_21,4466,4466
POWER_INST_QUEUE_R_CORE_21,7357,7357
POWER_INST_QUEUE_W_CORE_21,4466,4466
POWER_BR_PRED_R_CORE_21,34,34
POWER_BR_PRED_W_CORE_21,34,34
POWER_RAS_R_CORE_21,128,128
POWER_RAS_W_CORE_21,0,0
POWER_ICACHE_R_CORE_21,4466,4466
POWER_ICACHE_W_CORE_21,3,3
POWER_ICACHE_R_TAG_CORE_21,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_21,0,0
POWER_ICACHE_MISS_BUF_W_CORE_21,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_21,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_21,0,0
POWER_ICACHE_TOT_ACC_CORE_21,0,0
POWER_ICACHE_CONF_CORE_21,0,0
POWER_INST_DECODER_R_CORE_21,4466,4466
POWER_INST_DECODER_W_CORE_21,0,0
POWER_MICRO_OP_SEQ_R_CORE_21,0,0
POWER_MICRO_OP_SEQ_W_CORE_21,0,0
POWER_OPERAND_DECODER_R_CORE_21,4466,4466
POWER_OPERAND_DECODER_W_CORE_21,0,0
POWER_UOP_QUEUE_R_CORE_21,7357,7357
POWER_UOP_QUEUE_W_CORE_21,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_21,0,0
POWER_REG_RENAMING_TABLE_W_CORE_21,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_21,4466,4466
POWER_FREELIST_R_CORE_21,0,0
POWER_FREELIST_W_CORE_21,0,0
POWER_RESERVATION_STATION_R_CORE_21,5655,5655
POWER_RESERVATION_STATION_W_CORE_21,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_21,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_21,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_21,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_21,4466,4466
POWER_PAYLOAD_RAM_R_CORE_21,4466,4466
POWER_PAYLOAD_RAM_W_CORE_21,4466,4466
POWER_EX_ALU_R_CORE_21,3458,3458
POWER_EX_FPU_R_CORE_21,0,0
POWER_EX_MUL_R_CORE_21,0,0
POWER_EX_SFU_R_CORE_21,0,0
POWER_REORDER_BUF_R_CORE_21,0,0
POWER_REORDER_BUF_W_CORE_21,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_21,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_21,4466,4466
POWER_FP_RENAME_R_CORE_21,0,0
POWER_FP_RENAME_W_CORE_21,0,0
POWER_LOAD_QUEUE_R_CORE_21,0,0
POWER_LOAD_QUEUE_W_CORE_21,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_21,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_21,0,0
POWER_STORE_QUEUE_R_CORE_21,0,0
POWER_STORE_QUEUE_W_CORE_21,0,0
POWER_STORE_QUEUE_R_TAG_CORE_21,0,0
POWER_STORE_QUEUE_W_TAG_CORE_21,0,0
POWER_DATA_TLB_R_CORE_21,0,0
POWER_DATA_TLB_W_CORE_21,0,0
POWER_DATA_TLB_R_TAG_CORE_21,0,0
POWER_DATA_TLB_W_TAG_CORE_21,0,0
POWER_INT_REGFILE_R_CORE_21,7924,7924
POWER_INT_REGFILE_W_CORE_21,4466,4466
POWER_FP_REGFILE_R_CORE_21,0,0
POWER_FP_REGFILE_W_CORE_21,0,0
POWER_GP_REGISTER_R_CORE_21,7924,7924
POWER_GP_REGISTER_W_CORE_21,4466,4466
POWER_FP_REGISTER_R_CORE_21,0,0
POWER_FP_REGISTER_W_CORE_21,0,0
POWER_SEGMENT_REGISTER_R_CORE_21,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_21,1008,1008
POWER_CONTROL_REGISTER_R_CORE_21,0,0
POWER_CONTROL_REGISTER_W_CORE_21,0,0
POWER_FLAG_REGISTER_R_CORE_21,0,0
POWER_FLAG_REGISTER_W_CORE_21,0,0
POWER_EXEC_BYPASS_CORE_21,4466,4466
POWER_LOAD_BYPASS_CORE_21,1464,1464
POWER_PIPELINE_CORE_21,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_21,1464,1464
POWER_DCACHE_MISS_BUF_R_TAG_CORE_21,512,512
POWER_DCACHE_MISS_BUF_W_CORE_21,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_21,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_21,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_21,488,488
POWER_DCACHE_LINEFILL_BUF_W_CORE_21,488,488
POWER_L2CACHE_LINEFILL_BUF_W_CORE_21,488,488
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_21,488,488
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_21,488,488
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_21,488,488
POWER_DCACHE_WB_BUF_R_CORE_21,0,0
POWER_L2CACHE_WB_BUF_R_CORE_21,0,0
POWER_DCACHE_WB_BUF_W_CORE_21,0,0
POWER_L2CACHE_WB_BUF_W_CORE_21,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_21,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_21,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_21,0,0
POWER_DCACHE_R_CORE_21,224,224
POWER_L2CACHE_R_CORE_21,0,0
POWER_DCACHE_W_CORE_21,32,32
POWER_L2CACHE_W_CORE_21,0,0
POWER_DCACHE_R_TAG_CORE_21,736,736
POWER_L2CACHE_R_TAG_CORE_21,0,0
POWER_CONST_CACHE_R_CORE_21,0,0
POWER_CONST_CACHE_W_CORE_21,0,0
POWER_CONST_CACHE_R_TAG_CORE_21,0,0
POWER_CONST_CACHE_W_TAG_CORE_21,0,0
POWER_TEXTURE_CACHE_R_CORE_21,0,0
POWER_TEXTURE_CACHE_W_CORE_21,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_21,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_21,0,0
POWER_SHARED_MEM_R_CORE_21,752,752
POWER_SHARED_MEM_W_CORE_21,0,0
POWER_SHARED_MEM_R_TAG_CORE_21,752,752
POWER_SHARED_MEM_W_TAG_CORE_21,0,0
POWER_BLOCK_STATES_R_CORE_22,6983,6983
POWER_BLOCK_STATES_W_CORE_22,6983,6983
POWER_FETCH_QUEUE_R_CORE_22,4466,4466
POWER_FETCH_QUEUE_W_CORE_22,4466,4466
POWER_INST_QUEUE_R_CORE_22,7359,7359
POWER_INST_QUEUE_W_CORE_22,4466,4466
POWER_BR_PRED_R_CORE_22,34,34
POWER_BR_PRED_W_CORE_22,34,34
POWER_RAS_R_CORE_22,128,128
POWER_RAS_W_CORE_22,0,0
POWER_ICACHE_R_CORE_22,4466,4466
POWER_ICACHE_W_CORE_22,3,3
POWER_ICACHE_R_TAG_CORE_22,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_22,0,0
POWER_ICACHE_MISS_BUF_W_CORE_22,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_22,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_22,0,0
POWER_ICACHE_TOT_ACC_CORE_22,0,0
POWER_ICACHE_CONF_CORE_22,0,0
POWER_INST_DECODER_R_CORE_22,4466,4466
POWER_INST_DECODER_W_CORE_22,0,0
POWER_MICRO_OP_SEQ_R_CORE_22,0,0
POWER_MICRO_OP_SEQ_W_CORE_22,0,0
POWER_OPERAND_DECODER_R_CORE_22,4466,4466
POWER_OPERAND_DECODER_W_CORE_22,0,0
POWER_UOP_QUEUE_R_CORE_22,7359,7359
POWER_UOP_QUEUE_W_CORE_22,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_22,0,0
POWER_REG_RENAMING_TABLE_W_CORE_22,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_22,4466,4466
POWER_FREELIST_R_CORE_22,0,0
POWER_FREELIST_W_CORE_22,0,0
POWER_RESERVATION_STATION_R_CORE_22,5692,5692
POWER_RESERVATION_STATION_W_CORE_22,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_22,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_22,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_22,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_22,4466,4466
POWER_PAYLOAD_RAM_R_CORE_22,4466,4466
POWER_PAYLOAD_RAM_W_CORE_22,4466,4466
POWER_EX_ALU_R_CORE_22,3458,3458
POWER_EX_FPU_R_CORE_22,0,0
POWER_EX_MUL_R_CORE_22,0,0
POWER_EX_SFU_R_CORE_22,0,0
POWER_REORDER_BUF_R_CORE_22,0,0
POWER_REORDER_BUF_W_CORE_22,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_22,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_22,4466,4466
POWER_FP_RENAME_R_CORE_22,0,0
POWER_FP_RENAME_W_CORE_22,0,0
POWER_LOAD_QUEUE_R_CORE_22,0,0
POWER_LOAD_QUEUE_W_CORE_22,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_22,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_22,0,0
POWER_STORE_QUEUE_R_CORE_22,0,0
POWER_STORE_QUEUE_W_CORE_22,0,0
POWER_STORE_QUEUE_R_TAG_CORE_22,0,0
POWER_STORE_QUEUE_W_TAG_CORE_22,0,0
POWER_DATA_TLB_R_CORE_22,0,0
POWER_DATA_TLB_W_CORE_22,0,0
POWER_DATA_TLB_R_TAG_CORE_22,0,0
POWER_DATA_TLB_W_TAG_CORE_22,0,0
POWER_INT_REGFILE_R_CORE_22,7924,7924
POWER_INT_REGFILE_W_CORE_22,4466,4466
POWER_FP_REGFILE_R_CORE_22,0,0
POWER_FP_REGFILE_W_CORE_22,0,0
POWER_GP_REGISTER_R_CORE_22,7924,7924
POWER_GP_REGISTER_W_CORE_22,4466,4466
POWER_FP_REGISTER_R_CORE_22,0,0
POWER_FP_REGISTER_W_CORE_22,0,0
POWER_SEGMENT_REGISTER_R_CORE_22,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_22,1008,1008
POWER_CONTROL_REGISTER_R_CORE_22,0,0
POWER_CONTROL_REGISTER_W_CORE_22,0,0
POWER_FLAG_REGISTER_R_CORE_22,0,0
POWER_FLAG_REGISTER_W_CORE_22,0,0
POWER_EXEC_BYPASS_CORE_22,4466,4466
POWER_LOAD_BYPASS_CORE_22,1512,1512
POWER_PIPELINE_CORE_22,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_22,1512,1512
POWER_DCACHE_MISS_BUF_R_TAG_CORE_22,512,512
POWER_DCACHE_MISS_BUF_W_CORE_22,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_22,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_22,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_22,504,504
POWER_DCACHE_LINEFILL_BUF_W_CORE_22,504,504
POWER_L2CACHE_LINEFILL_BUF_W_CORE_22,504,504
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_22,504,504
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_22,504,504
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_22,504,504
POWER_DCACHE_WB_BUF_R_CORE_22,0,0
POWER_L2CACHE_WB_BUF_R_CORE_22,0,0
POWER_DCACHE_WB_BUF_W_CORE_22,0,0
POWER_L2CACHE_WB_BUF_W_CORE_22,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_22,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_22,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_22,0,0
POWER_DCACHE_R_CORE_22,224,224
POWER_L2CACHE_R_CORE_22,0,0
POWER_DCACHE_W_CORE_22,32,32
POWER_L2CACHE_W_CORE_22,0,0
POWER_DCACHE_R_TAG_CORE_22,736,736
POWER_L2CACHE_R_TAG_CORE_22,0,0
POWER_CONST_CACHE_R_CORE_22,0,0
POWER_CONST_CACHE_W_CORE_22,0,0
POWER_CONST_CACHE_R_TAG_CORE_22,0,0
POWER_CONST_CACHE_W_TAG_CORE_22,0,0
POWER_TEXTURE_CACHE_R_CORE_22,0,0
POWER_TEXTURE_CACHE_W_CORE_22,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_22,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_22,0,0
POWER_SHARED_MEM_R_CORE_22,752,752
POWER_SHARED_MEM_W_CORE_22,0,0
POWER_SHARED_MEM_R_TAG_CORE_22,752,752
POWER_SHARED_MEM_W_TAG_CORE_22,0,0
POWER_BLOCK_STATES_R_CORE_23,6973,6973
POWER_BLOCK_STATES_W_CORE_23,6973,6973
POWER_FETCH_QUEUE_R_CORE_23,4466,4466
POWER_FETCH_QUEUE_W_CORE_23,4466,4466
POWER_INST_QUEUE_R_CORE_23,7339,7339
POWER_INST_QUEUE_W_CORE_23,4466,4466
POWER_BR_PRED_R_CORE_23,34,34
POWER_BR_PRED_W_CORE_23,34,34
POWER_RAS_R_CORE_23,128,128
POWER_RAS_W_CORE_23,0,0
POWER_ICACHE_R_CORE_23,4466,4466
POWER_ICACHE_W_CORE_23,3,3
POWER_ICACHE_R_TAG_CORE_23,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_23,0,0
POWER_ICACHE_MISS_BUF_W_CORE_23,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_23,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_23,0,0
POWER_ICACHE_TOT_ACC_CORE_23,0,0
POWER_ICACHE_CONF_CORE_23,0,0
POWER_INST_DECODER_R_CORE_23,4466,4466
POWER_INST_DECODER_W_CORE_23,0,0
POWER_MICRO_OP_SEQ_R_CORE_23,0,0
POWER_MICRO_OP_SEQ_W_CORE_23,0,0
POWER_OPERAND_DECODER_R_CORE_23,4466,4466
POWER_OPERAND_DECODER_W_CORE_23,0,0
POWER_UOP_QUEUE_R_CORE_23,7339,7339
POWER_UOP_QUEUE_W_CORE_23,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_23,0,0
POWER_REG_RENAMING_TABLE_W_CORE_23,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_23,4466,4466
POWER_FREELIST_R_CORE_23,0,0
POWER_FREELIST_W_CORE_23,0,0
POWER_RESERVATION_STATION_R_CORE_23,5685,5685
POWER_RESERVATION_STATION_W_CORE_23,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_23,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_23,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_23,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_23,4466,4466
POWER_PAYLOAD_RAM_R_CORE_23,4466,4466
POWER_PAYLOAD_RAM_W_CORE_23,4466,4466
POWER_EX_ALU_R_CORE_23,3458,3458
POWER_EX_FPU_R_CORE_23,0,0
POWER_EX_MUL_R_CORE_23,0,0
POWER_EX_SFU_R_CORE_23,0,0
POWER_REORDER_BUF_R_CORE_23,0,0
POWER_REORDER_BUF_W_CORE_23,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_23,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_23,4466,4466
POWER_FP_RENAME_R_CORE_23,0,0
POWER_FP_RENAME_W_CORE_23,0,0
POWER_LOAD_QUEUE_R_CORE_23,0,0
POWER_LOAD_QUEUE_W_CORE_23,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_23,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_23,0,0
POWER_STORE_QUEUE_R_CORE_23,0,0
POWER_STORE_QUEUE_W_CORE_23,0,0
POWER_STORE_QUEUE_R_TAG_CORE_23,0,0
POWER_STORE_QUEUE_W_TAG_CORE_23,0,0
POWER_DATA_TLB_R_CORE_23,0,0
POWER_DATA_TLB_W_CORE_23,0,0
POWER_DATA_TLB_R_TAG_CORE_23,0,0
POWER_DATA_TLB_W_TAG_CORE_23,0,0
POWER_INT_REGFILE_R_CORE_23,7924,7924
POWER_INT_REGFILE_W_CORE_23,4466,4466
POWER_FP_REGFILE_R_CORE_23,0,0
POWER_FP_REGFILE_W_CORE_23,0,0
POWER_GP_REGISTER_R_CORE_23,7924,7924
POWER_GP_REGISTER_W_CORE_23,4466,4466
POWER_FP_REGISTER_R_CORE_23,0,0
POWER_FP_REGISTER_W_CORE_23,0,0
POWER_SEGMENT_REGISTER_R_CORE_23,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_23,1008,1008
POWER_CONTROL_REGISTER_R_CORE_23,0,0
POWER_CONTROL_REGISTER_W_CORE_23,0,0
POWER_FLAG_REGISTER_R_CORE_23,0,0
POWER_FLAG_REGISTER_W_CORE_23,0,0
POWER_EXEC_BYPASS_CORE_23,4466,4466
POWER_LOAD_BYPASS_CORE_23,1440,1440
POWER_PIPELINE_CORE_23,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_23,1440,1440
POWER_DCACHE_MISS_BUF_R_TAG_CORE_23,512,512
POWER_DCACHE_MISS_BUF_W_CORE_23,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_23,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_23,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_23,480,480
POWER_DCACHE_LINEFILL_BUF_W_CORE_23,480,480
POWER_L2CACHE_LINEFILL_BUF_W_CORE_23,480,480
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_23,480,480
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_23,480,480
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_23,480,480
POWER_DCACHE_WB_BUF_R_CORE_23,0,0
POWER_L2CACHE_WB_BUF_R_CORE_23,0,0
POWER_DCACHE_WB_BUF_W_CORE_23,0,0
POWER_L2CACHE_WB_BUF_W_CORE_23,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_23,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_23,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_23,0,0
POWER_DCACHE_R_CORE_23,224,224
POWER_L2CACHE_R_CORE_23,0,0
POWER_DCACHE_W_CORE_23,32,32
POWER_L2CACHE_W_CORE_23,0,0
POWER_DCACHE_R_TAG_CORE_23,736,736
POWER_L2CACHE_R_TAG_CORE_23,0,0
POWER_CONST_CACHE_R_CORE_23,0,0
POWER_CONST_CACHE_W_CORE_23,0,0
POWER_CONST_CACHE_R_TAG_CORE_23,0,0
POWER_CONST_CACHE_W_TAG_CORE_23,0,0
POWER_TEXTURE_CACHE_R_CORE_23,0,0
POWER_TEXTURE_CACHE_W_CORE_23,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_23,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_23,0,0
POWER_SHARED_MEM_R_CORE_23,752,752
POWER_SHARED_MEM_W_CORE_23,0,0
POWER_SHARED_MEM_R_TAG_CORE_23,752,752
POWER_SHARED_MEM_W_TAG_CORE_23,0,0
POWER_BLOCK_STATES_R_CORE_24,6129,6129
POWER_BLOCK_STATES_W_CORE_24,6129,6129
POWER_FETCH_QUEUE_R_CORE_24,4466,4466
POWER_FETCH_QUEUE_W_CORE_24,4466,4466
POWER_INST_QUEUE_R_CORE_24,7350,7350
POWER_INST_QUEUE_W_CORE_24,4466,4466
POWER_BR_PRED_R_CORE_24,34,34
POWER_BR_PRED_W_CORE_24,34,34
POWER_RAS_R_CORE_24,128,128
POWER_RAS_W_CORE_24,0,0
POWER_ICACHE_R_CORE_24,4466,4466
POWER_ICACHE_W_CORE_24,3,3
POWER_ICACHE_R_TAG_CORE_24,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_24,0,0
POWER_ICACHE_MISS_BUF_W_CORE_24,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_24,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_24,0,0
POWER_ICACHE_TOT_ACC_CORE_24,0,0
POWER_ICACHE_CONF_CORE_24,0,0
POWER_INST_DECODER_R_CORE_24,4466,4466
POWER_INST_DECODER_W_CORE_24,0,0
POWER_MICRO_OP_SEQ_R_CORE_24,0,0
POWER_MICRO_OP_SEQ_W_CORE_24,0,0
POWER_OPERAND_DECODER_R_CORE_24,4466,4466
POWER_OPERAND_DECODER_W_CORE_24,0,0
POWER_UOP_QUEUE_R_CORE_24,7350,7350
POWER_UOP_QUEUE_W_CORE_24,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_24,0,0
POWER_REG_RENAMING_TABLE_W_CORE_24,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_24,4466,4466
POWER_FREELIST_R_CORE_24,0,0
POWER_FREELIST_W_CORE_24,0,0
POWER_RESERVATION_STATION_R_CORE_24,5602,5602
POWER_RESERVATION_STATION_W_CORE_24,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_24,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_24,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_24,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_24,4466,4466
POWER_PAYLOAD_RAM_R_CORE_24,4466,4466
POWER_PAYLOAD_RAM_W_CORE_24,4466,4466
POWER_EX_ALU_R_CORE_24,3458,3458
POWER_EX_FPU_R_CORE_24,0,0
POWER_EX_MUL_R_CORE_24,0,0
POWER_EX_SFU_R_CORE_24,0,0
POWER_REORDER_BUF_R_CORE_24,0,0
POWER_REORDER_BUF_W_CORE_24,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_24,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_24,4466,4466
POWER_FP_RENAME_R_CORE_24,0,0
POWER_FP_RENAME_W_CORE_24,0,0
POWER_LOAD_QUEUE_R_CORE_24,0,0
POWER_LOAD_QUEUE_W_CORE_24,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_24,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_24,0,0
POWER_STORE_QUEUE_R_CORE_24,0,0
POWER_STORE_QUEUE_W_CORE_24,0,0
POWER_STORE_QUEUE_R_TAG_CORE_24,0,0
POWER_STORE_QUEUE_W_TAG_CORE_24,0,0
POWER_DATA_TLB_R_CORE_24,0,0
POWER_DATA_TLB_W_CORE_24,0,0
POWER_DATA_TLB_R_TAG_CORE_24,0,0
POWER_DATA_TLB_W_TAG_CORE_24,0,0
POWER_INT_REGFILE_R_CORE_24,7924,7924
POWER_INT_REGFILE_W_CORE_24,4466,4466
POWER_FP_REGFILE_R_CORE_24,0,0
POWER_FP_REGFILE_W_CORE_24,0,0
POWER_GP_REGISTER_R_CORE_24,7924,7924
POWER_GP_REGISTER_W_CORE_24,4466,4466
POWER_FP_REGISTER_R_CORE_24,0,0
POWER_FP_REGISTER_W_CORE_24,0,0
POWER_SEGMENT_REGISTER_R_CORE_24,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_24,1008,1008
POWER_CONTROL_REGISTER_R_CORE_24,0,0
POWER_CONTROL_REGISTER_W_CORE_24,0,0
POWER_FLAG_REGISTER_R_CORE_24,0,0
POWER_FLAG_REGISTER_W_CORE_24,0,0
POWER_EXEC_BYPASS_CORE_24,4466,4466
POWER_LOAD_BYPASS_CORE_24,1512,1512
POWER_PIPELINE_CORE_24,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_24,1512,1512
POWER_DCACHE_MISS_BUF_R_TAG_CORE_24,512,512
POWER_DCACHE_MISS_BUF_W_CORE_24,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_24,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_24,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_24,504,504
POWER_DCACHE_LINEFILL_BUF_W_CORE_24,504,504
POWER_L2CACHE_LINEFILL_BUF_W_CORE_24,504,504
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_24,504,504
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_24,504,504
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_24,504,504
POWER_DCACHE_WB_BUF_R_CORE_24,0,0
POWER_L2CACHE_WB_BUF_R_CORE_24,0,0
POWER_DCACHE_WB_BUF_W_CORE_24,0,0
POWER_L2CACHE_WB_BUF_W_CORE_24,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_24,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_24,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_24,0,0
POWER_DCACHE_R_CORE_24,224,224
POWER_L2CACHE_R_CORE_24,0,0
POWER_DCACHE_W_CORE_24,32,32
POWER_L2CACHE_W_CORE_24,0,0
POWER_DCACHE_R_TAG_CORE_24,736,736
POWER_L2CACHE_R_TAG_CORE_24,0,0
POWER_CONST_CACHE_R_CORE_24,0,0
POWER_CONST_CACHE_W_CORE_24,0,0
POWER_CONST_CACHE_R_TAG_CORE_24,0,0
POWER_CONST_CACHE_W_TAG_CORE_24,0,0
POWER_TEXTURE_CACHE_R_CORE_24,0,0
POWER_TEXTURE_CACHE_W_CORE_24,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_24,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_24,0,0
POWER_SHARED_MEM_R_CORE_24,752,752
POWER_SHARED_MEM_W_CORE_24,0,0
POWER_SHARED_MEM_R_TAG_CORE_24,752,752
POWER_SHARED_MEM_W_TAG_CORE_24,0,0
POWER_BLOCK_STATES_R_CORE_25,6235,6235
POWER_BLOCK_STATES_W_CORE_25,6235,6235
POWER_FETCH_QUEUE_R_CORE_25,4466,4466
POWER_FETCH_QUEUE_W_CORE_25,4466,4466
POWER_INST_QUEUE_R_CORE_25,7332,7332
POWER_INST_QUEUE_W_CORE_25,4466,4466
POWER_BR_PRED_R_CORE_25,34,34
POWER_BR_PRED_W_CORE_25,34,34
POWER_RAS_R_CORE_25,128,128
POWER_RAS_W_CORE_25,0,0
POWER_ICACHE_R_CORE_25,4466,4466
POWER_ICACHE_W_CORE_25,3,3
POWER_ICACHE_R_TAG_CORE_25,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_25,0,0
POWER_ICACHE_MISS_BUF_W_CORE_25,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_25,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_25,0,0
POWER_ICACHE_TOT_ACC_CORE_25,0,0
POWER_ICACHE_CONF_CORE_25,0,0
POWER_INST_DECODER_R_CORE_25,4466,4466
POWER_INST_DECODER_W_CORE_25,0,0
POWER_MICRO_OP_SEQ_R_CORE_25,0,0
POWER_MICRO_OP_SEQ_W_CORE_25,0,0
POWER_OPERAND_DECODER_R_CORE_25,4466,4466
POWER_OPERAND_DECODER_W_CORE_25,0,0
POWER_UOP_QUEUE_R_CORE_25,7332,7332
POWER_UOP_QUEUE_W_CORE_25,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_25,0,0
POWER_REG_RENAMING_TABLE_W_CORE_25,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_25,4466,4466
POWER_FREELIST_R_CORE_25,0,0
POWER_FREELIST_W_CORE_25,0,0
POWER_RESERVATION_STATION_R_CORE_25,5656,5656
POWER_RESERVATION_STATION_W_CORE_25,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_25,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_25,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_25,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_25,4466,4466
POWER_PAYLOAD_RAM_R_CORE_25,4466,4466
POWER_PAYLOAD_RAM_W_CORE_25,4466,4466
POWER_EX_ALU_R_CORE_25,3458,3458
POWER_EX_FPU_R_CORE_25,0,0
POWER_EX_MUL_R_CORE_25,0,0
POWER_EX_SFU_R_CORE_25,0,0
POWER_REORDER_BUF_R_CORE_25,0,0
POWER_REORDER_BUF_W_CORE_25,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_25,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_25,4466,4466
POWER_FP_RENAME_R_CORE_25,0,0
POWER_FP_RENAME_W_CORE_25,0,0
POWER_LOAD_QUEUE_R_CORE_25,0,0
POWER_LOAD_QUEUE_W_CORE_25,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_25,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_25,0,0
POWER_STORE_QUEUE_R_CORE_25,0,0
POWER_STORE_QUEUE_W_CORE_25,0,0
POWER_STORE_QUEUE_R_TAG_CORE_25,0,0
POWER_STORE_QUEUE_W_TAG_CORE_25,0,0
POWER_DATA_TLB_R_CORE_25,0,0
POWER_DATA_TLB_W_CORE_25,0,0
POWER_DATA_TLB_R_TAG_CORE_25,0,0
POWER_DATA_TLB_W_TAG_CORE_25,0,0
POWER_INT_REGFILE_R_CORE_25,7924,7924
POWER_INT_REGFILE_W_CORE_25,4466,4466
POWER_FP_REGFILE_R_CORE_25,0,0
POWER_FP_REGFILE_W_CORE_25,0,0
POWER_GP_REGISTER_R_CORE_25,7924,7924
POWER_GP_REGISTER_W_CORE_25,4466,4466
POWER_FP_REGISTER_R_CORE_25,0,0
POWER_FP_REGISTER_W_CORE_25,0,0
POWER_SEGMENT_REGISTER_R_CORE_25,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_25,1008,1008
POWER_CONTROL_REGISTER_R_CORE_25,0,0
POWER_CONTROL_REGISTER_W_CORE_25,0,0
POWER_FLAG_REGISTER_R_CORE_25,0,0
POWER_FLAG_REGISTER_W_CORE_25,0,0
POWER_EXEC_BYPASS_CORE_25,4466,4466
POWER_LOAD_BYPASS_CORE_25,1488,1488
POWER_PIPELINE_CORE_25,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_25,1488,1488
POWER_DCACHE_MISS_BUF_R_TAG_CORE_25,512,512
POWER_DCACHE_MISS_BUF_W_CORE_25,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_25,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_25,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_25,496,496
POWER_DCACHE_LINEFILL_BUF_W_CORE_25,496,496
POWER_L2CACHE_LINEFILL_BUF_W_CORE_25,496,496
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_25,496,496
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_25,496,496
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_25,496,496
POWER_DCACHE_WB_BUF_R_CORE_25,0,0
POWER_L2CACHE_WB_BUF_R_CORE_25,0,0
POWER_DCACHE_WB_BUF_W_CORE_25,0,0
POWER_L2CACHE_WB_BUF_W_CORE_25,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_25,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_25,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_25,0,0
POWER_DCACHE_R_CORE_25,224,224
POWER_L2CACHE_R_CORE_25,0,0
POWER_DCACHE_W_CORE_25,32,32
POWER_L2CACHE_W_CORE_25,0,0
POWER_DCACHE_R_TAG_CORE_25,736,736
POWER_L2CACHE_R_TAG_CORE_25,0,0
POWER_CONST_CACHE_R_CORE_25,0,0
POWER_CONST_CACHE_W_CORE_25,0,0
POWER_CONST_CACHE_R_TAG_CORE_25,0,0
POWER_CONST_CACHE_W_TAG_CORE_25,0,0
POWER_TEXTURE_CACHE_R_CORE_25,0,0
POWER_TEXTURE_CACHE_W_CORE_25,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_25,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_25,0,0
POWER_SHARED_MEM_R_CORE_25,752,752
POWER_SHARED_MEM_W_CORE_25,0,0
POWER_SHARED_MEM_R_TAG_CORE_25,752,752
POWER_SHARED_MEM_W_TAG_CORE_25,0,0
POWER_BLOCK_STATES_R_CORE_26,6251,6251
POWER_BLOCK_STATES_W_CORE_26,6251,6251
POWER_FETCH_QUEUE_R_CORE_26,4466,4466
POWER_FETCH_QUEUE_W_CORE_26,4466,4466
POWER_INST_QUEUE_R_CORE_26,7346,7346
POWER_INST_QUEUE_W_CORE_26,4466,4466
POWER_BR_PRED_R_CORE_26,34,34
POWER_BR_PRED_W_CORE_26,34,34
POWER_RAS_R_CORE_26,128,128
POWER_RAS_W_CORE_26,0,0
POWER_ICACHE_R_CORE_26,4466,4466
POWER_ICACHE_W_CORE_26,3,3
POWER_ICACHE_R_TAG_CORE_26,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_26,0,0
POWER_ICACHE_MISS_BUF_W_CORE_26,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_26,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_26,0,0
POWER_ICACHE_TOT_ACC_CORE_26,0,0
POWER_ICACHE_CONF_CORE_26,0,0
POWER_INST_DECODER_R_CORE_26,4466,4466
POWER_INST_DECODER_W_CORE_26,0,0
POWER_MICRO_OP_SEQ_R_CORE_26,0,0
POWER_MICRO_OP_SEQ_W_CORE_26,0,0
POWER_OPERAND_DECODER_R_CORE_26,4466,4466
POWER_OPERAND_DECODER_W_CORE_26,0,0
POWER_UOP_QUEUE_R_CORE_26,7346,7346
POWER_UOP_QUEUE_W_CORE_26,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_26,0,0
POWER_REG_RENAMING_TABLE_W_CORE_26,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_26,4466,4466
POWER_FREELIST_R_CORE_26,0,0
POWER_FREELIST_W_CORE_26,0,0
POWER_RESERVATION_STATION_R_CORE_26,5628,5628
POWER_RESERVATION_STATION_W_CORE_26,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_26,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_26,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_26,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_26,4466,4466
POWER_PAYLOAD_RAM_R_CORE_26,4466,4466
POWER_PAYLOAD_RAM_W_CORE_26,4466,4466
POWER_EX_ALU_R_CORE_26,3458,3458
POWER_EX_FPU_R_CORE_26,0,0
POWER_EX_MUL_R_CORE_26,0,0
POWER_EX_SFU_R_CORE_26,0,0
POWER_REORDER_BUF_R_CORE_26,0,0
POWER_REORDER_BUF_W_CORE_26,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_26,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_26,4466,4466
POWER_FP_RENAME_R_CORE_26,0,0
POWER_FP_RENAME_W_CORE_26,0,0
POWER_LOAD_QUEUE_R_CORE_26,0,0
POWER_LOAD_QUEUE_W_CORE_26,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_26,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_26,0,0
POWER_STORE_QUEUE_R_CORE_26,0,0
POWER_STORE_QUEUE_W_CORE_26,0,0
POWER_STORE_QUEUE_R_TAG_CORE_26,0,0
POWER_STORE_QUEUE_W_TAG_CORE_26,0,0
POWER_DATA_TLB_R_CORE_26,0,0
POWER_DATA_TLB_W_CORE_26,0,0
POWER_DATA_TLB_R_TAG_CORE_26,0,0
POWER_DATA_TLB_W_TAG_CORE_26,0,0
POWER_INT_REGFILE_R_CORE_26,7924,7924
POWER_INT_REGFILE_W_CORE_26,4466,4466
POWER_FP_REGFILE_R_CORE_26,0,0
POWER_FP_REGFILE_W_CORE_26,0,0
POWER_GP_REGISTER_R_CORE_26,7924,7924
POWER_GP_REGISTER_W_CORE_26,4466,4466
POWER_FP_REGISTER_R_CORE_26,0,0
POWER_FP_REGISTER_W_CORE_26,0,0
POWER_SEGMENT_REGISTER_R_CORE_26,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_26,1008,1008
POWER_CONTROL_REGISTER_R_CORE_26,0,0
POWER_CONTROL_REGISTER_W_CORE_26,0,0
POWER_FLAG_REGISTER_R_CORE_26,0,0
POWER_FLAG_REGISTER_W_CORE_26,0,0
POWER_EXEC_BYPASS_CORE_26,4466,4466
POWER_LOAD_BYPASS_CORE_26,1536,1536
POWER_PIPELINE_CORE_26,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_26,1536,1536
POWER_DCACHE_MISS_BUF_R_TAG_CORE_26,512,512
POWER_DCACHE_MISS_BUF_W_CORE_26,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_26,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_26,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_26,512,512
POWER_DCACHE_LINEFILL_BUF_W_CORE_26,512,512
POWER_L2CACHE_LINEFILL_BUF_W_CORE_26,512,512
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_26,512,512
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_26,512,512
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_26,512,512
POWER_DCACHE_WB_BUF_R_CORE_26,0,0
POWER_L2CACHE_WB_BUF_R_CORE_26,0,0
POWER_DCACHE_WB_BUF_W_CORE_26,0,0
POWER_L2CACHE_WB_BUF_W_CORE_26,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_26,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_26,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_26,0,0
POWER_DCACHE_R_CORE_26,224,224
POWER_L2CACHE_R_CORE_26,0,0
POWER_DCACHE_W_CORE_26,32,32
POWER_L2CACHE_W_CORE_26,0,0
POWER_DCACHE_R_TAG_CORE_26,736,736
POWER_L2CACHE_R_TAG_CORE_26,0,0
POWER_CONST_CACHE_R_CORE_26,0,0
POWER_CONST_CACHE_W_CORE_26,0,0
POWER_CONST_CACHE_R_TAG_CORE_26,0,0
POWER_CONST_CACHE_W_TAG_CORE_26,0,0
POWER_TEXTURE_CACHE_R_CORE_26,0,0
POWER_TEXTURE_CACHE_W_CORE_26,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_26,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_26,0,0
POWER_SHARED_MEM_R_CORE_26,752,752
POWER_SHARED_MEM_W_CORE_26,0,0
POWER_SHARED_MEM_R_TAG_CORE_26,752,752
POWER_SHARED_MEM_W_TAG_CORE_26,0,0
POWER_BLOCK_STATES_R_CORE_27,6323,6323
POWER_BLOCK_STATES_W_CORE_27,6323,6323
POWER_FETCH_QUEUE_R_CORE_27,4466,4466
POWER_FETCH_QUEUE_W_CORE_27,4466,4466
POWER_INST_QUEUE_R_CORE_27,7344,7344
POWER_INST_QUEUE_W_CORE_27,4466,4466
POWER_BR_PRED_R_CORE_27,34,34
POWER_BR_PRED_W_CORE_27,34,34
POWER_RAS_R_CORE_27,128,128
POWER_RAS_W_CORE_27,0,0
POWER_ICACHE_R_CORE_27,4466,4466
POWER_ICACHE_W_CORE_27,3,3
POWER_ICACHE_R_TAG_CORE_27,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_27,0,0
POWER_ICACHE_MISS_BUF_W_CORE_27,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_27,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_27,0,0
POWER_ICACHE_TOT_ACC_CORE_27,0,0
POWER_ICACHE_CONF_CORE_27,0,0
POWER_INST_DECODER_R_CORE_27,4466,4466
POWER_INST_DECODER_W_CORE_27,0,0
POWER_MICRO_OP_SEQ_R_CORE_27,0,0
POWER_MICRO_OP_SEQ_W_CORE_27,0,0
POWER_OPERAND_DECODER_R_CORE_27,4466,4466
POWER_OPERAND_DECODER_W_CORE_27,0,0
POWER_UOP_QUEUE_R_CORE_27,7344,7344
POWER_UOP_QUEUE_W_CORE_27,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_27,0,0
POWER_REG_RENAMING_TABLE_W_CORE_27,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_27,4466,4466
POWER_FREELIST_R_CORE_27,0,0
POWER_FREELIST_W_CORE_27,0,0
POWER_RESERVATION_STATION_R_CORE_27,5641,5641
POWER_RESERVATION_STATION_W_CORE_27,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_27,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_27,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_27,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_27,4466,4466
POWER_PAYLOAD_RAM_R_CORE_27,4466,4466
POWER_PAYLOAD_RAM_W_CORE_27,4466,4466
POWER_EX_ALU_R_CORE_27,3458,3458
POWER_EX_FPU_R_CORE_27,0,0
POWER_EX_MUL_R_CORE_27,0,0
POWER_EX_SFU_R_CORE_27,0,0
POWER_REORDER_BUF_R_CORE_27,0,0
POWER_REORDER_BUF_W_CORE_27,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_27,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_27,4466,4466
POWER_FP_RENAME_R_CORE_27,0,0
POWER_FP_RENAME_W_CORE_27,0,0
POWER_LOAD_QUEUE_R_CORE_27,0,0
POWER_LOAD_QUEUE_W_CORE_27,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_27,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_27,0,0
POWER_STORE_QUEUE_R_CORE_27,0,0
POWER_STORE_QUEUE_W_CORE_27,0,0
POWER_STORE_QUEUE_R_TAG_CORE_27,0,0
POWER_STORE_QUEUE_W_TAG_CORE_27,0,0
POWER_DATA_TLB_R_CORE_27,0,0
POWER_DATA_TLB_W_CORE_27,0,0
POWER_DATA_TLB_R_TAG_CORE_27,0,0
POWER_DATA_TLB_W_TAG_CORE_27,0,0
POWER_INT_REGFILE_R_CORE_27,7924,7924
POWER_INT_REGFILE_W_CORE_27,4466,4466
POWER_FP_REGFILE_R_CORE_27,0,0
POWER_FP_REGFILE_W_CORE_27,0,0
POWER_GP_REGISTER_R_CORE_27,7924,7924
POWER_GP_REGISTER_W_CORE_27,4466,4466
POWER_FP_REGISTER_R_CORE_27,0,0
POWER_FP_REGISTER_W_CORE_27,0,0
POWER_SEGMENT_REGISTER_R_CORE_27,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_27,1008,1008
POWER_CONTROL_REGISTER_R_CORE_27,0,0
POWER_CONTROL_REGISTER_W_CORE_27,0,0
POWER_FLAG_REGISTER_R_CORE_27,0,0
POWER_FLAG_REGISTER_W_CORE_27,0,0
POWER_EXEC_BYPASS_CORE_27,4466,4466
POWER_LOAD_BYPASS_CORE_27,1452,1452
POWER_PIPELINE_CORE_27,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_27,1452,1452
POWER_DCACHE_MISS_BUF_R_TAG_CORE_27,512,512
POWER_DCACHE_MISS_BUF_W_CORE_27,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_27,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_27,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_27,484,484
POWER_DCACHE_LINEFILL_BUF_W_CORE_27,484,484
POWER_L2CACHE_LINEFILL_BUF_W_CORE_27,484,484
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_27,484,484
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_27,484,484
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_27,484,484
POWER_DCACHE_WB_BUF_R_CORE_27,0,0
POWER_L2CACHE_WB_BUF_R_CORE_27,0,0
POWER_DCACHE_WB_BUF_W_CORE_27,0,0
POWER_L2CACHE_WB_BUF_W_CORE_27,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_27,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_27,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_27,0,0
POWER_DCACHE_R_CORE_27,224,224
POWER_L2CACHE_R_CORE_27,0,0
POWER_DCACHE_W_CORE_27,32,32
POWER_L2CACHE_W_CORE_27,0,0
POWER_DCACHE_R_TAG_CORE_27,736,736
POWER_L2CACHE_R_TAG_CORE_27,0,0
POWER_CONST_CACHE_R_CORE_27,0,0
POWER_CONST_CACHE_W_CORE_27,0,0
POWER_CONST_CACHE_R_TAG_CORE_27,0,0
POWER_CONST_CACHE_W_TAG_CORE_27,0,0
POWER_TEXTURE_CACHE_R_CORE_27,0,0
POWER_TEXTURE_CACHE_W_CORE_27,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_27,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_27,0,0
POWER_SHARED_MEM_R_CORE_27,752,752
POWER_SHARED_MEM_W_CORE_27,0,0
POWER_SHARED_MEM_R_TAG_CORE_27,752,752
POWER_SHARED_MEM_W_TAG_CORE_27,0,0
POWER_BLOCK_STATES_R_CORE_28,6317,6317
POWER_BLOCK_STATES_W_CORE_28,6317,6317
POWER_FETCH_QUEUE_R_CORE_28,4466,4466
POWER_FETCH_QUEUE_W_CORE_28,4466,4466
POWER_INST_QUEUE_R_CORE_28,7345,7345
POWER_INST_QUEUE_W_CORE_28,4466,4466
POWER_BR_PRED_R_CORE_28,34,34
POWER_BR_PRED_W_CORE_28,34,34
POWER_RAS_R_CORE_28,128,128
POWER_RAS_W_CORE_28,0,0
POWER_ICACHE_R_CORE_28,4466,4466
POWER_ICACHE_W_CORE_28,3,3
POWER_ICACHE_R_TAG_CORE_28,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_28,0,0
POWER_ICACHE_MISS_BUF_W_CORE_28,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_28,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_28,0,0
POWER_ICACHE_TOT_ACC_CORE_28,0,0
POWER_ICACHE_CONF_CORE_28,0,0
POWER_INST_DECODER_R_CORE_28,4466,4466
POWER_INST_DECODER_W_CORE_28,0,0
POWER_MICRO_OP_SEQ_R_CORE_28,0,0
POWER_MICRO_OP_SEQ_W_CORE_28,0,0
POWER_OPERAND_DECODER_R_CORE_28,4466,4466
POWER_OPERAND_DECODER_W_CORE_28,0,0
POWER_UOP_QUEUE_R_CORE_28,7345,7345
POWER_UOP_QUEUE_W_CORE_28,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_28,0,0
POWER_REG_RENAMING_TABLE_W_CORE_28,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_28,4466,4466
POWER_FREELIST_R_CORE_28,0,0
POWER_FREELIST_W_CORE_28,0,0
POWER_RESERVATION_STATION_R_CORE_28,5646,5646
POWER_RESERVATION_STATION_W_CORE_28,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_28,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_28,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_28,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_28,4466,4466
POWER_PAYLOAD_RAM_R_CORE_28,4466,4466
POWER_PAYLOAD_RAM_W_CORE_28,4466,4466
POWER_EX_ALU_R_CORE_28,3458,3458
POWER_EX_FPU_R_CORE_28,0,0
POWER_EX_MUL_R_CORE_28,0,0
POWER_EX_SFU_R_CORE_28,0,0
POWER_REORDER_BUF_R_CORE_28,0,0
POWER_REORDER_BUF_W_CORE_28,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_28,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_28,4466,4466
POWER_FP_RENAME_R_CORE_28,0,0
POWER_FP_RENAME_W_CORE_28,0,0
POWER_LOAD_QUEUE_R_CORE_28,0,0
POWER_LOAD_QUEUE_W_CORE_28,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_28,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_28,0,0
POWER_STORE_QUEUE_R_CORE_28,0,0
POWER_STORE_QUEUE_W_CORE_28,0,0
POWER_STORE_QUEUE_R_TAG_CORE_28,0,0
POWER_STORE_QUEUE_W_TAG_CORE_28,0,0
POWER_DATA_TLB_R_CORE_28,0,0
POWER_DATA_TLB_W_CORE_28,0,0
POWER_DATA_TLB_R_TAG_CORE_28,0,0
POWER_DATA_TLB_W_TAG_CORE_28,0,0
POWER_INT_REGFILE_R_CORE_28,7924,7924
POWER_INT_REGFILE_W_CORE_28,4466,4466
POWER_FP_REGFILE_R_CORE_28,0,0
POWER_FP_REGFILE_W_CORE_28,0,0
POWER_GP_REGISTER_R_CORE_28,7924,7924
POWER_GP_REGISTER_W_CORE_28,4466,4466
POWER_FP_REGISTER_R_CORE_28,0,0
POWER_FP_REGISTER_W_CORE_28,0,0
POWER_SEGMENT_REGISTER_R_CORE_28,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_28,1008,1008
POWER_CONTROL_REGISTER_R_CORE_28,0,0
POWER_CONTROL_REGISTER_W_CORE_28,0,0
POWER_FLAG_REGISTER_R_CORE_28,0,0
POWER_FLAG_REGISTER_W_CORE_28,0,0
POWER_EXEC_BYPASS_CORE_28,4466,4466
POWER_LOAD_BYPASS_CORE_28,1488,1488
POWER_PIPELINE_CORE_28,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_28,1488,1488
POWER_DCACHE_MISS_BUF_R_TAG_CORE_28,512,512
POWER_DCACHE_MISS_BUF_W_CORE_28,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_28,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_28,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_28,496,496
POWER_DCACHE_LINEFILL_BUF_W_CORE_28,496,496
POWER_L2CACHE_LINEFILL_BUF_W_CORE_28,496,496
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_28,496,496
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_28,496,496
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_28,496,496
POWER_DCACHE_WB_BUF_R_CORE_28,0,0
POWER_L2CACHE_WB_BUF_R_CORE_28,0,0
POWER_DCACHE_WB_BUF_W_CORE_28,0,0
POWER_L2CACHE_WB_BUF_W_CORE_28,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_28,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_28,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_28,0,0
POWER_DCACHE_R_CORE_28,224,224
POWER_L2CACHE_R_CORE_28,0,0
POWER_DCACHE_W_CORE_28,32,32
POWER_L2CACHE_W_CORE_28,0,0
POWER_DCACHE_R_TAG_CORE_28,736,736
POWER_L2CACHE_R_TAG_CORE_28,0,0
POWER_CONST_CACHE_R_CORE_28,0,0
POWER_CONST_CACHE_W_CORE_28,0,0
POWER_CONST_CACHE_R_TAG_CORE_28,0,0
POWER_CONST_CACHE_W_TAG_CORE_28,0,0
POWER_TEXTURE_CACHE_R_CORE_28,0,0
POWER_TEXTURE_CACHE_W_CORE_28,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_28,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_28,0,0
POWER_SHARED_MEM_R_CORE_28,752,752
POWER_SHARED_MEM_W_CORE_28,0,0
POWER_SHARED_MEM_R_TAG_CORE_28,752,752
POWER_SHARED_MEM_W_TAG_CORE_28,0,0
POWER_BLOCK_STATES_R_CORE_29,6873,6873
POWER_BLOCK_STATES_W_CORE_29,6873,6873
POWER_FETCH_QUEUE_R_CORE_29,4466,4466
POWER_FETCH_QUEUE_W_CORE_29,4466,4466
POWER_INST_QUEUE_R_CORE_29,7334,7334
POWER_INST_QUEUE_W_CORE_29,4466,4466
POWER_BR_PRED_R_CORE_29,34,34
POWER_BR_PRED_W_CORE_29,34,34
POWER_RAS_R_CORE_29,128,128
POWER_RAS_W_CORE_29,0,0
POWER_ICACHE_R_CORE_29,4466,4466
POWER_ICACHE_W_CORE_29,3,3
POWER_ICACHE_R_TAG_CORE_29,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_29,6,6
POWER_ICACHE_MISS_BUF_W_CORE_29,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_29,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_29,0,0
POWER_ICACHE_TOT_ACC_CORE_29,0,0
POWER_ICACHE_CONF_CORE_29,0,0
POWER_INST_DECODER_R_CORE_29,4466,4466
POWER_INST_DECODER_W_CORE_29,0,0
POWER_MICRO_OP_SEQ_R_CORE_29,0,0
POWER_MICRO_OP_SEQ_W_CORE_29,0,0
POWER_OPERAND_DECODER_R_CORE_29,4466,4466
POWER_OPERAND_DECODER_W_CORE_29,0,0
POWER_UOP_QUEUE_R_CORE_29,7334,7334
POWER_UOP_QUEUE_W_CORE_29,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_29,0,0
POWER_REG_RENAMING_TABLE_W_CORE_29,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_29,4466,4466
POWER_FREELIST_R_CORE_29,0,0
POWER_FREELIST_W_CORE_29,0,0
POWER_RESERVATION_STATION_R_CORE_29,5667,5667
POWER_RESERVATION_STATION_W_CORE_29,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_29,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_29,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_29,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_29,4466,4466
POWER_PAYLOAD_RAM_R_CORE_29,4466,4466
POWER_PAYLOAD_RAM_W_CORE_29,4466,4466
POWER_EX_ALU_R_CORE_29,3458,3458
POWER_EX_FPU_R_CORE_29,0,0
POWER_EX_MUL_R_CORE_29,0,0
POWER_EX_SFU_R_CORE_29,0,0
POWER_REORDER_BUF_R_CORE_29,0,0
POWER_REORDER_BUF_W_CORE_29,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_29,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_29,4466,4466
POWER_FP_RENAME_R_CORE_29,0,0
POWER_FP_RENAME_W_CORE_29,0,0
POWER_LOAD_QUEUE_R_CORE_29,0,0
POWER_LOAD_QUEUE_W_CORE_29,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_29,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_29,0,0
POWER_STORE_QUEUE_R_CORE_29,0,0
POWER_STORE_QUEUE_W_CORE_29,0,0
POWER_STORE_QUEUE_R_TAG_CORE_29,0,0
POWER_STORE_QUEUE_W_TAG_CORE_29,0,0
POWER_DATA_TLB_R_CORE_29,0,0
POWER_DATA_TLB_W_CORE_29,0,0
POWER_DATA_TLB_R_TAG_CORE_29,0,0
POWER_DATA_TLB_W_TAG_CORE_29,0,0
POWER_INT_REGFILE_R_CORE_29,7924,7924
POWER_INT_REGFILE_W_CORE_29,4466,4466
POWER_FP_REGFILE_R_CORE_29,0,0
POWER_FP_REGFILE_W_CORE_29,0,0
POWER_GP_REGISTER_R_CORE_29,7924,7924
POWER_GP_REGISTER_W_CORE_29,4466,4466
POWER_FP_REGISTER_R_CORE_29,0,0
POWER_FP_REGISTER_W_CORE_29,0,0
POWER_SEGMENT_REGISTER_R_CORE_29,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_29,1008,1008
POWER_CONTROL_REGISTER_R_CORE_29,0,0
POWER_CONTROL_REGISTER_W_CORE_29,0,0
POWER_FLAG_REGISTER_R_CORE_29,0,0
POWER_FLAG_REGISTER_W_CORE_29,0,0
POWER_EXEC_BYPASS_CORE_29,4466,4466
POWER_LOAD_BYPASS_CORE_29,1482,1482
POWER_PIPELINE_CORE_29,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_29,1476,1476
POWER_DCACHE_MISS_BUF_R_TAG_CORE_29,512,512
POWER_DCACHE_MISS_BUF_W_CORE_29,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_29,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_29,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_29,494,494
POWER_DCACHE_LINEFILL_BUF_W_CORE_29,494,494
POWER_L2CACHE_LINEFILL_BUF_W_CORE_29,494,494
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_29,494,494
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_29,494,494
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_29,494,494
POWER_DCACHE_WB_BUF_R_CORE_29,0,0
POWER_L2CACHE_WB_BUF_R_CORE_29,0,0
POWER_DCACHE_WB_BUF_W_CORE_29,0,0
POWER_L2CACHE_WB_BUF_W_CORE_29,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_29,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_29,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_29,0,0
POWER_DCACHE_R_CORE_29,224,224
POWER_L2CACHE_R_CORE_29,0,0
POWER_DCACHE_W_CORE_29,32,32
POWER_L2CACHE_W_CORE_29,0,0
POWER_DCACHE_R_TAG_CORE_29,736,736
POWER_L2CACHE_R_TAG_CORE_29,0,0
POWER_CONST_CACHE_R_CORE_29,0,0
POWER_CONST_CACHE_W_CORE_29,0,0
POWER_CONST_CACHE_R_TAG_CORE_29,0,0
POWER_CONST_CACHE_W_TAG_CORE_29,0,0
POWER_TEXTURE_CACHE_R_CORE_29,0,0
POWER_TEXTURE_CACHE_W_CORE_29,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_29,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_29,0,0
POWER_SHARED_MEM_R_CORE_29,752,752
POWER_SHARED_MEM_W_CORE_29,0,0
POWER_SHARED_MEM_R_TAG_CORE_29,752,752
POWER_SHARED_MEM_W_TAG_CORE_29,0,0
POWER_BLOCK_STATES_R_CORE_30,6951,6951
POWER_BLOCK_STATES_W_CORE_30,6951,6951
POWER_FETCH_QUEUE_R_CORE_30,4466,4466
POWER_FETCH_QUEUE_W_CORE_30,4466,4466
POWER_INST_QUEUE_R_CORE_30,7342,7342
POWER_INST_QUEUE_W_CORE_30,4466,4466
POWER_BR_PRED_R_CORE_30,34,34
POWER_BR_PRED_W_CORE_30,34,34
POWER_RAS_R_CORE_30,128,128
POWER_RAS_W_CORE_30,0,0
POWER_ICACHE_R_CORE_30,4466,4466
POWER_ICACHE_W_CORE_30,3,3
POWER_ICACHE_R_TAG_CORE_30,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_30,0,0
POWER_ICACHE_MISS_BUF_W_CORE_30,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_30,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_30,0,0
POWER_ICACHE_TOT_ACC_CORE_30,0,0
POWER_ICACHE_CONF_CORE_30,0,0
POWER_INST_DECODER_R_CORE_30,4466,4466
POWER_INST_DECODER_W_CORE_30,0,0
POWER_MICRO_OP_SEQ_R_CORE_30,0,0
POWER_MICRO_OP_SEQ_W_CORE_30,0,0
POWER_OPERAND_DECODER_R_CORE_30,4466,4466
POWER_OPERAND_DECODER_W_CORE_30,0,0
POWER_UOP_QUEUE_R_CORE_30,7342,7342
POWER_UOP_QUEUE_W_CORE_30,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_30,0,0
POWER_REG_RENAMING_TABLE_W_CORE_30,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_30,4466,4466
POWER_FREELIST_R_CORE_30,0,0
POWER_FREELIST_W_CORE_30,0,0
POWER_RESERVATION_STATION_R_CORE_30,5663,5663
POWER_RESERVATION_STATION_W_CORE_30,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_30,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_30,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_30,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_30,4466,4466
POWER_PAYLOAD_RAM_R_CORE_30,4466,4466
POWER_PAYLOAD_RAM_W_CORE_30,4466,4466
POWER_EX_ALU_R_CORE_30,3458,3458
POWER_EX_FPU_R_CORE_30,0,0
POWER_EX_MUL_R_CORE_30,0,0
POWER_EX_SFU_R_CORE_30,0,0
POWER_REORDER_BUF_R_CORE_30,0,0
POWER_REORDER_BUF_W_CORE_30,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_30,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_30,4466,4466
POWER_FP_RENAME_R_CORE_30,0,0
POWER_FP_RENAME_W_CORE_30,0,0
POWER_LOAD_QUEUE_R_CORE_30,0,0
POWER_LOAD_QUEUE_W_CORE_30,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_30,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_30,0,0
POWER_STORE_QUEUE_R_CORE_30,0,0
POWER_STORE_QUEUE_W_CORE_30,0,0
POWER_STORE_QUEUE_R_TAG_CORE_30,0,0
POWER_STORE_QUEUE_W_TAG_CORE_30,0,0
POWER_DATA_TLB_R_CORE_30,0,0
POWER_DATA_TLB_W_CORE_30,0,0
POWER_DATA_TLB_R_TAG_CORE_30,0,0
POWER_DATA_TLB_W_TAG_CORE_30,0,0
POWER_INT_REGFILE_R_CORE_30,7924,7924
POWER_INT_REGFILE_W_CORE_30,4466,4466
POWER_FP_REGFILE_R_CORE_30,0,0
POWER_FP_REGFILE_W_CORE_30,0,0
POWER_GP_REGISTER_R_CORE_30,7924,7924
POWER_GP_REGISTER_W_CORE_30,4466,4466
POWER_FP_REGISTER_R_CORE_30,0,0
POWER_FP_REGISTER_W_CORE_30,0,0
POWER_SEGMENT_REGISTER_R_CORE_30,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_30,1008,1008
POWER_CONTROL_REGISTER_R_CORE_30,0,0
POWER_CONTROL_REGISTER_W_CORE_30,0,0
POWER_FLAG_REGISTER_R_CORE_30,0,0
POWER_FLAG_REGISTER_W_CORE_30,0,0
POWER_EXEC_BYPASS_CORE_30,4466,4466
POWER_LOAD_BYPASS_CORE_30,1512,1512
POWER_PIPELINE_CORE_30,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_30,1512,1512
POWER_DCACHE_MISS_BUF_R_TAG_CORE_30,512,512
POWER_DCACHE_MISS_BUF_W_CORE_30,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_30,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_30,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_30,504,504
POWER_DCACHE_LINEFILL_BUF_W_CORE_30,504,504
POWER_L2CACHE_LINEFILL_BUF_W_CORE_30,504,504
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_30,504,504
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_30,504,504
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_30,504,504
POWER_DCACHE_WB_BUF_R_CORE_30,0,0
POWER_L2CACHE_WB_BUF_R_CORE_30,0,0
POWER_DCACHE_WB_BUF_W_CORE_30,0,0
POWER_L2CACHE_WB_BUF_W_CORE_30,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_30,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_30,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_30,0,0
POWER_DCACHE_R_CORE_30,224,224
POWER_L2CACHE_R_CORE_30,0,0
POWER_DCACHE_W_CORE_30,32,32
POWER_L2CACHE_W_CORE_30,0,0
POWER_DCACHE_R_TAG_CORE_30,736,736
POWER_L2CACHE_R_TAG_CORE_30,0,0
POWER_CONST_CACHE_R_CORE_30,0,0
POWER_CONST_CACHE_W_CORE_30,0,0
POWER_CONST_CACHE_R_TAG_CORE_30,0,0
POWER_CONST_CACHE_W_TAG_CORE_30,0,0
POWER_TEXTURE_CACHE_R_CORE_30,0,0
POWER_TEXTURE_CACHE_W_CORE_30,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_30,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_30,0,0
POWER_SHARED_MEM_R_CORE_30,752,752
POWER_SHARED_MEM_W_CORE_30,0,0
POWER_SHARED_MEM_R_TAG_CORE_30,752,752
POWER_SHARED_MEM_W_TAG_CORE_30,0,0
POWER_BLOCK_STATES_R_CORE_31,6991,6991
POWER_BLOCK_STATES_W_CORE_31,6991,6991
POWER_FETCH_QUEUE_R_CORE_31,4466,4466
POWER_FETCH_QUEUE_W_CORE_31,4466,4466
POWER_INST_QUEUE_R_CORE_31,7355,7355
POWER_INST_QUEUE_W_CORE_31,4466,4466
POWER_BR_PRED_R_CORE_31,34,34
POWER_BR_PRED_W_CORE_31,34,34
POWER_RAS_R_CORE_31,128,128
POWER_RAS_W_CORE_31,0,0
POWER_ICACHE_R_CORE_31,4466,4466
POWER_ICACHE_W_CORE_31,3,3
POWER_ICACHE_R_TAG_CORE_31,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_31,0,0
POWER_ICACHE_MISS_BUF_W_CORE_31,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_31,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_31,0,0
POWER_ICACHE_TOT_ACC_CORE_31,0,0
POWER_ICACHE_CONF_CORE_31,0,0
POWER_INST_DECODER_R_CORE_31,4466,4466
POWER_INST_DECODER_W_CORE_31,0,0
POWER_MICRO_OP_SEQ_R_CORE_31,0,0
POWER_MICRO_OP_SEQ_W_CORE_31,0,0
POWER_OPERAND_DECODER_R_CORE_31,4466,4466
POWER_OPERAND_DECODER_W_CORE_31,0,0
POWER_UOP_QUEUE_R_CORE_31,7355,7355
POWER_UOP_QUEUE_W_CORE_31,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_31,0,0
POWER_REG_RENAMING_TABLE_W_CORE_31,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_31,4466,4466
POWER_FREELIST_R_CORE_31,0,0
POWER_FREELIST_W_CORE_31,0,0
POWER_RESERVATION_STATION_R_CORE_31,5642,5642
POWER_RESERVATION_STATION_W_CORE_31,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_31,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_31,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_31,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_31,4466,4466
POWER_PAYLOAD_RAM_R_CORE_31,4466,4466
POWER_PAYLOAD_RAM_W_CORE_31,4466,4466
POWER_EX_ALU_R_CORE_31,3458,3458
POWER_EX_FPU_R_CORE_31,0,0
POWER_EX_MUL_R_CORE_31,0,0
POWER_EX_SFU_R_CORE_31,0,0
POWER_REORDER_BUF_R_CORE_31,0,0
POWER_REORDER_BUF_W_CORE_31,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_31,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_31,4466,4466
POWER_FP_RENAME_R_CORE_31,0,0
POWER_FP_RENAME_W_CORE_31,0,0
POWER_LOAD_QUEUE_R_CORE_31,0,0
POWER_LOAD_QUEUE_W_CORE_31,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_31,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_31,0,0
POWER_STORE_QUEUE_R_CORE_31,0,0
POWER_STORE_QUEUE_W_CORE_31,0,0
POWER_STORE_QUEUE_R_TAG_CORE_31,0,0
POWER_STORE_QUEUE_W_TAG_CORE_31,0,0
POWER_DATA_TLB_R_CORE_31,0,0
POWER_DATA_TLB_W_CORE_31,0,0
POWER_DATA_TLB_R_TAG_CORE_31,0,0
POWER_DATA_TLB_W_TAG_CORE_31,0,0
POWER_INT_REGFILE_R_CORE_31,7924,7924
POWER_INT_REGFILE_W_CORE_31,4466,4466
POWER_FP_REGFILE_R_CORE_31,0,0
POWER_FP_REGFILE_W_CORE_31,0,0
POWER_GP_REGISTER_R_CORE_31,7924,7924
POWER_GP_REGISTER_W_CORE_31,4466,4466
POWER_FP_REGISTER_R_CORE_31,0,0
POWER_FP_REGISTER_W_CORE_31,0,0
POWER_SEGMENT_REGISTER_R_CORE_31,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_31,1008,1008
POWER_CONTROL_REGISTER_R_CORE_31,0,0
POWER_CONTROL_REGISTER_W_CORE_31,0,0
POWER_FLAG_REGISTER_R_CORE_31,0,0
POWER_FLAG_REGISTER_W_CORE_31,0,0
POWER_EXEC_BYPASS_CORE_31,4466,4466
POWER_LOAD_BYPASS_CORE_31,1476,1476
POWER_PIPELINE_CORE_31,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_31,1476,1476
POWER_DCACHE_MISS_BUF_R_TAG_CORE_31,512,512
POWER_DCACHE_MISS_BUF_W_CORE_31,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_31,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_31,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_31,492,492
POWER_DCACHE_LINEFILL_BUF_W_CORE_31,492,492
POWER_L2CACHE_LINEFILL_BUF_W_CORE_31,492,492
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_31,492,492
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_31,492,492
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_31,492,492
POWER_DCACHE_WB_BUF_R_CORE_31,0,0
POWER_L2CACHE_WB_BUF_R_CORE_31,0,0
POWER_DCACHE_WB_BUF_W_CORE_31,0,0
POWER_L2CACHE_WB_BUF_W_CORE_31,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_31,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_31,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_31,0,0
POWER_DCACHE_R_CORE_31,224,224
POWER_L2CACHE_R_CORE_31,0,0
POWER_DCACHE_W_CORE_31,32,32
POWER_L2CACHE_W_CORE_31,0,0
POWER_DCACHE_R_TAG_CORE_31,736,736
POWER_L2CACHE_R_TAG_CORE_31,0,0
POWER_CONST_CACHE_R_CORE_31,0,0
POWER_CONST_CACHE_W_CORE_31,0,0
POWER_CONST_CACHE_R_TAG_CORE_31,0,0
POWER_CONST_CACHE_W_TAG_CORE_31,0,0
POWER_TEXTURE_CACHE_R_CORE_31,0,0
POWER_TEXTURE_CACHE_W_CORE_31,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_31,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_31,0,0
POWER_SHARED_MEM_R_CORE_31,752,752
POWER_SHARED_MEM_W_CORE_31,0,0
POWER_SHARED_MEM_R_TAG_CORE_31,752,752
POWER_SHARED_MEM_W_TAG_CORE_31,0,0
POWER_BLOCK_STATES_R_CORE_32,6209,6209
POWER_BLOCK_STATES_W_CORE_32,6209,6209
POWER_FETCH_QUEUE_R_CORE_32,4466,4466
POWER_FETCH_QUEUE_W_CORE_32,4466,4466
POWER_INST_QUEUE_R_CORE_32,7348,7348
POWER_INST_QUEUE_W_CORE_32,4466,4466
POWER_BR_PRED_R_CORE_32,34,34
POWER_BR_PRED_W_CORE_32,34,34
POWER_RAS_R_CORE_32,128,128
POWER_RAS_W_CORE_32,0,0
POWER_ICACHE_R_CORE_32,4466,4466
POWER_ICACHE_W_CORE_32,3,3
POWER_ICACHE_R_TAG_CORE_32,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_32,0,0
POWER_ICACHE_MISS_BUF_W_CORE_32,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_32,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_32,0,0
POWER_ICACHE_TOT_ACC_CORE_32,0,0
POWER_ICACHE_CONF_CORE_32,0,0
POWER_INST_DECODER_R_CORE_32,4466,4466
POWER_INST_DECODER_W_CORE_32,0,0
POWER_MICRO_OP_SEQ_R_CORE_32,0,0
POWER_MICRO_OP_SEQ_W_CORE_32,0,0
POWER_OPERAND_DECODER_R_CORE_32,4466,4466
POWER_OPERAND_DECODER_W_CORE_32,0,0
POWER_UOP_QUEUE_R_CORE_32,7348,7348
POWER_UOP_QUEUE_W_CORE_32,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_32,0,0
POWER_REG_RENAMING_TABLE_W_CORE_32,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_32,4466,4466
POWER_FREELIST_R_CORE_32,0,0
POWER_FREELIST_W_CORE_32,0,0
POWER_RESERVATION_STATION_R_CORE_32,5650,5650
POWER_RESERVATION_STATION_W_CORE_32,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_32,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_32,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_32,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_32,4466,4466
POWER_PAYLOAD_RAM_R_CORE_32,4466,4466
POWER_PAYLOAD_RAM_W_CORE_32,4466,4466
POWER_EX_ALU_R_CORE_32,3458,3458
POWER_EX_FPU_R_CORE_32,0,0
POWER_EX_MUL_R_CORE_32,0,0
POWER_EX_SFU_R_CORE_32,0,0
POWER_REORDER_BUF_R_CORE_32,0,0
POWER_REORDER_BUF_W_CORE_32,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_32,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_32,4466,4466
POWER_FP_RENAME_R_CORE_32,0,0
POWER_FP_RENAME_W_CORE_32,0,0
POWER_LOAD_QUEUE_R_CORE_32,0,0
POWER_LOAD_QUEUE_W_CORE_32,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_32,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_32,0,0
POWER_STORE_QUEUE_R_CORE_32,0,0
POWER_STORE_QUEUE_W_CORE_32,0,0
POWER_STORE_QUEUE_R_TAG_CORE_32,0,0
POWER_STORE_QUEUE_W_TAG_CORE_32,0,0
POWER_DATA_TLB_R_CORE_32,0,0
POWER_DATA_TLB_W_CORE_32,0,0
POWER_DATA_TLB_R_TAG_CORE_32,0,0
POWER_DATA_TLB_W_TAG_CORE_32,0,0
POWER_INT_REGFILE_R_CORE_32,7924,7924
POWER_INT_REGFILE_W_CORE_32,4466,4466
POWER_FP_REGFILE_R_CORE_32,0,0
POWER_FP_REGFILE_W_CORE_32,0,0
POWER_GP_REGISTER_R_CORE_32,7924,7924
POWER_GP_REGISTER_W_CORE_32,4466,4466
POWER_FP_REGISTER_R_CORE_32,0,0
POWER_FP_REGISTER_W_CORE_32,0,0
POWER_SEGMENT_REGISTER_R_CORE_32,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_32,1008,1008
POWER_CONTROL_REGISTER_R_CORE_32,0,0
POWER_CONTROL_REGISTER_W_CORE_32,0,0
POWER_FLAG_REGISTER_R_CORE_32,0,0
POWER_FLAG_REGISTER_W_CORE_32,0,0
POWER_EXEC_BYPASS_CORE_32,4466,4466
POWER_LOAD_BYPASS_CORE_32,1530,1530
POWER_PIPELINE_CORE_32,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_32,1530,1530
POWER_DCACHE_MISS_BUF_R_TAG_CORE_32,512,512
POWER_DCACHE_MISS_BUF_W_CORE_32,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_32,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_32,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_32,510,510
POWER_DCACHE_LINEFILL_BUF_W_CORE_32,510,510
POWER_L2CACHE_LINEFILL_BUF_W_CORE_32,510,510
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_32,510,510
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_32,510,510
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_32,510,510
POWER_DCACHE_WB_BUF_R_CORE_32,0,0
POWER_L2CACHE_WB_BUF_R_CORE_32,0,0
POWER_DCACHE_WB_BUF_W_CORE_32,0,0
POWER_L2CACHE_WB_BUF_W_CORE_32,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_32,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_32,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_32,0,0
POWER_DCACHE_R_CORE_32,224,224
POWER_L2CACHE_R_CORE_32,0,0
POWER_DCACHE_W_CORE_32,32,32
POWER_L2CACHE_W_CORE_32,0,0
POWER_DCACHE_R_TAG_CORE_32,736,736
POWER_L2CACHE_R_TAG_CORE_32,0,0
POWER_CONST_CACHE_R_CORE_32,0,0
POWER_CONST_CACHE_W_CORE_32,0,0
POWER_CONST_CACHE_R_TAG_CORE_32,0,0
POWER_CONST_CACHE_W_TAG_CORE_32,0,0
POWER_TEXTURE_CACHE_R_CORE_32,0,0
POWER_TEXTURE_CACHE_W_CORE_32,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_32,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_32,0,0
POWER_SHARED_MEM_R_CORE_32,752,752
POWER_SHARED_MEM_W_CORE_32,0,0
POWER_SHARED_MEM_R_TAG_CORE_32,752,752
POWER_SHARED_MEM_W_TAG_CORE_32,0,0
POWER_BLOCK_STATES_R_CORE_33,6241,6241
POWER_BLOCK_STATES_W_CORE_33,6241,6241
POWER_FETCH_QUEUE_R_CORE_33,4466,4466
POWER_FETCH_QUEUE_W_CORE_33,4466,4466
POWER_INST_QUEUE_R_CORE_33,7359,7359
POWER_INST_QUEUE_W_CORE_33,4466,4466
POWER_BR_PRED_R_CORE_33,34,34
POWER_BR_PRED_W_CORE_33,34,34
POWER_RAS_R_CORE_33,128,128
POWER_RAS_W_CORE_33,0,0
POWER_ICACHE_R_CORE_33,4466,4466
POWER_ICACHE_W_CORE_33,3,3
POWER_ICACHE_R_TAG_CORE_33,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_33,0,0
POWER_ICACHE_MISS_BUF_W_CORE_33,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_33,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_33,0,0
POWER_ICACHE_TOT_ACC_CORE_33,0,0
POWER_ICACHE_CONF_CORE_33,0,0
POWER_INST_DECODER_R_CORE_33,4466,4466
POWER_INST_DECODER_W_CORE_33,0,0
POWER_MICRO_OP_SEQ_R_CORE_33,0,0
POWER_MICRO_OP_SEQ_W_CORE_33,0,0
POWER_OPERAND_DECODER_R_CORE_33,4466,4466
POWER_OPERAND_DECODER_W_CORE_33,0,0
POWER_UOP_QUEUE_R_CORE_33,7359,7359
POWER_UOP_QUEUE_W_CORE_33,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_33,0,0
POWER_REG_RENAMING_TABLE_W_CORE_33,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_33,4466,4466
POWER_FREELIST_R_CORE_33,0,0
POWER_FREELIST_W_CORE_33,0,0
POWER_RESERVATION_STATION_R_CORE_33,5702,5702
POWER_RESERVATION_STATION_W_CORE_33,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_33,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_33,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_33,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_33,4466,4466
POWER_PAYLOAD_RAM_R_CORE_33,4466,4466
POWER_PAYLOAD_RAM_W_CORE_33,4466,4466
POWER_EX_ALU_R_CORE_33,3458,3458
POWER_EX_FPU_R_CORE_33,0,0
POWER_EX_MUL_R_CORE_33,0,0
POWER_EX_SFU_R_CORE_33,0,0
POWER_REORDER_BUF_R_CORE_33,0,0
POWER_REORDER_BUF_W_CORE_33,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_33,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_33,4466,4466
POWER_FP_RENAME_R_CORE_33,0,0
POWER_FP_RENAME_W_CORE_33,0,0
POWER_LOAD_QUEUE_R_CORE_33,0,0
POWER_LOAD_QUEUE_W_CORE_33,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_33,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_33,0,0
POWER_STORE_QUEUE_R_CORE_33,0,0
POWER_STORE_QUEUE_W_CORE_33,0,0
POWER_STORE_QUEUE_R_TAG_CORE_33,0,0
POWER_STORE_QUEUE_W_TAG_CORE_33,0,0
POWER_DATA_TLB_R_CORE_33,0,0
POWER_DATA_TLB_W_CORE_33,0,0
POWER_DATA_TLB_R_TAG_CORE_33,0,0
POWER_DATA_TLB_W_TAG_CORE_33,0,0
POWER_INT_REGFILE_R_CORE_33,7924,7924
POWER_INT_REGFILE_W_CORE_33,4466,4466
POWER_FP_REGFILE_R_CORE_33,0,0
POWER_FP_REGFILE_W_CORE_33,0,0
POWER_GP_REGISTER_R_CORE_33,7924,7924
POWER_GP_REGISTER_W_CORE_33,4466,4466
POWER_FP_REGISTER_R_CORE_33,0,0
POWER_FP_REGISTER_W_CORE_33,0,0
POWER_SEGMENT_REGISTER_R_CORE_33,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_33,1008,1008
POWER_CONTROL_REGISTER_R_CORE_33,0,0
POWER_CONTROL_REGISTER_W_CORE_33,0,0
POWER_FLAG_REGISTER_R_CORE_33,0,0
POWER_FLAG_REGISTER_W_CORE_33,0,0
POWER_EXEC_BYPASS_CORE_33,4466,4466
POWER_LOAD_BYPASS_CORE_33,1440,1440
POWER_PIPELINE_CORE_33,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_33,1440,1440
POWER_DCACHE_MISS_BUF_R_TAG_CORE_33,512,512
POWER_DCACHE_MISS_BUF_W_CORE_33,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_33,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_33,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_33,480,480
POWER_DCACHE_LINEFILL_BUF_W_CORE_33,480,480
POWER_L2CACHE_LINEFILL_BUF_W_CORE_33,480,480
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_33,480,480
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_33,480,480
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_33,480,480
POWER_DCACHE_WB_BUF_R_CORE_33,0,0
POWER_L2CACHE_WB_BUF_R_CORE_33,0,0
POWER_DCACHE_WB_BUF_W_CORE_33,0,0
POWER_L2CACHE_WB_BUF_W_CORE_33,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_33,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_33,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_33,0,0
POWER_DCACHE_R_CORE_33,224,224
POWER_L2CACHE_R_CORE_33,0,0
POWER_DCACHE_W_CORE_33,32,32
POWER_L2CACHE_W_CORE_33,0,0
POWER_DCACHE_R_TAG_CORE_33,736,736
POWER_L2CACHE_R_TAG_CORE_33,0,0
POWER_CONST_CACHE_R_CORE_33,0,0
POWER_CONST_CACHE_W_CORE_33,0,0
POWER_CONST_CACHE_R_TAG_CORE_33,0,0
POWER_CONST_CACHE_W_TAG_CORE_33,0,0
POWER_TEXTURE_CACHE_R_CORE_33,0,0
POWER_TEXTURE_CACHE_W_CORE_33,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_33,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_33,0,0
POWER_SHARED_MEM_R_CORE_33,752,752
POWER_SHARED_MEM_W_CORE_33,0,0
POWER_SHARED_MEM_R_TAG_CORE_33,752,752
POWER_SHARED_MEM_W_TAG_CORE_33,0,0
POWER_BLOCK_STATES_R_CORE_34,6257,6257
POWER_BLOCK_STATES_W_CORE_34,6257,6257
POWER_FETCH_QUEUE_R_CORE_34,4466,4466
POWER_FETCH_QUEUE_W_CORE_34,4466,4466
POWER_INST_QUEUE_R_CORE_34,7356,7356
POWER_INST_QUEUE_W_CORE_34,4466,4466
POWER_BR_PRED_R_CORE_34,34,34
POWER_BR_PRED_W_CORE_34,34,34
POWER_RAS_R_CORE_34,128,128
POWER_RAS_W_CORE_34,0,0
POWER_ICACHE_R_CORE_34,4466,4466
POWER_ICACHE_W_CORE_34,3,3
POWER_ICACHE_R_TAG_CORE_34,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_34,0,0
POWER_ICACHE_MISS_BUF_W_CORE_34,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_34,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_34,0,0
POWER_ICACHE_TOT_ACC_CORE_34,0,0
POWER_ICACHE_CONF_CORE_34,0,0
POWER_INST_DECODER_R_CORE_34,4466,4466
POWER_INST_DECODER_W_CORE_34,0,0
POWER_MICRO_OP_SEQ_R_CORE_34,0,0
POWER_MICRO_OP_SEQ_W_CORE_34,0,0
POWER_OPERAND_DECODER_R_CORE_34,4466,4466
POWER_OPERAND_DECODER_W_CORE_34,0,0
POWER_UOP_QUEUE_R_CORE_34,7356,7356
POWER_UOP_QUEUE_W_CORE_34,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_34,0,0
POWER_REG_RENAMING_TABLE_W_CORE_34,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_34,4466,4466
POWER_FREELIST_R_CORE_34,0,0
POWER_FREELIST_W_CORE_34,0,0
POWER_RESERVATION_STATION_R_CORE_34,5669,5669
POWER_RESERVATION_STATION_W_CORE_34,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_34,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_34,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_34,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_34,4466,4466
POWER_PAYLOAD_RAM_R_CORE_34,4466,4466
POWER_PAYLOAD_RAM_W_CORE_34,4466,4466
POWER_EX_ALU_R_CORE_34,3458,3458
POWER_EX_FPU_R_CORE_34,0,0
POWER_EX_MUL_R_CORE_34,0,0
POWER_EX_SFU_R_CORE_34,0,0
POWER_REORDER_BUF_R_CORE_34,0,0
POWER_REORDER_BUF_W_CORE_34,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_34,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_34,4466,4466
POWER_FP_RENAME_R_CORE_34,0,0
POWER_FP_RENAME_W_CORE_34,0,0
POWER_LOAD_QUEUE_R_CORE_34,0,0
POWER_LOAD_QUEUE_W_CORE_34,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_34,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_34,0,0
POWER_STORE_QUEUE_R_CORE_34,0,0
POWER_STORE_QUEUE_W_CORE_34,0,0
POWER_STORE_QUEUE_R_TAG_CORE_34,0,0
POWER_STORE_QUEUE_W_TAG_CORE_34,0,0
POWER_DATA_TLB_R_CORE_34,0,0
POWER_DATA_TLB_W_CORE_34,0,0
POWER_DATA_TLB_R_TAG_CORE_34,0,0
POWER_DATA_TLB_W_TAG_CORE_34,0,0
POWER_INT_REGFILE_R_CORE_34,7924,7924
POWER_INT_REGFILE_W_CORE_34,4466,4466
POWER_FP_REGFILE_R_CORE_34,0,0
POWER_FP_REGFILE_W_CORE_34,0,0
POWER_GP_REGISTER_R_CORE_34,7924,7924
POWER_GP_REGISTER_W_CORE_34,4466,4466
POWER_FP_REGISTER_R_CORE_34,0,0
POWER_FP_REGISTER_W_CORE_34,0,0
POWER_SEGMENT_REGISTER_R_CORE_34,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_34,1008,1008
POWER_CONTROL_REGISTER_R_CORE_34,0,0
POWER_CONTROL_REGISTER_W_CORE_34,0,0
POWER_FLAG_REGISTER_R_CORE_34,0,0
POWER_FLAG_REGISTER_W_CORE_34,0,0
POWER_EXEC_BYPASS_CORE_34,4466,4466
POWER_LOAD_BYPASS_CORE_34,1518,1518
POWER_PIPELINE_CORE_34,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_34,1518,1518
POWER_DCACHE_MISS_BUF_R_TAG_CORE_34,512,512
POWER_DCACHE_MISS_BUF_W_CORE_34,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_34,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_34,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_34,506,506
POWER_DCACHE_LINEFILL_BUF_W_CORE_34,506,506
POWER_L2CACHE_LINEFILL_BUF_W_CORE_34,506,506
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_34,506,506
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_34,506,506
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_34,506,506
POWER_DCACHE_WB_BUF_R_CORE_34,0,0
POWER_L2CACHE_WB_BUF_R_CORE_34,0,0
POWER_DCACHE_WB_BUF_W_CORE_34,0,0
POWER_L2CACHE_WB_BUF_W_CORE_34,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_34,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_34,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_34,0,0
POWER_DCACHE_R_CORE_34,224,224
POWER_L2CACHE_R_CORE_34,0,0
POWER_DCACHE_W_CORE_34,32,32
POWER_L2CACHE_W_CORE_34,0,0
POWER_DCACHE_R_TAG_CORE_34,736,736
POWER_L2CACHE_R_TAG_CORE_34,0,0
POWER_CONST_CACHE_R_CORE_34,0,0
POWER_CONST_CACHE_W_CORE_34,0,0
POWER_CONST_CACHE_R_TAG_CORE_34,0,0
POWER_CONST_CACHE_W_TAG_CORE_34,0,0
POWER_TEXTURE_CACHE_R_CORE_34,0,0
POWER_TEXTURE_CACHE_W_CORE_34,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_34,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_34,0,0
POWER_SHARED_MEM_R_CORE_34,752,752
POWER_SHARED_MEM_W_CORE_34,0,0
POWER_SHARED_MEM_R_TAG_CORE_34,752,752
POWER_SHARED_MEM_W_TAG_CORE_34,0,0
POWER_BLOCK_STATES_R_CORE_35,6327,6327
POWER_BLOCK_STATES_W_CORE_35,6327,6327
POWER_FETCH_QUEUE_R_CORE_35,4466,4466
POWER_FETCH_QUEUE_W_CORE_35,4466,4466
POWER_INST_QUEUE_R_CORE_35,7349,7349
POWER_INST_QUEUE_W_CORE_35,4466,4466
POWER_BR_PRED_R_CORE_35,34,34
POWER_BR_PRED_W_CORE_35,34,34
POWER_RAS_R_CORE_35,128,128
POWER_RAS_W_CORE_35,0,0
POWER_ICACHE_R_CORE_35,4466,4466
POWER_ICACHE_W_CORE_35,3,3
POWER_ICACHE_R_TAG_CORE_35,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_35,0,0
POWER_ICACHE_MISS_BUF_W_CORE_35,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_35,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_35,0,0
POWER_ICACHE_TOT_ACC_CORE_35,0,0
POWER_ICACHE_CONF_CORE_35,0,0
POWER_INST_DECODER_R_CORE_35,4466,4466
POWER_INST_DECODER_W_CORE_35,0,0
POWER_MICRO_OP_SEQ_R_CORE_35,0,0
POWER_MICRO_OP_SEQ_W_CORE_35,0,0
POWER_OPERAND_DECODER_R_CORE_35,4466,4466
POWER_OPERAND_DECODER_W_CORE_35,0,0
POWER_UOP_QUEUE_R_CORE_35,7349,7349
POWER_UOP_QUEUE_W_CORE_35,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_35,0,0
POWER_REG_RENAMING_TABLE_W_CORE_35,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_35,4466,4466
POWER_FREELIST_R_CORE_35,0,0
POWER_FREELIST_W_CORE_35,0,0
POWER_RESERVATION_STATION_R_CORE_35,5670,5670
POWER_RESERVATION_STATION_W_CORE_35,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_35,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_35,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_35,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_35,4466,4466
POWER_PAYLOAD_RAM_R_CORE_35,4466,4466
POWER_PAYLOAD_RAM_W_CORE_35,4466,4466
POWER_EX_ALU_R_CORE_35,3458,3458
POWER_EX_FPU_R_CORE_35,0,0
POWER_EX_MUL_R_CORE_35,0,0
POWER_EX_SFU_R_CORE_35,0,0
POWER_REORDER_BUF_R_CORE_35,0,0
POWER_REORDER_BUF_W_CORE_35,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_35,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_35,4466,4466
POWER_FP_RENAME_R_CORE_35,0,0
POWER_FP_RENAME_W_CORE_35,0,0
POWER_LOAD_QUEUE_R_CORE_35,0,0
POWER_LOAD_QUEUE_W_CORE_35,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_35,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_35,0,0
POWER_STORE_QUEUE_R_CORE_35,0,0
POWER_STORE_QUEUE_W_CORE_35,0,0
POWER_STORE_QUEUE_R_TAG_CORE_35,0,0
POWER_STORE_QUEUE_W_TAG_CORE_35,0,0
POWER_DATA_TLB_R_CORE_35,0,0
POWER_DATA_TLB_W_CORE_35,0,0
POWER_DATA_TLB_R_TAG_CORE_35,0,0
POWER_DATA_TLB_W_TAG_CORE_35,0,0
POWER_INT_REGFILE_R_CORE_35,7924,7924
POWER_INT_REGFILE_W_CORE_35,4466,4466
POWER_FP_REGFILE_R_CORE_35,0,0
POWER_FP_REGFILE_W_CORE_35,0,0
POWER_GP_REGISTER_R_CORE_35,7924,7924
POWER_GP_REGISTER_W_CORE_35,4466,4466
POWER_FP_REGISTER_R_CORE_35,0,0
POWER_FP_REGISTER_W_CORE_35,0,0
POWER_SEGMENT_REGISTER_R_CORE_35,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_35,1008,1008
POWER_CONTROL_REGISTER_R_CORE_35,0,0
POWER_CONTROL_REGISTER_W_CORE_35,0,0
POWER_FLAG_REGISTER_R_CORE_35,0,0
POWER_FLAG_REGISTER_W_CORE_35,0,0
POWER_EXEC_BYPASS_CORE_35,4466,4466
POWER_LOAD_BYPASS_CORE_35,1476,1476
POWER_PIPELINE_CORE_35,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_35,1476,1476
POWER_DCACHE_MISS_BUF_R_TAG_CORE_35,512,512
POWER_DCACHE_MISS_BUF_W_CORE_35,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_35,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_35,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_35,492,492
POWER_DCACHE_LINEFILL_BUF_W_CORE_35,492,492
POWER_L2CACHE_LINEFILL_BUF_W_CORE_35,492,492
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_35,492,492
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_35,492,492
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_35,492,492
POWER_DCACHE_WB_BUF_R_CORE_35,0,0
POWER_L2CACHE_WB_BUF_R_CORE_35,0,0
POWER_DCACHE_WB_BUF_W_CORE_35,0,0
POWER_L2CACHE_WB_BUF_W_CORE_35,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_35,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_35,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_35,0,0
POWER_DCACHE_R_CORE_35,224,224
POWER_L2CACHE_R_CORE_35,0,0
POWER_DCACHE_W_CORE_35,32,32
POWER_L2CACHE_W_CORE_35,0,0
POWER_DCACHE_R_TAG_CORE_35,736,736
POWER_L2CACHE_R_TAG_CORE_35,0,0
POWER_CONST_CACHE_R_CORE_35,0,0
POWER_CONST_CACHE_W_CORE_35,0,0
POWER_CONST_CACHE_R_TAG_CORE_35,0,0
POWER_CONST_CACHE_W_TAG_CORE_35,0,0
POWER_TEXTURE_CACHE_R_CORE_35,0,0
POWER_TEXTURE_CACHE_W_CORE_35,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_35,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_35,0,0
POWER_SHARED_MEM_R_CORE_35,752,752
POWER_SHARED_MEM_W_CORE_35,0,0
POWER_SHARED_MEM_R_TAG_CORE_35,752,752
POWER_SHARED_MEM_W_TAG_CORE_35,0,0
POWER_BLOCK_STATES_R_CORE_36,6307,6307
POWER_BLOCK_STATES_W_CORE_36,6307,6307
POWER_FETCH_QUEUE_R_CORE_36,4466,4466
POWER_FETCH_QUEUE_W_CORE_36,4466,4466
POWER_INST_QUEUE_R_CORE_36,7341,7341
POWER_INST_QUEUE_W_CORE_36,4466,4466
POWER_BR_PRED_R_CORE_36,34,34
POWER_BR_PRED_W_CORE_36,34,34
POWER_RAS_R_CORE_36,128,128
POWER_RAS_W_CORE_36,0,0
POWER_ICACHE_R_CORE_36,4466,4466
POWER_ICACHE_W_CORE_36,3,3
POWER_ICACHE_R_TAG_CORE_36,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_36,0,0
POWER_ICACHE_MISS_BUF_W_CORE_36,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_36,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_36,0,0
POWER_ICACHE_TOT_ACC_CORE_36,0,0
POWER_ICACHE_CONF_CORE_36,0,0
POWER_INST_DECODER_R_CORE_36,4466,4466
POWER_INST_DECODER_W_CORE_36,0,0
POWER_MICRO_OP_SEQ_R_CORE_36,0,0
POWER_MICRO_OP_SEQ_W_CORE_36,0,0
POWER_OPERAND_DECODER_R_CORE_36,4466,4466
POWER_OPERAND_DECODER_W_CORE_36,0,0
POWER_UOP_QUEUE_R_CORE_36,7341,7341
POWER_UOP_QUEUE_W_CORE_36,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_36,0,0
POWER_REG_RENAMING_TABLE_W_CORE_36,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_36,4466,4466
POWER_FREELIST_R_CORE_36,0,0
POWER_FREELIST_W_CORE_36,0,0
POWER_RESERVATION_STATION_R_CORE_36,5661,5661
POWER_RESERVATION_STATION_W_CORE_36,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_36,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_36,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_36,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_36,4466,4466
POWER_PAYLOAD_RAM_R_CORE_36,4466,4466
POWER_PAYLOAD_RAM_W_CORE_36,4466,4466
POWER_EX_ALU_R_CORE_36,3458,3458
POWER_EX_FPU_R_CORE_36,0,0
POWER_EX_MUL_R_CORE_36,0,0
POWER_EX_SFU_R_CORE_36,0,0
POWER_REORDER_BUF_R_CORE_36,0,0
POWER_REORDER_BUF_W_CORE_36,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_36,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_36,4466,4466
POWER_FP_RENAME_R_CORE_36,0,0
POWER_FP_RENAME_W_CORE_36,0,0
POWER_LOAD_QUEUE_R_CORE_36,0,0
POWER_LOAD_QUEUE_W_CORE_36,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_36,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_36,0,0
POWER_STORE_QUEUE_R_CORE_36,0,0
POWER_STORE_QUEUE_W_CORE_36,0,0
POWER_STORE_QUEUE_R_TAG_CORE_36,0,0
POWER_STORE_QUEUE_W_TAG_CORE_36,0,0
POWER_DATA_TLB_R_CORE_36,0,0
POWER_DATA_TLB_W_CORE_36,0,0
POWER_DATA_TLB_R_TAG_CORE_36,0,0
POWER_DATA_TLB_W_TAG_CORE_36,0,0
POWER_INT_REGFILE_R_CORE_36,7924,7924
POWER_INT_REGFILE_W_CORE_36,4466,4466
POWER_FP_REGFILE_R_CORE_36,0,0
POWER_FP_REGFILE_W_CORE_36,0,0
POWER_GP_REGISTER_R_CORE_36,7924,7924
POWER_GP_REGISTER_W_CORE_36,4466,4466
POWER_FP_REGISTER_R_CORE_36,0,0
POWER_FP_REGISTER_W_CORE_36,0,0
POWER_SEGMENT_REGISTER_R_CORE_36,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_36,1008,1008
POWER_CONTROL_REGISTER_R_CORE_36,0,0
POWER_CONTROL_REGISTER_W_CORE_36,0,0
POWER_FLAG_REGISTER_R_CORE_36,0,0
POWER_FLAG_REGISTER_W_CORE_36,0,0
POWER_EXEC_BYPASS_CORE_36,4466,4466
POWER_LOAD_BYPASS_CORE_36,1500,1500
POWER_PIPELINE_CORE_36,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_36,1500,1500
POWER_DCACHE_MISS_BUF_R_TAG_CORE_36,512,512
POWER_DCACHE_MISS_BUF_W_CORE_36,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_36,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_36,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_36,500,500
POWER_DCACHE_LINEFILL_BUF_W_CORE_36,500,500
POWER_L2CACHE_LINEFILL_BUF_W_CORE_36,500,500
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_36,500,500
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_36,500,500
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_36,500,500
POWER_DCACHE_WB_BUF_R_CORE_36,0,0
POWER_L2CACHE_WB_BUF_R_CORE_36,0,0
POWER_DCACHE_WB_BUF_W_CORE_36,0,0
POWER_L2CACHE_WB_BUF_W_CORE_36,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_36,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_36,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_36,0,0
POWER_DCACHE_R_CORE_36,224,224
POWER_L2CACHE_R_CORE_36,0,0
POWER_DCACHE_W_CORE_36,32,32
POWER_L2CACHE_W_CORE_36,0,0
POWER_DCACHE_R_TAG_CORE_36,736,736
POWER_L2CACHE_R_TAG_CORE_36,0,0
POWER_CONST_CACHE_R_CORE_36,0,0
POWER_CONST_CACHE_W_CORE_36,0,0
POWER_CONST_CACHE_R_TAG_CORE_36,0,0
POWER_CONST_CACHE_W_TAG_CORE_36,0,0
POWER_TEXTURE_CACHE_R_CORE_36,0,0
POWER_TEXTURE_CACHE_W_CORE_36,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_36,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_36,0,0
POWER_SHARED_MEM_R_CORE_36,752,752
POWER_SHARED_MEM_W_CORE_36,0,0
POWER_SHARED_MEM_R_TAG_CORE_36,752,752
POWER_SHARED_MEM_W_TAG_CORE_36,0,0
POWER_BLOCK_STATES_R_CORE_37,6885,6885
POWER_BLOCK_STATES_W_CORE_37,6885,6885
POWER_FETCH_QUEUE_R_CORE_37,4466,4466
POWER_FETCH_QUEUE_W_CORE_37,4466,4466
POWER_INST_QUEUE_R_CORE_37,7351,7351
POWER_INST_QUEUE_W_CORE_37,4466,4466
POWER_BR_PRED_R_CORE_37,34,34
POWER_BR_PRED_W_CORE_37,34,34
POWER_RAS_R_CORE_37,128,128
POWER_RAS_W_CORE_37,0,0
POWER_ICACHE_R_CORE_37,4466,4466
POWER_ICACHE_W_CORE_37,3,3
POWER_ICACHE_R_TAG_CORE_37,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_37,0,0
POWER_ICACHE_MISS_BUF_W_CORE_37,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_37,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_37,0,0
POWER_ICACHE_TOT_ACC_CORE_37,0,0
POWER_ICACHE_CONF_CORE_37,0,0
POWER_INST_DECODER_R_CORE_37,4466,4466
POWER_INST_DECODER_W_CORE_37,0,0
POWER_MICRO_OP_SEQ_R_CORE_37,0,0
POWER_MICRO_OP_SEQ_W_CORE_37,0,0
POWER_OPERAND_DECODER_R_CORE_37,4466,4466
POWER_OPERAND_DECODER_W_CORE_37,0,0
POWER_UOP_QUEUE_R_CORE_37,7351,7351
POWER_UOP_QUEUE_W_CORE_37,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_37,0,0
POWER_REG_RENAMING_TABLE_W_CORE_37,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_37,4466,4466
POWER_FREELIST_R_CORE_37,0,0
POWER_FREELIST_W_CORE_37,0,0
POWER_RESERVATION_STATION_R_CORE_37,5681,5681
POWER_RESERVATION_STATION_W_CORE_37,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_37,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_37,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_37,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_37,4466,4466
POWER_PAYLOAD_RAM_R_CORE_37,4466,4466
POWER_PAYLOAD_RAM_W_CORE_37,4466,4466
POWER_EX_ALU_R_CORE_37,3458,3458
POWER_EX_FPU_R_CORE_37,0,0
POWER_EX_MUL_R_CORE_37,0,0
POWER_EX_SFU_R_CORE_37,0,0
POWER_REORDER_BUF_R_CORE_37,0,0
POWER_REORDER_BUF_W_CORE_37,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_37,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_37,4466,4466
POWER_FP_RENAME_R_CORE_37,0,0
POWER_FP_RENAME_W_CORE_37,0,0
POWER_LOAD_QUEUE_R_CORE_37,0,0
POWER_LOAD_QUEUE_W_CORE_37,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_37,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_37,0,0
POWER_STORE_QUEUE_R_CORE_37,0,0
POWER_STORE_QUEUE_W_CORE_37,0,0
POWER_STORE_QUEUE_R_TAG_CORE_37,0,0
POWER_STORE_QUEUE_W_TAG_CORE_37,0,0
POWER_DATA_TLB_R_CORE_37,0,0
POWER_DATA_TLB_W_CORE_37,0,0
POWER_DATA_TLB_R_TAG_CORE_37,0,0
POWER_DATA_TLB_W_TAG_CORE_37,0,0
POWER_INT_REGFILE_R_CORE_37,7924,7924
POWER_INT_REGFILE_W_CORE_37,4466,4466
POWER_FP_REGFILE_R_CORE_37,0,0
POWER_FP_REGFILE_W_CORE_37,0,0
POWER_GP_REGISTER_R_CORE_37,7924,7924
POWER_GP_REGISTER_W_CORE_37,4466,4466
POWER_FP_REGISTER_R_CORE_37,0,0
POWER_FP_REGISTER_W_CORE_37,0,0
POWER_SEGMENT_REGISTER_R_CORE_37,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_37,1008,1008
POWER_CONTROL_REGISTER_R_CORE_37,0,0
POWER_CONTROL_REGISTER_W_CORE_37,0,0
POWER_FLAG_REGISTER_R_CORE_37,0,0
POWER_FLAG_REGISTER_W_CORE_37,0,0
POWER_EXEC_BYPASS_CORE_37,4466,4466
POWER_LOAD_BYPASS_CORE_37,1452,1452
POWER_PIPELINE_CORE_37,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_37,1452,1452
POWER_DCACHE_MISS_BUF_R_TAG_CORE_37,512,512
POWER_DCACHE_MISS_BUF_W_CORE_37,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_37,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_37,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_37,484,484
POWER_DCACHE_LINEFILL_BUF_W_CORE_37,484,484
POWER_L2CACHE_LINEFILL_BUF_W_CORE_37,484,484
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_37,484,484
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_37,484,484
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_37,484,484
POWER_DCACHE_WB_BUF_R_CORE_37,0,0
POWER_L2CACHE_WB_BUF_R_CORE_37,0,0
POWER_DCACHE_WB_BUF_W_CORE_37,0,0
POWER_L2CACHE_WB_BUF_W_CORE_37,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_37,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_37,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_37,0,0
POWER_DCACHE_R_CORE_37,224,224
POWER_L2CACHE_R_CORE_37,0,0
POWER_DCACHE_W_CORE_37,32,32
POWER_L2CACHE_W_CORE_37,0,0
POWER_DCACHE_R_TAG_CORE_37,736,736
POWER_L2CACHE_R_TAG_CORE_37,0,0
POWER_CONST_CACHE_R_CORE_37,0,0
POWER_CONST_CACHE_W_CORE_37,0,0
POWER_CONST_CACHE_R_TAG_CORE_37,0,0
POWER_CONST_CACHE_W_TAG_CORE_37,0,0
POWER_TEXTURE_CACHE_R_CORE_37,0,0
POWER_TEXTURE_CACHE_W_CORE_37,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_37,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_37,0,0
POWER_SHARED_MEM_R_CORE_37,752,752
POWER_SHARED_MEM_W_CORE_37,0,0
POWER_SHARED_MEM_R_TAG_CORE_37,752,752
POWER_SHARED_MEM_W_TAG_CORE_37,0,0
POWER_BLOCK_STATES_R_CORE_38,6959,6959
POWER_BLOCK_STATES_W_CORE_38,6959,6959
POWER_FETCH_QUEUE_R_CORE_38,4466,4466
POWER_FETCH_QUEUE_W_CORE_38,4466,4466
POWER_INST_QUEUE_R_CORE_38,7346,7346
POWER_INST_QUEUE_W_CORE_38,4466,4466
POWER_BR_PRED_R_CORE_38,34,34
POWER_BR_PRED_W_CORE_38,34,34
POWER_RAS_R_CORE_38,128,128
POWER_RAS_W_CORE_38,0,0
POWER_ICACHE_R_CORE_38,4466,4466
POWER_ICACHE_W_CORE_38,3,3
POWER_ICACHE_R_TAG_CORE_38,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_38,0,0
POWER_ICACHE_MISS_BUF_W_CORE_38,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_38,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_38,0,0
POWER_ICACHE_TOT_ACC_CORE_38,0,0
POWER_ICACHE_CONF_CORE_38,0,0
POWER_INST_DECODER_R_CORE_38,4466,4466
POWER_INST_DECODER_W_CORE_38,0,0
POWER_MICRO_OP_SEQ_R_CORE_38,0,0
POWER_MICRO_OP_SEQ_W_CORE_38,0,0
POWER_OPERAND_DECODER_R_CORE_38,4466,4466
POWER_OPERAND_DECODER_W_CORE_38,0,0
POWER_UOP_QUEUE_R_CORE_38,7346,7346
POWER_UOP_QUEUE_W_CORE_38,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_38,0,0
POWER_REG_RENAMING_TABLE_W_CORE_38,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_38,4466,4466
POWER_FREELIST_R_CORE_38,0,0
POWER_FREELIST_W_CORE_38,0,0
POWER_RESERVATION_STATION_R_CORE_38,5624,5624
POWER_RESERVATION_STATION_W_CORE_38,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_38,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_38,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_38,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_38,4466,4466
POWER_PAYLOAD_RAM_R_CORE_38,4466,4466
POWER_PAYLOAD_RAM_W_CORE_38,4466,4466
POWER_EX_ALU_R_CORE_38,3458,3458
POWER_EX_FPU_R_CORE_38,0,0
POWER_EX_MUL_R_CORE_38,0,0
POWER_EX_SFU_R_CORE_38,0,0
POWER_REORDER_BUF_R_CORE_38,0,0
POWER_REORDER_BUF_W_CORE_38,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_38,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_38,4466,4466
POWER_FP_RENAME_R_CORE_38,0,0
POWER_FP_RENAME_W_CORE_38,0,0
POWER_LOAD_QUEUE_R_CORE_38,0,0
POWER_LOAD_QUEUE_W_CORE_38,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_38,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_38,0,0
POWER_STORE_QUEUE_R_CORE_38,0,0
POWER_STORE_QUEUE_W_CORE_38,0,0
POWER_STORE_QUEUE_R_TAG_CORE_38,0,0
POWER_STORE_QUEUE_W_TAG_CORE_38,0,0
POWER_DATA_TLB_R_CORE_38,0,0
POWER_DATA_TLB_W_CORE_38,0,0
POWER_DATA_TLB_R_TAG_CORE_38,0,0
POWER_DATA_TLB_W_TAG_CORE_38,0,0
POWER_INT_REGFILE_R_CORE_38,7924,7924
POWER_INT_REGFILE_W_CORE_38,4466,4466
POWER_FP_REGFILE_R_CORE_38,0,0
POWER_FP_REGFILE_W_CORE_38,0,0
POWER_GP_REGISTER_R_CORE_38,7924,7924
POWER_GP_REGISTER_W_CORE_38,4466,4466
POWER_FP_REGISTER_R_CORE_38,0,0
POWER_FP_REGISTER_W_CORE_38,0,0
POWER_SEGMENT_REGISTER_R_CORE_38,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_38,1008,1008
POWER_CONTROL_REGISTER_R_CORE_38,0,0
POWER_CONTROL_REGISTER_W_CORE_38,0,0
POWER_FLAG_REGISTER_R_CORE_38,0,0
POWER_FLAG_REGISTER_W_CORE_38,0,0
POWER_EXEC_BYPASS_CORE_38,4466,4466
POWER_LOAD_BYPASS_CORE_38,1488,1488
POWER_PIPELINE_CORE_38,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_38,1488,1488
POWER_DCACHE_MISS_BUF_R_TAG_CORE_38,512,512
POWER_DCACHE_MISS_BUF_W_CORE_38,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_38,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_38,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_38,496,496
POWER_DCACHE_LINEFILL_BUF_W_CORE_38,496,496
POWER_L2CACHE_LINEFILL_BUF_W_CORE_38,496,496
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_38,496,496
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_38,496,496
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_38,496,496
POWER_DCACHE_WB_BUF_R_CORE_38,0,0
POWER_L2CACHE_WB_BUF_R_CORE_38,0,0
POWER_DCACHE_WB_BUF_W_CORE_38,0,0
POWER_L2CACHE_WB_BUF_W_CORE_38,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_38,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_38,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_38,0,0
POWER_DCACHE_R_CORE_38,224,224
POWER_L2CACHE_R_CORE_38,0,0
POWER_DCACHE_W_CORE_38,32,32
POWER_L2CACHE_W_CORE_38,0,0
POWER_DCACHE_R_TAG_CORE_38,736,736
POWER_L2CACHE_R_TAG_CORE_38,0,0
POWER_CONST_CACHE_R_CORE_38,0,0
POWER_CONST_CACHE_W_CORE_38,0,0
POWER_CONST_CACHE_R_TAG_CORE_38,0,0
POWER_CONST_CACHE_W_TAG_CORE_38,0,0
POWER_TEXTURE_CACHE_R_CORE_38,0,0
POWER_TEXTURE_CACHE_W_CORE_38,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_38,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_38,0,0
POWER_SHARED_MEM_R_CORE_38,752,752
POWER_SHARED_MEM_W_CORE_38,0,0
POWER_SHARED_MEM_R_TAG_CORE_38,752,752
POWER_SHARED_MEM_W_TAG_CORE_38,0,0
POWER_BLOCK_STATES_R_CORE_39,6979,6979
POWER_BLOCK_STATES_W_CORE_39,6979,6979
POWER_FETCH_QUEUE_R_CORE_39,4466,4466
POWER_FETCH_QUEUE_W_CORE_39,4466,4466
POWER_INST_QUEUE_R_CORE_39,7338,7338
POWER_INST_QUEUE_W_CORE_39,4466,4466
POWER_BR_PRED_R_CORE_39,34,34
POWER_BR_PRED_W_CORE_39,34,34
POWER_RAS_R_CORE_39,128,128
POWER_RAS_W_CORE_39,0,0
POWER_ICACHE_R_CORE_39,4466,4466
POWER_ICACHE_W_CORE_39,3,3
POWER_ICACHE_R_TAG_CORE_39,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_39,0,0
POWER_ICACHE_MISS_BUF_W_CORE_39,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_39,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_39,0,0
POWER_ICACHE_TOT_ACC_CORE_39,0,0
POWER_ICACHE_CONF_CORE_39,0,0
POWER_INST_DECODER_R_CORE_39,4466,4466
POWER_INST_DECODER_W_CORE_39,0,0
POWER_MICRO_OP_SEQ_R_CORE_39,0,0
POWER_MICRO_OP_SEQ_W_CORE_39,0,0
POWER_OPERAND_DECODER_R_CORE_39,4466,4466
POWER_OPERAND_DECODER_W_CORE_39,0,0
POWER_UOP_QUEUE_R_CORE_39,7338,7338
POWER_UOP_QUEUE_W_CORE_39,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_39,0,0
POWER_REG_RENAMING_TABLE_W_CORE_39,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_39,4466,4466
POWER_FREELIST_R_CORE_39,0,0
POWER_FREELIST_W_CORE_39,0,0
POWER_RESERVATION_STATION_R_CORE_39,5649,5649
POWER_RESERVATION_STATION_W_CORE_39,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_39,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_39,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_39,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_39,4466,4466
POWER_PAYLOAD_RAM_R_CORE_39,4466,4466
POWER_PAYLOAD_RAM_W_CORE_39,4466,4466
POWER_EX_ALU_R_CORE_39,3458,3458
POWER_EX_FPU_R_CORE_39,0,0
POWER_EX_MUL_R_CORE_39,0,0
POWER_EX_SFU_R_CORE_39,0,0
POWER_REORDER_BUF_R_CORE_39,0,0
POWER_REORDER_BUF_W_CORE_39,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_39,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_39,4466,4466
POWER_FP_RENAME_R_CORE_39,0,0
POWER_FP_RENAME_W_CORE_39,0,0
POWER_LOAD_QUEUE_R_CORE_39,0,0
POWER_LOAD_QUEUE_W_CORE_39,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_39,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_39,0,0
POWER_STORE_QUEUE_R_CORE_39,0,0
POWER_STORE_QUEUE_W_CORE_39,0,0
POWER_STORE_QUEUE_R_TAG_CORE_39,0,0
POWER_STORE_QUEUE_W_TAG_CORE_39,0,0
POWER_DATA_TLB_R_CORE_39,0,0
POWER_DATA_TLB_W_CORE_39,0,0
POWER_DATA_TLB_R_TAG_CORE_39,0,0
POWER_DATA_TLB_W_TAG_CORE_39,0,0
POWER_INT_REGFILE_R_CORE_39,7924,7924
POWER_INT_REGFILE_W_CORE_39,4466,4466
POWER_FP_REGFILE_R_CORE_39,0,0
POWER_FP_REGFILE_W_CORE_39,0,0
POWER_GP_REGISTER_R_CORE_39,7924,7924
POWER_GP_REGISTER_W_CORE_39,4466,4466
POWER_FP_REGISTER_R_CORE_39,0,0
POWER_FP_REGISTER_W_CORE_39,0,0
POWER_SEGMENT_REGISTER_R_CORE_39,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_39,1008,1008
POWER_CONTROL_REGISTER_R_CORE_39,0,0
POWER_CONTROL_REGISTER_W_CORE_39,0,0
POWER_FLAG_REGISTER_R_CORE_39,0,0
POWER_FLAG_REGISTER_W_CORE_39,0,0
POWER_EXEC_BYPASS_CORE_39,4466,4466
POWER_LOAD_BYPASS_CORE_39,1452,1452
POWER_PIPELINE_CORE_39,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_39,1452,1452
POWER_DCACHE_MISS_BUF_R_TAG_CORE_39,512,512
POWER_DCACHE_MISS_BUF_W_CORE_39,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_39,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_39,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_39,484,484
POWER_DCACHE_LINEFILL_BUF_W_CORE_39,484,484
POWER_L2CACHE_LINEFILL_BUF_W_CORE_39,484,484
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_39,484,484
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_39,484,484
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_39,484,484
POWER_DCACHE_WB_BUF_R_CORE_39,0,0
POWER_L2CACHE_WB_BUF_R_CORE_39,0,0
POWER_DCACHE_WB_BUF_W_CORE_39,0,0
POWER_L2CACHE_WB_BUF_W_CORE_39,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_39,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_39,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_39,0,0
POWER_DCACHE_R_CORE_39,224,224
POWER_L2CACHE_R_CORE_39,0,0
POWER_DCACHE_W_CORE_39,32,32
POWER_L2CACHE_W_CORE_39,0,0
POWER_DCACHE_R_TAG_CORE_39,736,736
POWER_L2CACHE_R_TAG_CORE_39,0,0
POWER_CONST_CACHE_R_CORE_39,0,0
POWER_CONST_CACHE_W_CORE_39,0,0
POWER_CONST_CACHE_R_TAG_CORE_39,0,0
POWER_CONST_CACHE_W_TAG_CORE_39,0,0
POWER_TEXTURE_CACHE_R_CORE_39,0,0
POWER_TEXTURE_CACHE_W_CORE_39,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_39,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_39,0,0
POWER_SHARED_MEM_R_CORE_39,752,752
POWER_SHARED_MEM_W_CORE_39,0,0
POWER_SHARED_MEM_R_TAG_CORE_39,752,752
POWER_SHARED_MEM_W_TAG_CORE_39,0,0
POWER_BLOCK_STATES_R_CORE_40,6205,6205
POWER_BLOCK_STATES_W_CORE_40,6205,6205
POWER_FETCH_QUEUE_R_CORE_40,4466,4466
POWER_FETCH_QUEUE_W_CORE_40,4466,4466
POWER_INST_QUEUE_R_CORE_40,7343,7343
POWER_INST_QUEUE_W_CORE_40,4466,4466
POWER_BR_PRED_R_CORE_40,34,34
POWER_BR_PRED_W_CORE_40,34,34
POWER_RAS_R_CORE_40,128,128
POWER_RAS_W_CORE_40,0,0
POWER_ICACHE_R_CORE_40,4466,4466
POWER_ICACHE_W_CORE_40,3,3
POWER_ICACHE_R_TAG_CORE_40,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_40,0,0
POWER_ICACHE_MISS_BUF_W_CORE_40,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_40,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_40,0,0
POWER_ICACHE_TOT_ACC_CORE_40,0,0
POWER_ICACHE_CONF_CORE_40,0,0
POWER_INST_DECODER_R_CORE_40,4466,4466
POWER_INST_DECODER_W_CORE_40,0,0
POWER_MICRO_OP_SEQ_R_CORE_40,0,0
POWER_MICRO_OP_SEQ_W_CORE_40,0,0
POWER_OPERAND_DECODER_R_CORE_40,4466,4466
POWER_OPERAND_DECODER_W_CORE_40,0,0
POWER_UOP_QUEUE_R_CORE_40,7343,7343
POWER_UOP_QUEUE_W_CORE_40,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_40,0,0
POWER_REG_RENAMING_TABLE_W_CORE_40,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_40,4466,4466
POWER_FREELIST_R_CORE_40,0,0
POWER_FREELIST_W_CORE_40,0,0
POWER_RESERVATION_STATION_R_CORE_40,5645,5645
POWER_RESERVATION_STATION_W_CORE_40,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_40,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_40,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_40,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_40,4466,4466
POWER_PAYLOAD_RAM_R_CORE_40,4466,4466
POWER_PAYLOAD_RAM_W_CORE_40,4466,4466
POWER_EX_ALU_R_CORE_40,3458,3458
POWER_EX_FPU_R_CORE_40,0,0
POWER_EX_MUL_R_CORE_40,0,0
POWER_EX_SFU_R_CORE_40,0,0
POWER_REORDER_BUF_R_CORE_40,0,0
POWER_REORDER_BUF_W_CORE_40,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_40,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_40,4466,4466
POWER_FP_RENAME_R_CORE_40,0,0
POWER_FP_RENAME_W_CORE_40,0,0
POWER_LOAD_QUEUE_R_CORE_40,0,0
POWER_LOAD_QUEUE_W_CORE_40,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_40,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_40,0,0
POWER_STORE_QUEUE_R_CORE_40,0,0
POWER_STORE_QUEUE_W_CORE_40,0,0
POWER_STORE_QUEUE_R_TAG_CORE_40,0,0
POWER_STORE_QUEUE_W_TAG_CORE_40,0,0
POWER_DATA_TLB_R_CORE_40,0,0
POWER_DATA_TLB_W_CORE_40,0,0
POWER_DATA_TLB_R_TAG_CORE_40,0,0
POWER_DATA_TLB_W_TAG_CORE_40,0,0
POWER_INT_REGFILE_R_CORE_40,7924,7924
POWER_INT_REGFILE_W_CORE_40,4466,4466
POWER_FP_REGFILE_R_CORE_40,0,0
POWER_FP_REGFILE_W_CORE_40,0,0
POWER_GP_REGISTER_R_CORE_40,7924,7924
POWER_GP_REGISTER_W_CORE_40,4466,4466
POWER_FP_REGISTER_R_CORE_40,0,0
POWER_FP_REGISTER_W_CORE_40,0,0
POWER_SEGMENT_REGISTER_R_CORE_40,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_40,1008,1008
POWER_CONTROL_REGISTER_R_CORE_40,0,0
POWER_CONTROL_REGISTER_W_CORE_40,0,0
POWER_FLAG_REGISTER_R_CORE_40,0,0
POWER_FLAG_REGISTER_W_CORE_40,0,0
POWER_EXEC_BYPASS_CORE_40,4466,4466
POWER_LOAD_BYPASS_CORE_40,1494,1494
POWER_PIPELINE_CORE_40,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_40,1494,1494
POWER_DCACHE_MISS_BUF_R_TAG_CORE_40,512,512
POWER_DCACHE_MISS_BUF_W_CORE_40,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_40,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_40,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_40,498,498
POWER_DCACHE_LINEFILL_BUF_W_CORE_40,498,498
POWER_L2CACHE_LINEFILL_BUF_W_CORE_40,498,498
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_40,498,498
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_40,498,498
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_40,498,498
POWER_DCACHE_WB_BUF_R_CORE_40,0,0
POWER_L2CACHE_WB_BUF_R_CORE_40,0,0
POWER_DCACHE_WB_BUF_W_CORE_40,0,0
POWER_L2CACHE_WB_BUF_W_CORE_40,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_40,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_40,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_40,0,0
POWER_DCACHE_R_CORE_40,224,224
POWER_L2CACHE_R_CORE_40,0,0
POWER_DCACHE_W_CORE_40,32,32
POWER_L2CACHE_W_CORE_40,0,0
POWER_DCACHE_R_TAG_CORE_40,736,736
POWER_L2CACHE_R_TAG_CORE_40,0,0
POWER_CONST_CACHE_R_CORE_40,0,0
POWER_CONST_CACHE_W_CORE_40,0,0
POWER_CONST_CACHE_R_TAG_CORE_40,0,0
POWER_CONST_CACHE_W_TAG_CORE_40,0,0
POWER_TEXTURE_CACHE_R_CORE_40,0,0
POWER_TEXTURE_CACHE_W_CORE_40,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_40,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_40,0,0
POWER_SHARED_MEM_R_CORE_40,752,752
POWER_SHARED_MEM_W_CORE_40,0,0
POWER_SHARED_MEM_R_TAG_CORE_40,752,752
POWER_SHARED_MEM_W_TAG_CORE_40,0,0
POWER_BLOCK_STATES_R_CORE_41,6265,6265
POWER_BLOCK_STATES_W_CORE_41,6265,6265
POWER_FETCH_QUEUE_R_CORE_41,4466,4466
POWER_FETCH_QUEUE_W_CORE_41,4466,4466
POWER_INST_QUEUE_R_CORE_41,7364,7364
POWER_INST_QUEUE_W_CORE_41,4466,4466
POWER_BR_PRED_R_CORE_41,34,34
POWER_BR_PRED_W_CORE_41,34,34
POWER_RAS_R_CORE_41,128,128
POWER_RAS_W_CORE_41,0,0
POWER_ICACHE_R_CORE_41,4466,4466
POWER_ICACHE_W_CORE_41,3,3
POWER_ICACHE_R_TAG_CORE_41,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_41,0,0
POWER_ICACHE_MISS_BUF_W_CORE_41,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_41,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_41,0,0
POWER_ICACHE_TOT_ACC_CORE_41,0,0
POWER_ICACHE_CONF_CORE_41,0,0
POWER_INST_DECODER_R_CORE_41,4466,4466
POWER_INST_DECODER_W_CORE_41,0,0
POWER_MICRO_OP_SEQ_R_CORE_41,0,0
POWER_MICRO_OP_SEQ_W_CORE_41,0,0
POWER_OPERAND_DECODER_R_CORE_41,4466,4466
POWER_OPERAND_DECODER_W_CORE_41,0,0
POWER_UOP_QUEUE_R_CORE_41,7364,7364
POWER_UOP_QUEUE_W_CORE_41,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_41,0,0
POWER_REG_RENAMING_TABLE_W_CORE_41,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_41,4466,4466
POWER_FREELIST_R_CORE_41,0,0
POWER_FREELIST_W_CORE_41,0,0
POWER_RESERVATION_STATION_R_CORE_41,5626,5626
POWER_RESERVATION_STATION_W_CORE_41,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_41,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_41,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_41,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_41,4466,4466
POWER_PAYLOAD_RAM_R_CORE_41,4466,4466
POWER_PAYLOAD_RAM_W_CORE_41,4466,4466
POWER_EX_ALU_R_CORE_41,3458,3458
POWER_EX_FPU_R_CORE_41,0,0
POWER_EX_MUL_R_CORE_41,0,0
POWER_EX_SFU_R_CORE_41,0,0
POWER_REORDER_BUF_R_CORE_41,0,0
POWER_REORDER_BUF_W_CORE_41,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_41,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_41,4466,4466
POWER_FP_RENAME_R_CORE_41,0,0
POWER_FP_RENAME_W_CORE_41,0,0
POWER_LOAD_QUEUE_R_CORE_41,0,0
POWER_LOAD_QUEUE_W_CORE_41,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_41,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_41,0,0
POWER_STORE_QUEUE_R_CORE_41,0,0
POWER_STORE_QUEUE_W_CORE_41,0,0
POWER_STORE_QUEUE_R_TAG_CORE_41,0,0
POWER_STORE_QUEUE_W_TAG_CORE_41,0,0
POWER_DATA_TLB_R_CORE_41,0,0
POWER_DATA_TLB_W_CORE_41,0,0
POWER_DATA_TLB_R_TAG_CORE_41,0,0
POWER_DATA_TLB_W_TAG_CORE_41,0,0
POWER_INT_REGFILE_R_CORE_41,7924,7924
POWER_INT_REGFILE_W_CORE_41,4466,4466
POWER_FP_REGFILE_R_CORE_41,0,0
POWER_FP_REGFILE_W_CORE_41,0,0
POWER_GP_REGISTER_R_CORE_41,7924,7924
POWER_GP_REGISTER_W_CORE_41,4466,4466
POWER_FP_REGISTER_R_CORE_41,0,0
POWER_FP_REGISTER_W_CORE_41,0,0
POWER_SEGMENT_REGISTER_R_CORE_41,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_41,1008,1008
POWER_CONTROL_REGISTER_R_CORE_41,0,0
POWER_CONTROL_REGISTER_W_CORE_41,0,0
POWER_FLAG_REGISTER_R_CORE_41,0,0
POWER_FLAG_REGISTER_W_CORE_41,0,0
POWER_EXEC_BYPASS_CORE_41,4466,4466
POWER_LOAD_BYPASS_CORE_41,1452,1452
POWER_PIPELINE_CORE_41,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_41,1452,1452
POWER_DCACHE_MISS_BUF_R_TAG_CORE_41,512,512
POWER_DCACHE_MISS_BUF_W_CORE_41,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_41,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_41,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_41,484,484
POWER_DCACHE_LINEFILL_BUF_W_CORE_41,484,484
POWER_L2CACHE_LINEFILL_BUF_W_CORE_41,484,484
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_41,484,484
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_41,484,484
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_41,484,484
POWER_DCACHE_WB_BUF_R_CORE_41,0,0
POWER_L2CACHE_WB_BUF_R_CORE_41,0,0
POWER_DCACHE_WB_BUF_W_CORE_41,0,0
POWER_L2CACHE_WB_BUF_W_CORE_41,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_41,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_41,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_41,0,0
POWER_DCACHE_R_CORE_41,224,224
POWER_L2CACHE_R_CORE_41,0,0
POWER_DCACHE_W_CORE_41,32,32
POWER_L2CACHE_W_CORE_41,0,0
POWER_DCACHE_R_TAG_CORE_41,736,736
POWER_L2CACHE_R_TAG_CORE_41,0,0
POWER_CONST_CACHE_R_CORE_41,0,0
POWER_CONST_CACHE_W_CORE_41,0,0
POWER_CONST_CACHE_R_TAG_CORE_41,0,0
POWER_CONST_CACHE_W_TAG_CORE_41,0,0
POWER_TEXTURE_CACHE_R_CORE_41,0,0
POWER_TEXTURE_CACHE_W_CORE_41,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_41,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_41,0,0
POWER_SHARED_MEM_R_CORE_41,752,752
POWER_SHARED_MEM_W_CORE_41,0,0
POWER_SHARED_MEM_R_TAG_CORE_41,752,752
POWER_SHARED_MEM_W_TAG_CORE_41,0,0
POWER_BLOCK_STATES_R_CORE_42,6243,6243
POWER_BLOCK_STATES_W_CORE_42,6243,6243
POWER_FETCH_QUEUE_R_CORE_42,4466,4466
POWER_FETCH_QUEUE_W_CORE_42,4466,4466
POWER_INST_QUEUE_R_CORE_42,7345,7345
POWER_INST_QUEUE_W_CORE_42,4466,4466
POWER_BR_PRED_R_CORE_42,34,34
POWER_BR_PRED_W_CORE_42,34,34
POWER_RAS_R_CORE_42,128,128
POWER_RAS_W_CORE_42,0,0
POWER_ICACHE_R_CORE_42,4466,4466
POWER_ICACHE_W_CORE_42,3,3
POWER_ICACHE_R_TAG_CORE_42,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_42,0,0
POWER_ICACHE_MISS_BUF_W_CORE_42,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_42,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_42,0,0
POWER_ICACHE_TOT_ACC_CORE_42,0,0
POWER_ICACHE_CONF_CORE_42,0,0
POWER_INST_DECODER_R_CORE_42,4466,4466
POWER_INST_DECODER_W_CORE_42,0,0
POWER_MICRO_OP_SEQ_R_CORE_42,0,0
POWER_MICRO_OP_SEQ_W_CORE_42,0,0
POWER_OPERAND_DECODER_R_CORE_42,4466,4466
POWER_OPERAND_DECODER_W_CORE_42,0,0
POWER_UOP_QUEUE_R_CORE_42,7345,7345
POWER_UOP_QUEUE_W_CORE_42,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_42,0,0
POWER_REG_RENAMING_TABLE_W_CORE_42,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_42,4466,4466
POWER_FREELIST_R_CORE_42,0,0
POWER_FREELIST_W_CORE_42,0,0
POWER_RESERVATION_STATION_R_CORE_42,5637,5637
POWER_RESERVATION_STATION_W_CORE_42,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_42,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_42,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_42,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_42,4466,4466
POWER_PAYLOAD_RAM_R_CORE_42,4466,4466
POWER_PAYLOAD_RAM_W_CORE_42,4466,4466
POWER_EX_ALU_R_CORE_42,3458,3458
POWER_EX_FPU_R_CORE_42,0,0
POWER_EX_MUL_R_CORE_42,0,0
POWER_EX_SFU_R_CORE_42,0,0
POWER_REORDER_BUF_R_CORE_42,0,0
POWER_REORDER_BUF_W_CORE_42,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_42,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_42,4466,4466
POWER_FP_RENAME_R_CORE_42,0,0
POWER_FP_RENAME_W_CORE_42,0,0
POWER_LOAD_QUEUE_R_CORE_42,0,0
POWER_LOAD_QUEUE_W_CORE_42,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_42,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_42,0,0
POWER_STORE_QUEUE_R_CORE_42,0,0
POWER_STORE_QUEUE_W_CORE_42,0,0
POWER_STORE_QUEUE_R_TAG_CORE_42,0,0
POWER_STORE_QUEUE_W_TAG_CORE_42,0,0
POWER_DATA_TLB_R_CORE_42,0,0
POWER_DATA_TLB_W_CORE_42,0,0
POWER_DATA_TLB_R_TAG_CORE_42,0,0
POWER_DATA_TLB_W_TAG_CORE_42,0,0
POWER_INT_REGFILE_R_CORE_42,7924,7924
POWER_INT_REGFILE_W_CORE_42,4466,4466
POWER_FP_REGFILE_R_CORE_42,0,0
POWER_FP_REGFILE_W_CORE_42,0,0
POWER_GP_REGISTER_R_CORE_42,7924,7924
POWER_GP_REGISTER_W_CORE_42,4466,4466
POWER_FP_REGISTER_R_CORE_42,0,0
POWER_FP_REGISTER_W_CORE_42,0,0
POWER_SEGMENT_REGISTER_R_CORE_42,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_42,1008,1008
POWER_CONTROL_REGISTER_R_CORE_42,0,0
POWER_CONTROL_REGISTER_W_CORE_42,0,0
POWER_FLAG_REGISTER_R_CORE_42,0,0
POWER_FLAG_REGISTER_W_CORE_42,0,0
POWER_EXEC_BYPASS_CORE_42,4466,4466
POWER_LOAD_BYPASS_CORE_42,1506,1506
POWER_PIPELINE_CORE_42,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_42,1506,1506
POWER_DCACHE_MISS_BUF_R_TAG_CORE_42,512,512
POWER_DCACHE_MISS_BUF_W_CORE_42,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_42,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_42,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_42,502,502
POWER_DCACHE_LINEFILL_BUF_W_CORE_42,502,502
POWER_L2CACHE_LINEFILL_BUF_W_CORE_42,502,502
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_42,502,502
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_42,502,502
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_42,502,502
POWER_DCACHE_WB_BUF_R_CORE_42,0,0
POWER_L2CACHE_WB_BUF_R_CORE_42,0,0
POWER_DCACHE_WB_BUF_W_CORE_42,0,0
POWER_L2CACHE_WB_BUF_W_CORE_42,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_42,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_42,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_42,0,0
POWER_DCACHE_R_CORE_42,224,224
POWER_L2CACHE_R_CORE_42,0,0
POWER_DCACHE_W_CORE_42,32,32
POWER_L2CACHE_W_CORE_42,0,0
POWER_DCACHE_R_TAG_CORE_42,736,736
POWER_L2CACHE_R_TAG_CORE_42,0,0
POWER_CONST_CACHE_R_CORE_42,0,0
POWER_CONST_CACHE_W_CORE_42,0,0
POWER_CONST_CACHE_R_TAG_CORE_42,0,0
POWER_CONST_CACHE_W_TAG_CORE_42,0,0
POWER_TEXTURE_CACHE_R_CORE_42,0,0
POWER_TEXTURE_CACHE_W_CORE_42,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_42,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_42,0,0
POWER_SHARED_MEM_R_CORE_42,752,752
POWER_SHARED_MEM_W_CORE_42,0,0
POWER_SHARED_MEM_R_TAG_CORE_42,752,752
POWER_SHARED_MEM_W_TAG_CORE_42,0,0
POWER_BLOCK_STATES_R_CORE_43,6333,6333
POWER_BLOCK_STATES_W_CORE_43,6333,6333
POWER_FETCH_QUEUE_R_CORE_43,4466,4466
POWER_FETCH_QUEUE_W_CORE_43,4466,4466
POWER_INST_QUEUE_R_CORE_43,7343,7343
POWER_INST_QUEUE_W_CORE_43,4466,4466
POWER_BR_PRED_R_CORE_43,34,34
POWER_BR_PRED_W_CORE_43,34,34
POWER_RAS_R_CORE_43,128,128
POWER_RAS_W_CORE_43,0,0
POWER_ICACHE_R_CORE_43,4466,4466
POWER_ICACHE_W_CORE_43,3,3
POWER_ICACHE_R_TAG_CORE_43,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_43,0,0
POWER_ICACHE_MISS_BUF_W_CORE_43,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_43,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_43,0,0
POWER_ICACHE_TOT_ACC_CORE_43,0,0
POWER_ICACHE_CONF_CORE_43,0,0
POWER_INST_DECODER_R_CORE_43,4466,4466
POWER_INST_DECODER_W_CORE_43,0,0
POWER_MICRO_OP_SEQ_R_CORE_43,0,0
POWER_MICRO_OP_SEQ_W_CORE_43,0,0
POWER_OPERAND_DECODER_R_CORE_43,4466,4466
POWER_OPERAND_DECODER_W_CORE_43,0,0
POWER_UOP_QUEUE_R_CORE_43,7343,7343
POWER_UOP_QUEUE_W_CORE_43,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_43,0,0
POWER_REG_RENAMING_TABLE_W_CORE_43,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_43,4466,4466
POWER_FREELIST_R_CORE_43,0,0
POWER_FREELIST_W_CORE_43,0,0
POWER_RESERVATION_STATION_R_CORE_43,5679,5679
POWER_RESERVATION_STATION_W_CORE_43,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_43,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_43,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_43,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_43,4466,4466
POWER_PAYLOAD_RAM_R_CORE_43,4466,4466
POWER_PAYLOAD_RAM_W_CORE_43,4466,4466
POWER_EX_ALU_R_CORE_43,3458,3458
POWER_EX_FPU_R_CORE_43,0,0
POWER_EX_MUL_R_CORE_43,0,0
POWER_EX_SFU_R_CORE_43,0,0
POWER_REORDER_BUF_R_CORE_43,0,0
POWER_REORDER_BUF_W_CORE_43,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_43,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_43,4466,4466
POWER_FP_RENAME_R_CORE_43,0,0
POWER_FP_RENAME_W_CORE_43,0,0
POWER_LOAD_QUEUE_R_CORE_43,0,0
POWER_LOAD_QUEUE_W_CORE_43,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_43,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_43,0,0
POWER_STORE_QUEUE_R_CORE_43,0,0
POWER_STORE_QUEUE_W_CORE_43,0,0
POWER_STORE_QUEUE_R_TAG_CORE_43,0,0
POWER_STORE_QUEUE_W_TAG_CORE_43,0,0
POWER_DATA_TLB_R_CORE_43,0,0
POWER_DATA_TLB_W_CORE_43,0,0
POWER_DATA_TLB_R_TAG_CORE_43,0,0
POWER_DATA_TLB_W_TAG_CORE_43,0,0
POWER_INT_REGFILE_R_CORE_43,7924,7924
POWER_INT_REGFILE_W_CORE_43,4466,4466
POWER_FP_REGFILE_R_CORE_43,0,0
POWER_FP_REGFILE_W_CORE_43,0,0
POWER_GP_REGISTER_R_CORE_43,7924,7924
POWER_GP_REGISTER_W_CORE_43,4466,4466
POWER_FP_REGISTER_R_CORE_43,0,0
POWER_FP_REGISTER_W_CORE_43,0,0
POWER_SEGMENT_REGISTER_R_CORE_43,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_43,1008,1008
POWER_CONTROL_REGISTER_R_CORE_43,0,0
POWER_CONTROL_REGISTER_W_CORE_43,0,0
POWER_FLAG_REGISTER_R_CORE_43,0,0
POWER_FLAG_REGISTER_W_CORE_43,0,0
POWER_EXEC_BYPASS_CORE_43,4466,4466
POWER_LOAD_BYPASS_CORE_43,1440,1440
POWER_PIPELINE_CORE_43,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_43,1440,1440
POWER_DCACHE_MISS_BUF_R_TAG_CORE_43,512,512
POWER_DCACHE_MISS_BUF_W_CORE_43,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_43,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_43,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_43,480,480
POWER_DCACHE_LINEFILL_BUF_W_CORE_43,480,480
POWER_L2CACHE_LINEFILL_BUF_W_CORE_43,480,480
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_43,480,480
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_43,480,480
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_43,480,480
POWER_DCACHE_WB_BUF_R_CORE_43,0,0
POWER_L2CACHE_WB_BUF_R_CORE_43,0,0
POWER_DCACHE_WB_BUF_W_CORE_43,0,0
POWER_L2CACHE_WB_BUF_W_CORE_43,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_43,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_43,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_43,0,0
POWER_DCACHE_R_CORE_43,224,224
POWER_L2CACHE_R_CORE_43,0,0
POWER_DCACHE_W_CORE_43,32,32
POWER_L2CACHE_W_CORE_43,0,0
POWER_DCACHE_R_TAG_CORE_43,736,736
POWER_L2CACHE_R_TAG_CORE_43,0,0
POWER_CONST_CACHE_R_CORE_43,0,0
POWER_CONST_CACHE_W_CORE_43,0,0
POWER_CONST_CACHE_R_TAG_CORE_43,0,0
POWER_CONST_CACHE_W_TAG_CORE_43,0,0
POWER_TEXTURE_CACHE_R_CORE_43,0,0
POWER_TEXTURE_CACHE_W_CORE_43,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_43,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_43,0,0
POWER_SHARED_MEM_R_CORE_43,752,752
POWER_SHARED_MEM_W_CORE_43,0,0
POWER_SHARED_MEM_R_TAG_CORE_43,752,752
POWER_SHARED_MEM_W_TAG_CORE_43,0,0
POWER_BLOCK_STATES_R_CORE_44,6315,6315
POWER_BLOCK_STATES_W_CORE_44,6315,6315
POWER_FETCH_QUEUE_R_CORE_44,4466,4466
POWER_FETCH_QUEUE_W_CORE_44,4466,4466
POWER_INST_QUEUE_R_CORE_44,7353,7353
POWER_INST_QUEUE_W_CORE_44,4466,4466
POWER_BR_PRED_R_CORE_44,34,34
POWER_BR_PRED_W_CORE_44,34,34
POWER_RAS_R_CORE_44,128,128
POWER_RAS_W_CORE_44,0,0
POWER_ICACHE_R_CORE_44,4466,4466
POWER_ICACHE_W_CORE_44,3,3
POWER_ICACHE_R_TAG_CORE_44,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_44,0,0
POWER_ICACHE_MISS_BUF_W_CORE_44,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_44,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_44,0,0
POWER_ICACHE_TOT_ACC_CORE_44,0,0
POWER_ICACHE_CONF_CORE_44,0,0
POWER_INST_DECODER_R_CORE_44,4466,4466
POWER_INST_DECODER_W_CORE_44,0,0
POWER_MICRO_OP_SEQ_R_CORE_44,0,0
POWER_MICRO_OP_SEQ_W_CORE_44,0,0
POWER_OPERAND_DECODER_R_CORE_44,4466,4466
POWER_OPERAND_DECODER_W_CORE_44,0,0
POWER_UOP_QUEUE_R_CORE_44,7353,7353
POWER_UOP_QUEUE_W_CORE_44,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_44,0,0
POWER_REG_RENAMING_TABLE_W_CORE_44,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_44,4466,4466
POWER_FREELIST_R_CORE_44,0,0
POWER_FREELIST_W_CORE_44,0,0
POWER_RESERVATION_STATION_R_CORE_44,5639,5639
POWER_RESERVATION_STATION_W_CORE_44,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_44,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_44,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_44,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_44,4466,4466
POWER_PAYLOAD_RAM_R_CORE_44,4466,4466
POWER_PAYLOAD_RAM_W_CORE_44,4466,4466
POWER_EX_ALU_R_CORE_44,3458,3458
POWER_EX_FPU_R_CORE_44,0,0
POWER_EX_MUL_R_CORE_44,0,0
POWER_EX_SFU_R_CORE_44,0,0
POWER_REORDER_BUF_R_CORE_44,0,0
POWER_REORDER_BUF_W_CORE_44,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_44,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_44,4466,4466
POWER_FP_RENAME_R_CORE_44,0,0
POWER_FP_RENAME_W_CORE_44,0,0
POWER_LOAD_QUEUE_R_CORE_44,0,0
POWER_LOAD_QUEUE_W_CORE_44,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_44,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_44,0,0
POWER_STORE_QUEUE_R_CORE_44,0,0
POWER_STORE_QUEUE_W_CORE_44,0,0
POWER_STORE_QUEUE_R_TAG_CORE_44,0,0
POWER_STORE_QUEUE_W_TAG_CORE_44,0,0
POWER_DATA_TLB_R_CORE_44,0,0
POWER_DATA_TLB_W_CORE_44,0,0
POWER_DATA_TLB_R_TAG_CORE_44,0,0
POWER_DATA_TLB_W_TAG_CORE_44,0,0
POWER_INT_REGFILE_R_CORE_44,7924,7924
POWER_INT_REGFILE_W_CORE_44,4466,4466
POWER_FP_REGFILE_R_CORE_44,0,0
POWER_FP_REGFILE_W_CORE_44,0,0
POWER_GP_REGISTER_R_CORE_44,7924,7924
POWER_GP_REGISTER_W_CORE_44,4466,4466
POWER_FP_REGISTER_R_CORE_44,0,0
POWER_FP_REGISTER_W_CORE_44,0,0
POWER_SEGMENT_REGISTER_R_CORE_44,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_44,1008,1008
POWER_CONTROL_REGISTER_R_CORE_44,0,0
POWER_CONTROL_REGISTER_W_CORE_44,0,0
POWER_FLAG_REGISTER_R_CORE_44,0,0
POWER_FLAG_REGISTER_W_CORE_44,0,0
POWER_EXEC_BYPASS_CORE_44,4466,4466
POWER_LOAD_BYPASS_CORE_44,1524,1524
POWER_PIPELINE_CORE_44,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_44,1524,1524
POWER_DCACHE_MISS_BUF_R_TAG_CORE_44,512,512
POWER_DCACHE_MISS_BUF_W_CORE_44,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_44,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_44,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_44,508,508
POWER_DCACHE_LINEFILL_BUF_W_CORE_44,508,508
POWER_L2CACHE_LINEFILL_BUF_W_CORE_44,508,508
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_44,508,508
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_44,508,508
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_44,508,508
POWER_DCACHE_WB_BUF_R_CORE_44,0,0
POWER_L2CACHE_WB_BUF_R_CORE_44,0,0
POWER_DCACHE_WB_BUF_W_CORE_44,0,0
POWER_L2CACHE_WB_BUF_W_CORE_44,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_44,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_44,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_44,0,0
POWER_DCACHE_R_CORE_44,224,224
POWER_L2CACHE_R_CORE_44,0,0
POWER_DCACHE_W_CORE_44,32,32
POWER_L2CACHE_W_CORE_44,0,0
POWER_DCACHE_R_TAG_CORE_44,736,736
POWER_L2CACHE_R_TAG_CORE_44,0,0
POWER_CONST_CACHE_R_CORE_44,0,0
POWER_CONST_CACHE_W_CORE_44,0,0
POWER_CONST_CACHE_R_TAG_CORE_44,0,0
POWER_CONST_CACHE_W_TAG_CORE_44,0,0
POWER_TEXTURE_CACHE_R_CORE_44,0,0
POWER_TEXTURE_CACHE_W_CORE_44,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_44,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_44,0,0
POWER_SHARED_MEM_R_CORE_44,752,752
POWER_SHARED_MEM_W_CORE_44,0,0
POWER_SHARED_MEM_R_TAG_CORE_44,752,752
POWER_SHARED_MEM_W_TAG_CORE_44,0,0
POWER_BLOCK_STATES_R_CORE_45,6971,6971
POWER_BLOCK_STATES_W_CORE_45,6971,6971
POWER_FETCH_QUEUE_R_CORE_45,4466,4466
POWER_FETCH_QUEUE_W_CORE_45,4466,4466
POWER_INST_QUEUE_R_CORE_45,7356,7356
POWER_INST_QUEUE_W_CORE_45,4466,4466
POWER_BR_PRED_R_CORE_45,34,34
POWER_BR_PRED_W_CORE_45,34,34
POWER_RAS_R_CORE_45,128,128
POWER_RAS_W_CORE_45,0,0
POWER_ICACHE_R_CORE_45,4466,4466
POWER_ICACHE_W_CORE_45,3,3
POWER_ICACHE_R_TAG_CORE_45,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_45,0,0
POWER_ICACHE_MISS_BUF_W_CORE_45,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_45,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_45,0,0
POWER_ICACHE_TOT_ACC_CORE_45,0,0
POWER_ICACHE_CONF_CORE_45,0,0
POWER_INST_DECODER_R_CORE_45,4466,4466
POWER_INST_DECODER_W_CORE_45,0,0
POWER_MICRO_OP_SEQ_R_CORE_45,0,0
POWER_MICRO_OP_SEQ_W_CORE_45,0,0
POWER_OPERAND_DECODER_R_CORE_45,4466,4466
POWER_OPERAND_DECODER_W_CORE_45,0,0
POWER_UOP_QUEUE_R_CORE_45,7356,7356
POWER_UOP_QUEUE_W_CORE_45,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_45,0,0
POWER_REG_RENAMING_TABLE_W_CORE_45,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_45,4466,4466
POWER_FREELIST_R_CORE_45,0,0
POWER_FREELIST_W_CORE_45,0,0
POWER_RESERVATION_STATION_R_CORE_45,5667,5667
POWER_RESERVATION_STATION_W_CORE_45,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_45,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_45,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_45,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_45,4466,4466
POWER_PAYLOAD_RAM_R_CORE_45,4466,4466
POWER_PAYLOAD_RAM_W_CORE_45,4466,4466
POWER_EX_ALU_R_CORE_45,3458,3458
POWER_EX_FPU_R_CORE_45,0,0
POWER_EX_MUL_R_CORE_45,0,0
POWER_EX_SFU_R_CORE_45,0,0
POWER_REORDER_BUF_R_CORE_45,0,0
POWER_REORDER_BUF_W_CORE_45,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_45,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_45,4466,4466
POWER_FP_RENAME_R_CORE_45,0,0
POWER_FP_RENAME_W_CORE_45,0,0
POWER_LOAD_QUEUE_R_CORE_45,0,0
POWER_LOAD_QUEUE_W_CORE_45,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_45,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_45,0,0
POWER_STORE_QUEUE_R_CORE_45,0,0
POWER_STORE_QUEUE_W_CORE_45,0,0
POWER_STORE_QUEUE_R_TAG_CORE_45,0,0
POWER_STORE_QUEUE_W_TAG_CORE_45,0,0
POWER_DATA_TLB_R_CORE_45,0,0
POWER_DATA_TLB_W_CORE_45,0,0
POWER_DATA_TLB_R_TAG_CORE_45,0,0
POWER_DATA_TLB_W_TAG_CORE_45,0,0
POWER_INT_REGFILE_R_CORE_45,7924,7924
POWER_INT_REGFILE_W_CORE_45,4466,4466
POWER_FP_REGFILE_R_CORE_45,0,0
POWER_FP_REGFILE_W_CORE_45,0,0
POWER_GP_REGISTER_R_CORE_45,7924,7924
POWER_GP_REGISTER_W_CORE_45,4466,4466
POWER_FP_REGISTER_R_CORE_45,0,0
POWER_FP_REGISTER_W_CORE_45,0,0
POWER_SEGMENT_REGISTER_R_CORE_45,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_45,1008,1008
POWER_CONTROL_REGISTER_R_CORE_45,0,0
POWER_CONTROL_REGISTER_W_CORE_45,0,0
POWER_FLAG_REGISTER_R_CORE_45,0,0
POWER_FLAG_REGISTER_W_CORE_45,0,0
POWER_EXEC_BYPASS_CORE_45,4466,4466
POWER_LOAD_BYPASS_CORE_45,1464,1464
POWER_PIPELINE_CORE_45,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_45,1464,1464
POWER_DCACHE_MISS_BUF_R_TAG_CORE_45,512,512
POWER_DCACHE_MISS_BUF_W_CORE_45,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_45,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_45,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_45,488,488
POWER_DCACHE_LINEFILL_BUF_W_CORE_45,488,488
POWER_L2CACHE_LINEFILL_BUF_W_CORE_45,488,488
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_45,488,488
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_45,488,488
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_45,488,488
POWER_DCACHE_WB_BUF_R_CORE_45,0,0
POWER_L2CACHE_WB_BUF_R_CORE_45,0,0
POWER_DCACHE_WB_BUF_W_CORE_45,0,0
POWER_L2CACHE_WB_BUF_W_CORE_45,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_45,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_45,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_45,0,0
POWER_DCACHE_R_CORE_45,224,224
POWER_L2CACHE_R_CORE_45,0,0
POWER_DCACHE_W_CORE_45,32,32
POWER_L2CACHE_W_CORE_45,0,0
POWER_DCACHE_R_TAG_CORE_45,736,736
POWER_L2CACHE_R_TAG_CORE_45,0,0
POWER_CONST_CACHE_R_CORE_45,0,0
POWER_CONST_CACHE_W_CORE_45,0,0
POWER_CONST_CACHE_R_TAG_CORE_45,0,0
POWER_CONST_CACHE_W_TAG_CORE_45,0,0
POWER_TEXTURE_CACHE_R_CORE_45,0,0
POWER_TEXTURE_CACHE_W_CORE_45,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_45,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_45,0,0
POWER_SHARED_MEM_R_CORE_45,752,752
POWER_SHARED_MEM_W_CORE_45,0,0
POWER_SHARED_MEM_R_TAG_CORE_45,752,752
POWER_SHARED_MEM_W_TAG_CORE_45,0,0
POWER_BLOCK_STATES_R_CORE_46,6951,6951
POWER_BLOCK_STATES_W_CORE_46,6951,6951
POWER_FETCH_QUEUE_R_CORE_46,4466,4466
POWER_FETCH_QUEUE_W_CORE_46,4466,4466
POWER_INST_QUEUE_R_CORE_46,7338,7338
POWER_INST_QUEUE_W_CORE_46,4466,4466
POWER_BR_PRED_R_CORE_46,34,34
POWER_BR_PRED_W_CORE_46,34,34
POWER_RAS_R_CORE_46,128,128
POWER_RAS_W_CORE_46,0,0
POWER_ICACHE_R_CORE_46,4466,4466
POWER_ICACHE_W_CORE_46,3,3
POWER_ICACHE_R_TAG_CORE_46,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_46,0,0
POWER_ICACHE_MISS_BUF_W_CORE_46,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_46,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_46,0,0
POWER_ICACHE_TOT_ACC_CORE_46,0,0
POWER_ICACHE_CONF_CORE_46,0,0
POWER_INST_DECODER_R_CORE_46,4466,4466
POWER_INST_DECODER_W_CORE_46,0,0
POWER_MICRO_OP_SEQ_R_CORE_46,0,0
POWER_MICRO_OP_SEQ_W_CORE_46,0,0
POWER_OPERAND_DECODER_R_CORE_46,4466,4466
POWER_OPERAND_DECODER_W_CORE_46,0,0
POWER_UOP_QUEUE_R_CORE_46,7338,7338
POWER_UOP_QUEUE_W_CORE_46,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_46,0,0
POWER_REG_RENAMING_TABLE_W_CORE_46,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_46,4466,4466
POWER_FREELIST_R_CORE_46,0,0
POWER_FREELIST_W_CORE_46,0,0
POWER_RESERVATION_STATION_R_CORE_46,5687,5687
POWER_RESERVATION_STATION_W_CORE_46,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_46,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_46,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_46,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_46,4466,4466
POWER_PAYLOAD_RAM_R_CORE_46,4466,4466
POWER_PAYLOAD_RAM_W_CORE_46,4466,4466
POWER_EX_ALU_R_CORE_46,3458,3458
POWER_EX_FPU_R_CORE_46,0,0
POWER_EX_MUL_R_CORE_46,0,0
POWER_EX_SFU_R_CORE_46,0,0
POWER_REORDER_BUF_R_CORE_46,0,0
POWER_REORDER_BUF_W_CORE_46,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_46,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_46,4466,4466
POWER_FP_RENAME_R_CORE_46,0,0
POWER_FP_RENAME_W_CORE_46,0,0
POWER_LOAD_QUEUE_R_CORE_46,0,0
POWER_LOAD_QUEUE_W_CORE_46,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_46,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_46,0,0
POWER_STORE_QUEUE_R_CORE_46,0,0
POWER_STORE_QUEUE_W_CORE_46,0,0
POWER_STORE_QUEUE_R_TAG_CORE_46,0,0
POWER_STORE_QUEUE_W_TAG_CORE_46,0,0
POWER_DATA_TLB_R_CORE_46,0,0
POWER_DATA_TLB_W_CORE_46,0,0
POWER_DATA_TLB_R_TAG_CORE_46,0,0
POWER_DATA_TLB_W_TAG_CORE_46,0,0
POWER_INT_REGFILE_R_CORE_46,7924,7924
POWER_INT_REGFILE_W_CORE_46,4466,4466
POWER_FP_REGFILE_R_CORE_46,0,0
POWER_FP_REGFILE_W_CORE_46,0,0
POWER_GP_REGISTER_R_CORE_46,7924,7924
POWER_GP_REGISTER_W_CORE_46,4466,4466
POWER_FP_REGISTER_R_CORE_46,0,0
POWER_FP_REGISTER_W_CORE_46,0,0
POWER_SEGMENT_REGISTER_R_CORE_46,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_46,1008,1008
POWER_CONTROL_REGISTER_R_CORE_46,0,0
POWER_CONTROL_REGISTER_W_CORE_46,0,0
POWER_FLAG_REGISTER_R_CORE_46,0,0
POWER_FLAG_REGISTER_W_CORE_46,0,0
POWER_EXEC_BYPASS_CORE_46,4466,4466
POWER_LOAD_BYPASS_CORE_46,1536,1536
POWER_PIPELINE_CORE_46,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_46,1536,1536
POWER_DCACHE_MISS_BUF_R_TAG_CORE_46,512,512
POWER_DCACHE_MISS_BUF_W_CORE_46,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_46,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_46,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_46,512,512
POWER_DCACHE_LINEFILL_BUF_W_CORE_46,512,512
POWER_L2CACHE_LINEFILL_BUF_W_CORE_46,512,512
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_46,512,512
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_46,512,512
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_46,512,512
POWER_DCACHE_WB_BUF_R_CORE_46,0,0
POWER_L2CACHE_WB_BUF_R_CORE_46,0,0
POWER_DCACHE_WB_BUF_W_CORE_46,0,0
POWER_L2CACHE_WB_BUF_W_CORE_46,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_46,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_46,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_46,0,0
POWER_DCACHE_R_CORE_46,224,224
POWER_L2CACHE_R_CORE_46,0,0
POWER_DCACHE_W_CORE_46,32,32
POWER_L2CACHE_W_CORE_46,0,0
POWER_DCACHE_R_TAG_CORE_46,736,736
POWER_L2CACHE_R_TAG_CORE_46,0,0
POWER_CONST_CACHE_R_CORE_46,0,0
POWER_CONST_CACHE_W_CORE_46,0,0
POWER_CONST_CACHE_R_TAG_CORE_46,0,0
POWER_CONST_CACHE_W_TAG_CORE_46,0,0
POWER_TEXTURE_CACHE_R_CORE_46,0,0
POWER_TEXTURE_CACHE_W_CORE_46,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_46,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_46,0,0
POWER_SHARED_MEM_R_CORE_46,752,752
POWER_SHARED_MEM_W_CORE_46,0,0
POWER_SHARED_MEM_R_TAG_CORE_46,752,752
POWER_SHARED_MEM_W_TAG_CORE_46,0,0
POWER_BLOCK_STATES_R_CORE_47,6991,6991
POWER_BLOCK_STATES_W_CORE_47,6991,6991
POWER_FETCH_QUEUE_R_CORE_47,4466,4466
POWER_FETCH_QUEUE_W_CORE_47,4466,4466
POWER_INST_QUEUE_R_CORE_47,7341,7341
POWER_INST_QUEUE_W_CORE_47,4466,4466
POWER_BR_PRED_R_CORE_47,34,34
POWER_BR_PRED_W_CORE_47,34,34
POWER_RAS_R_CORE_47,128,128
POWER_RAS_W_CORE_47,0,0
POWER_ICACHE_R_CORE_47,4466,4466
POWER_ICACHE_W_CORE_47,3,3
POWER_ICACHE_R_TAG_CORE_47,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_47,0,0
POWER_ICACHE_MISS_BUF_W_CORE_47,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_47,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_47,0,0
POWER_ICACHE_TOT_ACC_CORE_47,0,0
POWER_ICACHE_CONF_CORE_47,0,0
POWER_INST_DECODER_R_CORE_47,4466,4466
POWER_INST_DECODER_W_CORE_47,0,0
POWER_MICRO_OP_SEQ_R_CORE_47,0,0
POWER_MICRO_OP_SEQ_W_CORE_47,0,0
POWER_OPERAND_DECODER_R_CORE_47,4466,4466
POWER_OPERAND_DECODER_W_CORE_47,0,0
POWER_UOP_QUEUE_R_CORE_47,7341,7341
POWER_UOP_QUEUE_W_CORE_47,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_47,0,0
POWER_REG_RENAMING_TABLE_W_CORE_47,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_47,4466,4466
POWER_FREELIST_R_CORE_47,0,0
POWER_FREELIST_W_CORE_47,0,0
POWER_RESERVATION_STATION_R_CORE_47,5690,5690
POWER_RESERVATION_STATION_W_CORE_47,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_47,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_47,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_47,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_47,4466,4466
POWER_PAYLOAD_RAM_R_CORE_47,4466,4466
POWER_PAYLOAD_RAM_W_CORE_47,4466,4466
POWER_EX_ALU_R_CORE_47,3458,3458
POWER_EX_FPU_R_CORE_47,0,0
POWER_EX_MUL_R_CORE_47,0,0
POWER_EX_SFU_R_CORE_47,0,0
POWER_REORDER_BUF_R_CORE_47,0,0
POWER_REORDER_BUF_W_CORE_47,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_47,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_47,4466,4466
POWER_FP_RENAME_R_CORE_47,0,0
POWER_FP_RENAME_W_CORE_47,0,0
POWER_LOAD_QUEUE_R_CORE_47,0,0
POWER_LOAD_QUEUE_W_CORE_47,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_47,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_47,0,0
POWER_STORE_QUEUE_R_CORE_47,0,0
POWER_STORE_QUEUE_W_CORE_47,0,0
POWER_STORE_QUEUE_R_TAG_CORE_47,0,0
POWER_STORE_QUEUE_W_TAG_CORE_47,0,0
POWER_DATA_TLB_R_CORE_47,0,0
POWER_DATA_TLB_W_CORE_47,0,0
POWER_DATA_TLB_R_TAG_CORE_47,0,0
POWER_DATA_TLB_W_TAG_CORE_47,0,0
POWER_INT_REGFILE_R_CORE_47,7924,7924
POWER_INT_REGFILE_W_CORE_47,4466,4466
POWER_FP_REGFILE_R_CORE_47,0,0
POWER_FP_REGFILE_W_CORE_47,0,0
POWER_GP_REGISTER_R_CORE_47,7924,7924
POWER_GP_REGISTER_W_CORE_47,4466,4466
POWER_FP_REGISTER_R_CORE_47,0,0
POWER_FP_REGISTER_W_CORE_47,0,0
POWER_SEGMENT_REGISTER_R_CORE_47,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_47,1008,1008
POWER_CONTROL_REGISTER_R_CORE_47,0,0
POWER_CONTROL_REGISTER_W_CORE_47,0,0
POWER_FLAG_REGISTER_R_CORE_47,0,0
POWER_FLAG_REGISTER_W_CORE_47,0,0
POWER_EXEC_BYPASS_CORE_47,4466,4466
POWER_LOAD_BYPASS_CORE_47,1440,1440
POWER_PIPELINE_CORE_47,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_47,1440,1440
POWER_DCACHE_MISS_BUF_R_TAG_CORE_47,512,512
POWER_DCACHE_MISS_BUF_W_CORE_47,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_47,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_47,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_47,480,480
POWER_DCACHE_LINEFILL_BUF_W_CORE_47,480,480
POWER_L2CACHE_LINEFILL_BUF_W_CORE_47,480,480
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_47,480,480
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_47,480,480
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_47,480,480
POWER_DCACHE_WB_BUF_R_CORE_47,0,0
POWER_L2CACHE_WB_BUF_R_CORE_47,0,0
POWER_DCACHE_WB_BUF_W_CORE_47,0,0
POWER_L2CACHE_WB_BUF_W_CORE_47,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_47,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_47,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_47,0,0
POWER_DCACHE_R_CORE_47,224,224
POWER_L2CACHE_R_CORE_47,0,0
POWER_DCACHE_W_CORE_47,32,32
POWER_L2CACHE_W_CORE_47,0,0
POWER_DCACHE_R_TAG_CORE_47,736,736
POWER_L2CACHE_R_TAG_CORE_47,0,0
POWER_CONST_CACHE_R_CORE_47,0,0
POWER_CONST_CACHE_W_CORE_47,0,0
POWER_CONST_CACHE_R_TAG_CORE_47,0,0
POWER_CONST_CACHE_W_TAG_CORE_47,0,0
POWER_TEXTURE_CACHE_R_CORE_47,0,0
POWER_TEXTURE_CACHE_W_CORE_47,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_47,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_47,0,0
POWER_SHARED_MEM_R_CORE_47,752,752
POWER_SHARED_MEM_W_CORE_47,0,0
POWER_SHARED_MEM_R_TAG_CORE_47,752,752
POWER_SHARED_MEM_W_TAG_CORE_47,0,0
POWER_BLOCK_STATES_R_CORE_48,6185,6185
POWER_BLOCK_STATES_W_CORE_48,6185,6185
POWER_FETCH_QUEUE_R_CORE_48,4466,4466
POWER_FETCH_QUEUE_W_CORE_48,4466,4466
POWER_INST_QUEUE_R_CORE_48,7343,7343
POWER_INST_QUEUE_W_CORE_48,4466,4466
POWER_BR_PRED_R_CORE_48,34,34
POWER_BR_PRED_W_CORE_48,34,34
POWER_RAS_R_CORE_48,128,128
POWER_RAS_W_CORE_48,0,0
POWER_ICACHE_R_CORE_48,4466,4466
POWER_ICACHE_W_CORE_48,3,3
POWER_ICACHE_R_TAG_CORE_48,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_48,0,0
POWER_ICACHE_MISS_BUF_W_CORE_48,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_48,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_48,0,0
POWER_ICACHE_TOT_ACC_CORE_48,0,0
POWER_ICACHE_CONF_CORE_48,0,0
POWER_INST_DECODER_R_CORE_48,4466,4466
POWER_INST_DECODER_W_CORE_48,0,0
POWER_MICRO_OP_SEQ_R_CORE_48,0,0
POWER_MICRO_OP_SEQ_W_CORE_48,0,0
POWER_OPERAND_DECODER_R_CORE_48,4466,4466
POWER_OPERAND_DECODER_W_CORE_48,0,0
POWER_UOP_QUEUE_R_CORE_48,7343,7343
POWER_UOP_QUEUE_W_CORE_48,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_48,0,0
POWER_REG_RENAMING_TABLE_W_CORE_48,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_48,4466,4466
POWER_FREELIST_R_CORE_48,0,0
POWER_FREELIST_W_CORE_48,0,0
POWER_RESERVATION_STATION_R_CORE_48,5671,5671
POWER_RESERVATION_STATION_W_CORE_48,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_48,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_48,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_48,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_48,4466,4466
POWER_PAYLOAD_RAM_R_CORE_48,4466,4466
POWER_PAYLOAD_RAM_W_CORE_48,4466,4466
POWER_EX_ALU_R_CORE_48,3458,3458
POWER_EX_FPU_R_CORE_48,0,0
POWER_EX_MUL_R_CORE_48,0,0
POWER_EX_SFU_R_CORE_48,0,0
POWER_REORDER_BUF_R_CORE_48,0,0
POWER_REORDER_BUF_W_CORE_48,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_48,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_48,4466,4466
POWER_FP_RENAME_R_CORE_48,0,0
POWER_FP_RENAME_W_CORE_48,0,0
POWER_LOAD_QUEUE_R_CORE_48,0,0
POWER_LOAD_QUEUE_W_CORE_48,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_48,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_48,0,0
POWER_STORE_QUEUE_R_CORE_48,0,0
POWER_STORE_QUEUE_W_CORE_48,0,0
POWER_STORE_QUEUE_R_TAG_CORE_48,0,0
POWER_STORE_QUEUE_W_TAG_CORE_48,0,0
POWER_DATA_TLB_R_CORE_48,0,0
POWER_DATA_TLB_W_CORE_48,0,0
POWER_DATA_TLB_R_TAG_CORE_48,0,0
POWER_DATA_TLB_W_TAG_CORE_48,0,0
POWER_INT_REGFILE_R_CORE_48,7924,7924
POWER_INT_REGFILE_W_CORE_48,4466,4466
POWER_FP_REGFILE_R_CORE_48,0,0
POWER_FP_REGFILE_W_CORE_48,0,0
POWER_GP_REGISTER_R_CORE_48,7924,7924
POWER_GP_REGISTER_W_CORE_48,4466,4466
POWER_FP_REGISTER_R_CORE_48,0,0
POWER_FP_REGISTER_W_CORE_48,0,0
POWER_SEGMENT_REGISTER_R_CORE_48,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_48,1008,1008
POWER_CONTROL_REGISTER_R_CORE_48,0,0
POWER_CONTROL_REGISTER_W_CORE_48,0,0
POWER_FLAG_REGISTER_R_CORE_48,0,0
POWER_FLAG_REGISTER_W_CORE_48,0,0
POWER_EXEC_BYPASS_CORE_48,4466,4466
POWER_LOAD_BYPASS_CORE_48,1524,1524
POWER_PIPELINE_CORE_48,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_48,1524,1524
POWER_DCACHE_MISS_BUF_R_TAG_CORE_48,512,512
POWER_DCACHE_MISS_BUF_W_CORE_48,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_48,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_48,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_48,508,508
POWER_DCACHE_LINEFILL_BUF_W_CORE_48,508,508
POWER_L2CACHE_LINEFILL_BUF_W_CORE_48,508,508
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_48,508,508
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_48,508,508
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_48,508,508
POWER_DCACHE_WB_BUF_R_CORE_48,0,0
POWER_L2CACHE_WB_BUF_R_CORE_48,0,0
POWER_DCACHE_WB_BUF_W_CORE_48,0,0
POWER_L2CACHE_WB_BUF_W_CORE_48,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_48,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_48,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_48,0,0
POWER_DCACHE_R_CORE_48,224,224
POWER_L2CACHE_R_CORE_48,0,0
POWER_DCACHE_W_CORE_48,32,32
POWER_L2CACHE_W_CORE_48,0,0
POWER_DCACHE_R_TAG_CORE_48,736,736
POWER_L2CACHE_R_TAG_CORE_48,0,0
POWER_CONST_CACHE_R_CORE_48,0,0
POWER_CONST_CACHE_W_CORE_48,0,0
POWER_CONST_CACHE_R_TAG_CORE_48,0,0
POWER_CONST_CACHE_W_TAG_CORE_48,0,0
POWER_TEXTURE_CACHE_R_CORE_48,0,0
POWER_TEXTURE_CACHE_W_CORE_48,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_48,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_48,0,0
POWER_SHARED_MEM_R_CORE_48,752,752
POWER_SHARED_MEM_W_CORE_48,0,0
POWER_SHARED_MEM_R_TAG_CORE_48,752,752
POWER_SHARED_MEM_W_TAG_CORE_48,0,0
POWER_BLOCK_STATES_R_CORE_49,6261,6261
POWER_BLOCK_STATES_W_CORE_49,6261,6261
POWER_FETCH_QUEUE_R_CORE_49,4466,4466
POWER_FETCH_QUEUE_W_CORE_49,4466,4466
POWER_INST_QUEUE_R_CORE_49,7349,7349
POWER_INST_QUEUE_W_CORE_49,4466,4466
POWER_BR_PRED_R_CORE_49,34,34
POWER_BR_PRED_W_CORE_49,34,34
POWER_RAS_R_CORE_49,128,128
POWER_RAS_W_CORE_49,0,0
POWER_ICACHE_R_CORE_49,4466,4466
POWER_ICACHE_W_CORE_49,3,3
POWER_ICACHE_R_TAG_CORE_49,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_49,0,0
POWER_ICACHE_MISS_BUF_W_CORE_49,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_49,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_49,0,0
POWER_ICACHE_TOT_ACC_CORE_49,0,0
POWER_ICACHE_CONF_CORE_49,0,0
POWER_INST_DECODER_R_CORE_49,4466,4466
POWER_INST_DECODER_W_CORE_49,0,0
POWER_MICRO_OP_SEQ_R_CORE_49,0,0
POWER_MICRO_OP_SEQ_W_CORE_49,0,0
POWER_OPERAND_DECODER_R_CORE_49,4466,4466
POWER_OPERAND_DECODER_W_CORE_49,0,0
POWER_UOP_QUEUE_R_CORE_49,7349,7349
POWER_UOP_QUEUE_W_CORE_49,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_49,0,0
POWER_REG_RENAMING_TABLE_W_CORE_49,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_49,4466,4466
POWER_FREELIST_R_CORE_49,0,0
POWER_FREELIST_W_CORE_49,0,0
POWER_RESERVATION_STATION_R_CORE_49,5629,5629
POWER_RESERVATION_STATION_W_CORE_49,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_49,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_49,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_49,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_49,4466,4466
POWER_PAYLOAD_RAM_R_CORE_49,4466,4466
POWER_PAYLOAD_RAM_W_CORE_49,4466,4466
POWER_EX_ALU_R_CORE_49,3458,3458
POWER_EX_FPU_R_CORE_49,0,0
POWER_EX_MUL_R_CORE_49,0,0
POWER_EX_SFU_R_CORE_49,0,0
POWER_REORDER_BUF_R_CORE_49,0,0
POWER_REORDER_BUF_W_CORE_49,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_49,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_49,4466,4466
POWER_FP_RENAME_R_CORE_49,0,0
POWER_FP_RENAME_W_CORE_49,0,0
POWER_LOAD_QUEUE_R_CORE_49,0,0
POWER_LOAD_QUEUE_W_CORE_49,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_49,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_49,0,0
POWER_STORE_QUEUE_R_CORE_49,0,0
POWER_STORE_QUEUE_W_CORE_49,0,0
POWER_STORE_QUEUE_R_TAG_CORE_49,0,0
POWER_STORE_QUEUE_W_TAG_CORE_49,0,0
POWER_DATA_TLB_R_CORE_49,0,0
POWER_DATA_TLB_W_CORE_49,0,0
POWER_DATA_TLB_R_TAG_CORE_49,0,0
POWER_DATA_TLB_W_TAG_CORE_49,0,0
POWER_INT_REGFILE_R_CORE_49,7924,7924
POWER_INT_REGFILE_W_CORE_49,4466,4466
POWER_FP_REGFILE_R_CORE_49,0,0
POWER_FP_REGFILE_W_CORE_49,0,0
POWER_GP_REGISTER_R_CORE_49,7924,7924
POWER_GP_REGISTER_W_CORE_49,4466,4466
POWER_FP_REGISTER_R_CORE_49,0,0
POWER_FP_REGISTER_W_CORE_49,0,0
POWER_SEGMENT_REGISTER_R_CORE_49,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_49,1008,1008
POWER_CONTROL_REGISTER_R_CORE_49,0,0
POWER_CONTROL_REGISTER_W_CORE_49,0,0
POWER_FLAG_REGISTER_R_CORE_49,0,0
POWER_FLAG_REGISTER_W_CORE_49,0,0
POWER_EXEC_BYPASS_CORE_49,4466,4466
POWER_LOAD_BYPASS_CORE_49,1476,1476
POWER_PIPELINE_CORE_49,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_49,1476,1476
POWER_DCACHE_MISS_BUF_R_TAG_CORE_49,512,512
POWER_DCACHE_MISS_BUF_W_CORE_49,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_49,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_49,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_49,492,492
POWER_DCACHE_LINEFILL_BUF_W_CORE_49,492,492
POWER_L2CACHE_LINEFILL_BUF_W_CORE_49,492,492
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_49,492,492
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_49,492,492
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_49,492,492
POWER_DCACHE_WB_BUF_R_CORE_49,0,0
POWER_L2CACHE_WB_BUF_R_CORE_49,0,0
POWER_DCACHE_WB_BUF_W_CORE_49,0,0
POWER_L2CACHE_WB_BUF_W_CORE_49,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_49,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_49,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_49,0,0
POWER_DCACHE_R_CORE_49,224,224
POWER_L2CACHE_R_CORE_49,0,0
POWER_DCACHE_W_CORE_49,32,32
POWER_L2CACHE_W_CORE_49,0,0
POWER_DCACHE_R_TAG_CORE_49,736,736
POWER_L2CACHE_R_TAG_CORE_49,0,0
POWER_CONST_CACHE_R_CORE_49,0,0
POWER_CONST_CACHE_W_CORE_49,0,0
POWER_CONST_CACHE_R_TAG_CORE_49,0,0
POWER_CONST_CACHE_W_TAG_CORE_49,0,0
POWER_TEXTURE_CACHE_R_CORE_49,0,0
POWER_TEXTURE_CACHE_W_CORE_49,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_49,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_49,0,0
POWER_SHARED_MEM_R_CORE_49,752,752
POWER_SHARED_MEM_W_CORE_49,0,0
POWER_SHARED_MEM_R_TAG_CORE_49,752,752
POWER_SHARED_MEM_W_TAG_CORE_49,0,0
POWER_BLOCK_STATES_R_CORE_50,6259,6259
POWER_BLOCK_STATES_W_CORE_50,6259,6259
POWER_FETCH_QUEUE_R_CORE_50,4466,4466
POWER_FETCH_QUEUE_W_CORE_50,4466,4466
POWER_INST_QUEUE_R_CORE_50,7337,7337
POWER_INST_QUEUE_W_CORE_50,4466,4466
POWER_BR_PRED_R_CORE_50,34,34
POWER_BR_PRED_W_CORE_50,34,34
POWER_RAS_R_CORE_50,128,128
POWER_RAS_W_CORE_50,0,0
POWER_ICACHE_R_CORE_50,4466,4466
POWER_ICACHE_W_CORE_50,3,3
POWER_ICACHE_R_TAG_CORE_50,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_50,0,0
POWER_ICACHE_MISS_BUF_W_CORE_50,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_50,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_50,0,0
POWER_ICACHE_TOT_ACC_CORE_50,0,0
POWER_ICACHE_CONF_CORE_50,0,0
POWER_INST_DECODER_R_CORE_50,4466,4466
POWER_INST_DECODER_W_CORE_50,0,0
POWER_MICRO_OP_SEQ_R_CORE_50,0,0
POWER_MICRO_OP_SEQ_W_CORE_50,0,0
POWER_OPERAND_DECODER_R_CORE_50,4466,4466
POWER_OPERAND_DECODER_W_CORE_50,0,0
POWER_UOP_QUEUE_R_CORE_50,7337,7337
POWER_UOP_QUEUE_W_CORE_50,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_50,0,0
POWER_REG_RENAMING_TABLE_W_CORE_50,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_50,4466,4466
POWER_FREELIST_R_CORE_50,0,0
POWER_FREELIST_W_CORE_50,0,0
POWER_RESERVATION_STATION_R_CORE_50,5652,5652
POWER_RESERVATION_STATION_W_CORE_50,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_50,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_50,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_50,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_50,4466,4466
POWER_PAYLOAD_RAM_R_CORE_50,4466,4466
POWER_PAYLOAD_RAM_W_CORE_50,4466,4466
POWER_EX_ALU_R_CORE_50,3458,3458
POWER_EX_FPU_R_CORE_50,0,0
POWER_EX_MUL_R_CORE_50,0,0
POWER_EX_SFU_R_CORE_50,0,0
POWER_REORDER_BUF_R_CORE_50,0,0
POWER_REORDER_BUF_W_CORE_50,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_50,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_50,4466,4466
POWER_FP_RENAME_R_CORE_50,0,0
POWER_FP_RENAME_W_CORE_50,0,0
POWER_LOAD_QUEUE_R_CORE_50,0,0
POWER_LOAD_QUEUE_W_CORE_50,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_50,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_50,0,0
POWER_STORE_QUEUE_R_CORE_50,0,0
POWER_STORE_QUEUE_W_CORE_50,0,0
POWER_STORE_QUEUE_R_TAG_CORE_50,0,0
POWER_STORE_QUEUE_W_TAG_CORE_50,0,0
POWER_DATA_TLB_R_CORE_50,0,0
POWER_DATA_TLB_W_CORE_50,0,0
POWER_DATA_TLB_R_TAG_CORE_50,0,0
POWER_DATA_TLB_W_TAG_CORE_50,0,0
POWER_INT_REGFILE_R_CORE_50,7924,7924
POWER_INT_REGFILE_W_CORE_50,4466,4466
POWER_FP_REGFILE_R_CORE_50,0,0
POWER_FP_REGFILE_W_CORE_50,0,0
POWER_GP_REGISTER_R_CORE_50,7924,7924
POWER_GP_REGISTER_W_CORE_50,4466,4466
POWER_FP_REGISTER_R_CORE_50,0,0
POWER_FP_REGISTER_W_CORE_50,0,0
POWER_SEGMENT_REGISTER_R_CORE_50,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_50,1008,1008
POWER_CONTROL_REGISTER_R_CORE_50,0,0
POWER_CONTROL_REGISTER_W_CORE_50,0,0
POWER_FLAG_REGISTER_R_CORE_50,0,0
POWER_FLAG_REGISTER_W_CORE_50,0,0
POWER_EXEC_BYPASS_CORE_50,4466,4466
POWER_LOAD_BYPASS_CORE_50,1536,1536
POWER_PIPELINE_CORE_50,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_50,1536,1536
POWER_DCACHE_MISS_BUF_R_TAG_CORE_50,512,512
POWER_DCACHE_MISS_BUF_W_CORE_50,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_50,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_50,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_50,512,512
POWER_DCACHE_LINEFILL_BUF_W_CORE_50,512,512
POWER_L2CACHE_LINEFILL_BUF_W_CORE_50,512,512
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_50,512,512
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_50,512,512
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_50,512,512
POWER_DCACHE_WB_BUF_R_CORE_50,0,0
POWER_L2CACHE_WB_BUF_R_CORE_50,0,0
POWER_DCACHE_WB_BUF_W_CORE_50,0,0
POWER_L2CACHE_WB_BUF_W_CORE_50,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_50,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_50,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_50,0,0
POWER_DCACHE_R_CORE_50,224,224
POWER_L2CACHE_R_CORE_50,0,0
POWER_DCACHE_W_CORE_50,32,32
POWER_L2CACHE_W_CORE_50,0,0
POWER_DCACHE_R_TAG_CORE_50,736,736
POWER_L2CACHE_R_TAG_CORE_50,0,0
POWER_CONST_CACHE_R_CORE_50,0,0
POWER_CONST_CACHE_W_CORE_50,0,0
POWER_CONST_CACHE_R_TAG_CORE_50,0,0
POWER_CONST_CACHE_W_TAG_CORE_50,0,0
POWER_TEXTURE_CACHE_R_CORE_50,0,0
POWER_TEXTURE_CACHE_W_CORE_50,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_50,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_50,0,0
POWER_SHARED_MEM_R_CORE_50,752,752
POWER_SHARED_MEM_W_CORE_50,0,0
POWER_SHARED_MEM_R_TAG_CORE_50,752,752
POWER_SHARED_MEM_W_TAG_CORE_50,0,0
POWER_BLOCK_STATES_R_CORE_51,6339,6339
POWER_BLOCK_STATES_W_CORE_51,6339,6339
POWER_FETCH_QUEUE_R_CORE_51,4466,4466
POWER_FETCH_QUEUE_W_CORE_51,4466,4466
POWER_INST_QUEUE_R_CORE_51,7353,7353
POWER_INST_QUEUE_W_CORE_51,4466,4466
POWER_BR_PRED_R_CORE_51,34,34
POWER_BR_PRED_W_CORE_51,34,34
POWER_RAS_R_CORE_51,128,128
POWER_RAS_W_CORE_51,0,0
POWER_ICACHE_R_CORE_51,4466,4466
POWER_ICACHE_W_CORE_51,3,3
POWER_ICACHE_R_TAG_CORE_51,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_51,0,0
POWER_ICACHE_MISS_BUF_W_CORE_51,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_51,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_51,0,0
POWER_ICACHE_TOT_ACC_CORE_51,0,0
POWER_ICACHE_CONF_CORE_51,0,0
POWER_INST_DECODER_R_CORE_51,4466,4466
POWER_INST_DECODER_W_CORE_51,0,0
POWER_MICRO_OP_SEQ_R_CORE_51,0,0
POWER_MICRO_OP_SEQ_W_CORE_51,0,0
POWER_OPERAND_DECODER_R_CORE_51,4466,4466
POWER_OPERAND_DECODER_W_CORE_51,0,0
POWER_UOP_QUEUE_R_CORE_51,7353,7353
POWER_UOP_QUEUE_W_CORE_51,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_51,0,0
POWER_REG_RENAMING_TABLE_W_CORE_51,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_51,4466,4466
POWER_FREELIST_R_CORE_51,0,0
POWER_FREELIST_W_CORE_51,0,0
POWER_RESERVATION_STATION_R_CORE_51,5685,5685
POWER_RESERVATION_STATION_W_CORE_51,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_51,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_51,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_51,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_51,4466,4466
POWER_PAYLOAD_RAM_R_CORE_51,4466,4466
POWER_PAYLOAD_RAM_W_CORE_51,4466,4466
POWER_EX_ALU_R_CORE_51,3458,3458
POWER_EX_FPU_R_CORE_51,0,0
POWER_EX_MUL_R_CORE_51,0,0
POWER_EX_SFU_R_CORE_51,0,0
POWER_REORDER_BUF_R_CORE_51,0,0
POWER_REORDER_BUF_W_CORE_51,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_51,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_51,4466,4466
POWER_FP_RENAME_R_CORE_51,0,0
POWER_FP_RENAME_W_CORE_51,0,0
POWER_LOAD_QUEUE_R_CORE_51,0,0
POWER_LOAD_QUEUE_W_CORE_51,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_51,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_51,0,0
POWER_STORE_QUEUE_R_CORE_51,0,0
POWER_STORE_QUEUE_W_CORE_51,0,0
POWER_STORE_QUEUE_R_TAG_CORE_51,0,0
POWER_STORE_QUEUE_W_TAG_CORE_51,0,0
POWER_DATA_TLB_R_CORE_51,0,0
POWER_DATA_TLB_W_CORE_51,0,0
POWER_DATA_TLB_R_TAG_CORE_51,0,0
POWER_DATA_TLB_W_TAG_CORE_51,0,0
POWER_INT_REGFILE_R_CORE_51,7924,7924
POWER_INT_REGFILE_W_CORE_51,4466,4466
POWER_FP_REGFILE_R_CORE_51,0,0
POWER_FP_REGFILE_W_CORE_51,0,0
POWER_GP_REGISTER_R_CORE_51,7924,7924
POWER_GP_REGISTER_W_CORE_51,4466,4466
POWER_FP_REGISTER_R_CORE_51,0,0
POWER_FP_REGISTER_W_CORE_51,0,0
POWER_SEGMENT_REGISTER_R_CORE_51,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_51,1008,1008
POWER_CONTROL_REGISTER_R_CORE_51,0,0
POWER_CONTROL_REGISTER_W_CORE_51,0,0
POWER_FLAG_REGISTER_R_CORE_51,0,0
POWER_FLAG_REGISTER_W_CORE_51,0,0
POWER_EXEC_BYPASS_CORE_51,4466,4466
POWER_LOAD_BYPASS_CORE_51,1488,1488
POWER_PIPELINE_CORE_51,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_51,1488,1488
POWER_DCACHE_MISS_BUF_R_TAG_CORE_51,512,512
POWER_DCACHE_MISS_BUF_W_CORE_51,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_51,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_51,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_51,496,496
POWER_DCACHE_LINEFILL_BUF_W_CORE_51,496,496
POWER_L2CACHE_LINEFILL_BUF_W_CORE_51,496,496
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_51,496,496
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_51,496,496
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_51,496,496
POWER_DCACHE_WB_BUF_R_CORE_51,0,0
POWER_L2CACHE_WB_BUF_R_CORE_51,0,0
POWER_DCACHE_WB_BUF_W_CORE_51,0,0
POWER_L2CACHE_WB_BUF_W_CORE_51,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_51,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_51,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_51,0,0
POWER_DCACHE_R_CORE_51,224,224
POWER_L2CACHE_R_CORE_51,0,0
POWER_DCACHE_W_CORE_51,32,32
POWER_L2CACHE_W_CORE_51,0,0
POWER_DCACHE_R_TAG_CORE_51,736,736
POWER_L2CACHE_R_TAG_CORE_51,0,0
POWER_CONST_CACHE_R_CORE_51,0,0
POWER_CONST_CACHE_W_CORE_51,0,0
POWER_CONST_CACHE_R_TAG_CORE_51,0,0
POWER_CONST_CACHE_W_TAG_CORE_51,0,0
POWER_TEXTURE_CACHE_R_CORE_51,0,0
POWER_TEXTURE_CACHE_W_CORE_51,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_51,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_51,0,0
POWER_SHARED_MEM_R_CORE_51,752,752
POWER_SHARED_MEM_W_CORE_51,0,0
POWER_SHARED_MEM_R_TAG_CORE_51,752,752
POWER_SHARED_MEM_W_TAG_CORE_51,0,0
POWER_BLOCK_STATES_R_CORE_52,6331,6331
POWER_BLOCK_STATES_W_CORE_52,6331,6331
POWER_FETCH_QUEUE_R_CORE_52,4466,4466
POWER_FETCH_QUEUE_W_CORE_52,4466,4466
POWER_INST_QUEUE_R_CORE_52,7337,7337
POWER_INST_QUEUE_W_CORE_52,4466,4466
POWER_BR_PRED_R_CORE_52,34,34
POWER_BR_PRED_W_CORE_52,34,34
POWER_RAS_R_CORE_52,128,128
POWER_RAS_W_CORE_52,0,0
POWER_ICACHE_R_CORE_52,4466,4466
POWER_ICACHE_W_CORE_52,3,3
POWER_ICACHE_R_TAG_CORE_52,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_52,0,0
POWER_ICACHE_MISS_BUF_W_CORE_52,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_52,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_52,0,0
POWER_ICACHE_TOT_ACC_CORE_52,0,0
POWER_ICACHE_CONF_CORE_52,0,0
POWER_INST_DECODER_R_CORE_52,4466,4466
POWER_INST_DECODER_W_CORE_52,0,0
POWER_MICRO_OP_SEQ_R_CORE_52,0,0
POWER_MICRO_OP_SEQ_W_CORE_52,0,0
POWER_OPERAND_DECODER_R_CORE_52,4466,4466
POWER_OPERAND_DECODER_W_CORE_52,0,0
POWER_UOP_QUEUE_R_CORE_52,7337,7337
POWER_UOP_QUEUE_W_CORE_52,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_52,0,0
POWER_REG_RENAMING_TABLE_W_CORE_52,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_52,4466,4466
POWER_FREELIST_R_CORE_52,0,0
POWER_FREELIST_W_CORE_52,0,0
POWER_RESERVATION_STATION_R_CORE_52,5653,5653
POWER_RESERVATION_STATION_W_CORE_52,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_52,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_52,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_52,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_52,4466,4466
POWER_PAYLOAD_RAM_R_CORE_52,4466,4466
POWER_PAYLOAD_RAM_W_CORE_52,4466,4466
POWER_EX_ALU_R_CORE_52,3458,3458
POWER_EX_FPU_R_CORE_52,0,0
POWER_EX_MUL_R_CORE_52,0,0
POWER_EX_SFU_R_CORE_52,0,0
POWER_REORDER_BUF_R_CORE_52,0,0
POWER_REORDER_BUF_W_CORE_52,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_52,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_52,4466,4466
POWER_FP_RENAME_R_CORE_52,0,0
POWER_FP_RENAME_W_CORE_52,0,0
POWER_LOAD_QUEUE_R_CORE_52,0,0
POWER_LOAD_QUEUE_W_CORE_52,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_52,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_52,0,0
POWER_STORE_QUEUE_R_CORE_52,0,0
POWER_STORE_QUEUE_W_CORE_52,0,0
POWER_STORE_QUEUE_R_TAG_CORE_52,0,0
POWER_STORE_QUEUE_W_TAG_CORE_52,0,0
POWER_DATA_TLB_R_CORE_52,0,0
POWER_DATA_TLB_W_CORE_52,0,0
POWER_DATA_TLB_R_TAG_CORE_52,0,0
POWER_DATA_TLB_W_TAG_CORE_52,0,0
POWER_INT_REGFILE_R_CORE_52,7924,7924
POWER_INT_REGFILE_W_CORE_52,4466,4466
POWER_FP_REGFILE_R_CORE_52,0,0
POWER_FP_REGFILE_W_CORE_52,0,0
POWER_GP_REGISTER_R_CORE_52,7924,7924
POWER_GP_REGISTER_W_CORE_52,4466,4466
POWER_FP_REGISTER_R_CORE_52,0,0
POWER_FP_REGISTER_W_CORE_52,0,0
POWER_SEGMENT_REGISTER_R_CORE_52,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_52,1008,1008
POWER_CONTROL_REGISTER_R_CORE_52,0,0
POWER_CONTROL_REGISTER_W_CORE_52,0,0
POWER_FLAG_REGISTER_R_CORE_52,0,0
POWER_FLAG_REGISTER_W_CORE_52,0,0
POWER_EXEC_BYPASS_CORE_52,4466,4466
POWER_LOAD_BYPASS_CORE_52,1518,1518
POWER_PIPELINE_CORE_52,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_52,1518,1518
POWER_DCACHE_MISS_BUF_R_TAG_CORE_52,512,512
POWER_DCACHE_MISS_BUF_W_CORE_52,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_52,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_52,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_52,506,506
POWER_DCACHE_LINEFILL_BUF_W_CORE_52,506,506
POWER_L2CACHE_LINEFILL_BUF_W_CORE_52,506,506
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_52,506,506
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_52,506,506
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_52,506,506
POWER_DCACHE_WB_BUF_R_CORE_52,0,0
POWER_L2CACHE_WB_BUF_R_CORE_52,0,0
POWER_DCACHE_WB_BUF_W_CORE_52,0,0
POWER_L2CACHE_WB_BUF_W_CORE_52,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_52,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_52,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_52,0,0
POWER_DCACHE_R_CORE_52,224,224
POWER_L2CACHE_R_CORE_52,0,0
POWER_DCACHE_W_CORE_52,32,32
POWER_L2CACHE_W_CORE_52,0,0
POWER_DCACHE_R_TAG_CORE_52,736,736
POWER_L2CACHE_R_TAG_CORE_52,0,0
POWER_CONST_CACHE_R_CORE_52,0,0
POWER_CONST_CACHE_W_CORE_52,0,0
POWER_CONST_CACHE_R_TAG_CORE_52,0,0
POWER_CONST_CACHE_W_TAG_CORE_52,0,0
POWER_TEXTURE_CACHE_R_CORE_52,0,0
POWER_TEXTURE_CACHE_W_CORE_52,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_52,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_52,0,0
POWER_SHARED_MEM_R_CORE_52,752,752
POWER_SHARED_MEM_W_CORE_52,0,0
POWER_SHARED_MEM_R_TAG_CORE_52,752,752
POWER_SHARED_MEM_W_TAG_CORE_52,0,0
POWER_BLOCK_STATES_R_CORE_53,6979,6979
POWER_BLOCK_STATES_W_CORE_53,6979,6979
POWER_FETCH_QUEUE_R_CORE_53,4466,4466
POWER_FETCH_QUEUE_W_CORE_53,4466,4466
POWER_INST_QUEUE_R_CORE_53,7348,7348
POWER_INST_QUEUE_W_CORE_53,4466,4466
POWER_BR_PRED_R_CORE_53,34,34
POWER_BR_PRED_W_CORE_53,34,34
POWER_RAS_R_CORE_53,128,128
POWER_RAS_W_CORE_53,0,0
POWER_ICACHE_R_CORE_53,4466,4466
POWER_ICACHE_W_CORE_53,3,3
POWER_ICACHE_R_TAG_CORE_53,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_53,0,0
POWER_ICACHE_MISS_BUF_W_CORE_53,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_53,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_53,0,0
POWER_ICACHE_TOT_ACC_CORE_53,0,0
POWER_ICACHE_CONF_CORE_53,0,0
POWER_INST_DECODER_R_CORE_53,4466,4466
POWER_INST_DECODER_W_CORE_53,0,0
POWER_MICRO_OP_SEQ_R_CORE_53,0,0
POWER_MICRO_OP_SEQ_W_CORE_53,0,0
POWER_OPERAND_DECODER_R_CORE_53,4466,4466
POWER_OPERAND_DECODER_W_CORE_53,0,0
POWER_UOP_QUEUE_R_CORE_53,7348,7348
POWER_UOP_QUEUE_W_CORE_53,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_53,0,0
POWER_REG_RENAMING_TABLE_W_CORE_53,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_53,4466,4466
POWER_FREELIST_R_CORE_53,0,0
POWER_FREELIST_W_CORE_53,0,0
POWER_RESERVATION_STATION_R_CORE_53,5687,5687
POWER_RESERVATION_STATION_W_CORE_53,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_53,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_53,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_53,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_53,4466,4466
POWER_PAYLOAD_RAM_R_CORE_53,4466,4466
POWER_PAYLOAD_RAM_W_CORE_53,4466,4466
POWER_EX_ALU_R_CORE_53,3458,3458
POWER_EX_FPU_R_CORE_53,0,0
POWER_EX_MUL_R_CORE_53,0,0
POWER_EX_SFU_R_CORE_53,0,0
POWER_REORDER_BUF_R_CORE_53,0,0
POWER_REORDER_BUF_W_CORE_53,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_53,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_53,4466,4466
POWER_FP_RENAME_R_CORE_53,0,0
POWER_FP_RENAME_W_CORE_53,0,0
POWER_LOAD_QUEUE_R_CORE_53,0,0
POWER_LOAD_QUEUE_W_CORE_53,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_53,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_53,0,0
POWER_STORE_QUEUE_R_CORE_53,0,0
POWER_STORE_QUEUE_W_CORE_53,0,0
POWER_STORE_QUEUE_R_TAG_CORE_53,0,0
POWER_STORE_QUEUE_W_TAG_CORE_53,0,0
POWER_DATA_TLB_R_CORE_53,0,0
POWER_DATA_TLB_W_CORE_53,0,0
POWER_DATA_TLB_R_TAG_CORE_53,0,0
POWER_DATA_TLB_W_TAG_CORE_53,0,0
POWER_INT_REGFILE_R_CORE_53,7924,7924
POWER_INT_REGFILE_W_CORE_53,4466,4466
POWER_FP_REGFILE_R_CORE_53,0,0
POWER_FP_REGFILE_W_CORE_53,0,0
POWER_GP_REGISTER_R_CORE_53,7924,7924
POWER_GP_REGISTER_W_CORE_53,4466,4466
POWER_FP_REGISTER_R_CORE_53,0,0
POWER_FP_REGISTER_W_CORE_53,0,0
POWER_SEGMENT_REGISTER_R_CORE_53,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_53,1008,1008
POWER_CONTROL_REGISTER_R_CORE_53,0,0
POWER_CONTROL_REGISTER_W_CORE_53,0,0
POWER_FLAG_REGISTER_R_CORE_53,0,0
POWER_FLAG_REGISTER_W_CORE_53,0,0
POWER_EXEC_BYPASS_CORE_53,4466,4466
POWER_LOAD_BYPASS_CORE_53,1482,1482
POWER_PIPELINE_CORE_53,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_53,1482,1482
POWER_DCACHE_MISS_BUF_R_TAG_CORE_53,512,512
POWER_DCACHE_MISS_BUF_W_CORE_53,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_53,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_53,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_53,494,494
POWER_DCACHE_LINEFILL_BUF_W_CORE_53,494,494
POWER_L2CACHE_LINEFILL_BUF_W_CORE_53,494,494
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_53,494,494
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_53,494,494
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_53,494,494
POWER_DCACHE_WB_BUF_R_CORE_53,0,0
POWER_L2CACHE_WB_BUF_R_CORE_53,0,0
POWER_DCACHE_WB_BUF_W_CORE_53,0,0
POWER_L2CACHE_WB_BUF_W_CORE_53,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_53,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_53,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_53,0,0
POWER_DCACHE_R_CORE_53,224,224
POWER_L2CACHE_R_CORE_53,0,0
POWER_DCACHE_W_CORE_53,32,32
POWER_L2CACHE_W_CORE_53,0,0
POWER_DCACHE_R_TAG_CORE_53,736,736
POWER_L2CACHE_R_TAG_CORE_53,0,0
POWER_CONST_CACHE_R_CORE_53,0,0
POWER_CONST_CACHE_W_CORE_53,0,0
POWER_CONST_CACHE_R_TAG_CORE_53,0,0
POWER_CONST_CACHE_W_TAG_CORE_53,0,0
POWER_TEXTURE_CACHE_R_CORE_53,0,0
POWER_TEXTURE_CACHE_W_CORE_53,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_53,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_53,0,0
POWER_SHARED_MEM_R_CORE_53,752,752
POWER_SHARED_MEM_W_CORE_53,0,0
POWER_SHARED_MEM_R_TAG_CORE_53,752,752
POWER_SHARED_MEM_W_TAG_CORE_53,0,0
POWER_BLOCK_STATES_R_CORE_54,6995,6995
POWER_BLOCK_STATES_W_CORE_54,6995,6995
POWER_FETCH_QUEUE_R_CORE_54,4466,4466
POWER_FETCH_QUEUE_W_CORE_54,4466,4466
POWER_INST_QUEUE_R_CORE_54,7356,7356
POWER_INST_QUEUE_W_CORE_54,4466,4466
POWER_BR_PRED_R_CORE_54,34,34
POWER_BR_PRED_W_CORE_54,34,34
POWER_RAS_R_CORE_54,128,128
POWER_RAS_W_CORE_54,0,0
POWER_ICACHE_R_CORE_54,4466,4466
POWER_ICACHE_W_CORE_54,3,3
POWER_ICACHE_R_TAG_CORE_54,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_54,0,0
POWER_ICACHE_MISS_BUF_W_CORE_54,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_54,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_54,0,0
POWER_ICACHE_TOT_ACC_CORE_54,0,0
POWER_ICACHE_CONF_CORE_54,0,0
POWER_INST_DECODER_R_CORE_54,4466,4466
POWER_INST_DECODER_W_CORE_54,0,0
POWER_MICRO_OP_SEQ_R_CORE_54,0,0
POWER_MICRO_OP_SEQ_W_CORE_54,0,0
POWER_OPERAND_DECODER_R_CORE_54,4466,4466
POWER_OPERAND_DECODER_W_CORE_54,0,0
POWER_UOP_QUEUE_R_CORE_54,7356,7356
POWER_UOP_QUEUE_W_CORE_54,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_54,0,0
POWER_REG_RENAMING_TABLE_W_CORE_54,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_54,4466,4466
POWER_FREELIST_R_CORE_54,0,0
POWER_FREELIST_W_CORE_54,0,0
POWER_RESERVATION_STATION_R_CORE_54,5637,5637
POWER_RESERVATION_STATION_W_CORE_54,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_54,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_54,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_54,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_54,4466,4466
POWER_PAYLOAD_RAM_R_CORE_54,4466,4466
POWER_PAYLOAD_RAM_W_CORE_54,4466,4466
POWER_EX_ALU_R_CORE_54,3458,3458
POWER_EX_FPU_R_CORE_54,0,0
POWER_EX_MUL_R_CORE_54,0,0
POWER_EX_SFU_R_CORE_54,0,0
POWER_REORDER_BUF_R_CORE_54,0,0
POWER_REORDER_BUF_W_CORE_54,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_54,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_54,4466,4466
POWER_FP_RENAME_R_CORE_54,0,0
POWER_FP_RENAME_W_CORE_54,0,0
POWER_LOAD_QUEUE_R_CORE_54,0,0
POWER_LOAD_QUEUE_W_CORE_54,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_54,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_54,0,0
POWER_STORE_QUEUE_R_CORE_54,0,0
POWER_STORE_QUEUE_W_CORE_54,0,0
POWER_STORE_QUEUE_R_TAG_CORE_54,0,0
POWER_STORE_QUEUE_W_TAG_CORE_54,0,0
POWER_DATA_TLB_R_CORE_54,0,0
POWER_DATA_TLB_W_CORE_54,0,0
POWER_DATA_TLB_R_TAG_CORE_54,0,0
POWER_DATA_TLB_W_TAG_CORE_54,0,0
POWER_INT_REGFILE_R_CORE_54,7924,7924
POWER_INT_REGFILE_W_CORE_54,4466,4466
POWER_FP_REGFILE_R_CORE_54,0,0
POWER_FP_REGFILE_W_CORE_54,0,0
POWER_GP_REGISTER_R_CORE_54,7924,7924
POWER_GP_REGISTER_W_CORE_54,4466,4466
POWER_FP_REGISTER_R_CORE_54,0,0
POWER_FP_REGISTER_W_CORE_54,0,0
POWER_SEGMENT_REGISTER_R_CORE_54,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_54,1008,1008
POWER_CONTROL_REGISTER_R_CORE_54,0,0
POWER_CONTROL_REGISTER_W_CORE_54,0,0
POWER_FLAG_REGISTER_R_CORE_54,0,0
POWER_FLAG_REGISTER_W_CORE_54,0,0
POWER_EXEC_BYPASS_CORE_54,4466,4466
POWER_LOAD_BYPASS_CORE_54,1536,1536
POWER_PIPELINE_CORE_54,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_54,1536,1536
POWER_DCACHE_MISS_BUF_R_TAG_CORE_54,512,512
POWER_DCACHE_MISS_BUF_W_CORE_54,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_54,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_54,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_54,512,512
POWER_DCACHE_LINEFILL_BUF_W_CORE_54,512,512
POWER_L2CACHE_LINEFILL_BUF_W_CORE_54,512,512
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_54,512,512
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_54,512,512
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_54,512,512
POWER_DCACHE_WB_BUF_R_CORE_54,0,0
POWER_L2CACHE_WB_BUF_R_CORE_54,0,0
POWER_DCACHE_WB_BUF_W_CORE_54,0,0
POWER_L2CACHE_WB_BUF_W_CORE_54,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_54,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_54,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_54,0,0
POWER_DCACHE_R_CORE_54,224,224
POWER_L2CACHE_R_CORE_54,0,0
POWER_DCACHE_W_CORE_54,32,32
POWER_L2CACHE_W_CORE_54,0,0
POWER_DCACHE_R_TAG_CORE_54,736,736
POWER_L2CACHE_R_TAG_CORE_54,0,0
POWER_CONST_CACHE_R_CORE_54,0,0
POWER_CONST_CACHE_W_CORE_54,0,0
POWER_CONST_CACHE_R_TAG_CORE_54,0,0
POWER_CONST_CACHE_W_TAG_CORE_54,0,0
POWER_TEXTURE_CACHE_R_CORE_54,0,0
POWER_TEXTURE_CACHE_W_CORE_54,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_54,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_54,0,0
POWER_SHARED_MEM_R_CORE_54,752,752
POWER_SHARED_MEM_W_CORE_54,0,0
POWER_SHARED_MEM_R_TAG_CORE_54,752,752
POWER_SHARED_MEM_W_TAG_CORE_54,0,0
POWER_BLOCK_STATES_R_CORE_55,6997,6997
POWER_BLOCK_STATES_W_CORE_55,6997,6997
POWER_FETCH_QUEUE_R_CORE_55,4466,4466
POWER_FETCH_QUEUE_W_CORE_55,4466,4466
POWER_INST_QUEUE_R_CORE_55,7341,7341
POWER_INST_QUEUE_W_CORE_55,4466,4466
POWER_BR_PRED_R_CORE_55,34,34
POWER_BR_PRED_W_CORE_55,34,34
POWER_RAS_R_CORE_55,128,128
POWER_RAS_W_CORE_55,0,0
POWER_ICACHE_R_CORE_55,4466,4466
POWER_ICACHE_W_CORE_55,3,3
POWER_ICACHE_R_TAG_CORE_55,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_55,0,0
POWER_ICACHE_MISS_BUF_W_CORE_55,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_55,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_55,0,0
POWER_ICACHE_TOT_ACC_CORE_55,0,0
POWER_ICACHE_CONF_CORE_55,0,0
POWER_INST_DECODER_R_CORE_55,4466,4466
POWER_INST_DECODER_W_CORE_55,0,0
POWER_MICRO_OP_SEQ_R_CORE_55,0,0
POWER_MICRO_OP_SEQ_W_CORE_55,0,0
POWER_OPERAND_DECODER_R_CORE_55,4466,4466
POWER_OPERAND_DECODER_W_CORE_55,0,0
POWER_UOP_QUEUE_R_CORE_55,7341,7341
POWER_UOP_QUEUE_W_CORE_55,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_55,0,0
POWER_REG_RENAMING_TABLE_W_CORE_55,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_55,4466,4466
POWER_FREELIST_R_CORE_55,0,0
POWER_FREELIST_W_CORE_55,0,0
POWER_RESERVATION_STATION_R_CORE_55,5719,5719
POWER_RESERVATION_STATION_W_CORE_55,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_55,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_55,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_55,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_55,4466,4466
POWER_PAYLOAD_RAM_R_CORE_55,4466,4466
POWER_PAYLOAD_RAM_W_CORE_55,4466,4466
POWER_EX_ALU_R_CORE_55,3458,3458
POWER_EX_FPU_R_CORE_55,0,0
POWER_EX_MUL_R_CORE_55,0,0
POWER_EX_SFU_R_CORE_55,0,0
POWER_REORDER_BUF_R_CORE_55,0,0
POWER_REORDER_BUF_W_CORE_55,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_55,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_55,4466,4466
POWER_FP_RENAME_R_CORE_55,0,0
POWER_FP_RENAME_W_CORE_55,0,0
POWER_LOAD_QUEUE_R_CORE_55,0,0
POWER_LOAD_QUEUE_W_CORE_55,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_55,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_55,0,0
POWER_STORE_QUEUE_R_CORE_55,0,0
POWER_STORE_QUEUE_W_CORE_55,0,0
POWER_STORE_QUEUE_R_TAG_CORE_55,0,0
POWER_STORE_QUEUE_W_TAG_CORE_55,0,0
POWER_DATA_TLB_R_CORE_55,0,0
POWER_DATA_TLB_W_CORE_55,0,0
POWER_DATA_TLB_R_TAG_CORE_55,0,0
POWER_DATA_TLB_W_TAG_CORE_55,0,0
POWER_INT_REGFILE_R_CORE_55,7924,7924
POWER_INT_REGFILE_W_CORE_55,4466,4466
POWER_FP_REGFILE_R_CORE_55,0,0
POWER_FP_REGFILE_W_CORE_55,0,0
POWER_GP_REGISTER_R_CORE_55,7924,7924
POWER_GP_REGISTER_W_CORE_55,4466,4466
POWER_FP_REGISTER_R_CORE_55,0,0
POWER_FP_REGISTER_W_CORE_55,0,0
POWER_SEGMENT_REGISTER_R_CORE_55,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_55,1008,1008
POWER_CONTROL_REGISTER_R_CORE_55,0,0
POWER_CONTROL_REGISTER_W_CORE_55,0,0
POWER_FLAG_REGISTER_R_CORE_55,0,0
POWER_FLAG_REGISTER_W_CORE_55,0,0
POWER_EXEC_BYPASS_CORE_55,4466,4466
POWER_LOAD_BYPASS_CORE_55,1488,1488
POWER_PIPELINE_CORE_55,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_55,1488,1488
POWER_DCACHE_MISS_BUF_R_TAG_CORE_55,512,512
POWER_DCACHE_MISS_BUF_W_CORE_55,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_55,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_55,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_55,496,496
POWER_DCACHE_LINEFILL_BUF_W_CORE_55,496,496
POWER_L2CACHE_LINEFILL_BUF_W_CORE_55,496,496
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_55,496,496
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_55,496,496
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_55,496,496
POWER_DCACHE_WB_BUF_R_CORE_55,0,0
POWER_L2CACHE_WB_BUF_R_CORE_55,0,0
POWER_DCACHE_WB_BUF_W_CORE_55,0,0
POWER_L2CACHE_WB_BUF_W_CORE_55,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_55,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_55,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_55,0,0
POWER_DCACHE_R_CORE_55,224,224
POWER_L2CACHE_R_CORE_55,0,0
POWER_DCACHE_W_CORE_55,32,32
POWER_L2CACHE_W_CORE_55,0,0
POWER_DCACHE_R_TAG_CORE_55,736,736
POWER_L2CACHE_R_TAG_CORE_55,0,0
POWER_CONST_CACHE_R_CORE_55,0,0
POWER_CONST_CACHE_W_CORE_55,0,0
POWER_CONST_CACHE_R_TAG_CORE_55,0,0
POWER_CONST_CACHE_W_TAG_CORE_55,0,0
POWER_TEXTURE_CACHE_R_CORE_55,0,0
POWER_TEXTURE_CACHE_W_CORE_55,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_55,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_55,0,0
POWER_SHARED_MEM_R_CORE_55,752,752
POWER_SHARED_MEM_W_CORE_55,0,0
POWER_SHARED_MEM_R_TAG_CORE_55,752,752
POWER_SHARED_MEM_W_TAG_CORE_55,0,0
POWER_BLOCK_STATES_R_CORE_56,6193,6193
POWER_BLOCK_STATES_W_CORE_56,6193,6193
POWER_FETCH_QUEUE_R_CORE_56,4466,4466
POWER_FETCH_QUEUE_W_CORE_56,4466,4466
POWER_INST_QUEUE_R_CORE_56,7360,7360
POWER_INST_QUEUE_W_CORE_56,4466,4466
POWER_BR_PRED_R_CORE_56,34,34
POWER_BR_PRED_W_CORE_56,34,34
POWER_RAS_R_CORE_56,128,128
POWER_RAS_W_CORE_56,0,0
POWER_ICACHE_R_CORE_56,4466,4466
POWER_ICACHE_W_CORE_56,3,3
POWER_ICACHE_R_TAG_CORE_56,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_56,0,0
POWER_ICACHE_MISS_BUF_W_CORE_56,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_56,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_56,0,0
POWER_ICACHE_TOT_ACC_CORE_56,0,0
POWER_ICACHE_CONF_CORE_56,0,0
POWER_INST_DECODER_R_CORE_56,4466,4466
POWER_INST_DECODER_W_CORE_56,0,0
POWER_MICRO_OP_SEQ_R_CORE_56,0,0
POWER_MICRO_OP_SEQ_W_CORE_56,0,0
POWER_OPERAND_DECODER_R_CORE_56,4466,4466
POWER_OPERAND_DECODER_W_CORE_56,0,0
POWER_UOP_QUEUE_R_CORE_56,7360,7360
POWER_UOP_QUEUE_W_CORE_56,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_56,0,0
POWER_REG_RENAMING_TABLE_W_CORE_56,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_56,4466,4466
POWER_FREELIST_R_CORE_56,0,0
POWER_FREELIST_W_CORE_56,0,0
POWER_RESERVATION_STATION_R_CORE_56,5648,5648
POWER_RESERVATION_STATION_W_CORE_56,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_56,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_56,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_56,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_56,4466,4466
POWER_PAYLOAD_RAM_R_CORE_56,4466,4466
POWER_PAYLOAD_RAM_W_CORE_56,4466,4466
POWER_EX_ALU_R_CORE_56,3458,3458
POWER_EX_FPU_R_CORE_56,0,0
POWER_EX_MUL_R_CORE_56,0,0
POWER_EX_SFU_R_CORE_56,0,0
POWER_REORDER_BUF_R_CORE_56,0,0
POWER_REORDER_BUF_W_CORE_56,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_56,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_56,4466,4466
POWER_FP_RENAME_R_CORE_56,0,0
POWER_FP_RENAME_W_CORE_56,0,0
POWER_LOAD_QUEUE_R_CORE_56,0,0
POWER_LOAD_QUEUE_W_CORE_56,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_56,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_56,0,0
POWER_STORE_QUEUE_R_CORE_56,0,0
POWER_STORE_QUEUE_W_CORE_56,0,0
POWER_STORE_QUEUE_R_TAG_CORE_56,0,0
POWER_STORE_QUEUE_W_TAG_CORE_56,0,0
POWER_DATA_TLB_R_CORE_56,0,0
POWER_DATA_TLB_W_CORE_56,0,0
POWER_DATA_TLB_R_TAG_CORE_56,0,0
POWER_DATA_TLB_W_TAG_CORE_56,0,0
POWER_INT_REGFILE_R_CORE_56,7924,7924
POWER_INT_REGFILE_W_CORE_56,4466,4466
POWER_FP_REGFILE_R_CORE_56,0,0
POWER_FP_REGFILE_W_CORE_56,0,0
POWER_GP_REGISTER_R_CORE_56,7924,7924
POWER_GP_REGISTER_W_CORE_56,4466,4466
POWER_FP_REGISTER_R_CORE_56,0,0
POWER_FP_REGISTER_W_CORE_56,0,0
POWER_SEGMENT_REGISTER_R_CORE_56,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_56,1008,1008
POWER_CONTROL_REGISTER_R_CORE_56,0,0
POWER_CONTROL_REGISTER_W_CORE_56,0,0
POWER_FLAG_REGISTER_R_CORE_56,0,0
POWER_FLAG_REGISTER_W_CORE_56,0,0
POWER_EXEC_BYPASS_CORE_56,4466,4466
POWER_LOAD_BYPASS_CORE_56,1500,1500
POWER_PIPELINE_CORE_56,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_56,1500,1500
POWER_DCACHE_MISS_BUF_R_TAG_CORE_56,512,512
POWER_DCACHE_MISS_BUF_W_CORE_56,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_56,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_56,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_56,500,500
POWER_DCACHE_LINEFILL_BUF_W_CORE_56,500,500
POWER_L2CACHE_LINEFILL_BUF_W_CORE_56,500,500
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_56,500,500
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_56,500,500
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_56,500,500
POWER_DCACHE_WB_BUF_R_CORE_56,0,0
POWER_L2CACHE_WB_BUF_R_CORE_56,0,0
POWER_DCACHE_WB_BUF_W_CORE_56,0,0
POWER_L2CACHE_WB_BUF_W_CORE_56,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_56,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_56,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_56,0,0
POWER_DCACHE_R_CORE_56,224,224
POWER_L2CACHE_R_CORE_56,0,0
POWER_DCACHE_W_CORE_56,32,32
POWER_L2CACHE_W_CORE_56,0,0
POWER_DCACHE_R_TAG_CORE_56,736,736
POWER_L2CACHE_R_TAG_CORE_56,0,0
POWER_CONST_CACHE_R_CORE_56,0,0
POWER_CONST_CACHE_W_CORE_56,0,0
POWER_CONST_CACHE_R_TAG_CORE_56,0,0
POWER_CONST_CACHE_W_TAG_CORE_56,0,0
POWER_TEXTURE_CACHE_R_CORE_56,0,0
POWER_TEXTURE_CACHE_W_CORE_56,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_56,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_56,0,0
POWER_SHARED_MEM_R_CORE_56,752,752
POWER_SHARED_MEM_W_CORE_56,0,0
POWER_SHARED_MEM_R_TAG_CORE_56,752,752
POWER_SHARED_MEM_W_TAG_CORE_56,0,0
POWER_BLOCK_STATES_R_CORE_57,6257,6257
POWER_BLOCK_STATES_W_CORE_57,6257,6257
POWER_FETCH_QUEUE_R_CORE_57,4466,4466
POWER_FETCH_QUEUE_W_CORE_57,4466,4466
POWER_INST_QUEUE_R_CORE_57,7348,7348
POWER_INST_QUEUE_W_CORE_57,4466,4466
POWER_BR_PRED_R_CORE_57,34,34
POWER_BR_PRED_W_CORE_57,34,34
POWER_RAS_R_CORE_57,128,128
POWER_RAS_W_CORE_57,0,0
POWER_ICACHE_R_CORE_57,4466,4466
POWER_ICACHE_W_CORE_57,3,3
POWER_ICACHE_R_TAG_CORE_57,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_57,0,0
POWER_ICACHE_MISS_BUF_W_CORE_57,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_57,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_57,0,0
POWER_ICACHE_TOT_ACC_CORE_57,0,0
POWER_ICACHE_CONF_CORE_57,0,0
POWER_INST_DECODER_R_CORE_57,4466,4466
POWER_INST_DECODER_W_CORE_57,0,0
POWER_MICRO_OP_SEQ_R_CORE_57,0,0
POWER_MICRO_OP_SEQ_W_CORE_57,0,0
POWER_OPERAND_DECODER_R_CORE_57,4466,4466
POWER_OPERAND_DECODER_W_CORE_57,0,0
POWER_UOP_QUEUE_R_CORE_57,7348,7348
POWER_UOP_QUEUE_W_CORE_57,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_57,0,0
POWER_REG_RENAMING_TABLE_W_CORE_57,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_57,4466,4466
POWER_FREELIST_R_CORE_57,0,0
POWER_FREELIST_W_CORE_57,0,0
POWER_RESERVATION_STATION_R_CORE_57,5649,5649
POWER_RESERVATION_STATION_W_CORE_57,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_57,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_57,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_57,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_57,4466,4466
POWER_PAYLOAD_RAM_R_CORE_57,4466,4466
POWER_PAYLOAD_RAM_W_CORE_57,4466,4466
POWER_EX_ALU_R_CORE_57,3458,3458
POWER_EX_FPU_R_CORE_57,0,0
POWER_EX_MUL_R_CORE_57,0,0
POWER_EX_SFU_R_CORE_57,0,0
POWER_REORDER_BUF_R_CORE_57,0,0
POWER_REORDER_BUF_W_CORE_57,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_57,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_57,4466,4466
POWER_FP_RENAME_R_CORE_57,0,0
POWER_FP_RENAME_W_CORE_57,0,0
POWER_LOAD_QUEUE_R_CORE_57,0,0
POWER_LOAD_QUEUE_W_CORE_57,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_57,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_57,0,0
POWER_STORE_QUEUE_R_CORE_57,0,0
POWER_STORE_QUEUE_W_CORE_57,0,0
POWER_STORE_QUEUE_R_TAG_CORE_57,0,0
POWER_STORE_QUEUE_W_TAG_CORE_57,0,0
POWER_DATA_TLB_R_CORE_57,0,0
POWER_DATA_TLB_W_CORE_57,0,0
POWER_DATA_TLB_R_TAG_CORE_57,0,0
POWER_DATA_TLB_W_TAG_CORE_57,0,0
POWER_INT_REGFILE_R_CORE_57,7924,7924
POWER_INT_REGFILE_W_CORE_57,4466,4466
POWER_FP_REGFILE_R_CORE_57,0,0
POWER_FP_REGFILE_W_CORE_57,0,0
POWER_GP_REGISTER_R_CORE_57,7924,7924
POWER_GP_REGISTER_W_CORE_57,4466,4466
POWER_FP_REGISTER_R_CORE_57,0,0
POWER_FP_REGISTER_W_CORE_57,0,0
POWER_SEGMENT_REGISTER_R_CORE_57,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_57,1008,1008
POWER_CONTROL_REGISTER_R_CORE_57,0,0
POWER_CONTROL_REGISTER_W_CORE_57,0,0
POWER_FLAG_REGISTER_R_CORE_57,0,0
POWER_FLAG_REGISTER_W_CORE_57,0,0
POWER_EXEC_BYPASS_CORE_57,4466,4466
POWER_LOAD_BYPASS_CORE_57,1470,1470
POWER_PIPELINE_CORE_57,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_57,1470,1470
POWER_DCACHE_MISS_BUF_R_TAG_CORE_57,512,512
POWER_DCACHE_MISS_BUF_W_CORE_57,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_57,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_57,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_57,490,490
POWER_DCACHE_LINEFILL_BUF_W_CORE_57,490,490
POWER_L2CACHE_LINEFILL_BUF_W_CORE_57,490,490
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_57,490,490
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_57,490,490
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_57,490,490
POWER_DCACHE_WB_BUF_R_CORE_57,0,0
POWER_L2CACHE_WB_BUF_R_CORE_57,0,0
POWER_DCACHE_WB_BUF_W_CORE_57,0,0
POWER_L2CACHE_WB_BUF_W_CORE_57,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_57,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_57,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_57,0,0
POWER_DCACHE_R_CORE_57,224,224
POWER_L2CACHE_R_CORE_57,0,0
POWER_DCACHE_W_CORE_57,32,32
POWER_L2CACHE_W_CORE_57,0,0
POWER_DCACHE_R_TAG_CORE_57,736,736
POWER_L2CACHE_R_TAG_CORE_57,0,0
POWER_CONST_CACHE_R_CORE_57,0,0
POWER_CONST_CACHE_W_CORE_57,0,0
POWER_CONST_CACHE_R_TAG_CORE_57,0,0
POWER_CONST_CACHE_W_TAG_CORE_57,0,0
POWER_TEXTURE_CACHE_R_CORE_57,0,0
POWER_TEXTURE_CACHE_W_CORE_57,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_57,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_57,0,0
POWER_SHARED_MEM_R_CORE_57,752,752
POWER_SHARED_MEM_W_CORE_57,0,0
POWER_SHARED_MEM_R_TAG_CORE_57,752,752
POWER_SHARED_MEM_W_TAG_CORE_57,0,0
POWER_BLOCK_STATES_R_CORE_58,6273,6273
POWER_BLOCK_STATES_W_CORE_58,6273,6273
POWER_FETCH_QUEUE_R_CORE_58,4466,4466
POWER_FETCH_QUEUE_W_CORE_58,4466,4466
POWER_INST_QUEUE_R_CORE_58,7352,7352
POWER_INST_QUEUE_W_CORE_58,4466,4466
POWER_BR_PRED_R_CORE_58,34,34
POWER_BR_PRED_W_CORE_58,34,34
POWER_RAS_R_CORE_58,128,128
POWER_RAS_W_CORE_58,0,0
POWER_ICACHE_R_CORE_58,4466,4466
POWER_ICACHE_W_CORE_58,3,3
POWER_ICACHE_R_TAG_CORE_58,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_58,0,0
POWER_ICACHE_MISS_BUF_W_CORE_58,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_58,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_58,0,0
POWER_ICACHE_TOT_ACC_CORE_58,0,0
POWER_ICACHE_CONF_CORE_58,0,0
POWER_INST_DECODER_R_CORE_58,4466,4466
POWER_INST_DECODER_W_CORE_58,0,0
POWER_MICRO_OP_SEQ_R_CORE_58,0,0
POWER_MICRO_OP_SEQ_W_CORE_58,0,0
POWER_OPERAND_DECODER_R_CORE_58,4466,4466
POWER_OPERAND_DECODER_W_CORE_58,0,0
POWER_UOP_QUEUE_R_CORE_58,7352,7352
POWER_UOP_QUEUE_W_CORE_58,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_58,0,0
POWER_REG_RENAMING_TABLE_W_CORE_58,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_58,4466,4466
POWER_FREELIST_R_CORE_58,0,0
POWER_FREELIST_W_CORE_58,0,0
POWER_RESERVATION_STATION_R_CORE_58,5606,5606
POWER_RESERVATION_STATION_W_CORE_58,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_58,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_58,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_58,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_58,4466,4466
POWER_PAYLOAD_RAM_R_CORE_58,4466,4466
POWER_PAYLOAD_RAM_W_CORE_58,4466,4466
POWER_EX_ALU_R_CORE_58,3458,3458
POWER_EX_FPU_R_CORE_58,0,0
POWER_EX_MUL_R_CORE_58,0,0
POWER_EX_SFU_R_CORE_58,0,0
POWER_REORDER_BUF_R_CORE_58,0,0
POWER_REORDER_BUF_W_CORE_58,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_58,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_58,4466,4466
POWER_FP_RENAME_R_CORE_58,0,0
POWER_FP_RENAME_W_CORE_58,0,0
POWER_LOAD_QUEUE_R_CORE_58,0,0
POWER_LOAD_QUEUE_W_CORE_58,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_58,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_58,0,0
POWER_STORE_QUEUE_R_CORE_58,0,0
POWER_STORE_QUEUE_W_CORE_58,0,0
POWER_STORE_QUEUE_R_TAG_CORE_58,0,0
POWER_STORE_QUEUE_W_TAG_CORE_58,0,0
POWER_DATA_TLB_R_CORE_58,0,0
POWER_DATA_TLB_W_CORE_58,0,0
POWER_DATA_TLB_R_TAG_CORE_58,0,0
POWER_DATA_TLB_W_TAG_CORE_58,0,0
POWER_INT_REGFILE_R_CORE_58,7924,7924
POWER_INT_REGFILE_W_CORE_58,4466,4466
POWER_FP_REGFILE_R_CORE_58,0,0
POWER_FP_REGFILE_W_CORE_58,0,0
POWER_GP_REGISTER_R_CORE_58,7924,7924
POWER_GP_REGISTER_W_CORE_58,4466,4466
POWER_FP_REGISTER_R_CORE_58,0,0
POWER_FP_REGISTER_W_CORE_58,0,0
POWER_SEGMENT_REGISTER_R_CORE_58,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_58,1008,1008
POWER_CONTROL_REGISTER_R_CORE_58,0,0
POWER_CONTROL_REGISTER_W_CORE_58,0,0
POWER_FLAG_REGISTER_R_CORE_58,0,0
POWER_FLAG_REGISTER_W_CORE_58,0,0
POWER_EXEC_BYPASS_CORE_58,4466,4466
POWER_LOAD_BYPASS_CORE_58,1488,1488
POWER_PIPELINE_CORE_58,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_58,1488,1488
POWER_DCACHE_MISS_BUF_R_TAG_CORE_58,512,512
POWER_DCACHE_MISS_BUF_W_CORE_58,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_58,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_58,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_58,496,496
POWER_DCACHE_LINEFILL_BUF_W_CORE_58,496,496
POWER_L2CACHE_LINEFILL_BUF_W_CORE_58,496,496
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_58,496,496
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_58,496,496
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_58,496,496
POWER_DCACHE_WB_BUF_R_CORE_58,0,0
POWER_L2CACHE_WB_BUF_R_CORE_58,0,0
POWER_DCACHE_WB_BUF_W_CORE_58,0,0
POWER_L2CACHE_WB_BUF_W_CORE_58,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_58,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_58,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_58,0,0
POWER_DCACHE_R_CORE_58,224,224
POWER_L2CACHE_R_CORE_58,0,0
POWER_DCACHE_W_CORE_58,32,32
POWER_L2CACHE_W_CORE_58,0,0
POWER_DCACHE_R_TAG_CORE_58,736,736
POWER_L2CACHE_R_TAG_CORE_58,0,0
POWER_CONST_CACHE_R_CORE_58,0,0
POWER_CONST_CACHE_W_CORE_58,0,0
POWER_CONST_CACHE_R_TAG_CORE_58,0,0
POWER_CONST_CACHE_W_TAG_CORE_58,0,0
POWER_TEXTURE_CACHE_R_CORE_58,0,0
POWER_TEXTURE_CACHE_W_CORE_58,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_58,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_58,0,0
POWER_SHARED_MEM_R_CORE_58,752,752
POWER_SHARED_MEM_W_CORE_58,0,0
POWER_SHARED_MEM_R_TAG_CORE_58,752,752
POWER_SHARED_MEM_W_TAG_CORE_58,0,0
POWER_BLOCK_STATES_R_CORE_59,6309,6309
POWER_BLOCK_STATES_W_CORE_59,6309,6309
POWER_FETCH_QUEUE_R_CORE_59,4466,4466
POWER_FETCH_QUEUE_W_CORE_59,4466,4466
POWER_INST_QUEUE_R_CORE_59,7334,7334
POWER_INST_QUEUE_W_CORE_59,4466,4466
POWER_BR_PRED_R_CORE_59,34,34
POWER_BR_PRED_W_CORE_59,34,34
POWER_RAS_R_CORE_59,128,128
POWER_RAS_W_CORE_59,0,0
POWER_ICACHE_R_CORE_59,4466,4466
POWER_ICACHE_W_CORE_59,3,3
POWER_ICACHE_R_TAG_CORE_59,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_59,0,0
POWER_ICACHE_MISS_BUF_W_CORE_59,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_59,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_59,0,0
POWER_ICACHE_TOT_ACC_CORE_59,0,0
POWER_ICACHE_CONF_CORE_59,0,0
POWER_INST_DECODER_R_CORE_59,4466,4466
POWER_INST_DECODER_W_CORE_59,0,0
POWER_MICRO_OP_SEQ_R_CORE_59,0,0
POWER_MICRO_OP_SEQ_W_CORE_59,0,0
POWER_OPERAND_DECODER_R_CORE_59,4466,4466
POWER_OPERAND_DECODER_W_CORE_59,0,0
POWER_UOP_QUEUE_R_CORE_59,7334,7334
POWER_UOP_QUEUE_W_CORE_59,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_59,0,0
POWER_REG_RENAMING_TABLE_W_CORE_59,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_59,4466,4466
POWER_FREELIST_R_CORE_59,0,0
POWER_FREELIST_W_CORE_59,0,0
POWER_RESERVATION_STATION_R_CORE_59,5630,5630
POWER_RESERVATION_STATION_W_CORE_59,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_59,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_59,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_59,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_59,4466,4466
POWER_PAYLOAD_RAM_R_CORE_59,4466,4466
POWER_PAYLOAD_RAM_W_CORE_59,4466,4466
POWER_EX_ALU_R_CORE_59,3458,3458
POWER_EX_FPU_R_CORE_59,0,0
POWER_EX_MUL_R_CORE_59,0,0
POWER_EX_SFU_R_CORE_59,0,0
POWER_REORDER_BUF_R_CORE_59,0,0
POWER_REORDER_BUF_W_CORE_59,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_59,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_59,4466,4466
POWER_FP_RENAME_R_CORE_59,0,0
POWER_FP_RENAME_W_CORE_59,0,0
POWER_LOAD_QUEUE_R_CORE_59,0,0
POWER_LOAD_QUEUE_W_CORE_59,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_59,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_59,0,0
POWER_STORE_QUEUE_R_CORE_59,0,0
POWER_STORE_QUEUE_W_CORE_59,0,0
POWER_STORE_QUEUE_R_TAG_CORE_59,0,0
POWER_STORE_QUEUE_W_TAG_CORE_59,0,0
POWER_DATA_TLB_R_CORE_59,0,0
POWER_DATA_TLB_W_CORE_59,0,0
POWER_DATA_TLB_R_TAG_CORE_59,0,0
POWER_DATA_TLB_W_TAG_CORE_59,0,0
POWER_INT_REGFILE_R_CORE_59,7924,7924
POWER_INT_REGFILE_W_CORE_59,4466,4466
POWER_FP_REGFILE_R_CORE_59,0,0
POWER_FP_REGFILE_W_CORE_59,0,0
POWER_GP_REGISTER_R_CORE_59,7924,7924
POWER_GP_REGISTER_W_CORE_59,4466,4466
POWER_FP_REGISTER_R_CORE_59,0,0
POWER_FP_REGISTER_W_CORE_59,0,0
POWER_SEGMENT_REGISTER_R_CORE_59,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_59,1008,1008
POWER_CONTROL_REGISTER_R_CORE_59,0,0
POWER_CONTROL_REGISTER_W_CORE_59,0,0
POWER_FLAG_REGISTER_R_CORE_59,0,0
POWER_FLAG_REGISTER_W_CORE_59,0,0
POWER_EXEC_BYPASS_CORE_59,4466,4466
POWER_LOAD_BYPASS_CORE_59,1464,1464
POWER_PIPELINE_CORE_59,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_59,1464,1464
POWER_DCACHE_MISS_BUF_R_TAG_CORE_59,512,512
POWER_DCACHE_MISS_BUF_W_CORE_59,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_59,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_59,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_59,488,488
POWER_DCACHE_LINEFILL_BUF_W_CORE_59,488,488
POWER_L2CACHE_LINEFILL_BUF_W_CORE_59,488,488
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_59,488,488
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_59,488,488
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_59,488,488
POWER_DCACHE_WB_BUF_R_CORE_59,0,0
POWER_L2CACHE_WB_BUF_R_CORE_59,0,0
POWER_DCACHE_WB_BUF_W_CORE_59,0,0
POWER_L2CACHE_WB_BUF_W_CORE_59,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_59,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_59,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_59,0,0
POWER_DCACHE_R_CORE_59,224,224
POWER_L2CACHE_R_CORE_59,0,0
POWER_DCACHE_W_CORE_59,32,32
POWER_L2CACHE_W_CORE_59,0,0
POWER_DCACHE_R_TAG_CORE_59,736,736
POWER_L2CACHE_R_TAG_CORE_59,0,0
POWER_CONST_CACHE_R_CORE_59,0,0
POWER_CONST_CACHE_W_CORE_59,0,0
POWER_CONST_CACHE_R_TAG_CORE_59,0,0
POWER_CONST_CACHE_W_TAG_CORE_59,0,0
POWER_TEXTURE_CACHE_R_CORE_59,0,0
POWER_TEXTURE_CACHE_W_CORE_59,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_59,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_59,0,0
POWER_SHARED_MEM_R_CORE_59,752,752
POWER_SHARED_MEM_W_CORE_59,0,0
POWER_SHARED_MEM_R_TAG_CORE_59,752,752
POWER_SHARED_MEM_W_TAG_CORE_59,0,0
POWER_BLOCK_STATES_R_CORE_60,6331,6331
POWER_BLOCK_STATES_W_CORE_60,6331,6331
POWER_FETCH_QUEUE_R_CORE_60,4466,4466
POWER_FETCH_QUEUE_W_CORE_60,4466,4466
POWER_INST_QUEUE_R_CORE_60,7335,7335
POWER_INST_QUEUE_W_CORE_60,4466,4466
POWER_BR_PRED_R_CORE_60,34,34
POWER_BR_PRED_W_CORE_60,34,34
POWER_RAS_R_CORE_60,128,128
POWER_RAS_W_CORE_60,0,0
POWER_ICACHE_R_CORE_60,4466,4466
POWER_ICACHE_W_CORE_60,3,3
POWER_ICACHE_R_TAG_CORE_60,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_60,0,0
POWER_ICACHE_MISS_BUF_W_CORE_60,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_60,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_60,0,0
POWER_ICACHE_TOT_ACC_CORE_60,0,0
POWER_ICACHE_CONF_CORE_60,0,0
POWER_INST_DECODER_R_CORE_60,4466,4466
POWER_INST_DECODER_W_CORE_60,0,0
POWER_MICRO_OP_SEQ_R_CORE_60,0,0
POWER_MICRO_OP_SEQ_W_CORE_60,0,0
POWER_OPERAND_DECODER_R_CORE_60,4466,4466
POWER_OPERAND_DECODER_W_CORE_60,0,0
POWER_UOP_QUEUE_R_CORE_60,7335,7335
POWER_UOP_QUEUE_W_CORE_60,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_60,0,0
POWER_REG_RENAMING_TABLE_W_CORE_60,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_60,4466,4466
POWER_FREELIST_R_CORE_60,0,0
POWER_FREELIST_W_CORE_60,0,0
POWER_RESERVATION_STATION_R_CORE_60,5639,5639
POWER_RESERVATION_STATION_W_CORE_60,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_60,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_60,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_60,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_60,4466,4466
POWER_PAYLOAD_RAM_R_CORE_60,4466,4466
POWER_PAYLOAD_RAM_W_CORE_60,4466,4466
POWER_EX_ALU_R_CORE_60,3458,3458
POWER_EX_FPU_R_CORE_60,0,0
POWER_EX_MUL_R_CORE_60,0,0
POWER_EX_SFU_R_CORE_60,0,0
POWER_REORDER_BUF_R_CORE_60,0,0
POWER_REORDER_BUF_W_CORE_60,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_60,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_60,4466,4466
POWER_FP_RENAME_R_CORE_60,0,0
POWER_FP_RENAME_W_CORE_60,0,0
POWER_LOAD_QUEUE_R_CORE_60,0,0
POWER_LOAD_QUEUE_W_CORE_60,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_60,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_60,0,0
POWER_STORE_QUEUE_R_CORE_60,0,0
POWER_STORE_QUEUE_W_CORE_60,0,0
POWER_STORE_QUEUE_R_TAG_CORE_60,0,0
POWER_STORE_QUEUE_W_TAG_CORE_60,0,0
POWER_DATA_TLB_R_CORE_60,0,0
POWER_DATA_TLB_W_CORE_60,0,0
POWER_DATA_TLB_R_TAG_CORE_60,0,0
POWER_DATA_TLB_W_TAG_CORE_60,0,0
POWER_INT_REGFILE_R_CORE_60,7924,7924
POWER_INT_REGFILE_W_CORE_60,4466,4466
POWER_FP_REGFILE_R_CORE_60,0,0
POWER_FP_REGFILE_W_CORE_60,0,0
POWER_GP_REGISTER_R_CORE_60,7924,7924
POWER_GP_REGISTER_W_CORE_60,4466,4466
POWER_FP_REGISTER_R_CORE_60,0,0
POWER_FP_REGISTER_W_CORE_60,0,0
POWER_SEGMENT_REGISTER_R_CORE_60,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_60,1008,1008
POWER_CONTROL_REGISTER_R_CORE_60,0,0
POWER_CONTROL_REGISTER_W_CORE_60,0,0
POWER_FLAG_REGISTER_R_CORE_60,0,0
POWER_FLAG_REGISTER_W_CORE_60,0,0
POWER_EXEC_BYPASS_CORE_60,4466,4466
POWER_LOAD_BYPASS_CORE_60,1488,1488
POWER_PIPELINE_CORE_60,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_60,1488,1488
POWER_DCACHE_MISS_BUF_R_TAG_CORE_60,512,512
POWER_DCACHE_MISS_BUF_W_CORE_60,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_60,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_60,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_60,496,496
POWER_DCACHE_LINEFILL_BUF_W_CORE_60,496,496
POWER_L2CACHE_LINEFILL_BUF_W_CORE_60,496,496
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_60,496,496
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_60,496,496
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_60,496,496
POWER_DCACHE_WB_BUF_R_CORE_60,0,0
POWER_L2CACHE_WB_BUF_R_CORE_60,0,0
POWER_DCACHE_WB_BUF_W_CORE_60,0,0
POWER_L2CACHE_WB_BUF_W_CORE_60,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_60,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_60,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_60,0,0
POWER_DCACHE_R_CORE_60,224,224
POWER_L2CACHE_R_CORE_60,0,0
POWER_DCACHE_W_CORE_60,32,32
POWER_L2CACHE_W_CORE_60,0,0
POWER_DCACHE_R_TAG_CORE_60,736,736
POWER_L2CACHE_R_TAG_CORE_60,0,0
POWER_CONST_CACHE_R_CORE_60,0,0
POWER_CONST_CACHE_W_CORE_60,0,0
POWER_CONST_CACHE_R_TAG_CORE_60,0,0
POWER_CONST_CACHE_W_TAG_CORE_60,0,0
POWER_TEXTURE_CACHE_R_CORE_60,0,0
POWER_TEXTURE_CACHE_W_CORE_60,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_60,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_60,0,0
POWER_SHARED_MEM_R_CORE_60,752,752
POWER_SHARED_MEM_W_CORE_60,0,0
POWER_SHARED_MEM_R_TAG_CORE_60,752,752
POWER_SHARED_MEM_W_TAG_CORE_60,0,0
POWER_BLOCK_STATES_R_CORE_61,6971,6971
POWER_BLOCK_STATES_W_CORE_61,6971,6971
POWER_FETCH_QUEUE_R_CORE_61,4466,4466
POWER_FETCH_QUEUE_W_CORE_61,4466,4466
POWER_INST_QUEUE_R_CORE_61,7325,7325
POWER_INST_QUEUE_W_CORE_61,4466,4466
POWER_BR_PRED_R_CORE_61,34,34
POWER_BR_PRED_W_CORE_61,34,34
POWER_RAS_R_CORE_61,128,128
POWER_RAS_W_CORE_61,0,0
POWER_ICACHE_R_CORE_61,4466,4466
POWER_ICACHE_W_CORE_61,3,3
POWER_ICACHE_R_TAG_CORE_61,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_61,0,0
POWER_ICACHE_MISS_BUF_W_CORE_61,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_61,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_61,0,0
POWER_ICACHE_TOT_ACC_CORE_61,0,0
POWER_ICACHE_CONF_CORE_61,0,0
POWER_INST_DECODER_R_CORE_61,4466,4466
POWER_INST_DECODER_W_CORE_61,0,0
POWER_MICRO_OP_SEQ_R_CORE_61,0,0
POWER_MICRO_OP_SEQ_W_CORE_61,0,0
POWER_OPERAND_DECODER_R_CORE_61,4466,4466
POWER_OPERAND_DECODER_W_CORE_61,0,0
POWER_UOP_QUEUE_R_CORE_61,7325,7325
POWER_UOP_QUEUE_W_CORE_61,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_61,0,0
POWER_REG_RENAMING_TABLE_W_CORE_61,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_61,4466,4466
POWER_FREELIST_R_CORE_61,0,0
POWER_FREELIST_W_CORE_61,0,0
POWER_RESERVATION_STATION_R_CORE_61,5637,5637
POWER_RESERVATION_STATION_W_CORE_61,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_61,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_61,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_61,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_61,4466,4466
POWER_PAYLOAD_RAM_R_CORE_61,4466,4466
POWER_PAYLOAD_RAM_W_CORE_61,4466,4466
POWER_EX_ALU_R_CORE_61,3458,3458
POWER_EX_FPU_R_CORE_61,0,0
POWER_EX_MUL_R_CORE_61,0,0
POWER_EX_SFU_R_CORE_61,0,0
POWER_REORDER_BUF_R_CORE_61,0,0
POWER_REORDER_BUF_W_CORE_61,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_61,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_61,4466,4466
POWER_FP_RENAME_R_CORE_61,0,0
POWER_FP_RENAME_W_CORE_61,0,0
POWER_LOAD_QUEUE_R_CORE_61,0,0
POWER_LOAD_QUEUE_W_CORE_61,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_61,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_61,0,0
POWER_STORE_QUEUE_R_CORE_61,0,0
POWER_STORE_QUEUE_W_CORE_61,0,0
POWER_STORE_QUEUE_R_TAG_CORE_61,0,0
POWER_STORE_QUEUE_W_TAG_CORE_61,0,0
POWER_DATA_TLB_R_CORE_61,0,0
POWER_DATA_TLB_W_CORE_61,0,0
POWER_DATA_TLB_R_TAG_CORE_61,0,0
POWER_DATA_TLB_W_TAG_CORE_61,0,0
POWER_INT_REGFILE_R_CORE_61,7924,7924
POWER_INT_REGFILE_W_CORE_61,4466,4466
POWER_FP_REGFILE_R_CORE_61,0,0
POWER_FP_REGFILE_W_CORE_61,0,0
POWER_GP_REGISTER_R_CORE_61,7924,7924
POWER_GP_REGISTER_W_CORE_61,4466,4466
POWER_FP_REGISTER_R_CORE_61,0,0
POWER_FP_REGISTER_W_CORE_61,0,0
POWER_SEGMENT_REGISTER_R_CORE_61,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_61,1008,1008
POWER_CONTROL_REGISTER_R_CORE_61,0,0
POWER_CONTROL_REGISTER_W_CORE_61,0,0
POWER_FLAG_REGISTER_R_CORE_61,0,0
POWER_FLAG_REGISTER_W_CORE_61,0,0
POWER_EXEC_BYPASS_CORE_61,4466,4466
POWER_LOAD_BYPASS_CORE_61,1488,1488
POWER_PIPELINE_CORE_61,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_61,1488,1488
POWER_DCACHE_MISS_BUF_R_TAG_CORE_61,512,512
POWER_DCACHE_MISS_BUF_W_CORE_61,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_61,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_61,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_61,496,496
POWER_DCACHE_LINEFILL_BUF_W_CORE_61,496,496
POWER_L2CACHE_LINEFILL_BUF_W_CORE_61,496,496
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_61,496,496
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_61,496,496
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_61,496,496
POWER_DCACHE_WB_BUF_R_CORE_61,0,0
POWER_L2CACHE_WB_BUF_R_CORE_61,0,0
POWER_DCACHE_WB_BUF_W_CORE_61,0,0
POWER_L2CACHE_WB_BUF_W_CORE_61,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_61,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_61,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_61,0,0
POWER_DCACHE_R_CORE_61,224,224
POWER_L2CACHE_R_CORE_61,0,0
POWER_DCACHE_W_CORE_61,32,32
POWER_L2CACHE_W_CORE_61,0,0
POWER_DCACHE_R_TAG_CORE_61,736,736
POWER_L2CACHE_R_TAG_CORE_61,0,0
POWER_CONST_CACHE_R_CORE_61,0,0
POWER_CONST_CACHE_W_CORE_61,0,0
POWER_CONST_CACHE_R_TAG_CORE_61,0,0
POWER_CONST_CACHE_W_TAG_CORE_61,0,0
POWER_TEXTURE_CACHE_R_CORE_61,0,0
POWER_TEXTURE_CACHE_W_CORE_61,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_61,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_61,0,0
POWER_SHARED_MEM_R_CORE_61,752,752
POWER_SHARED_MEM_W_CORE_61,0,0
POWER_SHARED_MEM_R_TAG_CORE_61,752,752
POWER_SHARED_MEM_W_TAG_CORE_61,0,0
POWER_BLOCK_STATES_R_CORE_62,6981,6981
POWER_BLOCK_STATES_W_CORE_62,6981,6981
POWER_FETCH_QUEUE_R_CORE_62,4466,4466
POWER_FETCH_QUEUE_W_CORE_62,4466,4466
POWER_INST_QUEUE_R_CORE_62,7344,7344
POWER_INST_QUEUE_W_CORE_62,4466,4466
POWER_BR_PRED_R_CORE_62,34,34
POWER_BR_PRED_W_CORE_62,34,34
POWER_RAS_R_CORE_62,128,128
POWER_RAS_W_CORE_62,0,0
POWER_ICACHE_R_CORE_62,4466,4466
POWER_ICACHE_W_CORE_62,3,3
POWER_ICACHE_R_TAG_CORE_62,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_62,0,0
POWER_ICACHE_MISS_BUF_W_CORE_62,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_62,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_62,0,0
POWER_ICACHE_TOT_ACC_CORE_62,0,0
POWER_ICACHE_CONF_CORE_62,0,0
POWER_INST_DECODER_R_CORE_62,4466,4466
POWER_INST_DECODER_W_CORE_62,0,0
POWER_MICRO_OP_SEQ_R_CORE_62,0,0
POWER_MICRO_OP_SEQ_W_CORE_62,0,0
POWER_OPERAND_DECODER_R_CORE_62,4466,4466
POWER_OPERAND_DECODER_W_CORE_62,0,0
POWER_UOP_QUEUE_R_CORE_62,7344,7344
POWER_UOP_QUEUE_W_CORE_62,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_62,0,0
POWER_REG_RENAMING_TABLE_W_CORE_62,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_62,4466,4466
POWER_FREELIST_R_CORE_62,0,0
POWER_FREELIST_W_CORE_62,0,0
POWER_RESERVATION_STATION_R_CORE_62,5654,5654
POWER_RESERVATION_STATION_W_CORE_62,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_62,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_62,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_62,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_62,4466,4466
POWER_PAYLOAD_RAM_R_CORE_62,4466,4466
POWER_PAYLOAD_RAM_W_CORE_62,4466,4466
POWER_EX_ALU_R_CORE_62,3458,3458
POWER_EX_FPU_R_CORE_62,0,0
POWER_EX_MUL_R_CORE_62,0,0
POWER_EX_SFU_R_CORE_62,0,0
POWER_REORDER_BUF_R_CORE_62,0,0
POWER_REORDER_BUF_W_CORE_62,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_62,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_62,4466,4466
POWER_FP_RENAME_R_CORE_62,0,0
POWER_FP_RENAME_W_CORE_62,0,0
POWER_LOAD_QUEUE_R_CORE_62,0,0
POWER_LOAD_QUEUE_W_CORE_62,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_62,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_62,0,0
POWER_STORE_QUEUE_R_CORE_62,0,0
POWER_STORE_QUEUE_W_CORE_62,0,0
POWER_STORE_QUEUE_R_TAG_CORE_62,0,0
POWER_STORE_QUEUE_W_TAG_CORE_62,0,0
POWER_DATA_TLB_R_CORE_62,0,0
POWER_DATA_TLB_W_CORE_62,0,0
POWER_DATA_TLB_R_TAG_CORE_62,0,0
POWER_DATA_TLB_W_TAG_CORE_62,0,0
POWER_INT_REGFILE_R_CORE_62,7924,7924
POWER_INT_REGFILE_W_CORE_62,4466,4466
POWER_FP_REGFILE_R_CORE_62,0,0
POWER_FP_REGFILE_W_CORE_62,0,0
POWER_GP_REGISTER_R_CORE_62,7924,7924
POWER_GP_REGISTER_W_CORE_62,4466,4466
POWER_FP_REGISTER_R_CORE_62,0,0
POWER_FP_REGISTER_W_CORE_62,0,0
POWER_SEGMENT_REGISTER_R_CORE_62,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_62,1008,1008
POWER_CONTROL_REGISTER_R_CORE_62,0,0
POWER_CONTROL_REGISTER_W_CORE_62,0,0
POWER_FLAG_REGISTER_R_CORE_62,0,0
POWER_FLAG_REGISTER_W_CORE_62,0,0
POWER_EXEC_BYPASS_CORE_62,4466,4466
POWER_LOAD_BYPASS_CORE_62,1488,1488
POWER_PIPELINE_CORE_62,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_62,1488,1488
POWER_DCACHE_MISS_BUF_R_TAG_CORE_62,512,512
POWER_DCACHE_MISS_BUF_W_CORE_62,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_62,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_62,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_62,496,496
POWER_DCACHE_LINEFILL_BUF_W_CORE_62,496,496
POWER_L2CACHE_LINEFILL_BUF_W_CORE_62,496,496
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_62,496,496
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_62,496,496
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_62,496,496
POWER_DCACHE_WB_BUF_R_CORE_62,0,0
POWER_L2CACHE_WB_BUF_R_CORE_62,0,0
POWER_DCACHE_WB_BUF_W_CORE_62,0,0
POWER_L2CACHE_WB_BUF_W_CORE_62,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_62,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_62,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_62,0,0
POWER_DCACHE_R_CORE_62,224,224
POWER_L2CACHE_R_CORE_62,0,0
POWER_DCACHE_W_CORE_62,32,32
POWER_L2CACHE_W_CORE_62,0,0
POWER_DCACHE_R_TAG_CORE_62,736,736
POWER_L2CACHE_R_TAG_CORE_62,0,0
POWER_CONST_CACHE_R_CORE_62,0,0
POWER_CONST_CACHE_W_CORE_62,0,0
POWER_CONST_CACHE_R_TAG_CORE_62,0,0
POWER_CONST_CACHE_W_TAG_CORE_62,0,0
POWER_TEXTURE_CACHE_R_CORE_62,0,0
POWER_TEXTURE_CACHE_W_CORE_62,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_62,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_62,0,0
POWER_SHARED_MEM_R_CORE_62,752,752
POWER_SHARED_MEM_W_CORE_62,0,0
POWER_SHARED_MEM_R_TAG_CORE_62,752,752
POWER_SHARED_MEM_W_TAG_CORE_62,0,0
POWER_BLOCK_STATES_R_CORE_63,5905,5905
POWER_BLOCK_STATES_W_CORE_63,5905,5905
POWER_FETCH_QUEUE_R_CORE_63,4466,4466
POWER_FETCH_QUEUE_W_CORE_63,4466,4466
POWER_INST_QUEUE_R_CORE_63,7322,7322
POWER_INST_QUEUE_W_CORE_63,4466,4466
POWER_BR_PRED_R_CORE_63,34,34
POWER_BR_PRED_W_CORE_63,34,34
POWER_RAS_R_CORE_63,128,128
POWER_RAS_W_CORE_63,0,0
POWER_ICACHE_R_CORE_63,4466,4466
POWER_ICACHE_W_CORE_63,3,3
POWER_ICACHE_R_TAG_CORE_63,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_63,0,0
POWER_ICACHE_MISS_BUF_W_CORE_63,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_63,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_63,0,0
POWER_ICACHE_TOT_ACC_CORE_63,0,0
POWER_ICACHE_CONF_CORE_63,0,0
POWER_INST_DECODER_R_CORE_63,4466,4466
POWER_INST_DECODER_W_CORE_63,0,0
POWER_MICRO_OP_SEQ_R_CORE_63,0,0
POWER_MICRO_OP_SEQ_W_CORE_63,0,0
POWER_OPERAND_DECODER_R_CORE_63,4466,4466
POWER_OPERAND_DECODER_W_CORE_63,0,0
POWER_UOP_QUEUE_R_CORE_63,7322,7322
POWER_UOP_QUEUE_W_CORE_63,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_63,0,0
POWER_REG_RENAMING_TABLE_W_CORE_63,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_63,4466,4466
POWER_FREELIST_R_CORE_63,0,0
POWER_FREELIST_W_CORE_63,0,0
POWER_RESERVATION_STATION_R_CORE_63,5676,5676
POWER_RESERVATION_STATION_W_CORE_63,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_63,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_63,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_63,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_63,4466,4466
POWER_PAYLOAD_RAM_R_CORE_63,4466,4466
POWER_PAYLOAD_RAM_W_CORE_63,4466,4466
POWER_EX_ALU_R_CORE_63,3458,3458
POWER_EX_FPU_R_CORE_63,0,0
POWER_EX_MUL_R_CORE_63,0,0
POWER_EX_SFU_R_CORE_63,0,0
POWER_REORDER_BUF_R_CORE_63,0,0
POWER_REORDER_BUF_W_CORE_63,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_63,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_63,4466,4466
POWER_FP_RENAME_R_CORE_63,0,0
POWER_FP_RENAME_W_CORE_63,0,0
POWER_LOAD_QUEUE_R_CORE_63,0,0
POWER_LOAD_QUEUE_W_CORE_63,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_63,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_63,0,0
POWER_STORE_QUEUE_R_CORE_63,0,0
POWER_STORE_QUEUE_W_CORE_63,0,0
POWER_STORE_QUEUE_R_TAG_CORE_63,0,0
POWER_STORE_QUEUE_W_TAG_CORE_63,0,0
POWER_DATA_TLB_R_CORE_63,0,0
POWER_DATA_TLB_W_CORE_63,0,0
POWER_DATA_TLB_R_TAG_CORE_63,0,0
POWER_DATA_TLB_W_TAG_CORE_63,0,0
POWER_INT_REGFILE_R_CORE_63,7924,7924
POWER_INT_REGFILE_W_CORE_63,4466,4466
POWER_FP_REGFILE_R_CORE_63,0,0
POWER_FP_REGFILE_W_CORE_63,0,0
POWER_GP_REGISTER_R_CORE_63,7924,7924
POWER_GP_REGISTER_W_CORE_63,4466,4466
POWER_FP_REGISTER_R_CORE_63,0,0
POWER_FP_REGISTER_W_CORE_63,0,0
POWER_SEGMENT_REGISTER_R_CORE_63,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_63,1008,1008
POWER_CONTROL_REGISTER_R_CORE_63,0,0
POWER_CONTROL_REGISTER_W_CORE_63,0,0
POWER_FLAG_REGISTER_R_CORE_63,0,0
POWER_FLAG_REGISTER_W_CORE_63,0,0
POWER_EXEC_BYPASS_CORE_63,4466,4466
POWER_LOAD_BYPASS_CORE_63,1440,1440
POWER_PIPELINE_CORE_63,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_63,1440,1440
POWER_DCACHE_MISS_BUF_R_TAG_CORE_63,496,496
POWER_DCACHE_MISS_BUF_W_CORE_63,496,496
POWER_DCACHE_MISS_BUF_W_TAG_CORE_63,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_63,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_63,480,480
POWER_DCACHE_LINEFILL_BUF_W_CORE_63,480,480
POWER_L2CACHE_LINEFILL_BUF_W_CORE_63,480,480
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_63,480,480
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_63,480,480
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_63,480,480
POWER_DCACHE_WB_BUF_R_CORE_63,0,0
POWER_L2CACHE_WB_BUF_R_CORE_63,0,0
POWER_DCACHE_WB_BUF_W_CORE_63,0,0
POWER_L2CACHE_WB_BUF_W_CORE_63,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_63,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_63,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_63,0,0
POWER_DCACHE_R_CORE_63,240,240
POWER_L2CACHE_R_CORE_63,0,0
POWER_DCACHE_W_CORE_63,16,16
POWER_L2CACHE_W_CORE_63,0,0
POWER_DCACHE_R_TAG_CORE_63,736,736
POWER_L2CACHE_R_TAG_CORE_63,0,0
POWER_CONST_CACHE_R_CORE_63,0,0
POWER_CONST_CACHE_W_CORE_63,0,0
POWER_CONST_CACHE_R_TAG_CORE_63,0,0
POWER_CONST_CACHE_W_TAG_CORE_63,0,0
POWER_TEXTURE_CACHE_R_CORE_63,0,0
POWER_TEXTURE_CACHE_W_CORE_63,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_63,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_63,0,0
POWER_SHARED_MEM_R_CORE_63,752,752
POWER_SHARED_MEM_W_CORE_63,0,0
POWER_SHARED_MEM_R_TAG_CORE_63,752,752
POWER_SHARED_MEM_W_TAG_CORE_63,0,0
POWER_BLOCK_STATES_R_CORE_64,0,0
POWER_BLOCK_STATES_W_CORE_64,0,0
POWER_FETCH_QUEUE_R_CORE_64,0,0
POWER_FETCH_QUEUE_W_CORE_64,0,0
POWER_INST_QUEUE_R_CORE_64,0,0
POWER_INST_QUEUE_W_CORE_64,0,0
POWER_BR_PRED_R_CORE_64,0,0
POWER_BR_PRED_W_CORE_64,0,0
POWER_RAS_R_CORE_64,0,0
POWER_RAS_W_CORE_64,0,0
POWER_ICACHE_R_CORE_64,0,0
POWER_ICACHE_W_CORE_64,0,0
POWER_ICACHE_R_TAG_CORE_64,0,0
POWER_ICACHE_MISS_BUF_R_CORE_64,0,0
POWER_ICACHE_MISS_BUF_W_CORE_64,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_64,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_64,0,0
POWER_ICACHE_TOT_ACC_CORE_64,0,0
POWER_ICACHE_CONF_CORE_64,0,0
POWER_INST_DECODER_R_CORE_64,0,0
POWER_INST_DECODER_W_CORE_64,0,0
POWER_MICRO_OP_SEQ_R_CORE_64,0,0
POWER_MICRO_OP_SEQ_W_CORE_64,0,0
POWER_OPERAND_DECODER_R_CORE_64,0,0
POWER_OPERAND_DECODER_W_CORE_64,0,0
POWER_UOP_QUEUE_R_CORE_64,0,0
POWER_UOP_QUEUE_W_CORE_64,0,0
POWER_REG_RENAMING_TABLE_R_CORE_64,0,0
POWER_REG_RENAMING_TABLE_W_CORE_64,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_64,0,0
POWER_FREELIST_R_CORE_64,0,0
POWER_FREELIST_W_CORE_64,0,0
POWER_RESERVATION_STATION_R_CORE_64,0,0
POWER_RESERVATION_STATION_W_CORE_64,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_64,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_64,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_64,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_64,0,0
POWER_PAYLOAD_RAM_R_CORE_64,0,0
POWER_PAYLOAD_RAM_W_CORE_64,0,0
POWER_EX_ALU_R_CORE_64,0,0
POWER_EX_FPU_R_CORE_64,0,0
POWER_EX_MUL_R_CORE_64,0,0
POWER_EX_SFU_R_CORE_64,0,0
POWER_REORDER_BUF_R_CORE_64,0,0
POWER_REORDER_BUF_W_CORE_64,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_64,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_64,0,0
POWER_FP_RENAME_R_CORE_64,0,0
POWER_FP_RENAME_W_CORE_64,0,0
POWER_LOAD_QUEUE_R_CORE_64,0,0
POWER_LOAD_QUEUE_W_CORE_64,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_64,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_64,0,0
POWER_STORE_QUEUE_R_CORE_64,0,0
POWER_STORE_QUEUE_W_CORE_64,0,0
POWER_STORE_QUEUE_R_TAG_CORE_64,0,0
POWER_STORE_QUEUE_W_TAG_CORE_64,0,0
POWER_DATA_TLB_R_CORE_64,0,0
POWER_DATA_TLB_W_CORE_64,0,0
POWER_DATA_TLB_R_TAG_CORE_64,0,0
POWER_DATA_TLB_W_TAG_CORE_64,0,0
POWER_INT_REGFILE_R_CORE_64,0,0
POWER_INT_REGFILE_W_CORE_64,0,0
POWER_FP_REGFILE_R_CORE_64,0,0
POWER_FP_REGFILE_W_CORE_64,0,0
POWER_GP_REGISTER_R_CORE_64,0,0
POWER_GP_REGISTER_W_CORE_64,0,0
POWER_FP_REGISTER_R_CORE_64,0,0
POWER_FP_REGISTER_W_CORE_64,0,0
POWER_SEGMENT_REGISTER_R_CORE_64,0,0
POWER_SEGMENT_REGISTER_W_CORE_64,0,0
POWER_CONTROL_REGISTER_R_CORE_64,0,0
POWER_CONTROL_REGISTER_W_CORE_64,0,0
POWER_FLAG_REGISTER_R_CORE_64,0,0
POWER_FLAG_REGISTER_W_CORE_64,0,0
POWER_EXEC_BYPASS_CORE_64,0,0
POWER_LOAD_BYPASS_CORE_64,0,0
POWER_PIPELINE_CORE_64,0,0
POWER_DCACHE_MISS_BUF_R_CORE_64,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_64,0,0
POWER_DCACHE_MISS_BUF_W_CORE_64,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_64,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_64,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_64,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_64,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_64,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_64,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_64,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_64,0,0
POWER_DCACHE_WB_BUF_R_CORE_64,0,0
POWER_L2CACHE_WB_BUF_R_CORE_64,0,0
POWER_DCACHE_WB_BUF_W_CORE_64,0,0
POWER_L2CACHE_WB_BUF_W_CORE_64,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_64,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_64,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_64,0,0
POWER_DCACHE_R_CORE_64,0,0
POWER_L2CACHE_R_CORE_64,0,0
POWER_DCACHE_W_CORE_64,0,0
POWER_L2CACHE_W_CORE_64,0,0
POWER_DCACHE_R_TAG_CORE_64,0,0
POWER_L2CACHE_R_TAG_CORE_64,0,0
POWER_CONST_CACHE_R_CORE_64,0,0
POWER_CONST_CACHE_W_CORE_64,0,0
POWER_CONST_CACHE_R_TAG_CORE_64,0,0
POWER_CONST_CACHE_W_TAG_CORE_64,0,0
POWER_TEXTURE_CACHE_R_CORE_64,0,0
POWER_TEXTURE_CACHE_W_CORE_64,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_64,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_64,0,0
POWER_SHARED_MEM_R_CORE_64,0,0
POWER_SHARED_MEM_W_CORE_64,0,0
POWER_SHARED_MEM_R_TAG_CORE_64,0,0
POWER_SHARED_MEM_W_TAG_CORE_64,0,0
POWER_BLOCK_STATES_R_CORE_65,0,0
POWER_BLOCK_STATES_W_CORE_65,0,0
POWER_FETCH_QUEUE_R_CORE_65,0,0
POWER_FETCH_QUEUE_W_CORE_65,0,0
POWER_INST_QUEUE_R_CORE_65,0,0
POWER_INST_QUEUE_W_CORE_65,0,0
POWER_BR_PRED_R_CORE_65,0,0
POWER_BR_PRED_W_CORE_65,0,0
POWER_RAS_R_CORE_65,0,0
POWER_RAS_W_CORE_65,0,0
POWER_ICACHE_R_CORE_65,0,0
POWER_ICACHE_W_CORE_65,0,0
POWER_ICACHE_R_TAG_CORE_65,0,0
POWER_ICACHE_MISS_BUF_R_CORE_65,0,0
POWER_ICACHE_MISS_BUF_W_CORE_65,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_65,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_65,0,0
POWER_ICACHE_TOT_ACC_CORE_65,0,0
POWER_ICACHE_CONF_CORE_65,0,0
POWER_INST_DECODER_R_CORE_65,0,0
POWER_INST_DECODER_W_CORE_65,0,0
POWER_MICRO_OP_SEQ_R_CORE_65,0,0
POWER_MICRO_OP_SEQ_W_CORE_65,0,0
POWER_OPERAND_DECODER_R_CORE_65,0,0
POWER_OPERAND_DECODER_W_CORE_65,0,0
POWER_UOP_QUEUE_R_CORE_65,0,0
POWER_UOP_QUEUE_W_CORE_65,0,0
POWER_REG_RENAMING_TABLE_R_CORE_65,0,0
POWER_REG_RENAMING_TABLE_W_CORE_65,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_65,0,0
POWER_FREELIST_R_CORE_65,0,0
POWER_FREELIST_W_CORE_65,0,0
POWER_RESERVATION_STATION_R_CORE_65,0,0
POWER_RESERVATION_STATION_W_CORE_65,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_65,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_65,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_65,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_65,0,0
POWER_PAYLOAD_RAM_R_CORE_65,0,0
POWER_PAYLOAD_RAM_W_CORE_65,0,0
POWER_EX_ALU_R_CORE_65,0,0
POWER_EX_FPU_R_CORE_65,0,0
POWER_EX_MUL_R_CORE_65,0,0
POWER_EX_SFU_R_CORE_65,0,0
POWER_REORDER_BUF_R_CORE_65,0,0
POWER_REORDER_BUF_W_CORE_65,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_65,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_65,0,0
POWER_FP_RENAME_R_CORE_65,0,0
POWER_FP_RENAME_W_CORE_65,0,0
POWER_LOAD_QUEUE_R_CORE_65,0,0
POWER_LOAD_QUEUE_W_CORE_65,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_65,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_65,0,0
POWER_STORE_QUEUE_R_CORE_65,0,0
POWER_STORE_QUEUE_W_CORE_65,0,0
POWER_STORE_QUEUE_R_TAG_CORE_65,0,0
POWER_STORE_QUEUE_W_TAG_CORE_65,0,0
POWER_DATA_TLB_R_CORE_65,0,0
POWER_DATA_TLB_W_CORE_65,0,0
POWER_DATA_TLB_R_TAG_CORE_65,0,0
POWER_DATA_TLB_W_TAG_CORE_65,0,0
POWER_INT_REGFILE_R_CORE_65,0,0
POWER_INT_REGFILE_W_CORE_65,0,0
POWER_FP_REGFILE_R_CORE_65,0,0
POWER_FP_REGFILE_W_CORE_65,0,0
POWER_GP_REGISTER_R_CORE_65,0,0
POWER_GP_REGISTER_W_CORE_65,0,0
POWER_FP_REGISTER_R_CORE_65,0,0
POWER_FP_REGISTER_W_CORE_65,0,0
POWER_SEGMENT_REGISTER_R_CORE_65,0,0
POWER_SEGMENT_REGISTER_W_CORE_65,0,0
POWER_CONTROL_REGISTER_R_CORE_65,0,0
POWER_CONTROL_REGISTER_W_CORE_65,0,0
POWER_FLAG_REGISTER_R_CORE_65,0,0
POWER_FLAG_REGISTER_W_CORE_65,0,0
POWER_EXEC_BYPASS_CORE_65,0,0
POWER_LOAD_BYPASS_CORE_65,0,0
POWER_PIPELINE_CORE_65,0,0
POWER_DCACHE_MISS_BUF_R_CORE_65,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_65,0,0
POWER_DCACHE_MISS_BUF_W_CORE_65,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_65,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_65,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_65,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_65,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_65,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_65,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_65,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_65,0,0
POWER_DCACHE_WB_BUF_R_CORE_65,0,0
POWER_L2CACHE_WB_BUF_R_CORE_65,0,0
POWER_DCACHE_WB_BUF_W_CORE_65,0,0
POWER_L2CACHE_WB_BUF_W_CORE_65,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_65,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_65,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_65,0,0
POWER_DCACHE_R_CORE_65,0,0
POWER_L2CACHE_R_CORE_65,0,0
POWER_DCACHE_W_CORE_65,0,0
POWER_L2CACHE_W_CORE_65,0,0
POWER_DCACHE_R_TAG_CORE_65,0,0
POWER_L2CACHE_R_TAG_CORE_65,0,0
POWER_CONST_CACHE_R_CORE_65,0,0
POWER_CONST_CACHE_W_CORE_65,0,0
POWER_CONST_CACHE_R_TAG_CORE_65,0,0
POWER_CONST_CACHE_W_TAG_CORE_65,0,0
POWER_TEXTURE_CACHE_R_CORE_65,0,0
POWER_TEXTURE_CACHE_W_CORE_65,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_65,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_65,0,0
POWER_SHARED_MEM_R_CORE_65,0,0
POWER_SHARED_MEM_W_CORE_65,0,0
POWER_SHARED_MEM_R_TAG_CORE_65,0,0
POWER_SHARED_MEM_W_TAG_CORE_65,0,0
POWER_BLOCK_STATES_R_CORE_66,0,0
POWER_BLOCK_STATES_W_CORE_66,0,0
POWER_FETCH_QUEUE_R_CORE_66,0,0
POWER_FETCH_QUEUE_W_CORE_66,0,0
POWER_INST_QUEUE_R_CORE_66,0,0
POWER_INST_QUEUE_W_CORE_66,0,0
POWER_BR_PRED_R_CORE_66,0,0
POWER_BR_PRED_W_CORE_66,0,0
POWER_RAS_R_CORE_66,0,0
POWER_RAS_W_CORE_66,0,0
POWER_ICACHE_R_CORE_66,0,0
POWER_ICACHE_W_CORE_66,0,0
POWER_ICACHE_R_TAG_CORE_66,0,0
POWER_ICACHE_MISS_BUF_R_CORE_66,0,0
POWER_ICACHE_MISS_BUF_W_CORE_66,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_66,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_66,0,0
POWER_ICACHE_TOT_ACC_CORE_66,0,0
POWER_ICACHE_CONF_CORE_66,0,0
POWER_INST_DECODER_R_CORE_66,0,0
POWER_INST_DECODER_W_CORE_66,0,0
POWER_MICRO_OP_SEQ_R_CORE_66,0,0
POWER_MICRO_OP_SEQ_W_CORE_66,0,0
POWER_OPERAND_DECODER_R_CORE_66,0,0
POWER_OPERAND_DECODER_W_CORE_66,0,0
POWER_UOP_QUEUE_R_CORE_66,0,0
POWER_UOP_QUEUE_W_CORE_66,0,0
POWER_REG_RENAMING_TABLE_R_CORE_66,0,0
POWER_REG_RENAMING_TABLE_W_CORE_66,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_66,0,0
POWER_FREELIST_R_CORE_66,0,0
POWER_FREELIST_W_CORE_66,0,0
POWER_RESERVATION_STATION_R_CORE_66,0,0
POWER_RESERVATION_STATION_W_CORE_66,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_66,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_66,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_66,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_66,0,0
POWER_PAYLOAD_RAM_R_CORE_66,0,0
POWER_PAYLOAD_RAM_W_CORE_66,0,0
POWER_EX_ALU_R_CORE_66,0,0
POWER_EX_FPU_R_CORE_66,0,0
POWER_EX_MUL_R_CORE_66,0,0
POWER_EX_SFU_R_CORE_66,0,0
POWER_REORDER_BUF_R_CORE_66,0,0
POWER_REORDER_BUF_W_CORE_66,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_66,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_66,0,0
POWER_FP_RENAME_R_CORE_66,0,0
POWER_FP_RENAME_W_CORE_66,0,0
POWER_LOAD_QUEUE_R_CORE_66,0,0
POWER_LOAD_QUEUE_W_CORE_66,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_66,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_66,0,0
POWER_STORE_QUEUE_R_CORE_66,0,0
POWER_STORE_QUEUE_W_CORE_66,0,0
POWER_STORE_QUEUE_R_TAG_CORE_66,0,0
POWER_STORE_QUEUE_W_TAG_CORE_66,0,0
POWER_DATA_TLB_R_CORE_66,0,0
POWER_DATA_TLB_W_CORE_66,0,0
POWER_DATA_TLB_R_TAG_CORE_66,0,0
POWER_DATA_TLB_W_TAG_CORE_66,0,0
POWER_INT_REGFILE_R_CORE_66,0,0
POWER_INT_REGFILE_W_CORE_66,0,0
POWER_FP_REGFILE_R_CORE_66,0,0
POWER_FP_REGFILE_W_CORE_66,0,0
POWER_GP_REGISTER_R_CORE_66,0,0
POWER_GP_REGISTER_W_CORE_66,0,0
POWER_FP_REGISTER_R_CORE_66,0,0
POWER_FP_REGISTER_W_CORE_66,0,0
POWER_SEGMENT_REGISTER_R_CORE_66,0,0
POWER_SEGMENT_REGISTER_W_CORE_66,0,0
POWER_CONTROL_REGISTER_R_CORE_66,0,0
POWER_CONTROL_REGISTER_W_CORE_66,0,0
POWER_FLAG_REGISTER_R_CORE_66,0,0
POWER_FLAG_REGISTER_W_CORE_66,0,0
POWER_EXEC_BYPASS_CORE_66,0,0
POWER_LOAD_BYPASS_CORE_66,0,0
POWER_PIPELINE_CORE_66,0,0
POWER_DCACHE_MISS_BUF_R_CORE_66,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_66,0,0
POWER_DCACHE_MISS_BUF_W_CORE_66,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_66,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_66,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_66,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_66,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_66,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_66,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_66,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_66,0,0
POWER_DCACHE_WB_BUF_R_CORE_66,0,0
POWER_L2CACHE_WB_BUF_R_CORE_66,0,0
POWER_DCACHE_WB_BUF_W_CORE_66,0,0
POWER_L2CACHE_WB_BUF_W_CORE_66,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_66,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_66,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_66,0,0
POWER_DCACHE_R_CORE_66,0,0
POWER_L2CACHE_R_CORE_66,0,0
POWER_DCACHE_W_CORE_66,0,0
POWER_L2CACHE_W_CORE_66,0,0
POWER_DCACHE_R_TAG_CORE_66,0,0
POWER_L2CACHE_R_TAG_CORE_66,0,0
POWER_CONST_CACHE_R_CORE_66,0,0
POWER_CONST_CACHE_W_CORE_66,0,0
POWER_CONST_CACHE_R_TAG_CORE_66,0,0
POWER_CONST_CACHE_W_TAG_CORE_66,0,0
POWER_TEXTURE_CACHE_R_CORE_66,0,0
POWER_TEXTURE_CACHE_W_CORE_66,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_66,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_66,0,0
POWER_SHARED_MEM_R_CORE_66,0,0
POWER_SHARED_MEM_W_CORE_66,0,0
POWER_SHARED_MEM_R_TAG_CORE_66,0,0
POWER_SHARED_MEM_W_TAG_CORE_66,0,0
POWER_BLOCK_STATES_R_CORE_67,0,0
POWER_BLOCK_STATES_W_CORE_67,0,0
POWER_FETCH_QUEUE_R_CORE_67,0,0
POWER_FETCH_QUEUE_W_CORE_67,0,0
POWER_INST_QUEUE_R_CORE_67,0,0
POWER_INST_QUEUE_W_CORE_67,0,0
POWER_BR_PRED_R_CORE_67,0,0
POWER_BR_PRED_W_CORE_67,0,0
POWER_RAS_R_CORE_67,0,0
POWER_RAS_W_CORE_67,0,0
POWER_ICACHE_R_CORE_67,0,0
POWER_ICACHE_W_CORE_67,0,0
POWER_ICACHE_R_TAG_CORE_67,0,0
POWER_ICACHE_MISS_BUF_R_CORE_67,0,0
POWER_ICACHE_MISS_BUF_W_CORE_67,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_67,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_67,0,0
POWER_ICACHE_TOT_ACC_CORE_67,0,0
POWER_ICACHE_CONF_CORE_67,0,0
POWER_INST_DECODER_R_CORE_67,0,0
POWER_INST_DECODER_W_CORE_67,0,0
POWER_MICRO_OP_SEQ_R_CORE_67,0,0
POWER_MICRO_OP_SEQ_W_CORE_67,0,0
POWER_OPERAND_DECODER_R_CORE_67,0,0
POWER_OPERAND_DECODER_W_CORE_67,0,0
POWER_UOP_QUEUE_R_CORE_67,0,0
POWER_UOP_QUEUE_W_CORE_67,0,0
POWER_REG_RENAMING_TABLE_R_CORE_67,0,0
POWER_REG_RENAMING_TABLE_W_CORE_67,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_67,0,0
POWER_FREELIST_R_CORE_67,0,0
POWER_FREELIST_W_CORE_67,0,0
POWER_RESERVATION_STATION_R_CORE_67,0,0
POWER_RESERVATION_STATION_W_CORE_67,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_67,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_67,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_67,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_67,0,0
POWER_PAYLOAD_RAM_R_CORE_67,0,0
POWER_PAYLOAD_RAM_W_CORE_67,0,0
POWER_EX_ALU_R_CORE_67,0,0
POWER_EX_FPU_R_CORE_67,0,0
POWER_EX_MUL_R_CORE_67,0,0
POWER_EX_SFU_R_CORE_67,0,0
POWER_REORDER_BUF_R_CORE_67,0,0
POWER_REORDER_BUF_W_CORE_67,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_67,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_67,0,0
POWER_FP_RENAME_R_CORE_67,0,0
POWER_FP_RENAME_W_CORE_67,0,0
POWER_LOAD_QUEUE_R_CORE_67,0,0
POWER_LOAD_QUEUE_W_CORE_67,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_67,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_67,0,0
POWER_STORE_QUEUE_R_CORE_67,0,0
POWER_STORE_QUEUE_W_CORE_67,0,0
POWER_STORE_QUEUE_R_TAG_CORE_67,0,0
POWER_STORE_QUEUE_W_TAG_CORE_67,0,0
POWER_DATA_TLB_R_CORE_67,0,0
POWER_DATA_TLB_W_CORE_67,0,0
POWER_DATA_TLB_R_TAG_CORE_67,0,0
POWER_DATA_TLB_W_TAG_CORE_67,0,0
POWER_INT_REGFILE_R_CORE_67,0,0
POWER_INT_REGFILE_W_CORE_67,0,0
POWER_FP_REGFILE_R_CORE_67,0,0
POWER_FP_REGFILE_W_CORE_67,0,0
POWER_GP_REGISTER_R_CORE_67,0,0
POWER_GP_REGISTER_W_CORE_67,0,0
POWER_FP_REGISTER_R_CORE_67,0,0
POWER_FP_REGISTER_W_CORE_67,0,0
POWER_SEGMENT_REGISTER_R_CORE_67,0,0
POWER_SEGMENT_REGISTER_W_CORE_67,0,0
POWER_CONTROL_REGISTER_R_CORE_67,0,0
POWER_CONTROL_REGISTER_W_CORE_67,0,0
POWER_FLAG_REGISTER_R_CORE_67,0,0
POWER_FLAG_REGISTER_W_CORE_67,0,0
POWER_EXEC_BYPASS_CORE_67,0,0
POWER_LOAD_BYPASS_CORE_67,0,0
POWER_PIPELINE_CORE_67,0,0
POWER_DCACHE_MISS_BUF_R_CORE_67,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_67,0,0
POWER_DCACHE_MISS_BUF_W_CORE_67,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_67,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_67,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_67,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_67,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_67,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_67,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_67,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_67,0,0
POWER_DCACHE_WB_BUF_R_CORE_67,0,0
POWER_L2CACHE_WB_BUF_R_CORE_67,0,0
POWER_DCACHE_WB_BUF_W_CORE_67,0,0
POWER_L2CACHE_WB_BUF_W_CORE_67,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_67,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_67,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_67,0,0
POWER_DCACHE_R_CORE_67,0,0
POWER_L2CACHE_R_CORE_67,0,0
POWER_DCACHE_W_CORE_67,0,0
POWER_L2CACHE_W_CORE_67,0,0
POWER_DCACHE_R_TAG_CORE_67,0,0
POWER_L2CACHE_R_TAG_CORE_67,0,0
POWER_CONST_CACHE_R_CORE_67,0,0
POWER_CONST_CACHE_W_CORE_67,0,0
POWER_CONST_CACHE_R_TAG_CORE_67,0,0
POWER_CONST_CACHE_W_TAG_CORE_67,0,0
POWER_TEXTURE_CACHE_R_CORE_67,0,0
POWER_TEXTURE_CACHE_W_CORE_67,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_67,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_67,0,0
POWER_SHARED_MEM_R_CORE_67,0,0
POWER_SHARED_MEM_W_CORE_67,0,0
POWER_SHARED_MEM_R_TAG_CORE_67,0,0
POWER_SHARED_MEM_W_TAG_CORE_67,0,0
POWER_BLOCK_STATES_R_CORE_68,0,0
POWER_BLOCK_STATES_W_CORE_68,0,0
POWER_FETCH_QUEUE_R_CORE_68,0,0
POWER_FETCH_QUEUE_W_CORE_68,0,0
POWER_INST_QUEUE_R_CORE_68,0,0
POWER_INST_QUEUE_W_CORE_68,0,0
POWER_BR_PRED_R_CORE_68,0,0
POWER_BR_PRED_W_CORE_68,0,0
POWER_RAS_R_CORE_68,0,0
POWER_RAS_W_CORE_68,0,0
POWER_ICACHE_R_CORE_68,0,0
POWER_ICACHE_W_CORE_68,0,0
POWER_ICACHE_R_TAG_CORE_68,0,0
POWER_ICACHE_MISS_BUF_R_CORE_68,0,0
POWER_ICACHE_MISS_BUF_W_CORE_68,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_68,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_68,0,0
POWER_ICACHE_TOT_ACC_CORE_68,0,0
POWER_ICACHE_CONF_CORE_68,0,0
POWER_INST_DECODER_R_CORE_68,0,0
POWER_INST_DECODER_W_CORE_68,0,0
POWER_MICRO_OP_SEQ_R_CORE_68,0,0
POWER_MICRO_OP_SEQ_W_CORE_68,0,0
POWER_OPERAND_DECODER_R_CORE_68,0,0
POWER_OPERAND_DECODER_W_CORE_68,0,0
POWER_UOP_QUEUE_R_CORE_68,0,0
POWER_UOP_QUEUE_W_CORE_68,0,0
POWER_REG_RENAMING_TABLE_R_CORE_68,0,0
POWER_REG_RENAMING_TABLE_W_CORE_68,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_68,0,0
POWER_FREELIST_R_CORE_68,0,0
POWER_FREELIST_W_CORE_68,0,0
POWER_RESERVATION_STATION_R_CORE_68,0,0
POWER_RESERVATION_STATION_W_CORE_68,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_68,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_68,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_68,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_68,0,0
POWER_PAYLOAD_RAM_R_CORE_68,0,0
POWER_PAYLOAD_RAM_W_CORE_68,0,0
POWER_EX_ALU_R_CORE_68,0,0
POWER_EX_FPU_R_CORE_68,0,0
POWER_EX_MUL_R_CORE_68,0,0
POWER_EX_SFU_R_CORE_68,0,0
POWER_REORDER_BUF_R_CORE_68,0,0
POWER_REORDER_BUF_W_CORE_68,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_68,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_68,0,0
POWER_FP_RENAME_R_CORE_68,0,0
POWER_FP_RENAME_W_CORE_68,0,0
POWER_LOAD_QUEUE_R_CORE_68,0,0
POWER_LOAD_QUEUE_W_CORE_68,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_68,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_68,0,0
POWER_STORE_QUEUE_R_CORE_68,0,0
POWER_STORE_QUEUE_W_CORE_68,0,0
POWER_STORE_QUEUE_R_TAG_CORE_68,0,0
POWER_STORE_QUEUE_W_TAG_CORE_68,0,0
POWER_DATA_TLB_R_CORE_68,0,0
POWER_DATA_TLB_W_CORE_68,0,0
POWER_DATA_TLB_R_TAG_CORE_68,0,0
POWER_DATA_TLB_W_TAG_CORE_68,0,0
POWER_INT_REGFILE_R_CORE_68,0,0
POWER_INT_REGFILE_W_CORE_68,0,0
POWER_FP_REGFILE_R_CORE_68,0,0
POWER_FP_REGFILE_W_CORE_68,0,0
POWER_GP_REGISTER_R_CORE_68,0,0
POWER_GP_REGISTER_W_CORE_68,0,0
POWER_FP_REGISTER_R_CORE_68,0,0
POWER_FP_REGISTER_W_CORE_68,0,0
POWER_SEGMENT_REGISTER_R_CORE_68,0,0
POWER_SEGMENT_REGISTER_W_CORE_68,0,0
POWER_CONTROL_REGISTER_R_CORE_68,0,0
POWER_CONTROL_REGISTER_W_CORE_68,0,0
POWER_FLAG_REGISTER_R_CORE_68,0,0
POWER_FLAG_REGISTER_W_CORE_68,0,0
POWER_EXEC_BYPASS_CORE_68,0,0
POWER_LOAD_BYPASS_CORE_68,0,0
POWER_PIPELINE_CORE_68,0,0
POWER_DCACHE_MISS_BUF_R_CORE_68,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_68,0,0
POWER_DCACHE_MISS_BUF_W_CORE_68,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_68,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_68,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_68,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_68,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_68,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_68,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_68,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_68,0,0
POWER_DCACHE_WB_BUF_R_CORE_68,0,0
POWER_L2CACHE_WB_BUF_R_CORE_68,0,0
POWER_DCACHE_WB_BUF_W_CORE_68,0,0
POWER_L2CACHE_WB_BUF_W_CORE_68,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_68,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_68,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_68,0,0
POWER_DCACHE_R_CORE_68,0,0
POWER_L2CACHE_R_CORE_68,0,0
POWER_DCACHE_W_CORE_68,0,0
POWER_L2CACHE_W_CORE_68,0,0
POWER_DCACHE_R_TAG_CORE_68,0,0
POWER_L2CACHE_R_TAG_CORE_68,0,0
POWER_CONST_CACHE_R_CORE_68,0,0
POWER_CONST_CACHE_W_CORE_68,0,0
POWER_CONST_CACHE_R_TAG_CORE_68,0,0
POWER_CONST_CACHE_W_TAG_CORE_68,0,0
POWER_TEXTURE_CACHE_R_CORE_68,0,0
POWER_TEXTURE_CACHE_W_CORE_68,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_68,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_68,0,0
POWER_SHARED_MEM_R_CORE_68,0,0
POWER_SHARED_MEM_W_CORE_68,0,0
POWER_SHARED_MEM_R_TAG_CORE_68,0,0
POWER_SHARED_MEM_W_TAG_CORE_68,0,0
POWER_BLOCK_STATES_R_CORE_69,0,0
POWER_BLOCK_STATES_W_CORE_69,0,0
POWER_FETCH_QUEUE_R_CORE_69,0,0
POWER_FETCH_QUEUE_W_CORE_69,0,0
POWER_INST_QUEUE_R_CORE_69,0,0
POWER_INST_QUEUE_W_CORE_69,0,0
POWER_BR_PRED_R_CORE_69,0,0
POWER_BR_PRED_W_CORE_69,0,0
POWER_RAS_R_CORE_69,0,0
POWER_RAS_W_CORE_69,0,0
POWER_ICACHE_R_CORE_69,0,0
POWER_ICACHE_W_CORE_69,0,0
POWER_ICACHE_R_TAG_CORE_69,0,0
POWER_ICACHE_MISS_BUF_R_CORE_69,0,0
POWER_ICACHE_MISS_BUF_W_CORE_69,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_69,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_69,0,0
POWER_ICACHE_TOT_ACC_CORE_69,0,0
POWER_ICACHE_CONF_CORE_69,0,0
POWER_INST_DECODER_R_CORE_69,0,0
POWER_INST_DECODER_W_CORE_69,0,0
POWER_MICRO_OP_SEQ_R_CORE_69,0,0
POWER_MICRO_OP_SEQ_W_CORE_69,0,0
POWER_OPERAND_DECODER_R_CORE_69,0,0
POWER_OPERAND_DECODER_W_CORE_69,0,0
POWER_UOP_QUEUE_R_CORE_69,0,0
POWER_UOP_QUEUE_W_CORE_69,0,0
POWER_REG_RENAMING_TABLE_R_CORE_69,0,0
POWER_REG_RENAMING_TABLE_W_CORE_69,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_69,0,0
POWER_FREELIST_R_CORE_69,0,0
POWER_FREELIST_W_CORE_69,0,0
POWER_RESERVATION_STATION_R_CORE_69,0,0
POWER_RESERVATION_STATION_W_CORE_69,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_69,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_69,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_69,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_69,0,0
POWER_PAYLOAD_RAM_R_CORE_69,0,0
POWER_PAYLOAD_RAM_W_CORE_69,0,0
POWER_EX_ALU_R_CORE_69,0,0
POWER_EX_FPU_R_CORE_69,0,0
POWER_EX_MUL_R_CORE_69,0,0
POWER_EX_SFU_R_CORE_69,0,0
POWER_REORDER_BUF_R_CORE_69,0,0
POWER_REORDER_BUF_W_CORE_69,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_69,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_69,0,0
POWER_FP_RENAME_R_CORE_69,0,0
POWER_FP_RENAME_W_CORE_69,0,0
POWER_LOAD_QUEUE_R_CORE_69,0,0
POWER_LOAD_QUEUE_W_CORE_69,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_69,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_69,0,0
POWER_STORE_QUEUE_R_CORE_69,0,0
POWER_STORE_QUEUE_W_CORE_69,0,0
POWER_STORE_QUEUE_R_TAG_CORE_69,0,0
POWER_STORE_QUEUE_W_TAG_CORE_69,0,0
POWER_DATA_TLB_R_CORE_69,0,0
POWER_DATA_TLB_W_CORE_69,0,0
POWER_DATA_TLB_R_TAG_CORE_69,0,0
POWER_DATA_TLB_W_TAG_CORE_69,0,0
POWER_INT_REGFILE_R_CORE_69,0,0
POWER_INT_REGFILE_W_CORE_69,0,0
POWER_FP_REGFILE_R_CORE_69,0,0
POWER_FP_REGFILE_W_CORE_69,0,0
POWER_GP_REGISTER_R_CORE_69,0,0
POWER_GP_REGISTER_W_CORE_69,0,0
POWER_FP_REGISTER_R_CORE_69,0,0
POWER_FP_REGISTER_W_CORE_69,0,0
POWER_SEGMENT_REGISTER_R_CORE_69,0,0
POWER_SEGMENT_REGISTER_W_CORE_69,0,0
POWER_CONTROL_REGISTER_R_CORE_69,0,0
POWER_CONTROL_REGISTER_W_CORE_69,0,0
POWER_FLAG_REGISTER_R_CORE_69,0,0
POWER_FLAG_REGISTER_W_CORE_69,0,0
POWER_EXEC_BYPASS_CORE_69,0,0
POWER_LOAD_BYPASS_CORE_69,0,0
POWER_PIPELINE_CORE_69,0,0
POWER_DCACHE_MISS_BUF_R_CORE_69,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_69,0,0
POWER_DCACHE_MISS_BUF_W_CORE_69,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_69,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_69,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_69,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_69,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_69,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_69,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_69,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_69,0,0
POWER_DCACHE_WB_BUF_R_CORE_69,0,0
POWER_L2CACHE_WB_BUF_R_CORE_69,0,0
POWER_DCACHE_WB_BUF_W_CORE_69,0,0
POWER_L2CACHE_WB_BUF_W_CORE_69,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_69,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_69,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_69,0,0
POWER_DCACHE_R_CORE_69,0,0
POWER_L2CACHE_R_CORE_69,0,0
POWER_DCACHE_W_CORE_69,0,0
POWER_L2CACHE_W_CORE_69,0,0
POWER_DCACHE_R_TAG_CORE_69,0,0
POWER_L2CACHE_R_TAG_CORE_69,0,0
POWER_CONST_CACHE_R_CORE_69,0,0
POWER_CONST_CACHE_W_CORE_69,0,0
POWER_CONST_CACHE_R_TAG_CORE_69,0,0
POWER_CONST_CACHE_W_TAG_CORE_69,0,0
POWER_TEXTURE_CACHE_R_CORE_69,0,0
POWER_TEXTURE_CACHE_W_CORE_69,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_69,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_69,0,0
POWER_SHARED_MEM_R_CORE_69,0,0
POWER_SHARED_MEM_W_CORE_69,0,0
POWER_SHARED_MEM_R_TAG_CORE_69,0,0
POWER_SHARED_MEM_W_TAG_CORE_69,0,0
POWER_BLOCK_STATES_R_CORE_70,0,0
POWER_BLOCK_STATES_W_CORE_70,0,0
POWER_FETCH_QUEUE_R_CORE_70,0,0
POWER_FETCH_QUEUE_W_CORE_70,0,0
POWER_INST_QUEUE_R_CORE_70,0,0
POWER_INST_QUEUE_W_CORE_70,0,0
POWER_BR_PRED_R_CORE_70,0,0
POWER_BR_PRED_W_CORE_70,0,0
POWER_RAS_R_CORE_70,0,0
POWER_RAS_W_CORE_70,0,0
POWER_ICACHE_R_CORE_70,0,0
POWER_ICACHE_W_CORE_70,0,0
POWER_ICACHE_R_TAG_CORE_70,0,0
POWER_ICACHE_MISS_BUF_R_CORE_70,0,0
POWER_ICACHE_MISS_BUF_W_CORE_70,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_70,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_70,0,0
POWER_ICACHE_TOT_ACC_CORE_70,0,0
POWER_ICACHE_CONF_CORE_70,0,0
POWER_INST_DECODER_R_CORE_70,0,0
POWER_INST_DECODER_W_CORE_70,0,0
POWER_MICRO_OP_SEQ_R_CORE_70,0,0
POWER_MICRO_OP_SEQ_W_CORE_70,0,0
POWER_OPERAND_DECODER_R_CORE_70,0,0
POWER_OPERAND_DECODER_W_CORE_70,0,0
POWER_UOP_QUEUE_R_CORE_70,0,0
POWER_UOP_QUEUE_W_CORE_70,0,0
POWER_REG_RENAMING_TABLE_R_CORE_70,0,0
POWER_REG_RENAMING_TABLE_W_CORE_70,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_70,0,0
POWER_FREELIST_R_CORE_70,0,0
POWER_FREELIST_W_CORE_70,0,0
POWER_RESERVATION_STATION_R_CORE_70,0,0
POWER_RESERVATION_STATION_W_CORE_70,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_70,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_70,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_70,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_70,0,0
POWER_PAYLOAD_RAM_R_CORE_70,0,0
POWER_PAYLOAD_RAM_W_CORE_70,0,0
POWER_EX_ALU_R_CORE_70,0,0
POWER_EX_FPU_R_CORE_70,0,0
POWER_EX_MUL_R_CORE_70,0,0
POWER_EX_SFU_R_CORE_70,0,0
POWER_REORDER_BUF_R_CORE_70,0,0
POWER_REORDER_BUF_W_CORE_70,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_70,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_70,0,0
POWER_FP_RENAME_R_CORE_70,0,0
POWER_FP_RENAME_W_CORE_70,0,0
POWER_LOAD_QUEUE_R_CORE_70,0,0
POWER_LOAD_QUEUE_W_CORE_70,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_70,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_70,0,0
POWER_STORE_QUEUE_R_CORE_70,0,0
POWER_STORE_QUEUE_W_CORE_70,0,0
POWER_STORE_QUEUE_R_TAG_CORE_70,0,0
POWER_STORE_QUEUE_W_TAG_CORE_70,0,0
POWER_DATA_TLB_R_CORE_70,0,0
POWER_DATA_TLB_W_CORE_70,0,0
POWER_DATA_TLB_R_TAG_CORE_70,0,0
POWER_DATA_TLB_W_TAG_CORE_70,0,0
POWER_INT_REGFILE_R_CORE_70,0,0
POWER_INT_REGFILE_W_CORE_70,0,0
POWER_FP_REGFILE_R_CORE_70,0,0
POWER_FP_REGFILE_W_CORE_70,0,0
POWER_GP_REGISTER_R_CORE_70,0,0
POWER_GP_REGISTER_W_CORE_70,0,0
POWER_FP_REGISTER_R_CORE_70,0,0
POWER_FP_REGISTER_W_CORE_70,0,0
POWER_SEGMENT_REGISTER_R_CORE_70,0,0
POWER_SEGMENT_REGISTER_W_CORE_70,0,0
POWER_CONTROL_REGISTER_R_CORE_70,0,0
POWER_CONTROL_REGISTER_W_CORE_70,0,0
POWER_FLAG_REGISTER_R_CORE_70,0,0
POWER_FLAG_REGISTER_W_CORE_70,0,0
POWER_EXEC_BYPASS_CORE_70,0,0
POWER_LOAD_BYPASS_CORE_70,0,0
POWER_PIPELINE_CORE_70,0,0
POWER_DCACHE_MISS_BUF_R_CORE_70,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_70,0,0
POWER_DCACHE_MISS_BUF_W_CORE_70,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_70,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_70,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_70,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_70,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_70,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_70,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_70,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_70,0,0
POWER_DCACHE_WB_BUF_R_CORE_70,0,0
POWER_L2CACHE_WB_BUF_R_CORE_70,0,0
POWER_DCACHE_WB_BUF_W_CORE_70,0,0
POWER_L2CACHE_WB_BUF_W_CORE_70,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_70,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_70,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_70,0,0
POWER_DCACHE_R_CORE_70,0,0
POWER_L2CACHE_R_CORE_70,0,0
POWER_DCACHE_W_CORE_70,0,0
POWER_L2CACHE_W_CORE_70,0,0
POWER_DCACHE_R_TAG_CORE_70,0,0
POWER_L2CACHE_R_TAG_CORE_70,0,0
POWER_CONST_CACHE_R_CORE_70,0,0
POWER_CONST_CACHE_W_CORE_70,0,0
POWER_CONST_CACHE_R_TAG_CORE_70,0,0
POWER_CONST_CACHE_W_TAG_CORE_70,0,0
POWER_TEXTURE_CACHE_R_CORE_70,0,0
POWER_TEXTURE_CACHE_W_CORE_70,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_70,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_70,0,0
POWER_SHARED_MEM_R_CORE_70,0,0
POWER_SHARED_MEM_W_CORE_70,0,0
POWER_SHARED_MEM_R_TAG_CORE_70,0,0
POWER_SHARED_MEM_W_TAG_CORE_70,0,0
POWER_BLOCK_STATES_R_CORE_71,0,0
POWER_BLOCK_STATES_W_CORE_71,0,0
POWER_FETCH_QUEUE_R_CORE_71,0,0
POWER_FETCH_QUEUE_W_CORE_71,0,0
POWER_INST_QUEUE_R_CORE_71,0,0
POWER_INST_QUEUE_W_CORE_71,0,0
POWER_BR_PRED_R_CORE_71,0,0
POWER_BR_PRED_W_CORE_71,0,0
POWER_RAS_R_CORE_71,0,0
POWER_RAS_W_CORE_71,0,0
POWER_ICACHE_R_CORE_71,0,0
POWER_ICACHE_W_CORE_71,0,0
POWER_ICACHE_R_TAG_CORE_71,0,0
POWER_ICACHE_MISS_BUF_R_CORE_71,0,0
POWER_ICACHE_MISS_BUF_W_CORE_71,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_71,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_71,0,0
POWER_ICACHE_TOT_ACC_CORE_71,0,0
POWER_ICACHE_CONF_CORE_71,0,0
POWER_INST_DECODER_R_CORE_71,0,0
POWER_INST_DECODER_W_CORE_71,0,0
POWER_MICRO_OP_SEQ_R_CORE_71,0,0
POWER_MICRO_OP_SEQ_W_CORE_71,0,0
POWER_OPERAND_DECODER_R_CORE_71,0,0
POWER_OPERAND_DECODER_W_CORE_71,0,0
POWER_UOP_QUEUE_R_CORE_71,0,0
POWER_UOP_QUEUE_W_CORE_71,0,0
POWER_REG_RENAMING_TABLE_R_CORE_71,0,0
POWER_REG_RENAMING_TABLE_W_CORE_71,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_71,0,0
POWER_FREELIST_R_CORE_71,0,0
POWER_FREELIST_W_CORE_71,0,0
POWER_RESERVATION_STATION_R_CORE_71,0,0
POWER_RESERVATION_STATION_W_CORE_71,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_71,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_71,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_71,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_71,0,0
POWER_PAYLOAD_RAM_R_CORE_71,0,0
POWER_PAYLOAD_RAM_W_CORE_71,0,0
POWER_EX_ALU_R_CORE_71,0,0
POWER_EX_FPU_R_CORE_71,0,0
POWER_EX_MUL_R_CORE_71,0,0
POWER_EX_SFU_R_CORE_71,0,0
POWER_REORDER_BUF_R_CORE_71,0,0
POWER_REORDER_BUF_W_CORE_71,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_71,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_71,0,0
POWER_FP_RENAME_R_CORE_71,0,0
POWER_FP_RENAME_W_CORE_71,0,0
POWER_LOAD_QUEUE_R_CORE_71,0,0
POWER_LOAD_QUEUE_W_CORE_71,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_71,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_71,0,0
POWER_STORE_QUEUE_R_CORE_71,0,0
POWER_STORE_QUEUE_W_CORE_71,0,0
POWER_STORE_QUEUE_R_TAG_CORE_71,0,0
POWER_STORE_QUEUE_W_TAG_CORE_71,0,0
POWER_DATA_TLB_R_CORE_71,0,0
POWER_DATA_TLB_W_CORE_71,0,0
POWER_DATA_TLB_R_TAG_CORE_71,0,0
POWER_DATA_TLB_W_TAG_CORE_71,0,0
POWER_INT_REGFILE_R_CORE_71,0,0
POWER_INT_REGFILE_W_CORE_71,0,0
POWER_FP_REGFILE_R_CORE_71,0,0
POWER_FP_REGFILE_W_CORE_71,0,0
POWER_GP_REGISTER_R_CORE_71,0,0
POWER_GP_REGISTER_W_CORE_71,0,0
POWER_FP_REGISTER_R_CORE_71,0,0
POWER_FP_REGISTER_W_CORE_71,0,0
POWER_SEGMENT_REGISTER_R_CORE_71,0,0
POWER_SEGMENT_REGISTER_W_CORE_71,0,0
POWER_CONTROL_REGISTER_R_CORE_71,0,0
POWER_CONTROL_REGISTER_W_CORE_71,0,0
POWER_FLAG_REGISTER_R_CORE_71,0,0
POWER_FLAG_REGISTER_W_CORE_71,0,0
POWER_EXEC_BYPASS_CORE_71,0,0
POWER_LOAD_BYPASS_CORE_71,0,0
POWER_PIPELINE_CORE_71,0,0
POWER_DCACHE_MISS_BUF_R_CORE_71,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_71,0,0
POWER_DCACHE_MISS_BUF_W_CORE_71,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_71,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_71,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_71,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_71,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_71,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_71,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_71,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_71,0,0
POWER_DCACHE_WB_BUF_R_CORE_71,0,0
POWER_L2CACHE_WB_BUF_R_CORE_71,0,0
POWER_DCACHE_WB_BUF_W_CORE_71,0,0
POWER_L2CACHE_WB_BUF_W_CORE_71,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_71,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_71,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_71,0,0
POWER_DCACHE_R_CORE_71,0,0
POWER_L2CACHE_R_CORE_71,0,0
POWER_DCACHE_W_CORE_71,0,0
POWER_L2CACHE_W_CORE_71,0,0
POWER_DCACHE_R_TAG_CORE_71,0,0
POWER_L2CACHE_R_TAG_CORE_71,0,0
POWER_CONST_CACHE_R_CORE_71,0,0
POWER_CONST_CACHE_W_CORE_71,0,0
POWER_CONST_CACHE_R_TAG_CORE_71,0,0
POWER_CONST_CACHE_W_TAG_CORE_71,0,0
POWER_TEXTURE_CACHE_R_CORE_71,0,0
POWER_TEXTURE_CACHE_W_CORE_71,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_71,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_71,0,0
POWER_SHARED_MEM_R_CORE_71,0,0
POWER_SHARED_MEM_W_CORE_71,0,0
POWER_SHARED_MEM_R_TAG_CORE_71,0,0
POWER_SHARED_MEM_W_TAG_CORE_71,0,0
POWER_BLOCK_STATES_R_CORE_72,0,0
POWER_BLOCK_STATES_W_CORE_72,0,0
POWER_FETCH_QUEUE_R_CORE_72,0,0
POWER_FETCH_QUEUE_W_CORE_72,0,0
POWER_INST_QUEUE_R_CORE_72,0,0
POWER_INST_QUEUE_W_CORE_72,0,0
POWER_BR_PRED_R_CORE_72,0,0
POWER_BR_PRED_W_CORE_72,0,0
POWER_RAS_R_CORE_72,0,0
POWER_RAS_W_CORE_72,0,0
POWER_ICACHE_R_CORE_72,0,0
POWER_ICACHE_W_CORE_72,0,0
POWER_ICACHE_R_TAG_CORE_72,0,0
POWER_ICACHE_MISS_BUF_R_CORE_72,0,0
POWER_ICACHE_MISS_BUF_W_CORE_72,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_72,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_72,0,0
POWER_ICACHE_TOT_ACC_CORE_72,0,0
POWER_ICACHE_CONF_CORE_72,0,0
POWER_INST_DECODER_R_CORE_72,0,0
POWER_INST_DECODER_W_CORE_72,0,0
POWER_MICRO_OP_SEQ_R_CORE_72,0,0
POWER_MICRO_OP_SEQ_W_CORE_72,0,0
POWER_OPERAND_DECODER_R_CORE_72,0,0
POWER_OPERAND_DECODER_W_CORE_72,0,0
POWER_UOP_QUEUE_R_CORE_72,0,0
POWER_UOP_QUEUE_W_CORE_72,0,0
POWER_REG_RENAMING_TABLE_R_CORE_72,0,0
POWER_REG_RENAMING_TABLE_W_CORE_72,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_72,0,0
POWER_FREELIST_R_CORE_72,0,0
POWER_FREELIST_W_CORE_72,0,0
POWER_RESERVATION_STATION_R_CORE_72,0,0
POWER_RESERVATION_STATION_W_CORE_72,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_72,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_72,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_72,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_72,0,0
POWER_PAYLOAD_RAM_R_CORE_72,0,0
POWER_PAYLOAD_RAM_W_CORE_72,0,0
POWER_EX_ALU_R_CORE_72,0,0
POWER_EX_FPU_R_CORE_72,0,0
POWER_EX_MUL_R_CORE_72,0,0
POWER_EX_SFU_R_CORE_72,0,0
POWER_REORDER_BUF_R_CORE_72,0,0
POWER_REORDER_BUF_W_CORE_72,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_72,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_72,0,0
POWER_FP_RENAME_R_CORE_72,0,0
POWER_FP_RENAME_W_CORE_72,0,0
POWER_LOAD_QUEUE_R_CORE_72,0,0
POWER_LOAD_QUEUE_W_CORE_72,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_72,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_72,0,0
POWER_STORE_QUEUE_R_CORE_72,0,0
POWER_STORE_QUEUE_W_CORE_72,0,0
POWER_STORE_QUEUE_R_TAG_CORE_72,0,0
POWER_STORE_QUEUE_W_TAG_CORE_72,0,0
POWER_DATA_TLB_R_CORE_72,0,0
POWER_DATA_TLB_W_CORE_72,0,0
POWER_DATA_TLB_R_TAG_CORE_72,0,0
POWER_DATA_TLB_W_TAG_CORE_72,0,0
POWER_INT_REGFILE_R_CORE_72,0,0
POWER_INT_REGFILE_W_CORE_72,0,0
POWER_FP_REGFILE_R_CORE_72,0,0
POWER_FP_REGFILE_W_CORE_72,0,0
POWER_GP_REGISTER_R_CORE_72,0,0
POWER_GP_REGISTER_W_CORE_72,0,0
POWER_FP_REGISTER_R_CORE_72,0,0
POWER_FP_REGISTER_W_CORE_72,0,0
POWER_SEGMENT_REGISTER_R_CORE_72,0,0
POWER_SEGMENT_REGISTER_W_CORE_72,0,0
POWER_CONTROL_REGISTER_R_CORE_72,0,0
POWER_CONTROL_REGISTER_W_CORE_72,0,0
POWER_FLAG_REGISTER_R_CORE_72,0,0
POWER_FLAG_REGISTER_W_CORE_72,0,0
POWER_EXEC_BYPASS_CORE_72,0,0
POWER_LOAD_BYPASS_CORE_72,0,0
POWER_PIPELINE_CORE_72,0,0
POWER_DCACHE_MISS_BUF_R_CORE_72,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_72,0,0
POWER_DCACHE_MISS_BUF_W_CORE_72,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_72,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_72,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_72,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_72,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_72,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_72,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_72,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_72,0,0
POWER_DCACHE_WB_BUF_R_CORE_72,0,0
POWER_L2CACHE_WB_BUF_R_CORE_72,0,0
POWER_DCACHE_WB_BUF_W_CORE_72,0,0
POWER_L2CACHE_WB_BUF_W_CORE_72,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_72,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_72,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_72,0,0
POWER_DCACHE_R_CORE_72,0,0
POWER_L2CACHE_R_CORE_72,0,0
POWER_DCACHE_W_CORE_72,0,0
POWER_L2CACHE_W_CORE_72,0,0
POWER_DCACHE_R_TAG_CORE_72,0,0
POWER_L2CACHE_R_TAG_CORE_72,0,0
POWER_CONST_CACHE_R_CORE_72,0,0
POWER_CONST_CACHE_W_CORE_72,0,0
POWER_CONST_CACHE_R_TAG_CORE_72,0,0
POWER_CONST_CACHE_W_TAG_CORE_72,0,0
POWER_TEXTURE_CACHE_R_CORE_72,0,0
POWER_TEXTURE_CACHE_W_CORE_72,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_72,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_72,0,0
POWER_SHARED_MEM_R_CORE_72,0,0
POWER_SHARED_MEM_W_CORE_72,0,0
POWER_SHARED_MEM_R_TAG_CORE_72,0,0
POWER_SHARED_MEM_W_TAG_CORE_72,0,0
POWER_BLOCK_STATES_R_CORE_73,0,0
POWER_BLOCK_STATES_W_CORE_73,0,0
POWER_FETCH_QUEUE_R_CORE_73,0,0
POWER_FETCH_QUEUE_W_CORE_73,0,0
POWER_INST_QUEUE_R_CORE_73,0,0
POWER_INST_QUEUE_W_CORE_73,0,0
POWER_BR_PRED_R_CORE_73,0,0
POWER_BR_PRED_W_CORE_73,0,0
POWER_RAS_R_CORE_73,0,0
POWER_RAS_W_CORE_73,0,0
POWER_ICACHE_R_CORE_73,0,0
POWER_ICACHE_W_CORE_73,0,0
POWER_ICACHE_R_TAG_CORE_73,0,0
POWER_ICACHE_MISS_BUF_R_CORE_73,0,0
POWER_ICACHE_MISS_BUF_W_CORE_73,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_73,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_73,0,0
POWER_ICACHE_TOT_ACC_CORE_73,0,0
POWER_ICACHE_CONF_CORE_73,0,0
POWER_INST_DECODER_R_CORE_73,0,0
POWER_INST_DECODER_W_CORE_73,0,0
POWER_MICRO_OP_SEQ_R_CORE_73,0,0
POWER_MICRO_OP_SEQ_W_CORE_73,0,0
POWER_OPERAND_DECODER_R_CORE_73,0,0
POWER_OPERAND_DECODER_W_CORE_73,0,0
POWER_UOP_QUEUE_R_CORE_73,0,0
POWER_UOP_QUEUE_W_CORE_73,0,0
POWER_REG_RENAMING_TABLE_R_CORE_73,0,0
POWER_REG_RENAMING_TABLE_W_CORE_73,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_73,0,0
POWER_FREELIST_R_CORE_73,0,0
POWER_FREELIST_W_CORE_73,0,0
POWER_RESERVATION_STATION_R_CORE_73,0,0
POWER_RESERVATION_STATION_W_CORE_73,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_73,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_73,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_73,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_73,0,0
POWER_PAYLOAD_RAM_R_CORE_73,0,0
POWER_PAYLOAD_RAM_W_CORE_73,0,0
POWER_EX_ALU_R_CORE_73,0,0
POWER_EX_FPU_R_CORE_73,0,0
POWER_EX_MUL_R_CORE_73,0,0
POWER_EX_SFU_R_CORE_73,0,0
POWER_REORDER_BUF_R_CORE_73,0,0
POWER_REORDER_BUF_W_CORE_73,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_73,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_73,0,0
POWER_FP_RENAME_R_CORE_73,0,0
POWER_FP_RENAME_W_CORE_73,0,0
POWER_LOAD_QUEUE_R_CORE_73,0,0
POWER_LOAD_QUEUE_W_CORE_73,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_73,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_73,0,0
POWER_STORE_QUEUE_R_CORE_73,0,0
POWER_STORE_QUEUE_W_CORE_73,0,0
POWER_STORE_QUEUE_R_TAG_CORE_73,0,0
POWER_STORE_QUEUE_W_TAG_CORE_73,0,0
POWER_DATA_TLB_R_CORE_73,0,0
POWER_DATA_TLB_W_CORE_73,0,0
POWER_DATA_TLB_R_TAG_CORE_73,0,0
POWER_DATA_TLB_W_TAG_CORE_73,0,0
POWER_INT_REGFILE_R_CORE_73,0,0
POWER_INT_REGFILE_W_CORE_73,0,0
POWER_FP_REGFILE_R_CORE_73,0,0
POWER_FP_REGFILE_W_CORE_73,0,0
POWER_GP_REGISTER_R_CORE_73,0,0
POWER_GP_REGISTER_W_CORE_73,0,0
POWER_FP_REGISTER_R_CORE_73,0,0
POWER_FP_REGISTER_W_CORE_73,0,0
POWER_SEGMENT_REGISTER_R_CORE_73,0,0
POWER_SEGMENT_REGISTER_W_CORE_73,0,0
POWER_CONTROL_REGISTER_R_CORE_73,0,0
POWER_CONTROL_REGISTER_W_CORE_73,0,0
POWER_FLAG_REGISTER_R_CORE_73,0,0
POWER_FLAG_REGISTER_W_CORE_73,0,0
POWER_EXEC_BYPASS_CORE_73,0,0
POWER_LOAD_BYPASS_CORE_73,0,0
POWER_PIPELINE_CORE_73,0,0
POWER_DCACHE_MISS_BUF_R_CORE_73,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_73,0,0
POWER_DCACHE_MISS_BUF_W_CORE_73,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_73,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_73,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_73,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_73,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_73,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_73,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_73,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_73,0,0
POWER_DCACHE_WB_BUF_R_CORE_73,0,0
POWER_L2CACHE_WB_BUF_R_CORE_73,0,0
POWER_DCACHE_WB_BUF_W_CORE_73,0,0
POWER_L2CACHE_WB_BUF_W_CORE_73,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_73,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_73,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_73,0,0
POWER_DCACHE_R_CORE_73,0,0
POWER_L2CACHE_R_CORE_73,0,0
POWER_DCACHE_W_CORE_73,0,0
POWER_L2CACHE_W_CORE_73,0,0
POWER_DCACHE_R_TAG_CORE_73,0,0
POWER_L2CACHE_R_TAG_CORE_73,0,0
POWER_CONST_CACHE_R_CORE_73,0,0
POWER_CONST_CACHE_W_CORE_73,0,0
POWER_CONST_CACHE_R_TAG_CORE_73,0,0
POWER_CONST_CACHE_W_TAG_CORE_73,0,0
POWER_TEXTURE_CACHE_R_CORE_73,0,0
POWER_TEXTURE_CACHE_W_CORE_73,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_73,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_73,0,0
POWER_SHARED_MEM_R_CORE_73,0,0
POWER_SHARED_MEM_W_CORE_73,0,0
POWER_SHARED_MEM_R_TAG_CORE_73,0,0
POWER_SHARED_MEM_W_TAG_CORE_73,0,0
POWER_BLOCK_STATES_R_CORE_74,0,0
POWER_BLOCK_STATES_W_CORE_74,0,0
POWER_FETCH_QUEUE_R_CORE_74,0,0
POWER_FETCH_QUEUE_W_CORE_74,0,0
POWER_INST_QUEUE_R_CORE_74,0,0
POWER_INST_QUEUE_W_CORE_74,0,0
POWER_BR_PRED_R_CORE_74,0,0
POWER_BR_PRED_W_CORE_74,0,0
POWER_RAS_R_CORE_74,0,0
POWER_RAS_W_CORE_74,0,0
POWER_ICACHE_R_CORE_74,0,0
POWER_ICACHE_W_CORE_74,0,0
POWER_ICACHE_R_TAG_CORE_74,0,0
POWER_ICACHE_MISS_BUF_R_CORE_74,0,0
POWER_ICACHE_MISS_BUF_W_CORE_74,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_74,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_74,0,0
POWER_ICACHE_TOT_ACC_CORE_74,0,0
POWER_ICACHE_CONF_CORE_74,0,0
POWER_INST_DECODER_R_CORE_74,0,0
POWER_INST_DECODER_W_CORE_74,0,0
POWER_MICRO_OP_SEQ_R_CORE_74,0,0
POWER_MICRO_OP_SEQ_W_CORE_74,0,0
POWER_OPERAND_DECODER_R_CORE_74,0,0
POWER_OPERAND_DECODER_W_CORE_74,0,0
POWER_UOP_QUEUE_R_CORE_74,0,0
POWER_UOP_QUEUE_W_CORE_74,0,0
POWER_REG_RENAMING_TABLE_R_CORE_74,0,0
POWER_REG_RENAMING_TABLE_W_CORE_74,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_74,0,0
POWER_FREELIST_R_CORE_74,0,0
POWER_FREELIST_W_CORE_74,0,0
POWER_RESERVATION_STATION_R_CORE_74,0,0
POWER_RESERVATION_STATION_W_CORE_74,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_74,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_74,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_74,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_74,0,0
POWER_PAYLOAD_RAM_R_CORE_74,0,0
POWER_PAYLOAD_RAM_W_CORE_74,0,0
POWER_EX_ALU_R_CORE_74,0,0
POWER_EX_FPU_R_CORE_74,0,0
POWER_EX_MUL_R_CORE_74,0,0
POWER_EX_SFU_R_CORE_74,0,0
POWER_REORDER_BUF_R_CORE_74,0,0
POWER_REORDER_BUF_W_CORE_74,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_74,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_74,0,0
POWER_FP_RENAME_R_CORE_74,0,0
POWER_FP_RENAME_W_CORE_74,0,0
POWER_LOAD_QUEUE_R_CORE_74,0,0
POWER_LOAD_QUEUE_W_CORE_74,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_74,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_74,0,0
POWER_STORE_QUEUE_R_CORE_74,0,0
POWER_STORE_QUEUE_W_CORE_74,0,0
POWER_STORE_QUEUE_R_TAG_CORE_74,0,0
POWER_STORE_QUEUE_W_TAG_CORE_74,0,0
POWER_DATA_TLB_R_CORE_74,0,0
POWER_DATA_TLB_W_CORE_74,0,0
POWER_DATA_TLB_R_TAG_CORE_74,0,0
POWER_DATA_TLB_W_TAG_CORE_74,0,0
POWER_INT_REGFILE_R_CORE_74,0,0
POWER_INT_REGFILE_W_CORE_74,0,0
POWER_FP_REGFILE_R_CORE_74,0,0
POWER_FP_REGFILE_W_CORE_74,0,0
POWER_GP_REGISTER_R_CORE_74,0,0
POWER_GP_REGISTER_W_CORE_74,0,0
POWER_FP_REGISTER_R_CORE_74,0,0
POWER_FP_REGISTER_W_CORE_74,0,0
POWER_SEGMENT_REGISTER_R_CORE_74,0,0
POWER_SEGMENT_REGISTER_W_CORE_74,0,0
POWER_CONTROL_REGISTER_R_CORE_74,0,0
POWER_CONTROL_REGISTER_W_CORE_74,0,0
POWER_FLAG_REGISTER_R_CORE_74,0,0
POWER_FLAG_REGISTER_W_CORE_74,0,0
POWER_EXEC_BYPASS_CORE_74,0,0
POWER_LOAD_BYPASS_CORE_74,0,0
POWER_PIPELINE_CORE_74,0,0
POWER_DCACHE_MISS_BUF_R_CORE_74,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_74,0,0
POWER_DCACHE_MISS_BUF_W_CORE_74,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_74,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_74,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_74,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_74,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_74,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_74,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_74,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_74,0,0
POWER_DCACHE_WB_BUF_R_CORE_74,0,0
POWER_L2CACHE_WB_BUF_R_CORE_74,0,0
POWER_DCACHE_WB_BUF_W_CORE_74,0,0
POWER_L2CACHE_WB_BUF_W_CORE_74,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_74,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_74,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_74,0,0
POWER_DCACHE_R_CORE_74,0,0
POWER_L2CACHE_R_CORE_74,0,0
POWER_DCACHE_W_CORE_74,0,0
POWER_L2CACHE_W_CORE_74,0,0
POWER_DCACHE_R_TAG_CORE_74,0,0
POWER_L2CACHE_R_TAG_CORE_74,0,0
POWER_CONST_CACHE_R_CORE_74,0,0
POWER_CONST_CACHE_W_CORE_74,0,0
POWER_CONST_CACHE_R_TAG_CORE_74,0,0
POWER_CONST_CACHE_W_TAG_CORE_74,0,0
POWER_TEXTURE_CACHE_R_CORE_74,0,0
POWER_TEXTURE_CACHE_W_CORE_74,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_74,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_74,0,0
POWER_SHARED_MEM_R_CORE_74,0,0
POWER_SHARED_MEM_W_CORE_74,0,0
POWER_SHARED_MEM_R_TAG_CORE_74,0,0
POWER_SHARED_MEM_W_TAG_CORE_74,0,0
POWER_BLOCK_STATES_R_CORE_75,0,0
POWER_BLOCK_STATES_W_CORE_75,0,0
POWER_FETCH_QUEUE_R_CORE_75,0,0
POWER_FETCH_QUEUE_W_CORE_75,0,0
POWER_INST_QUEUE_R_CORE_75,0,0
POWER_INST_QUEUE_W_CORE_75,0,0
POWER_BR_PRED_R_CORE_75,0,0
POWER_BR_PRED_W_CORE_75,0,0
POWER_RAS_R_CORE_75,0,0
POWER_RAS_W_CORE_75,0,0
POWER_ICACHE_R_CORE_75,0,0
POWER_ICACHE_W_CORE_75,0,0
POWER_ICACHE_R_TAG_CORE_75,0,0
POWER_ICACHE_MISS_BUF_R_CORE_75,0,0
POWER_ICACHE_MISS_BUF_W_CORE_75,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_75,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_75,0,0
POWER_ICACHE_TOT_ACC_CORE_75,0,0
POWER_ICACHE_CONF_CORE_75,0,0
POWER_INST_DECODER_R_CORE_75,0,0
POWER_INST_DECODER_W_CORE_75,0,0
POWER_MICRO_OP_SEQ_R_CORE_75,0,0
POWER_MICRO_OP_SEQ_W_CORE_75,0,0
POWER_OPERAND_DECODER_R_CORE_75,0,0
POWER_OPERAND_DECODER_W_CORE_75,0,0
POWER_UOP_QUEUE_R_CORE_75,0,0
POWER_UOP_QUEUE_W_CORE_75,0,0
POWER_REG_RENAMING_TABLE_R_CORE_75,0,0
POWER_REG_RENAMING_TABLE_W_CORE_75,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_75,0,0
POWER_FREELIST_R_CORE_75,0,0
POWER_FREELIST_W_CORE_75,0,0
POWER_RESERVATION_STATION_R_CORE_75,0,0
POWER_RESERVATION_STATION_W_CORE_75,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_75,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_75,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_75,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_75,0,0
POWER_PAYLOAD_RAM_R_CORE_75,0,0
POWER_PAYLOAD_RAM_W_CORE_75,0,0
POWER_EX_ALU_R_CORE_75,0,0
POWER_EX_FPU_R_CORE_75,0,0
POWER_EX_MUL_R_CORE_75,0,0
POWER_EX_SFU_R_CORE_75,0,0
POWER_REORDER_BUF_R_CORE_75,0,0
POWER_REORDER_BUF_W_CORE_75,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_75,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_75,0,0
POWER_FP_RENAME_R_CORE_75,0,0
POWER_FP_RENAME_W_CORE_75,0,0
POWER_LOAD_QUEUE_R_CORE_75,0,0
POWER_LOAD_QUEUE_W_CORE_75,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_75,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_75,0,0
POWER_STORE_QUEUE_R_CORE_75,0,0
POWER_STORE_QUEUE_W_CORE_75,0,0
POWER_STORE_QUEUE_R_TAG_CORE_75,0,0
POWER_STORE_QUEUE_W_TAG_CORE_75,0,0
POWER_DATA_TLB_R_CORE_75,0,0
POWER_DATA_TLB_W_CORE_75,0,0
POWER_DATA_TLB_R_TAG_CORE_75,0,0
POWER_DATA_TLB_W_TAG_CORE_75,0,0
POWER_INT_REGFILE_R_CORE_75,0,0
POWER_INT_REGFILE_W_CORE_75,0,0
POWER_FP_REGFILE_R_CORE_75,0,0
POWER_FP_REGFILE_W_CORE_75,0,0
POWER_GP_REGISTER_R_CORE_75,0,0
POWER_GP_REGISTER_W_CORE_75,0,0
POWER_FP_REGISTER_R_CORE_75,0,0
POWER_FP_REGISTER_W_CORE_75,0,0
POWER_SEGMENT_REGISTER_R_CORE_75,0,0
POWER_SEGMENT_REGISTER_W_CORE_75,0,0
POWER_CONTROL_REGISTER_R_CORE_75,0,0
POWER_CONTROL_REGISTER_W_CORE_75,0,0
POWER_FLAG_REGISTER_R_CORE_75,0,0
POWER_FLAG_REGISTER_W_CORE_75,0,0
POWER_EXEC_BYPASS_CORE_75,0,0
POWER_LOAD_BYPASS_CORE_75,0,0
POWER_PIPELINE_CORE_75,0,0
POWER_DCACHE_MISS_BUF_R_CORE_75,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_75,0,0
POWER_DCACHE_MISS_BUF_W_CORE_75,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_75,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_75,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_75,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_75,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_75,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_75,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_75,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_75,0,0
POWER_DCACHE_WB_BUF_R_CORE_75,0,0
POWER_L2CACHE_WB_BUF_R_CORE_75,0,0
POWER_DCACHE_WB_BUF_W_CORE_75,0,0
POWER_L2CACHE_WB_BUF_W_CORE_75,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_75,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_75,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_75,0,0
POWER_DCACHE_R_CORE_75,0,0
POWER_L2CACHE_R_CORE_75,0,0
POWER_DCACHE_W_CORE_75,0,0
POWER_L2CACHE_W_CORE_75,0,0
POWER_DCACHE_R_TAG_CORE_75,0,0
POWER_L2CACHE_R_TAG_CORE_75,0,0
POWER_CONST_CACHE_R_CORE_75,0,0
POWER_CONST_CACHE_W_CORE_75,0,0
POWER_CONST_CACHE_R_TAG_CORE_75,0,0
POWER_CONST_CACHE_W_TAG_CORE_75,0,0
POWER_TEXTURE_CACHE_R_CORE_75,0,0
POWER_TEXTURE_CACHE_W_CORE_75,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_75,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_75,0,0
POWER_SHARED_MEM_R_CORE_75,0,0
POWER_SHARED_MEM_W_CORE_75,0,0
POWER_SHARED_MEM_R_TAG_CORE_75,0,0
POWER_SHARED_MEM_W_TAG_CORE_75,0,0
POWER_BLOCK_STATES_R_CORE_76,0,0
POWER_BLOCK_STATES_W_CORE_76,0,0
POWER_FETCH_QUEUE_R_CORE_76,0,0
POWER_FETCH_QUEUE_W_CORE_76,0,0
POWER_INST_QUEUE_R_CORE_76,0,0
POWER_INST_QUEUE_W_CORE_76,0,0
POWER_BR_PRED_R_CORE_76,0,0
POWER_BR_PRED_W_CORE_76,0,0
POWER_RAS_R_CORE_76,0,0
POWER_RAS_W_CORE_76,0,0
POWER_ICACHE_R_CORE_76,0,0
POWER_ICACHE_W_CORE_76,0,0
POWER_ICACHE_R_TAG_CORE_76,0,0
POWER_ICACHE_MISS_BUF_R_CORE_76,0,0
POWER_ICACHE_MISS_BUF_W_CORE_76,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_76,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_76,0,0
POWER_ICACHE_TOT_ACC_CORE_76,0,0
POWER_ICACHE_CONF_CORE_76,0,0
POWER_INST_DECODER_R_CORE_76,0,0
POWER_INST_DECODER_W_CORE_76,0,0
POWER_MICRO_OP_SEQ_R_CORE_76,0,0
POWER_MICRO_OP_SEQ_W_CORE_76,0,0
POWER_OPERAND_DECODER_R_CORE_76,0,0
POWER_OPERAND_DECODER_W_CORE_76,0,0
POWER_UOP_QUEUE_R_CORE_76,0,0
POWER_UOP_QUEUE_W_CORE_76,0,0
POWER_REG_RENAMING_TABLE_R_CORE_76,0,0
POWER_REG_RENAMING_TABLE_W_CORE_76,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_76,0,0
POWER_FREELIST_R_CORE_76,0,0
POWER_FREELIST_W_CORE_76,0,0
POWER_RESERVATION_STATION_R_CORE_76,0,0
POWER_RESERVATION_STATION_W_CORE_76,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_76,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_76,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_76,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_76,0,0
POWER_PAYLOAD_RAM_R_CORE_76,0,0
POWER_PAYLOAD_RAM_W_CORE_76,0,0
POWER_EX_ALU_R_CORE_76,0,0
POWER_EX_FPU_R_CORE_76,0,0
POWER_EX_MUL_R_CORE_76,0,0
POWER_EX_SFU_R_CORE_76,0,0
POWER_REORDER_BUF_R_CORE_76,0,0
POWER_REORDER_BUF_W_CORE_76,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_76,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_76,0,0
POWER_FP_RENAME_R_CORE_76,0,0
POWER_FP_RENAME_W_CORE_76,0,0
POWER_LOAD_QUEUE_R_CORE_76,0,0
POWER_LOAD_QUEUE_W_CORE_76,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_76,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_76,0,0
POWER_STORE_QUEUE_R_CORE_76,0,0
POWER_STORE_QUEUE_W_CORE_76,0,0
POWER_STORE_QUEUE_R_TAG_CORE_76,0,0
POWER_STORE_QUEUE_W_TAG_CORE_76,0,0
POWER_DATA_TLB_R_CORE_76,0,0
POWER_DATA_TLB_W_CORE_76,0,0
POWER_DATA_TLB_R_TAG_CORE_76,0,0
POWER_DATA_TLB_W_TAG_CORE_76,0,0
POWER_INT_REGFILE_R_CORE_76,0,0
POWER_INT_REGFILE_W_CORE_76,0,0
POWER_FP_REGFILE_R_CORE_76,0,0
POWER_FP_REGFILE_W_CORE_76,0,0
POWER_GP_REGISTER_R_CORE_76,0,0
POWER_GP_REGISTER_W_CORE_76,0,0
POWER_FP_REGISTER_R_CORE_76,0,0
POWER_FP_REGISTER_W_CORE_76,0,0
POWER_SEGMENT_REGISTER_R_CORE_76,0,0
POWER_SEGMENT_REGISTER_W_CORE_76,0,0
POWER_CONTROL_REGISTER_R_CORE_76,0,0
POWER_CONTROL_REGISTER_W_CORE_76,0,0
POWER_FLAG_REGISTER_R_CORE_76,0,0
POWER_FLAG_REGISTER_W_CORE_76,0,0
POWER_EXEC_BYPASS_CORE_76,0,0
POWER_LOAD_BYPASS_CORE_76,0,0
POWER_PIPELINE_CORE_76,0,0
POWER_DCACHE_MISS_BUF_R_CORE_76,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_76,0,0
POWER_DCACHE_MISS_BUF_W_CORE_76,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_76,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_76,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_76,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_76,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_76,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_76,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_76,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_76,0,0
POWER_DCACHE_WB_BUF_R_CORE_76,0,0
POWER_L2CACHE_WB_BUF_R_CORE_76,0,0
POWER_DCACHE_WB_BUF_W_CORE_76,0,0
POWER_L2CACHE_WB_BUF_W_CORE_76,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_76,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_76,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_76,0,0
POWER_DCACHE_R_CORE_76,0,0
POWER_L2CACHE_R_CORE_76,0,0
POWER_DCACHE_W_CORE_76,0,0
POWER_L2CACHE_W_CORE_76,0,0
POWER_DCACHE_R_TAG_CORE_76,0,0
POWER_L2CACHE_R_TAG_CORE_76,0,0
POWER_CONST_CACHE_R_CORE_76,0,0
POWER_CONST_CACHE_W_CORE_76,0,0
POWER_CONST_CACHE_R_TAG_CORE_76,0,0
POWER_CONST_CACHE_W_TAG_CORE_76,0,0
POWER_TEXTURE_CACHE_R_CORE_76,0,0
POWER_TEXTURE_CACHE_W_CORE_76,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_76,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_76,0,0
POWER_SHARED_MEM_R_CORE_76,0,0
POWER_SHARED_MEM_W_CORE_76,0,0
POWER_SHARED_MEM_R_TAG_CORE_76,0,0
POWER_SHARED_MEM_W_TAG_CORE_76,0,0
POWER_BLOCK_STATES_R_CORE_77,0,0
POWER_BLOCK_STATES_W_CORE_77,0,0
POWER_FETCH_QUEUE_R_CORE_77,0,0
POWER_FETCH_QUEUE_W_CORE_77,0,0
POWER_INST_QUEUE_R_CORE_77,0,0
POWER_INST_QUEUE_W_CORE_77,0,0
POWER_BR_PRED_R_CORE_77,0,0
POWER_BR_PRED_W_CORE_77,0,0
POWER_RAS_R_CORE_77,0,0
POWER_RAS_W_CORE_77,0,0
POWER_ICACHE_R_CORE_77,0,0
POWER_ICACHE_W_CORE_77,0,0
POWER_ICACHE_R_TAG_CORE_77,0,0
POWER_ICACHE_MISS_BUF_R_CORE_77,0,0
POWER_ICACHE_MISS_BUF_W_CORE_77,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_77,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_77,0,0
POWER_ICACHE_TOT_ACC_CORE_77,0,0
POWER_ICACHE_CONF_CORE_77,0,0
POWER_INST_DECODER_R_CORE_77,0,0
POWER_INST_DECODER_W_CORE_77,0,0
POWER_MICRO_OP_SEQ_R_CORE_77,0,0
POWER_MICRO_OP_SEQ_W_CORE_77,0,0
POWER_OPERAND_DECODER_R_CORE_77,0,0
POWER_OPERAND_DECODER_W_CORE_77,0,0
POWER_UOP_QUEUE_R_CORE_77,0,0
POWER_UOP_QUEUE_W_CORE_77,0,0
POWER_REG_RENAMING_TABLE_R_CORE_77,0,0
POWER_REG_RENAMING_TABLE_W_CORE_77,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_77,0,0
POWER_FREELIST_R_CORE_77,0,0
POWER_FREELIST_W_CORE_77,0,0
POWER_RESERVATION_STATION_R_CORE_77,0,0
POWER_RESERVATION_STATION_W_CORE_77,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_77,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_77,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_77,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_77,0,0
POWER_PAYLOAD_RAM_R_CORE_77,0,0
POWER_PAYLOAD_RAM_W_CORE_77,0,0
POWER_EX_ALU_R_CORE_77,0,0
POWER_EX_FPU_R_CORE_77,0,0
POWER_EX_MUL_R_CORE_77,0,0
POWER_EX_SFU_R_CORE_77,0,0
POWER_REORDER_BUF_R_CORE_77,0,0
POWER_REORDER_BUF_W_CORE_77,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_77,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_77,0,0
POWER_FP_RENAME_R_CORE_77,0,0
POWER_FP_RENAME_W_CORE_77,0,0
POWER_LOAD_QUEUE_R_CORE_77,0,0
POWER_LOAD_QUEUE_W_CORE_77,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_77,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_77,0,0
POWER_STORE_QUEUE_R_CORE_77,0,0
POWER_STORE_QUEUE_W_CORE_77,0,0
POWER_STORE_QUEUE_R_TAG_CORE_77,0,0
POWER_STORE_QUEUE_W_TAG_CORE_77,0,0
POWER_DATA_TLB_R_CORE_77,0,0
POWER_DATA_TLB_W_CORE_77,0,0
POWER_DATA_TLB_R_TAG_CORE_77,0,0
POWER_DATA_TLB_W_TAG_CORE_77,0,0
POWER_INT_REGFILE_R_CORE_77,0,0
POWER_INT_REGFILE_W_CORE_77,0,0
POWER_FP_REGFILE_R_CORE_77,0,0
POWER_FP_REGFILE_W_CORE_77,0,0
POWER_GP_REGISTER_R_CORE_77,0,0
POWER_GP_REGISTER_W_CORE_77,0,0
POWER_FP_REGISTER_R_CORE_77,0,0
POWER_FP_REGISTER_W_CORE_77,0,0
POWER_SEGMENT_REGISTER_R_CORE_77,0,0
POWER_SEGMENT_REGISTER_W_CORE_77,0,0
POWER_CONTROL_REGISTER_R_CORE_77,0,0
POWER_CONTROL_REGISTER_W_CORE_77,0,0
POWER_FLAG_REGISTER_R_CORE_77,0,0
POWER_FLAG_REGISTER_W_CORE_77,0,0
POWER_EXEC_BYPASS_CORE_77,0,0
POWER_LOAD_BYPASS_CORE_77,0,0
POWER_PIPELINE_CORE_77,0,0
POWER_DCACHE_MISS_BUF_R_CORE_77,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_77,0,0
POWER_DCACHE_MISS_BUF_W_CORE_77,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_77,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_77,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_77,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_77,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_77,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_77,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_77,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_77,0,0
POWER_DCACHE_WB_BUF_R_CORE_77,0,0
POWER_L2CACHE_WB_BUF_R_CORE_77,0,0
POWER_DCACHE_WB_BUF_W_CORE_77,0,0
POWER_L2CACHE_WB_BUF_W_CORE_77,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_77,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_77,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_77,0,0
POWER_DCACHE_R_CORE_77,0,0
POWER_L2CACHE_R_CORE_77,0,0
POWER_DCACHE_W_CORE_77,0,0
POWER_L2CACHE_W_CORE_77,0,0
POWER_DCACHE_R_TAG_CORE_77,0,0
POWER_L2CACHE_R_TAG_CORE_77,0,0
POWER_CONST_CACHE_R_CORE_77,0,0
POWER_CONST_CACHE_W_CORE_77,0,0
POWER_CONST_CACHE_R_TAG_CORE_77,0,0
POWER_CONST_CACHE_W_TAG_CORE_77,0,0
POWER_TEXTURE_CACHE_R_CORE_77,0,0
POWER_TEXTURE_CACHE_W_CORE_77,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_77,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_77,0,0
POWER_SHARED_MEM_R_CORE_77,0,0
POWER_SHARED_MEM_W_CORE_77,0,0
POWER_SHARED_MEM_R_TAG_CORE_77,0,0
POWER_SHARED_MEM_W_TAG_CORE_77,0,0
POWER_BLOCK_STATES_R_CORE_78,0,0
POWER_BLOCK_STATES_W_CORE_78,0,0
POWER_FETCH_QUEUE_R_CORE_78,0,0
POWER_FETCH_QUEUE_W_CORE_78,0,0
POWER_INST_QUEUE_R_CORE_78,0,0
POWER_INST_QUEUE_W_CORE_78,0,0
POWER_BR_PRED_R_CORE_78,0,0
POWER_BR_PRED_W_CORE_78,0,0
POWER_RAS_R_CORE_78,0,0
POWER_RAS_W_CORE_78,0,0
POWER_ICACHE_R_CORE_78,0,0
POWER_ICACHE_W_CORE_78,0,0
POWER_ICACHE_R_TAG_CORE_78,0,0
POWER_ICACHE_MISS_BUF_R_CORE_78,0,0
POWER_ICACHE_MISS_BUF_W_CORE_78,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_78,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_78,0,0
POWER_ICACHE_TOT_ACC_CORE_78,0,0
POWER_ICACHE_CONF_CORE_78,0,0
POWER_INST_DECODER_R_CORE_78,0,0
POWER_INST_DECODER_W_CORE_78,0,0
POWER_MICRO_OP_SEQ_R_CORE_78,0,0
POWER_MICRO_OP_SEQ_W_CORE_78,0,0
POWER_OPERAND_DECODER_R_CORE_78,0,0
POWER_OPERAND_DECODER_W_CORE_78,0,0
POWER_UOP_QUEUE_R_CORE_78,0,0
POWER_UOP_QUEUE_W_CORE_78,0,0
POWER_REG_RENAMING_TABLE_R_CORE_78,0,0
POWER_REG_RENAMING_TABLE_W_CORE_78,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_78,0,0
POWER_FREELIST_R_CORE_78,0,0
POWER_FREELIST_W_CORE_78,0,0
POWER_RESERVATION_STATION_R_CORE_78,0,0
POWER_RESERVATION_STATION_W_CORE_78,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_78,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_78,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_78,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_78,0,0
POWER_PAYLOAD_RAM_R_CORE_78,0,0
POWER_PAYLOAD_RAM_W_CORE_78,0,0
POWER_EX_ALU_R_CORE_78,0,0
POWER_EX_FPU_R_CORE_78,0,0
POWER_EX_MUL_R_CORE_78,0,0
POWER_EX_SFU_R_CORE_78,0,0
POWER_REORDER_BUF_R_CORE_78,0,0
POWER_REORDER_BUF_W_CORE_78,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_78,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_78,0,0
POWER_FP_RENAME_R_CORE_78,0,0
POWER_FP_RENAME_W_CORE_78,0,0
POWER_LOAD_QUEUE_R_CORE_78,0,0
POWER_LOAD_QUEUE_W_CORE_78,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_78,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_78,0,0
POWER_STORE_QUEUE_R_CORE_78,0,0
POWER_STORE_QUEUE_W_CORE_78,0,0
POWER_STORE_QUEUE_R_TAG_CORE_78,0,0
POWER_STORE_QUEUE_W_TAG_CORE_78,0,0
POWER_DATA_TLB_R_CORE_78,0,0
POWER_DATA_TLB_W_CORE_78,0,0
POWER_DATA_TLB_R_TAG_CORE_78,0,0
POWER_DATA_TLB_W_TAG_CORE_78,0,0
POWER_INT_REGFILE_R_CORE_78,0,0
POWER_INT_REGFILE_W_CORE_78,0,0
POWER_FP_REGFILE_R_CORE_78,0,0
POWER_FP_REGFILE_W_CORE_78,0,0
POWER_GP_REGISTER_R_CORE_78,0,0
POWER_GP_REGISTER_W_CORE_78,0,0
POWER_FP_REGISTER_R_CORE_78,0,0
POWER_FP_REGISTER_W_CORE_78,0,0
POWER_SEGMENT_REGISTER_R_CORE_78,0,0
POWER_SEGMENT_REGISTER_W_CORE_78,0,0
POWER_CONTROL_REGISTER_R_CORE_78,0,0
POWER_CONTROL_REGISTER_W_CORE_78,0,0
POWER_FLAG_REGISTER_R_CORE_78,0,0
POWER_FLAG_REGISTER_W_CORE_78,0,0
POWER_EXEC_BYPASS_CORE_78,0,0
POWER_LOAD_BYPASS_CORE_78,0,0
POWER_PIPELINE_CORE_78,0,0
POWER_DCACHE_MISS_BUF_R_CORE_78,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_78,0,0
POWER_DCACHE_MISS_BUF_W_CORE_78,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_78,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_78,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_78,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_78,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_78,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_78,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_78,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_78,0,0
POWER_DCACHE_WB_BUF_R_CORE_78,0,0
POWER_L2CACHE_WB_BUF_R_CORE_78,0,0
POWER_DCACHE_WB_BUF_W_CORE_78,0,0
POWER_L2CACHE_WB_BUF_W_CORE_78,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_78,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_78,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_78,0,0
POWER_DCACHE_R_CORE_78,0,0
POWER_L2CACHE_R_CORE_78,0,0
POWER_DCACHE_W_CORE_78,0,0
POWER_L2CACHE_W_CORE_78,0,0
POWER_DCACHE_R_TAG_CORE_78,0,0
POWER_L2CACHE_R_TAG_CORE_78,0,0
POWER_CONST_CACHE_R_CORE_78,0,0
POWER_CONST_CACHE_W_CORE_78,0,0
POWER_CONST_CACHE_R_TAG_CORE_78,0,0
POWER_CONST_CACHE_W_TAG_CORE_78,0,0
POWER_TEXTURE_CACHE_R_CORE_78,0,0
POWER_TEXTURE_CACHE_W_CORE_78,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_78,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_78,0,0
POWER_SHARED_MEM_R_CORE_78,0,0
POWER_SHARED_MEM_W_CORE_78,0,0
POWER_SHARED_MEM_R_TAG_CORE_78,0,0
POWER_SHARED_MEM_W_TAG_CORE_78,0,0
POWER_BLOCK_STATES_R_CORE_79,0,0
POWER_BLOCK_STATES_W_CORE_79,0,0
POWER_FETCH_QUEUE_R_CORE_79,0,0
POWER_FETCH_QUEUE_W_CORE_79,0,0
POWER_INST_QUEUE_R_CORE_79,0,0
POWER_INST_QUEUE_W_CORE_79,0,0
POWER_BR_PRED_R_CORE_79,0,0
POWER_BR_PRED_W_CORE_79,0,0
POWER_RAS_R_CORE_79,0,0
POWER_RAS_W_CORE_79,0,0
POWER_ICACHE_R_CORE_79,0,0
POWER_ICACHE_W_CORE_79,0,0
POWER_ICACHE_R_TAG_CORE_79,0,0
POWER_ICACHE_MISS_BUF_R_CORE_79,0,0
POWER_ICACHE_MISS_BUF_W_CORE_79,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_79,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_79,0,0
POWER_ICACHE_TOT_ACC_CORE_79,0,0
POWER_ICACHE_CONF_CORE_79,0,0
POWER_INST_DECODER_R_CORE_79,0,0
POWER_INST_DECODER_W_CORE_79,0,0
POWER_MICRO_OP_SEQ_R_CORE_79,0,0
POWER_MICRO_OP_SEQ_W_CORE_79,0,0
POWER_OPERAND_DECODER_R_CORE_79,0,0
POWER_OPERAND_DECODER_W_CORE_79,0,0
POWER_UOP_QUEUE_R_CORE_79,0,0
POWER_UOP_QUEUE_W_CORE_79,0,0
POWER_REG_RENAMING_TABLE_R_CORE_79,0,0
POWER_REG_RENAMING_TABLE_W_CORE_79,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_79,0,0
POWER_FREELIST_R_CORE_79,0,0
POWER_FREELIST_W_CORE_79,0,0
POWER_RESERVATION_STATION_R_CORE_79,0,0
POWER_RESERVATION_STATION_W_CORE_79,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_79,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_79,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_79,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_79,0,0
POWER_PAYLOAD_RAM_R_CORE_79,0,0
POWER_PAYLOAD_RAM_W_CORE_79,0,0
POWER_EX_ALU_R_CORE_79,0,0
POWER_EX_FPU_R_CORE_79,0,0
POWER_EX_MUL_R_CORE_79,0,0
POWER_EX_SFU_R_CORE_79,0,0
POWER_REORDER_BUF_R_CORE_79,0,0
POWER_REORDER_BUF_W_CORE_79,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_79,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_79,0,0
POWER_FP_RENAME_R_CORE_79,0,0
POWER_FP_RENAME_W_CORE_79,0,0
POWER_LOAD_QUEUE_R_CORE_79,0,0
POWER_LOAD_QUEUE_W_CORE_79,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_79,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_79,0,0
POWER_STORE_QUEUE_R_CORE_79,0,0
POWER_STORE_QUEUE_W_CORE_79,0,0
POWER_STORE_QUEUE_R_TAG_CORE_79,0,0
POWER_STORE_QUEUE_W_TAG_CORE_79,0,0
POWER_DATA_TLB_R_CORE_79,0,0
POWER_DATA_TLB_W_CORE_79,0,0
POWER_DATA_TLB_R_TAG_CORE_79,0,0
POWER_DATA_TLB_W_TAG_CORE_79,0,0
POWER_INT_REGFILE_R_CORE_79,0,0
POWER_INT_REGFILE_W_CORE_79,0,0
POWER_FP_REGFILE_R_CORE_79,0,0
POWER_FP_REGFILE_W_CORE_79,0,0
POWER_GP_REGISTER_R_CORE_79,0,0
POWER_GP_REGISTER_W_CORE_79,0,0
POWER_FP_REGISTER_R_CORE_79,0,0
POWER_FP_REGISTER_W_CORE_79,0,0
POWER_SEGMENT_REGISTER_R_CORE_79,0,0
POWER_SEGMENT_REGISTER_W_CORE_79,0,0
POWER_CONTROL_REGISTER_R_CORE_79,0,0
POWER_CONTROL_REGISTER_W_CORE_79,0,0
POWER_FLAG_REGISTER_R_CORE_79,0,0
POWER_FLAG_REGISTER_W_CORE_79,0,0
POWER_EXEC_BYPASS_CORE_79,0,0
POWER_LOAD_BYPASS_CORE_79,0,0
POWER_PIPELINE_CORE_79,0,0
POWER_DCACHE_MISS_BUF_R_CORE_79,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_79,0,0
POWER_DCACHE_MISS_BUF_W_CORE_79,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_79,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_79,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_79,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_79,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_79,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_79,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_79,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_79,0,0
POWER_DCACHE_WB_BUF_R_CORE_79,0,0
POWER_L2CACHE_WB_BUF_R_CORE_79,0,0
POWER_DCACHE_WB_BUF_W_CORE_79,0,0
POWER_L2CACHE_WB_BUF_W_CORE_79,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_79,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_79,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_79,0,0
POWER_DCACHE_R_CORE_79,0,0
POWER_L2CACHE_R_CORE_79,0,0
POWER_DCACHE_W_CORE_79,0,0
POWER_L2CACHE_W_CORE_79,0,0
POWER_DCACHE_R_TAG_CORE_79,0,0
POWER_L2CACHE_R_TAG_CORE_79,0,0
POWER_CONST_CACHE_R_CORE_79,0,0
POWER_CONST_CACHE_W_CORE_79,0,0
POWER_CONST_CACHE_R_TAG_CORE_79,0,0
POWER_CONST_CACHE_W_TAG_CORE_79,0,0
POWER_TEXTURE_CACHE_R_CORE_79,0,0
POWER_TEXTURE_CACHE_W_CORE_79,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_79,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_79,0,0
POWER_SHARED_MEM_R_CORE_79,0,0
POWER_SHARED_MEM_W_CORE_79,0,0
POWER_SHARED_MEM_R_TAG_CORE_79,0,0
POWER_SHARED_MEM_W_TAG_CORE_79,0,0
POWER_BLOCK_STATES_R_CORE_80,0,0
POWER_BLOCK_STATES_W_CORE_80,0,0
POWER_FETCH_QUEUE_R_CORE_80,0,0
POWER_FETCH_QUEUE_W_CORE_80,0,0
POWER_INST_QUEUE_R_CORE_80,0,0
POWER_INST_QUEUE_W_CORE_80,0,0
POWER_BR_PRED_R_CORE_80,0,0
POWER_BR_PRED_W_CORE_80,0,0
POWER_RAS_R_CORE_80,0,0
POWER_RAS_W_CORE_80,0,0
POWER_ICACHE_R_CORE_80,0,0
POWER_ICACHE_W_CORE_80,0,0
POWER_ICACHE_R_TAG_CORE_80,0,0
POWER_ICACHE_MISS_BUF_R_CORE_80,0,0
POWER_ICACHE_MISS_BUF_W_CORE_80,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_80,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_80,0,0
POWER_ICACHE_TOT_ACC_CORE_80,0,0
POWER_ICACHE_CONF_CORE_80,0,0
POWER_INST_DECODER_R_CORE_80,0,0
POWER_INST_DECODER_W_CORE_80,0,0
POWER_MICRO_OP_SEQ_R_CORE_80,0,0
POWER_MICRO_OP_SEQ_W_CORE_80,0,0
POWER_OPERAND_DECODER_R_CORE_80,0,0
POWER_OPERAND_DECODER_W_CORE_80,0,0
POWER_UOP_QUEUE_R_CORE_80,0,0
POWER_UOP_QUEUE_W_CORE_80,0,0
POWER_REG_RENAMING_TABLE_R_CORE_80,0,0
POWER_REG_RENAMING_TABLE_W_CORE_80,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_80,0,0
POWER_FREELIST_R_CORE_80,0,0
POWER_FREELIST_W_CORE_80,0,0
POWER_RESERVATION_STATION_R_CORE_80,0,0
POWER_RESERVATION_STATION_W_CORE_80,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_80,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_80,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_80,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_80,0,0
POWER_PAYLOAD_RAM_R_CORE_80,0,0
POWER_PAYLOAD_RAM_W_CORE_80,0,0
POWER_EX_ALU_R_CORE_80,0,0
POWER_EX_FPU_R_CORE_80,0,0
POWER_EX_MUL_R_CORE_80,0,0
POWER_EX_SFU_R_CORE_80,0,0
POWER_REORDER_BUF_R_CORE_80,0,0
POWER_REORDER_BUF_W_CORE_80,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_80,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_80,0,0
POWER_FP_RENAME_R_CORE_80,0,0
POWER_FP_RENAME_W_CORE_80,0,0
POWER_LOAD_QUEUE_R_CORE_80,0,0
POWER_LOAD_QUEUE_W_CORE_80,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_80,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_80,0,0
POWER_STORE_QUEUE_R_CORE_80,0,0
POWER_STORE_QUEUE_W_CORE_80,0,0
POWER_STORE_QUEUE_R_TAG_CORE_80,0,0
POWER_STORE_QUEUE_W_TAG_CORE_80,0,0
POWER_DATA_TLB_R_CORE_80,0,0
POWER_DATA_TLB_W_CORE_80,0,0
POWER_DATA_TLB_R_TAG_CORE_80,0,0
POWER_DATA_TLB_W_TAG_CORE_80,0,0
POWER_INT_REGFILE_R_CORE_80,0,0
POWER_INT_REGFILE_W_CORE_80,0,0
POWER_FP_REGFILE_R_CORE_80,0,0
POWER_FP_REGFILE_W_CORE_80,0,0
POWER_GP_REGISTER_R_CORE_80,0,0
POWER_GP_REGISTER_W_CORE_80,0,0
POWER_FP_REGISTER_R_CORE_80,0,0
POWER_FP_REGISTER_W_CORE_80,0,0
POWER_SEGMENT_REGISTER_R_CORE_80,0,0
POWER_SEGMENT_REGISTER_W_CORE_80,0,0
POWER_CONTROL_REGISTER_R_CORE_80,0,0
POWER_CONTROL_REGISTER_W_CORE_80,0,0
POWER_FLAG_REGISTER_R_CORE_80,0,0
POWER_FLAG_REGISTER_W_CORE_80,0,0
POWER_EXEC_BYPASS_CORE_80,0,0
POWER_LOAD_BYPASS_CORE_80,0,0
POWER_PIPELINE_CORE_80,0,0
POWER_DCACHE_MISS_BUF_R_CORE_80,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_80,0,0
POWER_DCACHE_MISS_BUF_W_CORE_80,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_80,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_80,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_80,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_80,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_80,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_80,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_80,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_80,0,0
POWER_DCACHE_WB_BUF_R_CORE_80,0,0
POWER_L2CACHE_WB_BUF_R_CORE_80,0,0
POWER_DCACHE_WB_BUF_W_CORE_80,0,0
POWER_L2CACHE_WB_BUF_W_CORE_80,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_80,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_80,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_80,0,0
POWER_DCACHE_R_CORE_80,0,0
POWER_L2CACHE_R_CORE_80,0,0
POWER_DCACHE_W_CORE_80,0,0
POWER_L2CACHE_W_CORE_80,0,0
POWER_DCACHE_R_TAG_CORE_80,0,0
POWER_L2CACHE_R_TAG_CORE_80,0,0
POWER_CONST_CACHE_R_CORE_80,0,0
POWER_CONST_CACHE_W_CORE_80,0,0
POWER_CONST_CACHE_R_TAG_CORE_80,0,0
POWER_CONST_CACHE_W_TAG_CORE_80,0,0
POWER_TEXTURE_CACHE_R_CORE_80,0,0
POWER_TEXTURE_CACHE_W_CORE_80,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_80,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_80,0,0
POWER_SHARED_MEM_R_CORE_80,0,0
POWER_SHARED_MEM_W_CORE_80,0,0
POWER_SHARED_MEM_R_TAG_CORE_80,0,0
POWER_SHARED_MEM_W_TAG_CORE_80,0,0
POWER_BLOCK_STATES_R_CORE_81,0,0
POWER_BLOCK_STATES_W_CORE_81,0,0
POWER_FETCH_QUEUE_R_CORE_81,0,0
POWER_FETCH_QUEUE_W_CORE_81,0,0
POWER_INST_QUEUE_R_CORE_81,0,0
POWER_INST_QUEUE_W_CORE_81,0,0
POWER_BR_PRED_R_CORE_81,0,0
POWER_BR_PRED_W_CORE_81,0,0
POWER_RAS_R_CORE_81,0,0
POWER_RAS_W_CORE_81,0,0
POWER_ICACHE_R_CORE_81,0,0
POWER_ICACHE_W_CORE_81,0,0
POWER_ICACHE_R_TAG_CORE_81,0,0
POWER_ICACHE_MISS_BUF_R_CORE_81,0,0
POWER_ICACHE_MISS_BUF_W_CORE_81,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_81,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_81,0,0
POWER_ICACHE_TOT_ACC_CORE_81,0,0
POWER_ICACHE_CONF_CORE_81,0,0
POWER_INST_DECODER_R_CORE_81,0,0
POWER_INST_DECODER_W_CORE_81,0,0
POWER_MICRO_OP_SEQ_R_CORE_81,0,0
POWER_MICRO_OP_SEQ_W_CORE_81,0,0
POWER_OPERAND_DECODER_R_CORE_81,0,0
POWER_OPERAND_DECODER_W_CORE_81,0,0
POWER_UOP_QUEUE_R_CORE_81,0,0
POWER_UOP_QUEUE_W_CORE_81,0,0
POWER_REG_RENAMING_TABLE_R_CORE_81,0,0
POWER_REG_RENAMING_TABLE_W_CORE_81,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_81,0,0
POWER_FREELIST_R_CORE_81,0,0
POWER_FREELIST_W_CORE_81,0,0
POWER_RESERVATION_STATION_R_CORE_81,0,0
POWER_RESERVATION_STATION_W_CORE_81,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_81,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_81,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_81,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_81,0,0
POWER_PAYLOAD_RAM_R_CORE_81,0,0
POWER_PAYLOAD_RAM_W_CORE_81,0,0
POWER_EX_ALU_R_CORE_81,0,0
POWER_EX_FPU_R_CORE_81,0,0
POWER_EX_MUL_R_CORE_81,0,0
POWER_EX_SFU_R_CORE_81,0,0
POWER_REORDER_BUF_R_CORE_81,0,0
POWER_REORDER_BUF_W_CORE_81,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_81,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_81,0,0
POWER_FP_RENAME_R_CORE_81,0,0
POWER_FP_RENAME_W_CORE_81,0,0
POWER_LOAD_QUEUE_R_CORE_81,0,0
POWER_LOAD_QUEUE_W_CORE_81,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_81,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_81,0,0
POWER_STORE_QUEUE_R_CORE_81,0,0
POWER_STORE_QUEUE_W_CORE_81,0,0
POWER_STORE_QUEUE_R_TAG_CORE_81,0,0
POWER_STORE_QUEUE_W_TAG_CORE_81,0,0
POWER_DATA_TLB_R_CORE_81,0,0
POWER_DATA_TLB_W_CORE_81,0,0
POWER_DATA_TLB_R_TAG_CORE_81,0,0
POWER_DATA_TLB_W_TAG_CORE_81,0,0
POWER_INT_REGFILE_R_CORE_81,0,0
POWER_INT_REGFILE_W_CORE_81,0,0
POWER_FP_REGFILE_R_CORE_81,0,0
POWER_FP_REGFILE_W_CORE_81,0,0
POWER_GP_REGISTER_R_CORE_81,0,0
POWER_GP_REGISTER_W_CORE_81,0,0
POWER_FP_REGISTER_R_CORE_81,0,0
POWER_FP_REGISTER_W_CORE_81,0,0
POWER_SEGMENT_REGISTER_R_CORE_81,0,0
POWER_SEGMENT_REGISTER_W_CORE_81,0,0
POWER_CONTROL_REGISTER_R_CORE_81,0,0
POWER_CONTROL_REGISTER_W_CORE_81,0,0
POWER_FLAG_REGISTER_R_CORE_81,0,0
POWER_FLAG_REGISTER_W_CORE_81,0,0
POWER_EXEC_BYPASS_CORE_81,0,0
POWER_LOAD_BYPASS_CORE_81,0,0
POWER_PIPELINE_CORE_81,0,0
POWER_DCACHE_MISS_BUF_R_CORE_81,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_81,0,0
POWER_DCACHE_MISS_BUF_W_CORE_81,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_81,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_81,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_81,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_81,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_81,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_81,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_81,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_81,0,0
POWER_DCACHE_WB_BUF_R_CORE_81,0,0
POWER_L2CACHE_WB_BUF_R_CORE_81,0,0
POWER_DCACHE_WB_BUF_W_CORE_81,0,0
POWER_L2CACHE_WB_BUF_W_CORE_81,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_81,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_81,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_81,0,0
POWER_DCACHE_R_CORE_81,0,0
POWER_L2CACHE_R_CORE_81,0,0
POWER_DCACHE_W_CORE_81,0,0
POWER_L2CACHE_W_CORE_81,0,0
POWER_DCACHE_R_TAG_CORE_81,0,0
POWER_L2CACHE_R_TAG_CORE_81,0,0
POWER_CONST_CACHE_R_CORE_81,0,0
POWER_CONST_CACHE_W_CORE_81,0,0
POWER_CONST_CACHE_R_TAG_CORE_81,0,0
POWER_CONST_CACHE_W_TAG_CORE_81,0,0
POWER_TEXTURE_CACHE_R_CORE_81,0,0
POWER_TEXTURE_CACHE_W_CORE_81,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_81,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_81,0,0
POWER_SHARED_MEM_R_CORE_81,0,0
POWER_SHARED_MEM_W_CORE_81,0,0
POWER_SHARED_MEM_R_TAG_CORE_81,0,0
POWER_SHARED_MEM_W_TAG_CORE_81,0,0
POWER_BLOCK_STATES_R_CORE_82,0,0
POWER_BLOCK_STATES_W_CORE_82,0,0
POWER_FETCH_QUEUE_R_CORE_82,0,0
POWER_FETCH_QUEUE_W_CORE_82,0,0
POWER_INST_QUEUE_R_CORE_82,0,0
POWER_INST_QUEUE_W_CORE_82,0,0
POWER_BR_PRED_R_CORE_82,0,0
POWER_BR_PRED_W_CORE_82,0,0
POWER_RAS_R_CORE_82,0,0
POWER_RAS_W_CORE_82,0,0
POWER_ICACHE_R_CORE_82,0,0
POWER_ICACHE_W_CORE_82,0,0
POWER_ICACHE_R_TAG_CORE_82,0,0
POWER_ICACHE_MISS_BUF_R_CORE_82,0,0
POWER_ICACHE_MISS_BUF_W_CORE_82,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_82,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_82,0,0
POWER_ICACHE_TOT_ACC_CORE_82,0,0
POWER_ICACHE_CONF_CORE_82,0,0
POWER_INST_DECODER_R_CORE_82,0,0
POWER_INST_DECODER_W_CORE_82,0,0
POWER_MICRO_OP_SEQ_R_CORE_82,0,0
POWER_MICRO_OP_SEQ_W_CORE_82,0,0
POWER_OPERAND_DECODER_R_CORE_82,0,0
POWER_OPERAND_DECODER_W_CORE_82,0,0
POWER_UOP_QUEUE_R_CORE_82,0,0
POWER_UOP_QUEUE_W_CORE_82,0,0
POWER_REG_RENAMING_TABLE_R_CORE_82,0,0
POWER_REG_RENAMING_TABLE_W_CORE_82,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_82,0,0
POWER_FREELIST_R_CORE_82,0,0
POWER_FREELIST_W_CORE_82,0,0
POWER_RESERVATION_STATION_R_CORE_82,0,0
POWER_RESERVATION_STATION_W_CORE_82,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_82,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_82,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_82,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_82,0,0
POWER_PAYLOAD_RAM_R_CORE_82,0,0
POWER_PAYLOAD_RAM_W_CORE_82,0,0
POWER_EX_ALU_R_CORE_82,0,0
POWER_EX_FPU_R_CORE_82,0,0
POWER_EX_MUL_R_CORE_82,0,0
POWER_EX_SFU_R_CORE_82,0,0
POWER_REORDER_BUF_R_CORE_82,0,0
POWER_REORDER_BUF_W_CORE_82,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_82,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_82,0,0
POWER_FP_RENAME_R_CORE_82,0,0
POWER_FP_RENAME_W_CORE_82,0,0
POWER_LOAD_QUEUE_R_CORE_82,0,0
POWER_LOAD_QUEUE_W_CORE_82,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_82,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_82,0,0
POWER_STORE_QUEUE_R_CORE_82,0,0
POWER_STORE_QUEUE_W_CORE_82,0,0
POWER_STORE_QUEUE_R_TAG_CORE_82,0,0
POWER_STORE_QUEUE_W_TAG_CORE_82,0,0
POWER_DATA_TLB_R_CORE_82,0,0
POWER_DATA_TLB_W_CORE_82,0,0
POWER_DATA_TLB_R_TAG_CORE_82,0,0
POWER_DATA_TLB_W_TAG_CORE_82,0,0
POWER_INT_REGFILE_R_CORE_82,0,0
POWER_INT_REGFILE_W_CORE_82,0,0
POWER_FP_REGFILE_R_CORE_82,0,0
POWER_FP_REGFILE_W_CORE_82,0,0
POWER_GP_REGISTER_R_CORE_82,0,0
POWER_GP_REGISTER_W_CORE_82,0,0
POWER_FP_REGISTER_R_CORE_82,0,0
POWER_FP_REGISTER_W_CORE_82,0,0
POWER_SEGMENT_REGISTER_R_CORE_82,0,0
POWER_SEGMENT_REGISTER_W_CORE_82,0,0
POWER_CONTROL_REGISTER_R_CORE_82,0,0
POWER_CONTROL_REGISTER_W_CORE_82,0,0
POWER_FLAG_REGISTER_R_CORE_82,0,0
POWER_FLAG_REGISTER_W_CORE_82,0,0
POWER_EXEC_BYPASS_CORE_82,0,0
POWER_LOAD_BYPASS_CORE_82,0,0
POWER_PIPELINE_CORE_82,0,0
POWER_DCACHE_MISS_BUF_R_CORE_82,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_82,0,0
POWER_DCACHE_MISS_BUF_W_CORE_82,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_82,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_82,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_82,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_82,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_82,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_82,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_82,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_82,0,0
POWER_DCACHE_WB_BUF_R_CORE_82,0,0
POWER_L2CACHE_WB_BUF_R_CORE_82,0,0
POWER_DCACHE_WB_BUF_W_CORE_82,0,0
POWER_L2CACHE_WB_BUF_W_CORE_82,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_82,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_82,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_82,0,0
POWER_DCACHE_R_CORE_82,0,0
POWER_L2CACHE_R_CORE_82,0,0
POWER_DCACHE_W_CORE_82,0,0
POWER_L2CACHE_W_CORE_82,0,0
POWER_DCACHE_R_TAG_CORE_82,0,0
POWER_L2CACHE_R_TAG_CORE_82,0,0
POWER_CONST_CACHE_R_CORE_82,0,0
POWER_CONST_CACHE_W_CORE_82,0,0
POWER_CONST_CACHE_R_TAG_CORE_82,0,0
POWER_CONST_CACHE_W_TAG_CORE_82,0,0
POWER_TEXTURE_CACHE_R_CORE_82,0,0
POWER_TEXTURE_CACHE_W_CORE_82,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_82,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_82,0,0
POWER_SHARED_MEM_R_CORE_82,0,0
POWER_SHARED_MEM_W_CORE_82,0,0
POWER_SHARED_MEM_R_TAG_CORE_82,0,0
POWER_SHARED_MEM_W_TAG_CORE_82,0,0
POWER_BLOCK_STATES_R_CORE_83,0,0
POWER_BLOCK_STATES_W_CORE_83,0,0
POWER_FETCH_QUEUE_R_CORE_83,0,0
POWER_FETCH_QUEUE_W_CORE_83,0,0
POWER_INST_QUEUE_R_CORE_83,0,0
POWER_INST_QUEUE_W_CORE_83,0,0
POWER_BR_PRED_R_CORE_83,0,0
POWER_BR_PRED_W_CORE_83,0,0
POWER_RAS_R_CORE_83,0,0
POWER_RAS_W_CORE_83,0,0
POWER_ICACHE_R_CORE_83,0,0
POWER_ICACHE_W_CORE_83,0,0
POWER_ICACHE_R_TAG_CORE_83,0,0
POWER_ICACHE_MISS_BUF_R_CORE_83,0,0
POWER_ICACHE_MISS_BUF_W_CORE_83,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_83,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_83,0,0
POWER_ICACHE_TOT_ACC_CORE_83,0,0
POWER_ICACHE_CONF_CORE_83,0,0
POWER_INST_DECODER_R_CORE_83,0,0
POWER_INST_DECODER_W_CORE_83,0,0
POWER_MICRO_OP_SEQ_R_CORE_83,0,0
POWER_MICRO_OP_SEQ_W_CORE_83,0,0
POWER_OPERAND_DECODER_R_CORE_83,0,0
POWER_OPERAND_DECODER_W_CORE_83,0,0
POWER_UOP_QUEUE_R_CORE_83,0,0
POWER_UOP_QUEUE_W_CORE_83,0,0
POWER_REG_RENAMING_TABLE_R_CORE_83,0,0
POWER_REG_RENAMING_TABLE_W_CORE_83,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_83,0,0
POWER_FREELIST_R_CORE_83,0,0
POWER_FREELIST_W_CORE_83,0,0
POWER_RESERVATION_STATION_R_CORE_83,0,0
POWER_RESERVATION_STATION_W_CORE_83,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_83,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_83,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_83,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_83,0,0
POWER_PAYLOAD_RAM_R_CORE_83,0,0
POWER_PAYLOAD_RAM_W_CORE_83,0,0
POWER_EX_ALU_R_CORE_83,0,0
POWER_EX_FPU_R_CORE_83,0,0
POWER_EX_MUL_R_CORE_83,0,0
POWER_EX_SFU_R_CORE_83,0,0
POWER_REORDER_BUF_R_CORE_83,0,0
POWER_REORDER_BUF_W_CORE_83,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_83,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_83,0,0
POWER_FP_RENAME_R_CORE_83,0,0
POWER_FP_RENAME_W_CORE_83,0,0
POWER_LOAD_QUEUE_R_CORE_83,0,0
POWER_LOAD_QUEUE_W_CORE_83,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_83,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_83,0,0
POWER_STORE_QUEUE_R_CORE_83,0,0
POWER_STORE_QUEUE_W_CORE_83,0,0
POWER_STORE_QUEUE_R_TAG_CORE_83,0,0
POWER_STORE_QUEUE_W_TAG_CORE_83,0,0
POWER_DATA_TLB_R_CORE_83,0,0
POWER_DATA_TLB_W_CORE_83,0,0
POWER_DATA_TLB_R_TAG_CORE_83,0,0
POWER_DATA_TLB_W_TAG_CORE_83,0,0
POWER_INT_REGFILE_R_CORE_83,0,0
POWER_INT_REGFILE_W_CORE_83,0,0
POWER_FP_REGFILE_R_CORE_83,0,0
POWER_FP_REGFILE_W_CORE_83,0,0
POWER_GP_REGISTER_R_CORE_83,0,0
POWER_GP_REGISTER_W_CORE_83,0,0
POWER_FP_REGISTER_R_CORE_83,0,0
POWER_FP_REGISTER_W_CORE_83,0,0
POWER_SEGMENT_REGISTER_R_CORE_83,0,0
POWER_SEGMENT_REGISTER_W_CORE_83,0,0
POWER_CONTROL_REGISTER_R_CORE_83,0,0
POWER_CONTROL_REGISTER_W_CORE_83,0,0
POWER_FLAG_REGISTER_R_CORE_83,0,0
POWER_FLAG_REGISTER_W_CORE_83,0,0
POWER_EXEC_BYPASS_CORE_83,0,0
POWER_LOAD_BYPASS_CORE_83,0,0
POWER_PIPELINE_CORE_83,0,0
POWER_DCACHE_MISS_BUF_R_CORE_83,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_83,0,0
POWER_DCACHE_MISS_BUF_W_CORE_83,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_83,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_83,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_83,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_83,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_83,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_83,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_83,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_83,0,0
POWER_DCACHE_WB_BUF_R_CORE_83,0,0
POWER_L2CACHE_WB_BUF_R_CORE_83,0,0
POWER_DCACHE_WB_BUF_W_CORE_83,0,0
POWER_L2CACHE_WB_BUF_W_CORE_83,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_83,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_83,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_83,0,0
POWER_DCACHE_R_CORE_83,0,0
POWER_L2CACHE_R_CORE_83,0,0
POWER_DCACHE_W_CORE_83,0,0
POWER_L2CACHE_W_CORE_83,0,0
POWER_DCACHE_R_TAG_CORE_83,0,0
POWER_L2CACHE_R_TAG_CORE_83,0,0
POWER_CONST_CACHE_R_CORE_83,0,0
POWER_CONST_CACHE_W_CORE_83,0,0
POWER_CONST_CACHE_R_TAG_CORE_83,0,0
POWER_CONST_CACHE_W_TAG_CORE_83,0,0
POWER_TEXTURE_CACHE_R_CORE_83,0,0
POWER_TEXTURE_CACHE_W_CORE_83,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_83,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_83,0,0
POWER_SHARED_MEM_R_CORE_83,0,0
POWER_SHARED_MEM_W_CORE_83,0,0
POWER_SHARED_MEM_R_TAG_CORE_83,0,0
POWER_SHARED_MEM_W_TAG_CORE_83,0,0
