Running: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Elsik/Desktop/DYPLOM/Freq_constant/instrument_tb_isim_beh.exe -prj C:/Users/Elsik/Desktop/DYPLOM/Freq_constant/instrument_tb_beh.prj work.instrument_tb 
ISim O.40d (signature 0xc4ca3437)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Elsik/Desktop/DYPLOM/Freq_constant/sinus_stale.vhd" into library work
Parsing VHDL file "C:/Users/Elsik/Desktop/DYPLOM/Freq_constant/czestotliwosci.vhd" into library work
Parsing VHDL file "C:/Users/Elsik/Desktop/DYPLOM/Freq_constant/sterowanie.vhd" into library work
Parsing VHDL file "C:/Users/Elsik/Desktop/DYPLOM/Freq_constant/spi.vhd" into library work
Parsing VHDL file "C:/Users/Elsik/Desktop/DYPLOM/Freq_constant/kanal.vhd" into library work
Parsing VHDL file "C:/Users/Elsik/Desktop/DYPLOM/Freq_constant/nadmod.vhd" into library work
Parsing VHDL file "C:/Users/Elsik/Desktop/DYPLOM/Freq_constant/instru_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Using precompiled package standard from library std
Using precompiled package std_logic_1164 from library ieee
Using precompiled package numeric_std from library ieee
Using precompiled package textio from library std
Using precompiled package std_logic_textio from library ieee
Using precompiled package std_logic_arith from library ieee
Using precompiled package std_logic_unsigned from library ieee
Compiling package sinelib
Compiling package freqlib
Compiling architecture masz_a of entity masz [masz_default]
Compiling architecture quantangle_a of entity quantangle [quantangle_default]
Compiling architecture daccom_a of entity daccom [daccom_default]
Compiling architecture instrument_a of entity instrument [instrument_default]
Compiling architecture instrument_tb_a of entity instrument_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 18 VHDL Units
Built simulation executable C:/Users/Elsik/Desktop/DYPLOM/Freq_constant/instrument_tb_isim_beh.exe
Fuse Memory Usage: 23000 KB
Fuse CPU Usage: 468 ms
