Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 105 ns : File "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.srcs/sim_1/new/instruction_tb.v" Line 37
