# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_pfm_clk_2_0/sim/pfm_dynamic_pfm_clk_2_0.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_pfm_clk_3_0/sim/pfm_dynamic_pfm_clk_3_0.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_kernel2_clk_0/sim/pfm_dynamic_kernel2_clk_0.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_kernel_clk_0/sim/pfm_dynamic_kernel_clk_0.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_smartconn_data_0_0/bd_0/sim/bd_f615.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_smartconn_data_0_0/sim/pfm_dynamic_smartconn_data_0_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_xlconcat_interrupt_0/sim/pfm_dynamic_xlconcat_interrupt_0.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_xlconcat_interrupt_0_0/sim/pfm_dynamic_xlconcat_interrupt_0_0.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_xlconcat_interrupt_1_0/sim/pfm_dynamic_xlconcat_interrupt_1_0.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_xlconcat_interrupt_2_0/sim/pfm_dynamic_xlconcat_interrupt_2_0.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_xlconcat_interrupt_3_0/sim/pfm_dynamic_xlconcat_interrupt_3_0.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_1/sim/bd_4bfa.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_4/sim/bd_d216_interconnect_S00_AXI_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_2/sim/bd_27a1.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_5/sim/bd_d216_interconnect_DDR4_MEM00_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_3/sim/bd_e7f0.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_6/sim/bd_d216_interconnect_DDR4_MEM01_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_4/sim/bd_2b97.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_7/sim/bd_d216_interconnect_M00_AXI_MEM00_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_5/sim/bd_4688.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_8/sim/bd_d216_interconnect_PLRAM_MEM00_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_6/sim/bd_86d9.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_9/sim/bd_d216_interconnect_PLRAM_MEM01_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_7/sim/bd_8629.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_10/sim/bd_d216_interconnect_PLRAM_MEM02_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_8/sim/bd_4678.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_11/sim/bd_d216_interconnect_PLRAM_MEM03_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_9/sim/bd_87c9.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_12/sim/bd_d216_interconnect_PLRAM_MEM04_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_10/sim/bd_4798.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_13/sim/bd_d216_interconnect_PLRAM_MEM05_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_36/sim/bd_d216_rs_M00_AXI_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_11/sim/bd_065e.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_14/sim/bd_d216_ddr4_mem00_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_16/sim/bd_d216_ddr4_mem00_ctrl_cc_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_12/sim/bd_5607.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_17/sim/bd_d216_ddr4_mem01_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_19/sim/bd_d216_ddr4_mem01_ctrl_cc_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_20/sim/bd_d216_calib_concat_0.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_21/sim/bd_d216_calib_reduce_0.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_22/sim/bd_d216_calib_vector_concat_0.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_23/sim/bd_d216_plram_mem00_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_24/sim/bd_d216_plram_mem00_bram_0.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_25/sim/bd_d216_plram_mem01_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_26/sim/bd_d216_plram_mem01_bram_0.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_27/sim/bd_d216_plram_mem02_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_28/sim/bd_d216_plram_mem02_bram_0.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_29/sim/bd_d216_plram_mem03_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_30/sim/bd_d216_plram_mem03_bram_0.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_31/sim/bd_d216_plram_mem04_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_32/sim/bd_d216_plram_mem04_bram_0.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_33/sim/bd_d216_plram_mem05_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_34/sim/bd_d216_plram_mem05_bram_0.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_35/sim/bd_d216_interconnect_ddrmem_ctrl_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_0/sim/bd_d216_sci_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_0/sim/bd_d216.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/sim/pfm_dynamic_memory_subsystem_0.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_0/sim/bd_5dca_hbm_inst_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_5/sim/bd_5dca_vip_S01_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_8/sim/bd_5dca_vip_S02_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_11/sim/bd_5dca_vip_S03_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_14/sim/bd_5dca_vip_S04_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_17/sim/bd_5dca_vip_S05_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_20/sim/bd_5dca_vip_S06_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_23/sim/bd_5dca_vip_S00_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_hmss_0_0/bd_1/sim/bd_763a.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_3/sim/bd_5dca_interconnect1_0_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_4/sim/bd_5dca_slice1_0_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_hmss_0_0/bd_2/sim/bd_b62f.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_6/sim/bd_5dca_interconnect2_1_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_7/sim/bd_5dca_slice2_1_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_hmss_0_0/bd_3/sim/bd_76e2.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_9/sim/bd_5dca_interconnect3_2_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_10/sim/bd_5dca_slice3_2_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_hmss_0_0/bd_4/sim/bd_7606.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_12/sim/bd_5dca_interconnect4_3_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_13/sim/bd_5dca_slice4_3_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_hmss_0_0/bd_5/sim/bd_778a.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_15/sim/bd_5dca_interconnect5_4_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_16/sim/bd_5dca_slice5_4_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_hmss_0_0/bd_6/sim/bd_b79f.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_18/sim/bd_5dca_interconnect6_5_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_19/sim/bd_5dca_slice6_5_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_hmss_0_0/bd_7/sim/bd_b7e7.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_21/sim/bd_5dca_interconnect0_6_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_22/sim/bd_5dca_slice0_6_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_25/sim/bd_5dca_init_concat_0.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_hmss_0_0/bd_0/ip/ip_26/sim/bd_5dca_init_reduce_0.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_hmss_0_0/bd_0/sim/bd_5dca_sci_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_hmss_0_0/bd_0/sim/bd_5dca.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_hmss_0_0/sim/pfm_dynamic_hmss_0_0.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_c0_sys_0/sim/pfm_dynamic_c0_sys_0.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_c1_sys_0/sim/pfm_dynamic_c1_sys_0.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_profile_vip_0_0/sim/pfm_dynamic_profile_vip_0_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_hbm_ref_clk_1_0/sim/pfm_dynamic_hbm_ref_clk_1_0.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_hbm_aclk_1_0/sim/pfm_dynamic_hbm_aclk_1_0.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_ctrl_aclk_1_0/sim/pfm_dynamic_ctrl_aclk_1_0.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/sim/pfm_dynamic.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog/conv_fixe_float_1_Block_entry3_proc.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog/conv_fixe_float_1_compute_add.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog/conv_fixe_float_1_compute_add_Pipeline_execute.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog/conv_fixe_float_1_control_s_axi.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog/conv_fixe_float_1_conversion.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog/conv_fixe_float_1_entry_proc.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog/conv_fixe_float_1_fifo_w30_d2_S.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog/conv_fixe_float_1_fifo_w64_d5_S.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog/conv_fixe_float_1_fifo_w256_d2_S.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog/conv_fixe_float_1_flow_control_loop_pipe_sequential_init.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog/conv_fixe_float_1_gmem0_m_axi.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog/conv_fixe_float_1_gmem1_m_axi.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog/conv_fixe_float_1_hls_deadlock_detection_unit.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog/conv_fixe_float_1_load_input.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog/conv_fixe_float_1_load_input_Pipeline_mem_rd.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog/conv_fixe_float_1_start_for_compute_add_U0.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog/conv_fixe_float_1_start_for_store_result_U0.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog/conv_fixe_float_1_store_result.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog/conv_fixe_float_1_store_result_Pipeline_mem_wr.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog/conv_fixe_float_1.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_conv_1_0/sim/pfm_dynamic_conv_1_0.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_conv_2_0/sim/pfm_dynamic_conv_2_0.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_conv_3_0/sim/pfm_dynamic_conv_3_0.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_irq_const_tieoff_0/sim/pfm_dynamic_irq_const_tieoff_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_dpa_hub_0/sim/pfm_dynamic_dpa_hub_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_dpa_mon0_0/sim/pfm_dynamic_dpa_mon0_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_dpa_mon1_0/sim/pfm_dynamic_dpa_mon1_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_dpa_mon2_0/sim/pfm_dynamic_dpa_mon2_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_dpa_mon3_0/sim/pfm_dynamic_dpa_mon3_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_dpa_mon4_0/sim/pfm_dynamic_dpa_mon4_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_dpa_mon5_0/sim/pfm_dynamic_dpa_mon5_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_dpa_mon6_0/sim/pfm_dynamic_dpa_mon6_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_dpa_mon7_0/sim/pfm_dynamic_dpa_mon7_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_dpa_mon8_0/sim/pfm_dynamic_dpa_mon8_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_xbar_3/sim/pfm_dynamic_xbar_3_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_xbar_4/sim/pfm_dynamic_xbar_4_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_m01_regslice_4/sim/pfm_dynamic_m01_regslice_4_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_m02_regslice_4/sim/pfm_dynamic_m02_regslice_4_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_auto_cc_0/sim/pfm_dynamic_auto_cc_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_m03_regslice_4/sim/pfm_dynamic_m03_regslice_4_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_auto_cc_1/sim/pfm_dynamic_auto_cc_1_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_m04_regslice_4/sim/pfm_dynamic_m04_regslice_4_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_auto_cc_2/sim/pfm_dynamic_auto_cc_2_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_s00_regslice_0/sim/pfm_dynamic_s00_regslice_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_m00_regslice_0/sim/pfm_dynamic_m00_regslice_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_auto_cc_3/sim/pfm_dynamic_auto_cc_3_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_m01_regslice_5/sim/pfm_dynamic_m01_regslice_5_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_auto_cc_4/sim/pfm_dynamic_auto_cc_4_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_m02_regslice_5/sim/pfm_dynamic_m02_regslice_5_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_auto_cc_5/sim/pfm_dynamic_auto_cc_5_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_m03_regslice_5/sim/pfm_dynamic_m03_regslice_5_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_auto_cc_6/sim/pfm_dynamic_auto_cc_6_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_m04_regslice_5/sim/pfm_dynamic_m04_regslice_5_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_auto_cc_7/sim/pfm_dynamic_auto_cc_7_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_m05_regslice_0/sim/pfm_dynamic_m05_regslice_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_auto_cc_8/sim/pfm_dynamic_auto_cc_8_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_m06_regslice_0/sim/pfm_dynamic_m06_regslice_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_auto_cc_9/sim/pfm_dynamic_auto_cc_9_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_m07_regslice_0/sim/pfm_dynamic_m07_regslice_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_auto_cc_10/sim/pfm_dynamic_auto_cc_10_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_m08_regslice_0/sim/pfm_dynamic_m08_regslice_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_auto_cc_11/sim/pfm_dynamic_auto_cc_11_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_m09_regslice_0/sim/pfm_dynamic_m09_regslice_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_auto_cc_12/sim/pfm_dynamic_auto_cc_12_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_m10_regslice_0/sim/pfm_dynamic_m10_regslice_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_auto_cc_13/sim/pfm_dynamic_auto_cc_13_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/sim/pfm_dynamic_sci_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_top/ip/pfm_top_kernel2_clk_0/sim/pfm_top_kernel2_clk_0.v" \
"../../../../prj.ip_user_files/bd/pfm_top/ip/pfm_top_kernel_clk_0/sim/pfm_top_kernel_clk_0.v" \
"../../../../prj.ip_user_files/bd/pfm_top/ip/pfm_top_dma_pcie_clk_0/sim/pfm_top_dma_pcie_clk_0.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_top/ip/pfm_top_embedded_schedular_0/sim/pfm_top_embedded_schedular_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_top/ip/pfm_top_smartconnect_0_0/sim/pfm_top_smartconnect_0_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_top/ip/pfm_top_axi_vip_0_0/sim/pfm_top_axi_vip_0_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_top/ip/pfm_top_sim_address_0_0/sim/pfm_top_sim_address_0_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_top/ip/pfm_top_sim_qdma_0_0/sim/pfm_top_sim_qdma_0_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_top/sim/pfm_top.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/pfm_top/sim/pfm_top_sci_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_top/ip/pfm_top_xbar_0/sim/pfm_top_xbar_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/a20d/hdl/verilog" --include "/home/fpga/tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../prj.srcs/sources_1/imports/hdl/pfm_top_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
