CR:
  RNGEN:
    Disabled: [0, Random number generator is disabled]
    Enabled: [1, Random number generator is enabled]
  IE:
    Disabled: [0, RNG interrupt is disabled]
    Enabled: [1, RNG interrupt is enabled]
  "?~CED":
    Enabled: [0, Clock error detection is enabled]
    Disabled: [1, Clock error detection is disabled]

SR:
  "[CS]EIS":
    _W0C:
      Clear: [0, Clear flag]
  SEIS:
    _read:
      NoFault: [0, No faulty sequence detected]
      Fault:
        [
          1,
          "At least one faulty sequence has been detected. See **SECS** bit description for details.\nAn interrupt is pending if IE = 1 in the RNG_CR register.",
        ]
  CEIS:
    _read:
      Correct: [0, The RNG clock is correct]
      Slow: [1, "The RNG has been detected too slow\nAn interrupt is pending if IE = 1 in the RNG_CR register"]
  SECS:
    NoFault:
      [
        0,
        "No faulty sequence has currently been detected. If the SEIS bit is set, this means that a faulty sequence was detected and the situation has been recovered.",
      ]
    Fault: [1, At least one faulty sequence has been detected - see ref manual for details]
  CECS:
    Correct:
      [
        0,
        "The RNG clock is correct. If the CEIS bit is set, this means that a slow clock was detected and the situation has been recovered.",
      ]
    Slow: [1, The RNG clock is too slow]
  DRDY:
    Invalid: [0, "The RNG_DR register is not yet valid, no random data is available"]
    Valid:
      [
        1,
        "The RNG_DR register contains valid random data.\nOnce the RNG_DR register has been read, this bit returns to 0 until a new random value is generated.",
      ]

DR:
  RNDATA: [0, 0xFFFFFFFF]
