
praca_przejsciowa.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007740  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000328  08007850  08007850  00017850  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007b78  08007b78  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  08007b78  08007b78  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007b78  08007b78  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007b78  08007b78  00017b78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007b7c  08007b7c  00017b7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08007b80  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000024c  200001e0  08007d5c  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000042c  08007d5c  0002042c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000df84  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000022f0  00000000  00000000  0002e189  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000d38  00000000  00000000  00030480  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000c00  00000000  00000000  000311b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00018cab  00000000  00000000  00031db8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000c022  00000000  00000000  0004aa63  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008b357  00000000  00000000  00056a85  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000e1ddc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000042b4  00000000  00000000  000e1e58  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e0 	.word	0x200001e0
 800012c:	00000000 	.word	0x00000000
 8000130:	08007838 	.word	0x08007838

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e4 	.word	0x200001e4
 800014c:	08007838 	.word	0x08007838

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b082      	sub	sp, #8
 8000acc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000ace:	4b10      	ldr	r3, [pc, #64]	; (8000b10 <MX_DMA_Init+0x48>)
 8000ad0:	695b      	ldr	r3, [r3, #20]
 8000ad2:	4a0f      	ldr	r2, [pc, #60]	; (8000b10 <MX_DMA_Init+0x48>)
 8000ad4:	f043 0301 	orr.w	r3, r3, #1
 8000ad8:	6153      	str	r3, [r2, #20]
 8000ada:	4b0d      	ldr	r3, [pc, #52]	; (8000b10 <MX_DMA_Init+0x48>)
 8000adc:	695b      	ldr	r3, [r3, #20]
 8000ade:	f003 0301 	and.w	r3, r3, #1
 8000ae2:	607b      	str	r3, [r7, #4]
 8000ae4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	2100      	movs	r1, #0
 8000aea:	2010      	movs	r0, #16
 8000aec:	f000 ff37 	bl	800195e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000af0:	2010      	movs	r0, #16
 8000af2:	f000 ff50 	bl	8001996 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8000af6:	2200      	movs	r2, #0
 8000af8:	2100      	movs	r1, #0
 8000afa:	2011      	movs	r0, #17
 8000afc:	f000 ff2f 	bl	800195e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8000b00:	2011      	movs	r0, #17
 8000b02:	f000 ff48 	bl	8001996 <HAL_NVIC_EnableIRQ>

}
 8000b06:	bf00      	nop
 8000b08:	3708      	adds	r7, #8
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bd80      	pop	{r7, pc}
 8000b0e:	bf00      	nop
 8000b10:	40021000 	.word	0x40021000

08000b14 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b088      	sub	sp, #32
 8000b18:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b1a:	f107 0310 	add.w	r3, r7, #16
 8000b1e:	2200      	movs	r2, #0
 8000b20:	601a      	str	r2, [r3, #0]
 8000b22:	605a      	str	r2, [r3, #4]
 8000b24:	609a      	str	r2, [r3, #8]
 8000b26:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b28:	4b38      	ldr	r3, [pc, #224]	; (8000c0c <MX_GPIO_Init+0xf8>)
 8000b2a:	699b      	ldr	r3, [r3, #24]
 8000b2c:	4a37      	ldr	r2, [pc, #220]	; (8000c0c <MX_GPIO_Init+0xf8>)
 8000b2e:	f043 0310 	orr.w	r3, r3, #16
 8000b32:	6193      	str	r3, [r2, #24]
 8000b34:	4b35      	ldr	r3, [pc, #212]	; (8000c0c <MX_GPIO_Init+0xf8>)
 8000b36:	699b      	ldr	r3, [r3, #24]
 8000b38:	f003 0310 	and.w	r3, r3, #16
 8000b3c:	60fb      	str	r3, [r7, #12]
 8000b3e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b40:	4b32      	ldr	r3, [pc, #200]	; (8000c0c <MX_GPIO_Init+0xf8>)
 8000b42:	699b      	ldr	r3, [r3, #24]
 8000b44:	4a31      	ldr	r2, [pc, #196]	; (8000c0c <MX_GPIO_Init+0xf8>)
 8000b46:	f043 0320 	orr.w	r3, r3, #32
 8000b4a:	6193      	str	r3, [r2, #24]
 8000b4c:	4b2f      	ldr	r3, [pc, #188]	; (8000c0c <MX_GPIO_Init+0xf8>)
 8000b4e:	699b      	ldr	r3, [r3, #24]
 8000b50:	f003 0320 	and.w	r3, r3, #32
 8000b54:	60bb      	str	r3, [r7, #8]
 8000b56:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b58:	4b2c      	ldr	r3, [pc, #176]	; (8000c0c <MX_GPIO_Init+0xf8>)
 8000b5a:	699b      	ldr	r3, [r3, #24]
 8000b5c:	4a2b      	ldr	r2, [pc, #172]	; (8000c0c <MX_GPIO_Init+0xf8>)
 8000b5e:	f043 0304 	orr.w	r3, r3, #4
 8000b62:	6193      	str	r3, [r2, #24]
 8000b64:	4b29      	ldr	r3, [pc, #164]	; (8000c0c <MX_GPIO_Init+0xf8>)
 8000b66:	699b      	ldr	r3, [r3, #24]
 8000b68:	f003 0304 	and.w	r3, r3, #4
 8000b6c:	607b      	str	r3, [r7, #4]
 8000b6e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b70:	4b26      	ldr	r3, [pc, #152]	; (8000c0c <MX_GPIO_Init+0xf8>)
 8000b72:	699b      	ldr	r3, [r3, #24]
 8000b74:	4a25      	ldr	r2, [pc, #148]	; (8000c0c <MX_GPIO_Init+0xf8>)
 8000b76:	f043 0308 	orr.w	r3, r3, #8
 8000b7a:	6193      	str	r3, [r2, #24]
 8000b7c:	4b23      	ldr	r3, [pc, #140]	; (8000c0c <MX_GPIO_Init+0xf8>)
 8000b7e:	699b      	ldr	r3, [r3, #24]
 8000b80:	f003 0308 	and.w	r3, r3, #8
 8000b84:	603b      	str	r3, [r7, #0]
 8000b86:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|Pompka_Pin, GPIO_PIN_RESET);
 8000b88:	2200      	movs	r2, #0
 8000b8a:	f44f 7190 	mov.w	r1, #288	; 0x120
 8000b8e:	4820      	ldr	r0, [pc, #128]	; (8000c10 <MX_GPIO_Init+0xfc>)
 8000b90:	f001 faf1 	bl	8002176 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Grzalka_Pin|DS18B20_Pin, GPIO_PIN_RESET);
 8000b94:	2200      	movs	r2, #0
 8000b96:	2130      	movs	r1, #48	; 0x30
 8000b98:	481e      	ldr	r0, [pc, #120]	; (8000c14 <MX_GPIO_Init+0x100>)
 8000b9a:	f001 faec 	bl	8002176 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000b9e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ba2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ba4:	4b1c      	ldr	r3, [pc, #112]	; (8000c18 <MX_GPIO_Init+0x104>)
 8000ba6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000bac:	f107 0310 	add.w	r3, r7, #16
 8000bb0:	4619      	mov	r1, r3
 8000bb2:	481a      	ldr	r0, [pc, #104]	; (8000c1c <MX_GPIO_Init+0x108>)
 8000bb4:	f001 f96e 	bl	8001e94 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = LD2_Pin|Pompka_Pin;
 8000bb8:	f44f 7390 	mov.w	r3, #288	; 0x120
 8000bbc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bbe:	2301      	movs	r3, #1
 8000bc0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bc6:	2302      	movs	r3, #2
 8000bc8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bca:	f107 0310 	add.w	r3, r7, #16
 8000bce:	4619      	mov	r1, r3
 8000bd0:	480f      	ldr	r0, [pc, #60]	; (8000c10 <MX_GPIO_Init+0xfc>)
 8000bd2:	f001 f95f 	bl	8001e94 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = Grzalka_Pin|DS18B20_Pin;
 8000bd6:	2330      	movs	r3, #48	; 0x30
 8000bd8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bda:	2301      	movs	r3, #1
 8000bdc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bde:	2300      	movs	r3, #0
 8000be0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000be2:	2302      	movs	r3, #2
 8000be4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000be6:	f107 0310 	add.w	r3, r7, #16
 8000bea:	4619      	mov	r1, r3
 8000bec:	4809      	ldr	r0, [pc, #36]	; (8000c14 <MX_GPIO_Init+0x100>)
 8000bee:	f001 f951 	bl	8001e94 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	2100      	movs	r1, #0
 8000bf6:	2028      	movs	r0, #40	; 0x28
 8000bf8:	f000 feb1 	bl	800195e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000bfc:	2028      	movs	r0, #40	; 0x28
 8000bfe:	f000 feca 	bl	8001996 <HAL_NVIC_EnableIRQ>

}
 8000c02:	bf00      	nop
 8000c04:	3720      	adds	r7, #32
 8000c06:	46bd      	mov	sp, r7
 8000c08:	bd80      	pop	{r7, pc}
 8000c0a:	bf00      	nop
 8000c0c:	40021000 	.word	0x40021000
 8000c10:	40010800 	.word	0x40010800
 8000c14:	40010c00 	.word	0x40010c00
 8000c18:	10110000 	.word	0x10110000
 8000c1c:	40011000 	.word	0x40011000

08000c20 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000c20:	b580      	push	{r7, lr}
 8000c22:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000c24:	f000 fd40 	bl	80016a8 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000c28:	f000 f828 	bl	8000c7c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000c2c:	f7ff ff72 	bl	8000b14 <MX_GPIO_Init>
	MX_DMA_Init();
 8000c30:	f7ff ff4a 	bl	8000ac8 <MX_DMA_Init>
	MX_USART2_UART_Init();
 8000c34:	f000 faea 	bl	800120c <MX_USART2_UART_Init>
	MX_TIM1_Init();
 8000c38:	f000 f9f2 	bl	8001020 <MX_TIM1_Init>
	MX_TIM2_Init();
 8000c3c:	f000 fa42 	bl	80010c4 <MX_TIM2_Init>
	/* USER CODE BEGIN 2 */
	HAL_UART_Receive_DMA(&huart2, odebranaWiadomosc, SIZE_OF_MSG);
 8000c40:	223c      	movs	r2, #60	; 0x3c
 8000c42:	4908      	ldr	r1, [pc, #32]	; (8000c64 <main+0x44>)
 8000c44:	4808      	ldr	r0, [pc, #32]	; (8000c68 <main+0x48>)
 8000c46:	f002 fbad 	bl	80033a4 <HAL_UART_Receive_DMA>
	HAL_TIM_Base_Start_IT(&htim2);
 8000c4a:	4808      	ldr	r0, [pc, #32]	; (8000c6c <main+0x4c>)
 8000c4c:	f001 ff52 	bl	8002af4 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim1);
 8000c50:	4807      	ldr	r0, [pc, #28]	; (8000c70 <main+0x50>)
 8000c52:	f001 ff4f 	bl	8002af4 <HAL_TIM_Base_Start_IT>
	subroutine_Init(&kociol);
 8000c56:	4807      	ldr	r0, [pc, #28]	; (8000c74 <main+0x54>)
 8000c58:	f003 f828 	bl	8003cac <subroutine_Init>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		DS18B20_Full(&measuredTemperature);
 8000c5c:	4806      	ldr	r0, [pc, #24]	; (8000c78 <main+0x58>)
 8000c5e:	f000 fcc3 	bl	80015e8 <DS18B20_Full>
 8000c62:	e7fb      	b.n	8000c5c <main+0x3c>
 8000c64:	20000250 	.word	0x20000250
 8000c68:	200003e4 	.word	0x200003e4
 8000c6c:	20000314 	.word	0x20000314
 8000c70:	200002cc 	.word	0x200002cc
 8000c74:	20000238 	.word	0x20000238
 8000c78:	20000228 	.word	0x20000228

08000c7c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b090      	sub	sp, #64	; 0x40
 8000c80:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000c82:	f107 0318 	add.w	r3, r7, #24
 8000c86:	2228      	movs	r2, #40	; 0x28
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	f003 fa66 	bl	800415c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000c90:	1d3b      	adds	r3, r7, #4
 8000c92:	2200      	movs	r2, #0
 8000c94:	601a      	str	r2, [r3, #0]
 8000c96:	605a      	str	r2, [r3, #4]
 8000c98:	609a      	str	r2, [r3, #8]
 8000c9a:	60da      	str	r2, [r3, #12]
 8000c9c:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c9e:	2302      	movs	r3, #2
 8000ca0:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ca2:	2301      	movs	r3, #1
 8000ca4:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ca6:	2310      	movs	r3, #16
 8000ca8:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000caa:	2302      	movs	r3, #2
 8000cac:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000cb2:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8000cb6:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000cb8:	f107 0318 	add.w	r3, r7, #24
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	f001 faad 	bl	800221c <HAL_RCC_OscConfig>
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d001      	beq.n	8000ccc <SystemClock_Config+0x50>
		Error_Handler();
 8000cc8:	f000 f8b4 	bl	8000e34 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000ccc:	230f      	movs	r3, #15
 8000cce:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cd0:	2302      	movs	r3, #2
 8000cd2:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000cd8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000cdc:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8000ce2:	1d3b      	adds	r3, r7, #4
 8000ce4:	2102      	movs	r1, #2
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	f001 fd18 	bl	800271c <HAL_RCC_ClockConfig>
 8000cec:	4603      	mov	r3, r0
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d001      	beq.n	8000cf6 <SystemClock_Config+0x7a>
		Error_Handler();
 8000cf2:	f000 f89f 	bl	8000e34 <Error_Handler>
	}
}
 8000cf6:	bf00      	nop
 8000cf8:	3740      	adds	r7, #64	; 0x40
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}
	...

08000d00 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000d00:	b590      	push	{r4, r7, lr}
 8000d02:	b09f      	sub	sp, #124	; 0x7c
 8000d04:	af02      	add	r7, sp, #8
 8000d06:	6078      	str	r0, [r7, #4]

	if (htim->Instance == TIM1) {
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	4a2c      	ldr	r2, [pc, #176]	; (8000dc0 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8000d0e:	4293      	cmp	r3, r2
 8000d10:	d143      	bne.n	8000d9a <HAL_TIM_PeriodElapsedCallback+0x9a>

		//przerwanie co 1 sekundÄ™
		startCounterTime++;
 8000d12:	4b2c      	ldr	r3, [pc, #176]	; (8000dc4 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	3301      	adds	r3, #1
 8000d18:	4a2a      	ldr	r2, [pc, #168]	; (8000dc4 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8000d1a:	6013      	str	r3, [r2, #0]

		if (measuredTemperature > 1.0) {
 8000d1c:	4b2a      	ldr	r3, [pc, #168]	; (8000dc8 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8000d1e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000d22:	f04f 0200 	mov.w	r2, #0
 8000d26:	4b29      	ldr	r3, [pc, #164]	; (8000dcc <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8000d28:	f7ff fe66 	bl	80009f8 <__aeabi_dcmpgt>
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d015      	beq.n	8000d5e <HAL_TIM_PeriodElapsedCallback+0x5e>
			uint8_t msg[100];
			sprintf(msg, (const char*) "Wartosc temperatury wynosi %.2lf\n\r",
 8000d32:	4b25      	ldr	r3, [pc, #148]	; (8000dc8 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8000d34:	cb18      	ldmia	r3, {r3, r4}
 8000d36:	f107 000c 	add.w	r0, r7, #12
 8000d3a:	461a      	mov	r2, r3
 8000d3c:	4623      	mov	r3, r4
 8000d3e:	4924      	ldr	r1, [pc, #144]	; (8000dd0 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8000d40:	f003 ff1a 	bl	8004b78 <siprintf>
					measuredTemperature);
			HAL_UART_Transmit_DMA(&huart2, msg, strlen(msg));
 8000d44:	f107 030c 	add.w	r3, r7, #12
 8000d48:	4618      	mov	r0, r3
 8000d4a:	f7ff fa01 	bl	8000150 <strlen>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	b29a      	uxth	r2, r3
 8000d52:	f107 030c 	add.w	r3, r7, #12
 8000d56:	4619      	mov	r1, r3
 8000d58:	481e      	ldr	r0, [pc, #120]	; (8000dd4 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8000d5a:	f002 fab7 	bl	80032cc <HAL_UART_Transmit_DMA>
		}

		if (startBangBang) {
 8000d5e:	4b1e      	ldr	r3, [pc, #120]	; (8000dd8 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8000d60:	781b      	ldrb	r3, [r3, #0]
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d027      	beq.n	8000db6 <HAL_TIM_PeriodElapsedCallback+0xb6>
			static uint8_t numberOfCycle = 0;
			grzanieRegDwustawna(head->data.heatingCycle[numberOfCycle][0],
 8000d66:	4b1d      	ldr	r3, [pc, #116]	; (8000ddc <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	4a1d      	ldr	r2, [pc, #116]	; (8000de0 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8000d6c:	7812      	ldrb	r2, [r2, #0]
 8000d6e:	f813 0012 	ldrb.w	r0, [r3, r2, lsl #1]
					head->data.heatingCycle[numberOfCycle][1], head->data.hist,
 8000d72:	4b1a      	ldr	r3, [pc, #104]	; (8000ddc <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8000d74:	681a      	ldr	r2, [r3, #0]
			grzanieRegDwustawna(head->data.heatingCycle[numberOfCycle][0],
 8000d76:	4b1a      	ldr	r3, [pc, #104]	; (8000de0 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8000d78:	781b      	ldrb	r3, [r3, #0]
 8000d7a:	005b      	lsls	r3, r3, #1
 8000d7c:	4413      	add	r3, r2
 8000d7e:	7859      	ldrb	r1, [r3, #1]
					head->data.heatingCycle[numberOfCycle][1], head->data.hist,
 8000d80:	4b16      	ldr	r3, [pc, #88]	; (8000ddc <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8000d82:	681b      	ldr	r3, [r3, #0]
			grzanieRegDwustawna(head->data.heatingCycle[numberOfCycle][0],
 8000d84:	f103 0410 	add.w	r4, r3, #16
 8000d88:	e9d4 3400 	ldrd	r3, r4, [r4]
 8000d8c:	4a14      	ldr	r2, [pc, #80]	; (8000de0 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8000d8e:	9200      	str	r2, [sp, #0]
 8000d90:	461a      	mov	r2, r3
 8000d92:	4623      	mov	r3, r4
 8000d94:	f002 ffea 	bl	8003d6c <grzanieRegDwustawna>

	} else if (startPumping) {
		pumping(head->data.pumpingTime);
	}

}
 8000d98:	e00d      	b.n	8000db6 <HAL_TIM_PeriodElapsedCallback+0xb6>
	} else if (startPIDReg) {
 8000d9a:	4b12      	ldr	r3, [pc, #72]	; (8000de4 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8000d9c:	781b      	ldrb	r3, [r3, #0]
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d109      	bne.n	8000db6 <HAL_TIM_PeriodElapsedCallback+0xb6>
	} else if (startPumping) {
 8000da2:	4b11      	ldr	r3, [pc, #68]	; (8000de8 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8000da4:	781b      	ldrb	r3, [r3, #0]
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d005      	beq.n	8000db6 <HAL_TIM_PeriodElapsedCallback+0xb6>
		pumping(head->data.pumpingTime);
 8000daa:	4b0c      	ldr	r3, [pc, #48]	; (8000ddc <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	7a9b      	ldrb	r3, [r3, #10]
 8000db0:	4618      	mov	r0, r3
 8000db2:	f002 ffb1 	bl	8003d18 <pumping>
}
 8000db6:	bf00      	nop
 8000db8:	3774      	adds	r7, #116	; 0x74
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bd90      	pop	{r4, r7, pc}
 8000dbe:	bf00      	nop
 8000dc0:	40012c00 	.word	0x40012c00
 8000dc4:	20000200 	.word	0x20000200
 8000dc8:	20000228 	.word	0x20000228
 8000dcc:	3ff00000 	.word	0x3ff00000
 8000dd0:	08007850 	.word	0x08007850
 8000dd4:	200003e4 	.word	0x200003e4
 8000dd8:	20000222 	.word	0x20000222
 8000ddc:	20000230 	.word	0x20000230
 8000de0:	20000204 	.word	0x20000204
 8000de4:	20000224 	.word	0x20000224
 8000de8:	200002c9 	.word	0x200002c9

08000dec <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b082      	sub	sp, #8
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2) {
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	4a09      	ldr	r2, [pc, #36]	; (8000e20 <HAL_UART_RxCpltCallback+0x34>)
 8000dfa:	4293      	cmp	r3, r2
 8000dfc:	d10c      	bne.n	8000e18 <HAL_UART_RxCpltCallback+0x2c>
		HAL_UART_Receive_DMA(&huart2, odebranaWiadomosc, SIZE_OF_MSG);
 8000dfe:	223c      	movs	r2, #60	; 0x3c
 8000e00:	4908      	ldr	r1, [pc, #32]	; (8000e24 <HAL_UART_RxCpltCallback+0x38>)
 8000e02:	4809      	ldr	r0, [pc, #36]	; (8000e28 <HAL_UART_RxCpltCallback+0x3c>)
 8000e04:	f002 face 	bl	80033a4 <HAL_UART_Receive_DMA>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000e08:	2120      	movs	r1, #32
 8000e0a:	4808      	ldr	r0, [pc, #32]	; (8000e2c <HAL_UART_RxCpltCallback+0x40>)
 8000e0c:	f001 f9cb 	bl	80021a6 <HAL_GPIO_TogglePin>
		setProgram(odebranaWiadomosc, &kociol);
 8000e10:	4907      	ldr	r1, [pc, #28]	; (8000e30 <HAL_UART_RxCpltCallback+0x44>)
 8000e12:	4804      	ldr	r0, [pc, #16]	; (8000e24 <HAL_UART_RxCpltCallback+0x38>)
 8000e14:	f002 fee8 	bl	8003be8 <setProgram>
		//convertToStucture(odebranaWiadomosc, &head);

	}
}
 8000e18:	bf00      	nop
 8000e1a:	3708      	adds	r7, #8
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	bd80      	pop	{r7, pc}
 8000e20:	40004400 	.word	0x40004400
 8000e24:	20000250 	.word	0x20000250
 8000e28:	200003e4 	.word	0x200003e4
 8000e2c:	40010800 	.word	0x40010800
 8000e30:	20000238 	.word	0x20000238

08000e34 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000e34:	b480      	push	{r7}
 8000e36:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8000e38:	bf00      	nop
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	bc80      	pop	{r7}
 8000e3e:	4770      	bx	lr

08000e40 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e40:	b480      	push	{r7}
 8000e42:	b085      	sub	sp, #20
 8000e44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000e46:	4b15      	ldr	r3, [pc, #84]	; (8000e9c <HAL_MspInit+0x5c>)
 8000e48:	699b      	ldr	r3, [r3, #24]
 8000e4a:	4a14      	ldr	r2, [pc, #80]	; (8000e9c <HAL_MspInit+0x5c>)
 8000e4c:	f043 0301 	orr.w	r3, r3, #1
 8000e50:	6193      	str	r3, [r2, #24]
 8000e52:	4b12      	ldr	r3, [pc, #72]	; (8000e9c <HAL_MspInit+0x5c>)
 8000e54:	699b      	ldr	r3, [r3, #24]
 8000e56:	f003 0301 	and.w	r3, r3, #1
 8000e5a:	60bb      	str	r3, [r7, #8]
 8000e5c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e5e:	4b0f      	ldr	r3, [pc, #60]	; (8000e9c <HAL_MspInit+0x5c>)
 8000e60:	69db      	ldr	r3, [r3, #28]
 8000e62:	4a0e      	ldr	r2, [pc, #56]	; (8000e9c <HAL_MspInit+0x5c>)
 8000e64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e68:	61d3      	str	r3, [r2, #28]
 8000e6a:	4b0c      	ldr	r3, [pc, #48]	; (8000e9c <HAL_MspInit+0x5c>)
 8000e6c:	69db      	ldr	r3, [r3, #28]
 8000e6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e72:	607b      	str	r3, [r7, #4]
 8000e74:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000e76:	4b0a      	ldr	r3, [pc, #40]	; (8000ea0 <HAL_MspInit+0x60>)
 8000e78:	685b      	ldr	r3, [r3, #4]
 8000e7a:	60fb      	str	r3, [r7, #12]
 8000e7c:	68fb      	ldr	r3, [r7, #12]
 8000e7e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000e82:	60fb      	str	r3, [r7, #12]
 8000e84:	68fb      	ldr	r3, [r7, #12]
 8000e86:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000e8a:	60fb      	str	r3, [r7, #12]
 8000e8c:	4a04      	ldr	r2, [pc, #16]	; (8000ea0 <HAL_MspInit+0x60>)
 8000e8e:	68fb      	ldr	r3, [r7, #12]
 8000e90:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e92:	bf00      	nop
 8000e94:	3714      	adds	r7, #20
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bc80      	pop	{r7}
 8000e9a:	4770      	bx	lr
 8000e9c:	40021000 	.word	0x40021000
 8000ea0:	40010000 	.word	0x40010000

08000ea4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000ea8:	bf00      	nop
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bc80      	pop	{r7}
 8000eae:	4770      	bx	lr

08000eb0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000eb4:	e7fe      	b.n	8000eb4 <HardFault_Handler+0x4>

08000eb6 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000eb6:	b480      	push	{r7}
 8000eb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000eba:	e7fe      	b.n	8000eba <MemManage_Handler+0x4>

08000ebc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ec0:	e7fe      	b.n	8000ec0 <BusFault_Handler+0x4>

08000ec2 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ec2:	b480      	push	{r7}
 8000ec4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ec6:	e7fe      	b.n	8000ec6 <UsageFault_Handler+0x4>

08000ec8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ecc:	bf00      	nop
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bc80      	pop	{r7}
 8000ed2:	4770      	bx	lr

08000ed4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ed8:	bf00      	nop
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bc80      	pop	{r7}
 8000ede:	4770      	bx	lr

08000ee0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ee4:	bf00      	nop
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bc80      	pop	{r7}
 8000eea:	4770      	bx	lr

08000eec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ef0:	f000 fc20 	bl	8001734 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ef4:	bf00      	nop
 8000ef6:	bd80      	pop	{r7, pc}

08000ef8 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000efc:	4802      	ldr	r0, [pc, #8]	; (8000f08 <DMA1_Channel6_IRQHandler+0x10>)
 8000efe:	f000 fe95 	bl	8001c2c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8000f02:	bf00      	nop
 8000f04:	bd80      	pop	{r7, pc}
 8000f06:	bf00      	nop
 8000f08:	2000035c 	.word	0x2000035c

08000f0c <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8000f10:	4802      	ldr	r0, [pc, #8]	; (8000f1c <DMA1_Channel7_IRQHandler+0x10>)
 8000f12:	f000 fe8b 	bl	8001c2c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8000f16:	bf00      	nop
 8000f18:	bd80      	pop	{r7, pc}
 8000f1a:	bf00      	nop
 8000f1c:	200003a0 	.word	0x200003a0

08000f20 <TIM1_BRK_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt.
  */
void TIM1_BRK_IRQHandler(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_IRQn 0 */

  /* USER CODE END TIM1_BRK_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000f24:	4802      	ldr	r0, [pc, #8]	; (8000f30 <TIM1_BRK_IRQHandler+0x10>)
 8000f26:	f001 fe37 	bl	8002b98 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_IRQn 1 */

  /* USER CODE END TIM1_BRK_IRQn 1 */
}
 8000f2a:	bf00      	nop
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	bf00      	nop
 8000f30:	200002cc 	.word	0x200002cc

08000f34 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000f38:	4802      	ldr	r0, [pc, #8]	; (8000f44 <TIM1_UP_IRQHandler+0x10>)
 8000f3a:	f001 fe2d 	bl	8002b98 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8000f3e:	bf00      	nop
 8000f40:	bd80      	pop	{r7, pc}
 8000f42:	bf00      	nop
 8000f44:	200002cc 	.word	0x200002cc

08000f48 <TIM1_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts.
  */
void TIM1_TRG_COM_IRQHandler(void)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000f4c:	4802      	ldr	r0, [pc, #8]	; (8000f58 <TIM1_TRG_COM_IRQHandler+0x10>)
 8000f4e:	f001 fe23 	bl	8002b98 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_IRQn 1 */
}
 8000f52:	bf00      	nop
 8000f54:	bd80      	pop	{r7, pc}
 8000f56:	bf00      	nop
 8000f58:	200002cc 	.word	0x200002cc

08000f5c <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000f60:	4802      	ldr	r0, [pc, #8]	; (8000f6c <TIM1_CC_IRQHandler+0x10>)
 8000f62:	f001 fe19 	bl	8002b98 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8000f66:	bf00      	nop
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	bf00      	nop
 8000f6c:	200002cc 	.word	0x200002cc

08000f70 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000f74:	4802      	ldr	r0, [pc, #8]	; (8000f80 <TIM2_IRQHandler+0x10>)
 8000f76:	f001 fe0f 	bl	8002b98 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000f7a:	bf00      	nop
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	20000314 	.word	0x20000314

08000f84 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000f88:	4802      	ldr	r0, [pc, #8]	; (8000f94 <USART2_IRQHandler+0x10>)
 8000f8a:	f002 fa8b 	bl	80034a4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000f8e:	bf00      	nop
 8000f90:	bd80      	pop	{r7, pc}
 8000f92:	bf00      	nop
 8000f94:	200003e4 	.word	0x200003e4

08000f98 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8000f9c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000fa0:	f001 f91a 	bl	80021d8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000fa4:	bf00      	nop
 8000fa6:	bd80      	pop	{r7, pc}

08000fa8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b086      	sub	sp, #24
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000fb0:	4a14      	ldr	r2, [pc, #80]	; (8001004 <_sbrk+0x5c>)
 8000fb2:	4b15      	ldr	r3, [pc, #84]	; (8001008 <_sbrk+0x60>)
 8000fb4:	1ad3      	subs	r3, r2, r3
 8000fb6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000fb8:	697b      	ldr	r3, [r7, #20]
 8000fba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000fbc:	4b13      	ldr	r3, [pc, #76]	; (800100c <_sbrk+0x64>)
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d102      	bne.n	8000fca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000fc4:	4b11      	ldr	r3, [pc, #68]	; (800100c <_sbrk+0x64>)
 8000fc6:	4a12      	ldr	r2, [pc, #72]	; (8001010 <_sbrk+0x68>)
 8000fc8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000fca:	4b10      	ldr	r3, [pc, #64]	; (800100c <_sbrk+0x64>)
 8000fcc:	681a      	ldr	r2, [r3, #0]
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	4413      	add	r3, r2
 8000fd2:	693a      	ldr	r2, [r7, #16]
 8000fd4:	429a      	cmp	r2, r3
 8000fd6:	d207      	bcs.n	8000fe8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000fd8:	f003 f86a 	bl	80040b0 <__errno>
 8000fdc:	4602      	mov	r2, r0
 8000fde:	230c      	movs	r3, #12
 8000fe0:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8000fe2:	f04f 33ff 	mov.w	r3, #4294967295
 8000fe6:	e009      	b.n	8000ffc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000fe8:	4b08      	ldr	r3, [pc, #32]	; (800100c <_sbrk+0x64>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000fee:	4b07      	ldr	r3, [pc, #28]	; (800100c <_sbrk+0x64>)
 8000ff0:	681a      	ldr	r2, [r3, #0]
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	4413      	add	r3, r2
 8000ff6:	4a05      	ldr	r2, [pc, #20]	; (800100c <_sbrk+0x64>)
 8000ff8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ffa:	68fb      	ldr	r3, [r7, #12]
}
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	3718      	adds	r7, #24
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}
 8001004:	20005000 	.word	0x20005000
 8001008:	00000400 	.word	0x00000400
 800100c:	20000208 	.word	0x20000208
 8001010:	20000430 	.word	0x20000430

08001014 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001014:	b480      	push	{r7}
 8001016:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001018:	bf00      	nop
 800101a:	46bd      	mov	sp, r7
 800101c:	bc80      	pop	{r7}
 800101e:	4770      	bx	lr

08001020 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b086      	sub	sp, #24
 8001024:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001026:	f107 0308 	add.w	r3, r7, #8
 800102a:	2200      	movs	r2, #0
 800102c:	601a      	str	r2, [r3, #0]
 800102e:	605a      	str	r2, [r3, #4]
 8001030:	609a      	str	r2, [r3, #8]
 8001032:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001034:	463b      	mov	r3, r7
 8001036:	2200      	movs	r2, #0
 8001038:	601a      	str	r2, [r3, #0]
 800103a:	605a      	str	r2, [r3, #4]

  htim1.Instance = TIM1;
 800103c:	4b1f      	ldr	r3, [pc, #124]	; (80010bc <MX_TIM1_Init+0x9c>)
 800103e:	4a20      	ldr	r2, [pc, #128]	; (80010c0 <MX_TIM1_Init+0xa0>)
 8001040:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 999;
 8001042:	4b1e      	ldr	r3, [pc, #120]	; (80010bc <MX_TIM1_Init+0x9c>)
 8001044:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001048:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800104a:	4b1c      	ldr	r3, [pc, #112]	; (80010bc <MX_TIM1_Init+0x9c>)
 800104c:	2200      	movs	r2, #0
 800104e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 63999;
 8001050:	4b1a      	ldr	r3, [pc, #104]	; (80010bc <MX_TIM1_Init+0x9c>)
 8001052:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 8001056:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001058:	4b18      	ldr	r3, [pc, #96]	; (80010bc <MX_TIM1_Init+0x9c>)
 800105a:	2200      	movs	r2, #0
 800105c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800105e:	4b17      	ldr	r3, [pc, #92]	; (80010bc <MX_TIM1_Init+0x9c>)
 8001060:	2200      	movs	r2, #0
 8001062:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001064:	4b15      	ldr	r3, [pc, #84]	; (80010bc <MX_TIM1_Init+0x9c>)
 8001066:	2200      	movs	r2, #0
 8001068:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800106a:	4814      	ldr	r0, [pc, #80]	; (80010bc <MX_TIM1_Init+0x9c>)
 800106c:	f001 fcf2 	bl	8002a54 <HAL_TIM_Base_Init>
 8001070:	4603      	mov	r3, r0
 8001072:	2b00      	cmp	r3, #0
 8001074:	d001      	beq.n	800107a <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8001076:	f7ff fedd 	bl	8000e34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800107a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800107e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001080:	f107 0308 	add.w	r3, r7, #8
 8001084:	4619      	mov	r1, r3
 8001086:	480d      	ldr	r0, [pc, #52]	; (80010bc <MX_TIM1_Init+0x9c>)
 8001088:	f001 fe8e 	bl	8002da8 <HAL_TIM_ConfigClockSource>
 800108c:	4603      	mov	r3, r0
 800108e:	2b00      	cmp	r3, #0
 8001090:	d001      	beq.n	8001096 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8001092:	f7ff fecf 	bl	8000e34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001096:	2300      	movs	r3, #0
 8001098:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800109a:	2300      	movs	r3, #0
 800109c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800109e:	463b      	mov	r3, r7
 80010a0:	4619      	mov	r1, r3
 80010a2:	4806      	ldr	r0, [pc, #24]	; (80010bc <MX_TIM1_Init+0x9c>)
 80010a4:	f002 f854 	bl	8003150 <HAL_TIMEx_MasterConfigSynchronization>
 80010a8:	4603      	mov	r3, r0
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d001      	beq.n	80010b2 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 80010ae:	f7ff fec1 	bl	8000e34 <Error_Handler>
  }

}
 80010b2:	bf00      	nop
 80010b4:	3718      	adds	r7, #24
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}
 80010ba:	bf00      	nop
 80010bc:	200002cc 	.word	0x200002cc
 80010c0:	40012c00 	.word	0x40012c00

080010c4 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b086      	sub	sp, #24
 80010c8:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010ca:	f107 0308 	add.w	r3, r7, #8
 80010ce:	2200      	movs	r2, #0
 80010d0:	601a      	str	r2, [r3, #0]
 80010d2:	605a      	str	r2, [r3, #4]
 80010d4:	609a      	str	r2, [r3, #8]
 80010d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010d8:	463b      	mov	r3, r7
 80010da:	2200      	movs	r2, #0
 80010dc:	601a      	str	r2, [r3, #0]
 80010de:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 80010e0:	4b1d      	ldr	r3, [pc, #116]	; (8001158 <MX_TIM2_Init+0x94>)
 80010e2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80010e6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 63;
 80010e8:	4b1b      	ldr	r3, [pc, #108]	; (8001158 <MX_TIM2_Init+0x94>)
 80010ea:	223f      	movs	r2, #63	; 0x3f
 80010ec:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010ee:	4b1a      	ldr	r3, [pc, #104]	; (8001158 <MX_TIM2_Init+0x94>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 80010f4:	4b18      	ldr	r3, [pc, #96]	; (8001158 <MX_TIM2_Init+0x94>)
 80010f6:	f240 32e7 	movw	r2, #999	; 0x3e7
 80010fa:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010fc:	4b16      	ldr	r3, [pc, #88]	; (8001158 <MX_TIM2_Init+0x94>)
 80010fe:	2200      	movs	r2, #0
 8001100:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001102:	4b15      	ldr	r3, [pc, #84]	; (8001158 <MX_TIM2_Init+0x94>)
 8001104:	2200      	movs	r2, #0
 8001106:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001108:	4813      	ldr	r0, [pc, #76]	; (8001158 <MX_TIM2_Init+0x94>)
 800110a:	f001 fca3 	bl	8002a54 <HAL_TIM_Base_Init>
 800110e:	4603      	mov	r3, r0
 8001110:	2b00      	cmp	r3, #0
 8001112:	d001      	beq.n	8001118 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001114:	f7ff fe8e 	bl	8000e34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001118:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800111c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800111e:	f107 0308 	add.w	r3, r7, #8
 8001122:	4619      	mov	r1, r3
 8001124:	480c      	ldr	r0, [pc, #48]	; (8001158 <MX_TIM2_Init+0x94>)
 8001126:	f001 fe3f 	bl	8002da8 <HAL_TIM_ConfigClockSource>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d001      	beq.n	8001134 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001130:	f7ff fe80 	bl	8000e34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001134:	2300      	movs	r3, #0
 8001136:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001138:	2300      	movs	r3, #0
 800113a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800113c:	463b      	mov	r3, r7
 800113e:	4619      	mov	r1, r3
 8001140:	4805      	ldr	r0, [pc, #20]	; (8001158 <MX_TIM2_Init+0x94>)
 8001142:	f002 f805 	bl	8003150 <HAL_TIMEx_MasterConfigSynchronization>
 8001146:	4603      	mov	r3, r0
 8001148:	2b00      	cmp	r3, #0
 800114a:	d001      	beq.n	8001150 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800114c:	f7ff fe72 	bl	8000e34 <Error_Handler>
  }

}
 8001150:	bf00      	nop
 8001152:	3718      	adds	r7, #24
 8001154:	46bd      	mov	sp, r7
 8001156:	bd80      	pop	{r7, pc}
 8001158:	20000314 	.word	0x20000314

0800115c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b084      	sub	sp, #16
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	4a26      	ldr	r2, [pc, #152]	; (8001204 <HAL_TIM_Base_MspInit+0xa8>)
 800116a:	4293      	cmp	r3, r2
 800116c:	d12c      	bne.n	80011c8 <HAL_TIM_Base_MspInit+0x6c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800116e:	4b26      	ldr	r3, [pc, #152]	; (8001208 <HAL_TIM_Base_MspInit+0xac>)
 8001170:	699b      	ldr	r3, [r3, #24]
 8001172:	4a25      	ldr	r2, [pc, #148]	; (8001208 <HAL_TIM_Base_MspInit+0xac>)
 8001174:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001178:	6193      	str	r3, [r2, #24]
 800117a:	4b23      	ldr	r3, [pc, #140]	; (8001208 <HAL_TIM_Base_MspInit+0xac>)
 800117c:	699b      	ldr	r3, [r3, #24]
 800117e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001182:	60fb      	str	r3, [r7, #12]
 8001184:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 0, 0);
 8001186:	2200      	movs	r2, #0
 8001188:	2100      	movs	r1, #0
 800118a:	2018      	movs	r0, #24
 800118c:	f000 fbe7 	bl	800195e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_IRQn);
 8001190:	2018      	movs	r0, #24
 8001192:	f000 fc00 	bl	8001996 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8001196:	2200      	movs	r2, #0
 8001198:	2100      	movs	r1, #0
 800119a:	2019      	movs	r0, #25
 800119c:	f000 fbdf 	bl	800195e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80011a0:	2019      	movs	r0, #25
 80011a2:	f000 fbf8 	bl	8001996 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_IRQn, 0, 0);
 80011a6:	2200      	movs	r2, #0
 80011a8:	2100      	movs	r1, #0
 80011aa:	201a      	movs	r0, #26
 80011ac:	f000 fbd7 	bl	800195e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_IRQn);
 80011b0:	201a      	movs	r0, #26
 80011b2:	f000 fbf0 	bl	8001996 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 80011b6:	2200      	movs	r2, #0
 80011b8:	2100      	movs	r1, #0
 80011ba:	201b      	movs	r0, #27
 80011bc:	f000 fbcf 	bl	800195e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80011c0:	201b      	movs	r0, #27
 80011c2:	f000 fbe8 	bl	8001996 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80011c6:	e018      	b.n	80011fa <HAL_TIM_Base_MspInit+0x9e>
  else if(tim_baseHandle->Instance==TIM2)
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80011d0:	d113      	bne.n	80011fa <HAL_TIM_Base_MspInit+0x9e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80011d2:	4b0d      	ldr	r3, [pc, #52]	; (8001208 <HAL_TIM_Base_MspInit+0xac>)
 80011d4:	69db      	ldr	r3, [r3, #28]
 80011d6:	4a0c      	ldr	r2, [pc, #48]	; (8001208 <HAL_TIM_Base_MspInit+0xac>)
 80011d8:	f043 0301 	orr.w	r3, r3, #1
 80011dc:	61d3      	str	r3, [r2, #28]
 80011de:	4b0a      	ldr	r3, [pc, #40]	; (8001208 <HAL_TIM_Base_MspInit+0xac>)
 80011e0:	69db      	ldr	r3, [r3, #28]
 80011e2:	f003 0301 	and.w	r3, r3, #1
 80011e6:	60bb      	str	r3, [r7, #8]
 80011e8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80011ea:	2200      	movs	r2, #0
 80011ec:	2100      	movs	r1, #0
 80011ee:	201c      	movs	r0, #28
 80011f0:	f000 fbb5 	bl	800195e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80011f4:	201c      	movs	r0, #28
 80011f6:	f000 fbce 	bl	8001996 <HAL_NVIC_EnableIRQ>
}
 80011fa:	bf00      	nop
 80011fc:	3710      	adds	r7, #16
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	40012c00 	.word	0x40012c00
 8001208:	40021000 	.word	0x40021000

0800120c <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8001210:	4b11      	ldr	r3, [pc, #68]	; (8001258 <MX_USART2_UART_Init+0x4c>)
 8001212:	4a12      	ldr	r2, [pc, #72]	; (800125c <MX_USART2_UART_Init+0x50>)
 8001214:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001216:	4b10      	ldr	r3, [pc, #64]	; (8001258 <MX_USART2_UART_Init+0x4c>)
 8001218:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800121c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800121e:	4b0e      	ldr	r3, [pc, #56]	; (8001258 <MX_USART2_UART_Init+0x4c>)
 8001220:	2200      	movs	r2, #0
 8001222:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001224:	4b0c      	ldr	r3, [pc, #48]	; (8001258 <MX_USART2_UART_Init+0x4c>)
 8001226:	2200      	movs	r2, #0
 8001228:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800122a:	4b0b      	ldr	r3, [pc, #44]	; (8001258 <MX_USART2_UART_Init+0x4c>)
 800122c:	2200      	movs	r2, #0
 800122e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001230:	4b09      	ldr	r3, [pc, #36]	; (8001258 <MX_USART2_UART_Init+0x4c>)
 8001232:	220c      	movs	r2, #12
 8001234:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001236:	4b08      	ldr	r3, [pc, #32]	; (8001258 <MX_USART2_UART_Init+0x4c>)
 8001238:	2200      	movs	r2, #0
 800123a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800123c:	4b06      	ldr	r3, [pc, #24]	; (8001258 <MX_USART2_UART_Init+0x4c>)
 800123e:	2200      	movs	r2, #0
 8001240:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001242:	4805      	ldr	r0, [pc, #20]	; (8001258 <MX_USART2_UART_Init+0x4c>)
 8001244:	f001 fff4 	bl	8003230 <HAL_UART_Init>
 8001248:	4603      	mov	r3, r0
 800124a:	2b00      	cmp	r3, #0
 800124c:	d001      	beq.n	8001252 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800124e:	f7ff fdf1 	bl	8000e34 <Error_Handler>
  }

}
 8001252:	bf00      	nop
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop
 8001258:	200003e4 	.word	0x200003e4
 800125c:	40004400 	.word	0x40004400

08001260 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b088      	sub	sp, #32
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001268:	f107 0310 	add.w	r3, r7, #16
 800126c:	2200      	movs	r2, #0
 800126e:	601a      	str	r2, [r3, #0]
 8001270:	605a      	str	r2, [r3, #4]
 8001272:	609a      	str	r2, [r3, #8]
 8001274:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	4a3f      	ldr	r2, [pc, #252]	; (8001378 <HAL_UART_MspInit+0x118>)
 800127c:	4293      	cmp	r3, r2
 800127e:	d177      	bne.n	8001370 <HAL_UART_MspInit+0x110>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001280:	4b3e      	ldr	r3, [pc, #248]	; (800137c <HAL_UART_MspInit+0x11c>)
 8001282:	69db      	ldr	r3, [r3, #28]
 8001284:	4a3d      	ldr	r2, [pc, #244]	; (800137c <HAL_UART_MspInit+0x11c>)
 8001286:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800128a:	61d3      	str	r3, [r2, #28]
 800128c:	4b3b      	ldr	r3, [pc, #236]	; (800137c <HAL_UART_MspInit+0x11c>)
 800128e:	69db      	ldr	r3, [r3, #28]
 8001290:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001294:	60fb      	str	r3, [r7, #12]
 8001296:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001298:	4b38      	ldr	r3, [pc, #224]	; (800137c <HAL_UART_MspInit+0x11c>)
 800129a:	699b      	ldr	r3, [r3, #24]
 800129c:	4a37      	ldr	r2, [pc, #220]	; (800137c <HAL_UART_MspInit+0x11c>)
 800129e:	f043 0304 	orr.w	r3, r3, #4
 80012a2:	6193      	str	r3, [r2, #24]
 80012a4:	4b35      	ldr	r3, [pc, #212]	; (800137c <HAL_UART_MspInit+0x11c>)
 80012a6:	699b      	ldr	r3, [r3, #24]
 80012a8:	f003 0304 	and.w	r3, r3, #4
 80012ac:	60bb      	str	r3, [r7, #8]
 80012ae:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80012b0:	230c      	movs	r3, #12
 80012b2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012b4:	2302      	movs	r3, #2
 80012b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012b8:	2302      	movs	r3, #2
 80012ba:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012bc:	f107 0310 	add.w	r3, r7, #16
 80012c0:	4619      	mov	r1, r3
 80012c2:	482f      	ldr	r0, [pc, #188]	; (8001380 <HAL_UART_MspInit+0x120>)
 80012c4:	f000 fde6 	bl	8001e94 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 80012c8:	4b2e      	ldr	r3, [pc, #184]	; (8001384 <HAL_UART_MspInit+0x124>)
 80012ca:	4a2f      	ldr	r2, [pc, #188]	; (8001388 <HAL_UART_MspInit+0x128>)
 80012cc:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80012ce:	4b2d      	ldr	r3, [pc, #180]	; (8001384 <HAL_UART_MspInit+0x124>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80012d4:	4b2b      	ldr	r3, [pc, #172]	; (8001384 <HAL_UART_MspInit+0x124>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80012da:	4b2a      	ldr	r3, [pc, #168]	; (8001384 <HAL_UART_MspInit+0x124>)
 80012dc:	2280      	movs	r2, #128	; 0x80
 80012de:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80012e0:	4b28      	ldr	r3, [pc, #160]	; (8001384 <HAL_UART_MspInit+0x124>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80012e6:	4b27      	ldr	r3, [pc, #156]	; (8001384 <HAL_UART_MspInit+0x124>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80012ec:	4b25      	ldr	r3, [pc, #148]	; (8001384 <HAL_UART_MspInit+0x124>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80012f2:	4b24      	ldr	r3, [pc, #144]	; (8001384 <HAL_UART_MspInit+0x124>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80012f8:	4822      	ldr	r0, [pc, #136]	; (8001384 <HAL_UART_MspInit+0x124>)
 80012fa:	f000 fb67 	bl	80019cc <HAL_DMA_Init>
 80012fe:	4603      	mov	r3, r0
 8001300:	2b00      	cmp	r3, #0
 8001302:	d001      	beq.n	8001308 <HAL_UART_MspInit+0xa8>
    {
      Error_Handler();
 8001304:	f7ff fd96 	bl	8000e34 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	4a1e      	ldr	r2, [pc, #120]	; (8001384 <HAL_UART_MspInit+0x124>)
 800130c:	635a      	str	r2, [r3, #52]	; 0x34
 800130e:	4a1d      	ldr	r2, [pc, #116]	; (8001384 <HAL_UART_MspInit+0x124>)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8001314:	4b1d      	ldr	r3, [pc, #116]	; (800138c <HAL_UART_MspInit+0x12c>)
 8001316:	4a1e      	ldr	r2, [pc, #120]	; (8001390 <HAL_UART_MspInit+0x130>)
 8001318:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800131a:	4b1c      	ldr	r3, [pc, #112]	; (800138c <HAL_UART_MspInit+0x12c>)
 800131c:	2210      	movs	r2, #16
 800131e:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001320:	4b1a      	ldr	r3, [pc, #104]	; (800138c <HAL_UART_MspInit+0x12c>)
 8001322:	2200      	movs	r2, #0
 8001324:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001326:	4b19      	ldr	r3, [pc, #100]	; (800138c <HAL_UART_MspInit+0x12c>)
 8001328:	2280      	movs	r2, #128	; 0x80
 800132a:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800132c:	4b17      	ldr	r3, [pc, #92]	; (800138c <HAL_UART_MspInit+0x12c>)
 800132e:	2200      	movs	r2, #0
 8001330:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001332:	4b16      	ldr	r3, [pc, #88]	; (800138c <HAL_UART_MspInit+0x12c>)
 8001334:	2200      	movs	r2, #0
 8001336:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8001338:	4b14      	ldr	r3, [pc, #80]	; (800138c <HAL_UART_MspInit+0x12c>)
 800133a:	2200      	movs	r2, #0
 800133c:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800133e:	4b13      	ldr	r3, [pc, #76]	; (800138c <HAL_UART_MspInit+0x12c>)
 8001340:	2200      	movs	r2, #0
 8001342:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001344:	4811      	ldr	r0, [pc, #68]	; (800138c <HAL_UART_MspInit+0x12c>)
 8001346:	f000 fb41 	bl	80019cc <HAL_DMA_Init>
 800134a:	4603      	mov	r3, r0
 800134c:	2b00      	cmp	r3, #0
 800134e:	d001      	beq.n	8001354 <HAL_UART_MspInit+0xf4>
    {
      Error_Handler();
 8001350:	f7ff fd70 	bl	8000e34 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	4a0d      	ldr	r2, [pc, #52]	; (800138c <HAL_UART_MspInit+0x12c>)
 8001358:	631a      	str	r2, [r3, #48]	; 0x30
 800135a:	4a0c      	ldr	r2, [pc, #48]	; (800138c <HAL_UART_MspInit+0x12c>)
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001360:	2200      	movs	r2, #0
 8001362:	2100      	movs	r1, #0
 8001364:	2026      	movs	r0, #38	; 0x26
 8001366:	f000 fafa 	bl	800195e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800136a:	2026      	movs	r0, #38	; 0x26
 800136c:	f000 fb13 	bl	8001996 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001370:	bf00      	nop
 8001372:	3720      	adds	r7, #32
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}
 8001378:	40004400 	.word	0x40004400
 800137c:	40021000 	.word	0x40021000
 8001380:	40010800 	.word	0x40010800
 8001384:	2000035c 	.word	0x2000035c
 8001388:	4002006c 	.word	0x4002006c
 800138c:	200003a0 	.word	0x200003a0
 8001390:	40020080 	.word	0x40020080

08001394 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001394:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001396:	e003      	b.n	80013a0 <LoopCopyDataInit>

08001398 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001398:	4b0b      	ldr	r3, [pc, #44]	; (80013c8 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800139a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800139c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800139e:	3104      	adds	r1, #4

080013a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80013a0:	480a      	ldr	r0, [pc, #40]	; (80013cc <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80013a2:	4b0b      	ldr	r3, [pc, #44]	; (80013d0 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80013a4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80013a6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80013a8:	d3f6      	bcc.n	8001398 <CopyDataInit>
  ldr r2, =_sbss
 80013aa:	4a0a      	ldr	r2, [pc, #40]	; (80013d4 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80013ac:	e002      	b.n	80013b4 <LoopFillZerobss>

080013ae <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80013ae:	2300      	movs	r3, #0
  str r3, [r2], #4
 80013b0:	f842 3b04 	str.w	r3, [r2], #4

080013b4 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80013b4:	4b08      	ldr	r3, [pc, #32]	; (80013d8 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80013b6:	429a      	cmp	r2, r3
  bcc FillZerobss
 80013b8:	d3f9      	bcc.n	80013ae <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80013ba:	f7ff fe2b 	bl	8001014 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80013be:	f002 fe7d 	bl	80040bc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80013c2:	f7ff fc2d 	bl	8000c20 <main>
  bx lr
 80013c6:	4770      	bx	lr
  ldr r3, =_sidata
 80013c8:	08007b80 	.word	0x08007b80
  ldr r0, =_sdata
 80013cc:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80013d0:	200001dc 	.word	0x200001dc
  ldr r2, =_sbss
 80013d4:	200001e0 	.word	0x200001e0
  ldr r3, = _ebss
 80013d8:	2000042c 	.word	0x2000042c

080013dc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80013dc:	e7fe      	b.n	80013dc <ADC1_2_IRQHandler>
	...

080013e0 <delay>:
 *      Author: Åukasz
 */
#include"DS18B20.h"
#include"tim.h"
void delay (uint16_t time)
{
 80013e0:	b480      	push	{r7}
 80013e2:	b083      	sub	sp, #12
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	4603      	mov	r3, r0
 80013e8:	80fb      	strh	r3, [r7, #6]
	/* change your code here for the delay in microseconds */
	__HAL_TIM_SET_COUNTER(&htim2, 0);
 80013ea:	4b08      	ldr	r3, [pc, #32]	; (800140c <delay+0x2c>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	2200      	movs	r2, #0
 80013f0:	625a      	str	r2, [r3, #36]	; 0x24
	while ((__HAL_TIM_GET_COUNTER(&htim2))<time);
 80013f2:	bf00      	nop
 80013f4:	4b05      	ldr	r3, [pc, #20]	; (800140c <delay+0x2c>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80013fa:	88fb      	ldrh	r3, [r7, #6]
 80013fc:	429a      	cmp	r2, r3
 80013fe:	d3f9      	bcc.n	80013f4 <delay+0x14>
}
 8001400:	bf00      	nop
 8001402:	370c      	adds	r7, #12
 8001404:	46bd      	mov	sp, r7
 8001406:	bc80      	pop	{r7}
 8001408:	4770      	bx	lr
 800140a:	bf00      	nop
 800140c:	20000314 	.word	0x20000314

08001410 <Set_Pin_Output>:
void Set_Pin_Output (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b086      	sub	sp, #24
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
 8001418:	460b      	mov	r3, r1
 800141a:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800141c:	f107 0308 	add.w	r3, r7, #8
 8001420:	2200      	movs	r2, #0
 8001422:	601a      	str	r2, [r3, #0]
 8001424:	605a      	str	r2, [r3, #4]
 8001426:	609a      	str	r2, [r3, #8]
 8001428:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pin = GPIO_Pin;
 800142a:	887b      	ldrh	r3, [r7, #2]
 800142c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800142e:	2301      	movs	r3, #1
 8001430:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001432:	2302      	movs	r3, #2
 8001434:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8001436:	f107 0308 	add.w	r3, r7, #8
 800143a:	4619      	mov	r1, r3
 800143c:	6878      	ldr	r0, [r7, #4]
 800143e:	f000 fd29 	bl	8001e94 <HAL_GPIO_Init>
}
 8001442:	bf00      	nop
 8001444:	3718      	adds	r7, #24
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}

0800144a <Set_Pin_Input>:
void Set_Pin_Input (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800144a:	b580      	push	{r7, lr}
 800144c:	b086      	sub	sp, #24
 800144e:	af00      	add	r7, sp, #0
 8001450:	6078      	str	r0, [r7, #4]
 8001452:	460b      	mov	r3, r1
 8001454:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001456:	f107 0308 	add.w	r3, r7, #8
 800145a:	2200      	movs	r2, #0
 800145c:	601a      	str	r2, [r3, #0]
 800145e:	605a      	str	r2, [r3, #4]
 8001460:	609a      	str	r2, [r3, #8]
 8001462:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pin = GPIO_Pin;
 8001464:	887b      	ldrh	r3, [r7, #2]
 8001466:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001468:	2300      	movs	r3, #0
 800146a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 800146c:	2301      	movs	r3, #1
 800146e:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8001470:	f107 0308 	add.w	r3, r7, #8
 8001474:	4619      	mov	r1, r3
 8001476:	6878      	ldr	r0, [r7, #4]
 8001478:	f000 fd0c 	bl	8001e94 <HAL_GPIO_Init>
}
 800147c:	bf00      	nop
 800147e:	3718      	adds	r7, #24
 8001480:	46bd      	mov	sp, r7
 8001482:	bd80      	pop	{r7, pc}

08001484 <DS18B20_Start>:

uint8_t DS18B20_Start (void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b082      	sub	sp, #8
 8001488:	af00      	add	r7, sp, #0
	uint8_t Response = 0;
 800148a:	2300      	movs	r3, #0
 800148c:	71fb      	strb	r3, [r7, #7]
	Set_Pin_Output(DS18B20_PORT, DS18B20_PIN);   // set the pin as output
 800148e:	2120      	movs	r1, #32
 8001490:	4813      	ldr	r0, [pc, #76]	; (80014e0 <DS18B20_Start+0x5c>)
 8001492:	f7ff ffbd 	bl	8001410 <Set_Pin_Output>
	HAL_GPIO_WritePin (DS18B20_PORT, DS18B20_PIN, 0);  // pull the pin low
 8001496:	2200      	movs	r2, #0
 8001498:	2120      	movs	r1, #32
 800149a:	4811      	ldr	r0, [pc, #68]	; (80014e0 <DS18B20_Start+0x5c>)
 800149c:	f000 fe6b 	bl	8002176 <HAL_GPIO_WritePin>
	delay (500);   // delay according to datasheet
 80014a0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80014a4:	f7ff ff9c 	bl	80013e0 <delay>

	Set_Pin_Input(DS18B20_PORT, DS18B20_PIN);    // set the pin as input
 80014a8:	2120      	movs	r1, #32
 80014aa:	480d      	ldr	r0, [pc, #52]	; (80014e0 <DS18B20_Start+0x5c>)
 80014ac:	f7ff ffcd 	bl	800144a <Set_Pin_Input>
	delay (100);    // delay according to datasheet
 80014b0:	2064      	movs	r0, #100	; 0x64
 80014b2:	f7ff ff95 	bl	80013e0 <delay>

	if (!(HAL_GPIO_ReadPin (DS18B20_PORT, DS18B20_PIN))) Response = 1;    // if the pin is low i.e the presence pulse is detected
 80014b6:	2120      	movs	r1, #32
 80014b8:	4809      	ldr	r0, [pc, #36]	; (80014e0 <DS18B20_Start+0x5c>)
 80014ba:	f000 fe45 	bl	8002148 <HAL_GPIO_ReadPin>
 80014be:	4603      	mov	r3, r0
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d102      	bne.n	80014ca <DS18B20_Start+0x46>
 80014c4:	2301      	movs	r3, #1
 80014c6:	71fb      	strb	r3, [r7, #7]
 80014c8:	e001      	b.n	80014ce <DS18B20_Start+0x4a>
	else Response = -1;
 80014ca:	23ff      	movs	r3, #255	; 0xff
 80014cc:	71fb      	strb	r3, [r7, #7]

	delay (500); // 480 us delay totally.
 80014ce:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80014d2:	f7ff ff85 	bl	80013e0 <delay>

	return Response;
 80014d6:	79fb      	ldrb	r3, [r7, #7]
}
 80014d8:	4618      	mov	r0, r3
 80014da:	3708      	adds	r7, #8
 80014dc:	46bd      	mov	sp, r7
 80014de:	bd80      	pop	{r7, pc}
 80014e0:	40010c00 	.word	0x40010c00

080014e4 <DS18B20_Write>:

void DS18B20_Write (uint8_t data)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b084      	sub	sp, #16
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	4603      	mov	r3, r0
 80014ec:	71fb      	strb	r3, [r7, #7]
	Set_Pin_Output(DS18B20_PORT, DS18B20_PIN);  // set as output
 80014ee:	2120      	movs	r1, #32
 80014f0:	481d      	ldr	r0, [pc, #116]	; (8001568 <DS18B20_Write+0x84>)
 80014f2:	f7ff ff8d 	bl	8001410 <Set_Pin_Output>

	for (int i=0; i<8; i++)
 80014f6:	2300      	movs	r3, #0
 80014f8:	60fb      	str	r3, [r7, #12]
 80014fa:	e02e      	b.n	800155a <DS18B20_Write+0x76>
	{

		if ((data & (1<<i))!=0)  // if the bit is high
 80014fc:	79fa      	ldrb	r2, [r7, #7]
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	fa42 f303 	asr.w	r3, r2, r3
 8001504:	f003 0301 	and.w	r3, r3, #1
 8001508:	2b00      	cmp	r3, #0
 800150a:	d013      	beq.n	8001534 <DS18B20_Write+0x50>
		{
			// write 1

			Set_Pin_Output(DS18B20_PORT, DS18B20_PIN);  // set as output
 800150c:	2120      	movs	r1, #32
 800150e:	4816      	ldr	r0, [pc, #88]	; (8001568 <DS18B20_Write+0x84>)
 8001510:	f7ff ff7e 	bl	8001410 <Set_Pin_Output>
			HAL_GPIO_WritePin (DS18B20_PORT, DS18B20_PIN, 0);  // pull the pin LOW
 8001514:	2200      	movs	r2, #0
 8001516:	2120      	movs	r1, #32
 8001518:	4813      	ldr	r0, [pc, #76]	; (8001568 <DS18B20_Write+0x84>)
 800151a:	f000 fe2c 	bl	8002176 <HAL_GPIO_WritePin>
			delay (1);  // wait for 1 us
 800151e:	2001      	movs	r0, #1
 8001520:	f7ff ff5e 	bl	80013e0 <delay>

			Set_Pin_Input(DS18B20_PORT, DS18B20_PIN);  // set as input
 8001524:	2120      	movs	r1, #32
 8001526:	4810      	ldr	r0, [pc, #64]	; (8001568 <DS18B20_Write+0x84>)
 8001528:	f7ff ff8f 	bl	800144a <Set_Pin_Input>
			delay (60);  // wait for 60 us
 800152c:	203c      	movs	r0, #60	; 0x3c
 800152e:	f7ff ff57 	bl	80013e0 <delay>
 8001532:	e00f      	b.n	8001554 <DS18B20_Write+0x70>

		else  // if the bit is low
		{
			// write 0

			Set_Pin_Output(DS18B20_PORT, DS18B20_PIN);
 8001534:	2120      	movs	r1, #32
 8001536:	480c      	ldr	r0, [pc, #48]	; (8001568 <DS18B20_Write+0x84>)
 8001538:	f7ff ff6a 	bl	8001410 <Set_Pin_Output>
			HAL_GPIO_WritePin (DS18B20_PORT, DS18B20_PIN, 0);  // pull the pin LOW
 800153c:	2200      	movs	r2, #0
 800153e:	2120      	movs	r1, #32
 8001540:	4809      	ldr	r0, [pc, #36]	; (8001568 <DS18B20_Write+0x84>)
 8001542:	f000 fe18 	bl	8002176 <HAL_GPIO_WritePin>
			delay (60);  // wait for 60 us
 8001546:	203c      	movs	r0, #60	; 0x3c
 8001548:	f7ff ff4a 	bl	80013e0 <delay>

			Set_Pin_Input(DS18B20_PORT, DS18B20_PIN);
 800154c:	2120      	movs	r1, #32
 800154e:	4806      	ldr	r0, [pc, #24]	; (8001568 <DS18B20_Write+0x84>)
 8001550:	f7ff ff7b 	bl	800144a <Set_Pin_Input>
	for (int i=0; i<8; i++)
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	3301      	adds	r3, #1
 8001558:	60fb      	str	r3, [r7, #12]
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	2b07      	cmp	r3, #7
 800155e:	ddcd      	ble.n	80014fc <DS18B20_Write+0x18>
		}
	}
}
 8001560:	bf00      	nop
 8001562:	3710      	adds	r7, #16
 8001564:	46bd      	mov	sp, r7
 8001566:	bd80      	pop	{r7, pc}
 8001568:	40010c00 	.word	0x40010c00

0800156c <DS18B20_Read>:

uint8_t DS18B20_Read (void)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b082      	sub	sp, #8
 8001570:	af00      	add	r7, sp, #0
	uint8_t value=0;
 8001572:	2300      	movs	r3, #0
 8001574:	71fb      	strb	r3, [r7, #7]

	Set_Pin_Input(DS18B20_PORT, DS18B20_PIN);
 8001576:	2120      	movs	r1, #32
 8001578:	481a      	ldr	r0, [pc, #104]	; (80015e4 <DS18B20_Read+0x78>)
 800157a:	f7ff ff66 	bl	800144a <Set_Pin_Input>

	for (int i=0;i<8;i++)
 800157e:	2300      	movs	r3, #0
 8001580:	603b      	str	r3, [r7, #0]
 8001582:	e026      	b.n	80015d2 <DS18B20_Read+0x66>
	{
		Set_Pin_Output(DS18B20_PORT, DS18B20_PIN);   // set as output
 8001584:	2120      	movs	r1, #32
 8001586:	4817      	ldr	r0, [pc, #92]	; (80015e4 <DS18B20_Read+0x78>)
 8001588:	f7ff ff42 	bl	8001410 <Set_Pin_Output>

		HAL_GPIO_WritePin (DS18B20_PORT, DS18B20_PIN, 0);  // pull the data pin LOW
 800158c:	2200      	movs	r2, #0
 800158e:	2120      	movs	r1, #32
 8001590:	4814      	ldr	r0, [pc, #80]	; (80015e4 <DS18B20_Read+0x78>)
 8001592:	f000 fdf0 	bl	8002176 <HAL_GPIO_WritePin>
		delay (5);  // wait for > 1us
 8001596:	2005      	movs	r0, #5
 8001598:	f7ff ff22 	bl	80013e0 <delay>

		Set_Pin_Input(DS18B20_PORT, DS18B20_PIN);  // set as input
 800159c:	2120      	movs	r1, #32
 800159e:	4811      	ldr	r0, [pc, #68]	; (80015e4 <DS18B20_Read+0x78>)
 80015a0:	f7ff ff53 	bl	800144a <Set_Pin_Input>
		if (HAL_GPIO_ReadPin (DS18B20_PORT, DS18B20_PIN))  // if the pin is HIGH
 80015a4:	2120      	movs	r1, #32
 80015a6:	480f      	ldr	r0, [pc, #60]	; (80015e4 <DS18B20_Read+0x78>)
 80015a8:	f000 fdce 	bl	8002148 <HAL_GPIO_ReadPin>
 80015ac:	4603      	mov	r3, r0
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d009      	beq.n	80015c6 <DS18B20_Read+0x5a>
		{
			value |= 1<<i;  // read = 1
 80015b2:	2201      	movs	r2, #1
 80015b4:	683b      	ldr	r3, [r7, #0]
 80015b6:	fa02 f303 	lsl.w	r3, r2, r3
 80015ba:	b25a      	sxtb	r2, r3
 80015bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015c0:	4313      	orrs	r3, r2
 80015c2:	b25b      	sxtb	r3, r3
 80015c4:	71fb      	strb	r3, [r7, #7]
		}
		delay (60);  // wait for 60 us
 80015c6:	203c      	movs	r0, #60	; 0x3c
 80015c8:	f7ff ff0a 	bl	80013e0 <delay>
	for (int i=0;i<8;i++)
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	3301      	adds	r3, #1
 80015d0:	603b      	str	r3, [r7, #0]
 80015d2:	683b      	ldr	r3, [r7, #0]
 80015d4:	2b07      	cmp	r3, #7
 80015d6:	ddd5      	ble.n	8001584 <DS18B20_Read+0x18>
	}
	return value;
 80015d8:	79fb      	ldrb	r3, [r7, #7]
}
 80015da:	4618      	mov	r0, r3
 80015dc:	3708      	adds	r7, #8
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}
 80015e2:	bf00      	nop
 80015e4:	40010c00 	.word	0x40010c00

080015e8 <DS18B20_Full>:
void DS18B20_Full(double *Temperature){
 80015e8:	b590      	push	{r4, r7, lr}
 80015ea:	b083      	sub	sp, #12
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
	static uint8_t Presence = 0;
	static uint8_t  Temp_byte1, Temp_byte2;
	static uint16_t TEMP;
		  Presence = DS18B20_Start ();
 80015f0:	f7ff ff48 	bl	8001484 <DS18B20_Start>
 80015f4:	4603      	mov	r3, r0
 80015f6:	461a      	mov	r2, r3
 80015f8:	4b26      	ldr	r3, [pc, #152]	; (8001694 <DS18B20_Full+0xac>)
 80015fa:	701a      	strb	r2, [r3, #0]
		  	  HAL_Delay (1);
 80015fc:	2001      	movs	r0, #1
 80015fe:	f000 f8b5 	bl	800176c <HAL_Delay>
		  	  DS18B20_Write (0xCC);  // skip ROM
 8001602:	20cc      	movs	r0, #204	; 0xcc
 8001604:	f7ff ff6e 	bl	80014e4 <DS18B20_Write>
		  	  DS18B20_Write (0x44);  // convert t
 8001608:	2044      	movs	r0, #68	; 0x44
 800160a:	f7ff ff6b 	bl	80014e4 <DS18B20_Write>
		  	  HAL_Delay (800);
 800160e:	f44f 7048 	mov.w	r0, #800	; 0x320
 8001612:	f000 f8ab 	bl	800176c <HAL_Delay>

		  	  Presence = DS18B20_Start ();
 8001616:	f7ff ff35 	bl	8001484 <DS18B20_Start>
 800161a:	4603      	mov	r3, r0
 800161c:	461a      	mov	r2, r3
 800161e:	4b1d      	ldr	r3, [pc, #116]	; (8001694 <DS18B20_Full+0xac>)
 8001620:	701a      	strb	r2, [r3, #0]
		        HAL_Delay(1);
 8001622:	2001      	movs	r0, #1
 8001624:	f000 f8a2 	bl	800176c <HAL_Delay>
		        DS18B20_Write (0xCC);  // skip ROM
 8001628:	20cc      	movs	r0, #204	; 0xcc
 800162a:	f7ff ff5b 	bl	80014e4 <DS18B20_Write>
		        DS18B20_Write (0xBE);  // Read Scratch-pad
 800162e:	20be      	movs	r0, #190	; 0xbe
 8001630:	f7ff ff58 	bl	80014e4 <DS18B20_Write>

		        Temp_byte1 = DS18B20_Read();
 8001634:	f7ff ff9a 	bl	800156c <DS18B20_Read>
 8001638:	4603      	mov	r3, r0
 800163a:	461a      	mov	r2, r3
 800163c:	4b16      	ldr	r3, [pc, #88]	; (8001698 <DS18B20_Full+0xb0>)
 800163e:	701a      	strb	r2, [r3, #0]
		  	  Temp_byte2 = DS18B20_Read();
 8001640:	f7ff ff94 	bl	800156c <DS18B20_Read>
 8001644:	4603      	mov	r3, r0
 8001646:	461a      	mov	r2, r3
 8001648:	4b14      	ldr	r3, [pc, #80]	; (800169c <DS18B20_Full+0xb4>)
 800164a:	701a      	strb	r2, [r3, #0]
		  	  TEMP = (Temp_byte2<<8)|Temp_byte1;
 800164c:	4b13      	ldr	r3, [pc, #76]	; (800169c <DS18B20_Full+0xb4>)
 800164e:	781b      	ldrb	r3, [r3, #0]
 8001650:	021b      	lsls	r3, r3, #8
 8001652:	b21a      	sxth	r2, r3
 8001654:	4b10      	ldr	r3, [pc, #64]	; (8001698 <DS18B20_Full+0xb0>)
 8001656:	781b      	ldrb	r3, [r3, #0]
 8001658:	b21b      	sxth	r3, r3
 800165a:	4313      	orrs	r3, r2
 800165c:	b21b      	sxth	r3, r3
 800165e:	b29a      	uxth	r2, r3
 8001660:	4b0f      	ldr	r3, [pc, #60]	; (80016a0 <DS18B20_Full+0xb8>)
 8001662:	801a      	strh	r2, [r3, #0]
		  	  *Temperature = (double)TEMP/16;
 8001664:	4b0e      	ldr	r3, [pc, #56]	; (80016a0 <DS18B20_Full+0xb8>)
 8001666:	881b      	ldrh	r3, [r3, #0]
 8001668:	4618      	mov	r0, r3
 800166a:	f7fe febb 	bl	80003e4 <__aeabi_ui2d>
 800166e:	f04f 0200 	mov.w	r2, #0
 8001672:	4b0c      	ldr	r3, [pc, #48]	; (80016a4 <DS18B20_Full+0xbc>)
 8001674:	f7ff f85a 	bl	800072c <__aeabi_ddiv>
 8001678:	4603      	mov	r3, r0
 800167a:	460c      	mov	r4, r1
 800167c:	687a      	ldr	r2, [r7, #4]
 800167e:	e9c2 3400 	strd	r3, r4, [r2]


		  	  HAL_Delay(1000);
 8001682:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001686:	f000 f871 	bl	800176c <HAL_Delay>
}
 800168a:	bf00      	nop
 800168c:	370c      	adds	r7, #12
 800168e:	46bd      	mov	sp, r7
 8001690:	bd90      	pop	{r4, r7, pc}
 8001692:	bf00      	nop
 8001694:	2000020c 	.word	0x2000020c
 8001698:	2000020d 	.word	0x2000020d
 800169c:	2000020e 	.word	0x2000020e
 80016a0:	20000210 	.word	0x20000210
 80016a4:	40300000 	.word	0x40300000

080016a8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80016ac:	4b08      	ldr	r3, [pc, #32]	; (80016d0 <HAL_Init+0x28>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	4a07      	ldr	r2, [pc, #28]	; (80016d0 <HAL_Init+0x28>)
 80016b2:	f043 0310 	orr.w	r3, r3, #16
 80016b6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016b8:	2003      	movs	r0, #3
 80016ba:	f000 f945 	bl	8001948 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80016be:	2000      	movs	r0, #0
 80016c0:	f000 f808 	bl	80016d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80016c4:	f7ff fbbc 	bl	8000e40 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016c8:	2300      	movs	r3, #0
}
 80016ca:	4618      	mov	r0, r3
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	40022000 	.word	0x40022000

080016d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b082      	sub	sp, #8
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80016dc:	4b12      	ldr	r3, [pc, #72]	; (8001728 <HAL_InitTick+0x54>)
 80016de:	681a      	ldr	r2, [r3, #0]
 80016e0:	4b12      	ldr	r3, [pc, #72]	; (800172c <HAL_InitTick+0x58>)
 80016e2:	781b      	ldrb	r3, [r3, #0]
 80016e4:	4619      	mov	r1, r3
 80016e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80016ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80016f2:	4618      	mov	r0, r3
 80016f4:	f000 f95d 	bl	80019b2 <HAL_SYSTICK_Config>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d001      	beq.n	8001702 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80016fe:	2301      	movs	r3, #1
 8001700:	e00e      	b.n	8001720 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	2b0f      	cmp	r3, #15
 8001706:	d80a      	bhi.n	800171e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001708:	2200      	movs	r2, #0
 800170a:	6879      	ldr	r1, [r7, #4]
 800170c:	f04f 30ff 	mov.w	r0, #4294967295
 8001710:	f000 f925 	bl	800195e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001714:	4a06      	ldr	r2, [pc, #24]	; (8001730 <HAL_InitTick+0x5c>)
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800171a:	2300      	movs	r3, #0
 800171c:	e000      	b.n	8001720 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800171e:	2301      	movs	r3, #1
}
 8001720:	4618      	mov	r0, r3
 8001722:	3708      	adds	r7, #8
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}
 8001728:	20000000 	.word	0x20000000
 800172c:	20000008 	.word	0x20000008
 8001730:	20000004 	.word	0x20000004

08001734 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001734:	b480      	push	{r7}
 8001736:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001738:	4b05      	ldr	r3, [pc, #20]	; (8001750 <HAL_IncTick+0x1c>)
 800173a:	781b      	ldrb	r3, [r3, #0]
 800173c:	461a      	mov	r2, r3
 800173e:	4b05      	ldr	r3, [pc, #20]	; (8001754 <HAL_IncTick+0x20>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	4413      	add	r3, r2
 8001744:	4a03      	ldr	r2, [pc, #12]	; (8001754 <HAL_IncTick+0x20>)
 8001746:	6013      	str	r3, [r2, #0]
}
 8001748:	bf00      	nop
 800174a:	46bd      	mov	sp, r7
 800174c:	bc80      	pop	{r7}
 800174e:	4770      	bx	lr
 8001750:	20000008 	.word	0x20000008
 8001754:	20000424 	.word	0x20000424

08001758 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001758:	b480      	push	{r7}
 800175a:	af00      	add	r7, sp, #0
  return uwTick;
 800175c:	4b02      	ldr	r3, [pc, #8]	; (8001768 <HAL_GetTick+0x10>)
 800175e:	681b      	ldr	r3, [r3, #0]
}
 8001760:	4618      	mov	r0, r3
 8001762:	46bd      	mov	sp, r7
 8001764:	bc80      	pop	{r7}
 8001766:	4770      	bx	lr
 8001768:	20000424 	.word	0x20000424

0800176c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b084      	sub	sp, #16
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001774:	f7ff fff0 	bl	8001758 <HAL_GetTick>
 8001778:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001784:	d005      	beq.n	8001792 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001786:	4b09      	ldr	r3, [pc, #36]	; (80017ac <HAL_Delay+0x40>)
 8001788:	781b      	ldrb	r3, [r3, #0]
 800178a:	461a      	mov	r2, r3
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	4413      	add	r3, r2
 8001790:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001792:	bf00      	nop
 8001794:	f7ff ffe0 	bl	8001758 <HAL_GetTick>
 8001798:	4602      	mov	r2, r0
 800179a:	68bb      	ldr	r3, [r7, #8]
 800179c:	1ad3      	subs	r3, r2, r3
 800179e:	68fa      	ldr	r2, [r7, #12]
 80017a0:	429a      	cmp	r2, r3
 80017a2:	d8f7      	bhi.n	8001794 <HAL_Delay+0x28>
  {
  }
}
 80017a4:	bf00      	nop
 80017a6:	3710      	adds	r7, #16
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bd80      	pop	{r7, pc}
 80017ac:	20000008 	.word	0x20000008

080017b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017b0:	b480      	push	{r7}
 80017b2:	b085      	sub	sp, #20
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	f003 0307 	and.w	r3, r3, #7
 80017be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017c0:	4b0c      	ldr	r3, [pc, #48]	; (80017f4 <__NVIC_SetPriorityGrouping+0x44>)
 80017c2:	68db      	ldr	r3, [r3, #12]
 80017c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017c6:	68ba      	ldr	r2, [r7, #8]
 80017c8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80017cc:	4013      	ands	r3, r2
 80017ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017d4:	68bb      	ldr	r3, [r7, #8]
 80017d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80017d8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80017dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80017e2:	4a04      	ldr	r2, [pc, #16]	; (80017f4 <__NVIC_SetPriorityGrouping+0x44>)
 80017e4:	68bb      	ldr	r3, [r7, #8]
 80017e6:	60d3      	str	r3, [r2, #12]
}
 80017e8:	bf00      	nop
 80017ea:	3714      	adds	r7, #20
 80017ec:	46bd      	mov	sp, r7
 80017ee:	bc80      	pop	{r7}
 80017f0:	4770      	bx	lr
 80017f2:	bf00      	nop
 80017f4:	e000ed00 	.word	0xe000ed00

080017f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80017f8:	b480      	push	{r7}
 80017fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017fc:	4b04      	ldr	r3, [pc, #16]	; (8001810 <__NVIC_GetPriorityGrouping+0x18>)
 80017fe:	68db      	ldr	r3, [r3, #12]
 8001800:	0a1b      	lsrs	r3, r3, #8
 8001802:	f003 0307 	and.w	r3, r3, #7
}
 8001806:	4618      	mov	r0, r3
 8001808:	46bd      	mov	sp, r7
 800180a:	bc80      	pop	{r7}
 800180c:	4770      	bx	lr
 800180e:	bf00      	nop
 8001810:	e000ed00 	.word	0xe000ed00

08001814 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001814:	b480      	push	{r7}
 8001816:	b083      	sub	sp, #12
 8001818:	af00      	add	r7, sp, #0
 800181a:	4603      	mov	r3, r0
 800181c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800181e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001822:	2b00      	cmp	r3, #0
 8001824:	db0b      	blt.n	800183e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001826:	79fb      	ldrb	r3, [r7, #7]
 8001828:	f003 021f 	and.w	r2, r3, #31
 800182c:	4906      	ldr	r1, [pc, #24]	; (8001848 <__NVIC_EnableIRQ+0x34>)
 800182e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001832:	095b      	lsrs	r3, r3, #5
 8001834:	2001      	movs	r0, #1
 8001836:	fa00 f202 	lsl.w	r2, r0, r2
 800183a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800183e:	bf00      	nop
 8001840:	370c      	adds	r7, #12
 8001842:	46bd      	mov	sp, r7
 8001844:	bc80      	pop	{r7}
 8001846:	4770      	bx	lr
 8001848:	e000e100 	.word	0xe000e100

0800184c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800184c:	b480      	push	{r7}
 800184e:	b083      	sub	sp, #12
 8001850:	af00      	add	r7, sp, #0
 8001852:	4603      	mov	r3, r0
 8001854:	6039      	str	r1, [r7, #0]
 8001856:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001858:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800185c:	2b00      	cmp	r3, #0
 800185e:	db0a      	blt.n	8001876 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	b2da      	uxtb	r2, r3
 8001864:	490c      	ldr	r1, [pc, #48]	; (8001898 <__NVIC_SetPriority+0x4c>)
 8001866:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800186a:	0112      	lsls	r2, r2, #4
 800186c:	b2d2      	uxtb	r2, r2
 800186e:	440b      	add	r3, r1
 8001870:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001874:	e00a      	b.n	800188c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	b2da      	uxtb	r2, r3
 800187a:	4908      	ldr	r1, [pc, #32]	; (800189c <__NVIC_SetPriority+0x50>)
 800187c:	79fb      	ldrb	r3, [r7, #7]
 800187e:	f003 030f 	and.w	r3, r3, #15
 8001882:	3b04      	subs	r3, #4
 8001884:	0112      	lsls	r2, r2, #4
 8001886:	b2d2      	uxtb	r2, r2
 8001888:	440b      	add	r3, r1
 800188a:	761a      	strb	r2, [r3, #24]
}
 800188c:	bf00      	nop
 800188e:	370c      	adds	r7, #12
 8001890:	46bd      	mov	sp, r7
 8001892:	bc80      	pop	{r7}
 8001894:	4770      	bx	lr
 8001896:	bf00      	nop
 8001898:	e000e100 	.word	0xe000e100
 800189c:	e000ed00 	.word	0xe000ed00

080018a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018a0:	b480      	push	{r7}
 80018a2:	b089      	sub	sp, #36	; 0x24
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	60f8      	str	r0, [r7, #12]
 80018a8:	60b9      	str	r1, [r7, #8]
 80018aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	f003 0307 	and.w	r3, r3, #7
 80018b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018b4:	69fb      	ldr	r3, [r7, #28]
 80018b6:	f1c3 0307 	rsb	r3, r3, #7
 80018ba:	2b04      	cmp	r3, #4
 80018bc:	bf28      	it	cs
 80018be:	2304      	movcs	r3, #4
 80018c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018c2:	69fb      	ldr	r3, [r7, #28]
 80018c4:	3304      	adds	r3, #4
 80018c6:	2b06      	cmp	r3, #6
 80018c8:	d902      	bls.n	80018d0 <NVIC_EncodePriority+0x30>
 80018ca:	69fb      	ldr	r3, [r7, #28]
 80018cc:	3b03      	subs	r3, #3
 80018ce:	e000      	b.n	80018d2 <NVIC_EncodePriority+0x32>
 80018d0:	2300      	movs	r3, #0
 80018d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018d4:	f04f 32ff 	mov.w	r2, #4294967295
 80018d8:	69bb      	ldr	r3, [r7, #24]
 80018da:	fa02 f303 	lsl.w	r3, r2, r3
 80018de:	43da      	mvns	r2, r3
 80018e0:	68bb      	ldr	r3, [r7, #8]
 80018e2:	401a      	ands	r2, r3
 80018e4:	697b      	ldr	r3, [r7, #20]
 80018e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018e8:	f04f 31ff 	mov.w	r1, #4294967295
 80018ec:	697b      	ldr	r3, [r7, #20]
 80018ee:	fa01 f303 	lsl.w	r3, r1, r3
 80018f2:	43d9      	mvns	r1, r3
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018f8:	4313      	orrs	r3, r2
         );
}
 80018fa:	4618      	mov	r0, r3
 80018fc:	3724      	adds	r7, #36	; 0x24
 80018fe:	46bd      	mov	sp, r7
 8001900:	bc80      	pop	{r7}
 8001902:	4770      	bx	lr

08001904 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b082      	sub	sp, #8
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	3b01      	subs	r3, #1
 8001910:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001914:	d301      	bcc.n	800191a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001916:	2301      	movs	r3, #1
 8001918:	e00f      	b.n	800193a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800191a:	4a0a      	ldr	r2, [pc, #40]	; (8001944 <SysTick_Config+0x40>)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	3b01      	subs	r3, #1
 8001920:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001922:	210f      	movs	r1, #15
 8001924:	f04f 30ff 	mov.w	r0, #4294967295
 8001928:	f7ff ff90 	bl	800184c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800192c:	4b05      	ldr	r3, [pc, #20]	; (8001944 <SysTick_Config+0x40>)
 800192e:	2200      	movs	r2, #0
 8001930:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001932:	4b04      	ldr	r3, [pc, #16]	; (8001944 <SysTick_Config+0x40>)
 8001934:	2207      	movs	r2, #7
 8001936:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001938:	2300      	movs	r3, #0
}
 800193a:	4618      	mov	r0, r3
 800193c:	3708      	adds	r7, #8
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}
 8001942:	bf00      	nop
 8001944:	e000e010 	.word	0xe000e010

08001948 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b082      	sub	sp, #8
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001950:	6878      	ldr	r0, [r7, #4]
 8001952:	f7ff ff2d 	bl	80017b0 <__NVIC_SetPriorityGrouping>
}
 8001956:	bf00      	nop
 8001958:	3708      	adds	r7, #8
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}

0800195e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800195e:	b580      	push	{r7, lr}
 8001960:	b086      	sub	sp, #24
 8001962:	af00      	add	r7, sp, #0
 8001964:	4603      	mov	r3, r0
 8001966:	60b9      	str	r1, [r7, #8]
 8001968:	607a      	str	r2, [r7, #4]
 800196a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800196c:	2300      	movs	r3, #0
 800196e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001970:	f7ff ff42 	bl	80017f8 <__NVIC_GetPriorityGrouping>
 8001974:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001976:	687a      	ldr	r2, [r7, #4]
 8001978:	68b9      	ldr	r1, [r7, #8]
 800197a:	6978      	ldr	r0, [r7, #20]
 800197c:	f7ff ff90 	bl	80018a0 <NVIC_EncodePriority>
 8001980:	4602      	mov	r2, r0
 8001982:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001986:	4611      	mov	r1, r2
 8001988:	4618      	mov	r0, r3
 800198a:	f7ff ff5f 	bl	800184c <__NVIC_SetPriority>
}
 800198e:	bf00      	nop
 8001990:	3718      	adds	r7, #24
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}

08001996 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001996:	b580      	push	{r7, lr}
 8001998:	b082      	sub	sp, #8
 800199a:	af00      	add	r7, sp, #0
 800199c:	4603      	mov	r3, r0
 800199e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80019a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019a4:	4618      	mov	r0, r3
 80019a6:	f7ff ff35 	bl	8001814 <__NVIC_EnableIRQ>
}
 80019aa:	bf00      	nop
 80019ac:	3708      	adds	r7, #8
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}

080019b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80019b2:	b580      	push	{r7, lr}
 80019b4:	b082      	sub	sp, #8
 80019b6:	af00      	add	r7, sp, #0
 80019b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80019ba:	6878      	ldr	r0, [r7, #4]
 80019bc:	f7ff ffa2 	bl	8001904 <SysTick_Config>
 80019c0:	4603      	mov	r3, r0
}
 80019c2:	4618      	mov	r0, r3
 80019c4:	3708      	adds	r7, #8
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}
	...

080019cc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80019cc:	b480      	push	{r7}
 80019ce:	b085      	sub	sp, #20
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80019d4:	2300      	movs	r3, #0
 80019d6:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d101      	bne.n	80019e2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80019de:	2301      	movs	r3, #1
 80019e0:	e043      	b.n	8001a6a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	461a      	mov	r2, r3
 80019e8:	4b22      	ldr	r3, [pc, #136]	; (8001a74 <HAL_DMA_Init+0xa8>)
 80019ea:	4413      	add	r3, r2
 80019ec:	4a22      	ldr	r2, [pc, #136]	; (8001a78 <HAL_DMA_Init+0xac>)
 80019ee:	fba2 2303 	umull	r2, r3, r2, r3
 80019f2:	091b      	lsrs	r3, r3, #4
 80019f4:	009a      	lsls	r2, r3, #2
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	4a1f      	ldr	r2, [pc, #124]	; (8001a7c <HAL_DMA_Init+0xb0>)
 80019fe:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	2202      	movs	r2, #2
 8001a04:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001a16:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001a1a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001a24:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	68db      	ldr	r3, [r3, #12]
 8001a2a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a30:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	695b      	ldr	r3, [r3, #20]
 8001a36:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a3c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	69db      	ldr	r3, [r3, #28]
 8001a42:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001a44:	68fa      	ldr	r2, [r7, #12]
 8001a46:	4313      	orrs	r3, r2
 8001a48:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	68fa      	ldr	r2, [r7, #12]
 8001a50:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	2200      	movs	r2, #0
 8001a56:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	2201      	movs	r2, #1
 8001a5c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	2200      	movs	r2, #0
 8001a64:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001a68:	2300      	movs	r3, #0
}
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	3714      	adds	r7, #20
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bc80      	pop	{r7}
 8001a72:	4770      	bx	lr
 8001a74:	bffdfff8 	.word	0xbffdfff8
 8001a78:	cccccccd 	.word	0xcccccccd
 8001a7c:	40020000 	.word	0x40020000

08001a80 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b086      	sub	sp, #24
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	60f8      	str	r0, [r7, #12]
 8001a88:	60b9      	str	r1, [r7, #8]
 8001a8a:	607a      	str	r2, [r7, #4]
 8001a8c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a98:	2b01      	cmp	r3, #1
 8001a9a:	d101      	bne.n	8001aa0 <HAL_DMA_Start_IT+0x20>
 8001a9c:	2302      	movs	r3, #2
 8001a9e:	e04a      	b.n	8001b36 <HAL_DMA_Start_IT+0xb6>
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	2201      	movs	r2, #1
 8001aa4:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001aae:	2b01      	cmp	r3, #1
 8001ab0:	d13a      	bne.n	8001b28 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	2202      	movs	r2, #2
 8001ab6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	2200      	movs	r2, #0
 8001abe:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	681a      	ldr	r2, [r3, #0]
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f022 0201 	bic.w	r2, r2, #1
 8001ace:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001ad0:	683b      	ldr	r3, [r7, #0]
 8001ad2:	687a      	ldr	r2, [r7, #4]
 8001ad4:	68b9      	ldr	r1, [r7, #8]
 8001ad6:	68f8      	ldr	r0, [r7, #12]
 8001ad8:	f000 f9ae 	bl	8001e38 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d008      	beq.n	8001af6 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	681a      	ldr	r2, [r3, #0]
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f042 020e 	orr.w	r2, r2, #14
 8001af2:	601a      	str	r2, [r3, #0]
 8001af4:	e00f      	b.n	8001b16 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	681a      	ldr	r2, [r3, #0]
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	f022 0204 	bic.w	r2, r2, #4
 8001b04:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	681a      	ldr	r2, [r3, #0]
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	f042 020a 	orr.w	r2, r2, #10
 8001b14:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	681a      	ldr	r2, [r3, #0]
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f042 0201 	orr.w	r2, r2, #1
 8001b24:	601a      	str	r2, [r3, #0]
 8001b26:	e005      	b.n	8001b34 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001b30:	2302      	movs	r3, #2
 8001b32:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001b34:	7dfb      	ldrb	r3, [r7, #23]
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	3718      	adds	r7, #24
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}
	...

08001b40 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b084      	sub	sp, #16
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001b52:	2b02      	cmp	r3, #2
 8001b54:	d005      	beq.n	8001b62 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	2204      	movs	r2, #4
 8001b5a:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001b5c:	2301      	movs	r3, #1
 8001b5e:	73fb      	strb	r3, [r7, #15]
 8001b60:	e051      	b.n	8001c06 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	681a      	ldr	r2, [r3, #0]
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f022 020e 	bic.w	r2, r2, #14
 8001b70:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	681a      	ldr	r2, [r3, #0]
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f022 0201 	bic.w	r2, r2, #1
 8001b80:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	4a22      	ldr	r2, [pc, #136]	; (8001c10 <HAL_DMA_Abort_IT+0xd0>)
 8001b88:	4293      	cmp	r3, r2
 8001b8a:	d029      	beq.n	8001be0 <HAL_DMA_Abort_IT+0xa0>
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	4a20      	ldr	r2, [pc, #128]	; (8001c14 <HAL_DMA_Abort_IT+0xd4>)
 8001b92:	4293      	cmp	r3, r2
 8001b94:	d022      	beq.n	8001bdc <HAL_DMA_Abort_IT+0x9c>
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	4a1f      	ldr	r2, [pc, #124]	; (8001c18 <HAL_DMA_Abort_IT+0xd8>)
 8001b9c:	4293      	cmp	r3, r2
 8001b9e:	d01a      	beq.n	8001bd6 <HAL_DMA_Abort_IT+0x96>
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	4a1d      	ldr	r2, [pc, #116]	; (8001c1c <HAL_DMA_Abort_IT+0xdc>)
 8001ba6:	4293      	cmp	r3, r2
 8001ba8:	d012      	beq.n	8001bd0 <HAL_DMA_Abort_IT+0x90>
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	4a1c      	ldr	r2, [pc, #112]	; (8001c20 <HAL_DMA_Abort_IT+0xe0>)
 8001bb0:	4293      	cmp	r3, r2
 8001bb2:	d00a      	beq.n	8001bca <HAL_DMA_Abort_IT+0x8a>
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	4a1a      	ldr	r2, [pc, #104]	; (8001c24 <HAL_DMA_Abort_IT+0xe4>)
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	d102      	bne.n	8001bc4 <HAL_DMA_Abort_IT+0x84>
 8001bbe:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001bc2:	e00e      	b.n	8001be2 <HAL_DMA_Abort_IT+0xa2>
 8001bc4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001bc8:	e00b      	b.n	8001be2 <HAL_DMA_Abort_IT+0xa2>
 8001bca:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001bce:	e008      	b.n	8001be2 <HAL_DMA_Abort_IT+0xa2>
 8001bd0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001bd4:	e005      	b.n	8001be2 <HAL_DMA_Abort_IT+0xa2>
 8001bd6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001bda:	e002      	b.n	8001be2 <HAL_DMA_Abort_IT+0xa2>
 8001bdc:	2310      	movs	r3, #16
 8001bde:	e000      	b.n	8001be2 <HAL_DMA_Abort_IT+0xa2>
 8001be0:	2301      	movs	r3, #1
 8001be2:	4a11      	ldr	r2, [pc, #68]	; (8001c28 <HAL_DMA_Abort_IT+0xe8>)
 8001be4:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	2201      	movs	r2, #1
 8001bea:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d003      	beq.n	8001c06 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c02:	6878      	ldr	r0, [r7, #4]
 8001c04:	4798      	blx	r3
    } 
  }
  return status;
 8001c06:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c08:	4618      	mov	r0, r3
 8001c0a:	3710      	adds	r7, #16
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bd80      	pop	{r7, pc}
 8001c10:	40020008 	.word	0x40020008
 8001c14:	4002001c 	.word	0x4002001c
 8001c18:	40020030 	.word	0x40020030
 8001c1c:	40020044 	.word	0x40020044
 8001c20:	40020058 	.word	0x40020058
 8001c24:	4002006c 	.word	0x4002006c
 8001c28:	40020000 	.word	0x40020000

08001c2c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b084      	sub	sp, #16
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c48:	2204      	movs	r2, #4
 8001c4a:	409a      	lsls	r2, r3
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	4013      	ands	r3, r2
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d04f      	beq.n	8001cf4 <HAL_DMA_IRQHandler+0xc8>
 8001c54:	68bb      	ldr	r3, [r7, #8]
 8001c56:	f003 0304 	and.w	r3, r3, #4
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d04a      	beq.n	8001cf4 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	f003 0320 	and.w	r3, r3, #32
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d107      	bne.n	8001c7c <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	681a      	ldr	r2, [r3, #0]
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f022 0204 	bic.w	r2, r2, #4
 8001c7a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4a66      	ldr	r2, [pc, #408]	; (8001e1c <HAL_DMA_IRQHandler+0x1f0>)
 8001c82:	4293      	cmp	r3, r2
 8001c84:	d029      	beq.n	8001cda <HAL_DMA_IRQHandler+0xae>
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	4a65      	ldr	r2, [pc, #404]	; (8001e20 <HAL_DMA_IRQHandler+0x1f4>)
 8001c8c:	4293      	cmp	r3, r2
 8001c8e:	d022      	beq.n	8001cd6 <HAL_DMA_IRQHandler+0xaa>
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	4a63      	ldr	r2, [pc, #396]	; (8001e24 <HAL_DMA_IRQHandler+0x1f8>)
 8001c96:	4293      	cmp	r3, r2
 8001c98:	d01a      	beq.n	8001cd0 <HAL_DMA_IRQHandler+0xa4>
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	4a62      	ldr	r2, [pc, #392]	; (8001e28 <HAL_DMA_IRQHandler+0x1fc>)
 8001ca0:	4293      	cmp	r3, r2
 8001ca2:	d012      	beq.n	8001cca <HAL_DMA_IRQHandler+0x9e>
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4a60      	ldr	r2, [pc, #384]	; (8001e2c <HAL_DMA_IRQHandler+0x200>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d00a      	beq.n	8001cc4 <HAL_DMA_IRQHandler+0x98>
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	4a5f      	ldr	r2, [pc, #380]	; (8001e30 <HAL_DMA_IRQHandler+0x204>)
 8001cb4:	4293      	cmp	r3, r2
 8001cb6:	d102      	bne.n	8001cbe <HAL_DMA_IRQHandler+0x92>
 8001cb8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001cbc:	e00e      	b.n	8001cdc <HAL_DMA_IRQHandler+0xb0>
 8001cbe:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001cc2:	e00b      	b.n	8001cdc <HAL_DMA_IRQHandler+0xb0>
 8001cc4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001cc8:	e008      	b.n	8001cdc <HAL_DMA_IRQHandler+0xb0>
 8001cca:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001cce:	e005      	b.n	8001cdc <HAL_DMA_IRQHandler+0xb0>
 8001cd0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001cd4:	e002      	b.n	8001cdc <HAL_DMA_IRQHandler+0xb0>
 8001cd6:	2340      	movs	r3, #64	; 0x40
 8001cd8:	e000      	b.n	8001cdc <HAL_DMA_IRQHandler+0xb0>
 8001cda:	2304      	movs	r3, #4
 8001cdc:	4a55      	ldr	r2, [pc, #340]	; (8001e34 <HAL_DMA_IRQHandler+0x208>)
 8001cde:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	f000 8094 	beq.w	8001e12 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cee:	6878      	ldr	r0, [r7, #4]
 8001cf0:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001cf2:	e08e      	b.n	8001e12 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cf8:	2202      	movs	r2, #2
 8001cfa:	409a      	lsls	r2, r3
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	4013      	ands	r3, r2
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d056      	beq.n	8001db2 <HAL_DMA_IRQHandler+0x186>
 8001d04:	68bb      	ldr	r3, [r7, #8]
 8001d06:	f003 0302 	and.w	r3, r3, #2
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d051      	beq.n	8001db2 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f003 0320 	and.w	r3, r3, #32
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d10b      	bne.n	8001d34 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	681a      	ldr	r2, [r3, #0]
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f022 020a 	bic.w	r2, r2, #10
 8001d2a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	2201      	movs	r2, #1
 8001d30:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	4a38      	ldr	r2, [pc, #224]	; (8001e1c <HAL_DMA_IRQHandler+0x1f0>)
 8001d3a:	4293      	cmp	r3, r2
 8001d3c:	d029      	beq.n	8001d92 <HAL_DMA_IRQHandler+0x166>
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	4a37      	ldr	r2, [pc, #220]	; (8001e20 <HAL_DMA_IRQHandler+0x1f4>)
 8001d44:	4293      	cmp	r3, r2
 8001d46:	d022      	beq.n	8001d8e <HAL_DMA_IRQHandler+0x162>
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	4a35      	ldr	r2, [pc, #212]	; (8001e24 <HAL_DMA_IRQHandler+0x1f8>)
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d01a      	beq.n	8001d88 <HAL_DMA_IRQHandler+0x15c>
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	4a34      	ldr	r2, [pc, #208]	; (8001e28 <HAL_DMA_IRQHandler+0x1fc>)
 8001d58:	4293      	cmp	r3, r2
 8001d5a:	d012      	beq.n	8001d82 <HAL_DMA_IRQHandler+0x156>
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4a32      	ldr	r2, [pc, #200]	; (8001e2c <HAL_DMA_IRQHandler+0x200>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d00a      	beq.n	8001d7c <HAL_DMA_IRQHandler+0x150>
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	4a31      	ldr	r2, [pc, #196]	; (8001e30 <HAL_DMA_IRQHandler+0x204>)
 8001d6c:	4293      	cmp	r3, r2
 8001d6e:	d102      	bne.n	8001d76 <HAL_DMA_IRQHandler+0x14a>
 8001d70:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001d74:	e00e      	b.n	8001d94 <HAL_DMA_IRQHandler+0x168>
 8001d76:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001d7a:	e00b      	b.n	8001d94 <HAL_DMA_IRQHandler+0x168>
 8001d7c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001d80:	e008      	b.n	8001d94 <HAL_DMA_IRQHandler+0x168>
 8001d82:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d86:	e005      	b.n	8001d94 <HAL_DMA_IRQHandler+0x168>
 8001d88:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d8c:	e002      	b.n	8001d94 <HAL_DMA_IRQHandler+0x168>
 8001d8e:	2320      	movs	r3, #32
 8001d90:	e000      	b.n	8001d94 <HAL_DMA_IRQHandler+0x168>
 8001d92:	2302      	movs	r3, #2
 8001d94:	4a27      	ldr	r2, [pc, #156]	; (8001e34 <HAL_DMA_IRQHandler+0x208>)
 8001d96:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d034      	beq.n	8001e12 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dac:	6878      	ldr	r0, [r7, #4]
 8001dae:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001db0:	e02f      	b.n	8001e12 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001db6:	2208      	movs	r2, #8
 8001db8:	409a      	lsls	r2, r3
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	4013      	ands	r3, r2
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d028      	beq.n	8001e14 <HAL_DMA_IRQHandler+0x1e8>
 8001dc2:	68bb      	ldr	r3, [r7, #8]
 8001dc4:	f003 0308 	and.w	r3, r3, #8
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d023      	beq.n	8001e14 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	681a      	ldr	r2, [r3, #0]
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	f022 020e 	bic.w	r2, r2, #14
 8001dda:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001de4:	2101      	movs	r1, #1
 8001de6:	fa01 f202 	lsl.w	r2, r1, r2
 8001dea:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	2201      	movs	r2, #1
 8001df0:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	2201      	movs	r2, #1
 8001df6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d004      	beq.n	8001e14 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e0e:	6878      	ldr	r0, [r7, #4]
 8001e10:	4798      	blx	r3
    }
  }
  return;
 8001e12:	bf00      	nop
 8001e14:	bf00      	nop
}
 8001e16:	3710      	adds	r7, #16
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bd80      	pop	{r7, pc}
 8001e1c:	40020008 	.word	0x40020008
 8001e20:	4002001c 	.word	0x4002001c
 8001e24:	40020030 	.word	0x40020030
 8001e28:	40020044 	.word	0x40020044
 8001e2c:	40020058 	.word	0x40020058
 8001e30:	4002006c 	.word	0x4002006c
 8001e34:	40020000 	.word	0x40020000

08001e38 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	b085      	sub	sp, #20
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	60f8      	str	r0, [r7, #12]
 8001e40:	60b9      	str	r1, [r7, #8]
 8001e42:	607a      	str	r2, [r7, #4]
 8001e44:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e4e:	2101      	movs	r1, #1
 8001e50:	fa01 f202 	lsl.w	r2, r1, r2
 8001e54:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	683a      	ldr	r2, [r7, #0]
 8001e5c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	2b10      	cmp	r3, #16
 8001e64:	d108      	bne.n	8001e78 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	687a      	ldr	r2, [r7, #4]
 8001e6c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	68ba      	ldr	r2, [r7, #8]
 8001e74:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001e76:	e007      	b.n	8001e88 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	68ba      	ldr	r2, [r7, #8]
 8001e7e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	687a      	ldr	r2, [r7, #4]
 8001e86:	60da      	str	r2, [r3, #12]
}
 8001e88:	bf00      	nop
 8001e8a:	3714      	adds	r7, #20
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bc80      	pop	{r7}
 8001e90:	4770      	bx	lr
	...

08001e94 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e94:	b480      	push	{r7}
 8001e96:	b08b      	sub	sp, #44	; 0x2c
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
 8001e9c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ea6:	e127      	b.n	80020f8 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001ea8:	2201      	movs	r2, #1
 8001eaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eac:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	69fa      	ldr	r2, [r7, #28]
 8001eb8:	4013      	ands	r3, r2
 8001eba:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001ebc:	69ba      	ldr	r2, [r7, #24]
 8001ebe:	69fb      	ldr	r3, [r7, #28]
 8001ec0:	429a      	cmp	r2, r3
 8001ec2:	f040 8116 	bne.w	80020f2 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	685b      	ldr	r3, [r3, #4]
 8001eca:	2b12      	cmp	r3, #18
 8001ecc:	d034      	beq.n	8001f38 <HAL_GPIO_Init+0xa4>
 8001ece:	2b12      	cmp	r3, #18
 8001ed0:	d80d      	bhi.n	8001eee <HAL_GPIO_Init+0x5a>
 8001ed2:	2b02      	cmp	r3, #2
 8001ed4:	d02b      	beq.n	8001f2e <HAL_GPIO_Init+0x9a>
 8001ed6:	2b02      	cmp	r3, #2
 8001ed8:	d804      	bhi.n	8001ee4 <HAL_GPIO_Init+0x50>
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d031      	beq.n	8001f42 <HAL_GPIO_Init+0xae>
 8001ede:	2b01      	cmp	r3, #1
 8001ee0:	d01c      	beq.n	8001f1c <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001ee2:	e048      	b.n	8001f76 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001ee4:	2b03      	cmp	r3, #3
 8001ee6:	d043      	beq.n	8001f70 <HAL_GPIO_Init+0xdc>
 8001ee8:	2b11      	cmp	r3, #17
 8001eea:	d01b      	beq.n	8001f24 <HAL_GPIO_Init+0x90>
          break;
 8001eec:	e043      	b.n	8001f76 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001eee:	4a89      	ldr	r2, [pc, #548]	; (8002114 <HAL_GPIO_Init+0x280>)
 8001ef0:	4293      	cmp	r3, r2
 8001ef2:	d026      	beq.n	8001f42 <HAL_GPIO_Init+0xae>
 8001ef4:	4a87      	ldr	r2, [pc, #540]	; (8002114 <HAL_GPIO_Init+0x280>)
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d806      	bhi.n	8001f08 <HAL_GPIO_Init+0x74>
 8001efa:	4a87      	ldr	r2, [pc, #540]	; (8002118 <HAL_GPIO_Init+0x284>)
 8001efc:	4293      	cmp	r3, r2
 8001efe:	d020      	beq.n	8001f42 <HAL_GPIO_Init+0xae>
 8001f00:	4a86      	ldr	r2, [pc, #536]	; (800211c <HAL_GPIO_Init+0x288>)
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d01d      	beq.n	8001f42 <HAL_GPIO_Init+0xae>
          break;
 8001f06:	e036      	b.n	8001f76 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001f08:	4a85      	ldr	r2, [pc, #532]	; (8002120 <HAL_GPIO_Init+0x28c>)
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d019      	beq.n	8001f42 <HAL_GPIO_Init+0xae>
 8001f0e:	4a85      	ldr	r2, [pc, #532]	; (8002124 <HAL_GPIO_Init+0x290>)
 8001f10:	4293      	cmp	r3, r2
 8001f12:	d016      	beq.n	8001f42 <HAL_GPIO_Init+0xae>
 8001f14:	4a84      	ldr	r2, [pc, #528]	; (8002128 <HAL_GPIO_Init+0x294>)
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d013      	beq.n	8001f42 <HAL_GPIO_Init+0xae>
          break;
 8001f1a:	e02c      	b.n	8001f76 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	68db      	ldr	r3, [r3, #12]
 8001f20:	623b      	str	r3, [r7, #32]
          break;
 8001f22:	e028      	b.n	8001f76 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	68db      	ldr	r3, [r3, #12]
 8001f28:	3304      	adds	r3, #4
 8001f2a:	623b      	str	r3, [r7, #32]
          break;
 8001f2c:	e023      	b.n	8001f76 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	68db      	ldr	r3, [r3, #12]
 8001f32:	3308      	adds	r3, #8
 8001f34:	623b      	str	r3, [r7, #32]
          break;
 8001f36:	e01e      	b.n	8001f76 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	68db      	ldr	r3, [r3, #12]
 8001f3c:	330c      	adds	r3, #12
 8001f3e:	623b      	str	r3, [r7, #32]
          break;
 8001f40:	e019      	b.n	8001f76 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	689b      	ldr	r3, [r3, #8]
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d102      	bne.n	8001f50 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001f4a:	2304      	movs	r3, #4
 8001f4c:	623b      	str	r3, [r7, #32]
          break;
 8001f4e:	e012      	b.n	8001f76 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	689b      	ldr	r3, [r3, #8]
 8001f54:	2b01      	cmp	r3, #1
 8001f56:	d105      	bne.n	8001f64 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001f58:	2308      	movs	r3, #8
 8001f5a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	69fa      	ldr	r2, [r7, #28]
 8001f60:	611a      	str	r2, [r3, #16]
          break;
 8001f62:	e008      	b.n	8001f76 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001f64:	2308      	movs	r3, #8
 8001f66:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	69fa      	ldr	r2, [r7, #28]
 8001f6c:	615a      	str	r2, [r3, #20]
          break;
 8001f6e:	e002      	b.n	8001f76 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001f70:	2300      	movs	r3, #0
 8001f72:	623b      	str	r3, [r7, #32]
          break;
 8001f74:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001f76:	69bb      	ldr	r3, [r7, #24]
 8001f78:	2bff      	cmp	r3, #255	; 0xff
 8001f7a:	d801      	bhi.n	8001f80 <HAL_GPIO_Init+0xec>
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	e001      	b.n	8001f84 <HAL_GPIO_Init+0xf0>
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	3304      	adds	r3, #4
 8001f84:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001f86:	69bb      	ldr	r3, [r7, #24]
 8001f88:	2bff      	cmp	r3, #255	; 0xff
 8001f8a:	d802      	bhi.n	8001f92 <HAL_GPIO_Init+0xfe>
 8001f8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f8e:	009b      	lsls	r3, r3, #2
 8001f90:	e002      	b.n	8001f98 <HAL_GPIO_Init+0x104>
 8001f92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f94:	3b08      	subs	r3, #8
 8001f96:	009b      	lsls	r3, r3, #2
 8001f98:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001f9a:	697b      	ldr	r3, [r7, #20]
 8001f9c:	681a      	ldr	r2, [r3, #0]
 8001f9e:	210f      	movs	r1, #15
 8001fa0:	693b      	ldr	r3, [r7, #16]
 8001fa2:	fa01 f303 	lsl.w	r3, r1, r3
 8001fa6:	43db      	mvns	r3, r3
 8001fa8:	401a      	ands	r2, r3
 8001faa:	6a39      	ldr	r1, [r7, #32]
 8001fac:	693b      	ldr	r3, [r7, #16]
 8001fae:	fa01 f303 	lsl.w	r3, r1, r3
 8001fb2:	431a      	orrs	r2, r3
 8001fb4:	697b      	ldr	r3, [r7, #20]
 8001fb6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	f000 8096 	beq.w	80020f2 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001fc6:	4b59      	ldr	r3, [pc, #356]	; (800212c <HAL_GPIO_Init+0x298>)
 8001fc8:	699b      	ldr	r3, [r3, #24]
 8001fca:	4a58      	ldr	r2, [pc, #352]	; (800212c <HAL_GPIO_Init+0x298>)
 8001fcc:	f043 0301 	orr.w	r3, r3, #1
 8001fd0:	6193      	str	r3, [r2, #24]
 8001fd2:	4b56      	ldr	r3, [pc, #344]	; (800212c <HAL_GPIO_Init+0x298>)
 8001fd4:	699b      	ldr	r3, [r3, #24]
 8001fd6:	f003 0301 	and.w	r3, r3, #1
 8001fda:	60bb      	str	r3, [r7, #8]
 8001fdc:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001fde:	4a54      	ldr	r2, [pc, #336]	; (8002130 <HAL_GPIO_Init+0x29c>)
 8001fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fe2:	089b      	lsrs	r3, r3, #2
 8001fe4:	3302      	adds	r3, #2
 8001fe6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fea:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001fec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fee:	f003 0303 	and.w	r3, r3, #3
 8001ff2:	009b      	lsls	r3, r3, #2
 8001ff4:	220f      	movs	r2, #15
 8001ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8001ffa:	43db      	mvns	r3, r3
 8001ffc:	68fa      	ldr	r2, [r7, #12]
 8001ffe:	4013      	ands	r3, r2
 8002000:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	4a4b      	ldr	r2, [pc, #300]	; (8002134 <HAL_GPIO_Init+0x2a0>)
 8002006:	4293      	cmp	r3, r2
 8002008:	d013      	beq.n	8002032 <HAL_GPIO_Init+0x19e>
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	4a4a      	ldr	r2, [pc, #296]	; (8002138 <HAL_GPIO_Init+0x2a4>)
 800200e:	4293      	cmp	r3, r2
 8002010:	d00d      	beq.n	800202e <HAL_GPIO_Init+0x19a>
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	4a49      	ldr	r2, [pc, #292]	; (800213c <HAL_GPIO_Init+0x2a8>)
 8002016:	4293      	cmp	r3, r2
 8002018:	d007      	beq.n	800202a <HAL_GPIO_Init+0x196>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	4a48      	ldr	r2, [pc, #288]	; (8002140 <HAL_GPIO_Init+0x2ac>)
 800201e:	4293      	cmp	r3, r2
 8002020:	d101      	bne.n	8002026 <HAL_GPIO_Init+0x192>
 8002022:	2303      	movs	r3, #3
 8002024:	e006      	b.n	8002034 <HAL_GPIO_Init+0x1a0>
 8002026:	2304      	movs	r3, #4
 8002028:	e004      	b.n	8002034 <HAL_GPIO_Init+0x1a0>
 800202a:	2302      	movs	r3, #2
 800202c:	e002      	b.n	8002034 <HAL_GPIO_Init+0x1a0>
 800202e:	2301      	movs	r3, #1
 8002030:	e000      	b.n	8002034 <HAL_GPIO_Init+0x1a0>
 8002032:	2300      	movs	r3, #0
 8002034:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002036:	f002 0203 	and.w	r2, r2, #3
 800203a:	0092      	lsls	r2, r2, #2
 800203c:	4093      	lsls	r3, r2
 800203e:	68fa      	ldr	r2, [r7, #12]
 8002040:	4313      	orrs	r3, r2
 8002042:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002044:	493a      	ldr	r1, [pc, #232]	; (8002130 <HAL_GPIO_Init+0x29c>)
 8002046:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002048:	089b      	lsrs	r3, r3, #2
 800204a:	3302      	adds	r3, #2
 800204c:	68fa      	ldr	r2, [r7, #12]
 800204e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002052:	683b      	ldr	r3, [r7, #0]
 8002054:	685b      	ldr	r3, [r3, #4]
 8002056:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800205a:	2b00      	cmp	r3, #0
 800205c:	d006      	beq.n	800206c <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800205e:	4b39      	ldr	r3, [pc, #228]	; (8002144 <HAL_GPIO_Init+0x2b0>)
 8002060:	681a      	ldr	r2, [r3, #0]
 8002062:	4938      	ldr	r1, [pc, #224]	; (8002144 <HAL_GPIO_Init+0x2b0>)
 8002064:	69bb      	ldr	r3, [r7, #24]
 8002066:	4313      	orrs	r3, r2
 8002068:	600b      	str	r3, [r1, #0]
 800206a:	e006      	b.n	800207a <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800206c:	4b35      	ldr	r3, [pc, #212]	; (8002144 <HAL_GPIO_Init+0x2b0>)
 800206e:	681a      	ldr	r2, [r3, #0]
 8002070:	69bb      	ldr	r3, [r7, #24]
 8002072:	43db      	mvns	r3, r3
 8002074:	4933      	ldr	r1, [pc, #204]	; (8002144 <HAL_GPIO_Init+0x2b0>)
 8002076:	4013      	ands	r3, r2
 8002078:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	685b      	ldr	r3, [r3, #4]
 800207e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002082:	2b00      	cmp	r3, #0
 8002084:	d006      	beq.n	8002094 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002086:	4b2f      	ldr	r3, [pc, #188]	; (8002144 <HAL_GPIO_Init+0x2b0>)
 8002088:	685a      	ldr	r2, [r3, #4]
 800208a:	492e      	ldr	r1, [pc, #184]	; (8002144 <HAL_GPIO_Init+0x2b0>)
 800208c:	69bb      	ldr	r3, [r7, #24]
 800208e:	4313      	orrs	r3, r2
 8002090:	604b      	str	r3, [r1, #4]
 8002092:	e006      	b.n	80020a2 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002094:	4b2b      	ldr	r3, [pc, #172]	; (8002144 <HAL_GPIO_Init+0x2b0>)
 8002096:	685a      	ldr	r2, [r3, #4]
 8002098:	69bb      	ldr	r3, [r7, #24]
 800209a:	43db      	mvns	r3, r3
 800209c:	4929      	ldr	r1, [pc, #164]	; (8002144 <HAL_GPIO_Init+0x2b0>)
 800209e:	4013      	ands	r3, r2
 80020a0:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	685b      	ldr	r3, [r3, #4]
 80020a6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d006      	beq.n	80020bc <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80020ae:	4b25      	ldr	r3, [pc, #148]	; (8002144 <HAL_GPIO_Init+0x2b0>)
 80020b0:	689a      	ldr	r2, [r3, #8]
 80020b2:	4924      	ldr	r1, [pc, #144]	; (8002144 <HAL_GPIO_Init+0x2b0>)
 80020b4:	69bb      	ldr	r3, [r7, #24]
 80020b6:	4313      	orrs	r3, r2
 80020b8:	608b      	str	r3, [r1, #8]
 80020ba:	e006      	b.n	80020ca <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80020bc:	4b21      	ldr	r3, [pc, #132]	; (8002144 <HAL_GPIO_Init+0x2b0>)
 80020be:	689a      	ldr	r2, [r3, #8]
 80020c0:	69bb      	ldr	r3, [r7, #24]
 80020c2:	43db      	mvns	r3, r3
 80020c4:	491f      	ldr	r1, [pc, #124]	; (8002144 <HAL_GPIO_Init+0x2b0>)
 80020c6:	4013      	ands	r3, r2
 80020c8:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	685b      	ldr	r3, [r3, #4]
 80020ce:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d006      	beq.n	80020e4 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80020d6:	4b1b      	ldr	r3, [pc, #108]	; (8002144 <HAL_GPIO_Init+0x2b0>)
 80020d8:	68da      	ldr	r2, [r3, #12]
 80020da:	491a      	ldr	r1, [pc, #104]	; (8002144 <HAL_GPIO_Init+0x2b0>)
 80020dc:	69bb      	ldr	r3, [r7, #24]
 80020de:	4313      	orrs	r3, r2
 80020e0:	60cb      	str	r3, [r1, #12]
 80020e2:	e006      	b.n	80020f2 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80020e4:	4b17      	ldr	r3, [pc, #92]	; (8002144 <HAL_GPIO_Init+0x2b0>)
 80020e6:	68da      	ldr	r2, [r3, #12]
 80020e8:	69bb      	ldr	r3, [r7, #24]
 80020ea:	43db      	mvns	r3, r3
 80020ec:	4915      	ldr	r1, [pc, #84]	; (8002144 <HAL_GPIO_Init+0x2b0>)
 80020ee:	4013      	ands	r3, r2
 80020f0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80020f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020f4:	3301      	adds	r3, #1
 80020f6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	681a      	ldr	r2, [r3, #0]
 80020fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020fe:	fa22 f303 	lsr.w	r3, r2, r3
 8002102:	2b00      	cmp	r3, #0
 8002104:	f47f aed0 	bne.w	8001ea8 <HAL_GPIO_Init+0x14>
  }
}
 8002108:	bf00      	nop
 800210a:	372c      	adds	r7, #44	; 0x2c
 800210c:	46bd      	mov	sp, r7
 800210e:	bc80      	pop	{r7}
 8002110:	4770      	bx	lr
 8002112:	bf00      	nop
 8002114:	10210000 	.word	0x10210000
 8002118:	10110000 	.word	0x10110000
 800211c:	10120000 	.word	0x10120000
 8002120:	10310000 	.word	0x10310000
 8002124:	10320000 	.word	0x10320000
 8002128:	10220000 	.word	0x10220000
 800212c:	40021000 	.word	0x40021000
 8002130:	40010000 	.word	0x40010000
 8002134:	40010800 	.word	0x40010800
 8002138:	40010c00 	.word	0x40010c00
 800213c:	40011000 	.word	0x40011000
 8002140:	40011400 	.word	0x40011400
 8002144:	40010400 	.word	0x40010400

08002148 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002148:	b480      	push	{r7}
 800214a:	b085      	sub	sp, #20
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
 8002150:	460b      	mov	r3, r1
 8002152:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	689a      	ldr	r2, [r3, #8]
 8002158:	887b      	ldrh	r3, [r7, #2]
 800215a:	4013      	ands	r3, r2
 800215c:	2b00      	cmp	r3, #0
 800215e:	d002      	beq.n	8002166 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002160:	2301      	movs	r3, #1
 8002162:	73fb      	strb	r3, [r7, #15]
 8002164:	e001      	b.n	800216a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002166:	2300      	movs	r3, #0
 8002168:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800216a:	7bfb      	ldrb	r3, [r7, #15]
}
 800216c:	4618      	mov	r0, r3
 800216e:	3714      	adds	r7, #20
 8002170:	46bd      	mov	sp, r7
 8002172:	bc80      	pop	{r7}
 8002174:	4770      	bx	lr

08002176 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002176:	b480      	push	{r7}
 8002178:	b083      	sub	sp, #12
 800217a:	af00      	add	r7, sp, #0
 800217c:	6078      	str	r0, [r7, #4]
 800217e:	460b      	mov	r3, r1
 8002180:	807b      	strh	r3, [r7, #2]
 8002182:	4613      	mov	r3, r2
 8002184:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002186:	787b      	ldrb	r3, [r7, #1]
 8002188:	2b00      	cmp	r3, #0
 800218a:	d003      	beq.n	8002194 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800218c:	887a      	ldrh	r2, [r7, #2]
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002192:	e003      	b.n	800219c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002194:	887b      	ldrh	r3, [r7, #2]
 8002196:	041a      	lsls	r2, r3, #16
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	611a      	str	r2, [r3, #16]
}
 800219c:	bf00      	nop
 800219e:	370c      	adds	r7, #12
 80021a0:	46bd      	mov	sp, r7
 80021a2:	bc80      	pop	{r7}
 80021a4:	4770      	bx	lr

080021a6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80021a6:	b480      	push	{r7}
 80021a8:	b085      	sub	sp, #20
 80021aa:	af00      	add	r7, sp, #0
 80021ac:	6078      	str	r0, [r7, #4]
 80021ae:	460b      	mov	r3, r1
 80021b0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	68db      	ldr	r3, [r3, #12]
 80021b6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80021b8:	887a      	ldrh	r2, [r7, #2]
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	4013      	ands	r3, r2
 80021be:	041a      	lsls	r2, r3, #16
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	43d9      	mvns	r1, r3
 80021c4:	887b      	ldrh	r3, [r7, #2]
 80021c6:	400b      	ands	r3, r1
 80021c8:	431a      	orrs	r2, r3
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	611a      	str	r2, [r3, #16]
}
 80021ce:	bf00      	nop
 80021d0:	3714      	adds	r7, #20
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bc80      	pop	{r7}
 80021d6:	4770      	bx	lr

080021d8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b082      	sub	sp, #8
 80021dc:	af00      	add	r7, sp, #0
 80021de:	4603      	mov	r3, r0
 80021e0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80021e2:	4b08      	ldr	r3, [pc, #32]	; (8002204 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80021e4:	695a      	ldr	r2, [r3, #20]
 80021e6:	88fb      	ldrh	r3, [r7, #6]
 80021e8:	4013      	ands	r3, r2
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d006      	beq.n	80021fc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80021ee:	4a05      	ldr	r2, [pc, #20]	; (8002204 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80021f0:	88fb      	ldrh	r3, [r7, #6]
 80021f2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80021f4:	88fb      	ldrh	r3, [r7, #6]
 80021f6:	4618      	mov	r0, r3
 80021f8:	f000 f806 	bl	8002208 <HAL_GPIO_EXTI_Callback>
  }
}
 80021fc:	bf00      	nop
 80021fe:	3708      	adds	r7, #8
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}
 8002204:	40010400 	.word	0x40010400

08002208 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002208:	b480      	push	{r7}
 800220a:	b083      	sub	sp, #12
 800220c:	af00      	add	r7, sp, #0
 800220e:	4603      	mov	r3, r0
 8002210:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002212:	bf00      	nop
 8002214:	370c      	adds	r7, #12
 8002216:	46bd      	mov	sp, r7
 8002218:	bc80      	pop	{r7}
 800221a:	4770      	bx	lr

0800221c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b086      	sub	sp, #24
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	2b00      	cmp	r3, #0
 8002228:	d101      	bne.n	800222e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800222a:	2301      	movs	r3, #1
 800222c:	e26c      	b.n	8002708 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f003 0301 	and.w	r3, r3, #1
 8002236:	2b00      	cmp	r3, #0
 8002238:	f000 8087 	beq.w	800234a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800223c:	4b92      	ldr	r3, [pc, #584]	; (8002488 <HAL_RCC_OscConfig+0x26c>)
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	f003 030c 	and.w	r3, r3, #12
 8002244:	2b04      	cmp	r3, #4
 8002246:	d00c      	beq.n	8002262 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002248:	4b8f      	ldr	r3, [pc, #572]	; (8002488 <HAL_RCC_OscConfig+0x26c>)
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	f003 030c 	and.w	r3, r3, #12
 8002250:	2b08      	cmp	r3, #8
 8002252:	d112      	bne.n	800227a <HAL_RCC_OscConfig+0x5e>
 8002254:	4b8c      	ldr	r3, [pc, #560]	; (8002488 <HAL_RCC_OscConfig+0x26c>)
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800225c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002260:	d10b      	bne.n	800227a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002262:	4b89      	ldr	r3, [pc, #548]	; (8002488 <HAL_RCC_OscConfig+0x26c>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800226a:	2b00      	cmp	r3, #0
 800226c:	d06c      	beq.n	8002348 <HAL_RCC_OscConfig+0x12c>
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	685b      	ldr	r3, [r3, #4]
 8002272:	2b00      	cmp	r3, #0
 8002274:	d168      	bne.n	8002348 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002276:	2301      	movs	r3, #1
 8002278:	e246      	b.n	8002708 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002282:	d106      	bne.n	8002292 <HAL_RCC_OscConfig+0x76>
 8002284:	4b80      	ldr	r3, [pc, #512]	; (8002488 <HAL_RCC_OscConfig+0x26c>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	4a7f      	ldr	r2, [pc, #508]	; (8002488 <HAL_RCC_OscConfig+0x26c>)
 800228a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800228e:	6013      	str	r3, [r2, #0]
 8002290:	e02e      	b.n	80022f0 <HAL_RCC_OscConfig+0xd4>
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	685b      	ldr	r3, [r3, #4]
 8002296:	2b00      	cmp	r3, #0
 8002298:	d10c      	bne.n	80022b4 <HAL_RCC_OscConfig+0x98>
 800229a:	4b7b      	ldr	r3, [pc, #492]	; (8002488 <HAL_RCC_OscConfig+0x26c>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	4a7a      	ldr	r2, [pc, #488]	; (8002488 <HAL_RCC_OscConfig+0x26c>)
 80022a0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80022a4:	6013      	str	r3, [r2, #0]
 80022a6:	4b78      	ldr	r3, [pc, #480]	; (8002488 <HAL_RCC_OscConfig+0x26c>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	4a77      	ldr	r2, [pc, #476]	; (8002488 <HAL_RCC_OscConfig+0x26c>)
 80022ac:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80022b0:	6013      	str	r3, [r2, #0]
 80022b2:	e01d      	b.n	80022f0 <HAL_RCC_OscConfig+0xd4>
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80022bc:	d10c      	bne.n	80022d8 <HAL_RCC_OscConfig+0xbc>
 80022be:	4b72      	ldr	r3, [pc, #456]	; (8002488 <HAL_RCC_OscConfig+0x26c>)
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	4a71      	ldr	r2, [pc, #452]	; (8002488 <HAL_RCC_OscConfig+0x26c>)
 80022c4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80022c8:	6013      	str	r3, [r2, #0]
 80022ca:	4b6f      	ldr	r3, [pc, #444]	; (8002488 <HAL_RCC_OscConfig+0x26c>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	4a6e      	ldr	r2, [pc, #440]	; (8002488 <HAL_RCC_OscConfig+0x26c>)
 80022d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022d4:	6013      	str	r3, [r2, #0]
 80022d6:	e00b      	b.n	80022f0 <HAL_RCC_OscConfig+0xd4>
 80022d8:	4b6b      	ldr	r3, [pc, #428]	; (8002488 <HAL_RCC_OscConfig+0x26c>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4a6a      	ldr	r2, [pc, #424]	; (8002488 <HAL_RCC_OscConfig+0x26c>)
 80022de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80022e2:	6013      	str	r3, [r2, #0]
 80022e4:	4b68      	ldr	r3, [pc, #416]	; (8002488 <HAL_RCC_OscConfig+0x26c>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	4a67      	ldr	r2, [pc, #412]	; (8002488 <HAL_RCC_OscConfig+0x26c>)
 80022ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80022ee:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	685b      	ldr	r3, [r3, #4]
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d013      	beq.n	8002320 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022f8:	f7ff fa2e 	bl	8001758 <HAL_GetTick>
 80022fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022fe:	e008      	b.n	8002312 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002300:	f7ff fa2a 	bl	8001758 <HAL_GetTick>
 8002304:	4602      	mov	r2, r0
 8002306:	693b      	ldr	r3, [r7, #16]
 8002308:	1ad3      	subs	r3, r2, r3
 800230a:	2b64      	cmp	r3, #100	; 0x64
 800230c:	d901      	bls.n	8002312 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800230e:	2303      	movs	r3, #3
 8002310:	e1fa      	b.n	8002708 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002312:	4b5d      	ldr	r3, [pc, #372]	; (8002488 <HAL_RCC_OscConfig+0x26c>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800231a:	2b00      	cmp	r3, #0
 800231c:	d0f0      	beq.n	8002300 <HAL_RCC_OscConfig+0xe4>
 800231e:	e014      	b.n	800234a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002320:	f7ff fa1a 	bl	8001758 <HAL_GetTick>
 8002324:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002326:	e008      	b.n	800233a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002328:	f7ff fa16 	bl	8001758 <HAL_GetTick>
 800232c:	4602      	mov	r2, r0
 800232e:	693b      	ldr	r3, [r7, #16]
 8002330:	1ad3      	subs	r3, r2, r3
 8002332:	2b64      	cmp	r3, #100	; 0x64
 8002334:	d901      	bls.n	800233a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002336:	2303      	movs	r3, #3
 8002338:	e1e6      	b.n	8002708 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800233a:	4b53      	ldr	r3, [pc, #332]	; (8002488 <HAL_RCC_OscConfig+0x26c>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002342:	2b00      	cmp	r3, #0
 8002344:	d1f0      	bne.n	8002328 <HAL_RCC_OscConfig+0x10c>
 8002346:	e000      	b.n	800234a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002348:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f003 0302 	and.w	r3, r3, #2
 8002352:	2b00      	cmp	r3, #0
 8002354:	d063      	beq.n	800241e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002356:	4b4c      	ldr	r3, [pc, #304]	; (8002488 <HAL_RCC_OscConfig+0x26c>)
 8002358:	685b      	ldr	r3, [r3, #4]
 800235a:	f003 030c 	and.w	r3, r3, #12
 800235e:	2b00      	cmp	r3, #0
 8002360:	d00b      	beq.n	800237a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002362:	4b49      	ldr	r3, [pc, #292]	; (8002488 <HAL_RCC_OscConfig+0x26c>)
 8002364:	685b      	ldr	r3, [r3, #4]
 8002366:	f003 030c 	and.w	r3, r3, #12
 800236a:	2b08      	cmp	r3, #8
 800236c:	d11c      	bne.n	80023a8 <HAL_RCC_OscConfig+0x18c>
 800236e:	4b46      	ldr	r3, [pc, #280]	; (8002488 <HAL_RCC_OscConfig+0x26c>)
 8002370:	685b      	ldr	r3, [r3, #4]
 8002372:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002376:	2b00      	cmp	r3, #0
 8002378:	d116      	bne.n	80023a8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800237a:	4b43      	ldr	r3, [pc, #268]	; (8002488 <HAL_RCC_OscConfig+0x26c>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f003 0302 	and.w	r3, r3, #2
 8002382:	2b00      	cmp	r3, #0
 8002384:	d005      	beq.n	8002392 <HAL_RCC_OscConfig+0x176>
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	691b      	ldr	r3, [r3, #16]
 800238a:	2b01      	cmp	r3, #1
 800238c:	d001      	beq.n	8002392 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800238e:	2301      	movs	r3, #1
 8002390:	e1ba      	b.n	8002708 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002392:	4b3d      	ldr	r3, [pc, #244]	; (8002488 <HAL_RCC_OscConfig+0x26c>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	695b      	ldr	r3, [r3, #20]
 800239e:	00db      	lsls	r3, r3, #3
 80023a0:	4939      	ldr	r1, [pc, #228]	; (8002488 <HAL_RCC_OscConfig+0x26c>)
 80023a2:	4313      	orrs	r3, r2
 80023a4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023a6:	e03a      	b.n	800241e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	691b      	ldr	r3, [r3, #16]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d020      	beq.n	80023f2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80023b0:	4b36      	ldr	r3, [pc, #216]	; (800248c <HAL_RCC_OscConfig+0x270>)
 80023b2:	2201      	movs	r2, #1
 80023b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023b6:	f7ff f9cf 	bl	8001758 <HAL_GetTick>
 80023ba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023bc:	e008      	b.n	80023d0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023be:	f7ff f9cb 	bl	8001758 <HAL_GetTick>
 80023c2:	4602      	mov	r2, r0
 80023c4:	693b      	ldr	r3, [r7, #16]
 80023c6:	1ad3      	subs	r3, r2, r3
 80023c8:	2b02      	cmp	r3, #2
 80023ca:	d901      	bls.n	80023d0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80023cc:	2303      	movs	r3, #3
 80023ce:	e19b      	b.n	8002708 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023d0:	4b2d      	ldr	r3, [pc, #180]	; (8002488 <HAL_RCC_OscConfig+0x26c>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f003 0302 	and.w	r3, r3, #2
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d0f0      	beq.n	80023be <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023dc:	4b2a      	ldr	r3, [pc, #168]	; (8002488 <HAL_RCC_OscConfig+0x26c>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	695b      	ldr	r3, [r3, #20]
 80023e8:	00db      	lsls	r3, r3, #3
 80023ea:	4927      	ldr	r1, [pc, #156]	; (8002488 <HAL_RCC_OscConfig+0x26c>)
 80023ec:	4313      	orrs	r3, r2
 80023ee:	600b      	str	r3, [r1, #0]
 80023f0:	e015      	b.n	800241e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80023f2:	4b26      	ldr	r3, [pc, #152]	; (800248c <HAL_RCC_OscConfig+0x270>)
 80023f4:	2200      	movs	r2, #0
 80023f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023f8:	f7ff f9ae 	bl	8001758 <HAL_GetTick>
 80023fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023fe:	e008      	b.n	8002412 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002400:	f7ff f9aa 	bl	8001758 <HAL_GetTick>
 8002404:	4602      	mov	r2, r0
 8002406:	693b      	ldr	r3, [r7, #16]
 8002408:	1ad3      	subs	r3, r2, r3
 800240a:	2b02      	cmp	r3, #2
 800240c:	d901      	bls.n	8002412 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800240e:	2303      	movs	r3, #3
 8002410:	e17a      	b.n	8002708 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002412:	4b1d      	ldr	r3, [pc, #116]	; (8002488 <HAL_RCC_OscConfig+0x26c>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f003 0302 	and.w	r3, r3, #2
 800241a:	2b00      	cmp	r3, #0
 800241c:	d1f0      	bne.n	8002400 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f003 0308 	and.w	r3, r3, #8
 8002426:	2b00      	cmp	r3, #0
 8002428:	d03a      	beq.n	80024a0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	699b      	ldr	r3, [r3, #24]
 800242e:	2b00      	cmp	r3, #0
 8002430:	d019      	beq.n	8002466 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002432:	4b17      	ldr	r3, [pc, #92]	; (8002490 <HAL_RCC_OscConfig+0x274>)
 8002434:	2201      	movs	r2, #1
 8002436:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002438:	f7ff f98e 	bl	8001758 <HAL_GetTick>
 800243c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800243e:	e008      	b.n	8002452 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002440:	f7ff f98a 	bl	8001758 <HAL_GetTick>
 8002444:	4602      	mov	r2, r0
 8002446:	693b      	ldr	r3, [r7, #16]
 8002448:	1ad3      	subs	r3, r2, r3
 800244a:	2b02      	cmp	r3, #2
 800244c:	d901      	bls.n	8002452 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800244e:	2303      	movs	r3, #3
 8002450:	e15a      	b.n	8002708 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002452:	4b0d      	ldr	r3, [pc, #52]	; (8002488 <HAL_RCC_OscConfig+0x26c>)
 8002454:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002456:	f003 0302 	and.w	r3, r3, #2
 800245a:	2b00      	cmp	r3, #0
 800245c:	d0f0      	beq.n	8002440 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800245e:	2001      	movs	r0, #1
 8002460:	f000 fada 	bl	8002a18 <RCC_Delay>
 8002464:	e01c      	b.n	80024a0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002466:	4b0a      	ldr	r3, [pc, #40]	; (8002490 <HAL_RCC_OscConfig+0x274>)
 8002468:	2200      	movs	r2, #0
 800246a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800246c:	f7ff f974 	bl	8001758 <HAL_GetTick>
 8002470:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002472:	e00f      	b.n	8002494 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002474:	f7ff f970 	bl	8001758 <HAL_GetTick>
 8002478:	4602      	mov	r2, r0
 800247a:	693b      	ldr	r3, [r7, #16]
 800247c:	1ad3      	subs	r3, r2, r3
 800247e:	2b02      	cmp	r3, #2
 8002480:	d908      	bls.n	8002494 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002482:	2303      	movs	r3, #3
 8002484:	e140      	b.n	8002708 <HAL_RCC_OscConfig+0x4ec>
 8002486:	bf00      	nop
 8002488:	40021000 	.word	0x40021000
 800248c:	42420000 	.word	0x42420000
 8002490:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002494:	4b9e      	ldr	r3, [pc, #632]	; (8002710 <HAL_RCC_OscConfig+0x4f4>)
 8002496:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002498:	f003 0302 	and.w	r3, r3, #2
 800249c:	2b00      	cmp	r3, #0
 800249e:	d1e9      	bne.n	8002474 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f003 0304 	and.w	r3, r3, #4
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	f000 80a6 	beq.w	80025fa <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80024ae:	2300      	movs	r3, #0
 80024b0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80024b2:	4b97      	ldr	r3, [pc, #604]	; (8002710 <HAL_RCC_OscConfig+0x4f4>)
 80024b4:	69db      	ldr	r3, [r3, #28]
 80024b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d10d      	bne.n	80024da <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80024be:	4b94      	ldr	r3, [pc, #592]	; (8002710 <HAL_RCC_OscConfig+0x4f4>)
 80024c0:	69db      	ldr	r3, [r3, #28]
 80024c2:	4a93      	ldr	r2, [pc, #588]	; (8002710 <HAL_RCC_OscConfig+0x4f4>)
 80024c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024c8:	61d3      	str	r3, [r2, #28]
 80024ca:	4b91      	ldr	r3, [pc, #580]	; (8002710 <HAL_RCC_OscConfig+0x4f4>)
 80024cc:	69db      	ldr	r3, [r3, #28]
 80024ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024d2:	60bb      	str	r3, [r7, #8]
 80024d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80024d6:	2301      	movs	r3, #1
 80024d8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024da:	4b8e      	ldr	r3, [pc, #568]	; (8002714 <HAL_RCC_OscConfig+0x4f8>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d118      	bne.n	8002518 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80024e6:	4b8b      	ldr	r3, [pc, #556]	; (8002714 <HAL_RCC_OscConfig+0x4f8>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	4a8a      	ldr	r2, [pc, #552]	; (8002714 <HAL_RCC_OscConfig+0x4f8>)
 80024ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80024f2:	f7ff f931 	bl	8001758 <HAL_GetTick>
 80024f6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024f8:	e008      	b.n	800250c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024fa:	f7ff f92d 	bl	8001758 <HAL_GetTick>
 80024fe:	4602      	mov	r2, r0
 8002500:	693b      	ldr	r3, [r7, #16]
 8002502:	1ad3      	subs	r3, r2, r3
 8002504:	2b64      	cmp	r3, #100	; 0x64
 8002506:	d901      	bls.n	800250c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002508:	2303      	movs	r3, #3
 800250a:	e0fd      	b.n	8002708 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800250c:	4b81      	ldr	r3, [pc, #516]	; (8002714 <HAL_RCC_OscConfig+0x4f8>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002514:	2b00      	cmp	r3, #0
 8002516:	d0f0      	beq.n	80024fa <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	68db      	ldr	r3, [r3, #12]
 800251c:	2b01      	cmp	r3, #1
 800251e:	d106      	bne.n	800252e <HAL_RCC_OscConfig+0x312>
 8002520:	4b7b      	ldr	r3, [pc, #492]	; (8002710 <HAL_RCC_OscConfig+0x4f4>)
 8002522:	6a1b      	ldr	r3, [r3, #32]
 8002524:	4a7a      	ldr	r2, [pc, #488]	; (8002710 <HAL_RCC_OscConfig+0x4f4>)
 8002526:	f043 0301 	orr.w	r3, r3, #1
 800252a:	6213      	str	r3, [r2, #32]
 800252c:	e02d      	b.n	800258a <HAL_RCC_OscConfig+0x36e>
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	68db      	ldr	r3, [r3, #12]
 8002532:	2b00      	cmp	r3, #0
 8002534:	d10c      	bne.n	8002550 <HAL_RCC_OscConfig+0x334>
 8002536:	4b76      	ldr	r3, [pc, #472]	; (8002710 <HAL_RCC_OscConfig+0x4f4>)
 8002538:	6a1b      	ldr	r3, [r3, #32]
 800253a:	4a75      	ldr	r2, [pc, #468]	; (8002710 <HAL_RCC_OscConfig+0x4f4>)
 800253c:	f023 0301 	bic.w	r3, r3, #1
 8002540:	6213      	str	r3, [r2, #32]
 8002542:	4b73      	ldr	r3, [pc, #460]	; (8002710 <HAL_RCC_OscConfig+0x4f4>)
 8002544:	6a1b      	ldr	r3, [r3, #32]
 8002546:	4a72      	ldr	r2, [pc, #456]	; (8002710 <HAL_RCC_OscConfig+0x4f4>)
 8002548:	f023 0304 	bic.w	r3, r3, #4
 800254c:	6213      	str	r3, [r2, #32]
 800254e:	e01c      	b.n	800258a <HAL_RCC_OscConfig+0x36e>
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	68db      	ldr	r3, [r3, #12]
 8002554:	2b05      	cmp	r3, #5
 8002556:	d10c      	bne.n	8002572 <HAL_RCC_OscConfig+0x356>
 8002558:	4b6d      	ldr	r3, [pc, #436]	; (8002710 <HAL_RCC_OscConfig+0x4f4>)
 800255a:	6a1b      	ldr	r3, [r3, #32]
 800255c:	4a6c      	ldr	r2, [pc, #432]	; (8002710 <HAL_RCC_OscConfig+0x4f4>)
 800255e:	f043 0304 	orr.w	r3, r3, #4
 8002562:	6213      	str	r3, [r2, #32]
 8002564:	4b6a      	ldr	r3, [pc, #424]	; (8002710 <HAL_RCC_OscConfig+0x4f4>)
 8002566:	6a1b      	ldr	r3, [r3, #32]
 8002568:	4a69      	ldr	r2, [pc, #420]	; (8002710 <HAL_RCC_OscConfig+0x4f4>)
 800256a:	f043 0301 	orr.w	r3, r3, #1
 800256e:	6213      	str	r3, [r2, #32]
 8002570:	e00b      	b.n	800258a <HAL_RCC_OscConfig+0x36e>
 8002572:	4b67      	ldr	r3, [pc, #412]	; (8002710 <HAL_RCC_OscConfig+0x4f4>)
 8002574:	6a1b      	ldr	r3, [r3, #32]
 8002576:	4a66      	ldr	r2, [pc, #408]	; (8002710 <HAL_RCC_OscConfig+0x4f4>)
 8002578:	f023 0301 	bic.w	r3, r3, #1
 800257c:	6213      	str	r3, [r2, #32]
 800257e:	4b64      	ldr	r3, [pc, #400]	; (8002710 <HAL_RCC_OscConfig+0x4f4>)
 8002580:	6a1b      	ldr	r3, [r3, #32]
 8002582:	4a63      	ldr	r2, [pc, #396]	; (8002710 <HAL_RCC_OscConfig+0x4f4>)
 8002584:	f023 0304 	bic.w	r3, r3, #4
 8002588:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	68db      	ldr	r3, [r3, #12]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d015      	beq.n	80025be <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002592:	f7ff f8e1 	bl	8001758 <HAL_GetTick>
 8002596:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002598:	e00a      	b.n	80025b0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800259a:	f7ff f8dd 	bl	8001758 <HAL_GetTick>
 800259e:	4602      	mov	r2, r0
 80025a0:	693b      	ldr	r3, [r7, #16]
 80025a2:	1ad3      	subs	r3, r2, r3
 80025a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80025a8:	4293      	cmp	r3, r2
 80025aa:	d901      	bls.n	80025b0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80025ac:	2303      	movs	r3, #3
 80025ae:	e0ab      	b.n	8002708 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025b0:	4b57      	ldr	r3, [pc, #348]	; (8002710 <HAL_RCC_OscConfig+0x4f4>)
 80025b2:	6a1b      	ldr	r3, [r3, #32]
 80025b4:	f003 0302 	and.w	r3, r3, #2
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d0ee      	beq.n	800259a <HAL_RCC_OscConfig+0x37e>
 80025bc:	e014      	b.n	80025e8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025be:	f7ff f8cb 	bl	8001758 <HAL_GetTick>
 80025c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025c4:	e00a      	b.n	80025dc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025c6:	f7ff f8c7 	bl	8001758 <HAL_GetTick>
 80025ca:	4602      	mov	r2, r0
 80025cc:	693b      	ldr	r3, [r7, #16]
 80025ce:	1ad3      	subs	r3, r2, r3
 80025d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80025d4:	4293      	cmp	r3, r2
 80025d6:	d901      	bls.n	80025dc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80025d8:	2303      	movs	r3, #3
 80025da:	e095      	b.n	8002708 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025dc:	4b4c      	ldr	r3, [pc, #304]	; (8002710 <HAL_RCC_OscConfig+0x4f4>)
 80025de:	6a1b      	ldr	r3, [r3, #32]
 80025e0:	f003 0302 	and.w	r3, r3, #2
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d1ee      	bne.n	80025c6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80025e8:	7dfb      	ldrb	r3, [r7, #23]
 80025ea:	2b01      	cmp	r3, #1
 80025ec:	d105      	bne.n	80025fa <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025ee:	4b48      	ldr	r3, [pc, #288]	; (8002710 <HAL_RCC_OscConfig+0x4f4>)
 80025f0:	69db      	ldr	r3, [r3, #28]
 80025f2:	4a47      	ldr	r2, [pc, #284]	; (8002710 <HAL_RCC_OscConfig+0x4f4>)
 80025f4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80025f8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	69db      	ldr	r3, [r3, #28]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	f000 8081 	beq.w	8002706 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002604:	4b42      	ldr	r3, [pc, #264]	; (8002710 <HAL_RCC_OscConfig+0x4f4>)
 8002606:	685b      	ldr	r3, [r3, #4]
 8002608:	f003 030c 	and.w	r3, r3, #12
 800260c:	2b08      	cmp	r3, #8
 800260e:	d061      	beq.n	80026d4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	69db      	ldr	r3, [r3, #28]
 8002614:	2b02      	cmp	r3, #2
 8002616:	d146      	bne.n	80026a6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002618:	4b3f      	ldr	r3, [pc, #252]	; (8002718 <HAL_RCC_OscConfig+0x4fc>)
 800261a:	2200      	movs	r2, #0
 800261c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800261e:	f7ff f89b 	bl	8001758 <HAL_GetTick>
 8002622:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002624:	e008      	b.n	8002638 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002626:	f7ff f897 	bl	8001758 <HAL_GetTick>
 800262a:	4602      	mov	r2, r0
 800262c:	693b      	ldr	r3, [r7, #16]
 800262e:	1ad3      	subs	r3, r2, r3
 8002630:	2b02      	cmp	r3, #2
 8002632:	d901      	bls.n	8002638 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002634:	2303      	movs	r3, #3
 8002636:	e067      	b.n	8002708 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002638:	4b35      	ldr	r3, [pc, #212]	; (8002710 <HAL_RCC_OscConfig+0x4f4>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002640:	2b00      	cmp	r3, #0
 8002642:	d1f0      	bne.n	8002626 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6a1b      	ldr	r3, [r3, #32]
 8002648:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800264c:	d108      	bne.n	8002660 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800264e:	4b30      	ldr	r3, [pc, #192]	; (8002710 <HAL_RCC_OscConfig+0x4f4>)
 8002650:	685b      	ldr	r3, [r3, #4]
 8002652:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	689b      	ldr	r3, [r3, #8]
 800265a:	492d      	ldr	r1, [pc, #180]	; (8002710 <HAL_RCC_OscConfig+0x4f4>)
 800265c:	4313      	orrs	r3, r2
 800265e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002660:	4b2b      	ldr	r3, [pc, #172]	; (8002710 <HAL_RCC_OscConfig+0x4f4>)
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6a19      	ldr	r1, [r3, #32]
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002670:	430b      	orrs	r3, r1
 8002672:	4927      	ldr	r1, [pc, #156]	; (8002710 <HAL_RCC_OscConfig+0x4f4>)
 8002674:	4313      	orrs	r3, r2
 8002676:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002678:	4b27      	ldr	r3, [pc, #156]	; (8002718 <HAL_RCC_OscConfig+0x4fc>)
 800267a:	2201      	movs	r2, #1
 800267c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800267e:	f7ff f86b 	bl	8001758 <HAL_GetTick>
 8002682:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002684:	e008      	b.n	8002698 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002686:	f7ff f867 	bl	8001758 <HAL_GetTick>
 800268a:	4602      	mov	r2, r0
 800268c:	693b      	ldr	r3, [r7, #16]
 800268e:	1ad3      	subs	r3, r2, r3
 8002690:	2b02      	cmp	r3, #2
 8002692:	d901      	bls.n	8002698 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002694:	2303      	movs	r3, #3
 8002696:	e037      	b.n	8002708 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002698:	4b1d      	ldr	r3, [pc, #116]	; (8002710 <HAL_RCC_OscConfig+0x4f4>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d0f0      	beq.n	8002686 <HAL_RCC_OscConfig+0x46a>
 80026a4:	e02f      	b.n	8002706 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026a6:	4b1c      	ldr	r3, [pc, #112]	; (8002718 <HAL_RCC_OscConfig+0x4fc>)
 80026a8:	2200      	movs	r2, #0
 80026aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026ac:	f7ff f854 	bl	8001758 <HAL_GetTick>
 80026b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026b2:	e008      	b.n	80026c6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026b4:	f7ff f850 	bl	8001758 <HAL_GetTick>
 80026b8:	4602      	mov	r2, r0
 80026ba:	693b      	ldr	r3, [r7, #16]
 80026bc:	1ad3      	subs	r3, r2, r3
 80026be:	2b02      	cmp	r3, #2
 80026c0:	d901      	bls.n	80026c6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80026c2:	2303      	movs	r3, #3
 80026c4:	e020      	b.n	8002708 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026c6:	4b12      	ldr	r3, [pc, #72]	; (8002710 <HAL_RCC_OscConfig+0x4f4>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d1f0      	bne.n	80026b4 <HAL_RCC_OscConfig+0x498>
 80026d2:	e018      	b.n	8002706 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	69db      	ldr	r3, [r3, #28]
 80026d8:	2b01      	cmp	r3, #1
 80026da:	d101      	bne.n	80026e0 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80026dc:	2301      	movs	r3, #1
 80026de:	e013      	b.n	8002708 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80026e0:	4b0b      	ldr	r3, [pc, #44]	; (8002710 <HAL_RCC_OscConfig+0x4f4>)
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6a1b      	ldr	r3, [r3, #32]
 80026f0:	429a      	cmp	r2, r3
 80026f2:	d106      	bne.n	8002702 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026fe:	429a      	cmp	r2, r3
 8002700:	d001      	beq.n	8002706 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002702:	2301      	movs	r3, #1
 8002704:	e000      	b.n	8002708 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002706:	2300      	movs	r3, #0
}
 8002708:	4618      	mov	r0, r3
 800270a:	3718      	adds	r7, #24
 800270c:	46bd      	mov	sp, r7
 800270e:	bd80      	pop	{r7, pc}
 8002710:	40021000 	.word	0x40021000
 8002714:	40007000 	.word	0x40007000
 8002718:	42420060 	.word	0x42420060

0800271c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b084      	sub	sp, #16
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
 8002724:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	2b00      	cmp	r3, #0
 800272a:	d101      	bne.n	8002730 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800272c:	2301      	movs	r3, #1
 800272e:	e0d0      	b.n	80028d2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002730:	4b6a      	ldr	r3, [pc, #424]	; (80028dc <HAL_RCC_ClockConfig+0x1c0>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f003 0307 	and.w	r3, r3, #7
 8002738:	683a      	ldr	r2, [r7, #0]
 800273a:	429a      	cmp	r2, r3
 800273c:	d910      	bls.n	8002760 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800273e:	4b67      	ldr	r3, [pc, #412]	; (80028dc <HAL_RCC_ClockConfig+0x1c0>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f023 0207 	bic.w	r2, r3, #7
 8002746:	4965      	ldr	r1, [pc, #404]	; (80028dc <HAL_RCC_ClockConfig+0x1c0>)
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	4313      	orrs	r3, r2
 800274c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800274e:	4b63      	ldr	r3, [pc, #396]	; (80028dc <HAL_RCC_ClockConfig+0x1c0>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f003 0307 	and.w	r3, r3, #7
 8002756:	683a      	ldr	r2, [r7, #0]
 8002758:	429a      	cmp	r2, r3
 800275a:	d001      	beq.n	8002760 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800275c:	2301      	movs	r3, #1
 800275e:	e0b8      	b.n	80028d2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f003 0302 	and.w	r3, r3, #2
 8002768:	2b00      	cmp	r3, #0
 800276a:	d020      	beq.n	80027ae <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f003 0304 	and.w	r3, r3, #4
 8002774:	2b00      	cmp	r3, #0
 8002776:	d005      	beq.n	8002784 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002778:	4b59      	ldr	r3, [pc, #356]	; (80028e0 <HAL_RCC_ClockConfig+0x1c4>)
 800277a:	685b      	ldr	r3, [r3, #4]
 800277c:	4a58      	ldr	r2, [pc, #352]	; (80028e0 <HAL_RCC_ClockConfig+0x1c4>)
 800277e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002782:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f003 0308 	and.w	r3, r3, #8
 800278c:	2b00      	cmp	r3, #0
 800278e:	d005      	beq.n	800279c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002790:	4b53      	ldr	r3, [pc, #332]	; (80028e0 <HAL_RCC_ClockConfig+0x1c4>)
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	4a52      	ldr	r2, [pc, #328]	; (80028e0 <HAL_RCC_ClockConfig+0x1c4>)
 8002796:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800279a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800279c:	4b50      	ldr	r3, [pc, #320]	; (80028e0 <HAL_RCC_ClockConfig+0x1c4>)
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	689b      	ldr	r3, [r3, #8]
 80027a8:	494d      	ldr	r1, [pc, #308]	; (80028e0 <HAL_RCC_ClockConfig+0x1c4>)
 80027aa:	4313      	orrs	r3, r2
 80027ac:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f003 0301 	and.w	r3, r3, #1
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d040      	beq.n	800283c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	685b      	ldr	r3, [r3, #4]
 80027be:	2b01      	cmp	r3, #1
 80027c0:	d107      	bne.n	80027d2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027c2:	4b47      	ldr	r3, [pc, #284]	; (80028e0 <HAL_RCC_ClockConfig+0x1c4>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d115      	bne.n	80027fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027ce:	2301      	movs	r3, #1
 80027d0:	e07f      	b.n	80028d2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	2b02      	cmp	r3, #2
 80027d8:	d107      	bne.n	80027ea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027da:	4b41      	ldr	r3, [pc, #260]	; (80028e0 <HAL_RCC_ClockConfig+0x1c4>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d109      	bne.n	80027fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027e6:	2301      	movs	r3, #1
 80027e8:	e073      	b.n	80028d2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027ea:	4b3d      	ldr	r3, [pc, #244]	; (80028e0 <HAL_RCC_ClockConfig+0x1c4>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f003 0302 	and.w	r3, r3, #2
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d101      	bne.n	80027fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027f6:	2301      	movs	r3, #1
 80027f8:	e06b      	b.n	80028d2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80027fa:	4b39      	ldr	r3, [pc, #228]	; (80028e0 <HAL_RCC_ClockConfig+0x1c4>)
 80027fc:	685b      	ldr	r3, [r3, #4]
 80027fe:	f023 0203 	bic.w	r2, r3, #3
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	4936      	ldr	r1, [pc, #216]	; (80028e0 <HAL_RCC_ClockConfig+0x1c4>)
 8002808:	4313      	orrs	r3, r2
 800280a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800280c:	f7fe ffa4 	bl	8001758 <HAL_GetTick>
 8002810:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002812:	e00a      	b.n	800282a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002814:	f7fe ffa0 	bl	8001758 <HAL_GetTick>
 8002818:	4602      	mov	r2, r0
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	1ad3      	subs	r3, r2, r3
 800281e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002822:	4293      	cmp	r3, r2
 8002824:	d901      	bls.n	800282a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002826:	2303      	movs	r3, #3
 8002828:	e053      	b.n	80028d2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800282a:	4b2d      	ldr	r3, [pc, #180]	; (80028e0 <HAL_RCC_ClockConfig+0x1c4>)
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	f003 020c 	and.w	r2, r3, #12
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	685b      	ldr	r3, [r3, #4]
 8002836:	009b      	lsls	r3, r3, #2
 8002838:	429a      	cmp	r2, r3
 800283a:	d1eb      	bne.n	8002814 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800283c:	4b27      	ldr	r3, [pc, #156]	; (80028dc <HAL_RCC_ClockConfig+0x1c0>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f003 0307 	and.w	r3, r3, #7
 8002844:	683a      	ldr	r2, [r7, #0]
 8002846:	429a      	cmp	r2, r3
 8002848:	d210      	bcs.n	800286c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800284a:	4b24      	ldr	r3, [pc, #144]	; (80028dc <HAL_RCC_ClockConfig+0x1c0>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f023 0207 	bic.w	r2, r3, #7
 8002852:	4922      	ldr	r1, [pc, #136]	; (80028dc <HAL_RCC_ClockConfig+0x1c0>)
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	4313      	orrs	r3, r2
 8002858:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800285a:	4b20      	ldr	r3, [pc, #128]	; (80028dc <HAL_RCC_ClockConfig+0x1c0>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f003 0307 	and.w	r3, r3, #7
 8002862:	683a      	ldr	r2, [r7, #0]
 8002864:	429a      	cmp	r2, r3
 8002866:	d001      	beq.n	800286c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002868:	2301      	movs	r3, #1
 800286a:	e032      	b.n	80028d2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f003 0304 	and.w	r3, r3, #4
 8002874:	2b00      	cmp	r3, #0
 8002876:	d008      	beq.n	800288a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002878:	4b19      	ldr	r3, [pc, #100]	; (80028e0 <HAL_RCC_ClockConfig+0x1c4>)
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	68db      	ldr	r3, [r3, #12]
 8002884:	4916      	ldr	r1, [pc, #88]	; (80028e0 <HAL_RCC_ClockConfig+0x1c4>)
 8002886:	4313      	orrs	r3, r2
 8002888:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f003 0308 	and.w	r3, r3, #8
 8002892:	2b00      	cmp	r3, #0
 8002894:	d009      	beq.n	80028aa <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002896:	4b12      	ldr	r3, [pc, #72]	; (80028e0 <HAL_RCC_ClockConfig+0x1c4>)
 8002898:	685b      	ldr	r3, [r3, #4]
 800289a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	691b      	ldr	r3, [r3, #16]
 80028a2:	00db      	lsls	r3, r3, #3
 80028a4:	490e      	ldr	r1, [pc, #56]	; (80028e0 <HAL_RCC_ClockConfig+0x1c4>)
 80028a6:	4313      	orrs	r3, r2
 80028a8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80028aa:	f000 f821 	bl	80028f0 <HAL_RCC_GetSysClockFreq>
 80028ae:	4601      	mov	r1, r0
 80028b0:	4b0b      	ldr	r3, [pc, #44]	; (80028e0 <HAL_RCC_ClockConfig+0x1c4>)
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	091b      	lsrs	r3, r3, #4
 80028b6:	f003 030f 	and.w	r3, r3, #15
 80028ba:	4a0a      	ldr	r2, [pc, #40]	; (80028e4 <HAL_RCC_ClockConfig+0x1c8>)
 80028bc:	5cd3      	ldrb	r3, [r2, r3]
 80028be:	fa21 f303 	lsr.w	r3, r1, r3
 80028c2:	4a09      	ldr	r2, [pc, #36]	; (80028e8 <HAL_RCC_ClockConfig+0x1cc>)
 80028c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80028c6:	4b09      	ldr	r3, [pc, #36]	; (80028ec <HAL_RCC_ClockConfig+0x1d0>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	4618      	mov	r0, r3
 80028cc:	f7fe ff02 	bl	80016d4 <HAL_InitTick>

  return HAL_OK;
 80028d0:	2300      	movs	r3, #0
}
 80028d2:	4618      	mov	r0, r3
 80028d4:	3710      	adds	r7, #16
 80028d6:	46bd      	mov	sp, r7
 80028d8:	bd80      	pop	{r7, pc}
 80028da:	bf00      	nop
 80028dc:	40022000 	.word	0x40022000
 80028e0:	40021000 	.word	0x40021000
 80028e4:	080078b0 	.word	0x080078b0
 80028e8:	20000000 	.word	0x20000000
 80028ec:	20000004 	.word	0x20000004

080028f0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80028f0:	b490      	push	{r4, r7}
 80028f2:	b08a      	sub	sp, #40	; 0x28
 80028f4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80028f6:	4b2a      	ldr	r3, [pc, #168]	; (80029a0 <HAL_RCC_GetSysClockFreq+0xb0>)
 80028f8:	1d3c      	adds	r4, r7, #4
 80028fa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80028fc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002900:	4b28      	ldr	r3, [pc, #160]	; (80029a4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002902:	881b      	ldrh	r3, [r3, #0]
 8002904:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002906:	2300      	movs	r3, #0
 8002908:	61fb      	str	r3, [r7, #28]
 800290a:	2300      	movs	r3, #0
 800290c:	61bb      	str	r3, [r7, #24]
 800290e:	2300      	movs	r3, #0
 8002910:	627b      	str	r3, [r7, #36]	; 0x24
 8002912:	2300      	movs	r3, #0
 8002914:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002916:	2300      	movs	r3, #0
 8002918:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800291a:	4b23      	ldr	r3, [pc, #140]	; (80029a8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002920:	69fb      	ldr	r3, [r7, #28]
 8002922:	f003 030c 	and.w	r3, r3, #12
 8002926:	2b04      	cmp	r3, #4
 8002928:	d002      	beq.n	8002930 <HAL_RCC_GetSysClockFreq+0x40>
 800292a:	2b08      	cmp	r3, #8
 800292c:	d003      	beq.n	8002936 <HAL_RCC_GetSysClockFreq+0x46>
 800292e:	e02d      	b.n	800298c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002930:	4b1e      	ldr	r3, [pc, #120]	; (80029ac <HAL_RCC_GetSysClockFreq+0xbc>)
 8002932:	623b      	str	r3, [r7, #32]
      break;
 8002934:	e02d      	b.n	8002992 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002936:	69fb      	ldr	r3, [r7, #28]
 8002938:	0c9b      	lsrs	r3, r3, #18
 800293a:	f003 030f 	and.w	r3, r3, #15
 800293e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002942:	4413      	add	r3, r2
 8002944:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002948:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800294a:	69fb      	ldr	r3, [r7, #28]
 800294c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002950:	2b00      	cmp	r3, #0
 8002952:	d013      	beq.n	800297c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002954:	4b14      	ldr	r3, [pc, #80]	; (80029a8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002956:	685b      	ldr	r3, [r3, #4]
 8002958:	0c5b      	lsrs	r3, r3, #17
 800295a:	f003 0301 	and.w	r3, r3, #1
 800295e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002962:	4413      	add	r3, r2
 8002964:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002968:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800296a:	697b      	ldr	r3, [r7, #20]
 800296c:	4a0f      	ldr	r2, [pc, #60]	; (80029ac <HAL_RCC_GetSysClockFreq+0xbc>)
 800296e:	fb02 f203 	mul.w	r2, r2, r3
 8002972:	69bb      	ldr	r3, [r7, #24]
 8002974:	fbb2 f3f3 	udiv	r3, r2, r3
 8002978:	627b      	str	r3, [r7, #36]	; 0x24
 800297a:	e004      	b.n	8002986 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800297c:	697b      	ldr	r3, [r7, #20]
 800297e:	4a0c      	ldr	r2, [pc, #48]	; (80029b0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002980:	fb02 f303 	mul.w	r3, r2, r3
 8002984:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002988:	623b      	str	r3, [r7, #32]
      break;
 800298a:	e002      	b.n	8002992 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800298c:	4b07      	ldr	r3, [pc, #28]	; (80029ac <HAL_RCC_GetSysClockFreq+0xbc>)
 800298e:	623b      	str	r3, [r7, #32]
      break;
 8002990:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002992:	6a3b      	ldr	r3, [r7, #32]
}
 8002994:	4618      	mov	r0, r3
 8002996:	3728      	adds	r7, #40	; 0x28
 8002998:	46bd      	mov	sp, r7
 800299a:	bc90      	pop	{r4, r7}
 800299c:	4770      	bx	lr
 800299e:	bf00      	nop
 80029a0:	08007874 	.word	0x08007874
 80029a4:	08007884 	.word	0x08007884
 80029a8:	40021000 	.word	0x40021000
 80029ac:	007a1200 	.word	0x007a1200
 80029b0:	003d0900 	.word	0x003d0900

080029b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80029b4:	b480      	push	{r7}
 80029b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80029b8:	4b02      	ldr	r3, [pc, #8]	; (80029c4 <HAL_RCC_GetHCLKFreq+0x10>)
 80029ba:	681b      	ldr	r3, [r3, #0]
}
 80029bc:	4618      	mov	r0, r3
 80029be:	46bd      	mov	sp, r7
 80029c0:	bc80      	pop	{r7}
 80029c2:	4770      	bx	lr
 80029c4:	20000000 	.word	0x20000000

080029c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80029cc:	f7ff fff2 	bl	80029b4 <HAL_RCC_GetHCLKFreq>
 80029d0:	4601      	mov	r1, r0
 80029d2:	4b05      	ldr	r3, [pc, #20]	; (80029e8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80029d4:	685b      	ldr	r3, [r3, #4]
 80029d6:	0a1b      	lsrs	r3, r3, #8
 80029d8:	f003 0307 	and.w	r3, r3, #7
 80029dc:	4a03      	ldr	r2, [pc, #12]	; (80029ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80029de:	5cd3      	ldrb	r3, [r2, r3]
 80029e0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80029e4:	4618      	mov	r0, r3
 80029e6:	bd80      	pop	{r7, pc}
 80029e8:	40021000 	.word	0x40021000
 80029ec:	080078c0 	.word	0x080078c0

080029f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80029f4:	f7ff ffde 	bl	80029b4 <HAL_RCC_GetHCLKFreq>
 80029f8:	4601      	mov	r1, r0
 80029fa:	4b05      	ldr	r3, [pc, #20]	; (8002a10 <HAL_RCC_GetPCLK2Freq+0x20>)
 80029fc:	685b      	ldr	r3, [r3, #4]
 80029fe:	0adb      	lsrs	r3, r3, #11
 8002a00:	f003 0307 	and.w	r3, r3, #7
 8002a04:	4a03      	ldr	r2, [pc, #12]	; (8002a14 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002a06:	5cd3      	ldrb	r3, [r2, r3]
 8002a08:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	bd80      	pop	{r7, pc}
 8002a10:	40021000 	.word	0x40021000
 8002a14:	080078c0 	.word	0x080078c0

08002a18 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	b085      	sub	sp, #20
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002a20:	4b0a      	ldr	r3, [pc, #40]	; (8002a4c <RCC_Delay+0x34>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4a0a      	ldr	r2, [pc, #40]	; (8002a50 <RCC_Delay+0x38>)
 8002a26:	fba2 2303 	umull	r2, r3, r2, r3
 8002a2a:	0a5b      	lsrs	r3, r3, #9
 8002a2c:	687a      	ldr	r2, [r7, #4]
 8002a2e:	fb02 f303 	mul.w	r3, r2, r3
 8002a32:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002a34:	bf00      	nop
  }
  while (Delay --);
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	1e5a      	subs	r2, r3, #1
 8002a3a:	60fa      	str	r2, [r7, #12]
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d1f9      	bne.n	8002a34 <RCC_Delay+0x1c>
}
 8002a40:	bf00      	nop
 8002a42:	3714      	adds	r7, #20
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bc80      	pop	{r7}
 8002a48:	4770      	bx	lr
 8002a4a:	bf00      	nop
 8002a4c:	20000000 	.word	0x20000000
 8002a50:	10624dd3 	.word	0x10624dd3

08002a54 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b082      	sub	sp, #8
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d101      	bne.n	8002a66 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002a62:	2301      	movs	r3, #1
 8002a64:	e041      	b.n	8002aea <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a6c:	b2db      	uxtb	r3, r3
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d106      	bne.n	8002a80 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2200      	movs	r2, #0
 8002a76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002a7a:	6878      	ldr	r0, [r7, #4]
 8002a7c:	f7fe fb6e 	bl	800115c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2202      	movs	r2, #2
 8002a84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681a      	ldr	r2, [r3, #0]
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	3304      	adds	r3, #4
 8002a90:	4619      	mov	r1, r3
 8002a92:	4610      	mov	r0, r2
 8002a94:	f000 fa64 	bl	8002f60 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2201      	movs	r2, #1
 8002a9c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2201      	movs	r2, #1
 8002aa4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2201      	movs	r2, #1
 8002aac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2201      	movs	r2, #1
 8002ab4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2201      	movs	r2, #1
 8002abc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2201      	movs	r2, #1
 8002ac4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2201      	movs	r2, #1
 8002acc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2201      	movs	r2, #1
 8002ad4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2201      	movs	r2, #1
 8002adc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2201      	movs	r2, #1
 8002ae4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002ae8:	2300      	movs	r3, #0
}
 8002aea:	4618      	mov	r0, r3
 8002aec:	3708      	adds	r7, #8
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bd80      	pop	{r7, pc}
	...

08002af4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002af4:	b480      	push	{r7}
 8002af6:	b085      	sub	sp, #20
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b02:	b2db      	uxtb	r3, r3
 8002b04:	2b01      	cmp	r3, #1
 8002b06:	d001      	beq.n	8002b0c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002b08:	2301      	movs	r3, #1
 8002b0a:	e03a      	b.n	8002b82 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2202      	movs	r2, #2
 8002b10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	68da      	ldr	r2, [r3, #12]
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f042 0201 	orr.w	r2, r2, #1
 8002b22:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	4a18      	ldr	r2, [pc, #96]	; (8002b8c <HAL_TIM_Base_Start_IT+0x98>)
 8002b2a:	4293      	cmp	r3, r2
 8002b2c:	d00e      	beq.n	8002b4c <HAL_TIM_Base_Start_IT+0x58>
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b36:	d009      	beq.n	8002b4c <HAL_TIM_Base_Start_IT+0x58>
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4a14      	ldr	r2, [pc, #80]	; (8002b90 <HAL_TIM_Base_Start_IT+0x9c>)
 8002b3e:	4293      	cmp	r3, r2
 8002b40:	d004      	beq.n	8002b4c <HAL_TIM_Base_Start_IT+0x58>
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	4a13      	ldr	r2, [pc, #76]	; (8002b94 <HAL_TIM_Base_Start_IT+0xa0>)
 8002b48:	4293      	cmp	r3, r2
 8002b4a:	d111      	bne.n	8002b70 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	689b      	ldr	r3, [r3, #8]
 8002b52:	f003 0307 	and.w	r3, r3, #7
 8002b56:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	2b06      	cmp	r3, #6
 8002b5c:	d010      	beq.n	8002b80 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	681a      	ldr	r2, [r3, #0]
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f042 0201 	orr.w	r2, r2, #1
 8002b6c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b6e:	e007      	b.n	8002b80 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	681a      	ldr	r2, [r3, #0]
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f042 0201 	orr.w	r2, r2, #1
 8002b7e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002b80:	2300      	movs	r3, #0
}
 8002b82:	4618      	mov	r0, r3
 8002b84:	3714      	adds	r7, #20
 8002b86:	46bd      	mov	sp, r7
 8002b88:	bc80      	pop	{r7}
 8002b8a:	4770      	bx	lr
 8002b8c:	40012c00 	.word	0x40012c00
 8002b90:	40000400 	.word	0x40000400
 8002b94:	40000800 	.word	0x40000800

08002b98 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b082      	sub	sp, #8
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	691b      	ldr	r3, [r3, #16]
 8002ba6:	f003 0302 	and.w	r3, r3, #2
 8002baa:	2b02      	cmp	r3, #2
 8002bac:	d122      	bne.n	8002bf4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	68db      	ldr	r3, [r3, #12]
 8002bb4:	f003 0302 	and.w	r3, r3, #2
 8002bb8:	2b02      	cmp	r3, #2
 8002bba:	d11b      	bne.n	8002bf4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f06f 0202 	mvn.w	r2, #2
 8002bc4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2201      	movs	r2, #1
 8002bca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	699b      	ldr	r3, [r3, #24]
 8002bd2:	f003 0303 	and.w	r3, r3, #3
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d003      	beq.n	8002be2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002bda:	6878      	ldr	r0, [r7, #4]
 8002bdc:	f000 f9a4 	bl	8002f28 <HAL_TIM_IC_CaptureCallback>
 8002be0:	e005      	b.n	8002bee <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002be2:	6878      	ldr	r0, [r7, #4]
 8002be4:	f000 f997 	bl	8002f16 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002be8:	6878      	ldr	r0, [r7, #4]
 8002bea:	f000 f9a6 	bl	8002f3a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	691b      	ldr	r3, [r3, #16]
 8002bfa:	f003 0304 	and.w	r3, r3, #4
 8002bfe:	2b04      	cmp	r3, #4
 8002c00:	d122      	bne.n	8002c48 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	68db      	ldr	r3, [r3, #12]
 8002c08:	f003 0304 	and.w	r3, r3, #4
 8002c0c:	2b04      	cmp	r3, #4
 8002c0e:	d11b      	bne.n	8002c48 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f06f 0204 	mvn.w	r2, #4
 8002c18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	2202      	movs	r2, #2
 8002c1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	699b      	ldr	r3, [r3, #24]
 8002c26:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d003      	beq.n	8002c36 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c2e:	6878      	ldr	r0, [r7, #4]
 8002c30:	f000 f97a 	bl	8002f28 <HAL_TIM_IC_CaptureCallback>
 8002c34:	e005      	b.n	8002c42 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c36:	6878      	ldr	r0, [r7, #4]
 8002c38:	f000 f96d 	bl	8002f16 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c3c:	6878      	ldr	r0, [r7, #4]
 8002c3e:	f000 f97c 	bl	8002f3a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	2200      	movs	r2, #0
 8002c46:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	691b      	ldr	r3, [r3, #16]
 8002c4e:	f003 0308 	and.w	r3, r3, #8
 8002c52:	2b08      	cmp	r3, #8
 8002c54:	d122      	bne.n	8002c9c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	68db      	ldr	r3, [r3, #12]
 8002c5c:	f003 0308 	and.w	r3, r3, #8
 8002c60:	2b08      	cmp	r3, #8
 8002c62:	d11b      	bne.n	8002c9c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f06f 0208 	mvn.w	r2, #8
 8002c6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	2204      	movs	r2, #4
 8002c72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	69db      	ldr	r3, [r3, #28]
 8002c7a:	f003 0303 	and.w	r3, r3, #3
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d003      	beq.n	8002c8a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c82:	6878      	ldr	r0, [r7, #4]
 8002c84:	f000 f950 	bl	8002f28 <HAL_TIM_IC_CaptureCallback>
 8002c88:	e005      	b.n	8002c96 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c8a:	6878      	ldr	r0, [r7, #4]
 8002c8c:	f000 f943 	bl	8002f16 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c90:	6878      	ldr	r0, [r7, #4]
 8002c92:	f000 f952 	bl	8002f3a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	2200      	movs	r2, #0
 8002c9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	691b      	ldr	r3, [r3, #16]
 8002ca2:	f003 0310 	and.w	r3, r3, #16
 8002ca6:	2b10      	cmp	r3, #16
 8002ca8:	d122      	bne.n	8002cf0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	68db      	ldr	r3, [r3, #12]
 8002cb0:	f003 0310 	and.w	r3, r3, #16
 8002cb4:	2b10      	cmp	r3, #16
 8002cb6:	d11b      	bne.n	8002cf0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f06f 0210 	mvn.w	r2, #16
 8002cc0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2208      	movs	r2, #8
 8002cc6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	69db      	ldr	r3, [r3, #28]
 8002cce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d003      	beq.n	8002cde <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002cd6:	6878      	ldr	r0, [r7, #4]
 8002cd8:	f000 f926 	bl	8002f28 <HAL_TIM_IC_CaptureCallback>
 8002cdc:	e005      	b.n	8002cea <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cde:	6878      	ldr	r0, [r7, #4]
 8002ce0:	f000 f919 	bl	8002f16 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ce4:	6878      	ldr	r0, [r7, #4]
 8002ce6:	f000 f928 	bl	8002f3a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	2200      	movs	r2, #0
 8002cee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	691b      	ldr	r3, [r3, #16]
 8002cf6:	f003 0301 	and.w	r3, r3, #1
 8002cfa:	2b01      	cmp	r3, #1
 8002cfc:	d10e      	bne.n	8002d1c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	68db      	ldr	r3, [r3, #12]
 8002d04:	f003 0301 	and.w	r3, r3, #1
 8002d08:	2b01      	cmp	r3, #1
 8002d0a:	d107      	bne.n	8002d1c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f06f 0201 	mvn.w	r2, #1
 8002d14:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002d16:	6878      	ldr	r0, [r7, #4]
 8002d18:	f7fd fff2 	bl	8000d00 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	691b      	ldr	r3, [r3, #16]
 8002d22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d26:	2b80      	cmp	r3, #128	; 0x80
 8002d28:	d10e      	bne.n	8002d48 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	68db      	ldr	r3, [r3, #12]
 8002d30:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d34:	2b80      	cmp	r3, #128	; 0x80
 8002d36:	d107      	bne.n	8002d48 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002d40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002d42:	6878      	ldr	r0, [r7, #4]
 8002d44:	f000 fa6b 	bl	800321e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	691b      	ldr	r3, [r3, #16]
 8002d4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d52:	2b40      	cmp	r3, #64	; 0x40
 8002d54:	d10e      	bne.n	8002d74 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	68db      	ldr	r3, [r3, #12]
 8002d5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d60:	2b40      	cmp	r3, #64	; 0x40
 8002d62:	d107      	bne.n	8002d74 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002d6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002d6e:	6878      	ldr	r0, [r7, #4]
 8002d70:	f000 f8ec 	bl	8002f4c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	691b      	ldr	r3, [r3, #16]
 8002d7a:	f003 0320 	and.w	r3, r3, #32
 8002d7e:	2b20      	cmp	r3, #32
 8002d80:	d10e      	bne.n	8002da0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	68db      	ldr	r3, [r3, #12]
 8002d88:	f003 0320 	and.w	r3, r3, #32
 8002d8c:	2b20      	cmp	r3, #32
 8002d8e:	d107      	bne.n	8002da0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f06f 0220 	mvn.w	r2, #32
 8002d98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002d9a:	6878      	ldr	r0, [r7, #4]
 8002d9c:	f000 fa36 	bl	800320c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002da0:	bf00      	nop
 8002da2:	3708      	adds	r7, #8
 8002da4:	46bd      	mov	sp, r7
 8002da6:	bd80      	pop	{r7, pc}

08002da8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b084      	sub	sp, #16
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
 8002db0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002db8:	2b01      	cmp	r3, #1
 8002dba:	d101      	bne.n	8002dc0 <HAL_TIM_ConfigClockSource+0x18>
 8002dbc:	2302      	movs	r3, #2
 8002dbe:	e0a6      	b.n	8002f0e <HAL_TIM_ConfigClockSource+0x166>
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2201      	movs	r2, #1
 8002dc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2202      	movs	r2, #2
 8002dcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	689b      	ldr	r3, [r3, #8]
 8002dd6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002dde:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002de6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	68fa      	ldr	r2, [r7, #12]
 8002dee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	2b40      	cmp	r3, #64	; 0x40
 8002df6:	d067      	beq.n	8002ec8 <HAL_TIM_ConfigClockSource+0x120>
 8002df8:	2b40      	cmp	r3, #64	; 0x40
 8002dfa:	d80b      	bhi.n	8002e14 <HAL_TIM_ConfigClockSource+0x6c>
 8002dfc:	2b10      	cmp	r3, #16
 8002dfe:	d073      	beq.n	8002ee8 <HAL_TIM_ConfigClockSource+0x140>
 8002e00:	2b10      	cmp	r3, #16
 8002e02:	d802      	bhi.n	8002e0a <HAL_TIM_ConfigClockSource+0x62>
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d06f      	beq.n	8002ee8 <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002e08:	e078      	b.n	8002efc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002e0a:	2b20      	cmp	r3, #32
 8002e0c:	d06c      	beq.n	8002ee8 <HAL_TIM_ConfigClockSource+0x140>
 8002e0e:	2b30      	cmp	r3, #48	; 0x30
 8002e10:	d06a      	beq.n	8002ee8 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8002e12:	e073      	b.n	8002efc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002e14:	2b70      	cmp	r3, #112	; 0x70
 8002e16:	d00d      	beq.n	8002e34 <HAL_TIM_ConfigClockSource+0x8c>
 8002e18:	2b70      	cmp	r3, #112	; 0x70
 8002e1a:	d804      	bhi.n	8002e26 <HAL_TIM_ConfigClockSource+0x7e>
 8002e1c:	2b50      	cmp	r3, #80	; 0x50
 8002e1e:	d033      	beq.n	8002e88 <HAL_TIM_ConfigClockSource+0xe0>
 8002e20:	2b60      	cmp	r3, #96	; 0x60
 8002e22:	d041      	beq.n	8002ea8 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8002e24:	e06a      	b.n	8002efc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002e26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e2a:	d066      	beq.n	8002efa <HAL_TIM_ConfigClockSource+0x152>
 8002e2c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002e30:	d017      	beq.n	8002e62 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8002e32:	e063      	b.n	8002efc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6818      	ldr	r0, [r3, #0]
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	6899      	ldr	r1, [r3, #8]
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	685a      	ldr	r2, [r3, #4]
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	68db      	ldr	r3, [r3, #12]
 8002e44:	f000 f965 	bl	8003112 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	689b      	ldr	r3, [r3, #8]
 8002e4e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002e56:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	68fa      	ldr	r2, [r7, #12]
 8002e5e:	609a      	str	r2, [r3, #8]
      break;
 8002e60:	e04c      	b.n	8002efc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6818      	ldr	r0, [r3, #0]
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	6899      	ldr	r1, [r3, #8]
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	685a      	ldr	r2, [r3, #4]
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	68db      	ldr	r3, [r3, #12]
 8002e72:	f000 f94e 	bl	8003112 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	689a      	ldr	r2, [r3, #8]
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002e84:	609a      	str	r2, [r3, #8]
      break;
 8002e86:	e039      	b.n	8002efc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6818      	ldr	r0, [r3, #0]
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	6859      	ldr	r1, [r3, #4]
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	68db      	ldr	r3, [r3, #12]
 8002e94:	461a      	mov	r2, r3
 8002e96:	f000 f8c5 	bl	8003024 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	2150      	movs	r1, #80	; 0x50
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	f000 f91c 	bl	80030de <TIM_ITRx_SetConfig>
      break;
 8002ea6:	e029      	b.n	8002efc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6818      	ldr	r0, [r3, #0]
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	6859      	ldr	r1, [r3, #4]
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	68db      	ldr	r3, [r3, #12]
 8002eb4:	461a      	mov	r2, r3
 8002eb6:	f000 f8e3 	bl	8003080 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	2160      	movs	r1, #96	; 0x60
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	f000 f90c 	bl	80030de <TIM_ITRx_SetConfig>
      break;
 8002ec6:	e019      	b.n	8002efc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6818      	ldr	r0, [r3, #0]
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	6859      	ldr	r1, [r3, #4]
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	68db      	ldr	r3, [r3, #12]
 8002ed4:	461a      	mov	r2, r3
 8002ed6:	f000 f8a5 	bl	8003024 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	2140      	movs	r1, #64	; 0x40
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	f000 f8fc 	bl	80030de <TIM_ITRx_SetConfig>
      break;
 8002ee6:	e009      	b.n	8002efc <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681a      	ldr	r2, [r3, #0]
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4619      	mov	r1, r3
 8002ef2:	4610      	mov	r0, r2
 8002ef4:	f000 f8f3 	bl	80030de <TIM_ITRx_SetConfig>
        break;
 8002ef8:	e000      	b.n	8002efc <HAL_TIM_ConfigClockSource+0x154>
      break;
 8002efa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	2201      	movs	r2, #1
 8002f00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2200      	movs	r2, #0
 8002f08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002f0c:	2300      	movs	r3, #0
}
 8002f0e:	4618      	mov	r0, r3
 8002f10:	3710      	adds	r7, #16
 8002f12:	46bd      	mov	sp, r7
 8002f14:	bd80      	pop	{r7, pc}

08002f16 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002f16:	b480      	push	{r7}
 8002f18:	b083      	sub	sp, #12
 8002f1a:	af00      	add	r7, sp, #0
 8002f1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002f1e:	bf00      	nop
 8002f20:	370c      	adds	r7, #12
 8002f22:	46bd      	mov	sp, r7
 8002f24:	bc80      	pop	{r7}
 8002f26:	4770      	bx	lr

08002f28 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002f28:	b480      	push	{r7}
 8002f2a:	b083      	sub	sp, #12
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002f30:	bf00      	nop
 8002f32:	370c      	adds	r7, #12
 8002f34:	46bd      	mov	sp, r7
 8002f36:	bc80      	pop	{r7}
 8002f38:	4770      	bx	lr

08002f3a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002f3a:	b480      	push	{r7}
 8002f3c:	b083      	sub	sp, #12
 8002f3e:	af00      	add	r7, sp, #0
 8002f40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002f42:	bf00      	nop
 8002f44:	370c      	adds	r7, #12
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bc80      	pop	{r7}
 8002f4a:	4770      	bx	lr

08002f4c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	b083      	sub	sp, #12
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002f54:	bf00      	nop
 8002f56:	370c      	adds	r7, #12
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	bc80      	pop	{r7}
 8002f5c:	4770      	bx	lr
	...

08002f60 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002f60:	b480      	push	{r7}
 8002f62:	b085      	sub	sp, #20
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
 8002f68:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	4a29      	ldr	r2, [pc, #164]	; (8003018 <TIM_Base_SetConfig+0xb8>)
 8002f74:	4293      	cmp	r3, r2
 8002f76:	d00b      	beq.n	8002f90 <TIM_Base_SetConfig+0x30>
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f7e:	d007      	beq.n	8002f90 <TIM_Base_SetConfig+0x30>
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	4a26      	ldr	r2, [pc, #152]	; (800301c <TIM_Base_SetConfig+0xbc>)
 8002f84:	4293      	cmp	r3, r2
 8002f86:	d003      	beq.n	8002f90 <TIM_Base_SetConfig+0x30>
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	4a25      	ldr	r2, [pc, #148]	; (8003020 <TIM_Base_SetConfig+0xc0>)
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d108      	bne.n	8002fa2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f96:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	68fa      	ldr	r2, [r7, #12]
 8002f9e:	4313      	orrs	r3, r2
 8002fa0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	4a1c      	ldr	r2, [pc, #112]	; (8003018 <TIM_Base_SetConfig+0xb8>)
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d00b      	beq.n	8002fc2 <TIM_Base_SetConfig+0x62>
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002fb0:	d007      	beq.n	8002fc2 <TIM_Base_SetConfig+0x62>
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	4a19      	ldr	r2, [pc, #100]	; (800301c <TIM_Base_SetConfig+0xbc>)
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d003      	beq.n	8002fc2 <TIM_Base_SetConfig+0x62>
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	4a18      	ldr	r2, [pc, #96]	; (8003020 <TIM_Base_SetConfig+0xc0>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d108      	bne.n	8002fd4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002fc8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	68db      	ldr	r3, [r3, #12]
 8002fce:	68fa      	ldr	r2, [r7, #12]
 8002fd0:	4313      	orrs	r3, r2
 8002fd2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	695b      	ldr	r3, [r3, #20]
 8002fde:	4313      	orrs	r3, r2
 8002fe0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	68fa      	ldr	r2, [r7, #12]
 8002fe6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	689a      	ldr	r2, [r3, #8]
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	681a      	ldr	r2, [r3, #0]
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	4a07      	ldr	r2, [pc, #28]	; (8003018 <TIM_Base_SetConfig+0xb8>)
 8002ffc:	4293      	cmp	r3, r2
 8002ffe:	d103      	bne.n	8003008 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	691a      	ldr	r2, [r3, #16]
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2201      	movs	r2, #1
 800300c:	615a      	str	r2, [r3, #20]
}
 800300e:	bf00      	nop
 8003010:	3714      	adds	r7, #20
 8003012:	46bd      	mov	sp, r7
 8003014:	bc80      	pop	{r7}
 8003016:	4770      	bx	lr
 8003018:	40012c00 	.word	0x40012c00
 800301c:	40000400 	.word	0x40000400
 8003020:	40000800 	.word	0x40000800

08003024 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003024:	b480      	push	{r7}
 8003026:	b087      	sub	sp, #28
 8003028:	af00      	add	r7, sp, #0
 800302a:	60f8      	str	r0, [r7, #12]
 800302c:	60b9      	str	r1, [r7, #8]
 800302e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	6a1b      	ldr	r3, [r3, #32]
 8003034:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	6a1b      	ldr	r3, [r3, #32]
 800303a:	f023 0201 	bic.w	r2, r3, #1
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	699b      	ldr	r3, [r3, #24]
 8003046:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003048:	693b      	ldr	r3, [r7, #16]
 800304a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800304e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	011b      	lsls	r3, r3, #4
 8003054:	693a      	ldr	r2, [r7, #16]
 8003056:	4313      	orrs	r3, r2
 8003058:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800305a:	697b      	ldr	r3, [r7, #20]
 800305c:	f023 030a 	bic.w	r3, r3, #10
 8003060:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003062:	697a      	ldr	r2, [r7, #20]
 8003064:	68bb      	ldr	r3, [r7, #8]
 8003066:	4313      	orrs	r3, r2
 8003068:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	693a      	ldr	r2, [r7, #16]
 800306e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	697a      	ldr	r2, [r7, #20]
 8003074:	621a      	str	r2, [r3, #32]
}
 8003076:	bf00      	nop
 8003078:	371c      	adds	r7, #28
 800307a:	46bd      	mov	sp, r7
 800307c:	bc80      	pop	{r7}
 800307e:	4770      	bx	lr

08003080 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003080:	b480      	push	{r7}
 8003082:	b087      	sub	sp, #28
 8003084:	af00      	add	r7, sp, #0
 8003086:	60f8      	str	r0, [r7, #12]
 8003088:	60b9      	str	r1, [r7, #8]
 800308a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	6a1b      	ldr	r3, [r3, #32]
 8003090:	f023 0210 	bic.w	r2, r3, #16
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	699b      	ldr	r3, [r3, #24]
 800309c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	6a1b      	ldr	r3, [r3, #32]
 80030a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80030a4:	697b      	ldr	r3, [r7, #20]
 80030a6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80030aa:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	031b      	lsls	r3, r3, #12
 80030b0:	697a      	ldr	r2, [r7, #20]
 80030b2:	4313      	orrs	r3, r2
 80030b4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80030b6:	693b      	ldr	r3, [r7, #16]
 80030b8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80030bc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80030be:	68bb      	ldr	r3, [r7, #8]
 80030c0:	011b      	lsls	r3, r3, #4
 80030c2:	693a      	ldr	r2, [r7, #16]
 80030c4:	4313      	orrs	r3, r2
 80030c6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	697a      	ldr	r2, [r7, #20]
 80030cc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	693a      	ldr	r2, [r7, #16]
 80030d2:	621a      	str	r2, [r3, #32]
}
 80030d4:	bf00      	nop
 80030d6:	371c      	adds	r7, #28
 80030d8:	46bd      	mov	sp, r7
 80030da:	bc80      	pop	{r7}
 80030dc:	4770      	bx	lr

080030de <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80030de:	b480      	push	{r7}
 80030e0:	b085      	sub	sp, #20
 80030e2:	af00      	add	r7, sp, #0
 80030e4:	6078      	str	r0, [r7, #4]
 80030e6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	689b      	ldr	r3, [r3, #8]
 80030ec:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80030f4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80030f6:	683a      	ldr	r2, [r7, #0]
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	4313      	orrs	r3, r2
 80030fc:	f043 0307 	orr.w	r3, r3, #7
 8003100:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	68fa      	ldr	r2, [r7, #12]
 8003106:	609a      	str	r2, [r3, #8]
}
 8003108:	bf00      	nop
 800310a:	3714      	adds	r7, #20
 800310c:	46bd      	mov	sp, r7
 800310e:	bc80      	pop	{r7}
 8003110:	4770      	bx	lr

08003112 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003112:	b480      	push	{r7}
 8003114:	b087      	sub	sp, #28
 8003116:	af00      	add	r7, sp, #0
 8003118:	60f8      	str	r0, [r7, #12]
 800311a:	60b9      	str	r1, [r7, #8]
 800311c:	607a      	str	r2, [r7, #4]
 800311e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	689b      	ldr	r3, [r3, #8]
 8003124:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003126:	697b      	ldr	r3, [r7, #20]
 8003128:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800312c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	021a      	lsls	r2, r3, #8
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	431a      	orrs	r2, r3
 8003136:	68bb      	ldr	r3, [r7, #8]
 8003138:	4313      	orrs	r3, r2
 800313a:	697a      	ldr	r2, [r7, #20]
 800313c:	4313      	orrs	r3, r2
 800313e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	697a      	ldr	r2, [r7, #20]
 8003144:	609a      	str	r2, [r3, #8]
}
 8003146:	bf00      	nop
 8003148:	371c      	adds	r7, #28
 800314a:	46bd      	mov	sp, r7
 800314c:	bc80      	pop	{r7}
 800314e:	4770      	bx	lr

08003150 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003150:	b480      	push	{r7}
 8003152:	b085      	sub	sp, #20
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
 8003158:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003160:	2b01      	cmp	r3, #1
 8003162:	d101      	bne.n	8003168 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003164:	2302      	movs	r3, #2
 8003166:	e046      	b.n	80031f6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2201      	movs	r2, #1
 800316c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2202      	movs	r2, #2
 8003174:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	685b      	ldr	r3, [r3, #4]
 800317e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	689b      	ldr	r3, [r3, #8]
 8003186:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800318e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	68fa      	ldr	r2, [r7, #12]
 8003196:	4313      	orrs	r3, r2
 8003198:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	68fa      	ldr	r2, [r7, #12]
 80031a0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	4a16      	ldr	r2, [pc, #88]	; (8003200 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80031a8:	4293      	cmp	r3, r2
 80031aa:	d00e      	beq.n	80031ca <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031b4:	d009      	beq.n	80031ca <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	4a12      	ldr	r2, [pc, #72]	; (8003204 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80031bc:	4293      	cmp	r3, r2
 80031be:	d004      	beq.n	80031ca <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	4a10      	ldr	r2, [pc, #64]	; (8003208 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80031c6:	4293      	cmp	r3, r2
 80031c8:	d10c      	bne.n	80031e4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80031ca:	68bb      	ldr	r3, [r7, #8]
 80031cc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80031d0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80031d2:	683b      	ldr	r3, [r7, #0]
 80031d4:	685b      	ldr	r3, [r3, #4]
 80031d6:	68ba      	ldr	r2, [r7, #8]
 80031d8:	4313      	orrs	r3, r2
 80031da:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	68ba      	ldr	r2, [r7, #8]
 80031e2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2201      	movs	r2, #1
 80031e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2200      	movs	r2, #0
 80031f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80031f4:	2300      	movs	r3, #0
}
 80031f6:	4618      	mov	r0, r3
 80031f8:	3714      	adds	r7, #20
 80031fa:	46bd      	mov	sp, r7
 80031fc:	bc80      	pop	{r7}
 80031fe:	4770      	bx	lr
 8003200:	40012c00 	.word	0x40012c00
 8003204:	40000400 	.word	0x40000400
 8003208:	40000800 	.word	0x40000800

0800320c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800320c:	b480      	push	{r7}
 800320e:	b083      	sub	sp, #12
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003214:	bf00      	nop
 8003216:	370c      	adds	r7, #12
 8003218:	46bd      	mov	sp, r7
 800321a:	bc80      	pop	{r7}
 800321c:	4770      	bx	lr

0800321e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800321e:	b480      	push	{r7}
 8003220:	b083      	sub	sp, #12
 8003222:	af00      	add	r7, sp, #0
 8003224:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003226:	bf00      	nop
 8003228:	370c      	adds	r7, #12
 800322a:	46bd      	mov	sp, r7
 800322c:	bc80      	pop	{r7}
 800322e:	4770      	bx	lr

08003230 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b082      	sub	sp, #8
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2b00      	cmp	r3, #0
 800323c:	d101      	bne.n	8003242 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800323e:	2301      	movs	r3, #1
 8003240:	e03f      	b.n	80032c2 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003248:	b2db      	uxtb	r3, r3
 800324a:	2b00      	cmp	r3, #0
 800324c:	d106      	bne.n	800325c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2200      	movs	r2, #0
 8003252:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003256:	6878      	ldr	r0, [r7, #4]
 8003258:	f7fe f802 	bl	8001260 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2224      	movs	r2, #36	; 0x24
 8003260:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	68da      	ldr	r2, [r3, #12]
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003272:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003274:	6878      	ldr	r0, [r7, #4]
 8003276:	f000 fc29 	bl	8003acc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	691a      	ldr	r2, [r3, #16]
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003288:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	695a      	ldr	r2, [r3, #20]
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003298:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	68da      	ldr	r2, [r3, #12]
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80032a8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2200      	movs	r2, #0
 80032ae:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2220      	movs	r2, #32
 80032b4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2220      	movs	r2, #32
 80032bc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80032c0:	2300      	movs	r3, #0
}
 80032c2:	4618      	mov	r0, r3
 80032c4:	3708      	adds	r7, #8
 80032c6:	46bd      	mov	sp, r7
 80032c8:	bd80      	pop	{r7, pc}
	...

080032cc <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b086      	sub	sp, #24
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	60f8      	str	r0, [r7, #12]
 80032d4:	60b9      	str	r1, [r7, #8]
 80032d6:	4613      	mov	r3, r2
 80032d8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80032e0:	b2db      	uxtb	r3, r3
 80032e2:	2b20      	cmp	r3, #32
 80032e4:	d153      	bne.n	800338e <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 80032e6:	68bb      	ldr	r3, [r7, #8]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d002      	beq.n	80032f2 <HAL_UART_Transmit_DMA+0x26>
 80032ec:	88fb      	ldrh	r3, [r7, #6]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d101      	bne.n	80032f6 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80032f2:	2301      	movs	r3, #1
 80032f4:	e04c      	b.n	8003390 <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80032fc:	2b01      	cmp	r3, #1
 80032fe:	d101      	bne.n	8003304 <HAL_UART_Transmit_DMA+0x38>
 8003300:	2302      	movs	r3, #2
 8003302:	e045      	b.n	8003390 <HAL_UART_Transmit_DMA+0xc4>
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	2201      	movs	r2, #1
 8003308:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 800330c:	68ba      	ldr	r2, [r7, #8]
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	88fa      	ldrh	r2, [r7, #6]
 8003316:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	88fa      	ldrh	r2, [r7, #6]
 800331c:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	2200      	movs	r2, #0
 8003322:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	2221      	movs	r2, #33	; 0x21
 8003328:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003330:	4a19      	ldr	r2, [pc, #100]	; (8003398 <HAL_UART_Transmit_DMA+0xcc>)
 8003332:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003338:	4a18      	ldr	r2, [pc, #96]	; (800339c <HAL_UART_Transmit_DMA+0xd0>)
 800333a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003340:	4a17      	ldr	r2, [pc, #92]	; (80033a0 <HAL_UART_Transmit_DMA+0xd4>)
 8003342:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003348:	2200      	movs	r2, #0
 800334a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (uint32_t *)&pData;
 800334c:	f107 0308 	add.w	r3, r7, #8
 8003350:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003356:	697b      	ldr	r3, [r7, #20]
 8003358:	6819      	ldr	r1, [r3, #0]
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	3304      	adds	r3, #4
 8003360:	461a      	mov	r2, r3
 8003362:	88fb      	ldrh	r3, [r7, #6]
 8003364:	f7fe fb8c 	bl	8001a80 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003370:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	2200      	movs	r2, #0
 8003376:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	695a      	ldr	r2, [r3, #20]
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003388:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 800338a:	2300      	movs	r3, #0
 800338c:	e000      	b.n	8003390 <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 800338e:	2302      	movs	r3, #2
  }
}
 8003390:	4618      	mov	r0, r3
 8003392:	3718      	adds	r7, #24
 8003394:	46bd      	mov	sp, r7
 8003396:	bd80      	pop	{r7, pc}
 8003398:	080036ed 	.word	0x080036ed
 800339c:	0800373f 	.word	0x0800373f
 80033a0:	080037df 	.word	0x080037df

080033a4 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b086      	sub	sp, #24
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	60f8      	str	r0, [r7, #12]
 80033ac:	60b9      	str	r1, [r7, #8]
 80033ae:	4613      	mov	r3, r2
 80033b0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80033b8:	b2db      	uxtb	r3, r3
 80033ba:	2b20      	cmp	r3, #32
 80033bc:	d166      	bne.n	800348c <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 80033be:	68bb      	ldr	r3, [r7, #8]
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d002      	beq.n	80033ca <HAL_UART_Receive_DMA+0x26>
 80033c4:	88fb      	ldrh	r3, [r7, #6]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d101      	bne.n	80033ce <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80033ca:	2301      	movs	r3, #1
 80033cc:	e05f      	b.n	800348e <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80033d4:	2b01      	cmp	r3, #1
 80033d6:	d101      	bne.n	80033dc <HAL_UART_Receive_DMA+0x38>
 80033d8:	2302      	movs	r3, #2
 80033da:	e058      	b.n	800348e <HAL_UART_Receive_DMA+0xea>
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	2201      	movs	r2, #1
 80033e0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80033e4:	68ba      	ldr	r2, [r7, #8]
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	88fa      	ldrh	r2, [r7, #6]
 80033ee:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	2200      	movs	r2, #0
 80033f4:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	2222      	movs	r2, #34	; 0x22
 80033fa:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003402:	4a25      	ldr	r2, [pc, #148]	; (8003498 <HAL_UART_Receive_DMA+0xf4>)
 8003404:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800340a:	4a24      	ldr	r2, [pc, #144]	; (800349c <HAL_UART_Receive_DMA+0xf8>)
 800340c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003412:	4a23      	ldr	r2, [pc, #140]	; (80034a0 <HAL_UART_Receive_DMA+0xfc>)
 8003414:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800341a:	2200      	movs	r2, #0
 800341c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the DMA channel */
    tmp = (uint32_t *)&pData;
 800341e:	f107 0308 	add.w	r3, r7, #8
 8003422:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	3304      	adds	r3, #4
 800342e:	4619      	mov	r1, r3
 8003430:	697b      	ldr	r3, [r7, #20]
 8003432:	681a      	ldr	r2, [r3, #0]
 8003434:	88fb      	ldrh	r3, [r7, #6]
 8003436:	f7fe fb23 	bl	8001a80 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 800343a:	2300      	movs	r3, #0
 800343c:	613b      	str	r3, [r7, #16]
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	613b      	str	r3, [r7, #16]
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	685b      	ldr	r3, [r3, #4]
 800344c:	613b      	str	r3, [r7, #16]
 800344e:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	2200      	movs	r2, #0
 8003454:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	68da      	ldr	r2, [r3, #12]
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003466:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	695a      	ldr	r2, [r3, #20]
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f042 0201 	orr.w	r2, r2, #1
 8003476:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	695a      	ldr	r2, [r3, #20]
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003486:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8003488:	2300      	movs	r3, #0
 800348a:	e000      	b.n	800348e <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800348c:	2302      	movs	r3, #2
  }
}
 800348e:	4618      	mov	r0, r3
 8003490:	3718      	adds	r7, #24
 8003492:	46bd      	mov	sp, r7
 8003494:	bd80      	pop	{r7, pc}
 8003496:	bf00      	nop
 8003498:	0800375b 	.word	0x0800375b
 800349c:	080037c3 	.word	0x080037c3
 80034a0:	080037df 	.word	0x080037df

080034a4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b088      	sub	sp, #32
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	68db      	ldr	r3, [r3, #12]
 80034ba:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	695b      	ldr	r3, [r3, #20]
 80034c2:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80034c4:	2300      	movs	r3, #0
 80034c6:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 80034c8:	2300      	movs	r3, #0
 80034ca:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80034cc:	69fb      	ldr	r3, [r7, #28]
 80034ce:	f003 030f 	and.w	r3, r3, #15
 80034d2:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 80034d4:	693b      	ldr	r3, [r7, #16]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d10d      	bne.n	80034f6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80034da:	69fb      	ldr	r3, [r7, #28]
 80034dc:	f003 0320 	and.w	r3, r3, #32
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d008      	beq.n	80034f6 <HAL_UART_IRQHandler+0x52>
 80034e4:	69bb      	ldr	r3, [r7, #24]
 80034e6:	f003 0320 	and.w	r3, r3, #32
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d003      	beq.n	80034f6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80034ee:	6878      	ldr	r0, [r7, #4]
 80034f0:	f000 fa6c 	bl	80039cc <UART_Receive_IT>
      return;
 80034f4:	e0d1      	b.n	800369a <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80034f6:	693b      	ldr	r3, [r7, #16]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	f000 80b0 	beq.w	800365e <HAL_UART_IRQHandler+0x1ba>
 80034fe:	697b      	ldr	r3, [r7, #20]
 8003500:	f003 0301 	and.w	r3, r3, #1
 8003504:	2b00      	cmp	r3, #0
 8003506:	d105      	bne.n	8003514 <HAL_UART_IRQHandler+0x70>
 8003508:	69bb      	ldr	r3, [r7, #24]
 800350a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800350e:	2b00      	cmp	r3, #0
 8003510:	f000 80a5 	beq.w	800365e <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003514:	69fb      	ldr	r3, [r7, #28]
 8003516:	f003 0301 	and.w	r3, r3, #1
 800351a:	2b00      	cmp	r3, #0
 800351c:	d00a      	beq.n	8003534 <HAL_UART_IRQHandler+0x90>
 800351e:	69bb      	ldr	r3, [r7, #24]
 8003520:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003524:	2b00      	cmp	r3, #0
 8003526:	d005      	beq.n	8003534 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800352c:	f043 0201 	orr.w	r2, r3, #1
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003534:	69fb      	ldr	r3, [r7, #28]
 8003536:	f003 0304 	and.w	r3, r3, #4
 800353a:	2b00      	cmp	r3, #0
 800353c:	d00a      	beq.n	8003554 <HAL_UART_IRQHandler+0xb0>
 800353e:	697b      	ldr	r3, [r7, #20]
 8003540:	f003 0301 	and.w	r3, r3, #1
 8003544:	2b00      	cmp	r3, #0
 8003546:	d005      	beq.n	8003554 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800354c:	f043 0202 	orr.w	r2, r3, #2
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003554:	69fb      	ldr	r3, [r7, #28]
 8003556:	f003 0302 	and.w	r3, r3, #2
 800355a:	2b00      	cmp	r3, #0
 800355c:	d00a      	beq.n	8003574 <HAL_UART_IRQHandler+0xd0>
 800355e:	697b      	ldr	r3, [r7, #20]
 8003560:	f003 0301 	and.w	r3, r3, #1
 8003564:	2b00      	cmp	r3, #0
 8003566:	d005      	beq.n	8003574 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800356c:	f043 0204 	orr.w	r2, r3, #4
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8003574:	69fb      	ldr	r3, [r7, #28]
 8003576:	f003 0308 	and.w	r3, r3, #8
 800357a:	2b00      	cmp	r3, #0
 800357c:	d00f      	beq.n	800359e <HAL_UART_IRQHandler+0xfa>
 800357e:	69bb      	ldr	r3, [r7, #24]
 8003580:	f003 0320 	and.w	r3, r3, #32
 8003584:	2b00      	cmp	r3, #0
 8003586:	d104      	bne.n	8003592 <HAL_UART_IRQHandler+0xee>
 8003588:	697b      	ldr	r3, [r7, #20]
 800358a:	f003 0301 	and.w	r3, r3, #1
 800358e:	2b00      	cmp	r3, #0
 8003590:	d005      	beq.n	800359e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003596:	f043 0208 	orr.w	r2, r3, #8
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d078      	beq.n	8003698 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80035a6:	69fb      	ldr	r3, [r7, #28]
 80035a8:	f003 0320 	and.w	r3, r3, #32
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d007      	beq.n	80035c0 <HAL_UART_IRQHandler+0x11c>
 80035b0:	69bb      	ldr	r3, [r7, #24]
 80035b2:	f003 0320 	and.w	r3, r3, #32
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d002      	beq.n	80035c0 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 80035ba:	6878      	ldr	r0, [r7, #4]
 80035bc:	f000 fa06 	bl	80039cc <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	695b      	ldr	r3, [r3, #20]
 80035c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	bf14      	ite	ne
 80035ce:	2301      	movne	r3, #1
 80035d0:	2300      	moveq	r3, #0
 80035d2:	b2db      	uxtb	r3, r3
 80035d4:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035da:	f003 0308 	and.w	r3, r3, #8
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d102      	bne.n	80035e8 <HAL_UART_IRQHandler+0x144>
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d031      	beq.n	800364c <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80035e8:	6878      	ldr	r0, [r7, #4]
 80035ea:	f000 f957 	bl	800389c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	695b      	ldr	r3, [r3, #20]
 80035f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d023      	beq.n	8003644 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	695a      	ldr	r2, [r3, #20]
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800360a:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003610:	2b00      	cmp	r3, #0
 8003612:	d013      	beq.n	800363c <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003618:	4a21      	ldr	r2, [pc, #132]	; (80036a0 <HAL_UART_IRQHandler+0x1fc>)
 800361a:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003620:	4618      	mov	r0, r3
 8003622:	f7fe fa8d 	bl	8001b40 <HAL_DMA_Abort_IT>
 8003626:	4603      	mov	r3, r0
 8003628:	2b00      	cmp	r3, #0
 800362a:	d016      	beq.n	800365a <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003630:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003632:	687a      	ldr	r2, [r7, #4]
 8003634:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003636:	4610      	mov	r0, r2
 8003638:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800363a:	e00e      	b.n	800365a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800363c:	6878      	ldr	r0, [r7, #4]
 800363e:	f000 f84c 	bl	80036da <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003642:	e00a      	b.n	800365a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003644:	6878      	ldr	r0, [r7, #4]
 8003646:	f000 f848 	bl	80036da <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800364a:	e006      	b.n	800365a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800364c:	6878      	ldr	r0, [r7, #4]
 800364e:	f000 f844 	bl	80036da <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2200      	movs	r2, #0
 8003656:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8003658:	e01e      	b.n	8003698 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800365a:	bf00      	nop
    return;
 800365c:	e01c      	b.n	8003698 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800365e:	69fb      	ldr	r3, [r7, #28]
 8003660:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003664:	2b00      	cmp	r3, #0
 8003666:	d008      	beq.n	800367a <HAL_UART_IRQHandler+0x1d6>
 8003668:	69bb      	ldr	r3, [r7, #24]
 800366a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800366e:	2b00      	cmp	r3, #0
 8003670:	d003      	beq.n	800367a <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8003672:	6878      	ldr	r0, [r7, #4]
 8003674:	f000 f943 	bl	80038fe <UART_Transmit_IT>
    return;
 8003678:	e00f      	b.n	800369a <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800367a:	69fb      	ldr	r3, [r7, #28]
 800367c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003680:	2b00      	cmp	r3, #0
 8003682:	d00a      	beq.n	800369a <HAL_UART_IRQHandler+0x1f6>
 8003684:	69bb      	ldr	r3, [r7, #24]
 8003686:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800368a:	2b00      	cmp	r3, #0
 800368c:	d005      	beq.n	800369a <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 800368e:	6878      	ldr	r0, [r7, #4]
 8003690:	f000 f984 	bl	800399c <UART_EndTransmit_IT>
    return;
 8003694:	bf00      	nop
 8003696:	e000      	b.n	800369a <HAL_UART_IRQHandler+0x1f6>
    return;
 8003698:	bf00      	nop
  }
}
 800369a:	3720      	adds	r7, #32
 800369c:	46bd      	mov	sp, r7
 800369e:	bd80      	pop	{r7, pc}
 80036a0:	080038d7 	.word	0x080038d7

080036a4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80036a4:	b480      	push	{r7}
 80036a6:	b083      	sub	sp, #12
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80036ac:	bf00      	nop
 80036ae:	370c      	adds	r7, #12
 80036b0:	46bd      	mov	sp, r7
 80036b2:	bc80      	pop	{r7}
 80036b4:	4770      	bx	lr

080036b6 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80036b6:	b480      	push	{r7}
 80036b8:	b083      	sub	sp, #12
 80036ba:	af00      	add	r7, sp, #0
 80036bc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80036be:	bf00      	nop
 80036c0:	370c      	adds	r7, #12
 80036c2:	46bd      	mov	sp, r7
 80036c4:	bc80      	pop	{r7}
 80036c6:	4770      	bx	lr

080036c8 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80036c8:	b480      	push	{r7}
 80036ca:	b083      	sub	sp, #12
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80036d0:	bf00      	nop
 80036d2:	370c      	adds	r7, #12
 80036d4:	46bd      	mov	sp, r7
 80036d6:	bc80      	pop	{r7}
 80036d8:	4770      	bx	lr

080036da <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80036da:	b480      	push	{r7}
 80036dc:	b083      	sub	sp, #12
 80036de:	af00      	add	r7, sp, #0
 80036e0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80036e2:	bf00      	nop
 80036e4:	370c      	adds	r7, #12
 80036e6:	46bd      	mov	sp, r7
 80036e8:	bc80      	pop	{r7}
 80036ea:	4770      	bx	lr

080036ec <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b084      	sub	sp, #16
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036f8:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f003 0320 	and.w	r3, r3, #32
 8003704:	2b00      	cmp	r3, #0
 8003706:	d113      	bne.n	8003730 <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	2200      	movs	r2, #0
 800370c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	695a      	ldr	r2, [r3, #20]
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800371c:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	68da      	ldr	r2, [r3, #12]
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800372c:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800372e:	e002      	b.n	8003736 <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 8003730:	68f8      	ldr	r0, [r7, #12]
 8003732:	f7ff ffb7 	bl	80036a4 <HAL_UART_TxCpltCallback>
}
 8003736:	bf00      	nop
 8003738:	3710      	adds	r7, #16
 800373a:	46bd      	mov	sp, r7
 800373c:	bd80      	pop	{r7, pc}

0800373e <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800373e:	b580      	push	{r7, lr}
 8003740:	b084      	sub	sp, #16
 8003742:	af00      	add	r7, sp, #0
 8003744:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800374a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800374c:	68f8      	ldr	r0, [r7, #12]
 800374e:	f7ff ffb2 	bl	80036b6 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003752:	bf00      	nop
 8003754:	3710      	adds	r7, #16
 8003756:	46bd      	mov	sp, r7
 8003758:	bd80      	pop	{r7, pc}

0800375a <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800375a:	b580      	push	{r7, lr}
 800375c:	b084      	sub	sp, #16
 800375e:	af00      	add	r7, sp, #0
 8003760:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003766:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f003 0320 	and.w	r3, r3, #32
 8003772:	2b00      	cmp	r3, #0
 8003774:	d11e      	bne.n	80037b4 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	2200      	movs	r2, #0
 800377a:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	68da      	ldr	r2, [r3, #12]
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800378a:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	695a      	ldr	r2, [r3, #20]
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f022 0201 	bic.w	r2, r2, #1
 800379a:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	695a      	ldr	r2, [r3, #20]
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80037aa:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	2220      	movs	r2, #32
 80037b0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 80037b4:	68f8      	ldr	r0, [r7, #12]
 80037b6:	f7fd fb19 	bl	8000dec <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80037ba:	bf00      	nop
 80037bc:	3710      	adds	r7, #16
 80037be:	46bd      	mov	sp, r7
 80037c0:	bd80      	pop	{r7, pc}

080037c2 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80037c2:	b580      	push	{r7, lr}
 80037c4:	b084      	sub	sp, #16
 80037c6:	af00      	add	r7, sp, #0
 80037c8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037ce:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 80037d0:	68f8      	ldr	r0, [r7, #12]
 80037d2:	f7ff ff79 	bl	80036c8 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80037d6:	bf00      	nop
 80037d8:	3710      	adds	r7, #16
 80037da:	46bd      	mov	sp, r7
 80037dc:	bd80      	pop	{r7, pc}

080037de <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80037de:	b580      	push	{r7, lr}
 80037e0:	b084      	sub	sp, #16
 80037e2:	af00      	add	r7, sp, #0
 80037e4:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80037e6:	2300      	movs	r3, #0
 80037e8:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037ee:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80037f0:	68bb      	ldr	r3, [r7, #8]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	695b      	ldr	r3, [r3, #20]
 80037f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	bf14      	ite	ne
 80037fe:	2301      	movne	r3, #1
 8003800:	2300      	moveq	r3, #0
 8003802:	b2db      	uxtb	r3, r3
 8003804:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8003806:	68bb      	ldr	r3, [r7, #8]
 8003808:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800380c:	b2db      	uxtb	r3, r3
 800380e:	2b21      	cmp	r3, #33	; 0x21
 8003810:	d108      	bne.n	8003824 <UART_DMAError+0x46>
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	2b00      	cmp	r3, #0
 8003816:	d005      	beq.n	8003824 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8003818:	68bb      	ldr	r3, [r7, #8]
 800381a:	2200      	movs	r2, #0
 800381c:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800381e:	68b8      	ldr	r0, [r7, #8]
 8003820:	f000 f827 	bl	8003872 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003824:	68bb      	ldr	r3, [r7, #8]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	695b      	ldr	r3, [r3, #20]
 800382a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800382e:	2b00      	cmp	r3, #0
 8003830:	bf14      	ite	ne
 8003832:	2301      	movne	r3, #1
 8003834:	2300      	moveq	r3, #0
 8003836:	b2db      	uxtb	r3, r3
 8003838:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800383a:	68bb      	ldr	r3, [r7, #8]
 800383c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003840:	b2db      	uxtb	r3, r3
 8003842:	2b22      	cmp	r3, #34	; 0x22
 8003844:	d108      	bne.n	8003858 <UART_DMAError+0x7a>
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	2b00      	cmp	r3, #0
 800384a:	d005      	beq.n	8003858 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800384c:	68bb      	ldr	r3, [r7, #8]
 800384e:	2200      	movs	r2, #0
 8003850:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8003852:	68b8      	ldr	r0, [r7, #8]
 8003854:	f000 f822 	bl	800389c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8003858:	68bb      	ldr	r3, [r7, #8]
 800385a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800385c:	f043 0210 	orr.w	r2, r3, #16
 8003860:	68bb      	ldr	r3, [r7, #8]
 8003862:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003864:	68b8      	ldr	r0, [r7, #8]
 8003866:	f7ff ff38 	bl	80036da <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800386a:	bf00      	nop
 800386c:	3710      	adds	r7, #16
 800386e:	46bd      	mov	sp, r7
 8003870:	bd80      	pop	{r7, pc}

08003872 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8003872:	b480      	push	{r7}
 8003874:	b083      	sub	sp, #12
 8003876:	af00      	add	r7, sp, #0
 8003878:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	68da      	ldr	r2, [r3, #12]
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8003888:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2220      	movs	r2, #32
 800388e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8003892:	bf00      	nop
 8003894:	370c      	adds	r7, #12
 8003896:	46bd      	mov	sp, r7
 8003898:	bc80      	pop	{r7}
 800389a:	4770      	bx	lr

0800389c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800389c:	b480      	push	{r7}
 800389e:	b083      	sub	sp, #12
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	68da      	ldr	r2, [r3, #12]
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80038b2:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	695a      	ldr	r2, [r3, #20]
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f022 0201 	bic.w	r2, r2, #1
 80038c2:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2220      	movs	r2, #32
 80038c8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80038cc:	bf00      	nop
 80038ce:	370c      	adds	r7, #12
 80038d0:	46bd      	mov	sp, r7
 80038d2:	bc80      	pop	{r7}
 80038d4:	4770      	bx	lr

080038d6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80038d6:	b580      	push	{r7, lr}
 80038d8:	b084      	sub	sp, #16
 80038da:	af00      	add	r7, sp, #0
 80038dc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038e2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	2200      	movs	r2, #0
 80038e8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	2200      	movs	r2, #0
 80038ee:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80038f0:	68f8      	ldr	r0, [r7, #12]
 80038f2:	f7ff fef2 	bl	80036da <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80038f6:	bf00      	nop
 80038f8:	3710      	adds	r7, #16
 80038fa:	46bd      	mov	sp, r7
 80038fc:	bd80      	pop	{r7, pc}

080038fe <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80038fe:	b480      	push	{r7}
 8003900:	b085      	sub	sp, #20
 8003902:	af00      	add	r7, sp, #0
 8003904:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800390c:	b2db      	uxtb	r3, r3
 800390e:	2b21      	cmp	r3, #33	; 0x21
 8003910:	d13e      	bne.n	8003990 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	689b      	ldr	r3, [r3, #8]
 8003916:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800391a:	d114      	bne.n	8003946 <UART_Transmit_IT+0x48>
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	691b      	ldr	r3, [r3, #16]
 8003920:	2b00      	cmp	r3, #0
 8003922:	d110      	bne.n	8003946 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6a1b      	ldr	r3, [r3, #32]
 8003928:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	881b      	ldrh	r3, [r3, #0]
 800392e:	461a      	mov	r2, r3
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003938:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6a1b      	ldr	r3, [r3, #32]
 800393e:	1c9a      	adds	r2, r3, #2
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	621a      	str	r2, [r3, #32]
 8003944:	e008      	b.n	8003958 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6a1b      	ldr	r3, [r3, #32]
 800394a:	1c59      	adds	r1, r3, #1
 800394c:	687a      	ldr	r2, [r7, #4]
 800394e:	6211      	str	r1, [r2, #32]
 8003950:	781a      	ldrb	r2, [r3, #0]
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800395c:	b29b      	uxth	r3, r3
 800395e:	3b01      	subs	r3, #1
 8003960:	b29b      	uxth	r3, r3
 8003962:	687a      	ldr	r2, [r7, #4]
 8003964:	4619      	mov	r1, r3
 8003966:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003968:	2b00      	cmp	r3, #0
 800396a:	d10f      	bne.n	800398c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	68da      	ldr	r2, [r3, #12]
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800397a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	68da      	ldr	r2, [r3, #12]
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800398a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800398c:	2300      	movs	r3, #0
 800398e:	e000      	b.n	8003992 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003990:	2302      	movs	r3, #2
  }
}
 8003992:	4618      	mov	r0, r3
 8003994:	3714      	adds	r7, #20
 8003996:	46bd      	mov	sp, r7
 8003998:	bc80      	pop	{r7}
 800399a:	4770      	bx	lr

0800399c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b082      	sub	sp, #8
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	68da      	ldr	r2, [r3, #12]
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80039b2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2220      	movs	r2, #32
 80039b8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80039bc:	6878      	ldr	r0, [r7, #4]
 80039be:	f7ff fe71 	bl	80036a4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80039c2:	2300      	movs	r3, #0
}
 80039c4:	4618      	mov	r0, r3
 80039c6:	3708      	adds	r7, #8
 80039c8:	46bd      	mov	sp, r7
 80039ca:	bd80      	pop	{r7, pc}

080039cc <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	b084      	sub	sp, #16
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80039da:	b2db      	uxtb	r3, r3
 80039dc:	2b22      	cmp	r3, #34	; 0x22
 80039de:	d170      	bne.n	8003ac2 <UART_Receive_IT+0xf6>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	689b      	ldr	r3, [r3, #8]
 80039e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80039e8:	d117      	bne.n	8003a1a <UART_Receive_IT+0x4e>
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	691b      	ldr	r3, [r3, #16]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d113      	bne.n	8003a1a <UART_Receive_IT+0x4e>
    {
      pdata8bits  = NULL;
 80039f2:	2300      	movs	r3, #0
 80039f4:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039fa:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	685b      	ldr	r3, [r3, #4]
 8003a02:	b29b      	uxth	r3, r3
 8003a04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a08:	b29a      	uxth	r2, r3
 8003a0a:	68bb      	ldr	r3, [r7, #8]
 8003a0c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a12:	1c9a      	adds	r2, r3, #2
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	629a      	str	r2, [r3, #40]	; 0x28
 8003a18:	e026      	b.n	8003a68 <UART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a1e:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8003a20:	2300      	movs	r3, #0
 8003a22:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	689b      	ldr	r3, [r3, #8]
 8003a28:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a2c:	d007      	beq.n	8003a3e <UART_Receive_IT+0x72>
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	689b      	ldr	r3, [r3, #8]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d10a      	bne.n	8003a4c <UART_Receive_IT+0x80>
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	691b      	ldr	r3, [r3, #16]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d106      	bne.n	8003a4c <UART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	685b      	ldr	r3, [r3, #4]
 8003a44:	b2da      	uxtb	r2, r3
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	701a      	strb	r2, [r3, #0]
 8003a4a:	e008      	b.n	8003a5e <UART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	685b      	ldr	r3, [r3, #4]
 8003a52:	b2db      	uxtb	r3, r3
 8003a54:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003a58:	b2da      	uxtb	r2, r3
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a62:	1c5a      	adds	r2, r3, #1
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003a6c:	b29b      	uxth	r3, r3
 8003a6e:	3b01      	subs	r3, #1
 8003a70:	b29b      	uxth	r3, r3
 8003a72:	687a      	ldr	r2, [r7, #4]
 8003a74:	4619      	mov	r1, r3
 8003a76:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d120      	bne.n	8003abe <UART_Receive_IT+0xf2>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	68da      	ldr	r2, [r3, #12]
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f022 0220 	bic.w	r2, r2, #32
 8003a8a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	68da      	ldr	r2, [r3, #12]
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003a9a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	695a      	ldr	r2, [r3, #20]
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f022 0201 	bic.w	r2, r2, #1
 8003aaa:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2220      	movs	r2, #32
 8003ab0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8003ab4:	6878      	ldr	r0, [r7, #4]
 8003ab6:	f7fd f999 	bl	8000dec <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8003aba:	2300      	movs	r3, #0
 8003abc:	e002      	b.n	8003ac4 <UART_Receive_IT+0xf8>
    }
    return HAL_OK;
 8003abe:	2300      	movs	r3, #0
 8003ac0:	e000      	b.n	8003ac4 <UART_Receive_IT+0xf8>
  }
  else
  {
    return HAL_BUSY;
 8003ac2:	2302      	movs	r3, #2
  }
}
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	3710      	adds	r7, #16
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	bd80      	pop	{r7, pc}

08003acc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b084      	sub	sp, #16
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	691b      	ldr	r3, [r3, #16]
 8003ada:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	68da      	ldr	r2, [r3, #12]
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	430a      	orrs	r2, r1
 8003ae8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	689a      	ldr	r2, [r3, #8]
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	691b      	ldr	r3, [r3, #16]
 8003af2:	431a      	orrs	r2, r3
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	695b      	ldr	r3, [r3, #20]
 8003af8:	4313      	orrs	r3, r2
 8003afa:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	68db      	ldr	r3, [r3, #12]
 8003b02:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003b06:	f023 030c 	bic.w	r3, r3, #12
 8003b0a:	687a      	ldr	r2, [r7, #4]
 8003b0c:	6812      	ldr	r2, [r2, #0]
 8003b0e:	68b9      	ldr	r1, [r7, #8]
 8003b10:	430b      	orrs	r3, r1
 8003b12:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	695b      	ldr	r3, [r3, #20]
 8003b1a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	699a      	ldr	r2, [r3, #24]
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	430a      	orrs	r2, r1
 8003b28:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	4a2c      	ldr	r2, [pc, #176]	; (8003be0 <UART_SetConfig+0x114>)
 8003b30:	4293      	cmp	r3, r2
 8003b32:	d103      	bne.n	8003b3c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003b34:	f7fe ff5c 	bl	80029f0 <HAL_RCC_GetPCLK2Freq>
 8003b38:	60f8      	str	r0, [r7, #12]
 8003b3a:	e002      	b.n	8003b42 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003b3c:	f7fe ff44 	bl	80029c8 <HAL_RCC_GetPCLK1Freq>
 8003b40:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003b42:	68fa      	ldr	r2, [r7, #12]
 8003b44:	4613      	mov	r3, r2
 8003b46:	009b      	lsls	r3, r3, #2
 8003b48:	4413      	add	r3, r2
 8003b4a:	009a      	lsls	r2, r3, #2
 8003b4c:	441a      	add	r2, r3
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	685b      	ldr	r3, [r3, #4]
 8003b52:	009b      	lsls	r3, r3, #2
 8003b54:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b58:	4a22      	ldr	r2, [pc, #136]	; (8003be4 <UART_SetConfig+0x118>)
 8003b5a:	fba2 2303 	umull	r2, r3, r2, r3
 8003b5e:	095b      	lsrs	r3, r3, #5
 8003b60:	0119      	lsls	r1, r3, #4
 8003b62:	68fa      	ldr	r2, [r7, #12]
 8003b64:	4613      	mov	r3, r2
 8003b66:	009b      	lsls	r3, r3, #2
 8003b68:	4413      	add	r3, r2
 8003b6a:	009a      	lsls	r2, r3, #2
 8003b6c:	441a      	add	r2, r3
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	685b      	ldr	r3, [r3, #4]
 8003b72:	009b      	lsls	r3, r3, #2
 8003b74:	fbb2 f2f3 	udiv	r2, r2, r3
 8003b78:	4b1a      	ldr	r3, [pc, #104]	; (8003be4 <UART_SetConfig+0x118>)
 8003b7a:	fba3 0302 	umull	r0, r3, r3, r2
 8003b7e:	095b      	lsrs	r3, r3, #5
 8003b80:	2064      	movs	r0, #100	; 0x64
 8003b82:	fb00 f303 	mul.w	r3, r0, r3
 8003b86:	1ad3      	subs	r3, r2, r3
 8003b88:	011b      	lsls	r3, r3, #4
 8003b8a:	3332      	adds	r3, #50	; 0x32
 8003b8c:	4a15      	ldr	r2, [pc, #84]	; (8003be4 <UART_SetConfig+0x118>)
 8003b8e:	fba2 2303 	umull	r2, r3, r2, r3
 8003b92:	095b      	lsrs	r3, r3, #5
 8003b94:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003b98:	4419      	add	r1, r3
 8003b9a:	68fa      	ldr	r2, [r7, #12]
 8003b9c:	4613      	mov	r3, r2
 8003b9e:	009b      	lsls	r3, r3, #2
 8003ba0:	4413      	add	r3, r2
 8003ba2:	009a      	lsls	r2, r3, #2
 8003ba4:	441a      	add	r2, r3
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	009b      	lsls	r3, r3, #2
 8003bac:	fbb2 f2f3 	udiv	r2, r2, r3
 8003bb0:	4b0c      	ldr	r3, [pc, #48]	; (8003be4 <UART_SetConfig+0x118>)
 8003bb2:	fba3 0302 	umull	r0, r3, r3, r2
 8003bb6:	095b      	lsrs	r3, r3, #5
 8003bb8:	2064      	movs	r0, #100	; 0x64
 8003bba:	fb00 f303 	mul.w	r3, r0, r3
 8003bbe:	1ad3      	subs	r3, r2, r3
 8003bc0:	011b      	lsls	r3, r3, #4
 8003bc2:	3332      	adds	r3, #50	; 0x32
 8003bc4:	4a07      	ldr	r2, [pc, #28]	; (8003be4 <UART_SetConfig+0x118>)
 8003bc6:	fba2 2303 	umull	r2, r3, r2, r3
 8003bca:	095b      	lsrs	r3, r3, #5
 8003bcc:	f003 020f 	and.w	r2, r3, #15
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	440a      	add	r2, r1
 8003bd6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003bd8:	bf00      	nop
 8003bda:	3710      	adds	r7, #16
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	bd80      	pop	{r7, pc}
 8003be0:	40013800 	.word	0x40013800
 8003be4:	51eb851f 	.word	0x51eb851f

08003be8 <setProgram>:
#include <string.h>
#include<ctype.h>
#include<stdlib.h>
#include<main.h>
#include<stm32f1xx.h>
void setProgram(uint8_t *msg, struct Subroutine *data) {
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b086      	sub	sp, #24
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
 8003bf0:	6039      	str	r1, [r7, #0]
	char buffor[10] = "";
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	60fb      	str	r3, [r7, #12]
 8003bf6:	f107 0310 	add.w	r3, r7, #16
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	601a      	str	r2, [r3, #0]
 8003bfe:	809a      	strh	r2, [r3, #4]
	uint8_t i = 0;
 8003c00:	2300      	movs	r3, #0
 8003c02:	75bb      	strb	r3, [r7, #22]
	memset(buffor, '\0', sizeof(buffor));
 8003c04:	f107 030c 	add.w	r3, r7, #12
 8003c08:	220a      	movs	r2, #10
 8003c0a:	2100      	movs	r1, #0
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	f000 faa5 	bl	800415c <memset>
	strncpy(buffor, (char*) msg, 4);
 8003c12:	f107 030c 	add.w	r3, r7, #12
 8003c16:	2204      	movs	r2, #4
 8003c18:	6879      	ldr	r1, [r7, #4]
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	f000 ffeb 	bl	8004bf6 <strncpy>
	if (strncmp((char*) msg, "SET", 3) == 0) { //-------------SET-------------
 8003c20:	2203      	movs	r2, #3
 8003c22:	491d      	ldr	r1, [pc, #116]	; (8003c98 <setProgram+0xb0>)
 8003c24:	6878      	ldr	r0, [r7, #4]
 8003c26:	f000 ffd4 	bl	8004bd2 <strncmp>
 8003c2a:	4603      	mov	r3, r0
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d115      	bne.n	8003c5c <setProgram+0x74>
		msg = przewinDo(msg, ':');
 8003c30:	213a      	movs	r1, #58	; 0x3a
 8003c32:	6878      	ldr	r0, [r7, #4]
 8003c34:	f000 f918 	bl	8003e68 <przewinDo>
 8003c38:	6078      	str	r0, [r7, #4]

		//----------odszyfrowanie temperatur----------
		//while(msg = readTemperature(msg, data, i)!=NULL);
		for (uint8_t i = 0; i < 6; i++) {
 8003c3a:	2300      	movs	r3, #0
 8003c3c:	75fb      	strb	r3, [r7, #23]
 8003c3e:	e009      	b.n	8003c54 <setProgram+0x6c>
			msg = readTemperature(msg, data, i);
 8003c40:	7dfb      	ldrb	r3, [r7, #23]
 8003c42:	461a      	mov	r2, r3
 8003c44:	6839      	ldr	r1, [r7, #0]
 8003c46:	6878      	ldr	r0, [r7, #4]
 8003c48:	f000 f922 	bl	8003e90 <readTemperature>
 8003c4c:	6078      	str	r0, [r7, #4]
		for (uint8_t i = 0; i < 6; i++) {
 8003c4e:	7dfb      	ldrb	r3, [r7, #23]
 8003c50:	3301      	adds	r3, #1
 8003c52:	75fb      	strb	r3, [r7, #23]
 8003c54:	7dfb      	ldrb	r3, [r7, #23]
 8003c56:	2b05      	cmp	r3, #5
 8003c58:	d9f2      	bls.n	8003c40 <setProgram+0x58>
		startPumping = false;
	} else {
		msg = readTemperature(msg, data, i);
	}

}
 8003c5a:	e018      	b.n	8003c8e <setProgram+0xa6>
	} else if (strncmp((char*) msg, "STOP", 4) == 0) { //--------STOP--------------
 8003c5c:	2204      	movs	r2, #4
 8003c5e:	490f      	ldr	r1, [pc, #60]	; (8003c9c <setProgram+0xb4>)
 8003c60:	6878      	ldr	r0, [r7, #4]
 8003c62:	f000 ffb6 	bl	8004bd2 <strncmp>
 8003c66:	4603      	mov	r3, r0
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d109      	bne.n	8003c80 <setProgram+0x98>
		startBangBang = false;
 8003c6c:	4b0c      	ldr	r3, [pc, #48]	; (8003ca0 <setProgram+0xb8>)
 8003c6e:	2200      	movs	r2, #0
 8003c70:	701a      	strb	r2, [r3, #0]
		startPIDReg = false;
 8003c72:	4b0c      	ldr	r3, [pc, #48]	; (8003ca4 <setProgram+0xbc>)
 8003c74:	2200      	movs	r2, #0
 8003c76:	701a      	strb	r2, [r3, #0]
		startPumping = false;
 8003c78:	4b0b      	ldr	r3, [pc, #44]	; (8003ca8 <setProgram+0xc0>)
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	701a      	strb	r2, [r3, #0]
}
 8003c7e:	e006      	b.n	8003c8e <setProgram+0xa6>
		msg = readTemperature(msg, data, i);
 8003c80:	7dbb      	ldrb	r3, [r7, #22]
 8003c82:	461a      	mov	r2, r3
 8003c84:	6839      	ldr	r1, [r7, #0]
 8003c86:	6878      	ldr	r0, [r7, #4]
 8003c88:	f000 f902 	bl	8003e90 <readTemperature>
 8003c8c:	6078      	str	r0, [r7, #4]
}
 8003c8e:	bf00      	nop
 8003c90:	3718      	adds	r7, #24
 8003c92:	46bd      	mov	sp, r7
 8003c94:	bd80      	pop	{r7, pc}
 8003c96:	bf00      	nop
 8003c98:	08007888 	.word	0x08007888
 8003c9c:	0800788c 	.word	0x0800788c
 8003ca0:	20000222 	.word	0x20000222
 8003ca4:	20000224 	.word	0x20000224
 8003ca8:	200002c9 	.word	0x200002c9

08003cac <subroutine_Init>:
		startPIDReg = true;
		//grzanieRegPID(data.heatingCycle[i]);
	}

}
void subroutine_Init(struct Subroutine *data) {
 8003cac:	b480      	push	{r7}
 8003cae:	b085      	sub	sp, #20
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
	startPIDReg = false;
 8003cb4:	4b15      	ldr	r3, [pc, #84]	; (8003d0c <subroutine_Init+0x60>)
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	701a      	strb	r2, [r3, #0]
	startBangBang = false;
 8003cba:	4b15      	ldr	r3, [pc, #84]	; (8003d10 <subroutine_Init+0x64>)
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	701a      	strb	r2, [r3, #0]
	startPumping = false;
 8003cc0:	4b14      	ldr	r3, [pc, #80]	; (8003d14 <subroutine_Init+0x68>)
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	701a      	strb	r2, [r3, #0]

	for (int i = 0; i < 5; i++)
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	60fb      	str	r3, [r7, #12]
 8003cca:	e013      	b.n	8003cf4 <subroutine_Init+0x48>
		for (int j = 0; j < 2; j++)
 8003ccc:	2300      	movs	r3, #0
 8003cce:	60bb      	str	r3, [r7, #8]
 8003cd0:	e00a      	b.n	8003ce8 <subroutine_Init+0x3c>
			data->heatingCycle[i][j] = 0;
 8003cd2:	687a      	ldr	r2, [r7, #4]
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	005b      	lsls	r3, r3, #1
 8003cd8:	441a      	add	r2, r3
 8003cda:	68bb      	ldr	r3, [r7, #8]
 8003cdc:	4413      	add	r3, r2
 8003cde:	2200      	movs	r2, #0
 8003ce0:	701a      	strb	r2, [r3, #0]
		for (int j = 0; j < 2; j++)
 8003ce2:	68bb      	ldr	r3, [r7, #8]
 8003ce4:	3301      	adds	r3, #1
 8003ce6:	60bb      	str	r3, [r7, #8]
 8003ce8:	68bb      	ldr	r3, [r7, #8]
 8003cea:	2b01      	cmp	r3, #1
 8003cec:	ddf1      	ble.n	8003cd2 <subroutine_Init+0x26>
	for (int i = 0; i < 5; i++)
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	3301      	adds	r3, #1
 8003cf2:	60fb      	str	r3, [r7, #12]
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	2b04      	cmp	r3, #4
 8003cf8:	dde8      	ble.n	8003ccc <subroutine_Init+0x20>
	data->pumpingTime = 0;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	729a      	strb	r2, [r3, #10]
}
 8003d00:	bf00      	nop
 8003d02:	3714      	adds	r7, #20
 8003d04:	46bd      	mov	sp, r7
 8003d06:	bc80      	pop	{r7}
 8003d08:	4770      	bx	lr
 8003d0a:	bf00      	nop
 8003d0c:	20000224 	.word	0x20000224
 8003d10:	20000222 	.word	0x20000222
 8003d14:	200002c9 	.word	0x200002c9

08003d18 <pumping>:
void pumping(uint8_t timeOfPumping) {
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b082      	sub	sp, #8
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	4603      	mov	r3, r0
 8003d20:	71fb      	strb	r3, [r7, #7]
	if (__HAL_TIM_GET_COUNTER(&htim1) <= timeOfPumping * 60) {
 8003d22:	4b0f      	ldr	r3, [pc, #60]	; (8003d60 <pumping+0x48>)
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003d28:	79fa      	ldrb	r2, [r7, #7]
 8003d2a:	4613      	mov	r3, r2
 8003d2c:	011b      	lsls	r3, r3, #4
 8003d2e:	1a9b      	subs	r3, r3, r2
 8003d30:	009b      	lsls	r3, r3, #2
 8003d32:	4299      	cmp	r1, r3
 8003d34:	d806      	bhi.n	8003d44 <pumping+0x2c>
		HAL_GPIO_WritePin(POMPKA_PORT, POMPKA_PIN, GPIO_PIN_SET);
 8003d36:	2201      	movs	r2, #1
 8003d38:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003d3c:	4809      	ldr	r0, [pc, #36]	; (8003d64 <pumping+0x4c>)
 8003d3e:	f7fe fa1a 	bl	8002176 <HAL_GPIO_WritePin>
	} else {
		HAL_GPIO_WritePin(POMPKA_PORT, POMPKA_PIN, GPIO_PIN_RESET);
		startPumping = false;
	}
}
 8003d42:	e008      	b.n	8003d56 <pumping+0x3e>
		HAL_GPIO_WritePin(POMPKA_PORT, POMPKA_PIN, GPIO_PIN_RESET);
 8003d44:	2200      	movs	r2, #0
 8003d46:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003d4a:	4806      	ldr	r0, [pc, #24]	; (8003d64 <pumping+0x4c>)
 8003d4c:	f7fe fa13 	bl	8002176 <HAL_GPIO_WritePin>
		startPumping = false;
 8003d50:	4b05      	ldr	r3, [pc, #20]	; (8003d68 <pumping+0x50>)
 8003d52:	2200      	movs	r2, #0
 8003d54:	701a      	strb	r2, [r3, #0]
}
 8003d56:	bf00      	nop
 8003d58:	3708      	adds	r7, #8
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	bd80      	pop	{r7, pc}
 8003d5e:	bf00      	nop
 8003d60:	200002cc 	.word	0x200002cc
 8003d64:	40010800 	.word	0x40010800
 8003d68:	200002c9 	.word	0x200002c9

08003d6c <grzanieRegDwustawna>:
void grzanieRegDwustawna(uint8_t setTemperature, uint8_t timeOfHeating,
		double hysteresis, uint8_t *numberOfCycle) {
 8003d6c:	b5b0      	push	{r4, r5, r7, lr}
 8003d6e:	b084      	sub	sp, #16
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	e9c7 2300 	strd	r2, r3, [r7]
 8003d76:	4603      	mov	r3, r0
 8003d78:	73fb      	strb	r3, [r7, #15]
 8003d7a:	460b      	mov	r3, r1
 8003d7c:	73bb      	strb	r3, [r7, #14]
	extern bool isHeating;
//extern uint32_t startCounterTime;
	extern double measuredTemperature;
//uint32_t beginingOfHeating = startCounterTime;

	if (__HAL_TIM_GET_COUNTER(&htim1) <= timeOfHeating * 60) {
 8003d7e:	4b34      	ldr	r3, [pc, #208]	; (8003e50 <grzanieRegDwustawna+0xe4>)
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003d84:	7bba      	ldrb	r2, [r7, #14]
 8003d86:	4613      	mov	r3, r2
 8003d88:	011b      	lsls	r3, r3, #4
 8003d8a:	1a9b      	subs	r3, r3, r2
 8003d8c:	009b      	lsls	r3, r3, #2
 8003d8e:	4299      	cmp	r1, r3
 8003d90:	d83e      	bhi.n	8003e10 <grzanieRegDwustawna+0xa4>
		if ((double) setTemperature <= measuredTemperature - hysteresis) {
 8003d92:	7bfb      	ldrb	r3, [r7, #15]
 8003d94:	4618      	mov	r0, r3
 8003d96:	f7fc fb25 	bl	80003e4 <__aeabi_ui2d>
 8003d9a:	4604      	mov	r4, r0
 8003d9c:	460d      	mov	r5, r1
 8003d9e:	4b2d      	ldr	r3, [pc, #180]	; (8003e54 <grzanieRegDwustawna+0xe8>)
 8003da0:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003da4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003da8:	f7fc f9de 	bl	8000168 <__aeabi_dsub>
 8003dac:	4602      	mov	r2, r0
 8003dae:	460b      	mov	r3, r1
 8003db0:	4620      	mov	r0, r4
 8003db2:	4629      	mov	r1, r5
 8003db4:	f7fc fe0c 	bl	80009d0 <__aeabi_dcmple>
 8003db8:	4603      	mov	r3, r0
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d008      	beq.n	8003dd0 <grzanieRegDwustawna+0x64>
			isHeating = true;
 8003dbe:	4b26      	ldr	r3, [pc, #152]	; (8003e58 <grzanieRegDwustawna+0xec>)
 8003dc0:	2201      	movs	r2, #1
 8003dc2:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(GRZALKA_PORT, GRZALKA_PIN, GPIO_PIN_SET);
 8003dc4:	2201      	movs	r2, #1
 8003dc6:	2110      	movs	r1, #16
 8003dc8:	4824      	ldr	r0, [pc, #144]	; (8003e5c <grzanieRegDwustawna+0xf0>)
 8003dca:	f7fe f9d4 	bl	8002176 <HAL_GPIO_WritePin>
			startBangBang = false;
			startPumping = true;
			__HAL_TIM_SET_COUNTER(&htim1, 0);
		}
	}
}
 8003dce:	e03a      	b.n	8003e46 <grzanieRegDwustawna+0xda>
		} else if ((double) setTemperature
 8003dd0:	7bfb      	ldrb	r3, [r7, #15]
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	f7fc fb06 	bl	80003e4 <__aeabi_ui2d>
 8003dd8:	4604      	mov	r4, r0
 8003dda:	460d      	mov	r5, r1
				>= measuredTemperature + hysteresis) {
 8003ddc:	4b1d      	ldr	r3, [pc, #116]	; (8003e54 <grzanieRegDwustawna+0xe8>)
 8003dde:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003de2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003de6:	f7fc f9c1 	bl	800016c <__adddf3>
 8003dea:	4602      	mov	r2, r0
 8003dec:	460b      	mov	r3, r1
		} else if ((double) setTemperature
 8003dee:	4620      	mov	r0, r4
 8003df0:	4629      	mov	r1, r5
 8003df2:	f7fc fdf7 	bl	80009e4 <__aeabi_dcmpge>
 8003df6:	4603      	mov	r3, r0
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d100      	bne.n	8003dfe <grzanieRegDwustawna+0x92>
}
 8003dfc:	e023      	b.n	8003e46 <grzanieRegDwustawna+0xda>
			isHeating = false;
 8003dfe:	4b16      	ldr	r3, [pc, #88]	; (8003e58 <grzanieRegDwustawna+0xec>)
 8003e00:	2200      	movs	r2, #0
 8003e02:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(GRZALKA_PORT, GRZALKA_PIN, GPIO_PIN_RESET);
 8003e04:	2200      	movs	r2, #0
 8003e06:	2110      	movs	r1, #16
 8003e08:	4814      	ldr	r0, [pc, #80]	; (8003e5c <grzanieRegDwustawna+0xf0>)
 8003e0a:	f7fe f9b4 	bl	8002176 <HAL_GPIO_WritePin>
}
 8003e0e:	e01a      	b.n	8003e46 <grzanieRegDwustawna+0xda>
		__HAL_TIM_SET_COUNTER(&htim1, 0);
 8003e10:	4b0f      	ldr	r3, [pc, #60]	; (8003e50 <grzanieRegDwustawna+0xe4>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	2200      	movs	r2, #0
 8003e16:	625a      	str	r2, [r3, #36]	; 0x24
		if (*numberOfCycle < 4)
 8003e18:	6a3b      	ldr	r3, [r7, #32]
 8003e1a:	781b      	ldrb	r3, [r3, #0]
 8003e1c:	2b03      	cmp	r3, #3
 8003e1e:	d806      	bhi.n	8003e2e <grzanieRegDwustawna+0xc2>
			(*numberOfCycle)++;
 8003e20:	6a3b      	ldr	r3, [r7, #32]
 8003e22:	781b      	ldrb	r3, [r3, #0]
 8003e24:	3301      	adds	r3, #1
 8003e26:	b2da      	uxtb	r2, r3
 8003e28:	6a3b      	ldr	r3, [r7, #32]
 8003e2a:	701a      	strb	r2, [r3, #0]
}
 8003e2c:	e00b      	b.n	8003e46 <grzanieRegDwustawna+0xda>
			numberOfCycle = 0;
 8003e2e:	2300      	movs	r3, #0
 8003e30:	623b      	str	r3, [r7, #32]
			startBangBang = false;
 8003e32:	4b0b      	ldr	r3, [pc, #44]	; (8003e60 <grzanieRegDwustawna+0xf4>)
 8003e34:	2200      	movs	r2, #0
 8003e36:	701a      	strb	r2, [r3, #0]
			startPumping = true;
 8003e38:	4b0a      	ldr	r3, [pc, #40]	; (8003e64 <grzanieRegDwustawna+0xf8>)
 8003e3a:	2201      	movs	r2, #1
 8003e3c:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_COUNTER(&htim1, 0);
 8003e3e:	4b04      	ldr	r3, [pc, #16]	; (8003e50 <grzanieRegDwustawna+0xe4>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	2200      	movs	r2, #0
 8003e44:	625a      	str	r2, [r3, #36]	; 0x24
}
 8003e46:	bf00      	nop
 8003e48:	3710      	adds	r7, #16
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	bdb0      	pop	{r4, r5, r7, pc}
 8003e4e:	bf00      	nop
 8003e50:	200002cc 	.word	0x200002cc
 8003e54:	20000228 	.word	0x20000228
 8003e58:	200001fc 	.word	0x200001fc
 8003e5c:	40010c00 	.word	0x40010c00
 8003e60:	20000222 	.word	0x20000222
 8003e64:	200002c9 	.word	0x200002c9

08003e68 <przewinDo>:
void grzanieRegPID(uint8_t *heatingCycle) {

}
uint8_t* przewinDo(uint8_t *msg, uint8_t znak) {
 8003e68:	b480      	push	{r7}
 8003e6a:	b083      	sub	sp, #12
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	6078      	str	r0, [r7, #4]
 8003e70:	460b      	mov	r3, r1
 8003e72:	70fb      	strb	r3, [r7, #3]
	while (!(*(++msg) == znak))
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	3301      	adds	r3, #1
 8003e78:	607b      	str	r3, [r7, #4]
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	781b      	ldrb	r3, [r3, #0]
 8003e7e:	78fa      	ldrb	r2, [r7, #3]
 8003e80:	429a      	cmp	r2, r3
 8003e82:	d1f7      	bne.n	8003e74 <przewinDo+0xc>
		;
	return msg;
 8003e84:	687b      	ldr	r3, [r7, #4]
}
 8003e86:	4618      	mov	r0, r3
 8003e88:	370c      	adds	r7, #12
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	bc80      	pop	{r7}
 8003e8e:	4770      	bx	lr

08003e90 <readTemperature>:
uint8_t* readTemperature(uint8_t *msg, Subroutine *dataTemp,
		uint8_t currentCycle) {
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b084      	sub	sp, #16
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	60f8      	str	r0, [r7, #12]
 8003e98:	60b9      	str	r1, [r7, #8]
 8003e9a:	4613      	mov	r3, r2
 8003e9c:	71fb      	strb	r3, [r7, #7]
//--------jezeli faktycznieeee poprawnie uzyte----------
	if ((*msg) != '\0') {
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	781b      	ldrb	r3, [r3, #0]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d07a      	beq.n	8003f9c <readTemperature+0x10c>
		//-------przewiÅ„ do S------
		if (strstr((char*) msg, "S")) {
 8003ea6:	2153      	movs	r1, #83	; 0x53
 8003ea8:	68f8      	ldr	r0, [r7, #12]
 8003eaa:	f000 fe85 	bl	8004bb8 <strchr>
 8003eae:	4603      	mov	r3, r0
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d062      	beq.n	8003f7a <readTemperature+0xea>
			while ((*msg++) != 'S')
 8003eb4:	bf00      	nop
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	1c5a      	adds	r2, r3, #1
 8003eba:	60fa      	str	r2, [r7, #12]
 8003ebc:	781b      	ldrb	r3, [r3, #0]
 8003ebe:	2b53      	cmp	r3, #83	; 0x53
 8003ec0:	d1f9      	bne.n	8003eb6 <readTemperature+0x26>
				;
			//-------PID lub dwustawna--------
			dataTemp->regType = *msg == '0' ? BANGBANG : PID;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	781b      	ldrb	r3, [r3, #0]
 8003ec6:	2b30      	cmp	r3, #48	; 0x30
 8003ec8:	bf14      	ite	ne
 8003eca:	2301      	movne	r3, #1
 8003ecc:	2300      	moveq	r3, #0
 8003ece:	b2db      	uxtb	r3, r3
 8003ed0:	461a      	mov	r2, r3
 8003ed2:	68bb      	ldr	r3, [r7, #8]
 8003ed4:	72da      	strb	r2, [r3, #11]
			if (dataTemp->regType == PID)
 8003ed6:	68bb      	ldr	r3, [r7, #8]
 8003ed8:	7adb      	ldrb	r3, [r3, #11]
 8003eda:	2b01      	cmp	r3, #1
 8003edc:	d105      	bne.n	8003eea <readTemperature+0x5a>
				msg = przewinDo(msg, 'T');
 8003ede:	2154      	movs	r1, #84	; 0x54
 8003ee0:	68f8      	ldr	r0, [r7, #12]
 8003ee2:	f7ff ffc1 	bl	8003e68 <przewinDo>
 8003ee6:	60f8      	str	r0, [r7, #12]
 8003ee8:	e047      	b.n	8003f7a <readTemperature+0xea>
			else if (dataTemp->regType == BANGBANG) { //histereza
 8003eea:	68bb      	ldr	r3, [r7, #8]
 8003eec:	7adb      	ldrb	r3, [r3, #11]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d143      	bne.n	8003f7a <readTemperature+0xea>
				msg = przewinDo(msg, 'H');
 8003ef2:	2148      	movs	r1, #72	; 0x48
 8003ef4:	68f8      	ldr	r0, [r7, #12]
 8003ef6:	f7ff ffb7 	bl	8003e68 <przewinDo>
 8003efa:	60f8      	str	r0, [r7, #12]
				msg = convDouble(msg, &dataTemp->hist);
 8003efc:	68bb      	ldr	r3, [r7, #8]
 8003efe:	3310      	adds	r3, #16
 8003f00:	4619      	mov	r1, r3
 8003f02:	68f8      	ldr	r0, [r7, #12]
 8003f04:	f000 f88d 	bl	8004022 <convDouble>
 8003f08:	60f8      	str	r0, [r7, #12]
				*msg++;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	3301      	adds	r3, #1
 8003f0e:	60fb      	str	r3, [r7, #12]
		}
		//-------WypeÅ‚nienie cykli--------

		/*tymczasowa convna temp sÅ‚uÅ¼y do
		 zamienienia kilkucyfrowego ciÄ…gu znakÃ³w w liczbÄ™*/
		while (*msg != ';') {
 8003f10:	e033      	b.n	8003f7a <readTemperature+0xea>

			//-----Pobranie temperatury------
			if (*msg == 'T') {
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	781b      	ldrb	r3, [r3, #0]
 8003f16:	2b54      	cmp	r3, #84	; 0x54
 8003f18:	d109      	bne.n	8003f2e <readTemperature+0x9e>
				msg = conv(msg, &dataTemp->heatingCycle[currentCycle][0]);
 8003f1a:	79fb      	ldrb	r3, [r7, #7]
 8003f1c:	005b      	lsls	r3, r3, #1
 8003f1e:	68ba      	ldr	r2, [r7, #8]
 8003f20:	4413      	add	r3, r2
 8003f22:	4619      	mov	r1, r3
 8003f24:	68f8      	ldr	r0, [r7, #12]
 8003f26:	f000 f840 	bl	8003faa <conv>
 8003f2a:	60f8      	str	r0, [r7, #12]
 8003f2c:	e025      	b.n	8003f7a <readTemperature+0xea>

			} else if (*msg == 'H') { //histereza
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	781b      	ldrb	r3, [r3, #0]
 8003f32:	2b48      	cmp	r3, #72	; 0x48
 8003f34:	d107      	bne.n	8003f46 <readTemperature+0xb6>
				msg = convDouble(msg, &dataTemp->hist);
 8003f36:	68bb      	ldr	r3, [r7, #8]
 8003f38:	3310      	adds	r3, #16
 8003f3a:	4619      	mov	r1, r3
 8003f3c:	68f8      	ldr	r0, [r7, #12]
 8003f3e:	f000 f870 	bl	8004022 <convDouble>
 8003f42:	60f8      	str	r0, [r7, #12]
 8003f44:	e019      	b.n	8003f7a <readTemperature+0xea>
				//---------Pobranie czasu-------
			} else if (*msg == 't') {
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	781b      	ldrb	r3, [r3, #0]
 8003f4a:	2b74      	cmp	r3, #116	; 0x74
 8003f4c:	d10a      	bne.n	8003f64 <readTemperature+0xd4>
				msg = conv(msg, &dataTemp->heatingCycle[currentCycle][1]);
 8003f4e:	79fb      	ldrb	r3, [r7, #7]
 8003f50:	005b      	lsls	r3, r3, #1
 8003f52:	3301      	adds	r3, #1
 8003f54:	68ba      	ldr	r2, [r7, #8]
 8003f56:	4413      	add	r3, r2
 8003f58:	4619      	mov	r1, r3
 8003f5a:	68f8      	ldr	r0, [r7, #12]
 8003f5c:	f000 f825 	bl	8003faa <conv>
 8003f60:	60f8      	str	r0, [r7, #12]
 8003f62:	e00a      	b.n	8003f7a <readTemperature+0xea>
			} else if (*msg == 'P') {
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	781b      	ldrb	r3, [r3, #0]
 8003f68:	2b50      	cmp	r3, #80	; 0x50
 8003f6a:	d10b      	bne.n	8003f84 <readTemperature+0xf4>
				msg = conv(msg, &dataTemp->pumpingTime);
 8003f6c:	68bb      	ldr	r3, [r7, #8]
 8003f6e:	330a      	adds	r3, #10
 8003f70:	4619      	mov	r1, r3
 8003f72:	68f8      	ldr	r0, [r7, #12]
 8003f74:	f000 f819 	bl	8003faa <conv>
 8003f78:	60f8      	str	r0, [r7, #12]
		while (*msg != ';') {
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	781b      	ldrb	r3, [r3, #0]
 8003f7e:	2b3b      	cmp	r3, #59	; 0x3b
 8003f80:	d1c7      	bne.n	8003f12 <readTemperature+0x82>
 8003f82:	e000      	b.n	8003f86 <readTemperature+0xf6>
			} else
				break;
 8003f84:	bf00      	nop

		}
		return (*msg) != '\0' ? ++msg : msg; //zwroc wskaznik w ostatnim polozeniu
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	781b      	ldrb	r3, [r3, #0]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d004      	beq.n	8003f98 <readTemperature+0x108>
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	3301      	adds	r3, #1
 8003f92:	60fb      	str	r3, [r7, #12]
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	e004      	b.n	8003fa2 <readTemperature+0x112>
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	e002      	b.n	8003fa2 <readTemperature+0x112>
	}else
		return msg=NULL;
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	60fb      	str	r3, [r7, #12]
 8003fa0:	68fb      	ldr	r3, [r7, #12]
	//return (*msg) != '\0' ? ++msg : msg; //zwroc wskaznik w ostatnim polozeniu
}
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	3710      	adds	r7, #16
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	bd80      	pop	{r7, pc}

08003faa <conv>:
uint8_t* conv(uint8_t *msg, uint8_t *digit) {
 8003faa:	b580      	push	{r7, lr}
 8003fac:	b084      	sub	sp, #16
 8003fae:	af00      	add	r7, sp, #0
 8003fb0:	6078      	str	r0, [r7, #4]
 8003fb2:	6039      	str	r1, [r7, #0]
	uint8_t temp[3] = { 'a' };
 8003fb4:	f107 030c 	add.w	r3, r7, #12
 8003fb8:	2100      	movs	r1, #0
 8003fba:	460a      	mov	r2, r1
 8003fbc:	801a      	strh	r2, [r3, #0]
 8003fbe:	460a      	mov	r2, r1
 8003fc0:	709a      	strb	r2, [r3, #2]
 8003fc2:	2361      	movs	r3, #97	; 0x61
 8003fc4:	733b      	strb	r3, [r7, #12]
	uint8_t i;
	++msg;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	3301      	adds	r3, #1
 8003fca:	607b      	str	r3, [r7, #4]
	for (i = 0; isdigit(*msg); i++) {
 8003fcc:	2300      	movs	r3, #0
 8003fce:	73fb      	strb	r3, [r7, #15]
 8003fd0:	e00d      	b.n	8003fee <conv+0x44>
		temp[i] = *msg++;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	1c5a      	adds	r2, r3, #1
 8003fd6:	607a      	str	r2, [r7, #4]
 8003fd8:	7bfa      	ldrb	r2, [r7, #15]
 8003fda:	7819      	ldrb	r1, [r3, #0]
 8003fdc:	f107 0310 	add.w	r3, r7, #16
 8003fe0:	4413      	add	r3, r2
 8003fe2:	460a      	mov	r2, r1
 8003fe4:	f803 2c04 	strb.w	r2, [r3, #-4]
	for (i = 0; isdigit(*msg); i++) {
 8003fe8:	7bfb      	ldrb	r3, [r7, #15]
 8003fea:	3301      	adds	r3, #1
 8003fec:	73fb      	strb	r3, [r7, #15]
 8003fee:	f000 f88d 	bl	800410c <__locale_ctype_ptr>
 8003ff2:	4602      	mov	r2, r0
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	781b      	ldrb	r3, [r3, #0]
 8003ff8:	3301      	adds	r3, #1
 8003ffa:	4413      	add	r3, r2
 8003ffc:	781b      	ldrb	r3, [r3, #0]
 8003ffe:	f003 0304 	and.w	r3, r3, #4
 8004002:	2b00      	cmp	r3, #0
 8004004:	d1e5      	bne.n	8003fd2 <conv+0x28>
	}
	*digit = atoi((char*) temp);
 8004006:	f107 030c 	add.w	r3, r7, #12
 800400a:	4618      	mov	r0, r3
 800400c:	f000 f84c 	bl	80040a8 <atoi>
 8004010:	4603      	mov	r3, r0
 8004012:	b2da      	uxtb	r2, r3
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	701a      	strb	r2, [r3, #0]
	return msg;
 8004018:	687b      	ldr	r3, [r7, #4]
}
 800401a:	4618      	mov	r0, r3
 800401c:	3710      	adds	r7, #16
 800401e:	46bd      	mov	sp, r7
 8004020:	bd80      	pop	{r7, pc}

08004022 <convDouble>:
uint8_t* convDouble(uint8_t *msg, double *digit) {
 8004022:	b590      	push	{r4, r7, lr}
 8004024:	b085      	sub	sp, #20
 8004026:	af00      	add	r7, sp, #0
 8004028:	6078      	str	r0, [r7, #4]
 800402a:	6039      	str	r1, [r7, #0]
	uint8_t temp[4] = { 'a' };
 800402c:	2300      	movs	r3, #0
 800402e:	60bb      	str	r3, [r7, #8]
 8004030:	2361      	movs	r3, #97	; 0x61
 8004032:	723b      	strb	r3, [r7, #8]
	uint8_t i;
	++msg;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	3301      	adds	r3, #1
 8004038:	607b      	str	r3, [r7, #4]
	for (i = 0; isdigit(*msg) || *msg == '.' || *msg == ','; i++) {
 800403a:	2300      	movs	r3, #0
 800403c:	73fb      	strb	r3, [r7, #15]
 800403e:	e00d      	b.n	800405c <convDouble+0x3a>
		temp[i] = *msg++;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	1c5a      	adds	r2, r3, #1
 8004044:	607a      	str	r2, [r7, #4]
 8004046:	7bfa      	ldrb	r2, [r7, #15]
 8004048:	7819      	ldrb	r1, [r3, #0]
 800404a:	f107 0310 	add.w	r3, r7, #16
 800404e:	4413      	add	r3, r2
 8004050:	460a      	mov	r2, r1
 8004052:	f803 2c08 	strb.w	r2, [r3, #-8]
	for (i = 0; isdigit(*msg) || *msg == '.' || *msg == ','; i++) {
 8004056:	7bfb      	ldrb	r3, [r7, #15]
 8004058:	3301      	adds	r3, #1
 800405a:	73fb      	strb	r3, [r7, #15]
 800405c:	f000 f856 	bl	800410c <__locale_ctype_ptr>
 8004060:	4602      	mov	r2, r0
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	781b      	ldrb	r3, [r3, #0]
 8004066:	3301      	adds	r3, #1
 8004068:	4413      	add	r3, r2
 800406a:	781b      	ldrb	r3, [r3, #0]
 800406c:	f003 0304 	and.w	r3, r3, #4
 8004070:	2b00      	cmp	r3, #0
 8004072:	d1e5      	bne.n	8004040 <convDouble+0x1e>
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	781b      	ldrb	r3, [r3, #0]
 8004078:	2b2e      	cmp	r3, #46	; 0x2e
 800407a:	d0e1      	beq.n	8004040 <convDouble+0x1e>
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	781b      	ldrb	r3, [r3, #0]
 8004080:	2b2c      	cmp	r3, #44	; 0x2c
 8004082:	d0dd      	beq.n	8004040 <convDouble+0x1e>
	}
	(*digit) = atof((char*) temp);
 8004084:	f107 0308 	add.w	r3, r7, #8
 8004088:	4618      	mov	r0, r3
 800408a:	f000 f80a 	bl	80040a2 <atof>
 800408e:	4603      	mov	r3, r0
 8004090:	460c      	mov	r4, r1
 8004092:	683a      	ldr	r2, [r7, #0]
 8004094:	e9c2 3400 	strd	r3, r4, [r2]
	return msg;
 8004098:	687b      	ldr	r3, [r7, #4]
}
 800409a:	4618      	mov	r0, r3
 800409c:	3714      	adds	r7, #20
 800409e:	46bd      	mov	sp, r7
 80040a0:	bd90      	pop	{r4, r7, pc}

080040a2 <atof>:
 80040a2:	2100      	movs	r1, #0
 80040a4:	f001 bbe0 	b.w	8005868 <strtod>

080040a8 <atoi>:
 80040a8:	220a      	movs	r2, #10
 80040aa:	2100      	movs	r1, #0
 80040ac:	f001 bc6a 	b.w	8005984 <strtol>

080040b0 <__errno>:
 80040b0:	4b01      	ldr	r3, [pc, #4]	; (80040b8 <__errno+0x8>)
 80040b2:	6818      	ldr	r0, [r3, #0]
 80040b4:	4770      	bx	lr
 80040b6:	bf00      	nop
 80040b8:	2000000c 	.word	0x2000000c

080040bc <__libc_init_array>:
 80040bc:	b570      	push	{r4, r5, r6, lr}
 80040be:	2500      	movs	r5, #0
 80040c0:	4e0c      	ldr	r6, [pc, #48]	; (80040f4 <__libc_init_array+0x38>)
 80040c2:	4c0d      	ldr	r4, [pc, #52]	; (80040f8 <__libc_init_array+0x3c>)
 80040c4:	1ba4      	subs	r4, r4, r6
 80040c6:	10a4      	asrs	r4, r4, #2
 80040c8:	42a5      	cmp	r5, r4
 80040ca:	d109      	bne.n	80040e0 <__libc_init_array+0x24>
 80040cc:	f003 fbb4 	bl	8007838 <_init>
 80040d0:	2500      	movs	r5, #0
 80040d2:	4e0a      	ldr	r6, [pc, #40]	; (80040fc <__libc_init_array+0x40>)
 80040d4:	4c0a      	ldr	r4, [pc, #40]	; (8004100 <__libc_init_array+0x44>)
 80040d6:	1ba4      	subs	r4, r4, r6
 80040d8:	10a4      	asrs	r4, r4, #2
 80040da:	42a5      	cmp	r5, r4
 80040dc:	d105      	bne.n	80040ea <__libc_init_array+0x2e>
 80040de:	bd70      	pop	{r4, r5, r6, pc}
 80040e0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80040e4:	4798      	blx	r3
 80040e6:	3501      	adds	r5, #1
 80040e8:	e7ee      	b.n	80040c8 <__libc_init_array+0xc>
 80040ea:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80040ee:	4798      	blx	r3
 80040f0:	3501      	adds	r5, #1
 80040f2:	e7f2      	b.n	80040da <__libc_init_array+0x1e>
 80040f4:	08007b78 	.word	0x08007b78
 80040f8:	08007b78 	.word	0x08007b78
 80040fc:	08007b78 	.word	0x08007b78
 8004100:	08007b7c 	.word	0x08007b7c

08004104 <__locale_ctype_ptr_l>:
 8004104:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8004108:	4770      	bx	lr
	...

0800410c <__locale_ctype_ptr>:
 800410c:	4b04      	ldr	r3, [pc, #16]	; (8004120 <__locale_ctype_ptr+0x14>)
 800410e:	4a05      	ldr	r2, [pc, #20]	; (8004124 <__locale_ctype_ptr+0x18>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	6a1b      	ldr	r3, [r3, #32]
 8004114:	2b00      	cmp	r3, #0
 8004116:	bf08      	it	eq
 8004118:	4613      	moveq	r3, r2
 800411a:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 800411e:	4770      	bx	lr
 8004120:	2000000c 	.word	0x2000000c
 8004124:	20000070 	.word	0x20000070

08004128 <malloc>:
 8004128:	4b02      	ldr	r3, [pc, #8]	; (8004134 <malloc+0xc>)
 800412a:	4601      	mov	r1, r0
 800412c:	6818      	ldr	r0, [r3, #0]
 800412e:	f000 b869 	b.w	8004204 <_malloc_r>
 8004132:	bf00      	nop
 8004134:	2000000c 	.word	0x2000000c

08004138 <__ascii_mbtowc>:
 8004138:	b082      	sub	sp, #8
 800413a:	b901      	cbnz	r1, 800413e <__ascii_mbtowc+0x6>
 800413c:	a901      	add	r1, sp, #4
 800413e:	b142      	cbz	r2, 8004152 <__ascii_mbtowc+0x1a>
 8004140:	b14b      	cbz	r3, 8004156 <__ascii_mbtowc+0x1e>
 8004142:	7813      	ldrb	r3, [r2, #0]
 8004144:	600b      	str	r3, [r1, #0]
 8004146:	7812      	ldrb	r2, [r2, #0]
 8004148:	1c10      	adds	r0, r2, #0
 800414a:	bf18      	it	ne
 800414c:	2001      	movne	r0, #1
 800414e:	b002      	add	sp, #8
 8004150:	4770      	bx	lr
 8004152:	4610      	mov	r0, r2
 8004154:	e7fb      	b.n	800414e <__ascii_mbtowc+0x16>
 8004156:	f06f 0001 	mvn.w	r0, #1
 800415a:	e7f8      	b.n	800414e <__ascii_mbtowc+0x16>

0800415c <memset>:
 800415c:	4603      	mov	r3, r0
 800415e:	4402      	add	r2, r0
 8004160:	4293      	cmp	r3, r2
 8004162:	d100      	bne.n	8004166 <memset+0xa>
 8004164:	4770      	bx	lr
 8004166:	f803 1b01 	strb.w	r1, [r3], #1
 800416a:	e7f9      	b.n	8004160 <memset+0x4>

0800416c <_free_r>:
 800416c:	b538      	push	{r3, r4, r5, lr}
 800416e:	4605      	mov	r5, r0
 8004170:	2900      	cmp	r1, #0
 8004172:	d043      	beq.n	80041fc <_free_r+0x90>
 8004174:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004178:	1f0c      	subs	r4, r1, #4
 800417a:	2b00      	cmp	r3, #0
 800417c:	bfb8      	it	lt
 800417e:	18e4      	addlt	r4, r4, r3
 8004180:	f002 fdb7 	bl	8006cf2 <__malloc_lock>
 8004184:	4a1e      	ldr	r2, [pc, #120]	; (8004200 <_free_r+0x94>)
 8004186:	6813      	ldr	r3, [r2, #0]
 8004188:	4610      	mov	r0, r2
 800418a:	b933      	cbnz	r3, 800419a <_free_r+0x2e>
 800418c:	6063      	str	r3, [r4, #4]
 800418e:	6014      	str	r4, [r2, #0]
 8004190:	4628      	mov	r0, r5
 8004192:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004196:	f002 bdad 	b.w	8006cf4 <__malloc_unlock>
 800419a:	42a3      	cmp	r3, r4
 800419c:	d90b      	bls.n	80041b6 <_free_r+0x4a>
 800419e:	6821      	ldr	r1, [r4, #0]
 80041a0:	1862      	adds	r2, r4, r1
 80041a2:	4293      	cmp	r3, r2
 80041a4:	bf01      	itttt	eq
 80041a6:	681a      	ldreq	r2, [r3, #0]
 80041a8:	685b      	ldreq	r3, [r3, #4]
 80041aa:	1852      	addeq	r2, r2, r1
 80041ac:	6022      	streq	r2, [r4, #0]
 80041ae:	6063      	str	r3, [r4, #4]
 80041b0:	6004      	str	r4, [r0, #0]
 80041b2:	e7ed      	b.n	8004190 <_free_r+0x24>
 80041b4:	4613      	mov	r3, r2
 80041b6:	685a      	ldr	r2, [r3, #4]
 80041b8:	b10a      	cbz	r2, 80041be <_free_r+0x52>
 80041ba:	42a2      	cmp	r2, r4
 80041bc:	d9fa      	bls.n	80041b4 <_free_r+0x48>
 80041be:	6819      	ldr	r1, [r3, #0]
 80041c0:	1858      	adds	r0, r3, r1
 80041c2:	42a0      	cmp	r0, r4
 80041c4:	d10b      	bne.n	80041de <_free_r+0x72>
 80041c6:	6820      	ldr	r0, [r4, #0]
 80041c8:	4401      	add	r1, r0
 80041ca:	1858      	adds	r0, r3, r1
 80041cc:	4282      	cmp	r2, r0
 80041ce:	6019      	str	r1, [r3, #0]
 80041d0:	d1de      	bne.n	8004190 <_free_r+0x24>
 80041d2:	6810      	ldr	r0, [r2, #0]
 80041d4:	6852      	ldr	r2, [r2, #4]
 80041d6:	4401      	add	r1, r0
 80041d8:	6019      	str	r1, [r3, #0]
 80041da:	605a      	str	r2, [r3, #4]
 80041dc:	e7d8      	b.n	8004190 <_free_r+0x24>
 80041de:	d902      	bls.n	80041e6 <_free_r+0x7a>
 80041e0:	230c      	movs	r3, #12
 80041e2:	602b      	str	r3, [r5, #0]
 80041e4:	e7d4      	b.n	8004190 <_free_r+0x24>
 80041e6:	6820      	ldr	r0, [r4, #0]
 80041e8:	1821      	adds	r1, r4, r0
 80041ea:	428a      	cmp	r2, r1
 80041ec:	bf01      	itttt	eq
 80041ee:	6811      	ldreq	r1, [r2, #0]
 80041f0:	6852      	ldreq	r2, [r2, #4]
 80041f2:	1809      	addeq	r1, r1, r0
 80041f4:	6021      	streq	r1, [r4, #0]
 80041f6:	6062      	str	r2, [r4, #4]
 80041f8:	605c      	str	r4, [r3, #4]
 80041fa:	e7c9      	b.n	8004190 <_free_r+0x24>
 80041fc:	bd38      	pop	{r3, r4, r5, pc}
 80041fe:	bf00      	nop
 8004200:	20000214 	.word	0x20000214

08004204 <_malloc_r>:
 8004204:	b570      	push	{r4, r5, r6, lr}
 8004206:	1ccd      	adds	r5, r1, #3
 8004208:	f025 0503 	bic.w	r5, r5, #3
 800420c:	3508      	adds	r5, #8
 800420e:	2d0c      	cmp	r5, #12
 8004210:	bf38      	it	cc
 8004212:	250c      	movcc	r5, #12
 8004214:	2d00      	cmp	r5, #0
 8004216:	4606      	mov	r6, r0
 8004218:	db01      	blt.n	800421e <_malloc_r+0x1a>
 800421a:	42a9      	cmp	r1, r5
 800421c:	d903      	bls.n	8004226 <_malloc_r+0x22>
 800421e:	230c      	movs	r3, #12
 8004220:	6033      	str	r3, [r6, #0]
 8004222:	2000      	movs	r0, #0
 8004224:	bd70      	pop	{r4, r5, r6, pc}
 8004226:	f002 fd64 	bl	8006cf2 <__malloc_lock>
 800422a:	4a21      	ldr	r2, [pc, #132]	; (80042b0 <_malloc_r+0xac>)
 800422c:	6814      	ldr	r4, [r2, #0]
 800422e:	4621      	mov	r1, r4
 8004230:	b991      	cbnz	r1, 8004258 <_malloc_r+0x54>
 8004232:	4c20      	ldr	r4, [pc, #128]	; (80042b4 <_malloc_r+0xb0>)
 8004234:	6823      	ldr	r3, [r4, #0]
 8004236:	b91b      	cbnz	r3, 8004240 <_malloc_r+0x3c>
 8004238:	4630      	mov	r0, r6
 800423a:	f000 fc8d 	bl	8004b58 <_sbrk_r>
 800423e:	6020      	str	r0, [r4, #0]
 8004240:	4629      	mov	r1, r5
 8004242:	4630      	mov	r0, r6
 8004244:	f000 fc88 	bl	8004b58 <_sbrk_r>
 8004248:	1c43      	adds	r3, r0, #1
 800424a:	d124      	bne.n	8004296 <_malloc_r+0x92>
 800424c:	230c      	movs	r3, #12
 800424e:	4630      	mov	r0, r6
 8004250:	6033      	str	r3, [r6, #0]
 8004252:	f002 fd4f 	bl	8006cf4 <__malloc_unlock>
 8004256:	e7e4      	b.n	8004222 <_malloc_r+0x1e>
 8004258:	680b      	ldr	r3, [r1, #0]
 800425a:	1b5b      	subs	r3, r3, r5
 800425c:	d418      	bmi.n	8004290 <_malloc_r+0x8c>
 800425e:	2b0b      	cmp	r3, #11
 8004260:	d90f      	bls.n	8004282 <_malloc_r+0x7e>
 8004262:	600b      	str	r3, [r1, #0]
 8004264:	18cc      	adds	r4, r1, r3
 8004266:	50cd      	str	r5, [r1, r3]
 8004268:	4630      	mov	r0, r6
 800426a:	f002 fd43 	bl	8006cf4 <__malloc_unlock>
 800426e:	f104 000b 	add.w	r0, r4, #11
 8004272:	1d23      	adds	r3, r4, #4
 8004274:	f020 0007 	bic.w	r0, r0, #7
 8004278:	1ac3      	subs	r3, r0, r3
 800427a:	d0d3      	beq.n	8004224 <_malloc_r+0x20>
 800427c:	425a      	negs	r2, r3
 800427e:	50e2      	str	r2, [r4, r3]
 8004280:	e7d0      	b.n	8004224 <_malloc_r+0x20>
 8004282:	684b      	ldr	r3, [r1, #4]
 8004284:	428c      	cmp	r4, r1
 8004286:	bf16      	itet	ne
 8004288:	6063      	strne	r3, [r4, #4]
 800428a:	6013      	streq	r3, [r2, #0]
 800428c:	460c      	movne	r4, r1
 800428e:	e7eb      	b.n	8004268 <_malloc_r+0x64>
 8004290:	460c      	mov	r4, r1
 8004292:	6849      	ldr	r1, [r1, #4]
 8004294:	e7cc      	b.n	8004230 <_malloc_r+0x2c>
 8004296:	1cc4      	adds	r4, r0, #3
 8004298:	f024 0403 	bic.w	r4, r4, #3
 800429c:	42a0      	cmp	r0, r4
 800429e:	d005      	beq.n	80042ac <_malloc_r+0xa8>
 80042a0:	1a21      	subs	r1, r4, r0
 80042a2:	4630      	mov	r0, r6
 80042a4:	f000 fc58 	bl	8004b58 <_sbrk_r>
 80042a8:	3001      	adds	r0, #1
 80042aa:	d0cf      	beq.n	800424c <_malloc_r+0x48>
 80042ac:	6025      	str	r5, [r4, #0]
 80042ae:	e7db      	b.n	8004268 <_malloc_r+0x64>
 80042b0:	20000214 	.word	0x20000214
 80042b4:	20000218 	.word	0x20000218

080042b8 <__cvt>:
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80042be:	461e      	mov	r6, r3
 80042c0:	bfbb      	ittet	lt
 80042c2:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80042c6:	461e      	movlt	r6, r3
 80042c8:	2300      	movge	r3, #0
 80042ca:	232d      	movlt	r3, #45	; 0x2d
 80042cc:	b088      	sub	sp, #32
 80042ce:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80042d0:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 80042d4:	f027 0720 	bic.w	r7, r7, #32
 80042d8:	2f46      	cmp	r7, #70	; 0x46
 80042da:	4614      	mov	r4, r2
 80042dc:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80042de:	700b      	strb	r3, [r1, #0]
 80042e0:	d004      	beq.n	80042ec <__cvt+0x34>
 80042e2:	2f45      	cmp	r7, #69	; 0x45
 80042e4:	d100      	bne.n	80042e8 <__cvt+0x30>
 80042e6:	3501      	adds	r5, #1
 80042e8:	2302      	movs	r3, #2
 80042ea:	e000      	b.n	80042ee <__cvt+0x36>
 80042ec:	2303      	movs	r3, #3
 80042ee:	aa07      	add	r2, sp, #28
 80042f0:	9204      	str	r2, [sp, #16]
 80042f2:	aa06      	add	r2, sp, #24
 80042f4:	e9cd a202 	strd	sl, r2, [sp, #8]
 80042f8:	e9cd 3500 	strd	r3, r5, [sp]
 80042fc:	4622      	mov	r2, r4
 80042fe:	4633      	mov	r3, r6
 8004300:	f001 fbf2 	bl	8005ae8 <_dtoa_r>
 8004304:	2f47      	cmp	r7, #71	; 0x47
 8004306:	4680      	mov	r8, r0
 8004308:	d102      	bne.n	8004310 <__cvt+0x58>
 800430a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800430c:	07db      	lsls	r3, r3, #31
 800430e:	d526      	bpl.n	800435e <__cvt+0xa6>
 8004310:	2f46      	cmp	r7, #70	; 0x46
 8004312:	eb08 0905 	add.w	r9, r8, r5
 8004316:	d111      	bne.n	800433c <__cvt+0x84>
 8004318:	f898 3000 	ldrb.w	r3, [r8]
 800431c:	2b30      	cmp	r3, #48	; 0x30
 800431e:	d10a      	bne.n	8004336 <__cvt+0x7e>
 8004320:	2200      	movs	r2, #0
 8004322:	2300      	movs	r3, #0
 8004324:	4620      	mov	r0, r4
 8004326:	4631      	mov	r1, r6
 8004328:	f7fc fb3e 	bl	80009a8 <__aeabi_dcmpeq>
 800432c:	b918      	cbnz	r0, 8004336 <__cvt+0x7e>
 800432e:	f1c5 0501 	rsb	r5, r5, #1
 8004332:	f8ca 5000 	str.w	r5, [sl]
 8004336:	f8da 3000 	ldr.w	r3, [sl]
 800433a:	4499      	add	r9, r3
 800433c:	2200      	movs	r2, #0
 800433e:	2300      	movs	r3, #0
 8004340:	4620      	mov	r0, r4
 8004342:	4631      	mov	r1, r6
 8004344:	f7fc fb30 	bl	80009a8 <__aeabi_dcmpeq>
 8004348:	b938      	cbnz	r0, 800435a <__cvt+0xa2>
 800434a:	2230      	movs	r2, #48	; 0x30
 800434c:	9b07      	ldr	r3, [sp, #28]
 800434e:	454b      	cmp	r3, r9
 8004350:	d205      	bcs.n	800435e <__cvt+0xa6>
 8004352:	1c59      	adds	r1, r3, #1
 8004354:	9107      	str	r1, [sp, #28]
 8004356:	701a      	strb	r2, [r3, #0]
 8004358:	e7f8      	b.n	800434c <__cvt+0x94>
 800435a:	f8cd 901c 	str.w	r9, [sp, #28]
 800435e:	4640      	mov	r0, r8
 8004360:	9b07      	ldr	r3, [sp, #28]
 8004362:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8004364:	eba3 0308 	sub.w	r3, r3, r8
 8004368:	6013      	str	r3, [r2, #0]
 800436a:	b008      	add	sp, #32
 800436c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08004370 <__exponent>:
 8004370:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004372:	2900      	cmp	r1, #0
 8004374:	bfb4      	ite	lt
 8004376:	232d      	movlt	r3, #45	; 0x2d
 8004378:	232b      	movge	r3, #43	; 0x2b
 800437a:	4604      	mov	r4, r0
 800437c:	bfb8      	it	lt
 800437e:	4249      	neglt	r1, r1
 8004380:	2909      	cmp	r1, #9
 8004382:	f804 2b02 	strb.w	r2, [r4], #2
 8004386:	7043      	strb	r3, [r0, #1]
 8004388:	dd21      	ble.n	80043ce <__exponent+0x5e>
 800438a:	f10d 0307 	add.w	r3, sp, #7
 800438e:	461f      	mov	r7, r3
 8004390:	260a      	movs	r6, #10
 8004392:	fb91 f5f6 	sdiv	r5, r1, r6
 8004396:	fb06 1115 	mls	r1, r6, r5, r1
 800439a:	2d09      	cmp	r5, #9
 800439c:	f101 0130 	add.w	r1, r1, #48	; 0x30
 80043a0:	f803 1c01 	strb.w	r1, [r3, #-1]
 80043a4:	f103 32ff 	add.w	r2, r3, #4294967295
 80043a8:	4629      	mov	r1, r5
 80043aa:	dc09      	bgt.n	80043c0 <__exponent+0x50>
 80043ac:	3130      	adds	r1, #48	; 0x30
 80043ae:	3b02      	subs	r3, #2
 80043b0:	f802 1c01 	strb.w	r1, [r2, #-1]
 80043b4:	42bb      	cmp	r3, r7
 80043b6:	4622      	mov	r2, r4
 80043b8:	d304      	bcc.n	80043c4 <__exponent+0x54>
 80043ba:	1a10      	subs	r0, r2, r0
 80043bc:	b003      	add	sp, #12
 80043be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80043c0:	4613      	mov	r3, r2
 80043c2:	e7e6      	b.n	8004392 <__exponent+0x22>
 80043c4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80043c8:	f804 2b01 	strb.w	r2, [r4], #1
 80043cc:	e7f2      	b.n	80043b4 <__exponent+0x44>
 80043ce:	2330      	movs	r3, #48	; 0x30
 80043d0:	4419      	add	r1, r3
 80043d2:	7083      	strb	r3, [r0, #2]
 80043d4:	1d02      	adds	r2, r0, #4
 80043d6:	70c1      	strb	r1, [r0, #3]
 80043d8:	e7ef      	b.n	80043ba <__exponent+0x4a>
	...

080043dc <_printf_float>:
 80043dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043e0:	b091      	sub	sp, #68	; 0x44
 80043e2:	460c      	mov	r4, r1
 80043e4:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 80043e6:	4693      	mov	fp, r2
 80043e8:	461e      	mov	r6, r3
 80043ea:	4605      	mov	r5, r0
 80043ec:	f002 fc5a 	bl	8006ca4 <_localeconv_r>
 80043f0:	6803      	ldr	r3, [r0, #0]
 80043f2:	4618      	mov	r0, r3
 80043f4:	9309      	str	r3, [sp, #36]	; 0x24
 80043f6:	f7fb feab 	bl	8000150 <strlen>
 80043fa:	2300      	movs	r3, #0
 80043fc:	930e      	str	r3, [sp, #56]	; 0x38
 80043fe:	683b      	ldr	r3, [r7, #0]
 8004400:	900a      	str	r0, [sp, #40]	; 0x28
 8004402:	3307      	adds	r3, #7
 8004404:	f023 0307 	bic.w	r3, r3, #7
 8004408:	f103 0208 	add.w	r2, r3, #8
 800440c:	f894 8018 	ldrb.w	r8, [r4, #24]
 8004410:	f8d4 a000 	ldr.w	sl, [r4]
 8004414:	603a      	str	r2, [r7, #0]
 8004416:	e9d3 2300 	ldrd	r2, r3, [r3]
 800441a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800441e:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 8004422:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004426:	930b      	str	r3, [sp, #44]	; 0x2c
 8004428:	f04f 32ff 	mov.w	r2, #4294967295
 800442c:	4ba6      	ldr	r3, [pc, #664]	; (80046c8 <_printf_float+0x2ec>)
 800442e:	4638      	mov	r0, r7
 8004430:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004432:	f7fc faeb 	bl	8000a0c <__aeabi_dcmpun>
 8004436:	bb68      	cbnz	r0, 8004494 <_printf_float+0xb8>
 8004438:	f04f 32ff 	mov.w	r2, #4294967295
 800443c:	4ba2      	ldr	r3, [pc, #648]	; (80046c8 <_printf_float+0x2ec>)
 800443e:	4638      	mov	r0, r7
 8004440:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004442:	f7fc fac5 	bl	80009d0 <__aeabi_dcmple>
 8004446:	bb28      	cbnz	r0, 8004494 <_printf_float+0xb8>
 8004448:	2200      	movs	r2, #0
 800444a:	2300      	movs	r3, #0
 800444c:	4638      	mov	r0, r7
 800444e:	4649      	mov	r1, r9
 8004450:	f7fc fab4 	bl	80009bc <__aeabi_dcmplt>
 8004454:	b110      	cbz	r0, 800445c <_printf_float+0x80>
 8004456:	232d      	movs	r3, #45	; 0x2d
 8004458:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800445c:	4f9b      	ldr	r7, [pc, #620]	; (80046cc <_printf_float+0x2f0>)
 800445e:	4b9c      	ldr	r3, [pc, #624]	; (80046d0 <_printf_float+0x2f4>)
 8004460:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004464:	bf98      	it	ls
 8004466:	461f      	movls	r7, r3
 8004468:	2303      	movs	r3, #3
 800446a:	f04f 0900 	mov.w	r9, #0
 800446e:	6123      	str	r3, [r4, #16]
 8004470:	f02a 0304 	bic.w	r3, sl, #4
 8004474:	6023      	str	r3, [r4, #0]
 8004476:	9600      	str	r6, [sp, #0]
 8004478:	465b      	mov	r3, fp
 800447a:	aa0f      	add	r2, sp, #60	; 0x3c
 800447c:	4621      	mov	r1, r4
 800447e:	4628      	mov	r0, r5
 8004480:	f000 f9e2 	bl	8004848 <_printf_common>
 8004484:	3001      	adds	r0, #1
 8004486:	f040 8090 	bne.w	80045aa <_printf_float+0x1ce>
 800448a:	f04f 30ff 	mov.w	r0, #4294967295
 800448e:	b011      	add	sp, #68	; 0x44
 8004490:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004494:	463a      	mov	r2, r7
 8004496:	464b      	mov	r3, r9
 8004498:	4638      	mov	r0, r7
 800449a:	4649      	mov	r1, r9
 800449c:	f7fc fab6 	bl	8000a0c <__aeabi_dcmpun>
 80044a0:	b110      	cbz	r0, 80044a8 <_printf_float+0xcc>
 80044a2:	4f8c      	ldr	r7, [pc, #560]	; (80046d4 <_printf_float+0x2f8>)
 80044a4:	4b8c      	ldr	r3, [pc, #560]	; (80046d8 <_printf_float+0x2fc>)
 80044a6:	e7db      	b.n	8004460 <_printf_float+0x84>
 80044a8:	6863      	ldr	r3, [r4, #4]
 80044aa:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 80044ae:	1c59      	adds	r1, r3, #1
 80044b0:	a80d      	add	r0, sp, #52	; 0x34
 80044b2:	a90e      	add	r1, sp, #56	; 0x38
 80044b4:	d140      	bne.n	8004538 <_printf_float+0x15c>
 80044b6:	2306      	movs	r3, #6
 80044b8:	6063      	str	r3, [r4, #4]
 80044ba:	f04f 0c00 	mov.w	ip, #0
 80044be:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 80044c2:	e9cd 2301 	strd	r2, r3, [sp, #4]
 80044c6:	6863      	ldr	r3, [r4, #4]
 80044c8:	6022      	str	r2, [r4, #0]
 80044ca:	e9cd 0803 	strd	r0, r8, [sp, #12]
 80044ce:	9300      	str	r3, [sp, #0]
 80044d0:	463a      	mov	r2, r7
 80044d2:	464b      	mov	r3, r9
 80044d4:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 80044d8:	4628      	mov	r0, r5
 80044da:	f7ff feed 	bl	80042b8 <__cvt>
 80044de:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 80044e2:	2b47      	cmp	r3, #71	; 0x47
 80044e4:	4607      	mov	r7, r0
 80044e6:	d109      	bne.n	80044fc <_printf_float+0x120>
 80044e8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80044ea:	1cd8      	adds	r0, r3, #3
 80044ec:	db02      	blt.n	80044f4 <_printf_float+0x118>
 80044ee:	6862      	ldr	r2, [r4, #4]
 80044f0:	4293      	cmp	r3, r2
 80044f2:	dd47      	ble.n	8004584 <_printf_float+0x1a8>
 80044f4:	f1a8 0802 	sub.w	r8, r8, #2
 80044f8:	fa5f f888 	uxtb.w	r8, r8
 80044fc:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8004500:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004502:	d824      	bhi.n	800454e <_printf_float+0x172>
 8004504:	3901      	subs	r1, #1
 8004506:	4642      	mov	r2, r8
 8004508:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800450c:	910d      	str	r1, [sp, #52]	; 0x34
 800450e:	f7ff ff2f 	bl	8004370 <__exponent>
 8004512:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004514:	4681      	mov	r9, r0
 8004516:	1813      	adds	r3, r2, r0
 8004518:	2a01      	cmp	r2, #1
 800451a:	6123      	str	r3, [r4, #16]
 800451c:	dc02      	bgt.n	8004524 <_printf_float+0x148>
 800451e:	6822      	ldr	r2, [r4, #0]
 8004520:	07d1      	lsls	r1, r2, #31
 8004522:	d501      	bpl.n	8004528 <_printf_float+0x14c>
 8004524:	3301      	adds	r3, #1
 8004526:	6123      	str	r3, [r4, #16]
 8004528:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800452c:	2b00      	cmp	r3, #0
 800452e:	d0a2      	beq.n	8004476 <_printf_float+0x9a>
 8004530:	232d      	movs	r3, #45	; 0x2d
 8004532:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004536:	e79e      	b.n	8004476 <_printf_float+0x9a>
 8004538:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 800453c:	f000 816e 	beq.w	800481c <_printf_float+0x440>
 8004540:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004544:	d1b9      	bne.n	80044ba <_printf_float+0xde>
 8004546:	2b00      	cmp	r3, #0
 8004548:	d1b7      	bne.n	80044ba <_printf_float+0xde>
 800454a:	2301      	movs	r3, #1
 800454c:	e7b4      	b.n	80044b8 <_printf_float+0xdc>
 800454e:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 8004552:	d119      	bne.n	8004588 <_printf_float+0x1ac>
 8004554:	2900      	cmp	r1, #0
 8004556:	6863      	ldr	r3, [r4, #4]
 8004558:	dd0c      	ble.n	8004574 <_printf_float+0x198>
 800455a:	6121      	str	r1, [r4, #16]
 800455c:	b913      	cbnz	r3, 8004564 <_printf_float+0x188>
 800455e:	6822      	ldr	r2, [r4, #0]
 8004560:	07d2      	lsls	r2, r2, #31
 8004562:	d502      	bpl.n	800456a <_printf_float+0x18e>
 8004564:	3301      	adds	r3, #1
 8004566:	440b      	add	r3, r1
 8004568:	6123      	str	r3, [r4, #16]
 800456a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800456c:	f04f 0900 	mov.w	r9, #0
 8004570:	65a3      	str	r3, [r4, #88]	; 0x58
 8004572:	e7d9      	b.n	8004528 <_printf_float+0x14c>
 8004574:	b913      	cbnz	r3, 800457c <_printf_float+0x1a0>
 8004576:	6822      	ldr	r2, [r4, #0]
 8004578:	07d0      	lsls	r0, r2, #31
 800457a:	d501      	bpl.n	8004580 <_printf_float+0x1a4>
 800457c:	3302      	adds	r3, #2
 800457e:	e7f3      	b.n	8004568 <_printf_float+0x18c>
 8004580:	2301      	movs	r3, #1
 8004582:	e7f1      	b.n	8004568 <_printf_float+0x18c>
 8004584:	f04f 0867 	mov.w	r8, #103	; 0x67
 8004588:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 800458c:	4293      	cmp	r3, r2
 800458e:	db05      	blt.n	800459c <_printf_float+0x1c0>
 8004590:	6822      	ldr	r2, [r4, #0]
 8004592:	6123      	str	r3, [r4, #16]
 8004594:	07d1      	lsls	r1, r2, #31
 8004596:	d5e8      	bpl.n	800456a <_printf_float+0x18e>
 8004598:	3301      	adds	r3, #1
 800459a:	e7e5      	b.n	8004568 <_printf_float+0x18c>
 800459c:	2b00      	cmp	r3, #0
 800459e:	bfcc      	ite	gt
 80045a0:	2301      	movgt	r3, #1
 80045a2:	f1c3 0302 	rsble	r3, r3, #2
 80045a6:	4413      	add	r3, r2
 80045a8:	e7de      	b.n	8004568 <_printf_float+0x18c>
 80045aa:	6823      	ldr	r3, [r4, #0]
 80045ac:	055a      	lsls	r2, r3, #21
 80045ae:	d407      	bmi.n	80045c0 <_printf_float+0x1e4>
 80045b0:	6923      	ldr	r3, [r4, #16]
 80045b2:	463a      	mov	r2, r7
 80045b4:	4659      	mov	r1, fp
 80045b6:	4628      	mov	r0, r5
 80045b8:	47b0      	blx	r6
 80045ba:	3001      	adds	r0, #1
 80045bc:	d129      	bne.n	8004612 <_printf_float+0x236>
 80045be:	e764      	b.n	800448a <_printf_float+0xae>
 80045c0:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 80045c4:	f240 80d7 	bls.w	8004776 <_printf_float+0x39a>
 80045c8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80045cc:	2200      	movs	r2, #0
 80045ce:	2300      	movs	r3, #0
 80045d0:	f7fc f9ea 	bl	80009a8 <__aeabi_dcmpeq>
 80045d4:	b388      	cbz	r0, 800463a <_printf_float+0x25e>
 80045d6:	2301      	movs	r3, #1
 80045d8:	4a40      	ldr	r2, [pc, #256]	; (80046dc <_printf_float+0x300>)
 80045da:	4659      	mov	r1, fp
 80045dc:	4628      	mov	r0, r5
 80045de:	47b0      	blx	r6
 80045e0:	3001      	adds	r0, #1
 80045e2:	f43f af52 	beq.w	800448a <_printf_float+0xae>
 80045e6:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80045ea:	429a      	cmp	r2, r3
 80045ec:	db02      	blt.n	80045f4 <_printf_float+0x218>
 80045ee:	6823      	ldr	r3, [r4, #0]
 80045f0:	07d8      	lsls	r0, r3, #31
 80045f2:	d50e      	bpl.n	8004612 <_printf_float+0x236>
 80045f4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80045f8:	4659      	mov	r1, fp
 80045fa:	4628      	mov	r0, r5
 80045fc:	47b0      	blx	r6
 80045fe:	3001      	adds	r0, #1
 8004600:	f43f af43 	beq.w	800448a <_printf_float+0xae>
 8004604:	2700      	movs	r7, #0
 8004606:	f104 081a 	add.w	r8, r4, #26
 800460a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800460c:	3b01      	subs	r3, #1
 800460e:	42bb      	cmp	r3, r7
 8004610:	dc09      	bgt.n	8004626 <_printf_float+0x24a>
 8004612:	6823      	ldr	r3, [r4, #0]
 8004614:	079f      	lsls	r7, r3, #30
 8004616:	f100 80fd 	bmi.w	8004814 <_printf_float+0x438>
 800461a:	68e0      	ldr	r0, [r4, #12]
 800461c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800461e:	4298      	cmp	r0, r3
 8004620:	bfb8      	it	lt
 8004622:	4618      	movlt	r0, r3
 8004624:	e733      	b.n	800448e <_printf_float+0xb2>
 8004626:	2301      	movs	r3, #1
 8004628:	4642      	mov	r2, r8
 800462a:	4659      	mov	r1, fp
 800462c:	4628      	mov	r0, r5
 800462e:	47b0      	blx	r6
 8004630:	3001      	adds	r0, #1
 8004632:	f43f af2a 	beq.w	800448a <_printf_float+0xae>
 8004636:	3701      	adds	r7, #1
 8004638:	e7e7      	b.n	800460a <_printf_float+0x22e>
 800463a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800463c:	2b00      	cmp	r3, #0
 800463e:	dc2b      	bgt.n	8004698 <_printf_float+0x2bc>
 8004640:	2301      	movs	r3, #1
 8004642:	4a26      	ldr	r2, [pc, #152]	; (80046dc <_printf_float+0x300>)
 8004644:	4659      	mov	r1, fp
 8004646:	4628      	mov	r0, r5
 8004648:	47b0      	blx	r6
 800464a:	3001      	adds	r0, #1
 800464c:	f43f af1d 	beq.w	800448a <_printf_float+0xae>
 8004650:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004652:	b923      	cbnz	r3, 800465e <_printf_float+0x282>
 8004654:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004656:	b913      	cbnz	r3, 800465e <_printf_float+0x282>
 8004658:	6823      	ldr	r3, [r4, #0]
 800465a:	07d9      	lsls	r1, r3, #31
 800465c:	d5d9      	bpl.n	8004612 <_printf_float+0x236>
 800465e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004662:	4659      	mov	r1, fp
 8004664:	4628      	mov	r0, r5
 8004666:	47b0      	blx	r6
 8004668:	3001      	adds	r0, #1
 800466a:	f43f af0e 	beq.w	800448a <_printf_float+0xae>
 800466e:	f04f 0800 	mov.w	r8, #0
 8004672:	f104 091a 	add.w	r9, r4, #26
 8004676:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004678:	425b      	negs	r3, r3
 800467a:	4543      	cmp	r3, r8
 800467c:	dc01      	bgt.n	8004682 <_printf_float+0x2a6>
 800467e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004680:	e797      	b.n	80045b2 <_printf_float+0x1d6>
 8004682:	2301      	movs	r3, #1
 8004684:	464a      	mov	r2, r9
 8004686:	4659      	mov	r1, fp
 8004688:	4628      	mov	r0, r5
 800468a:	47b0      	blx	r6
 800468c:	3001      	adds	r0, #1
 800468e:	f43f aefc 	beq.w	800448a <_printf_float+0xae>
 8004692:	f108 0801 	add.w	r8, r8, #1
 8004696:	e7ee      	b.n	8004676 <_printf_float+0x29a>
 8004698:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800469a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800469c:	429a      	cmp	r2, r3
 800469e:	bfa8      	it	ge
 80046a0:	461a      	movge	r2, r3
 80046a2:	2a00      	cmp	r2, #0
 80046a4:	4690      	mov	r8, r2
 80046a6:	dd07      	ble.n	80046b8 <_printf_float+0x2dc>
 80046a8:	4613      	mov	r3, r2
 80046aa:	4659      	mov	r1, fp
 80046ac:	463a      	mov	r2, r7
 80046ae:	4628      	mov	r0, r5
 80046b0:	47b0      	blx	r6
 80046b2:	3001      	adds	r0, #1
 80046b4:	f43f aee9 	beq.w	800448a <_printf_float+0xae>
 80046b8:	f104 031a 	add.w	r3, r4, #26
 80046bc:	f04f 0a00 	mov.w	sl, #0
 80046c0:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 80046c4:	930b      	str	r3, [sp, #44]	; 0x2c
 80046c6:	e015      	b.n	80046f4 <_printf_float+0x318>
 80046c8:	7fefffff 	.word	0x7fefffff
 80046cc:	080078d6 	.word	0x080078d6
 80046d0:	080078d2 	.word	0x080078d2
 80046d4:	080078de 	.word	0x080078de
 80046d8:	080078da 	.word	0x080078da
 80046dc:	080078e2 	.word	0x080078e2
 80046e0:	2301      	movs	r3, #1
 80046e2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80046e4:	4659      	mov	r1, fp
 80046e6:	4628      	mov	r0, r5
 80046e8:	47b0      	blx	r6
 80046ea:	3001      	adds	r0, #1
 80046ec:	f43f aecd 	beq.w	800448a <_printf_float+0xae>
 80046f0:	f10a 0a01 	add.w	sl, sl, #1
 80046f4:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 80046f8:	eba9 0308 	sub.w	r3, r9, r8
 80046fc:	4553      	cmp	r3, sl
 80046fe:	dcef      	bgt.n	80046e0 <_printf_float+0x304>
 8004700:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004704:	429a      	cmp	r2, r3
 8004706:	444f      	add	r7, r9
 8004708:	db14      	blt.n	8004734 <_printf_float+0x358>
 800470a:	6823      	ldr	r3, [r4, #0]
 800470c:	07da      	lsls	r2, r3, #31
 800470e:	d411      	bmi.n	8004734 <_printf_float+0x358>
 8004710:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004712:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004714:	eba3 0209 	sub.w	r2, r3, r9
 8004718:	eba3 0901 	sub.w	r9, r3, r1
 800471c:	4591      	cmp	r9, r2
 800471e:	bfa8      	it	ge
 8004720:	4691      	movge	r9, r2
 8004722:	f1b9 0f00 	cmp.w	r9, #0
 8004726:	dc0d      	bgt.n	8004744 <_printf_float+0x368>
 8004728:	2700      	movs	r7, #0
 800472a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800472e:	f104 081a 	add.w	r8, r4, #26
 8004732:	e018      	b.n	8004766 <_printf_float+0x38a>
 8004734:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004738:	4659      	mov	r1, fp
 800473a:	4628      	mov	r0, r5
 800473c:	47b0      	blx	r6
 800473e:	3001      	adds	r0, #1
 8004740:	d1e6      	bne.n	8004710 <_printf_float+0x334>
 8004742:	e6a2      	b.n	800448a <_printf_float+0xae>
 8004744:	464b      	mov	r3, r9
 8004746:	463a      	mov	r2, r7
 8004748:	4659      	mov	r1, fp
 800474a:	4628      	mov	r0, r5
 800474c:	47b0      	blx	r6
 800474e:	3001      	adds	r0, #1
 8004750:	d1ea      	bne.n	8004728 <_printf_float+0x34c>
 8004752:	e69a      	b.n	800448a <_printf_float+0xae>
 8004754:	2301      	movs	r3, #1
 8004756:	4642      	mov	r2, r8
 8004758:	4659      	mov	r1, fp
 800475a:	4628      	mov	r0, r5
 800475c:	47b0      	blx	r6
 800475e:	3001      	adds	r0, #1
 8004760:	f43f ae93 	beq.w	800448a <_printf_float+0xae>
 8004764:	3701      	adds	r7, #1
 8004766:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800476a:	1a9b      	subs	r3, r3, r2
 800476c:	eba3 0309 	sub.w	r3, r3, r9
 8004770:	42bb      	cmp	r3, r7
 8004772:	dcef      	bgt.n	8004754 <_printf_float+0x378>
 8004774:	e74d      	b.n	8004612 <_printf_float+0x236>
 8004776:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004778:	2a01      	cmp	r2, #1
 800477a:	dc01      	bgt.n	8004780 <_printf_float+0x3a4>
 800477c:	07db      	lsls	r3, r3, #31
 800477e:	d538      	bpl.n	80047f2 <_printf_float+0x416>
 8004780:	2301      	movs	r3, #1
 8004782:	463a      	mov	r2, r7
 8004784:	4659      	mov	r1, fp
 8004786:	4628      	mov	r0, r5
 8004788:	47b0      	blx	r6
 800478a:	3001      	adds	r0, #1
 800478c:	f43f ae7d 	beq.w	800448a <_printf_float+0xae>
 8004790:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004794:	4659      	mov	r1, fp
 8004796:	4628      	mov	r0, r5
 8004798:	47b0      	blx	r6
 800479a:	3001      	adds	r0, #1
 800479c:	f107 0701 	add.w	r7, r7, #1
 80047a0:	f43f ae73 	beq.w	800448a <_printf_float+0xae>
 80047a4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80047a8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80047aa:	2200      	movs	r2, #0
 80047ac:	f103 38ff 	add.w	r8, r3, #4294967295
 80047b0:	2300      	movs	r3, #0
 80047b2:	f7fc f8f9 	bl	80009a8 <__aeabi_dcmpeq>
 80047b6:	b9c0      	cbnz	r0, 80047ea <_printf_float+0x40e>
 80047b8:	4643      	mov	r3, r8
 80047ba:	463a      	mov	r2, r7
 80047bc:	4659      	mov	r1, fp
 80047be:	4628      	mov	r0, r5
 80047c0:	47b0      	blx	r6
 80047c2:	3001      	adds	r0, #1
 80047c4:	d10d      	bne.n	80047e2 <_printf_float+0x406>
 80047c6:	e660      	b.n	800448a <_printf_float+0xae>
 80047c8:	2301      	movs	r3, #1
 80047ca:	4642      	mov	r2, r8
 80047cc:	4659      	mov	r1, fp
 80047ce:	4628      	mov	r0, r5
 80047d0:	47b0      	blx	r6
 80047d2:	3001      	adds	r0, #1
 80047d4:	f43f ae59 	beq.w	800448a <_printf_float+0xae>
 80047d8:	3701      	adds	r7, #1
 80047da:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80047dc:	3b01      	subs	r3, #1
 80047de:	42bb      	cmp	r3, r7
 80047e0:	dcf2      	bgt.n	80047c8 <_printf_float+0x3ec>
 80047e2:	464b      	mov	r3, r9
 80047e4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80047e8:	e6e4      	b.n	80045b4 <_printf_float+0x1d8>
 80047ea:	2700      	movs	r7, #0
 80047ec:	f104 081a 	add.w	r8, r4, #26
 80047f0:	e7f3      	b.n	80047da <_printf_float+0x3fe>
 80047f2:	2301      	movs	r3, #1
 80047f4:	e7e1      	b.n	80047ba <_printf_float+0x3de>
 80047f6:	2301      	movs	r3, #1
 80047f8:	4642      	mov	r2, r8
 80047fa:	4659      	mov	r1, fp
 80047fc:	4628      	mov	r0, r5
 80047fe:	47b0      	blx	r6
 8004800:	3001      	adds	r0, #1
 8004802:	f43f ae42 	beq.w	800448a <_printf_float+0xae>
 8004806:	3701      	adds	r7, #1
 8004808:	68e3      	ldr	r3, [r4, #12]
 800480a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800480c:	1a9b      	subs	r3, r3, r2
 800480e:	42bb      	cmp	r3, r7
 8004810:	dcf1      	bgt.n	80047f6 <_printf_float+0x41a>
 8004812:	e702      	b.n	800461a <_printf_float+0x23e>
 8004814:	2700      	movs	r7, #0
 8004816:	f104 0819 	add.w	r8, r4, #25
 800481a:	e7f5      	b.n	8004808 <_printf_float+0x42c>
 800481c:	2b00      	cmp	r3, #0
 800481e:	f43f ae94 	beq.w	800454a <_printf_float+0x16e>
 8004822:	f04f 0c00 	mov.w	ip, #0
 8004826:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 800482a:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 800482e:	6022      	str	r2, [r4, #0]
 8004830:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8004834:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8004838:	9300      	str	r3, [sp, #0]
 800483a:	463a      	mov	r2, r7
 800483c:	464b      	mov	r3, r9
 800483e:	4628      	mov	r0, r5
 8004840:	f7ff fd3a 	bl	80042b8 <__cvt>
 8004844:	4607      	mov	r7, r0
 8004846:	e64f      	b.n	80044e8 <_printf_float+0x10c>

08004848 <_printf_common>:
 8004848:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800484c:	4691      	mov	r9, r2
 800484e:	461f      	mov	r7, r3
 8004850:	688a      	ldr	r2, [r1, #8]
 8004852:	690b      	ldr	r3, [r1, #16]
 8004854:	4606      	mov	r6, r0
 8004856:	4293      	cmp	r3, r2
 8004858:	bfb8      	it	lt
 800485a:	4613      	movlt	r3, r2
 800485c:	f8c9 3000 	str.w	r3, [r9]
 8004860:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004864:	460c      	mov	r4, r1
 8004866:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800486a:	b112      	cbz	r2, 8004872 <_printf_common+0x2a>
 800486c:	3301      	adds	r3, #1
 800486e:	f8c9 3000 	str.w	r3, [r9]
 8004872:	6823      	ldr	r3, [r4, #0]
 8004874:	0699      	lsls	r1, r3, #26
 8004876:	bf42      	ittt	mi
 8004878:	f8d9 3000 	ldrmi.w	r3, [r9]
 800487c:	3302      	addmi	r3, #2
 800487e:	f8c9 3000 	strmi.w	r3, [r9]
 8004882:	6825      	ldr	r5, [r4, #0]
 8004884:	f015 0506 	ands.w	r5, r5, #6
 8004888:	d107      	bne.n	800489a <_printf_common+0x52>
 800488a:	f104 0a19 	add.w	sl, r4, #25
 800488e:	68e3      	ldr	r3, [r4, #12]
 8004890:	f8d9 2000 	ldr.w	r2, [r9]
 8004894:	1a9b      	subs	r3, r3, r2
 8004896:	42ab      	cmp	r3, r5
 8004898:	dc29      	bgt.n	80048ee <_printf_common+0xa6>
 800489a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800489e:	6822      	ldr	r2, [r4, #0]
 80048a0:	3300      	adds	r3, #0
 80048a2:	bf18      	it	ne
 80048a4:	2301      	movne	r3, #1
 80048a6:	0692      	lsls	r2, r2, #26
 80048a8:	d42e      	bmi.n	8004908 <_printf_common+0xc0>
 80048aa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80048ae:	4639      	mov	r1, r7
 80048b0:	4630      	mov	r0, r6
 80048b2:	47c0      	blx	r8
 80048b4:	3001      	adds	r0, #1
 80048b6:	d021      	beq.n	80048fc <_printf_common+0xb4>
 80048b8:	6823      	ldr	r3, [r4, #0]
 80048ba:	68e5      	ldr	r5, [r4, #12]
 80048bc:	f003 0306 	and.w	r3, r3, #6
 80048c0:	2b04      	cmp	r3, #4
 80048c2:	bf18      	it	ne
 80048c4:	2500      	movne	r5, #0
 80048c6:	f8d9 2000 	ldr.w	r2, [r9]
 80048ca:	f04f 0900 	mov.w	r9, #0
 80048ce:	bf08      	it	eq
 80048d0:	1aad      	subeq	r5, r5, r2
 80048d2:	68a3      	ldr	r3, [r4, #8]
 80048d4:	6922      	ldr	r2, [r4, #16]
 80048d6:	bf08      	it	eq
 80048d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80048dc:	4293      	cmp	r3, r2
 80048de:	bfc4      	itt	gt
 80048e0:	1a9b      	subgt	r3, r3, r2
 80048e2:	18ed      	addgt	r5, r5, r3
 80048e4:	341a      	adds	r4, #26
 80048e6:	454d      	cmp	r5, r9
 80048e8:	d11a      	bne.n	8004920 <_printf_common+0xd8>
 80048ea:	2000      	movs	r0, #0
 80048ec:	e008      	b.n	8004900 <_printf_common+0xb8>
 80048ee:	2301      	movs	r3, #1
 80048f0:	4652      	mov	r2, sl
 80048f2:	4639      	mov	r1, r7
 80048f4:	4630      	mov	r0, r6
 80048f6:	47c0      	blx	r8
 80048f8:	3001      	adds	r0, #1
 80048fa:	d103      	bne.n	8004904 <_printf_common+0xbc>
 80048fc:	f04f 30ff 	mov.w	r0, #4294967295
 8004900:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004904:	3501      	adds	r5, #1
 8004906:	e7c2      	b.n	800488e <_printf_common+0x46>
 8004908:	2030      	movs	r0, #48	; 0x30
 800490a:	18e1      	adds	r1, r4, r3
 800490c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004910:	1c5a      	adds	r2, r3, #1
 8004912:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004916:	4422      	add	r2, r4
 8004918:	3302      	adds	r3, #2
 800491a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800491e:	e7c4      	b.n	80048aa <_printf_common+0x62>
 8004920:	2301      	movs	r3, #1
 8004922:	4622      	mov	r2, r4
 8004924:	4639      	mov	r1, r7
 8004926:	4630      	mov	r0, r6
 8004928:	47c0      	blx	r8
 800492a:	3001      	adds	r0, #1
 800492c:	d0e6      	beq.n	80048fc <_printf_common+0xb4>
 800492e:	f109 0901 	add.w	r9, r9, #1
 8004932:	e7d8      	b.n	80048e6 <_printf_common+0x9e>

08004934 <_printf_i>:
 8004934:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004938:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800493c:	460c      	mov	r4, r1
 800493e:	7e09      	ldrb	r1, [r1, #24]
 8004940:	b085      	sub	sp, #20
 8004942:	296e      	cmp	r1, #110	; 0x6e
 8004944:	4617      	mov	r7, r2
 8004946:	4606      	mov	r6, r0
 8004948:	4698      	mov	r8, r3
 800494a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800494c:	f000 80b3 	beq.w	8004ab6 <_printf_i+0x182>
 8004950:	d822      	bhi.n	8004998 <_printf_i+0x64>
 8004952:	2963      	cmp	r1, #99	; 0x63
 8004954:	d036      	beq.n	80049c4 <_printf_i+0x90>
 8004956:	d80a      	bhi.n	800496e <_printf_i+0x3a>
 8004958:	2900      	cmp	r1, #0
 800495a:	f000 80b9 	beq.w	8004ad0 <_printf_i+0x19c>
 800495e:	2958      	cmp	r1, #88	; 0x58
 8004960:	f000 8083 	beq.w	8004a6a <_printf_i+0x136>
 8004964:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004968:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800496c:	e032      	b.n	80049d4 <_printf_i+0xa0>
 800496e:	2964      	cmp	r1, #100	; 0x64
 8004970:	d001      	beq.n	8004976 <_printf_i+0x42>
 8004972:	2969      	cmp	r1, #105	; 0x69
 8004974:	d1f6      	bne.n	8004964 <_printf_i+0x30>
 8004976:	6820      	ldr	r0, [r4, #0]
 8004978:	6813      	ldr	r3, [r2, #0]
 800497a:	0605      	lsls	r5, r0, #24
 800497c:	f103 0104 	add.w	r1, r3, #4
 8004980:	d52a      	bpl.n	80049d8 <_printf_i+0xa4>
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	6011      	str	r1, [r2, #0]
 8004986:	2b00      	cmp	r3, #0
 8004988:	da03      	bge.n	8004992 <_printf_i+0x5e>
 800498a:	222d      	movs	r2, #45	; 0x2d
 800498c:	425b      	negs	r3, r3
 800498e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004992:	486f      	ldr	r0, [pc, #444]	; (8004b50 <_printf_i+0x21c>)
 8004994:	220a      	movs	r2, #10
 8004996:	e039      	b.n	8004a0c <_printf_i+0xd8>
 8004998:	2973      	cmp	r1, #115	; 0x73
 800499a:	f000 809d 	beq.w	8004ad8 <_printf_i+0x1a4>
 800499e:	d808      	bhi.n	80049b2 <_printf_i+0x7e>
 80049a0:	296f      	cmp	r1, #111	; 0x6f
 80049a2:	d020      	beq.n	80049e6 <_printf_i+0xb2>
 80049a4:	2970      	cmp	r1, #112	; 0x70
 80049a6:	d1dd      	bne.n	8004964 <_printf_i+0x30>
 80049a8:	6823      	ldr	r3, [r4, #0]
 80049aa:	f043 0320 	orr.w	r3, r3, #32
 80049ae:	6023      	str	r3, [r4, #0]
 80049b0:	e003      	b.n	80049ba <_printf_i+0x86>
 80049b2:	2975      	cmp	r1, #117	; 0x75
 80049b4:	d017      	beq.n	80049e6 <_printf_i+0xb2>
 80049b6:	2978      	cmp	r1, #120	; 0x78
 80049b8:	d1d4      	bne.n	8004964 <_printf_i+0x30>
 80049ba:	2378      	movs	r3, #120	; 0x78
 80049bc:	4865      	ldr	r0, [pc, #404]	; (8004b54 <_printf_i+0x220>)
 80049be:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80049c2:	e055      	b.n	8004a70 <_printf_i+0x13c>
 80049c4:	6813      	ldr	r3, [r2, #0]
 80049c6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80049ca:	1d19      	adds	r1, r3, #4
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	6011      	str	r1, [r2, #0]
 80049d0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80049d4:	2301      	movs	r3, #1
 80049d6:	e08c      	b.n	8004af2 <_printf_i+0x1be>
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f010 0f40 	tst.w	r0, #64	; 0x40
 80049de:	6011      	str	r1, [r2, #0]
 80049e0:	bf18      	it	ne
 80049e2:	b21b      	sxthne	r3, r3
 80049e4:	e7cf      	b.n	8004986 <_printf_i+0x52>
 80049e6:	6813      	ldr	r3, [r2, #0]
 80049e8:	6825      	ldr	r5, [r4, #0]
 80049ea:	1d18      	adds	r0, r3, #4
 80049ec:	6010      	str	r0, [r2, #0]
 80049ee:	0628      	lsls	r0, r5, #24
 80049f0:	d501      	bpl.n	80049f6 <_printf_i+0xc2>
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	e002      	b.n	80049fc <_printf_i+0xc8>
 80049f6:	0668      	lsls	r0, r5, #25
 80049f8:	d5fb      	bpl.n	80049f2 <_printf_i+0xbe>
 80049fa:	881b      	ldrh	r3, [r3, #0]
 80049fc:	296f      	cmp	r1, #111	; 0x6f
 80049fe:	bf14      	ite	ne
 8004a00:	220a      	movne	r2, #10
 8004a02:	2208      	moveq	r2, #8
 8004a04:	4852      	ldr	r0, [pc, #328]	; (8004b50 <_printf_i+0x21c>)
 8004a06:	2100      	movs	r1, #0
 8004a08:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004a0c:	6865      	ldr	r5, [r4, #4]
 8004a0e:	2d00      	cmp	r5, #0
 8004a10:	60a5      	str	r5, [r4, #8]
 8004a12:	f2c0 8095 	blt.w	8004b40 <_printf_i+0x20c>
 8004a16:	6821      	ldr	r1, [r4, #0]
 8004a18:	f021 0104 	bic.w	r1, r1, #4
 8004a1c:	6021      	str	r1, [r4, #0]
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d13d      	bne.n	8004a9e <_printf_i+0x16a>
 8004a22:	2d00      	cmp	r5, #0
 8004a24:	f040 808e 	bne.w	8004b44 <_printf_i+0x210>
 8004a28:	4665      	mov	r5, ip
 8004a2a:	2a08      	cmp	r2, #8
 8004a2c:	d10b      	bne.n	8004a46 <_printf_i+0x112>
 8004a2e:	6823      	ldr	r3, [r4, #0]
 8004a30:	07db      	lsls	r3, r3, #31
 8004a32:	d508      	bpl.n	8004a46 <_printf_i+0x112>
 8004a34:	6923      	ldr	r3, [r4, #16]
 8004a36:	6862      	ldr	r2, [r4, #4]
 8004a38:	429a      	cmp	r2, r3
 8004a3a:	bfde      	ittt	le
 8004a3c:	2330      	movle	r3, #48	; 0x30
 8004a3e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004a42:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004a46:	ebac 0305 	sub.w	r3, ip, r5
 8004a4a:	6123      	str	r3, [r4, #16]
 8004a4c:	f8cd 8000 	str.w	r8, [sp]
 8004a50:	463b      	mov	r3, r7
 8004a52:	aa03      	add	r2, sp, #12
 8004a54:	4621      	mov	r1, r4
 8004a56:	4630      	mov	r0, r6
 8004a58:	f7ff fef6 	bl	8004848 <_printf_common>
 8004a5c:	3001      	adds	r0, #1
 8004a5e:	d14d      	bne.n	8004afc <_printf_i+0x1c8>
 8004a60:	f04f 30ff 	mov.w	r0, #4294967295
 8004a64:	b005      	add	sp, #20
 8004a66:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004a6a:	4839      	ldr	r0, [pc, #228]	; (8004b50 <_printf_i+0x21c>)
 8004a6c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8004a70:	6813      	ldr	r3, [r2, #0]
 8004a72:	6821      	ldr	r1, [r4, #0]
 8004a74:	1d1d      	adds	r5, r3, #4
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	6015      	str	r5, [r2, #0]
 8004a7a:	060a      	lsls	r2, r1, #24
 8004a7c:	d50b      	bpl.n	8004a96 <_printf_i+0x162>
 8004a7e:	07ca      	lsls	r2, r1, #31
 8004a80:	bf44      	itt	mi
 8004a82:	f041 0120 	orrmi.w	r1, r1, #32
 8004a86:	6021      	strmi	r1, [r4, #0]
 8004a88:	b91b      	cbnz	r3, 8004a92 <_printf_i+0x15e>
 8004a8a:	6822      	ldr	r2, [r4, #0]
 8004a8c:	f022 0220 	bic.w	r2, r2, #32
 8004a90:	6022      	str	r2, [r4, #0]
 8004a92:	2210      	movs	r2, #16
 8004a94:	e7b7      	b.n	8004a06 <_printf_i+0xd2>
 8004a96:	064d      	lsls	r5, r1, #25
 8004a98:	bf48      	it	mi
 8004a9a:	b29b      	uxthmi	r3, r3
 8004a9c:	e7ef      	b.n	8004a7e <_printf_i+0x14a>
 8004a9e:	4665      	mov	r5, ip
 8004aa0:	fbb3 f1f2 	udiv	r1, r3, r2
 8004aa4:	fb02 3311 	mls	r3, r2, r1, r3
 8004aa8:	5cc3      	ldrb	r3, [r0, r3]
 8004aaa:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004aae:	460b      	mov	r3, r1
 8004ab0:	2900      	cmp	r1, #0
 8004ab2:	d1f5      	bne.n	8004aa0 <_printf_i+0x16c>
 8004ab4:	e7b9      	b.n	8004a2a <_printf_i+0xf6>
 8004ab6:	6813      	ldr	r3, [r2, #0]
 8004ab8:	6825      	ldr	r5, [r4, #0]
 8004aba:	1d18      	adds	r0, r3, #4
 8004abc:	6961      	ldr	r1, [r4, #20]
 8004abe:	6010      	str	r0, [r2, #0]
 8004ac0:	0628      	lsls	r0, r5, #24
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	d501      	bpl.n	8004aca <_printf_i+0x196>
 8004ac6:	6019      	str	r1, [r3, #0]
 8004ac8:	e002      	b.n	8004ad0 <_printf_i+0x19c>
 8004aca:	066a      	lsls	r2, r5, #25
 8004acc:	d5fb      	bpl.n	8004ac6 <_printf_i+0x192>
 8004ace:	8019      	strh	r1, [r3, #0]
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	4665      	mov	r5, ip
 8004ad4:	6123      	str	r3, [r4, #16]
 8004ad6:	e7b9      	b.n	8004a4c <_printf_i+0x118>
 8004ad8:	6813      	ldr	r3, [r2, #0]
 8004ada:	1d19      	adds	r1, r3, #4
 8004adc:	6011      	str	r1, [r2, #0]
 8004ade:	681d      	ldr	r5, [r3, #0]
 8004ae0:	6862      	ldr	r2, [r4, #4]
 8004ae2:	2100      	movs	r1, #0
 8004ae4:	4628      	mov	r0, r5
 8004ae6:	f002 f8eb 	bl	8006cc0 <memchr>
 8004aea:	b108      	cbz	r0, 8004af0 <_printf_i+0x1bc>
 8004aec:	1b40      	subs	r0, r0, r5
 8004aee:	6060      	str	r0, [r4, #4]
 8004af0:	6863      	ldr	r3, [r4, #4]
 8004af2:	6123      	str	r3, [r4, #16]
 8004af4:	2300      	movs	r3, #0
 8004af6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004afa:	e7a7      	b.n	8004a4c <_printf_i+0x118>
 8004afc:	6923      	ldr	r3, [r4, #16]
 8004afe:	462a      	mov	r2, r5
 8004b00:	4639      	mov	r1, r7
 8004b02:	4630      	mov	r0, r6
 8004b04:	47c0      	blx	r8
 8004b06:	3001      	adds	r0, #1
 8004b08:	d0aa      	beq.n	8004a60 <_printf_i+0x12c>
 8004b0a:	6823      	ldr	r3, [r4, #0]
 8004b0c:	079b      	lsls	r3, r3, #30
 8004b0e:	d413      	bmi.n	8004b38 <_printf_i+0x204>
 8004b10:	68e0      	ldr	r0, [r4, #12]
 8004b12:	9b03      	ldr	r3, [sp, #12]
 8004b14:	4298      	cmp	r0, r3
 8004b16:	bfb8      	it	lt
 8004b18:	4618      	movlt	r0, r3
 8004b1a:	e7a3      	b.n	8004a64 <_printf_i+0x130>
 8004b1c:	2301      	movs	r3, #1
 8004b1e:	464a      	mov	r2, r9
 8004b20:	4639      	mov	r1, r7
 8004b22:	4630      	mov	r0, r6
 8004b24:	47c0      	blx	r8
 8004b26:	3001      	adds	r0, #1
 8004b28:	d09a      	beq.n	8004a60 <_printf_i+0x12c>
 8004b2a:	3501      	adds	r5, #1
 8004b2c:	68e3      	ldr	r3, [r4, #12]
 8004b2e:	9a03      	ldr	r2, [sp, #12]
 8004b30:	1a9b      	subs	r3, r3, r2
 8004b32:	42ab      	cmp	r3, r5
 8004b34:	dcf2      	bgt.n	8004b1c <_printf_i+0x1e8>
 8004b36:	e7eb      	b.n	8004b10 <_printf_i+0x1dc>
 8004b38:	2500      	movs	r5, #0
 8004b3a:	f104 0919 	add.w	r9, r4, #25
 8004b3e:	e7f5      	b.n	8004b2c <_printf_i+0x1f8>
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d1ac      	bne.n	8004a9e <_printf_i+0x16a>
 8004b44:	7803      	ldrb	r3, [r0, #0]
 8004b46:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004b4a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004b4e:	e76c      	b.n	8004a2a <_printf_i+0xf6>
 8004b50:	080078e4 	.word	0x080078e4
 8004b54:	080078f5 	.word	0x080078f5

08004b58 <_sbrk_r>:
 8004b58:	b538      	push	{r3, r4, r5, lr}
 8004b5a:	2300      	movs	r3, #0
 8004b5c:	4c05      	ldr	r4, [pc, #20]	; (8004b74 <_sbrk_r+0x1c>)
 8004b5e:	4605      	mov	r5, r0
 8004b60:	4608      	mov	r0, r1
 8004b62:	6023      	str	r3, [r4, #0]
 8004b64:	f7fc fa20 	bl	8000fa8 <_sbrk>
 8004b68:	1c43      	adds	r3, r0, #1
 8004b6a:	d102      	bne.n	8004b72 <_sbrk_r+0x1a>
 8004b6c:	6823      	ldr	r3, [r4, #0]
 8004b6e:	b103      	cbz	r3, 8004b72 <_sbrk_r+0x1a>
 8004b70:	602b      	str	r3, [r5, #0]
 8004b72:	bd38      	pop	{r3, r4, r5, pc}
 8004b74:	20000428 	.word	0x20000428

08004b78 <siprintf>:
 8004b78:	b40e      	push	{r1, r2, r3}
 8004b7a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004b7e:	b500      	push	{lr}
 8004b80:	b09c      	sub	sp, #112	; 0x70
 8004b82:	ab1d      	add	r3, sp, #116	; 0x74
 8004b84:	9002      	str	r0, [sp, #8]
 8004b86:	9006      	str	r0, [sp, #24]
 8004b88:	9107      	str	r1, [sp, #28]
 8004b8a:	9104      	str	r1, [sp, #16]
 8004b8c:	4808      	ldr	r0, [pc, #32]	; (8004bb0 <siprintf+0x38>)
 8004b8e:	4909      	ldr	r1, [pc, #36]	; (8004bb4 <siprintf+0x3c>)
 8004b90:	f853 2b04 	ldr.w	r2, [r3], #4
 8004b94:	9105      	str	r1, [sp, #20]
 8004b96:	6800      	ldr	r0, [r0, #0]
 8004b98:	a902      	add	r1, sp, #8
 8004b9a:	9301      	str	r3, [sp, #4]
 8004b9c:	f002 fd0c 	bl	80075b8 <_svfiprintf_r>
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	9b02      	ldr	r3, [sp, #8]
 8004ba4:	701a      	strb	r2, [r3, #0]
 8004ba6:	b01c      	add	sp, #112	; 0x70
 8004ba8:	f85d eb04 	ldr.w	lr, [sp], #4
 8004bac:	b003      	add	sp, #12
 8004bae:	4770      	bx	lr
 8004bb0:	2000000c 	.word	0x2000000c
 8004bb4:	ffff0208 	.word	0xffff0208

08004bb8 <strchr>:
 8004bb8:	b2c9      	uxtb	r1, r1
 8004bba:	4603      	mov	r3, r0
 8004bbc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004bc0:	b11a      	cbz	r2, 8004bca <strchr+0x12>
 8004bc2:	428a      	cmp	r2, r1
 8004bc4:	d1f9      	bne.n	8004bba <strchr+0x2>
 8004bc6:	4618      	mov	r0, r3
 8004bc8:	4770      	bx	lr
 8004bca:	2900      	cmp	r1, #0
 8004bcc:	bf18      	it	ne
 8004bce:	2300      	movne	r3, #0
 8004bd0:	e7f9      	b.n	8004bc6 <strchr+0xe>

08004bd2 <strncmp>:
 8004bd2:	b510      	push	{r4, lr}
 8004bd4:	b16a      	cbz	r2, 8004bf2 <strncmp+0x20>
 8004bd6:	3901      	subs	r1, #1
 8004bd8:	1884      	adds	r4, r0, r2
 8004bda:	f810 3b01 	ldrb.w	r3, [r0], #1
 8004bde:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d103      	bne.n	8004bee <strncmp+0x1c>
 8004be6:	42a0      	cmp	r0, r4
 8004be8:	d001      	beq.n	8004bee <strncmp+0x1c>
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d1f5      	bne.n	8004bda <strncmp+0x8>
 8004bee:	1a98      	subs	r0, r3, r2
 8004bf0:	bd10      	pop	{r4, pc}
 8004bf2:	4610      	mov	r0, r2
 8004bf4:	e7fc      	b.n	8004bf0 <strncmp+0x1e>

08004bf6 <strncpy>:
 8004bf6:	b570      	push	{r4, r5, r6, lr}
 8004bf8:	4604      	mov	r4, r0
 8004bfa:	3901      	subs	r1, #1
 8004bfc:	b902      	cbnz	r2, 8004c00 <strncpy+0xa>
 8004bfe:	bd70      	pop	{r4, r5, r6, pc}
 8004c00:	4623      	mov	r3, r4
 8004c02:	f811 5f01 	ldrb.w	r5, [r1, #1]!
 8004c06:	1e56      	subs	r6, r2, #1
 8004c08:	f803 5b01 	strb.w	r5, [r3], #1
 8004c0c:	b92d      	cbnz	r5, 8004c1a <strncpy+0x24>
 8004c0e:	4414      	add	r4, r2
 8004c10:	42a3      	cmp	r3, r4
 8004c12:	d0f4      	beq.n	8004bfe <strncpy+0x8>
 8004c14:	f803 5b01 	strb.w	r5, [r3], #1
 8004c18:	e7fa      	b.n	8004c10 <strncpy+0x1a>
 8004c1a:	461c      	mov	r4, r3
 8004c1c:	4632      	mov	r2, r6
 8004c1e:	e7ed      	b.n	8004bfc <strncpy+0x6>

08004c20 <sulp>:
 8004c20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c24:	460f      	mov	r7, r1
 8004c26:	4690      	mov	r8, r2
 8004c28:	f002 fb30 	bl	800728c <__ulp>
 8004c2c:	4604      	mov	r4, r0
 8004c2e:	460d      	mov	r5, r1
 8004c30:	f1b8 0f00 	cmp.w	r8, #0
 8004c34:	d011      	beq.n	8004c5a <sulp+0x3a>
 8004c36:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8004c3a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	dd0b      	ble.n	8004c5a <sulp+0x3a>
 8004c42:	2400      	movs	r4, #0
 8004c44:	051b      	lsls	r3, r3, #20
 8004c46:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8004c4a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8004c4e:	4622      	mov	r2, r4
 8004c50:	462b      	mov	r3, r5
 8004c52:	f7fb fc41 	bl	80004d8 <__aeabi_dmul>
 8004c56:	4604      	mov	r4, r0
 8004c58:	460d      	mov	r5, r1
 8004c5a:	4620      	mov	r0, r4
 8004c5c:	4629      	mov	r1, r5
 8004c5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004c62:	0000      	movs	r0, r0
 8004c64:	0000      	movs	r0, r0
	...

08004c68 <_strtod_l>:
 8004c68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c6c:	461f      	mov	r7, r3
 8004c6e:	2300      	movs	r3, #0
 8004c70:	b0a1      	sub	sp, #132	; 0x84
 8004c72:	4683      	mov	fp, r0
 8004c74:	4638      	mov	r0, r7
 8004c76:	460e      	mov	r6, r1
 8004c78:	9217      	str	r2, [sp, #92]	; 0x5c
 8004c7a:	931c      	str	r3, [sp, #112]	; 0x70
 8004c7c:	f002 f810 	bl	8006ca0 <__localeconv_l>
 8004c80:	4680      	mov	r8, r0
 8004c82:	6800      	ldr	r0, [r0, #0]
 8004c84:	f7fb fa64 	bl	8000150 <strlen>
 8004c88:	f04f 0900 	mov.w	r9, #0
 8004c8c:	4604      	mov	r4, r0
 8004c8e:	f04f 0a00 	mov.w	sl, #0
 8004c92:	961b      	str	r6, [sp, #108]	; 0x6c
 8004c94:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004c96:	781a      	ldrb	r2, [r3, #0]
 8004c98:	2a0d      	cmp	r2, #13
 8004c9a:	d832      	bhi.n	8004d02 <_strtod_l+0x9a>
 8004c9c:	2a09      	cmp	r2, #9
 8004c9e:	d236      	bcs.n	8004d0e <_strtod_l+0xa6>
 8004ca0:	2a00      	cmp	r2, #0
 8004ca2:	d03e      	beq.n	8004d22 <_strtod_l+0xba>
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	930d      	str	r3, [sp, #52]	; 0x34
 8004ca8:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8004caa:	782b      	ldrb	r3, [r5, #0]
 8004cac:	2b30      	cmp	r3, #48	; 0x30
 8004cae:	f040 80ac 	bne.w	8004e0a <_strtod_l+0x1a2>
 8004cb2:	786b      	ldrb	r3, [r5, #1]
 8004cb4:	2b58      	cmp	r3, #88	; 0x58
 8004cb6:	d001      	beq.n	8004cbc <_strtod_l+0x54>
 8004cb8:	2b78      	cmp	r3, #120	; 0x78
 8004cba:	d167      	bne.n	8004d8c <_strtod_l+0x124>
 8004cbc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004cbe:	9702      	str	r7, [sp, #8]
 8004cc0:	9301      	str	r3, [sp, #4]
 8004cc2:	ab1c      	add	r3, sp, #112	; 0x70
 8004cc4:	9300      	str	r3, [sp, #0]
 8004cc6:	4a89      	ldr	r2, [pc, #548]	; (8004eec <_strtod_l+0x284>)
 8004cc8:	ab1d      	add	r3, sp, #116	; 0x74
 8004cca:	a91b      	add	r1, sp, #108	; 0x6c
 8004ccc:	4658      	mov	r0, fp
 8004cce:	f001 fd0f 	bl	80066f0 <__gethex>
 8004cd2:	f010 0407 	ands.w	r4, r0, #7
 8004cd6:	4606      	mov	r6, r0
 8004cd8:	d005      	beq.n	8004ce6 <_strtod_l+0x7e>
 8004cda:	2c06      	cmp	r4, #6
 8004cdc:	d12b      	bne.n	8004d36 <_strtod_l+0xce>
 8004cde:	2300      	movs	r3, #0
 8004ce0:	3501      	adds	r5, #1
 8004ce2:	951b      	str	r5, [sp, #108]	; 0x6c
 8004ce4:	930d      	str	r3, [sp, #52]	; 0x34
 8004ce6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	f040 85a6 	bne.w	800583a <_strtod_l+0xbd2>
 8004cee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004cf0:	b1e3      	cbz	r3, 8004d2c <_strtod_l+0xc4>
 8004cf2:	464a      	mov	r2, r9
 8004cf4:	f10a 4300 	add.w	r3, sl, #2147483648	; 0x80000000
 8004cf8:	4610      	mov	r0, r2
 8004cfa:	4619      	mov	r1, r3
 8004cfc:	b021      	add	sp, #132	; 0x84
 8004cfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d02:	2a2b      	cmp	r2, #43	; 0x2b
 8004d04:	d015      	beq.n	8004d32 <_strtod_l+0xca>
 8004d06:	2a2d      	cmp	r2, #45	; 0x2d
 8004d08:	d004      	beq.n	8004d14 <_strtod_l+0xac>
 8004d0a:	2a20      	cmp	r2, #32
 8004d0c:	d1ca      	bne.n	8004ca4 <_strtod_l+0x3c>
 8004d0e:	3301      	adds	r3, #1
 8004d10:	931b      	str	r3, [sp, #108]	; 0x6c
 8004d12:	e7bf      	b.n	8004c94 <_strtod_l+0x2c>
 8004d14:	2201      	movs	r2, #1
 8004d16:	920d      	str	r2, [sp, #52]	; 0x34
 8004d18:	1c5a      	adds	r2, r3, #1
 8004d1a:	921b      	str	r2, [sp, #108]	; 0x6c
 8004d1c:	785b      	ldrb	r3, [r3, #1]
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d1c2      	bne.n	8004ca8 <_strtod_l+0x40>
 8004d22:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004d24:	961b      	str	r6, [sp, #108]	; 0x6c
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	f040 8585 	bne.w	8005836 <_strtod_l+0xbce>
 8004d2c:	464a      	mov	r2, r9
 8004d2e:	4653      	mov	r3, sl
 8004d30:	e7e2      	b.n	8004cf8 <_strtod_l+0x90>
 8004d32:	2200      	movs	r2, #0
 8004d34:	e7ef      	b.n	8004d16 <_strtod_l+0xae>
 8004d36:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8004d38:	b13a      	cbz	r2, 8004d4a <_strtod_l+0xe2>
 8004d3a:	2135      	movs	r1, #53	; 0x35
 8004d3c:	a81e      	add	r0, sp, #120	; 0x78
 8004d3e:	f002 fb98 	bl	8007472 <__copybits>
 8004d42:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004d44:	4658      	mov	r0, fp
 8004d46:	f002 f80a 	bl	8006d5e <_Bfree>
 8004d4a:	3c01      	subs	r4, #1
 8004d4c:	2c04      	cmp	r4, #4
 8004d4e:	d806      	bhi.n	8004d5e <_strtod_l+0xf6>
 8004d50:	e8df f004 	tbb	[pc, r4]
 8004d54:	1714030a 	.word	0x1714030a
 8004d58:	0a          	.byte	0x0a
 8004d59:	00          	.byte	0x00
 8004d5a:	e9dd 9a1e 	ldrd	r9, sl, [sp, #120]	; 0x78
 8004d5e:	0731      	lsls	r1, r6, #28
 8004d60:	d5c1      	bpl.n	8004ce6 <_strtod_l+0x7e>
 8004d62:	f04a 4a00 	orr.w	sl, sl, #2147483648	; 0x80000000
 8004d66:	e7be      	b.n	8004ce6 <_strtod_l+0x7e>
 8004d68:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8004d6a:	e9dd 931e 	ldrd	r9, r3, [sp, #120]	; 0x78
 8004d6e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8004d72:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8004d76:	ea43 5a02 	orr.w	sl, r3, r2, lsl #20
 8004d7a:	e7f0      	b.n	8004d5e <_strtod_l+0xf6>
 8004d7c:	f8df a170 	ldr.w	sl, [pc, #368]	; 8004ef0 <_strtod_l+0x288>
 8004d80:	e7ed      	b.n	8004d5e <_strtod_l+0xf6>
 8004d82:	f06f 4a00 	mvn.w	sl, #2147483648	; 0x80000000
 8004d86:	f04f 39ff 	mov.w	r9, #4294967295
 8004d8a:	e7e8      	b.n	8004d5e <_strtod_l+0xf6>
 8004d8c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004d8e:	1c5a      	adds	r2, r3, #1
 8004d90:	921b      	str	r2, [sp, #108]	; 0x6c
 8004d92:	785b      	ldrb	r3, [r3, #1]
 8004d94:	2b30      	cmp	r3, #48	; 0x30
 8004d96:	d0f9      	beq.n	8004d8c <_strtod_l+0x124>
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d0a4      	beq.n	8004ce6 <_strtod_l+0x7e>
 8004d9c:	2301      	movs	r3, #1
 8004d9e:	2500      	movs	r5, #0
 8004da0:	220a      	movs	r2, #10
 8004da2:	9307      	str	r3, [sp, #28]
 8004da4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004da6:	9506      	str	r5, [sp, #24]
 8004da8:	9308      	str	r3, [sp, #32]
 8004daa:	9504      	str	r5, [sp, #16]
 8004dac:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8004dae:	7807      	ldrb	r7, [r0, #0]
 8004db0:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8004db4:	b2d9      	uxtb	r1, r3
 8004db6:	2909      	cmp	r1, #9
 8004db8:	d929      	bls.n	8004e0e <_strtod_l+0x1a6>
 8004dba:	4622      	mov	r2, r4
 8004dbc:	f8d8 1000 	ldr.w	r1, [r8]
 8004dc0:	f7ff ff07 	bl	8004bd2 <strncmp>
 8004dc4:	2800      	cmp	r0, #0
 8004dc6:	d031      	beq.n	8004e2c <_strtod_l+0x1c4>
 8004dc8:	2000      	movs	r0, #0
 8004dca:	463b      	mov	r3, r7
 8004dcc:	4602      	mov	r2, r0
 8004dce:	9c04      	ldr	r4, [sp, #16]
 8004dd0:	9005      	str	r0, [sp, #20]
 8004dd2:	2b65      	cmp	r3, #101	; 0x65
 8004dd4:	d001      	beq.n	8004dda <_strtod_l+0x172>
 8004dd6:	2b45      	cmp	r3, #69	; 0x45
 8004dd8:	d114      	bne.n	8004e04 <_strtod_l+0x19c>
 8004dda:	b924      	cbnz	r4, 8004de6 <_strtod_l+0x17e>
 8004ddc:	b910      	cbnz	r0, 8004de4 <_strtod_l+0x17c>
 8004dde:	9b07      	ldr	r3, [sp, #28]
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d09e      	beq.n	8004d22 <_strtod_l+0xba>
 8004de4:	2400      	movs	r4, #0
 8004de6:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8004de8:	1c73      	adds	r3, r6, #1
 8004dea:	931b      	str	r3, [sp, #108]	; 0x6c
 8004dec:	7873      	ldrb	r3, [r6, #1]
 8004dee:	2b2b      	cmp	r3, #43	; 0x2b
 8004df0:	d078      	beq.n	8004ee4 <_strtod_l+0x27c>
 8004df2:	2b2d      	cmp	r3, #45	; 0x2d
 8004df4:	d070      	beq.n	8004ed8 <_strtod_l+0x270>
 8004df6:	f04f 0c00 	mov.w	ip, #0
 8004dfa:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8004dfe:	2f09      	cmp	r7, #9
 8004e00:	d97c      	bls.n	8004efc <_strtod_l+0x294>
 8004e02:	961b      	str	r6, [sp, #108]	; 0x6c
 8004e04:	f04f 0e00 	mov.w	lr, #0
 8004e08:	e09a      	b.n	8004f40 <_strtod_l+0x2d8>
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	e7c7      	b.n	8004d9e <_strtod_l+0x136>
 8004e0e:	9904      	ldr	r1, [sp, #16]
 8004e10:	3001      	adds	r0, #1
 8004e12:	2908      	cmp	r1, #8
 8004e14:	bfd7      	itett	le
 8004e16:	9906      	ldrle	r1, [sp, #24]
 8004e18:	fb02 3505 	mlagt	r5, r2, r5, r3
 8004e1c:	fb02 3301 	mlale	r3, r2, r1, r3
 8004e20:	9306      	strle	r3, [sp, #24]
 8004e22:	9b04      	ldr	r3, [sp, #16]
 8004e24:	901b      	str	r0, [sp, #108]	; 0x6c
 8004e26:	3301      	adds	r3, #1
 8004e28:	9304      	str	r3, [sp, #16]
 8004e2a:	e7bf      	b.n	8004dac <_strtod_l+0x144>
 8004e2c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004e2e:	191a      	adds	r2, r3, r4
 8004e30:	921b      	str	r2, [sp, #108]	; 0x6c
 8004e32:	9a04      	ldr	r2, [sp, #16]
 8004e34:	5d1b      	ldrb	r3, [r3, r4]
 8004e36:	2a00      	cmp	r2, #0
 8004e38:	d037      	beq.n	8004eaa <_strtod_l+0x242>
 8004e3a:	4602      	mov	r2, r0
 8004e3c:	9c04      	ldr	r4, [sp, #16]
 8004e3e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8004e42:	2909      	cmp	r1, #9
 8004e44:	d913      	bls.n	8004e6e <_strtod_l+0x206>
 8004e46:	2101      	movs	r1, #1
 8004e48:	9105      	str	r1, [sp, #20]
 8004e4a:	e7c2      	b.n	8004dd2 <_strtod_l+0x16a>
 8004e4c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004e4e:	3001      	adds	r0, #1
 8004e50:	1c5a      	adds	r2, r3, #1
 8004e52:	921b      	str	r2, [sp, #108]	; 0x6c
 8004e54:	785b      	ldrb	r3, [r3, #1]
 8004e56:	2b30      	cmp	r3, #48	; 0x30
 8004e58:	d0f8      	beq.n	8004e4c <_strtod_l+0x1e4>
 8004e5a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8004e5e:	2a08      	cmp	r2, #8
 8004e60:	f200 84f0 	bhi.w	8005844 <_strtod_l+0xbdc>
 8004e64:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8004e66:	9208      	str	r2, [sp, #32]
 8004e68:	4602      	mov	r2, r0
 8004e6a:	2000      	movs	r0, #0
 8004e6c:	4604      	mov	r4, r0
 8004e6e:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8004e72:	f100 0101 	add.w	r1, r0, #1
 8004e76:	d012      	beq.n	8004e9e <_strtod_l+0x236>
 8004e78:	440a      	add	r2, r1
 8004e7a:	270a      	movs	r7, #10
 8004e7c:	4621      	mov	r1, r4
 8004e7e:	eb00 0c04 	add.w	ip, r0, r4
 8004e82:	458c      	cmp	ip, r1
 8004e84:	d113      	bne.n	8004eae <_strtod_l+0x246>
 8004e86:	1821      	adds	r1, r4, r0
 8004e88:	2908      	cmp	r1, #8
 8004e8a:	f104 0401 	add.w	r4, r4, #1
 8004e8e:	4404      	add	r4, r0
 8004e90:	dc19      	bgt.n	8004ec6 <_strtod_l+0x25e>
 8004e92:	210a      	movs	r1, #10
 8004e94:	9b06      	ldr	r3, [sp, #24]
 8004e96:	fb01 e303 	mla	r3, r1, r3, lr
 8004e9a:	9306      	str	r3, [sp, #24]
 8004e9c:	2100      	movs	r1, #0
 8004e9e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004ea0:	1c58      	adds	r0, r3, #1
 8004ea2:	901b      	str	r0, [sp, #108]	; 0x6c
 8004ea4:	785b      	ldrb	r3, [r3, #1]
 8004ea6:	4608      	mov	r0, r1
 8004ea8:	e7c9      	b.n	8004e3e <_strtod_l+0x1d6>
 8004eaa:	9804      	ldr	r0, [sp, #16]
 8004eac:	e7d3      	b.n	8004e56 <_strtod_l+0x1ee>
 8004eae:	2908      	cmp	r1, #8
 8004eb0:	f101 0101 	add.w	r1, r1, #1
 8004eb4:	dc03      	bgt.n	8004ebe <_strtod_l+0x256>
 8004eb6:	9b06      	ldr	r3, [sp, #24]
 8004eb8:	437b      	muls	r3, r7
 8004eba:	9306      	str	r3, [sp, #24]
 8004ebc:	e7e1      	b.n	8004e82 <_strtod_l+0x21a>
 8004ebe:	2910      	cmp	r1, #16
 8004ec0:	bfd8      	it	le
 8004ec2:	437d      	mulle	r5, r7
 8004ec4:	e7dd      	b.n	8004e82 <_strtod_l+0x21a>
 8004ec6:	2c10      	cmp	r4, #16
 8004ec8:	bfdc      	itt	le
 8004eca:	210a      	movle	r1, #10
 8004ecc:	fb01 e505 	mlale	r5, r1, r5, lr
 8004ed0:	e7e4      	b.n	8004e9c <_strtod_l+0x234>
 8004ed2:	2301      	movs	r3, #1
 8004ed4:	9305      	str	r3, [sp, #20]
 8004ed6:	e781      	b.n	8004ddc <_strtod_l+0x174>
 8004ed8:	f04f 0c01 	mov.w	ip, #1
 8004edc:	1cb3      	adds	r3, r6, #2
 8004ede:	931b      	str	r3, [sp, #108]	; 0x6c
 8004ee0:	78b3      	ldrb	r3, [r6, #2]
 8004ee2:	e78a      	b.n	8004dfa <_strtod_l+0x192>
 8004ee4:	f04f 0c00 	mov.w	ip, #0
 8004ee8:	e7f8      	b.n	8004edc <_strtod_l+0x274>
 8004eea:	bf00      	nop
 8004eec:	08007908 	.word	0x08007908
 8004ef0:	7ff00000 	.word	0x7ff00000
 8004ef4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004ef6:	1c5f      	adds	r7, r3, #1
 8004ef8:	971b      	str	r7, [sp, #108]	; 0x6c
 8004efa:	785b      	ldrb	r3, [r3, #1]
 8004efc:	2b30      	cmp	r3, #48	; 0x30
 8004efe:	d0f9      	beq.n	8004ef4 <_strtod_l+0x28c>
 8004f00:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8004f04:	2f08      	cmp	r7, #8
 8004f06:	f63f af7d 	bhi.w	8004e04 <_strtod_l+0x19c>
 8004f0a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8004f0e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004f10:	9309      	str	r3, [sp, #36]	; 0x24
 8004f12:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004f14:	1c5f      	adds	r7, r3, #1
 8004f16:	971b      	str	r7, [sp, #108]	; 0x6c
 8004f18:	785b      	ldrb	r3, [r3, #1]
 8004f1a:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8004f1e:	f1b8 0f09 	cmp.w	r8, #9
 8004f22:	d937      	bls.n	8004f94 <_strtod_l+0x32c>
 8004f24:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004f26:	1a7f      	subs	r7, r7, r1
 8004f28:	2f08      	cmp	r7, #8
 8004f2a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8004f2e:	dc37      	bgt.n	8004fa0 <_strtod_l+0x338>
 8004f30:	45be      	cmp	lr, r7
 8004f32:	bfa8      	it	ge
 8004f34:	46be      	movge	lr, r7
 8004f36:	f1bc 0f00 	cmp.w	ip, #0
 8004f3a:	d001      	beq.n	8004f40 <_strtod_l+0x2d8>
 8004f3c:	f1ce 0e00 	rsb	lr, lr, #0
 8004f40:	2c00      	cmp	r4, #0
 8004f42:	d151      	bne.n	8004fe8 <_strtod_l+0x380>
 8004f44:	2800      	cmp	r0, #0
 8004f46:	f47f aece 	bne.w	8004ce6 <_strtod_l+0x7e>
 8004f4a:	9a07      	ldr	r2, [sp, #28]
 8004f4c:	2a00      	cmp	r2, #0
 8004f4e:	f47f aeca 	bne.w	8004ce6 <_strtod_l+0x7e>
 8004f52:	9a05      	ldr	r2, [sp, #20]
 8004f54:	2a00      	cmp	r2, #0
 8004f56:	f47f aee4 	bne.w	8004d22 <_strtod_l+0xba>
 8004f5a:	2b4e      	cmp	r3, #78	; 0x4e
 8004f5c:	d027      	beq.n	8004fae <_strtod_l+0x346>
 8004f5e:	dc21      	bgt.n	8004fa4 <_strtod_l+0x33c>
 8004f60:	2b49      	cmp	r3, #73	; 0x49
 8004f62:	f47f aede 	bne.w	8004d22 <_strtod_l+0xba>
 8004f66:	49a4      	ldr	r1, [pc, #656]	; (80051f8 <_strtod_l+0x590>)
 8004f68:	a81b      	add	r0, sp, #108	; 0x6c
 8004f6a:	f001 fdf5 	bl	8006b58 <__match>
 8004f6e:	2800      	cmp	r0, #0
 8004f70:	f43f aed7 	beq.w	8004d22 <_strtod_l+0xba>
 8004f74:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004f76:	49a1      	ldr	r1, [pc, #644]	; (80051fc <_strtod_l+0x594>)
 8004f78:	3b01      	subs	r3, #1
 8004f7a:	a81b      	add	r0, sp, #108	; 0x6c
 8004f7c:	931b      	str	r3, [sp, #108]	; 0x6c
 8004f7e:	f001 fdeb 	bl	8006b58 <__match>
 8004f82:	b910      	cbnz	r0, 8004f8a <_strtod_l+0x322>
 8004f84:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004f86:	3301      	adds	r3, #1
 8004f88:	931b      	str	r3, [sp, #108]	; 0x6c
 8004f8a:	f8df a284 	ldr.w	sl, [pc, #644]	; 8005210 <_strtod_l+0x5a8>
 8004f8e:	f04f 0900 	mov.w	r9, #0
 8004f92:	e6a8      	b.n	8004ce6 <_strtod_l+0x7e>
 8004f94:	210a      	movs	r1, #10
 8004f96:	fb01 3e0e 	mla	lr, r1, lr, r3
 8004f9a:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8004f9e:	e7b8      	b.n	8004f12 <_strtod_l+0x2aa>
 8004fa0:	46be      	mov	lr, r7
 8004fa2:	e7c8      	b.n	8004f36 <_strtod_l+0x2ce>
 8004fa4:	2b69      	cmp	r3, #105	; 0x69
 8004fa6:	d0de      	beq.n	8004f66 <_strtod_l+0x2fe>
 8004fa8:	2b6e      	cmp	r3, #110	; 0x6e
 8004faa:	f47f aeba 	bne.w	8004d22 <_strtod_l+0xba>
 8004fae:	4994      	ldr	r1, [pc, #592]	; (8005200 <_strtod_l+0x598>)
 8004fb0:	a81b      	add	r0, sp, #108	; 0x6c
 8004fb2:	f001 fdd1 	bl	8006b58 <__match>
 8004fb6:	2800      	cmp	r0, #0
 8004fb8:	f43f aeb3 	beq.w	8004d22 <_strtod_l+0xba>
 8004fbc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004fbe:	781b      	ldrb	r3, [r3, #0]
 8004fc0:	2b28      	cmp	r3, #40	; 0x28
 8004fc2:	d10e      	bne.n	8004fe2 <_strtod_l+0x37a>
 8004fc4:	aa1e      	add	r2, sp, #120	; 0x78
 8004fc6:	498f      	ldr	r1, [pc, #572]	; (8005204 <_strtod_l+0x59c>)
 8004fc8:	a81b      	add	r0, sp, #108	; 0x6c
 8004fca:	f001 fdd9 	bl	8006b80 <__hexnan>
 8004fce:	2805      	cmp	r0, #5
 8004fd0:	d107      	bne.n	8004fe2 <_strtod_l+0x37a>
 8004fd2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8004fd4:	f8dd 9078 	ldr.w	r9, [sp, #120]	; 0x78
 8004fd8:	f043 4aff 	orr.w	sl, r3, #2139095040	; 0x7f800000
 8004fdc:	f44a 0ae0 	orr.w	sl, sl, #7340032	; 0x700000
 8004fe0:	e681      	b.n	8004ce6 <_strtod_l+0x7e>
 8004fe2:	f8df a234 	ldr.w	sl, [pc, #564]	; 8005218 <_strtod_l+0x5b0>
 8004fe6:	e7d2      	b.n	8004f8e <_strtod_l+0x326>
 8004fe8:	ebae 0302 	sub.w	r3, lr, r2
 8004fec:	9307      	str	r3, [sp, #28]
 8004fee:	9b04      	ldr	r3, [sp, #16]
 8004ff0:	9806      	ldr	r0, [sp, #24]
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	bf08      	it	eq
 8004ff6:	4623      	moveq	r3, r4
 8004ff8:	2c10      	cmp	r4, #16
 8004ffa:	9304      	str	r3, [sp, #16]
 8004ffc:	46a0      	mov	r8, r4
 8004ffe:	bfa8      	it	ge
 8005000:	f04f 0810 	movge.w	r8, #16
 8005004:	f7fb f9ee 	bl	80003e4 <__aeabi_ui2d>
 8005008:	2c09      	cmp	r4, #9
 800500a:	4681      	mov	r9, r0
 800500c:	468a      	mov	sl, r1
 800500e:	dc13      	bgt.n	8005038 <_strtod_l+0x3d0>
 8005010:	9b07      	ldr	r3, [sp, #28]
 8005012:	2b00      	cmp	r3, #0
 8005014:	f43f ae67 	beq.w	8004ce6 <_strtod_l+0x7e>
 8005018:	9b07      	ldr	r3, [sp, #28]
 800501a:	dd7e      	ble.n	800511a <_strtod_l+0x4b2>
 800501c:	2b16      	cmp	r3, #22
 800501e:	dc65      	bgt.n	80050ec <_strtod_l+0x484>
 8005020:	4a79      	ldr	r2, [pc, #484]	; (8005208 <_strtod_l+0x5a0>)
 8005022:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8005026:	464a      	mov	r2, r9
 8005028:	e9de 0100 	ldrd	r0, r1, [lr]
 800502c:	4653      	mov	r3, sl
 800502e:	f7fb fa53 	bl	80004d8 <__aeabi_dmul>
 8005032:	4681      	mov	r9, r0
 8005034:	468a      	mov	sl, r1
 8005036:	e656      	b.n	8004ce6 <_strtod_l+0x7e>
 8005038:	4b73      	ldr	r3, [pc, #460]	; (8005208 <_strtod_l+0x5a0>)
 800503a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800503e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8005042:	f7fb fa49 	bl	80004d8 <__aeabi_dmul>
 8005046:	4606      	mov	r6, r0
 8005048:	4628      	mov	r0, r5
 800504a:	460f      	mov	r7, r1
 800504c:	f7fb f9ca 	bl	80003e4 <__aeabi_ui2d>
 8005050:	4602      	mov	r2, r0
 8005052:	460b      	mov	r3, r1
 8005054:	4630      	mov	r0, r6
 8005056:	4639      	mov	r1, r7
 8005058:	f7fb f888 	bl	800016c <__adddf3>
 800505c:	2c0f      	cmp	r4, #15
 800505e:	4681      	mov	r9, r0
 8005060:	468a      	mov	sl, r1
 8005062:	ddd5      	ble.n	8005010 <_strtod_l+0x3a8>
 8005064:	9b07      	ldr	r3, [sp, #28]
 8005066:	eba4 0808 	sub.w	r8, r4, r8
 800506a:	4498      	add	r8, r3
 800506c:	f1b8 0f00 	cmp.w	r8, #0
 8005070:	f340 809a 	ble.w	80051a8 <_strtod_l+0x540>
 8005074:	f018 030f 	ands.w	r3, r8, #15
 8005078:	d00a      	beq.n	8005090 <_strtod_l+0x428>
 800507a:	4963      	ldr	r1, [pc, #396]	; (8005208 <_strtod_l+0x5a0>)
 800507c:	464a      	mov	r2, r9
 800507e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005082:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005086:	4653      	mov	r3, sl
 8005088:	f7fb fa26 	bl	80004d8 <__aeabi_dmul>
 800508c:	4681      	mov	r9, r0
 800508e:	468a      	mov	sl, r1
 8005090:	f038 080f 	bics.w	r8, r8, #15
 8005094:	d077      	beq.n	8005186 <_strtod_l+0x51e>
 8005096:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800509a:	dd4b      	ble.n	8005134 <_strtod_l+0x4cc>
 800509c:	f04f 0800 	mov.w	r8, #0
 80050a0:	f8cd 8010 	str.w	r8, [sp, #16]
 80050a4:	f8cd 8020 	str.w	r8, [sp, #32]
 80050a8:	f8cd 8018 	str.w	r8, [sp, #24]
 80050ac:	2322      	movs	r3, #34	; 0x22
 80050ae:	f04f 0900 	mov.w	r9, #0
 80050b2:	f8df a15c 	ldr.w	sl, [pc, #348]	; 8005210 <_strtod_l+0x5a8>
 80050b6:	f8cb 3000 	str.w	r3, [fp]
 80050ba:	9b08      	ldr	r3, [sp, #32]
 80050bc:	2b00      	cmp	r3, #0
 80050be:	f43f ae12 	beq.w	8004ce6 <_strtod_l+0x7e>
 80050c2:	991c      	ldr	r1, [sp, #112]	; 0x70
 80050c4:	4658      	mov	r0, fp
 80050c6:	f001 fe4a 	bl	8006d5e <_Bfree>
 80050ca:	9906      	ldr	r1, [sp, #24]
 80050cc:	4658      	mov	r0, fp
 80050ce:	f001 fe46 	bl	8006d5e <_Bfree>
 80050d2:	9904      	ldr	r1, [sp, #16]
 80050d4:	4658      	mov	r0, fp
 80050d6:	f001 fe42 	bl	8006d5e <_Bfree>
 80050da:	9908      	ldr	r1, [sp, #32]
 80050dc:	4658      	mov	r0, fp
 80050de:	f001 fe3e 	bl	8006d5e <_Bfree>
 80050e2:	4641      	mov	r1, r8
 80050e4:	4658      	mov	r0, fp
 80050e6:	f001 fe3a 	bl	8006d5e <_Bfree>
 80050ea:	e5fc      	b.n	8004ce6 <_strtod_l+0x7e>
 80050ec:	9a07      	ldr	r2, [sp, #28]
 80050ee:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 80050f2:	4293      	cmp	r3, r2
 80050f4:	dbb6      	blt.n	8005064 <_strtod_l+0x3fc>
 80050f6:	4d44      	ldr	r5, [pc, #272]	; (8005208 <_strtod_l+0x5a0>)
 80050f8:	f1c4 040f 	rsb	r4, r4, #15
 80050fc:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8005100:	464a      	mov	r2, r9
 8005102:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005106:	4653      	mov	r3, sl
 8005108:	f7fb f9e6 	bl	80004d8 <__aeabi_dmul>
 800510c:	9b07      	ldr	r3, [sp, #28]
 800510e:	1b1c      	subs	r4, r3, r4
 8005110:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8005114:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005118:	e789      	b.n	800502e <_strtod_l+0x3c6>
 800511a:	f113 0f16 	cmn.w	r3, #22
 800511e:	dba1      	blt.n	8005064 <_strtod_l+0x3fc>
 8005120:	4a39      	ldr	r2, [pc, #228]	; (8005208 <_strtod_l+0x5a0>)
 8005122:	4648      	mov	r0, r9
 8005124:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8005128:	e9d2 2300 	ldrd	r2, r3, [r2]
 800512c:	4651      	mov	r1, sl
 800512e:	f7fb fafd 	bl	800072c <__aeabi_ddiv>
 8005132:	e77e      	b.n	8005032 <_strtod_l+0x3ca>
 8005134:	2300      	movs	r3, #0
 8005136:	4648      	mov	r0, r9
 8005138:	4651      	mov	r1, sl
 800513a:	461d      	mov	r5, r3
 800513c:	4e33      	ldr	r6, [pc, #204]	; (800520c <_strtod_l+0x5a4>)
 800513e:	ea4f 1828 	mov.w	r8, r8, asr #4
 8005142:	f1b8 0f01 	cmp.w	r8, #1
 8005146:	dc21      	bgt.n	800518c <_strtod_l+0x524>
 8005148:	b10b      	cbz	r3, 800514e <_strtod_l+0x4e6>
 800514a:	4681      	mov	r9, r0
 800514c:	468a      	mov	sl, r1
 800514e:	4b2f      	ldr	r3, [pc, #188]	; (800520c <_strtod_l+0x5a4>)
 8005150:	f1aa 7a54 	sub.w	sl, sl, #55574528	; 0x3500000
 8005154:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8005158:	464a      	mov	r2, r9
 800515a:	e9d5 0100 	ldrd	r0, r1, [r5]
 800515e:	4653      	mov	r3, sl
 8005160:	f7fb f9ba 	bl	80004d8 <__aeabi_dmul>
 8005164:	4b2a      	ldr	r3, [pc, #168]	; (8005210 <_strtod_l+0x5a8>)
 8005166:	460a      	mov	r2, r1
 8005168:	400b      	ands	r3, r1
 800516a:	492a      	ldr	r1, [pc, #168]	; (8005214 <_strtod_l+0x5ac>)
 800516c:	4681      	mov	r9, r0
 800516e:	428b      	cmp	r3, r1
 8005170:	d894      	bhi.n	800509c <_strtod_l+0x434>
 8005172:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8005176:	428b      	cmp	r3, r1
 8005178:	bf86      	itte	hi
 800517a:	f04f 39ff 	movhi.w	r9, #4294967295
 800517e:	f8df a09c 	ldrhi.w	sl, [pc, #156]	; 800521c <_strtod_l+0x5b4>
 8005182:	f102 7a54 	addls.w	sl, r2, #55574528	; 0x3500000
 8005186:	2300      	movs	r3, #0
 8005188:	9305      	str	r3, [sp, #20]
 800518a:	e07b      	b.n	8005284 <_strtod_l+0x61c>
 800518c:	f018 0f01 	tst.w	r8, #1
 8005190:	d006      	beq.n	80051a0 <_strtod_l+0x538>
 8005192:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8005196:	e9d3 2300 	ldrd	r2, r3, [r3]
 800519a:	f7fb f99d 	bl	80004d8 <__aeabi_dmul>
 800519e:	2301      	movs	r3, #1
 80051a0:	3501      	adds	r5, #1
 80051a2:	ea4f 0868 	mov.w	r8, r8, asr #1
 80051a6:	e7cc      	b.n	8005142 <_strtod_l+0x4da>
 80051a8:	d0ed      	beq.n	8005186 <_strtod_l+0x51e>
 80051aa:	f1c8 0800 	rsb	r8, r8, #0
 80051ae:	f018 020f 	ands.w	r2, r8, #15
 80051b2:	d00a      	beq.n	80051ca <_strtod_l+0x562>
 80051b4:	4b14      	ldr	r3, [pc, #80]	; (8005208 <_strtod_l+0x5a0>)
 80051b6:	4648      	mov	r0, r9
 80051b8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80051bc:	4651      	mov	r1, sl
 80051be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051c2:	f7fb fab3 	bl	800072c <__aeabi_ddiv>
 80051c6:	4681      	mov	r9, r0
 80051c8:	468a      	mov	sl, r1
 80051ca:	ea5f 1828 	movs.w	r8, r8, asr #4
 80051ce:	d0da      	beq.n	8005186 <_strtod_l+0x51e>
 80051d0:	f1b8 0f1f 	cmp.w	r8, #31
 80051d4:	dd24      	ble.n	8005220 <_strtod_l+0x5b8>
 80051d6:	f04f 0800 	mov.w	r8, #0
 80051da:	f8cd 8010 	str.w	r8, [sp, #16]
 80051de:	f8cd 8020 	str.w	r8, [sp, #32]
 80051e2:	f8cd 8018 	str.w	r8, [sp, #24]
 80051e6:	2322      	movs	r3, #34	; 0x22
 80051e8:	f04f 0900 	mov.w	r9, #0
 80051ec:	f04f 0a00 	mov.w	sl, #0
 80051f0:	f8cb 3000 	str.w	r3, [fp]
 80051f4:	e761      	b.n	80050ba <_strtod_l+0x452>
 80051f6:	bf00      	nop
 80051f8:	080078d7 	.word	0x080078d7
 80051fc:	08007a5c 	.word	0x08007a5c
 8005200:	080078df 	.word	0x080078df
 8005204:	0800791c 	.word	0x0800791c
 8005208:	08007a90 	.word	0x08007a90
 800520c:	08007a68 	.word	0x08007a68
 8005210:	7ff00000 	.word	0x7ff00000
 8005214:	7ca00000 	.word	0x7ca00000
 8005218:	fff80000 	.word	0xfff80000
 800521c:	7fefffff 	.word	0x7fefffff
 8005220:	f018 0310 	ands.w	r3, r8, #16
 8005224:	bf18      	it	ne
 8005226:	236a      	movne	r3, #106	; 0x6a
 8005228:	4648      	mov	r0, r9
 800522a:	9305      	str	r3, [sp, #20]
 800522c:	4651      	mov	r1, sl
 800522e:	2300      	movs	r3, #0
 8005230:	4da1      	ldr	r5, [pc, #644]	; (80054b8 <_strtod_l+0x850>)
 8005232:	f1b8 0f00 	cmp.w	r8, #0
 8005236:	f300 8113 	bgt.w	8005460 <_strtod_l+0x7f8>
 800523a:	b10b      	cbz	r3, 8005240 <_strtod_l+0x5d8>
 800523c:	4681      	mov	r9, r0
 800523e:	468a      	mov	sl, r1
 8005240:	9b05      	ldr	r3, [sp, #20]
 8005242:	b1bb      	cbz	r3, 8005274 <_strtod_l+0x60c>
 8005244:	f3ca 530a 	ubfx	r3, sl, #20, #11
 8005248:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800524c:	2b00      	cmp	r3, #0
 800524e:	4651      	mov	r1, sl
 8005250:	dd10      	ble.n	8005274 <_strtod_l+0x60c>
 8005252:	2b1f      	cmp	r3, #31
 8005254:	f340 8110 	ble.w	8005478 <_strtod_l+0x810>
 8005258:	2b34      	cmp	r3, #52	; 0x34
 800525a:	bfd8      	it	le
 800525c:	f04f 32ff 	movle.w	r2, #4294967295
 8005260:	f04f 0900 	mov.w	r9, #0
 8005264:	bfcf      	iteee	gt
 8005266:	f04f 7a5c 	movgt.w	sl, #57671680	; 0x3700000
 800526a:	3b20      	suble	r3, #32
 800526c:	fa02 f303 	lslle.w	r3, r2, r3
 8005270:	ea03 0a01 	andle.w	sl, r3, r1
 8005274:	2200      	movs	r2, #0
 8005276:	2300      	movs	r3, #0
 8005278:	4648      	mov	r0, r9
 800527a:	4651      	mov	r1, sl
 800527c:	f7fb fb94 	bl	80009a8 <__aeabi_dcmpeq>
 8005280:	2800      	cmp	r0, #0
 8005282:	d1a8      	bne.n	80051d6 <_strtod_l+0x56e>
 8005284:	9b06      	ldr	r3, [sp, #24]
 8005286:	9a04      	ldr	r2, [sp, #16]
 8005288:	9300      	str	r3, [sp, #0]
 800528a:	9908      	ldr	r1, [sp, #32]
 800528c:	4623      	mov	r3, r4
 800528e:	4658      	mov	r0, fp
 8005290:	f001 fdb7 	bl	8006e02 <__s2b>
 8005294:	9008      	str	r0, [sp, #32]
 8005296:	2800      	cmp	r0, #0
 8005298:	f43f af00 	beq.w	800509c <_strtod_l+0x434>
 800529c:	9a07      	ldr	r2, [sp, #28]
 800529e:	9b07      	ldr	r3, [sp, #28]
 80052a0:	2a00      	cmp	r2, #0
 80052a2:	f1c3 0300 	rsb	r3, r3, #0
 80052a6:	bfa8      	it	ge
 80052a8:	2300      	movge	r3, #0
 80052aa:	f04f 0800 	mov.w	r8, #0
 80052ae:	930e      	str	r3, [sp, #56]	; 0x38
 80052b0:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80052b4:	9316      	str	r3, [sp, #88]	; 0x58
 80052b6:	f8cd 8010 	str.w	r8, [sp, #16]
 80052ba:	9b08      	ldr	r3, [sp, #32]
 80052bc:	4658      	mov	r0, fp
 80052be:	6859      	ldr	r1, [r3, #4]
 80052c0:	f001 fd19 	bl	8006cf6 <_Balloc>
 80052c4:	9006      	str	r0, [sp, #24]
 80052c6:	2800      	cmp	r0, #0
 80052c8:	f43f aef0 	beq.w	80050ac <_strtod_l+0x444>
 80052cc:	9b08      	ldr	r3, [sp, #32]
 80052ce:	300c      	adds	r0, #12
 80052d0:	691a      	ldr	r2, [r3, #16]
 80052d2:	f103 010c 	add.w	r1, r3, #12
 80052d6:	3202      	adds	r2, #2
 80052d8:	0092      	lsls	r2, r2, #2
 80052da:	f001 fcff 	bl	8006cdc <memcpy>
 80052de:	ab1e      	add	r3, sp, #120	; 0x78
 80052e0:	9301      	str	r3, [sp, #4]
 80052e2:	ab1d      	add	r3, sp, #116	; 0x74
 80052e4:	9300      	str	r3, [sp, #0]
 80052e6:	464a      	mov	r2, r9
 80052e8:	4653      	mov	r3, sl
 80052ea:	4658      	mov	r0, fp
 80052ec:	e9cd 9a0a 	strd	r9, sl, [sp, #40]	; 0x28
 80052f0:	f002 f842 	bl	8007378 <__d2b>
 80052f4:	901c      	str	r0, [sp, #112]	; 0x70
 80052f6:	2800      	cmp	r0, #0
 80052f8:	f43f aed8 	beq.w	80050ac <_strtod_l+0x444>
 80052fc:	2101      	movs	r1, #1
 80052fe:	4658      	mov	r0, fp
 8005300:	f001 fe0b 	bl	8006f1a <__i2b>
 8005304:	9004      	str	r0, [sp, #16]
 8005306:	4603      	mov	r3, r0
 8005308:	2800      	cmp	r0, #0
 800530a:	f43f aecf 	beq.w	80050ac <_strtod_l+0x444>
 800530e:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8005310:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005312:	2d00      	cmp	r5, #0
 8005314:	bfab      	itete	ge
 8005316:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8005318:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 800531a:	18ee      	addge	r6, r5, r3
 800531c:	1b5c      	sublt	r4, r3, r5
 800531e:	9b05      	ldr	r3, [sp, #20]
 8005320:	bfa8      	it	ge
 8005322:	9c16      	ldrge	r4, [sp, #88]	; 0x58
 8005324:	eba5 0503 	sub.w	r5, r5, r3
 8005328:	4415      	add	r5, r2
 800532a:	4b64      	ldr	r3, [pc, #400]	; (80054bc <_strtod_l+0x854>)
 800532c:	f105 35ff 	add.w	r5, r5, #4294967295
 8005330:	bfb8      	it	lt
 8005332:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8005334:	429d      	cmp	r5, r3
 8005336:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800533a:	f280 80af 	bge.w	800549c <_strtod_l+0x834>
 800533e:	1b5b      	subs	r3, r3, r5
 8005340:	2b1f      	cmp	r3, #31
 8005342:	eba2 0203 	sub.w	r2, r2, r3
 8005346:	f04f 0701 	mov.w	r7, #1
 800534a:	f300 809c 	bgt.w	8005486 <_strtod_l+0x81e>
 800534e:	2500      	movs	r5, #0
 8005350:	fa07 f303 	lsl.w	r3, r7, r3
 8005354:	930f      	str	r3, [sp, #60]	; 0x3c
 8005356:	18b7      	adds	r7, r6, r2
 8005358:	9b05      	ldr	r3, [sp, #20]
 800535a:	42be      	cmp	r6, r7
 800535c:	4414      	add	r4, r2
 800535e:	441c      	add	r4, r3
 8005360:	4633      	mov	r3, r6
 8005362:	bfa8      	it	ge
 8005364:	463b      	movge	r3, r7
 8005366:	42a3      	cmp	r3, r4
 8005368:	bfa8      	it	ge
 800536a:	4623      	movge	r3, r4
 800536c:	2b00      	cmp	r3, #0
 800536e:	bfc2      	ittt	gt
 8005370:	1aff      	subgt	r7, r7, r3
 8005372:	1ae4      	subgt	r4, r4, r3
 8005374:	1af6      	subgt	r6, r6, r3
 8005376:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005378:	b1bb      	cbz	r3, 80053aa <_strtod_l+0x742>
 800537a:	461a      	mov	r2, r3
 800537c:	9904      	ldr	r1, [sp, #16]
 800537e:	4658      	mov	r0, fp
 8005380:	f001 fe6a 	bl	8007058 <__pow5mult>
 8005384:	9004      	str	r0, [sp, #16]
 8005386:	2800      	cmp	r0, #0
 8005388:	f43f ae90 	beq.w	80050ac <_strtod_l+0x444>
 800538c:	4601      	mov	r1, r0
 800538e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8005390:	4658      	mov	r0, fp
 8005392:	f001 fdcb 	bl	8006f2c <__multiply>
 8005396:	9009      	str	r0, [sp, #36]	; 0x24
 8005398:	2800      	cmp	r0, #0
 800539a:	f43f ae87 	beq.w	80050ac <_strtod_l+0x444>
 800539e:	991c      	ldr	r1, [sp, #112]	; 0x70
 80053a0:	4658      	mov	r0, fp
 80053a2:	f001 fcdc 	bl	8006d5e <_Bfree>
 80053a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80053a8:	931c      	str	r3, [sp, #112]	; 0x70
 80053aa:	2f00      	cmp	r7, #0
 80053ac:	dc7a      	bgt.n	80054a4 <_strtod_l+0x83c>
 80053ae:	9b07      	ldr	r3, [sp, #28]
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	dd08      	ble.n	80053c6 <_strtod_l+0x75e>
 80053b4:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80053b6:	9906      	ldr	r1, [sp, #24]
 80053b8:	4658      	mov	r0, fp
 80053ba:	f001 fe4d 	bl	8007058 <__pow5mult>
 80053be:	9006      	str	r0, [sp, #24]
 80053c0:	2800      	cmp	r0, #0
 80053c2:	f43f ae73 	beq.w	80050ac <_strtod_l+0x444>
 80053c6:	2c00      	cmp	r4, #0
 80053c8:	dd08      	ble.n	80053dc <_strtod_l+0x774>
 80053ca:	4622      	mov	r2, r4
 80053cc:	9906      	ldr	r1, [sp, #24]
 80053ce:	4658      	mov	r0, fp
 80053d0:	f001 fe90 	bl	80070f4 <__lshift>
 80053d4:	9006      	str	r0, [sp, #24]
 80053d6:	2800      	cmp	r0, #0
 80053d8:	f43f ae68 	beq.w	80050ac <_strtod_l+0x444>
 80053dc:	2e00      	cmp	r6, #0
 80053de:	dd08      	ble.n	80053f2 <_strtod_l+0x78a>
 80053e0:	4632      	mov	r2, r6
 80053e2:	9904      	ldr	r1, [sp, #16]
 80053e4:	4658      	mov	r0, fp
 80053e6:	f001 fe85 	bl	80070f4 <__lshift>
 80053ea:	9004      	str	r0, [sp, #16]
 80053ec:	2800      	cmp	r0, #0
 80053ee:	f43f ae5d 	beq.w	80050ac <_strtod_l+0x444>
 80053f2:	9a06      	ldr	r2, [sp, #24]
 80053f4:	991c      	ldr	r1, [sp, #112]	; 0x70
 80053f6:	4658      	mov	r0, fp
 80053f8:	f001 feea 	bl	80071d0 <__mdiff>
 80053fc:	4680      	mov	r8, r0
 80053fe:	2800      	cmp	r0, #0
 8005400:	f43f ae54 	beq.w	80050ac <_strtod_l+0x444>
 8005404:	2400      	movs	r4, #0
 8005406:	68c3      	ldr	r3, [r0, #12]
 8005408:	9904      	ldr	r1, [sp, #16]
 800540a:	60c4      	str	r4, [r0, #12]
 800540c:	930c      	str	r3, [sp, #48]	; 0x30
 800540e:	f001 fec5 	bl	800719c <__mcmp>
 8005412:	42a0      	cmp	r0, r4
 8005414:	da54      	bge.n	80054c0 <_strtod_l+0x858>
 8005416:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005418:	b9f3      	cbnz	r3, 8005458 <_strtod_l+0x7f0>
 800541a:	f1b9 0f00 	cmp.w	r9, #0
 800541e:	d11b      	bne.n	8005458 <_strtod_l+0x7f0>
 8005420:	f3ca 0313 	ubfx	r3, sl, #0, #20
 8005424:	b9c3      	cbnz	r3, 8005458 <_strtod_l+0x7f0>
 8005426:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 800542a:	0d1b      	lsrs	r3, r3, #20
 800542c:	051b      	lsls	r3, r3, #20
 800542e:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8005432:	d911      	bls.n	8005458 <_strtod_l+0x7f0>
 8005434:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8005438:	b91b      	cbnz	r3, 8005442 <_strtod_l+0x7da>
 800543a:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800543e:	2b01      	cmp	r3, #1
 8005440:	dd0a      	ble.n	8005458 <_strtod_l+0x7f0>
 8005442:	4641      	mov	r1, r8
 8005444:	2201      	movs	r2, #1
 8005446:	4658      	mov	r0, fp
 8005448:	f001 fe54 	bl	80070f4 <__lshift>
 800544c:	9904      	ldr	r1, [sp, #16]
 800544e:	4680      	mov	r8, r0
 8005450:	f001 fea4 	bl	800719c <__mcmp>
 8005454:	2800      	cmp	r0, #0
 8005456:	dc68      	bgt.n	800552a <_strtod_l+0x8c2>
 8005458:	9b05      	ldr	r3, [sp, #20]
 800545a:	2b00      	cmp	r3, #0
 800545c:	d172      	bne.n	8005544 <_strtod_l+0x8dc>
 800545e:	e630      	b.n	80050c2 <_strtod_l+0x45a>
 8005460:	f018 0f01 	tst.w	r8, #1
 8005464:	d004      	beq.n	8005470 <_strtod_l+0x808>
 8005466:	e9d5 2300 	ldrd	r2, r3, [r5]
 800546a:	f7fb f835 	bl	80004d8 <__aeabi_dmul>
 800546e:	2301      	movs	r3, #1
 8005470:	ea4f 0868 	mov.w	r8, r8, asr #1
 8005474:	3508      	adds	r5, #8
 8005476:	e6dc      	b.n	8005232 <_strtod_l+0x5ca>
 8005478:	f04f 32ff 	mov.w	r2, #4294967295
 800547c:	fa02 f303 	lsl.w	r3, r2, r3
 8005480:	ea03 0909 	and.w	r9, r3, r9
 8005484:	e6f6      	b.n	8005274 <_strtod_l+0x60c>
 8005486:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 800548a:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 800548e:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 8005492:	35e2      	adds	r5, #226	; 0xe2
 8005494:	fa07 f505 	lsl.w	r5, r7, r5
 8005498:	970f      	str	r7, [sp, #60]	; 0x3c
 800549a:	e75c      	b.n	8005356 <_strtod_l+0x6ee>
 800549c:	2301      	movs	r3, #1
 800549e:	2500      	movs	r5, #0
 80054a0:	930f      	str	r3, [sp, #60]	; 0x3c
 80054a2:	e758      	b.n	8005356 <_strtod_l+0x6ee>
 80054a4:	463a      	mov	r2, r7
 80054a6:	991c      	ldr	r1, [sp, #112]	; 0x70
 80054a8:	4658      	mov	r0, fp
 80054aa:	f001 fe23 	bl	80070f4 <__lshift>
 80054ae:	901c      	str	r0, [sp, #112]	; 0x70
 80054b0:	2800      	cmp	r0, #0
 80054b2:	f47f af7c 	bne.w	80053ae <_strtod_l+0x746>
 80054b6:	e5f9      	b.n	80050ac <_strtod_l+0x444>
 80054b8:	08007930 	.word	0x08007930
 80054bc:	fffffc02 	.word	0xfffffc02
 80054c0:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 80054c4:	f040 8089 	bne.w	80055da <_strtod_l+0x972>
 80054c8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80054ca:	f3ca 0313 	ubfx	r3, sl, #0, #20
 80054ce:	b342      	cbz	r2, 8005522 <_strtod_l+0x8ba>
 80054d0:	4aaf      	ldr	r2, [pc, #700]	; (8005790 <_strtod_l+0xb28>)
 80054d2:	4293      	cmp	r3, r2
 80054d4:	d156      	bne.n	8005584 <_strtod_l+0x91c>
 80054d6:	9b05      	ldr	r3, [sp, #20]
 80054d8:	4648      	mov	r0, r9
 80054da:	b1eb      	cbz	r3, 8005518 <_strtod_l+0x8b0>
 80054dc:	4653      	mov	r3, sl
 80054de:	4aad      	ldr	r2, [pc, #692]	; (8005794 <_strtod_l+0xb2c>)
 80054e0:	f04f 31ff 	mov.w	r1, #4294967295
 80054e4:	401a      	ands	r2, r3
 80054e6:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 80054ea:	d818      	bhi.n	800551e <_strtod_l+0x8b6>
 80054ec:	0d12      	lsrs	r2, r2, #20
 80054ee:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80054f2:	fa01 f303 	lsl.w	r3, r1, r3
 80054f6:	4298      	cmp	r0, r3
 80054f8:	d144      	bne.n	8005584 <_strtod_l+0x91c>
 80054fa:	4ba7      	ldr	r3, [pc, #668]	; (8005798 <_strtod_l+0xb30>)
 80054fc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80054fe:	429a      	cmp	r2, r3
 8005500:	d102      	bne.n	8005508 <_strtod_l+0x8a0>
 8005502:	3001      	adds	r0, #1
 8005504:	f43f add2 	beq.w	80050ac <_strtod_l+0x444>
 8005508:	4ba2      	ldr	r3, [pc, #648]	; (8005794 <_strtod_l+0xb2c>)
 800550a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800550c:	f04f 0900 	mov.w	r9, #0
 8005510:	401a      	ands	r2, r3
 8005512:	f502 1a80 	add.w	sl, r2, #1048576	; 0x100000
 8005516:	e79f      	b.n	8005458 <_strtod_l+0x7f0>
 8005518:	f04f 33ff 	mov.w	r3, #4294967295
 800551c:	e7eb      	b.n	80054f6 <_strtod_l+0x88e>
 800551e:	460b      	mov	r3, r1
 8005520:	e7e9      	b.n	80054f6 <_strtod_l+0x88e>
 8005522:	bb7b      	cbnz	r3, 8005584 <_strtod_l+0x91c>
 8005524:	f1b9 0f00 	cmp.w	r9, #0
 8005528:	d12c      	bne.n	8005584 <_strtod_l+0x91c>
 800552a:	9905      	ldr	r1, [sp, #20]
 800552c:	4653      	mov	r3, sl
 800552e:	4a99      	ldr	r2, [pc, #612]	; (8005794 <_strtod_l+0xb2c>)
 8005530:	b1f1      	cbz	r1, 8005570 <_strtod_l+0x908>
 8005532:	ea02 010a 	and.w	r1, r2, sl
 8005536:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800553a:	dc19      	bgt.n	8005570 <_strtod_l+0x908>
 800553c:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8005540:	f77f ae51 	ble.w	80051e6 <_strtod_l+0x57e>
 8005544:	2300      	movs	r3, #0
 8005546:	4a95      	ldr	r2, [pc, #596]	; (800579c <_strtod_l+0xb34>)
 8005548:	4648      	mov	r0, r9
 800554a:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 800554e:	4651      	mov	r1, sl
 8005550:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8005554:	f7fa ffc0 	bl	80004d8 <__aeabi_dmul>
 8005558:	4681      	mov	r9, r0
 800555a:	468a      	mov	sl, r1
 800555c:	2900      	cmp	r1, #0
 800555e:	f47f adb0 	bne.w	80050c2 <_strtod_l+0x45a>
 8005562:	2800      	cmp	r0, #0
 8005564:	f47f adad 	bne.w	80050c2 <_strtod_l+0x45a>
 8005568:	2322      	movs	r3, #34	; 0x22
 800556a:	f8cb 3000 	str.w	r3, [fp]
 800556e:	e5a8      	b.n	80050c2 <_strtod_l+0x45a>
 8005570:	4013      	ands	r3, r2
 8005572:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8005576:	ea6f 5a13 	mvn.w	sl, r3, lsr #20
 800557a:	f04f 39ff 	mov.w	r9, #4294967295
 800557e:	ea6f 5a0a 	mvn.w	sl, sl, lsl #20
 8005582:	e769      	b.n	8005458 <_strtod_l+0x7f0>
 8005584:	b19d      	cbz	r5, 80055ae <_strtod_l+0x946>
 8005586:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005588:	421d      	tst	r5, r3
 800558a:	f43f af65 	beq.w	8005458 <_strtod_l+0x7f0>
 800558e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005590:	9a05      	ldr	r2, [sp, #20]
 8005592:	4648      	mov	r0, r9
 8005594:	4651      	mov	r1, sl
 8005596:	b173      	cbz	r3, 80055b6 <_strtod_l+0x94e>
 8005598:	f7ff fb42 	bl	8004c20 <sulp>
 800559c:	4602      	mov	r2, r0
 800559e:	460b      	mov	r3, r1
 80055a0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80055a4:	f7fa fde2 	bl	800016c <__adddf3>
 80055a8:	4681      	mov	r9, r0
 80055aa:	468a      	mov	sl, r1
 80055ac:	e754      	b.n	8005458 <_strtod_l+0x7f0>
 80055ae:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80055b0:	ea13 0f09 	tst.w	r3, r9
 80055b4:	e7e9      	b.n	800558a <_strtod_l+0x922>
 80055b6:	f7ff fb33 	bl	8004c20 <sulp>
 80055ba:	4602      	mov	r2, r0
 80055bc:	460b      	mov	r3, r1
 80055be:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80055c2:	f7fa fdd1 	bl	8000168 <__aeabi_dsub>
 80055c6:	2200      	movs	r2, #0
 80055c8:	2300      	movs	r3, #0
 80055ca:	4681      	mov	r9, r0
 80055cc:	468a      	mov	sl, r1
 80055ce:	f7fb f9eb 	bl	80009a8 <__aeabi_dcmpeq>
 80055d2:	2800      	cmp	r0, #0
 80055d4:	f47f ae07 	bne.w	80051e6 <_strtod_l+0x57e>
 80055d8:	e73e      	b.n	8005458 <_strtod_l+0x7f0>
 80055da:	9904      	ldr	r1, [sp, #16]
 80055dc:	4640      	mov	r0, r8
 80055de:	f001 ff1a 	bl	8007416 <__ratio>
 80055e2:	2200      	movs	r2, #0
 80055e4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80055e8:	4606      	mov	r6, r0
 80055ea:	460f      	mov	r7, r1
 80055ec:	f7fb f9f0 	bl	80009d0 <__aeabi_dcmple>
 80055f0:	2800      	cmp	r0, #0
 80055f2:	d075      	beq.n	80056e0 <_strtod_l+0xa78>
 80055f4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d047      	beq.n	800568a <_strtod_l+0xa22>
 80055fa:	2600      	movs	r6, #0
 80055fc:	4f68      	ldr	r7, [pc, #416]	; (80057a0 <_strtod_l+0xb38>)
 80055fe:	4d68      	ldr	r5, [pc, #416]	; (80057a0 <_strtod_l+0xb38>)
 8005600:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005602:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005606:	0d1b      	lsrs	r3, r3, #20
 8005608:	051b      	lsls	r3, r3, #20
 800560a:	930f      	str	r3, [sp, #60]	; 0x3c
 800560c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800560e:	4b65      	ldr	r3, [pc, #404]	; (80057a4 <_strtod_l+0xb3c>)
 8005610:	429a      	cmp	r2, r3
 8005612:	f040 80cf 	bne.w	80057b4 <_strtod_l+0xb4c>
 8005616:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800561a:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 800561e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005620:	4648      	mov	r0, r9
 8005622:	f1a3 7a54 	sub.w	sl, r3, #55574528	; 0x3500000
 8005626:	4651      	mov	r1, sl
 8005628:	f001 fe30 	bl	800728c <__ulp>
 800562c:	4602      	mov	r2, r0
 800562e:	460b      	mov	r3, r1
 8005630:	4630      	mov	r0, r6
 8005632:	4639      	mov	r1, r7
 8005634:	f7fa ff50 	bl	80004d8 <__aeabi_dmul>
 8005638:	464a      	mov	r2, r9
 800563a:	4653      	mov	r3, sl
 800563c:	f7fa fd96 	bl	800016c <__adddf3>
 8005640:	460b      	mov	r3, r1
 8005642:	4954      	ldr	r1, [pc, #336]	; (8005794 <_strtod_l+0xb2c>)
 8005644:	4a58      	ldr	r2, [pc, #352]	; (80057a8 <_strtod_l+0xb40>)
 8005646:	4019      	ands	r1, r3
 8005648:	4291      	cmp	r1, r2
 800564a:	4681      	mov	r9, r0
 800564c:	d95e      	bls.n	800570c <_strtod_l+0xaa4>
 800564e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005650:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8005654:	4293      	cmp	r3, r2
 8005656:	d103      	bne.n	8005660 <_strtod_l+0x9f8>
 8005658:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800565a:	3301      	adds	r3, #1
 800565c:	f43f ad26 	beq.w	80050ac <_strtod_l+0x444>
 8005660:	f04f 39ff 	mov.w	r9, #4294967295
 8005664:	f8df a130 	ldr.w	sl, [pc, #304]	; 8005798 <_strtod_l+0xb30>
 8005668:	991c      	ldr	r1, [sp, #112]	; 0x70
 800566a:	4658      	mov	r0, fp
 800566c:	f001 fb77 	bl	8006d5e <_Bfree>
 8005670:	9906      	ldr	r1, [sp, #24]
 8005672:	4658      	mov	r0, fp
 8005674:	f001 fb73 	bl	8006d5e <_Bfree>
 8005678:	9904      	ldr	r1, [sp, #16]
 800567a:	4658      	mov	r0, fp
 800567c:	f001 fb6f 	bl	8006d5e <_Bfree>
 8005680:	4641      	mov	r1, r8
 8005682:	4658      	mov	r0, fp
 8005684:	f001 fb6b 	bl	8006d5e <_Bfree>
 8005688:	e617      	b.n	80052ba <_strtod_l+0x652>
 800568a:	f1b9 0f00 	cmp.w	r9, #0
 800568e:	d119      	bne.n	80056c4 <_strtod_l+0xa5c>
 8005690:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005692:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005696:	b9e3      	cbnz	r3, 80056d2 <_strtod_l+0xa6a>
 8005698:	2200      	movs	r2, #0
 800569a:	4b41      	ldr	r3, [pc, #260]	; (80057a0 <_strtod_l+0xb38>)
 800569c:	4630      	mov	r0, r6
 800569e:	4639      	mov	r1, r7
 80056a0:	f7fb f98c 	bl	80009bc <__aeabi_dcmplt>
 80056a4:	b9c8      	cbnz	r0, 80056da <_strtod_l+0xa72>
 80056a6:	2200      	movs	r2, #0
 80056a8:	4b40      	ldr	r3, [pc, #256]	; (80057ac <_strtod_l+0xb44>)
 80056aa:	4630      	mov	r0, r6
 80056ac:	4639      	mov	r1, r7
 80056ae:	f7fa ff13 	bl	80004d8 <__aeabi_dmul>
 80056b2:	4604      	mov	r4, r0
 80056b4:	460d      	mov	r5, r1
 80056b6:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 80056ba:	9418      	str	r4, [sp, #96]	; 0x60
 80056bc:	9319      	str	r3, [sp, #100]	; 0x64
 80056be:	e9dd 6718 	ldrd	r6, r7, [sp, #96]	; 0x60
 80056c2:	e79d      	b.n	8005600 <_strtod_l+0x998>
 80056c4:	f1b9 0f01 	cmp.w	r9, #1
 80056c8:	d103      	bne.n	80056d2 <_strtod_l+0xa6a>
 80056ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	f43f ad8a 	beq.w	80051e6 <_strtod_l+0x57e>
 80056d2:	2600      	movs	r6, #0
 80056d4:	4f36      	ldr	r7, [pc, #216]	; (80057b0 <_strtod_l+0xb48>)
 80056d6:	2400      	movs	r4, #0
 80056d8:	e791      	b.n	80055fe <_strtod_l+0x996>
 80056da:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80056dc:	4d33      	ldr	r5, [pc, #204]	; (80057ac <_strtod_l+0xb44>)
 80056de:	e7ea      	b.n	80056b6 <_strtod_l+0xa4e>
 80056e0:	4b32      	ldr	r3, [pc, #200]	; (80057ac <_strtod_l+0xb44>)
 80056e2:	2200      	movs	r2, #0
 80056e4:	4630      	mov	r0, r6
 80056e6:	4639      	mov	r1, r7
 80056e8:	f7fa fef6 	bl	80004d8 <__aeabi_dmul>
 80056ec:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80056ee:	4604      	mov	r4, r0
 80056f0:	460d      	mov	r5, r1
 80056f2:	b933      	cbnz	r3, 8005702 <_strtod_l+0xa9a>
 80056f4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80056f8:	9010      	str	r0, [sp, #64]	; 0x40
 80056fa:	9311      	str	r3, [sp, #68]	; 0x44
 80056fc:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8005700:	e77e      	b.n	8005600 <_strtod_l+0x998>
 8005702:	4602      	mov	r2, r0
 8005704:	460b      	mov	r3, r1
 8005706:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800570a:	e7f7      	b.n	80056fc <_strtod_l+0xa94>
 800570c:	f103 7a54 	add.w	sl, r3, #55574528	; 0x3500000
 8005710:	9b05      	ldr	r3, [sp, #20]
 8005712:	2b00      	cmp	r3, #0
 8005714:	d1a8      	bne.n	8005668 <_strtod_l+0xa00>
 8005716:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 800571a:	0d1b      	lsrs	r3, r3, #20
 800571c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800571e:	051b      	lsls	r3, r3, #20
 8005720:	429a      	cmp	r2, r3
 8005722:	4656      	mov	r6, sl
 8005724:	d1a0      	bne.n	8005668 <_strtod_l+0xa00>
 8005726:	4629      	mov	r1, r5
 8005728:	4620      	mov	r0, r4
 800572a:	f7fb f985 	bl	8000a38 <__aeabi_d2iz>
 800572e:	f7fa fe69 	bl	8000404 <__aeabi_i2d>
 8005732:	460b      	mov	r3, r1
 8005734:	4602      	mov	r2, r0
 8005736:	4629      	mov	r1, r5
 8005738:	4620      	mov	r0, r4
 800573a:	f7fa fd15 	bl	8000168 <__aeabi_dsub>
 800573e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005740:	4604      	mov	r4, r0
 8005742:	460d      	mov	r5, r1
 8005744:	b933      	cbnz	r3, 8005754 <_strtod_l+0xaec>
 8005746:	f1b9 0f00 	cmp.w	r9, #0
 800574a:	d103      	bne.n	8005754 <_strtod_l+0xaec>
 800574c:	f3ca 0613 	ubfx	r6, sl, #0, #20
 8005750:	2e00      	cmp	r6, #0
 8005752:	d06a      	beq.n	800582a <_strtod_l+0xbc2>
 8005754:	a30a      	add	r3, pc, #40	; (adr r3, 8005780 <_strtod_l+0xb18>)
 8005756:	e9d3 2300 	ldrd	r2, r3, [r3]
 800575a:	4620      	mov	r0, r4
 800575c:	4629      	mov	r1, r5
 800575e:	f7fb f92d 	bl	80009bc <__aeabi_dcmplt>
 8005762:	2800      	cmp	r0, #0
 8005764:	f47f acad 	bne.w	80050c2 <_strtod_l+0x45a>
 8005768:	a307      	add	r3, pc, #28	; (adr r3, 8005788 <_strtod_l+0xb20>)
 800576a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800576e:	4620      	mov	r0, r4
 8005770:	4629      	mov	r1, r5
 8005772:	f7fb f941 	bl	80009f8 <__aeabi_dcmpgt>
 8005776:	2800      	cmp	r0, #0
 8005778:	f43f af76 	beq.w	8005668 <_strtod_l+0xa00>
 800577c:	e4a1      	b.n	80050c2 <_strtod_l+0x45a>
 800577e:	bf00      	nop
 8005780:	94a03595 	.word	0x94a03595
 8005784:	3fdfffff 	.word	0x3fdfffff
 8005788:	35afe535 	.word	0x35afe535
 800578c:	3fe00000 	.word	0x3fe00000
 8005790:	000fffff 	.word	0x000fffff
 8005794:	7ff00000 	.word	0x7ff00000
 8005798:	7fefffff 	.word	0x7fefffff
 800579c:	39500000 	.word	0x39500000
 80057a0:	3ff00000 	.word	0x3ff00000
 80057a4:	7fe00000 	.word	0x7fe00000
 80057a8:	7c9fffff 	.word	0x7c9fffff
 80057ac:	3fe00000 	.word	0x3fe00000
 80057b0:	bff00000 	.word	0xbff00000
 80057b4:	9b05      	ldr	r3, [sp, #20]
 80057b6:	b313      	cbz	r3, 80057fe <_strtod_l+0xb96>
 80057b8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80057ba:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80057be:	d81e      	bhi.n	80057fe <_strtod_l+0xb96>
 80057c0:	a325      	add	r3, pc, #148	; (adr r3, 8005858 <_strtod_l+0xbf0>)
 80057c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057c6:	4620      	mov	r0, r4
 80057c8:	4629      	mov	r1, r5
 80057ca:	f7fb f901 	bl	80009d0 <__aeabi_dcmple>
 80057ce:	b190      	cbz	r0, 80057f6 <_strtod_l+0xb8e>
 80057d0:	4629      	mov	r1, r5
 80057d2:	4620      	mov	r0, r4
 80057d4:	f7fb f958 	bl	8000a88 <__aeabi_d2uiz>
 80057d8:	2800      	cmp	r0, #0
 80057da:	bf08      	it	eq
 80057dc:	2001      	moveq	r0, #1
 80057de:	f7fa fe01 	bl	80003e4 <__aeabi_ui2d>
 80057e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80057e4:	4604      	mov	r4, r0
 80057e6:	460d      	mov	r5, r1
 80057e8:	b9d3      	cbnz	r3, 8005820 <_strtod_l+0xbb8>
 80057ea:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80057ee:	9012      	str	r0, [sp, #72]	; 0x48
 80057f0:	9313      	str	r3, [sp, #76]	; 0x4c
 80057f2:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 80057f6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80057f8:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 80057fc:	1a9f      	subs	r7, r3, r2
 80057fe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005802:	f001 fd43 	bl	800728c <__ulp>
 8005806:	4602      	mov	r2, r0
 8005808:	460b      	mov	r3, r1
 800580a:	4630      	mov	r0, r6
 800580c:	4639      	mov	r1, r7
 800580e:	f7fa fe63 	bl	80004d8 <__aeabi_dmul>
 8005812:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005816:	f7fa fca9 	bl	800016c <__adddf3>
 800581a:	4681      	mov	r9, r0
 800581c:	468a      	mov	sl, r1
 800581e:	e777      	b.n	8005710 <_strtod_l+0xaa8>
 8005820:	4602      	mov	r2, r0
 8005822:	460b      	mov	r3, r1
 8005824:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8005828:	e7e3      	b.n	80057f2 <_strtod_l+0xb8a>
 800582a:	a30d      	add	r3, pc, #52	; (adr r3, 8005860 <_strtod_l+0xbf8>)
 800582c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005830:	f7fb f8c4 	bl	80009bc <__aeabi_dcmplt>
 8005834:	e79f      	b.n	8005776 <_strtod_l+0xb0e>
 8005836:	2300      	movs	r3, #0
 8005838:	930d      	str	r3, [sp, #52]	; 0x34
 800583a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800583c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800583e:	6013      	str	r3, [r2, #0]
 8005840:	f7ff ba55 	b.w	8004cee <_strtod_l+0x86>
 8005844:	2b65      	cmp	r3, #101	; 0x65
 8005846:	f04f 0200 	mov.w	r2, #0
 800584a:	f43f ab42 	beq.w	8004ed2 <_strtod_l+0x26a>
 800584e:	2101      	movs	r1, #1
 8005850:	4614      	mov	r4, r2
 8005852:	9105      	str	r1, [sp, #20]
 8005854:	f7ff babf 	b.w	8004dd6 <_strtod_l+0x16e>
 8005858:	ffc00000 	.word	0xffc00000
 800585c:	41dfffff 	.word	0x41dfffff
 8005860:	94a03595 	.word	0x94a03595
 8005864:	3fcfffff 	.word	0x3fcfffff

08005868 <strtod>:
 8005868:	4b06      	ldr	r3, [pc, #24]	; (8005884 <strtod+0x1c>)
 800586a:	b410      	push	{r4}
 800586c:	681c      	ldr	r4, [r3, #0]
 800586e:	4a06      	ldr	r2, [pc, #24]	; (8005888 <strtod+0x20>)
 8005870:	6a23      	ldr	r3, [r4, #32]
 8005872:	2b00      	cmp	r3, #0
 8005874:	bf08      	it	eq
 8005876:	4613      	moveq	r3, r2
 8005878:	460a      	mov	r2, r1
 800587a:	4601      	mov	r1, r0
 800587c:	4620      	mov	r0, r4
 800587e:	bc10      	pop	{r4}
 8005880:	f7ff b9f2 	b.w	8004c68 <_strtod_l>
 8005884:	2000000c 	.word	0x2000000c
 8005888:	20000070 	.word	0x20000070

0800588c <_strtol_l.isra.0>:
 800588c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005890:	4680      	mov	r8, r0
 8005892:	4689      	mov	r9, r1
 8005894:	4692      	mov	sl, r2
 8005896:	461e      	mov	r6, r3
 8005898:	460f      	mov	r7, r1
 800589a:	463d      	mov	r5, r7
 800589c:	9808      	ldr	r0, [sp, #32]
 800589e:	f815 4b01 	ldrb.w	r4, [r5], #1
 80058a2:	f7fe fc2f 	bl	8004104 <__locale_ctype_ptr_l>
 80058a6:	4420      	add	r0, r4
 80058a8:	7843      	ldrb	r3, [r0, #1]
 80058aa:	f013 0308 	ands.w	r3, r3, #8
 80058ae:	d132      	bne.n	8005916 <_strtol_l.isra.0+0x8a>
 80058b0:	2c2d      	cmp	r4, #45	; 0x2d
 80058b2:	d132      	bne.n	800591a <_strtol_l.isra.0+0x8e>
 80058b4:	2201      	movs	r2, #1
 80058b6:	787c      	ldrb	r4, [r7, #1]
 80058b8:	1cbd      	adds	r5, r7, #2
 80058ba:	2e00      	cmp	r6, #0
 80058bc:	d05d      	beq.n	800597a <_strtol_l.isra.0+0xee>
 80058be:	2e10      	cmp	r6, #16
 80058c0:	d109      	bne.n	80058d6 <_strtol_l.isra.0+0x4a>
 80058c2:	2c30      	cmp	r4, #48	; 0x30
 80058c4:	d107      	bne.n	80058d6 <_strtol_l.isra.0+0x4a>
 80058c6:	782b      	ldrb	r3, [r5, #0]
 80058c8:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80058cc:	2b58      	cmp	r3, #88	; 0x58
 80058ce:	d14f      	bne.n	8005970 <_strtol_l.isra.0+0xe4>
 80058d0:	2610      	movs	r6, #16
 80058d2:	786c      	ldrb	r4, [r5, #1]
 80058d4:	3502      	adds	r5, #2
 80058d6:	2a00      	cmp	r2, #0
 80058d8:	bf14      	ite	ne
 80058da:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 80058de:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 80058e2:	2700      	movs	r7, #0
 80058e4:	fbb1 fcf6 	udiv	ip, r1, r6
 80058e8:	4638      	mov	r0, r7
 80058ea:	fb06 1e1c 	mls	lr, r6, ip, r1
 80058ee:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 80058f2:	2b09      	cmp	r3, #9
 80058f4:	d817      	bhi.n	8005926 <_strtol_l.isra.0+0x9a>
 80058f6:	461c      	mov	r4, r3
 80058f8:	42a6      	cmp	r6, r4
 80058fa:	dd23      	ble.n	8005944 <_strtol_l.isra.0+0xb8>
 80058fc:	1c7b      	adds	r3, r7, #1
 80058fe:	d007      	beq.n	8005910 <_strtol_l.isra.0+0x84>
 8005900:	4584      	cmp	ip, r0
 8005902:	d31c      	bcc.n	800593e <_strtol_l.isra.0+0xb2>
 8005904:	d101      	bne.n	800590a <_strtol_l.isra.0+0x7e>
 8005906:	45a6      	cmp	lr, r4
 8005908:	db19      	blt.n	800593e <_strtol_l.isra.0+0xb2>
 800590a:	2701      	movs	r7, #1
 800590c:	fb00 4006 	mla	r0, r0, r6, r4
 8005910:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005914:	e7eb      	b.n	80058ee <_strtol_l.isra.0+0x62>
 8005916:	462f      	mov	r7, r5
 8005918:	e7bf      	b.n	800589a <_strtol_l.isra.0+0xe>
 800591a:	2c2b      	cmp	r4, #43	; 0x2b
 800591c:	bf04      	itt	eq
 800591e:	1cbd      	addeq	r5, r7, #2
 8005920:	787c      	ldrbeq	r4, [r7, #1]
 8005922:	461a      	mov	r2, r3
 8005924:	e7c9      	b.n	80058ba <_strtol_l.isra.0+0x2e>
 8005926:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800592a:	2b19      	cmp	r3, #25
 800592c:	d801      	bhi.n	8005932 <_strtol_l.isra.0+0xa6>
 800592e:	3c37      	subs	r4, #55	; 0x37
 8005930:	e7e2      	b.n	80058f8 <_strtol_l.isra.0+0x6c>
 8005932:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8005936:	2b19      	cmp	r3, #25
 8005938:	d804      	bhi.n	8005944 <_strtol_l.isra.0+0xb8>
 800593a:	3c57      	subs	r4, #87	; 0x57
 800593c:	e7dc      	b.n	80058f8 <_strtol_l.isra.0+0x6c>
 800593e:	f04f 37ff 	mov.w	r7, #4294967295
 8005942:	e7e5      	b.n	8005910 <_strtol_l.isra.0+0x84>
 8005944:	1c7b      	adds	r3, r7, #1
 8005946:	d108      	bne.n	800595a <_strtol_l.isra.0+0xce>
 8005948:	2322      	movs	r3, #34	; 0x22
 800594a:	4608      	mov	r0, r1
 800594c:	f8c8 3000 	str.w	r3, [r8]
 8005950:	f1ba 0f00 	cmp.w	sl, #0
 8005954:	d107      	bne.n	8005966 <_strtol_l.isra.0+0xda>
 8005956:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800595a:	b102      	cbz	r2, 800595e <_strtol_l.isra.0+0xd2>
 800595c:	4240      	negs	r0, r0
 800595e:	f1ba 0f00 	cmp.w	sl, #0
 8005962:	d0f8      	beq.n	8005956 <_strtol_l.isra.0+0xca>
 8005964:	b10f      	cbz	r7, 800596a <_strtol_l.isra.0+0xde>
 8005966:	f105 39ff 	add.w	r9, r5, #4294967295
 800596a:	f8ca 9000 	str.w	r9, [sl]
 800596e:	e7f2      	b.n	8005956 <_strtol_l.isra.0+0xca>
 8005970:	2430      	movs	r4, #48	; 0x30
 8005972:	2e00      	cmp	r6, #0
 8005974:	d1af      	bne.n	80058d6 <_strtol_l.isra.0+0x4a>
 8005976:	2608      	movs	r6, #8
 8005978:	e7ad      	b.n	80058d6 <_strtol_l.isra.0+0x4a>
 800597a:	2c30      	cmp	r4, #48	; 0x30
 800597c:	d0a3      	beq.n	80058c6 <_strtol_l.isra.0+0x3a>
 800597e:	260a      	movs	r6, #10
 8005980:	e7a9      	b.n	80058d6 <_strtol_l.isra.0+0x4a>
	...

08005984 <strtol>:
 8005984:	4b08      	ldr	r3, [pc, #32]	; (80059a8 <strtol+0x24>)
 8005986:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005988:	681c      	ldr	r4, [r3, #0]
 800598a:	4d08      	ldr	r5, [pc, #32]	; (80059ac <strtol+0x28>)
 800598c:	6a23      	ldr	r3, [r4, #32]
 800598e:	2b00      	cmp	r3, #0
 8005990:	bf08      	it	eq
 8005992:	462b      	moveq	r3, r5
 8005994:	9300      	str	r3, [sp, #0]
 8005996:	4613      	mov	r3, r2
 8005998:	460a      	mov	r2, r1
 800599a:	4601      	mov	r1, r0
 800599c:	4620      	mov	r0, r4
 800599e:	f7ff ff75 	bl	800588c <_strtol_l.isra.0>
 80059a2:	b003      	add	sp, #12
 80059a4:	bd30      	pop	{r4, r5, pc}
 80059a6:	bf00      	nop
 80059a8:	2000000c 	.word	0x2000000c
 80059ac:	20000070 	.word	0x20000070

080059b0 <__ascii_wctomb>:
 80059b0:	b149      	cbz	r1, 80059c6 <__ascii_wctomb+0x16>
 80059b2:	2aff      	cmp	r2, #255	; 0xff
 80059b4:	bf8b      	itete	hi
 80059b6:	238a      	movhi	r3, #138	; 0x8a
 80059b8:	700a      	strbls	r2, [r1, #0]
 80059ba:	6003      	strhi	r3, [r0, #0]
 80059bc:	2001      	movls	r0, #1
 80059be:	bf88      	it	hi
 80059c0:	f04f 30ff 	movhi.w	r0, #4294967295
 80059c4:	4770      	bx	lr
 80059c6:	4608      	mov	r0, r1
 80059c8:	4770      	bx	lr

080059ca <quorem>:
 80059ca:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059ce:	6903      	ldr	r3, [r0, #16]
 80059d0:	690c      	ldr	r4, [r1, #16]
 80059d2:	4680      	mov	r8, r0
 80059d4:	42a3      	cmp	r3, r4
 80059d6:	f2c0 8084 	blt.w	8005ae2 <quorem+0x118>
 80059da:	3c01      	subs	r4, #1
 80059dc:	f101 0714 	add.w	r7, r1, #20
 80059e0:	f100 0614 	add.w	r6, r0, #20
 80059e4:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80059e8:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80059ec:	3501      	adds	r5, #1
 80059ee:	fbb0 f5f5 	udiv	r5, r0, r5
 80059f2:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80059f6:	eb06 030c 	add.w	r3, r6, ip
 80059fa:	eb07 090c 	add.w	r9, r7, ip
 80059fe:	9301      	str	r3, [sp, #4]
 8005a00:	b39d      	cbz	r5, 8005a6a <quorem+0xa0>
 8005a02:	f04f 0a00 	mov.w	sl, #0
 8005a06:	4638      	mov	r0, r7
 8005a08:	46b6      	mov	lr, r6
 8005a0a:	46d3      	mov	fp, sl
 8005a0c:	f850 2b04 	ldr.w	r2, [r0], #4
 8005a10:	b293      	uxth	r3, r2
 8005a12:	fb05 a303 	mla	r3, r5, r3, sl
 8005a16:	0c12      	lsrs	r2, r2, #16
 8005a18:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005a1c:	fb05 a202 	mla	r2, r5, r2, sl
 8005a20:	b29b      	uxth	r3, r3
 8005a22:	ebab 0303 	sub.w	r3, fp, r3
 8005a26:	f8de b000 	ldr.w	fp, [lr]
 8005a2a:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8005a2e:	fa1f fb8b 	uxth.w	fp, fp
 8005a32:	445b      	add	r3, fp
 8005a34:	fa1f fb82 	uxth.w	fp, r2
 8005a38:	f8de 2000 	ldr.w	r2, [lr]
 8005a3c:	4581      	cmp	r9, r0
 8005a3e:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8005a42:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005a46:	b29b      	uxth	r3, r3
 8005a48:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005a4c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8005a50:	f84e 3b04 	str.w	r3, [lr], #4
 8005a54:	d2da      	bcs.n	8005a0c <quorem+0x42>
 8005a56:	f856 300c 	ldr.w	r3, [r6, ip]
 8005a5a:	b933      	cbnz	r3, 8005a6a <quorem+0xa0>
 8005a5c:	9b01      	ldr	r3, [sp, #4]
 8005a5e:	3b04      	subs	r3, #4
 8005a60:	429e      	cmp	r6, r3
 8005a62:	461a      	mov	r2, r3
 8005a64:	d331      	bcc.n	8005aca <quorem+0x100>
 8005a66:	f8c8 4010 	str.w	r4, [r8, #16]
 8005a6a:	4640      	mov	r0, r8
 8005a6c:	f001 fb96 	bl	800719c <__mcmp>
 8005a70:	2800      	cmp	r0, #0
 8005a72:	db26      	blt.n	8005ac2 <quorem+0xf8>
 8005a74:	4630      	mov	r0, r6
 8005a76:	f04f 0c00 	mov.w	ip, #0
 8005a7a:	3501      	adds	r5, #1
 8005a7c:	f857 1b04 	ldr.w	r1, [r7], #4
 8005a80:	f8d0 e000 	ldr.w	lr, [r0]
 8005a84:	b28b      	uxth	r3, r1
 8005a86:	ebac 0303 	sub.w	r3, ip, r3
 8005a8a:	fa1f f28e 	uxth.w	r2, lr
 8005a8e:	4413      	add	r3, r2
 8005a90:	0c0a      	lsrs	r2, r1, #16
 8005a92:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005a96:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005a9a:	b29b      	uxth	r3, r3
 8005a9c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005aa0:	45b9      	cmp	r9, r7
 8005aa2:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005aa6:	f840 3b04 	str.w	r3, [r0], #4
 8005aaa:	d2e7      	bcs.n	8005a7c <quorem+0xb2>
 8005aac:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8005ab0:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8005ab4:	b92a      	cbnz	r2, 8005ac2 <quorem+0xf8>
 8005ab6:	3b04      	subs	r3, #4
 8005ab8:	429e      	cmp	r6, r3
 8005aba:	461a      	mov	r2, r3
 8005abc:	d30b      	bcc.n	8005ad6 <quorem+0x10c>
 8005abe:	f8c8 4010 	str.w	r4, [r8, #16]
 8005ac2:	4628      	mov	r0, r5
 8005ac4:	b003      	add	sp, #12
 8005ac6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005aca:	6812      	ldr	r2, [r2, #0]
 8005acc:	3b04      	subs	r3, #4
 8005ace:	2a00      	cmp	r2, #0
 8005ad0:	d1c9      	bne.n	8005a66 <quorem+0x9c>
 8005ad2:	3c01      	subs	r4, #1
 8005ad4:	e7c4      	b.n	8005a60 <quorem+0x96>
 8005ad6:	6812      	ldr	r2, [r2, #0]
 8005ad8:	3b04      	subs	r3, #4
 8005ada:	2a00      	cmp	r2, #0
 8005adc:	d1ef      	bne.n	8005abe <quorem+0xf4>
 8005ade:	3c01      	subs	r4, #1
 8005ae0:	e7ea      	b.n	8005ab8 <quorem+0xee>
 8005ae2:	2000      	movs	r0, #0
 8005ae4:	e7ee      	b.n	8005ac4 <quorem+0xfa>
	...

08005ae8 <_dtoa_r>:
 8005ae8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005aec:	4616      	mov	r6, r2
 8005aee:	461f      	mov	r7, r3
 8005af0:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005af2:	b095      	sub	sp, #84	; 0x54
 8005af4:	4604      	mov	r4, r0
 8005af6:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 8005afa:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8005afe:	b93d      	cbnz	r5, 8005b10 <_dtoa_r+0x28>
 8005b00:	2010      	movs	r0, #16
 8005b02:	f7fe fb11 	bl	8004128 <malloc>
 8005b06:	6260      	str	r0, [r4, #36]	; 0x24
 8005b08:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005b0c:	6005      	str	r5, [r0, #0]
 8005b0e:	60c5      	str	r5, [r0, #12]
 8005b10:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005b12:	6819      	ldr	r1, [r3, #0]
 8005b14:	b151      	cbz	r1, 8005b2c <_dtoa_r+0x44>
 8005b16:	685a      	ldr	r2, [r3, #4]
 8005b18:	2301      	movs	r3, #1
 8005b1a:	4093      	lsls	r3, r2
 8005b1c:	604a      	str	r2, [r1, #4]
 8005b1e:	608b      	str	r3, [r1, #8]
 8005b20:	4620      	mov	r0, r4
 8005b22:	f001 f91c 	bl	8006d5e <_Bfree>
 8005b26:	2200      	movs	r2, #0
 8005b28:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005b2a:	601a      	str	r2, [r3, #0]
 8005b2c:	1e3b      	subs	r3, r7, #0
 8005b2e:	bfaf      	iteee	ge
 8005b30:	2300      	movge	r3, #0
 8005b32:	2201      	movlt	r2, #1
 8005b34:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005b38:	9303      	strlt	r3, [sp, #12]
 8005b3a:	bfac      	ite	ge
 8005b3c:	f8c8 3000 	strge.w	r3, [r8]
 8005b40:	f8c8 2000 	strlt.w	r2, [r8]
 8005b44:	4bae      	ldr	r3, [pc, #696]	; (8005e00 <_dtoa_r+0x318>)
 8005b46:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005b4a:	ea33 0308 	bics.w	r3, r3, r8
 8005b4e:	d11b      	bne.n	8005b88 <_dtoa_r+0xa0>
 8005b50:	f242 730f 	movw	r3, #9999	; 0x270f
 8005b54:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005b56:	6013      	str	r3, [r2, #0]
 8005b58:	9b02      	ldr	r3, [sp, #8]
 8005b5a:	b923      	cbnz	r3, 8005b66 <_dtoa_r+0x7e>
 8005b5c:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8005b60:	2800      	cmp	r0, #0
 8005b62:	f000 8545 	beq.w	80065f0 <_dtoa_r+0xb08>
 8005b66:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005b68:	b953      	cbnz	r3, 8005b80 <_dtoa_r+0x98>
 8005b6a:	4ba6      	ldr	r3, [pc, #664]	; (8005e04 <_dtoa_r+0x31c>)
 8005b6c:	e021      	b.n	8005bb2 <_dtoa_r+0xca>
 8005b6e:	4ba6      	ldr	r3, [pc, #664]	; (8005e08 <_dtoa_r+0x320>)
 8005b70:	9306      	str	r3, [sp, #24]
 8005b72:	3308      	adds	r3, #8
 8005b74:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8005b76:	6013      	str	r3, [r2, #0]
 8005b78:	9806      	ldr	r0, [sp, #24]
 8005b7a:	b015      	add	sp, #84	; 0x54
 8005b7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b80:	4ba0      	ldr	r3, [pc, #640]	; (8005e04 <_dtoa_r+0x31c>)
 8005b82:	9306      	str	r3, [sp, #24]
 8005b84:	3303      	adds	r3, #3
 8005b86:	e7f5      	b.n	8005b74 <_dtoa_r+0x8c>
 8005b88:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005b8c:	2200      	movs	r2, #0
 8005b8e:	2300      	movs	r3, #0
 8005b90:	4630      	mov	r0, r6
 8005b92:	4639      	mov	r1, r7
 8005b94:	f7fa ff08 	bl	80009a8 <__aeabi_dcmpeq>
 8005b98:	4682      	mov	sl, r0
 8005b9a:	b160      	cbz	r0, 8005bb6 <_dtoa_r+0xce>
 8005b9c:	2301      	movs	r3, #1
 8005b9e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005ba0:	6013      	str	r3, [r2, #0]
 8005ba2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	f000 8520 	beq.w	80065ea <_dtoa_r+0xb02>
 8005baa:	4b98      	ldr	r3, [pc, #608]	; (8005e0c <_dtoa_r+0x324>)
 8005bac:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8005bae:	6013      	str	r3, [r2, #0]
 8005bb0:	3b01      	subs	r3, #1
 8005bb2:	9306      	str	r3, [sp, #24]
 8005bb4:	e7e0      	b.n	8005b78 <_dtoa_r+0x90>
 8005bb6:	ab12      	add	r3, sp, #72	; 0x48
 8005bb8:	9301      	str	r3, [sp, #4]
 8005bba:	ab13      	add	r3, sp, #76	; 0x4c
 8005bbc:	9300      	str	r3, [sp, #0]
 8005bbe:	4632      	mov	r2, r6
 8005bc0:	463b      	mov	r3, r7
 8005bc2:	4620      	mov	r0, r4
 8005bc4:	f001 fbd8 	bl	8007378 <__d2b>
 8005bc8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8005bcc:	4683      	mov	fp, r0
 8005bce:	2d00      	cmp	r5, #0
 8005bd0:	d07d      	beq.n	8005cce <_dtoa_r+0x1e6>
 8005bd2:	46b0      	mov	r8, r6
 8005bd4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005bd8:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 8005bdc:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 8005be0:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005be4:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 8005be8:	2200      	movs	r2, #0
 8005bea:	4b89      	ldr	r3, [pc, #548]	; (8005e10 <_dtoa_r+0x328>)
 8005bec:	4640      	mov	r0, r8
 8005bee:	4649      	mov	r1, r9
 8005bf0:	f7fa faba 	bl	8000168 <__aeabi_dsub>
 8005bf4:	a37c      	add	r3, pc, #496	; (adr r3, 8005de8 <_dtoa_r+0x300>)
 8005bf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bfa:	f7fa fc6d 	bl	80004d8 <__aeabi_dmul>
 8005bfe:	a37c      	add	r3, pc, #496	; (adr r3, 8005df0 <_dtoa_r+0x308>)
 8005c00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c04:	f7fa fab2 	bl	800016c <__adddf3>
 8005c08:	4606      	mov	r6, r0
 8005c0a:	4628      	mov	r0, r5
 8005c0c:	460f      	mov	r7, r1
 8005c0e:	f7fa fbf9 	bl	8000404 <__aeabi_i2d>
 8005c12:	a379      	add	r3, pc, #484	; (adr r3, 8005df8 <_dtoa_r+0x310>)
 8005c14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c18:	f7fa fc5e 	bl	80004d8 <__aeabi_dmul>
 8005c1c:	4602      	mov	r2, r0
 8005c1e:	460b      	mov	r3, r1
 8005c20:	4630      	mov	r0, r6
 8005c22:	4639      	mov	r1, r7
 8005c24:	f7fa faa2 	bl	800016c <__adddf3>
 8005c28:	4606      	mov	r6, r0
 8005c2a:	460f      	mov	r7, r1
 8005c2c:	f7fa ff04 	bl	8000a38 <__aeabi_d2iz>
 8005c30:	2200      	movs	r2, #0
 8005c32:	4682      	mov	sl, r0
 8005c34:	2300      	movs	r3, #0
 8005c36:	4630      	mov	r0, r6
 8005c38:	4639      	mov	r1, r7
 8005c3a:	f7fa febf 	bl	80009bc <__aeabi_dcmplt>
 8005c3e:	b148      	cbz	r0, 8005c54 <_dtoa_r+0x16c>
 8005c40:	4650      	mov	r0, sl
 8005c42:	f7fa fbdf 	bl	8000404 <__aeabi_i2d>
 8005c46:	4632      	mov	r2, r6
 8005c48:	463b      	mov	r3, r7
 8005c4a:	f7fa fead 	bl	80009a8 <__aeabi_dcmpeq>
 8005c4e:	b908      	cbnz	r0, 8005c54 <_dtoa_r+0x16c>
 8005c50:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005c54:	f1ba 0f16 	cmp.w	sl, #22
 8005c58:	d85a      	bhi.n	8005d10 <_dtoa_r+0x228>
 8005c5a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005c5e:	496d      	ldr	r1, [pc, #436]	; (8005e14 <_dtoa_r+0x32c>)
 8005c60:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8005c64:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005c68:	f7fa fec6 	bl	80009f8 <__aeabi_dcmpgt>
 8005c6c:	2800      	cmp	r0, #0
 8005c6e:	d051      	beq.n	8005d14 <_dtoa_r+0x22c>
 8005c70:	2300      	movs	r3, #0
 8005c72:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005c76:	930d      	str	r3, [sp, #52]	; 0x34
 8005c78:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005c7a:	1b5d      	subs	r5, r3, r5
 8005c7c:	1e6b      	subs	r3, r5, #1
 8005c7e:	9307      	str	r3, [sp, #28]
 8005c80:	bf43      	ittte	mi
 8005c82:	2300      	movmi	r3, #0
 8005c84:	f1c5 0901 	rsbmi	r9, r5, #1
 8005c88:	9307      	strmi	r3, [sp, #28]
 8005c8a:	f04f 0900 	movpl.w	r9, #0
 8005c8e:	f1ba 0f00 	cmp.w	sl, #0
 8005c92:	db41      	blt.n	8005d18 <_dtoa_r+0x230>
 8005c94:	9b07      	ldr	r3, [sp, #28]
 8005c96:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8005c9a:	4453      	add	r3, sl
 8005c9c:	9307      	str	r3, [sp, #28]
 8005c9e:	2300      	movs	r3, #0
 8005ca0:	9308      	str	r3, [sp, #32]
 8005ca2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005ca4:	2b09      	cmp	r3, #9
 8005ca6:	f200 808f 	bhi.w	8005dc8 <_dtoa_r+0x2e0>
 8005caa:	2b05      	cmp	r3, #5
 8005cac:	bfc4      	itt	gt
 8005cae:	3b04      	subgt	r3, #4
 8005cb0:	931e      	strgt	r3, [sp, #120]	; 0x78
 8005cb2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005cb4:	bfc8      	it	gt
 8005cb6:	2500      	movgt	r5, #0
 8005cb8:	f1a3 0302 	sub.w	r3, r3, #2
 8005cbc:	bfd8      	it	le
 8005cbe:	2501      	movle	r5, #1
 8005cc0:	2b03      	cmp	r3, #3
 8005cc2:	f200 808d 	bhi.w	8005de0 <_dtoa_r+0x2f8>
 8005cc6:	e8df f003 	tbb	[pc, r3]
 8005cca:	7d7b      	.short	0x7d7b
 8005ccc:	6f2f      	.short	0x6f2f
 8005cce:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8005cd2:	441d      	add	r5, r3
 8005cd4:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8005cd8:	2820      	cmp	r0, #32
 8005cda:	dd13      	ble.n	8005d04 <_dtoa_r+0x21c>
 8005cdc:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8005ce0:	9b02      	ldr	r3, [sp, #8]
 8005ce2:	fa08 f800 	lsl.w	r8, r8, r0
 8005ce6:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8005cea:	fa23 f000 	lsr.w	r0, r3, r0
 8005cee:	ea48 0000 	orr.w	r0, r8, r0
 8005cf2:	f7fa fb77 	bl	80003e4 <__aeabi_ui2d>
 8005cf6:	2301      	movs	r3, #1
 8005cf8:	4680      	mov	r8, r0
 8005cfa:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 8005cfe:	3d01      	subs	r5, #1
 8005d00:	9310      	str	r3, [sp, #64]	; 0x40
 8005d02:	e771      	b.n	8005be8 <_dtoa_r+0x100>
 8005d04:	9b02      	ldr	r3, [sp, #8]
 8005d06:	f1c0 0020 	rsb	r0, r0, #32
 8005d0a:	fa03 f000 	lsl.w	r0, r3, r0
 8005d0e:	e7f0      	b.n	8005cf2 <_dtoa_r+0x20a>
 8005d10:	2301      	movs	r3, #1
 8005d12:	e7b0      	b.n	8005c76 <_dtoa_r+0x18e>
 8005d14:	900d      	str	r0, [sp, #52]	; 0x34
 8005d16:	e7af      	b.n	8005c78 <_dtoa_r+0x190>
 8005d18:	f1ca 0300 	rsb	r3, sl, #0
 8005d1c:	9308      	str	r3, [sp, #32]
 8005d1e:	2300      	movs	r3, #0
 8005d20:	eba9 090a 	sub.w	r9, r9, sl
 8005d24:	930c      	str	r3, [sp, #48]	; 0x30
 8005d26:	e7bc      	b.n	8005ca2 <_dtoa_r+0x1ba>
 8005d28:	2301      	movs	r3, #1
 8005d2a:	9309      	str	r3, [sp, #36]	; 0x24
 8005d2c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	dd74      	ble.n	8005e1c <_dtoa_r+0x334>
 8005d32:	4698      	mov	r8, r3
 8005d34:	9304      	str	r3, [sp, #16]
 8005d36:	2200      	movs	r2, #0
 8005d38:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005d3a:	6072      	str	r2, [r6, #4]
 8005d3c:	2204      	movs	r2, #4
 8005d3e:	f102 0014 	add.w	r0, r2, #20
 8005d42:	4298      	cmp	r0, r3
 8005d44:	6871      	ldr	r1, [r6, #4]
 8005d46:	d96e      	bls.n	8005e26 <_dtoa_r+0x33e>
 8005d48:	4620      	mov	r0, r4
 8005d4a:	f000 ffd4 	bl	8006cf6 <_Balloc>
 8005d4e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005d50:	6030      	str	r0, [r6, #0]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	f1b8 0f0e 	cmp.w	r8, #14
 8005d58:	9306      	str	r3, [sp, #24]
 8005d5a:	f200 80ed 	bhi.w	8005f38 <_dtoa_r+0x450>
 8005d5e:	2d00      	cmp	r5, #0
 8005d60:	f000 80ea 	beq.w	8005f38 <_dtoa_r+0x450>
 8005d64:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005d68:	f1ba 0f00 	cmp.w	sl, #0
 8005d6c:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8005d70:	dd77      	ble.n	8005e62 <_dtoa_r+0x37a>
 8005d72:	4a28      	ldr	r2, [pc, #160]	; (8005e14 <_dtoa_r+0x32c>)
 8005d74:	f00a 030f 	and.w	r3, sl, #15
 8005d78:	ea4f 162a 	mov.w	r6, sl, asr #4
 8005d7c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005d80:	06f0      	lsls	r0, r6, #27
 8005d82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d86:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8005d8a:	d568      	bpl.n	8005e5e <_dtoa_r+0x376>
 8005d8c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8005d90:	4b21      	ldr	r3, [pc, #132]	; (8005e18 <_dtoa_r+0x330>)
 8005d92:	2503      	movs	r5, #3
 8005d94:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005d98:	f7fa fcc8 	bl	800072c <__aeabi_ddiv>
 8005d9c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005da0:	f006 060f 	and.w	r6, r6, #15
 8005da4:	4f1c      	ldr	r7, [pc, #112]	; (8005e18 <_dtoa_r+0x330>)
 8005da6:	e04f      	b.n	8005e48 <_dtoa_r+0x360>
 8005da8:	2301      	movs	r3, #1
 8005daa:	9309      	str	r3, [sp, #36]	; 0x24
 8005dac:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005dae:	4453      	add	r3, sl
 8005db0:	f103 0801 	add.w	r8, r3, #1
 8005db4:	9304      	str	r3, [sp, #16]
 8005db6:	4643      	mov	r3, r8
 8005db8:	2b01      	cmp	r3, #1
 8005dba:	bfb8      	it	lt
 8005dbc:	2301      	movlt	r3, #1
 8005dbe:	e7ba      	b.n	8005d36 <_dtoa_r+0x24e>
 8005dc0:	2300      	movs	r3, #0
 8005dc2:	e7b2      	b.n	8005d2a <_dtoa_r+0x242>
 8005dc4:	2300      	movs	r3, #0
 8005dc6:	e7f0      	b.n	8005daa <_dtoa_r+0x2c2>
 8005dc8:	2501      	movs	r5, #1
 8005dca:	2300      	movs	r3, #0
 8005dcc:	9509      	str	r5, [sp, #36]	; 0x24
 8005dce:	931e      	str	r3, [sp, #120]	; 0x78
 8005dd0:	f04f 33ff 	mov.w	r3, #4294967295
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	9304      	str	r3, [sp, #16]
 8005dd8:	4698      	mov	r8, r3
 8005dda:	2312      	movs	r3, #18
 8005ddc:	921f      	str	r2, [sp, #124]	; 0x7c
 8005dde:	e7aa      	b.n	8005d36 <_dtoa_r+0x24e>
 8005de0:	2301      	movs	r3, #1
 8005de2:	9309      	str	r3, [sp, #36]	; 0x24
 8005de4:	e7f4      	b.n	8005dd0 <_dtoa_r+0x2e8>
 8005de6:	bf00      	nop
 8005de8:	636f4361 	.word	0x636f4361
 8005dec:	3fd287a7 	.word	0x3fd287a7
 8005df0:	8b60c8b3 	.word	0x8b60c8b3
 8005df4:	3fc68a28 	.word	0x3fc68a28
 8005df8:	509f79fb 	.word	0x509f79fb
 8005dfc:	3fd34413 	.word	0x3fd34413
 8005e00:	7ff00000 	.word	0x7ff00000
 8005e04:	08007a62 	.word	0x08007a62
 8005e08:	08007a59 	.word	0x08007a59
 8005e0c:	080078e3 	.word	0x080078e3
 8005e10:	3ff80000 	.word	0x3ff80000
 8005e14:	08007a90 	.word	0x08007a90
 8005e18:	08007a68 	.word	0x08007a68
 8005e1c:	2301      	movs	r3, #1
 8005e1e:	9304      	str	r3, [sp, #16]
 8005e20:	4698      	mov	r8, r3
 8005e22:	461a      	mov	r2, r3
 8005e24:	e7da      	b.n	8005ddc <_dtoa_r+0x2f4>
 8005e26:	3101      	adds	r1, #1
 8005e28:	6071      	str	r1, [r6, #4]
 8005e2a:	0052      	lsls	r2, r2, #1
 8005e2c:	e787      	b.n	8005d3e <_dtoa_r+0x256>
 8005e2e:	07f1      	lsls	r1, r6, #31
 8005e30:	d508      	bpl.n	8005e44 <_dtoa_r+0x35c>
 8005e32:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005e36:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e3a:	f7fa fb4d 	bl	80004d8 <__aeabi_dmul>
 8005e3e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005e42:	3501      	adds	r5, #1
 8005e44:	1076      	asrs	r6, r6, #1
 8005e46:	3708      	adds	r7, #8
 8005e48:	2e00      	cmp	r6, #0
 8005e4a:	d1f0      	bne.n	8005e2e <_dtoa_r+0x346>
 8005e4c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005e50:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005e54:	f7fa fc6a 	bl	800072c <__aeabi_ddiv>
 8005e58:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005e5c:	e01b      	b.n	8005e96 <_dtoa_r+0x3ae>
 8005e5e:	2502      	movs	r5, #2
 8005e60:	e7a0      	b.n	8005da4 <_dtoa_r+0x2bc>
 8005e62:	f000 80a4 	beq.w	8005fae <_dtoa_r+0x4c6>
 8005e66:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8005e6a:	f1ca 0600 	rsb	r6, sl, #0
 8005e6e:	4ba0      	ldr	r3, [pc, #640]	; (80060f0 <_dtoa_r+0x608>)
 8005e70:	f006 020f 	and.w	r2, r6, #15
 8005e74:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005e78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e7c:	f7fa fb2c 	bl	80004d8 <__aeabi_dmul>
 8005e80:	2502      	movs	r5, #2
 8005e82:	2300      	movs	r3, #0
 8005e84:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005e88:	4f9a      	ldr	r7, [pc, #616]	; (80060f4 <_dtoa_r+0x60c>)
 8005e8a:	1136      	asrs	r6, r6, #4
 8005e8c:	2e00      	cmp	r6, #0
 8005e8e:	f040 8083 	bne.w	8005f98 <_dtoa_r+0x4b0>
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d1e0      	bne.n	8005e58 <_dtoa_r+0x370>
 8005e96:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	f000 808a 	beq.w	8005fb2 <_dtoa_r+0x4ca>
 8005e9e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005ea2:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8005ea6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005eaa:	2200      	movs	r2, #0
 8005eac:	4b92      	ldr	r3, [pc, #584]	; (80060f8 <_dtoa_r+0x610>)
 8005eae:	f7fa fd85 	bl	80009bc <__aeabi_dcmplt>
 8005eb2:	2800      	cmp	r0, #0
 8005eb4:	d07d      	beq.n	8005fb2 <_dtoa_r+0x4ca>
 8005eb6:	f1b8 0f00 	cmp.w	r8, #0
 8005eba:	d07a      	beq.n	8005fb2 <_dtoa_r+0x4ca>
 8005ebc:	9b04      	ldr	r3, [sp, #16]
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	dd36      	ble.n	8005f30 <_dtoa_r+0x448>
 8005ec2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005ec6:	2200      	movs	r2, #0
 8005ec8:	4b8c      	ldr	r3, [pc, #560]	; (80060fc <_dtoa_r+0x614>)
 8005eca:	f7fa fb05 	bl	80004d8 <__aeabi_dmul>
 8005ece:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005ed2:	9e04      	ldr	r6, [sp, #16]
 8005ed4:	f10a 37ff 	add.w	r7, sl, #4294967295
 8005ed8:	3501      	adds	r5, #1
 8005eda:	4628      	mov	r0, r5
 8005edc:	f7fa fa92 	bl	8000404 <__aeabi_i2d>
 8005ee0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005ee4:	f7fa faf8 	bl	80004d8 <__aeabi_dmul>
 8005ee8:	2200      	movs	r2, #0
 8005eea:	4b85      	ldr	r3, [pc, #532]	; (8006100 <_dtoa_r+0x618>)
 8005eec:	f7fa f93e 	bl	800016c <__adddf3>
 8005ef0:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 8005ef4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005ef8:	950b      	str	r5, [sp, #44]	; 0x2c
 8005efa:	2e00      	cmp	r6, #0
 8005efc:	d15c      	bne.n	8005fb8 <_dtoa_r+0x4d0>
 8005efe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005f02:	2200      	movs	r2, #0
 8005f04:	4b7f      	ldr	r3, [pc, #508]	; (8006104 <_dtoa_r+0x61c>)
 8005f06:	f7fa f92f 	bl	8000168 <__aeabi_dsub>
 8005f0a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005f0c:	462b      	mov	r3, r5
 8005f0e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005f12:	f7fa fd71 	bl	80009f8 <__aeabi_dcmpgt>
 8005f16:	2800      	cmp	r0, #0
 8005f18:	f040 8281 	bne.w	800641e <_dtoa_r+0x936>
 8005f1c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005f20:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005f22:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8005f26:	f7fa fd49 	bl	80009bc <__aeabi_dcmplt>
 8005f2a:	2800      	cmp	r0, #0
 8005f2c:	f040 8275 	bne.w	800641a <_dtoa_r+0x932>
 8005f30:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8005f34:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005f38:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	f2c0 814b 	blt.w	80061d6 <_dtoa_r+0x6ee>
 8005f40:	f1ba 0f0e 	cmp.w	sl, #14
 8005f44:	f300 8147 	bgt.w	80061d6 <_dtoa_r+0x6ee>
 8005f48:	4b69      	ldr	r3, [pc, #420]	; (80060f0 <_dtoa_r+0x608>)
 8005f4a:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005f4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f52:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005f56:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	f280 80d7 	bge.w	800610c <_dtoa_r+0x624>
 8005f5e:	f1b8 0f00 	cmp.w	r8, #0
 8005f62:	f300 80d3 	bgt.w	800610c <_dtoa_r+0x624>
 8005f66:	f040 8257 	bne.w	8006418 <_dtoa_r+0x930>
 8005f6a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005f6e:	2200      	movs	r2, #0
 8005f70:	4b64      	ldr	r3, [pc, #400]	; (8006104 <_dtoa_r+0x61c>)
 8005f72:	f7fa fab1 	bl	80004d8 <__aeabi_dmul>
 8005f76:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005f7a:	f7fa fd33 	bl	80009e4 <__aeabi_dcmpge>
 8005f7e:	4646      	mov	r6, r8
 8005f80:	4647      	mov	r7, r8
 8005f82:	2800      	cmp	r0, #0
 8005f84:	f040 822d 	bne.w	80063e2 <_dtoa_r+0x8fa>
 8005f88:	9b06      	ldr	r3, [sp, #24]
 8005f8a:	9a06      	ldr	r2, [sp, #24]
 8005f8c:	1c5d      	adds	r5, r3, #1
 8005f8e:	2331      	movs	r3, #49	; 0x31
 8005f90:	f10a 0a01 	add.w	sl, sl, #1
 8005f94:	7013      	strb	r3, [r2, #0]
 8005f96:	e228      	b.n	80063ea <_dtoa_r+0x902>
 8005f98:	07f2      	lsls	r2, r6, #31
 8005f9a:	d505      	bpl.n	8005fa8 <_dtoa_r+0x4c0>
 8005f9c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005fa0:	f7fa fa9a 	bl	80004d8 <__aeabi_dmul>
 8005fa4:	2301      	movs	r3, #1
 8005fa6:	3501      	adds	r5, #1
 8005fa8:	1076      	asrs	r6, r6, #1
 8005faa:	3708      	adds	r7, #8
 8005fac:	e76e      	b.n	8005e8c <_dtoa_r+0x3a4>
 8005fae:	2502      	movs	r5, #2
 8005fb0:	e771      	b.n	8005e96 <_dtoa_r+0x3ae>
 8005fb2:	4657      	mov	r7, sl
 8005fb4:	4646      	mov	r6, r8
 8005fb6:	e790      	b.n	8005eda <_dtoa_r+0x3f2>
 8005fb8:	4b4d      	ldr	r3, [pc, #308]	; (80060f0 <_dtoa_r+0x608>)
 8005fba:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005fbe:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8005fc2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d048      	beq.n	800605a <_dtoa_r+0x572>
 8005fc8:	4602      	mov	r2, r0
 8005fca:	460b      	mov	r3, r1
 8005fcc:	2000      	movs	r0, #0
 8005fce:	494e      	ldr	r1, [pc, #312]	; (8006108 <_dtoa_r+0x620>)
 8005fd0:	f7fa fbac 	bl	800072c <__aeabi_ddiv>
 8005fd4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005fd8:	f7fa f8c6 	bl	8000168 <__aeabi_dsub>
 8005fdc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005fe0:	9d06      	ldr	r5, [sp, #24]
 8005fe2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005fe6:	f7fa fd27 	bl	8000a38 <__aeabi_d2iz>
 8005fea:	9011      	str	r0, [sp, #68]	; 0x44
 8005fec:	f7fa fa0a 	bl	8000404 <__aeabi_i2d>
 8005ff0:	4602      	mov	r2, r0
 8005ff2:	460b      	mov	r3, r1
 8005ff4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005ff8:	f7fa f8b6 	bl	8000168 <__aeabi_dsub>
 8005ffc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005ffe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006002:	3330      	adds	r3, #48	; 0x30
 8006004:	f805 3b01 	strb.w	r3, [r5], #1
 8006008:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800600c:	f7fa fcd6 	bl	80009bc <__aeabi_dcmplt>
 8006010:	2800      	cmp	r0, #0
 8006012:	d163      	bne.n	80060dc <_dtoa_r+0x5f4>
 8006014:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006018:	2000      	movs	r0, #0
 800601a:	4937      	ldr	r1, [pc, #220]	; (80060f8 <_dtoa_r+0x610>)
 800601c:	f7fa f8a4 	bl	8000168 <__aeabi_dsub>
 8006020:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006024:	f7fa fcca 	bl	80009bc <__aeabi_dcmplt>
 8006028:	2800      	cmp	r0, #0
 800602a:	f040 80b5 	bne.w	8006198 <_dtoa_r+0x6b0>
 800602e:	9b06      	ldr	r3, [sp, #24]
 8006030:	1aeb      	subs	r3, r5, r3
 8006032:	429e      	cmp	r6, r3
 8006034:	f77f af7c 	ble.w	8005f30 <_dtoa_r+0x448>
 8006038:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800603c:	2200      	movs	r2, #0
 800603e:	4b2f      	ldr	r3, [pc, #188]	; (80060fc <_dtoa_r+0x614>)
 8006040:	f7fa fa4a 	bl	80004d8 <__aeabi_dmul>
 8006044:	2200      	movs	r2, #0
 8006046:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800604a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800604e:	4b2b      	ldr	r3, [pc, #172]	; (80060fc <_dtoa_r+0x614>)
 8006050:	f7fa fa42 	bl	80004d8 <__aeabi_dmul>
 8006054:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006058:	e7c3      	b.n	8005fe2 <_dtoa_r+0x4fa>
 800605a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800605e:	f7fa fa3b 	bl	80004d8 <__aeabi_dmul>
 8006062:	9b06      	ldr	r3, [sp, #24]
 8006064:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8006068:	199d      	adds	r5, r3, r6
 800606a:	461e      	mov	r6, r3
 800606c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006070:	f7fa fce2 	bl	8000a38 <__aeabi_d2iz>
 8006074:	9011      	str	r0, [sp, #68]	; 0x44
 8006076:	f7fa f9c5 	bl	8000404 <__aeabi_i2d>
 800607a:	4602      	mov	r2, r0
 800607c:	460b      	mov	r3, r1
 800607e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006082:	f7fa f871 	bl	8000168 <__aeabi_dsub>
 8006086:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006088:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800608c:	3330      	adds	r3, #48	; 0x30
 800608e:	f806 3b01 	strb.w	r3, [r6], #1
 8006092:	42ae      	cmp	r6, r5
 8006094:	f04f 0200 	mov.w	r2, #0
 8006098:	d124      	bne.n	80060e4 <_dtoa_r+0x5fc>
 800609a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800609e:	4b1a      	ldr	r3, [pc, #104]	; (8006108 <_dtoa_r+0x620>)
 80060a0:	f7fa f864 	bl	800016c <__adddf3>
 80060a4:	4602      	mov	r2, r0
 80060a6:	460b      	mov	r3, r1
 80060a8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80060ac:	f7fa fca4 	bl	80009f8 <__aeabi_dcmpgt>
 80060b0:	2800      	cmp	r0, #0
 80060b2:	d171      	bne.n	8006198 <_dtoa_r+0x6b0>
 80060b4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80060b8:	2000      	movs	r0, #0
 80060ba:	4913      	ldr	r1, [pc, #76]	; (8006108 <_dtoa_r+0x620>)
 80060bc:	f7fa f854 	bl	8000168 <__aeabi_dsub>
 80060c0:	4602      	mov	r2, r0
 80060c2:	460b      	mov	r3, r1
 80060c4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80060c8:	f7fa fc78 	bl	80009bc <__aeabi_dcmplt>
 80060cc:	2800      	cmp	r0, #0
 80060ce:	f43f af2f 	beq.w	8005f30 <_dtoa_r+0x448>
 80060d2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80060d6:	1e6a      	subs	r2, r5, #1
 80060d8:	2b30      	cmp	r3, #48	; 0x30
 80060da:	d001      	beq.n	80060e0 <_dtoa_r+0x5f8>
 80060dc:	46ba      	mov	sl, r7
 80060de:	e04a      	b.n	8006176 <_dtoa_r+0x68e>
 80060e0:	4615      	mov	r5, r2
 80060e2:	e7f6      	b.n	80060d2 <_dtoa_r+0x5ea>
 80060e4:	4b05      	ldr	r3, [pc, #20]	; (80060fc <_dtoa_r+0x614>)
 80060e6:	f7fa f9f7 	bl	80004d8 <__aeabi_dmul>
 80060ea:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80060ee:	e7bd      	b.n	800606c <_dtoa_r+0x584>
 80060f0:	08007a90 	.word	0x08007a90
 80060f4:	08007a68 	.word	0x08007a68
 80060f8:	3ff00000 	.word	0x3ff00000
 80060fc:	40240000 	.word	0x40240000
 8006100:	401c0000 	.word	0x401c0000
 8006104:	40140000 	.word	0x40140000
 8006108:	3fe00000 	.word	0x3fe00000
 800610c:	9d06      	ldr	r5, [sp, #24]
 800610e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006112:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006116:	4630      	mov	r0, r6
 8006118:	4639      	mov	r1, r7
 800611a:	f7fa fb07 	bl	800072c <__aeabi_ddiv>
 800611e:	f7fa fc8b 	bl	8000a38 <__aeabi_d2iz>
 8006122:	4681      	mov	r9, r0
 8006124:	f7fa f96e 	bl	8000404 <__aeabi_i2d>
 8006128:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800612c:	f7fa f9d4 	bl	80004d8 <__aeabi_dmul>
 8006130:	4602      	mov	r2, r0
 8006132:	460b      	mov	r3, r1
 8006134:	4630      	mov	r0, r6
 8006136:	4639      	mov	r1, r7
 8006138:	f7fa f816 	bl	8000168 <__aeabi_dsub>
 800613c:	f109 0630 	add.w	r6, r9, #48	; 0x30
 8006140:	f805 6b01 	strb.w	r6, [r5], #1
 8006144:	9e06      	ldr	r6, [sp, #24]
 8006146:	4602      	mov	r2, r0
 8006148:	1bae      	subs	r6, r5, r6
 800614a:	45b0      	cmp	r8, r6
 800614c:	460b      	mov	r3, r1
 800614e:	d135      	bne.n	80061bc <_dtoa_r+0x6d4>
 8006150:	f7fa f80c 	bl	800016c <__adddf3>
 8006154:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006158:	4606      	mov	r6, r0
 800615a:	460f      	mov	r7, r1
 800615c:	f7fa fc4c 	bl	80009f8 <__aeabi_dcmpgt>
 8006160:	b9c8      	cbnz	r0, 8006196 <_dtoa_r+0x6ae>
 8006162:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006166:	4630      	mov	r0, r6
 8006168:	4639      	mov	r1, r7
 800616a:	f7fa fc1d 	bl	80009a8 <__aeabi_dcmpeq>
 800616e:	b110      	cbz	r0, 8006176 <_dtoa_r+0x68e>
 8006170:	f019 0f01 	tst.w	r9, #1
 8006174:	d10f      	bne.n	8006196 <_dtoa_r+0x6ae>
 8006176:	4659      	mov	r1, fp
 8006178:	4620      	mov	r0, r4
 800617a:	f000 fdf0 	bl	8006d5e <_Bfree>
 800617e:	2300      	movs	r3, #0
 8006180:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006182:	702b      	strb	r3, [r5, #0]
 8006184:	f10a 0301 	add.w	r3, sl, #1
 8006188:	6013      	str	r3, [r2, #0]
 800618a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800618c:	2b00      	cmp	r3, #0
 800618e:	f43f acf3 	beq.w	8005b78 <_dtoa_r+0x90>
 8006192:	601d      	str	r5, [r3, #0]
 8006194:	e4f0      	b.n	8005b78 <_dtoa_r+0x90>
 8006196:	4657      	mov	r7, sl
 8006198:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800619c:	1e6b      	subs	r3, r5, #1
 800619e:	2a39      	cmp	r2, #57	; 0x39
 80061a0:	d106      	bne.n	80061b0 <_dtoa_r+0x6c8>
 80061a2:	9a06      	ldr	r2, [sp, #24]
 80061a4:	429a      	cmp	r2, r3
 80061a6:	d107      	bne.n	80061b8 <_dtoa_r+0x6d0>
 80061a8:	2330      	movs	r3, #48	; 0x30
 80061aa:	7013      	strb	r3, [r2, #0]
 80061ac:	4613      	mov	r3, r2
 80061ae:	3701      	adds	r7, #1
 80061b0:	781a      	ldrb	r2, [r3, #0]
 80061b2:	3201      	adds	r2, #1
 80061b4:	701a      	strb	r2, [r3, #0]
 80061b6:	e791      	b.n	80060dc <_dtoa_r+0x5f4>
 80061b8:	461d      	mov	r5, r3
 80061ba:	e7ed      	b.n	8006198 <_dtoa_r+0x6b0>
 80061bc:	2200      	movs	r2, #0
 80061be:	4b99      	ldr	r3, [pc, #612]	; (8006424 <_dtoa_r+0x93c>)
 80061c0:	f7fa f98a 	bl	80004d8 <__aeabi_dmul>
 80061c4:	2200      	movs	r2, #0
 80061c6:	2300      	movs	r3, #0
 80061c8:	4606      	mov	r6, r0
 80061ca:	460f      	mov	r7, r1
 80061cc:	f7fa fbec 	bl	80009a8 <__aeabi_dcmpeq>
 80061d0:	2800      	cmp	r0, #0
 80061d2:	d09e      	beq.n	8006112 <_dtoa_r+0x62a>
 80061d4:	e7cf      	b.n	8006176 <_dtoa_r+0x68e>
 80061d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80061d8:	2a00      	cmp	r2, #0
 80061da:	f000 8088 	beq.w	80062ee <_dtoa_r+0x806>
 80061de:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80061e0:	2a01      	cmp	r2, #1
 80061e2:	dc6d      	bgt.n	80062c0 <_dtoa_r+0x7d8>
 80061e4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80061e6:	2a00      	cmp	r2, #0
 80061e8:	d066      	beq.n	80062b8 <_dtoa_r+0x7d0>
 80061ea:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80061ee:	464d      	mov	r5, r9
 80061f0:	9e08      	ldr	r6, [sp, #32]
 80061f2:	9a07      	ldr	r2, [sp, #28]
 80061f4:	2101      	movs	r1, #1
 80061f6:	441a      	add	r2, r3
 80061f8:	4620      	mov	r0, r4
 80061fa:	4499      	add	r9, r3
 80061fc:	9207      	str	r2, [sp, #28]
 80061fe:	f000 fe8c 	bl	8006f1a <__i2b>
 8006202:	4607      	mov	r7, r0
 8006204:	2d00      	cmp	r5, #0
 8006206:	dd0b      	ble.n	8006220 <_dtoa_r+0x738>
 8006208:	9b07      	ldr	r3, [sp, #28]
 800620a:	2b00      	cmp	r3, #0
 800620c:	dd08      	ble.n	8006220 <_dtoa_r+0x738>
 800620e:	42ab      	cmp	r3, r5
 8006210:	bfa8      	it	ge
 8006212:	462b      	movge	r3, r5
 8006214:	9a07      	ldr	r2, [sp, #28]
 8006216:	eba9 0903 	sub.w	r9, r9, r3
 800621a:	1aed      	subs	r5, r5, r3
 800621c:	1ad3      	subs	r3, r2, r3
 800621e:	9307      	str	r3, [sp, #28]
 8006220:	9b08      	ldr	r3, [sp, #32]
 8006222:	b1eb      	cbz	r3, 8006260 <_dtoa_r+0x778>
 8006224:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006226:	2b00      	cmp	r3, #0
 8006228:	d065      	beq.n	80062f6 <_dtoa_r+0x80e>
 800622a:	b18e      	cbz	r6, 8006250 <_dtoa_r+0x768>
 800622c:	4639      	mov	r1, r7
 800622e:	4632      	mov	r2, r6
 8006230:	4620      	mov	r0, r4
 8006232:	f000 ff11 	bl	8007058 <__pow5mult>
 8006236:	465a      	mov	r2, fp
 8006238:	4601      	mov	r1, r0
 800623a:	4607      	mov	r7, r0
 800623c:	4620      	mov	r0, r4
 800623e:	f000 fe75 	bl	8006f2c <__multiply>
 8006242:	4659      	mov	r1, fp
 8006244:	900a      	str	r0, [sp, #40]	; 0x28
 8006246:	4620      	mov	r0, r4
 8006248:	f000 fd89 	bl	8006d5e <_Bfree>
 800624c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800624e:	469b      	mov	fp, r3
 8006250:	9b08      	ldr	r3, [sp, #32]
 8006252:	1b9a      	subs	r2, r3, r6
 8006254:	d004      	beq.n	8006260 <_dtoa_r+0x778>
 8006256:	4659      	mov	r1, fp
 8006258:	4620      	mov	r0, r4
 800625a:	f000 fefd 	bl	8007058 <__pow5mult>
 800625e:	4683      	mov	fp, r0
 8006260:	2101      	movs	r1, #1
 8006262:	4620      	mov	r0, r4
 8006264:	f000 fe59 	bl	8006f1a <__i2b>
 8006268:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800626a:	4606      	mov	r6, r0
 800626c:	2b00      	cmp	r3, #0
 800626e:	f000 81c6 	beq.w	80065fe <_dtoa_r+0xb16>
 8006272:	461a      	mov	r2, r3
 8006274:	4601      	mov	r1, r0
 8006276:	4620      	mov	r0, r4
 8006278:	f000 feee 	bl	8007058 <__pow5mult>
 800627c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800627e:	4606      	mov	r6, r0
 8006280:	2b01      	cmp	r3, #1
 8006282:	dc3e      	bgt.n	8006302 <_dtoa_r+0x81a>
 8006284:	9b02      	ldr	r3, [sp, #8]
 8006286:	2b00      	cmp	r3, #0
 8006288:	d137      	bne.n	80062fa <_dtoa_r+0x812>
 800628a:	9b03      	ldr	r3, [sp, #12]
 800628c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006290:	2b00      	cmp	r3, #0
 8006292:	d134      	bne.n	80062fe <_dtoa_r+0x816>
 8006294:	9b03      	ldr	r3, [sp, #12]
 8006296:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800629a:	0d1b      	lsrs	r3, r3, #20
 800629c:	051b      	lsls	r3, r3, #20
 800629e:	b12b      	cbz	r3, 80062ac <_dtoa_r+0x7c4>
 80062a0:	9b07      	ldr	r3, [sp, #28]
 80062a2:	f109 0901 	add.w	r9, r9, #1
 80062a6:	3301      	adds	r3, #1
 80062a8:	9307      	str	r3, [sp, #28]
 80062aa:	2301      	movs	r3, #1
 80062ac:	9308      	str	r3, [sp, #32]
 80062ae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d128      	bne.n	8006306 <_dtoa_r+0x81e>
 80062b4:	2001      	movs	r0, #1
 80062b6:	e02e      	b.n	8006316 <_dtoa_r+0x82e>
 80062b8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80062ba:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80062be:	e796      	b.n	80061ee <_dtoa_r+0x706>
 80062c0:	9b08      	ldr	r3, [sp, #32]
 80062c2:	f108 36ff 	add.w	r6, r8, #4294967295
 80062c6:	42b3      	cmp	r3, r6
 80062c8:	bfb7      	itett	lt
 80062ca:	9b08      	ldrlt	r3, [sp, #32]
 80062cc:	1b9e      	subge	r6, r3, r6
 80062ce:	1af2      	sublt	r2, r6, r3
 80062d0:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 80062d2:	bfbf      	itttt	lt
 80062d4:	9608      	strlt	r6, [sp, #32]
 80062d6:	189b      	addlt	r3, r3, r2
 80062d8:	930c      	strlt	r3, [sp, #48]	; 0x30
 80062da:	2600      	movlt	r6, #0
 80062dc:	f1b8 0f00 	cmp.w	r8, #0
 80062e0:	bfb9      	ittee	lt
 80062e2:	eba9 0508 	sublt.w	r5, r9, r8
 80062e6:	2300      	movlt	r3, #0
 80062e8:	464d      	movge	r5, r9
 80062ea:	4643      	movge	r3, r8
 80062ec:	e781      	b.n	80061f2 <_dtoa_r+0x70a>
 80062ee:	9e08      	ldr	r6, [sp, #32]
 80062f0:	464d      	mov	r5, r9
 80062f2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80062f4:	e786      	b.n	8006204 <_dtoa_r+0x71c>
 80062f6:	9a08      	ldr	r2, [sp, #32]
 80062f8:	e7ad      	b.n	8006256 <_dtoa_r+0x76e>
 80062fa:	2300      	movs	r3, #0
 80062fc:	e7d6      	b.n	80062ac <_dtoa_r+0x7c4>
 80062fe:	9b02      	ldr	r3, [sp, #8]
 8006300:	e7d4      	b.n	80062ac <_dtoa_r+0x7c4>
 8006302:	2300      	movs	r3, #0
 8006304:	9308      	str	r3, [sp, #32]
 8006306:	6933      	ldr	r3, [r6, #16]
 8006308:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800630c:	6918      	ldr	r0, [r3, #16]
 800630e:	f000 fdb6 	bl	8006e7e <__hi0bits>
 8006312:	f1c0 0020 	rsb	r0, r0, #32
 8006316:	9b07      	ldr	r3, [sp, #28]
 8006318:	4418      	add	r0, r3
 800631a:	f010 001f 	ands.w	r0, r0, #31
 800631e:	d047      	beq.n	80063b0 <_dtoa_r+0x8c8>
 8006320:	f1c0 0320 	rsb	r3, r0, #32
 8006324:	2b04      	cmp	r3, #4
 8006326:	dd3b      	ble.n	80063a0 <_dtoa_r+0x8b8>
 8006328:	9b07      	ldr	r3, [sp, #28]
 800632a:	f1c0 001c 	rsb	r0, r0, #28
 800632e:	4481      	add	r9, r0
 8006330:	4405      	add	r5, r0
 8006332:	4403      	add	r3, r0
 8006334:	9307      	str	r3, [sp, #28]
 8006336:	f1b9 0f00 	cmp.w	r9, #0
 800633a:	dd05      	ble.n	8006348 <_dtoa_r+0x860>
 800633c:	4659      	mov	r1, fp
 800633e:	464a      	mov	r2, r9
 8006340:	4620      	mov	r0, r4
 8006342:	f000 fed7 	bl	80070f4 <__lshift>
 8006346:	4683      	mov	fp, r0
 8006348:	9b07      	ldr	r3, [sp, #28]
 800634a:	2b00      	cmp	r3, #0
 800634c:	dd05      	ble.n	800635a <_dtoa_r+0x872>
 800634e:	4631      	mov	r1, r6
 8006350:	461a      	mov	r2, r3
 8006352:	4620      	mov	r0, r4
 8006354:	f000 fece 	bl	80070f4 <__lshift>
 8006358:	4606      	mov	r6, r0
 800635a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800635c:	b353      	cbz	r3, 80063b4 <_dtoa_r+0x8cc>
 800635e:	4631      	mov	r1, r6
 8006360:	4658      	mov	r0, fp
 8006362:	f000 ff1b 	bl	800719c <__mcmp>
 8006366:	2800      	cmp	r0, #0
 8006368:	da24      	bge.n	80063b4 <_dtoa_r+0x8cc>
 800636a:	2300      	movs	r3, #0
 800636c:	4659      	mov	r1, fp
 800636e:	220a      	movs	r2, #10
 8006370:	4620      	mov	r0, r4
 8006372:	f000 fd0b 	bl	8006d8c <__multadd>
 8006376:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006378:	f10a 3aff 	add.w	sl, sl, #4294967295
 800637c:	4683      	mov	fp, r0
 800637e:	2b00      	cmp	r3, #0
 8006380:	f000 8144 	beq.w	800660c <_dtoa_r+0xb24>
 8006384:	2300      	movs	r3, #0
 8006386:	4639      	mov	r1, r7
 8006388:	220a      	movs	r2, #10
 800638a:	4620      	mov	r0, r4
 800638c:	f000 fcfe 	bl	8006d8c <__multadd>
 8006390:	9b04      	ldr	r3, [sp, #16]
 8006392:	4607      	mov	r7, r0
 8006394:	2b00      	cmp	r3, #0
 8006396:	dc4d      	bgt.n	8006434 <_dtoa_r+0x94c>
 8006398:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800639a:	2b02      	cmp	r3, #2
 800639c:	dd4a      	ble.n	8006434 <_dtoa_r+0x94c>
 800639e:	e011      	b.n	80063c4 <_dtoa_r+0x8dc>
 80063a0:	d0c9      	beq.n	8006336 <_dtoa_r+0x84e>
 80063a2:	9a07      	ldr	r2, [sp, #28]
 80063a4:	331c      	adds	r3, #28
 80063a6:	441a      	add	r2, r3
 80063a8:	4499      	add	r9, r3
 80063aa:	441d      	add	r5, r3
 80063ac:	4613      	mov	r3, r2
 80063ae:	e7c1      	b.n	8006334 <_dtoa_r+0x84c>
 80063b0:	4603      	mov	r3, r0
 80063b2:	e7f6      	b.n	80063a2 <_dtoa_r+0x8ba>
 80063b4:	f1b8 0f00 	cmp.w	r8, #0
 80063b8:	dc36      	bgt.n	8006428 <_dtoa_r+0x940>
 80063ba:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80063bc:	2b02      	cmp	r3, #2
 80063be:	dd33      	ble.n	8006428 <_dtoa_r+0x940>
 80063c0:	f8cd 8010 	str.w	r8, [sp, #16]
 80063c4:	9b04      	ldr	r3, [sp, #16]
 80063c6:	b963      	cbnz	r3, 80063e2 <_dtoa_r+0x8fa>
 80063c8:	4631      	mov	r1, r6
 80063ca:	2205      	movs	r2, #5
 80063cc:	4620      	mov	r0, r4
 80063ce:	f000 fcdd 	bl	8006d8c <__multadd>
 80063d2:	4601      	mov	r1, r0
 80063d4:	4606      	mov	r6, r0
 80063d6:	4658      	mov	r0, fp
 80063d8:	f000 fee0 	bl	800719c <__mcmp>
 80063dc:	2800      	cmp	r0, #0
 80063de:	f73f add3 	bgt.w	8005f88 <_dtoa_r+0x4a0>
 80063e2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80063e4:	9d06      	ldr	r5, [sp, #24]
 80063e6:	ea6f 0a03 	mvn.w	sl, r3
 80063ea:	f04f 0900 	mov.w	r9, #0
 80063ee:	4631      	mov	r1, r6
 80063f0:	4620      	mov	r0, r4
 80063f2:	f000 fcb4 	bl	8006d5e <_Bfree>
 80063f6:	2f00      	cmp	r7, #0
 80063f8:	f43f aebd 	beq.w	8006176 <_dtoa_r+0x68e>
 80063fc:	f1b9 0f00 	cmp.w	r9, #0
 8006400:	d005      	beq.n	800640e <_dtoa_r+0x926>
 8006402:	45b9      	cmp	r9, r7
 8006404:	d003      	beq.n	800640e <_dtoa_r+0x926>
 8006406:	4649      	mov	r1, r9
 8006408:	4620      	mov	r0, r4
 800640a:	f000 fca8 	bl	8006d5e <_Bfree>
 800640e:	4639      	mov	r1, r7
 8006410:	4620      	mov	r0, r4
 8006412:	f000 fca4 	bl	8006d5e <_Bfree>
 8006416:	e6ae      	b.n	8006176 <_dtoa_r+0x68e>
 8006418:	2600      	movs	r6, #0
 800641a:	4637      	mov	r7, r6
 800641c:	e7e1      	b.n	80063e2 <_dtoa_r+0x8fa>
 800641e:	46ba      	mov	sl, r7
 8006420:	4637      	mov	r7, r6
 8006422:	e5b1      	b.n	8005f88 <_dtoa_r+0x4a0>
 8006424:	40240000 	.word	0x40240000
 8006428:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800642a:	f8cd 8010 	str.w	r8, [sp, #16]
 800642e:	2b00      	cmp	r3, #0
 8006430:	f000 80f3 	beq.w	800661a <_dtoa_r+0xb32>
 8006434:	2d00      	cmp	r5, #0
 8006436:	dd05      	ble.n	8006444 <_dtoa_r+0x95c>
 8006438:	4639      	mov	r1, r7
 800643a:	462a      	mov	r2, r5
 800643c:	4620      	mov	r0, r4
 800643e:	f000 fe59 	bl	80070f4 <__lshift>
 8006442:	4607      	mov	r7, r0
 8006444:	9b08      	ldr	r3, [sp, #32]
 8006446:	2b00      	cmp	r3, #0
 8006448:	d04c      	beq.n	80064e4 <_dtoa_r+0x9fc>
 800644a:	6879      	ldr	r1, [r7, #4]
 800644c:	4620      	mov	r0, r4
 800644e:	f000 fc52 	bl	8006cf6 <_Balloc>
 8006452:	4605      	mov	r5, r0
 8006454:	693a      	ldr	r2, [r7, #16]
 8006456:	f107 010c 	add.w	r1, r7, #12
 800645a:	3202      	adds	r2, #2
 800645c:	0092      	lsls	r2, r2, #2
 800645e:	300c      	adds	r0, #12
 8006460:	f000 fc3c 	bl	8006cdc <memcpy>
 8006464:	2201      	movs	r2, #1
 8006466:	4629      	mov	r1, r5
 8006468:	4620      	mov	r0, r4
 800646a:	f000 fe43 	bl	80070f4 <__lshift>
 800646e:	46b9      	mov	r9, r7
 8006470:	4607      	mov	r7, r0
 8006472:	9b06      	ldr	r3, [sp, #24]
 8006474:	9307      	str	r3, [sp, #28]
 8006476:	9b02      	ldr	r3, [sp, #8]
 8006478:	f003 0301 	and.w	r3, r3, #1
 800647c:	9308      	str	r3, [sp, #32]
 800647e:	4631      	mov	r1, r6
 8006480:	4658      	mov	r0, fp
 8006482:	f7ff faa2 	bl	80059ca <quorem>
 8006486:	4649      	mov	r1, r9
 8006488:	4605      	mov	r5, r0
 800648a:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800648e:	4658      	mov	r0, fp
 8006490:	f000 fe84 	bl	800719c <__mcmp>
 8006494:	463a      	mov	r2, r7
 8006496:	9002      	str	r0, [sp, #8]
 8006498:	4631      	mov	r1, r6
 800649a:	4620      	mov	r0, r4
 800649c:	f000 fe98 	bl	80071d0 <__mdiff>
 80064a0:	68c3      	ldr	r3, [r0, #12]
 80064a2:	4602      	mov	r2, r0
 80064a4:	bb03      	cbnz	r3, 80064e8 <_dtoa_r+0xa00>
 80064a6:	4601      	mov	r1, r0
 80064a8:	9009      	str	r0, [sp, #36]	; 0x24
 80064aa:	4658      	mov	r0, fp
 80064ac:	f000 fe76 	bl	800719c <__mcmp>
 80064b0:	4603      	mov	r3, r0
 80064b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80064b4:	4611      	mov	r1, r2
 80064b6:	4620      	mov	r0, r4
 80064b8:	9309      	str	r3, [sp, #36]	; 0x24
 80064ba:	f000 fc50 	bl	8006d5e <_Bfree>
 80064be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064c0:	b9a3      	cbnz	r3, 80064ec <_dtoa_r+0xa04>
 80064c2:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80064c4:	b992      	cbnz	r2, 80064ec <_dtoa_r+0xa04>
 80064c6:	9a08      	ldr	r2, [sp, #32]
 80064c8:	b982      	cbnz	r2, 80064ec <_dtoa_r+0xa04>
 80064ca:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80064ce:	d029      	beq.n	8006524 <_dtoa_r+0xa3c>
 80064d0:	9b02      	ldr	r3, [sp, #8]
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	dd01      	ble.n	80064da <_dtoa_r+0x9f2>
 80064d6:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80064da:	9b07      	ldr	r3, [sp, #28]
 80064dc:	1c5d      	adds	r5, r3, #1
 80064de:	f883 8000 	strb.w	r8, [r3]
 80064e2:	e784      	b.n	80063ee <_dtoa_r+0x906>
 80064e4:	4638      	mov	r0, r7
 80064e6:	e7c2      	b.n	800646e <_dtoa_r+0x986>
 80064e8:	2301      	movs	r3, #1
 80064ea:	e7e3      	b.n	80064b4 <_dtoa_r+0x9cc>
 80064ec:	9a02      	ldr	r2, [sp, #8]
 80064ee:	2a00      	cmp	r2, #0
 80064f0:	db04      	blt.n	80064fc <_dtoa_r+0xa14>
 80064f2:	d123      	bne.n	800653c <_dtoa_r+0xa54>
 80064f4:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80064f6:	bb0a      	cbnz	r2, 800653c <_dtoa_r+0xa54>
 80064f8:	9a08      	ldr	r2, [sp, #32]
 80064fa:	b9fa      	cbnz	r2, 800653c <_dtoa_r+0xa54>
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	ddec      	ble.n	80064da <_dtoa_r+0x9f2>
 8006500:	4659      	mov	r1, fp
 8006502:	2201      	movs	r2, #1
 8006504:	4620      	mov	r0, r4
 8006506:	f000 fdf5 	bl	80070f4 <__lshift>
 800650a:	4631      	mov	r1, r6
 800650c:	4683      	mov	fp, r0
 800650e:	f000 fe45 	bl	800719c <__mcmp>
 8006512:	2800      	cmp	r0, #0
 8006514:	dc03      	bgt.n	800651e <_dtoa_r+0xa36>
 8006516:	d1e0      	bne.n	80064da <_dtoa_r+0x9f2>
 8006518:	f018 0f01 	tst.w	r8, #1
 800651c:	d0dd      	beq.n	80064da <_dtoa_r+0x9f2>
 800651e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8006522:	d1d8      	bne.n	80064d6 <_dtoa_r+0x9ee>
 8006524:	9b07      	ldr	r3, [sp, #28]
 8006526:	9a07      	ldr	r2, [sp, #28]
 8006528:	1c5d      	adds	r5, r3, #1
 800652a:	2339      	movs	r3, #57	; 0x39
 800652c:	7013      	strb	r3, [r2, #0]
 800652e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006532:	1e6a      	subs	r2, r5, #1
 8006534:	2b39      	cmp	r3, #57	; 0x39
 8006536:	d04d      	beq.n	80065d4 <_dtoa_r+0xaec>
 8006538:	3301      	adds	r3, #1
 800653a:	e052      	b.n	80065e2 <_dtoa_r+0xafa>
 800653c:	9a07      	ldr	r2, [sp, #28]
 800653e:	2b00      	cmp	r3, #0
 8006540:	f102 0501 	add.w	r5, r2, #1
 8006544:	dd06      	ble.n	8006554 <_dtoa_r+0xa6c>
 8006546:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800654a:	d0eb      	beq.n	8006524 <_dtoa_r+0xa3c>
 800654c:	f108 0801 	add.w	r8, r8, #1
 8006550:	9b07      	ldr	r3, [sp, #28]
 8006552:	e7c4      	b.n	80064de <_dtoa_r+0x9f6>
 8006554:	9b06      	ldr	r3, [sp, #24]
 8006556:	9a04      	ldr	r2, [sp, #16]
 8006558:	1aeb      	subs	r3, r5, r3
 800655a:	4293      	cmp	r3, r2
 800655c:	f805 8c01 	strb.w	r8, [r5, #-1]
 8006560:	d021      	beq.n	80065a6 <_dtoa_r+0xabe>
 8006562:	4659      	mov	r1, fp
 8006564:	2300      	movs	r3, #0
 8006566:	220a      	movs	r2, #10
 8006568:	4620      	mov	r0, r4
 800656a:	f000 fc0f 	bl	8006d8c <__multadd>
 800656e:	45b9      	cmp	r9, r7
 8006570:	4683      	mov	fp, r0
 8006572:	f04f 0300 	mov.w	r3, #0
 8006576:	f04f 020a 	mov.w	r2, #10
 800657a:	4649      	mov	r1, r9
 800657c:	4620      	mov	r0, r4
 800657e:	d105      	bne.n	800658c <_dtoa_r+0xaa4>
 8006580:	f000 fc04 	bl	8006d8c <__multadd>
 8006584:	4681      	mov	r9, r0
 8006586:	4607      	mov	r7, r0
 8006588:	9507      	str	r5, [sp, #28]
 800658a:	e778      	b.n	800647e <_dtoa_r+0x996>
 800658c:	f000 fbfe 	bl	8006d8c <__multadd>
 8006590:	4639      	mov	r1, r7
 8006592:	4681      	mov	r9, r0
 8006594:	2300      	movs	r3, #0
 8006596:	220a      	movs	r2, #10
 8006598:	4620      	mov	r0, r4
 800659a:	f000 fbf7 	bl	8006d8c <__multadd>
 800659e:	4607      	mov	r7, r0
 80065a0:	e7f2      	b.n	8006588 <_dtoa_r+0xaa0>
 80065a2:	f04f 0900 	mov.w	r9, #0
 80065a6:	4659      	mov	r1, fp
 80065a8:	2201      	movs	r2, #1
 80065aa:	4620      	mov	r0, r4
 80065ac:	f000 fda2 	bl	80070f4 <__lshift>
 80065b0:	4631      	mov	r1, r6
 80065b2:	4683      	mov	fp, r0
 80065b4:	f000 fdf2 	bl	800719c <__mcmp>
 80065b8:	2800      	cmp	r0, #0
 80065ba:	dcb8      	bgt.n	800652e <_dtoa_r+0xa46>
 80065bc:	d102      	bne.n	80065c4 <_dtoa_r+0xadc>
 80065be:	f018 0f01 	tst.w	r8, #1
 80065c2:	d1b4      	bne.n	800652e <_dtoa_r+0xa46>
 80065c4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80065c8:	1e6a      	subs	r2, r5, #1
 80065ca:	2b30      	cmp	r3, #48	; 0x30
 80065cc:	f47f af0f 	bne.w	80063ee <_dtoa_r+0x906>
 80065d0:	4615      	mov	r5, r2
 80065d2:	e7f7      	b.n	80065c4 <_dtoa_r+0xadc>
 80065d4:	9b06      	ldr	r3, [sp, #24]
 80065d6:	4293      	cmp	r3, r2
 80065d8:	d105      	bne.n	80065e6 <_dtoa_r+0xafe>
 80065da:	2331      	movs	r3, #49	; 0x31
 80065dc:	9a06      	ldr	r2, [sp, #24]
 80065de:	f10a 0a01 	add.w	sl, sl, #1
 80065e2:	7013      	strb	r3, [r2, #0]
 80065e4:	e703      	b.n	80063ee <_dtoa_r+0x906>
 80065e6:	4615      	mov	r5, r2
 80065e8:	e7a1      	b.n	800652e <_dtoa_r+0xa46>
 80065ea:	4b17      	ldr	r3, [pc, #92]	; (8006648 <_dtoa_r+0xb60>)
 80065ec:	f7ff bae1 	b.w	8005bb2 <_dtoa_r+0xca>
 80065f0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	f47f aabb 	bne.w	8005b6e <_dtoa_r+0x86>
 80065f8:	4b14      	ldr	r3, [pc, #80]	; (800664c <_dtoa_r+0xb64>)
 80065fa:	f7ff bada 	b.w	8005bb2 <_dtoa_r+0xca>
 80065fe:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006600:	2b01      	cmp	r3, #1
 8006602:	f77f ae3f 	ble.w	8006284 <_dtoa_r+0x79c>
 8006606:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006608:	9308      	str	r3, [sp, #32]
 800660a:	e653      	b.n	80062b4 <_dtoa_r+0x7cc>
 800660c:	9b04      	ldr	r3, [sp, #16]
 800660e:	2b00      	cmp	r3, #0
 8006610:	dc03      	bgt.n	800661a <_dtoa_r+0xb32>
 8006612:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006614:	2b02      	cmp	r3, #2
 8006616:	f73f aed5 	bgt.w	80063c4 <_dtoa_r+0x8dc>
 800661a:	9d06      	ldr	r5, [sp, #24]
 800661c:	4631      	mov	r1, r6
 800661e:	4658      	mov	r0, fp
 8006620:	f7ff f9d3 	bl	80059ca <quorem>
 8006624:	9b06      	ldr	r3, [sp, #24]
 8006626:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800662a:	f805 8b01 	strb.w	r8, [r5], #1
 800662e:	9a04      	ldr	r2, [sp, #16]
 8006630:	1aeb      	subs	r3, r5, r3
 8006632:	429a      	cmp	r2, r3
 8006634:	ddb5      	ble.n	80065a2 <_dtoa_r+0xaba>
 8006636:	4659      	mov	r1, fp
 8006638:	2300      	movs	r3, #0
 800663a:	220a      	movs	r2, #10
 800663c:	4620      	mov	r0, r4
 800663e:	f000 fba5 	bl	8006d8c <__multadd>
 8006642:	4683      	mov	fp, r0
 8006644:	e7ea      	b.n	800661c <_dtoa_r+0xb34>
 8006646:	bf00      	nop
 8006648:	080078e2 	.word	0x080078e2
 800664c:	08007a59 	.word	0x08007a59

08006650 <rshift>:
 8006650:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006652:	6906      	ldr	r6, [r0, #16]
 8006654:	114b      	asrs	r3, r1, #5
 8006656:	429e      	cmp	r6, r3
 8006658:	f100 0414 	add.w	r4, r0, #20
 800665c:	dd31      	ble.n	80066c2 <rshift+0x72>
 800665e:	f011 011f 	ands.w	r1, r1, #31
 8006662:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8006666:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 800666a:	d108      	bne.n	800667e <rshift+0x2e>
 800666c:	4621      	mov	r1, r4
 800666e:	42b2      	cmp	r2, r6
 8006670:	460b      	mov	r3, r1
 8006672:	d211      	bcs.n	8006698 <rshift+0x48>
 8006674:	f852 3b04 	ldr.w	r3, [r2], #4
 8006678:	f841 3b04 	str.w	r3, [r1], #4
 800667c:	e7f7      	b.n	800666e <rshift+0x1e>
 800667e:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8006682:	4623      	mov	r3, r4
 8006684:	f1c1 0c20 	rsb	ip, r1, #32
 8006688:	40cd      	lsrs	r5, r1
 800668a:	3204      	adds	r2, #4
 800668c:	42b2      	cmp	r2, r6
 800668e:	4617      	mov	r7, r2
 8006690:	d30d      	bcc.n	80066ae <rshift+0x5e>
 8006692:	601d      	str	r5, [r3, #0]
 8006694:	b105      	cbz	r5, 8006698 <rshift+0x48>
 8006696:	3304      	adds	r3, #4
 8006698:	42a3      	cmp	r3, r4
 800669a:	eba3 0204 	sub.w	r2, r3, r4
 800669e:	bf08      	it	eq
 80066a0:	2300      	moveq	r3, #0
 80066a2:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80066a6:	6102      	str	r2, [r0, #16]
 80066a8:	bf08      	it	eq
 80066aa:	6143      	streq	r3, [r0, #20]
 80066ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80066ae:	683f      	ldr	r7, [r7, #0]
 80066b0:	fa07 f70c 	lsl.w	r7, r7, ip
 80066b4:	433d      	orrs	r5, r7
 80066b6:	f843 5b04 	str.w	r5, [r3], #4
 80066ba:	f852 5b04 	ldr.w	r5, [r2], #4
 80066be:	40cd      	lsrs	r5, r1
 80066c0:	e7e4      	b.n	800668c <rshift+0x3c>
 80066c2:	4623      	mov	r3, r4
 80066c4:	e7e8      	b.n	8006698 <rshift+0x48>

080066c6 <__hexdig_fun>:
 80066c6:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80066ca:	2b09      	cmp	r3, #9
 80066cc:	d802      	bhi.n	80066d4 <__hexdig_fun+0xe>
 80066ce:	3820      	subs	r0, #32
 80066d0:	b2c0      	uxtb	r0, r0
 80066d2:	4770      	bx	lr
 80066d4:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80066d8:	2b05      	cmp	r3, #5
 80066da:	d801      	bhi.n	80066e0 <__hexdig_fun+0x1a>
 80066dc:	3847      	subs	r0, #71	; 0x47
 80066de:	e7f7      	b.n	80066d0 <__hexdig_fun+0xa>
 80066e0:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80066e4:	2b05      	cmp	r3, #5
 80066e6:	d801      	bhi.n	80066ec <__hexdig_fun+0x26>
 80066e8:	3827      	subs	r0, #39	; 0x27
 80066ea:	e7f1      	b.n	80066d0 <__hexdig_fun+0xa>
 80066ec:	2000      	movs	r0, #0
 80066ee:	4770      	bx	lr

080066f0 <__gethex>:
 80066f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066f4:	b08b      	sub	sp, #44	; 0x2c
 80066f6:	9002      	str	r0, [sp, #8]
 80066f8:	9816      	ldr	r0, [sp, #88]	; 0x58
 80066fa:	468a      	mov	sl, r1
 80066fc:	4690      	mov	r8, r2
 80066fe:	9306      	str	r3, [sp, #24]
 8006700:	f000 face 	bl	8006ca0 <__localeconv_l>
 8006704:	6803      	ldr	r3, [r0, #0]
 8006706:	f04f 0b00 	mov.w	fp, #0
 800670a:	4618      	mov	r0, r3
 800670c:	9303      	str	r3, [sp, #12]
 800670e:	f7f9 fd1f 	bl	8000150 <strlen>
 8006712:	9b03      	ldr	r3, [sp, #12]
 8006714:	9001      	str	r0, [sp, #4]
 8006716:	4403      	add	r3, r0
 8006718:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800671c:	9307      	str	r3, [sp, #28]
 800671e:	f8da 3000 	ldr.w	r3, [sl]
 8006722:	3302      	adds	r3, #2
 8006724:	461f      	mov	r7, r3
 8006726:	f813 0b01 	ldrb.w	r0, [r3], #1
 800672a:	2830      	cmp	r0, #48	; 0x30
 800672c:	d06c      	beq.n	8006808 <__gethex+0x118>
 800672e:	f7ff ffca 	bl	80066c6 <__hexdig_fun>
 8006732:	4604      	mov	r4, r0
 8006734:	2800      	cmp	r0, #0
 8006736:	d16a      	bne.n	800680e <__gethex+0x11e>
 8006738:	9a01      	ldr	r2, [sp, #4]
 800673a:	9903      	ldr	r1, [sp, #12]
 800673c:	4638      	mov	r0, r7
 800673e:	f7fe fa48 	bl	8004bd2 <strncmp>
 8006742:	2800      	cmp	r0, #0
 8006744:	d166      	bne.n	8006814 <__gethex+0x124>
 8006746:	9b01      	ldr	r3, [sp, #4]
 8006748:	5cf8      	ldrb	r0, [r7, r3]
 800674a:	18fe      	adds	r6, r7, r3
 800674c:	f7ff ffbb 	bl	80066c6 <__hexdig_fun>
 8006750:	2800      	cmp	r0, #0
 8006752:	d062      	beq.n	800681a <__gethex+0x12a>
 8006754:	4633      	mov	r3, r6
 8006756:	7818      	ldrb	r0, [r3, #0]
 8006758:	461f      	mov	r7, r3
 800675a:	2830      	cmp	r0, #48	; 0x30
 800675c:	f103 0301 	add.w	r3, r3, #1
 8006760:	d0f9      	beq.n	8006756 <__gethex+0x66>
 8006762:	f7ff ffb0 	bl	80066c6 <__hexdig_fun>
 8006766:	fab0 f580 	clz	r5, r0
 800676a:	4634      	mov	r4, r6
 800676c:	f04f 0b01 	mov.w	fp, #1
 8006770:	096d      	lsrs	r5, r5, #5
 8006772:	463a      	mov	r2, r7
 8006774:	4616      	mov	r6, r2
 8006776:	7830      	ldrb	r0, [r6, #0]
 8006778:	3201      	adds	r2, #1
 800677a:	f7ff ffa4 	bl	80066c6 <__hexdig_fun>
 800677e:	2800      	cmp	r0, #0
 8006780:	d1f8      	bne.n	8006774 <__gethex+0x84>
 8006782:	9a01      	ldr	r2, [sp, #4]
 8006784:	9903      	ldr	r1, [sp, #12]
 8006786:	4630      	mov	r0, r6
 8006788:	f7fe fa23 	bl	8004bd2 <strncmp>
 800678c:	b950      	cbnz	r0, 80067a4 <__gethex+0xb4>
 800678e:	b954      	cbnz	r4, 80067a6 <__gethex+0xb6>
 8006790:	9b01      	ldr	r3, [sp, #4]
 8006792:	18f4      	adds	r4, r6, r3
 8006794:	4622      	mov	r2, r4
 8006796:	4616      	mov	r6, r2
 8006798:	7830      	ldrb	r0, [r6, #0]
 800679a:	3201      	adds	r2, #1
 800679c:	f7ff ff93 	bl	80066c6 <__hexdig_fun>
 80067a0:	2800      	cmp	r0, #0
 80067a2:	d1f8      	bne.n	8006796 <__gethex+0xa6>
 80067a4:	b10c      	cbz	r4, 80067aa <__gethex+0xba>
 80067a6:	1ba4      	subs	r4, r4, r6
 80067a8:	00a4      	lsls	r4, r4, #2
 80067aa:	7833      	ldrb	r3, [r6, #0]
 80067ac:	2b50      	cmp	r3, #80	; 0x50
 80067ae:	d001      	beq.n	80067b4 <__gethex+0xc4>
 80067b0:	2b70      	cmp	r3, #112	; 0x70
 80067b2:	d140      	bne.n	8006836 <__gethex+0x146>
 80067b4:	7873      	ldrb	r3, [r6, #1]
 80067b6:	2b2b      	cmp	r3, #43	; 0x2b
 80067b8:	d031      	beq.n	800681e <__gethex+0x12e>
 80067ba:	2b2d      	cmp	r3, #45	; 0x2d
 80067bc:	d033      	beq.n	8006826 <__gethex+0x136>
 80067be:	f04f 0900 	mov.w	r9, #0
 80067c2:	1c71      	adds	r1, r6, #1
 80067c4:	7808      	ldrb	r0, [r1, #0]
 80067c6:	f7ff ff7e 	bl	80066c6 <__hexdig_fun>
 80067ca:	1e43      	subs	r3, r0, #1
 80067cc:	b2db      	uxtb	r3, r3
 80067ce:	2b18      	cmp	r3, #24
 80067d0:	d831      	bhi.n	8006836 <__gethex+0x146>
 80067d2:	f1a0 0210 	sub.w	r2, r0, #16
 80067d6:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80067da:	f7ff ff74 	bl	80066c6 <__hexdig_fun>
 80067de:	1e43      	subs	r3, r0, #1
 80067e0:	b2db      	uxtb	r3, r3
 80067e2:	2b18      	cmp	r3, #24
 80067e4:	d922      	bls.n	800682c <__gethex+0x13c>
 80067e6:	f1b9 0f00 	cmp.w	r9, #0
 80067ea:	d000      	beq.n	80067ee <__gethex+0xfe>
 80067ec:	4252      	negs	r2, r2
 80067ee:	4414      	add	r4, r2
 80067f0:	f8ca 1000 	str.w	r1, [sl]
 80067f4:	b30d      	cbz	r5, 800683a <__gethex+0x14a>
 80067f6:	f1bb 0f00 	cmp.w	fp, #0
 80067fa:	bf0c      	ite	eq
 80067fc:	2706      	moveq	r7, #6
 80067fe:	2700      	movne	r7, #0
 8006800:	4638      	mov	r0, r7
 8006802:	b00b      	add	sp, #44	; 0x2c
 8006804:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006808:	f10b 0b01 	add.w	fp, fp, #1
 800680c:	e78a      	b.n	8006724 <__gethex+0x34>
 800680e:	2500      	movs	r5, #0
 8006810:	462c      	mov	r4, r5
 8006812:	e7ae      	b.n	8006772 <__gethex+0x82>
 8006814:	463e      	mov	r6, r7
 8006816:	2501      	movs	r5, #1
 8006818:	e7c7      	b.n	80067aa <__gethex+0xba>
 800681a:	4604      	mov	r4, r0
 800681c:	e7fb      	b.n	8006816 <__gethex+0x126>
 800681e:	f04f 0900 	mov.w	r9, #0
 8006822:	1cb1      	adds	r1, r6, #2
 8006824:	e7ce      	b.n	80067c4 <__gethex+0xd4>
 8006826:	f04f 0901 	mov.w	r9, #1
 800682a:	e7fa      	b.n	8006822 <__gethex+0x132>
 800682c:	230a      	movs	r3, #10
 800682e:	fb03 0202 	mla	r2, r3, r2, r0
 8006832:	3a10      	subs	r2, #16
 8006834:	e7cf      	b.n	80067d6 <__gethex+0xe6>
 8006836:	4631      	mov	r1, r6
 8006838:	e7da      	b.n	80067f0 <__gethex+0x100>
 800683a:	4629      	mov	r1, r5
 800683c:	1bf3      	subs	r3, r6, r7
 800683e:	3b01      	subs	r3, #1
 8006840:	2b07      	cmp	r3, #7
 8006842:	dc49      	bgt.n	80068d8 <__gethex+0x1e8>
 8006844:	9802      	ldr	r0, [sp, #8]
 8006846:	f000 fa56 	bl	8006cf6 <_Balloc>
 800684a:	f04f 0b00 	mov.w	fp, #0
 800684e:	4605      	mov	r5, r0
 8006850:	46da      	mov	sl, fp
 8006852:	9b01      	ldr	r3, [sp, #4]
 8006854:	f100 0914 	add.w	r9, r0, #20
 8006858:	f1c3 0301 	rsb	r3, r3, #1
 800685c:	f8cd 9010 	str.w	r9, [sp, #16]
 8006860:	9308      	str	r3, [sp, #32]
 8006862:	42b7      	cmp	r7, r6
 8006864:	d33b      	bcc.n	80068de <__gethex+0x1ee>
 8006866:	9804      	ldr	r0, [sp, #16]
 8006868:	f840 ab04 	str.w	sl, [r0], #4
 800686c:	eba0 0009 	sub.w	r0, r0, r9
 8006870:	1080      	asrs	r0, r0, #2
 8006872:	6128      	str	r0, [r5, #16]
 8006874:	0147      	lsls	r7, r0, #5
 8006876:	4650      	mov	r0, sl
 8006878:	f000 fb01 	bl	8006e7e <__hi0bits>
 800687c:	f8d8 6000 	ldr.w	r6, [r8]
 8006880:	1a3f      	subs	r7, r7, r0
 8006882:	42b7      	cmp	r7, r6
 8006884:	dd64      	ble.n	8006950 <__gethex+0x260>
 8006886:	1bbf      	subs	r7, r7, r6
 8006888:	4639      	mov	r1, r7
 800688a:	4628      	mov	r0, r5
 800688c:	f000 fe0b 	bl	80074a6 <__any_on>
 8006890:	4682      	mov	sl, r0
 8006892:	b178      	cbz	r0, 80068b4 <__gethex+0x1c4>
 8006894:	f04f 0a01 	mov.w	sl, #1
 8006898:	1e7b      	subs	r3, r7, #1
 800689a:	1159      	asrs	r1, r3, #5
 800689c:	f003 021f 	and.w	r2, r3, #31
 80068a0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80068a4:	fa0a f202 	lsl.w	r2, sl, r2
 80068a8:	420a      	tst	r2, r1
 80068aa:	d003      	beq.n	80068b4 <__gethex+0x1c4>
 80068ac:	4553      	cmp	r3, sl
 80068ae:	dc46      	bgt.n	800693e <__gethex+0x24e>
 80068b0:	f04f 0a02 	mov.w	sl, #2
 80068b4:	4639      	mov	r1, r7
 80068b6:	4628      	mov	r0, r5
 80068b8:	f7ff feca 	bl	8006650 <rshift>
 80068bc:	443c      	add	r4, r7
 80068be:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80068c2:	42a3      	cmp	r3, r4
 80068c4:	da52      	bge.n	800696c <__gethex+0x27c>
 80068c6:	4629      	mov	r1, r5
 80068c8:	9802      	ldr	r0, [sp, #8]
 80068ca:	f000 fa48 	bl	8006d5e <_Bfree>
 80068ce:	2300      	movs	r3, #0
 80068d0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80068d2:	27a3      	movs	r7, #163	; 0xa3
 80068d4:	6013      	str	r3, [r2, #0]
 80068d6:	e793      	b.n	8006800 <__gethex+0x110>
 80068d8:	3101      	adds	r1, #1
 80068da:	105b      	asrs	r3, r3, #1
 80068dc:	e7b0      	b.n	8006840 <__gethex+0x150>
 80068de:	1e73      	subs	r3, r6, #1
 80068e0:	9305      	str	r3, [sp, #20]
 80068e2:	9a07      	ldr	r2, [sp, #28]
 80068e4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80068e8:	4293      	cmp	r3, r2
 80068ea:	d018      	beq.n	800691e <__gethex+0x22e>
 80068ec:	f1bb 0f20 	cmp.w	fp, #32
 80068f0:	d107      	bne.n	8006902 <__gethex+0x212>
 80068f2:	9b04      	ldr	r3, [sp, #16]
 80068f4:	f8c3 a000 	str.w	sl, [r3]
 80068f8:	f04f 0a00 	mov.w	sl, #0
 80068fc:	46d3      	mov	fp, sl
 80068fe:	3304      	adds	r3, #4
 8006900:	9304      	str	r3, [sp, #16]
 8006902:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8006906:	f7ff fede 	bl	80066c6 <__hexdig_fun>
 800690a:	f000 000f 	and.w	r0, r0, #15
 800690e:	fa00 f00b 	lsl.w	r0, r0, fp
 8006912:	ea4a 0a00 	orr.w	sl, sl, r0
 8006916:	f10b 0b04 	add.w	fp, fp, #4
 800691a:	9b05      	ldr	r3, [sp, #20]
 800691c:	e00d      	b.n	800693a <__gethex+0x24a>
 800691e:	9b05      	ldr	r3, [sp, #20]
 8006920:	9a08      	ldr	r2, [sp, #32]
 8006922:	4413      	add	r3, r2
 8006924:	42bb      	cmp	r3, r7
 8006926:	d3e1      	bcc.n	80068ec <__gethex+0x1fc>
 8006928:	4618      	mov	r0, r3
 800692a:	9a01      	ldr	r2, [sp, #4]
 800692c:	9903      	ldr	r1, [sp, #12]
 800692e:	9309      	str	r3, [sp, #36]	; 0x24
 8006930:	f7fe f94f 	bl	8004bd2 <strncmp>
 8006934:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006936:	2800      	cmp	r0, #0
 8006938:	d1d8      	bne.n	80068ec <__gethex+0x1fc>
 800693a:	461e      	mov	r6, r3
 800693c:	e791      	b.n	8006862 <__gethex+0x172>
 800693e:	1eb9      	subs	r1, r7, #2
 8006940:	4628      	mov	r0, r5
 8006942:	f000 fdb0 	bl	80074a6 <__any_on>
 8006946:	2800      	cmp	r0, #0
 8006948:	d0b2      	beq.n	80068b0 <__gethex+0x1c0>
 800694a:	f04f 0a03 	mov.w	sl, #3
 800694e:	e7b1      	b.n	80068b4 <__gethex+0x1c4>
 8006950:	da09      	bge.n	8006966 <__gethex+0x276>
 8006952:	1bf7      	subs	r7, r6, r7
 8006954:	4629      	mov	r1, r5
 8006956:	463a      	mov	r2, r7
 8006958:	9802      	ldr	r0, [sp, #8]
 800695a:	f000 fbcb 	bl	80070f4 <__lshift>
 800695e:	4605      	mov	r5, r0
 8006960:	1be4      	subs	r4, r4, r7
 8006962:	f100 0914 	add.w	r9, r0, #20
 8006966:	f04f 0a00 	mov.w	sl, #0
 800696a:	e7a8      	b.n	80068be <__gethex+0x1ce>
 800696c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8006970:	42a0      	cmp	r0, r4
 8006972:	dd6b      	ble.n	8006a4c <__gethex+0x35c>
 8006974:	1b04      	subs	r4, r0, r4
 8006976:	42a6      	cmp	r6, r4
 8006978:	dc2e      	bgt.n	80069d8 <__gethex+0x2e8>
 800697a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800697e:	2b02      	cmp	r3, #2
 8006980:	d022      	beq.n	80069c8 <__gethex+0x2d8>
 8006982:	2b03      	cmp	r3, #3
 8006984:	d024      	beq.n	80069d0 <__gethex+0x2e0>
 8006986:	2b01      	cmp	r3, #1
 8006988:	d115      	bne.n	80069b6 <__gethex+0x2c6>
 800698a:	42a6      	cmp	r6, r4
 800698c:	d113      	bne.n	80069b6 <__gethex+0x2c6>
 800698e:	2e01      	cmp	r6, #1
 8006990:	dc0b      	bgt.n	80069aa <__gethex+0x2ba>
 8006992:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8006996:	9a06      	ldr	r2, [sp, #24]
 8006998:	2762      	movs	r7, #98	; 0x62
 800699a:	6013      	str	r3, [r2, #0]
 800699c:	2301      	movs	r3, #1
 800699e:	612b      	str	r3, [r5, #16]
 80069a0:	f8c9 3000 	str.w	r3, [r9]
 80069a4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80069a6:	601d      	str	r5, [r3, #0]
 80069a8:	e72a      	b.n	8006800 <__gethex+0x110>
 80069aa:	1e71      	subs	r1, r6, #1
 80069ac:	4628      	mov	r0, r5
 80069ae:	f000 fd7a 	bl	80074a6 <__any_on>
 80069b2:	2800      	cmp	r0, #0
 80069b4:	d1ed      	bne.n	8006992 <__gethex+0x2a2>
 80069b6:	4629      	mov	r1, r5
 80069b8:	9802      	ldr	r0, [sp, #8]
 80069ba:	f000 f9d0 	bl	8006d5e <_Bfree>
 80069be:	2300      	movs	r3, #0
 80069c0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80069c2:	2750      	movs	r7, #80	; 0x50
 80069c4:	6013      	str	r3, [r2, #0]
 80069c6:	e71b      	b.n	8006800 <__gethex+0x110>
 80069c8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d0e1      	beq.n	8006992 <__gethex+0x2a2>
 80069ce:	e7f2      	b.n	80069b6 <__gethex+0x2c6>
 80069d0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d1dd      	bne.n	8006992 <__gethex+0x2a2>
 80069d6:	e7ee      	b.n	80069b6 <__gethex+0x2c6>
 80069d8:	1e67      	subs	r7, r4, #1
 80069da:	f1ba 0f00 	cmp.w	sl, #0
 80069de:	d132      	bne.n	8006a46 <__gethex+0x356>
 80069e0:	b127      	cbz	r7, 80069ec <__gethex+0x2fc>
 80069e2:	4639      	mov	r1, r7
 80069e4:	4628      	mov	r0, r5
 80069e6:	f000 fd5e 	bl	80074a6 <__any_on>
 80069ea:	4682      	mov	sl, r0
 80069ec:	2301      	movs	r3, #1
 80069ee:	117a      	asrs	r2, r7, #5
 80069f0:	f007 071f 	and.w	r7, r7, #31
 80069f4:	fa03 f707 	lsl.w	r7, r3, r7
 80069f8:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 80069fc:	4621      	mov	r1, r4
 80069fe:	421f      	tst	r7, r3
 8006a00:	f04f 0702 	mov.w	r7, #2
 8006a04:	4628      	mov	r0, r5
 8006a06:	bf18      	it	ne
 8006a08:	f04a 0a02 	orrne.w	sl, sl, #2
 8006a0c:	1b36      	subs	r6, r6, r4
 8006a0e:	f7ff fe1f 	bl	8006650 <rshift>
 8006a12:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8006a16:	f1ba 0f00 	cmp.w	sl, #0
 8006a1a:	d048      	beq.n	8006aae <__gethex+0x3be>
 8006a1c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006a20:	2b02      	cmp	r3, #2
 8006a22:	d015      	beq.n	8006a50 <__gethex+0x360>
 8006a24:	2b03      	cmp	r3, #3
 8006a26:	d017      	beq.n	8006a58 <__gethex+0x368>
 8006a28:	2b01      	cmp	r3, #1
 8006a2a:	d109      	bne.n	8006a40 <__gethex+0x350>
 8006a2c:	f01a 0f02 	tst.w	sl, #2
 8006a30:	d006      	beq.n	8006a40 <__gethex+0x350>
 8006a32:	f8d9 3000 	ldr.w	r3, [r9]
 8006a36:	ea4a 0a03 	orr.w	sl, sl, r3
 8006a3a:	f01a 0f01 	tst.w	sl, #1
 8006a3e:	d10e      	bne.n	8006a5e <__gethex+0x36e>
 8006a40:	f047 0710 	orr.w	r7, r7, #16
 8006a44:	e033      	b.n	8006aae <__gethex+0x3be>
 8006a46:	f04f 0a01 	mov.w	sl, #1
 8006a4a:	e7cf      	b.n	80069ec <__gethex+0x2fc>
 8006a4c:	2701      	movs	r7, #1
 8006a4e:	e7e2      	b.n	8006a16 <__gethex+0x326>
 8006a50:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006a52:	f1c3 0301 	rsb	r3, r3, #1
 8006a56:	9315      	str	r3, [sp, #84]	; 0x54
 8006a58:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d0f0      	beq.n	8006a40 <__gethex+0x350>
 8006a5e:	f04f 0c00 	mov.w	ip, #0
 8006a62:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8006a66:	f105 0314 	add.w	r3, r5, #20
 8006a6a:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8006a6e:	eb03 010a 	add.w	r1, r3, sl
 8006a72:	4618      	mov	r0, r3
 8006a74:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a78:	f1b2 3fff 	cmp.w	r2, #4294967295
 8006a7c:	d01c      	beq.n	8006ab8 <__gethex+0x3c8>
 8006a7e:	3201      	adds	r2, #1
 8006a80:	6002      	str	r2, [r0, #0]
 8006a82:	2f02      	cmp	r7, #2
 8006a84:	f105 0314 	add.w	r3, r5, #20
 8006a88:	d138      	bne.n	8006afc <__gethex+0x40c>
 8006a8a:	f8d8 2000 	ldr.w	r2, [r8]
 8006a8e:	3a01      	subs	r2, #1
 8006a90:	42b2      	cmp	r2, r6
 8006a92:	d10a      	bne.n	8006aaa <__gethex+0x3ba>
 8006a94:	2201      	movs	r2, #1
 8006a96:	1171      	asrs	r1, r6, #5
 8006a98:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006a9c:	f006 061f 	and.w	r6, r6, #31
 8006aa0:	fa02 f606 	lsl.w	r6, r2, r6
 8006aa4:	421e      	tst	r6, r3
 8006aa6:	bf18      	it	ne
 8006aa8:	4617      	movne	r7, r2
 8006aaa:	f047 0720 	orr.w	r7, r7, #32
 8006aae:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006ab0:	601d      	str	r5, [r3, #0]
 8006ab2:	9b06      	ldr	r3, [sp, #24]
 8006ab4:	601c      	str	r4, [r3, #0]
 8006ab6:	e6a3      	b.n	8006800 <__gethex+0x110>
 8006ab8:	4299      	cmp	r1, r3
 8006aba:	f843 cc04 	str.w	ip, [r3, #-4]
 8006abe:	d8d8      	bhi.n	8006a72 <__gethex+0x382>
 8006ac0:	68ab      	ldr	r3, [r5, #8]
 8006ac2:	4599      	cmp	r9, r3
 8006ac4:	db12      	blt.n	8006aec <__gethex+0x3fc>
 8006ac6:	6869      	ldr	r1, [r5, #4]
 8006ac8:	9802      	ldr	r0, [sp, #8]
 8006aca:	3101      	adds	r1, #1
 8006acc:	f000 f913 	bl	8006cf6 <_Balloc>
 8006ad0:	4683      	mov	fp, r0
 8006ad2:	692a      	ldr	r2, [r5, #16]
 8006ad4:	f105 010c 	add.w	r1, r5, #12
 8006ad8:	3202      	adds	r2, #2
 8006ada:	0092      	lsls	r2, r2, #2
 8006adc:	300c      	adds	r0, #12
 8006ade:	f000 f8fd 	bl	8006cdc <memcpy>
 8006ae2:	4629      	mov	r1, r5
 8006ae4:	9802      	ldr	r0, [sp, #8]
 8006ae6:	f000 f93a 	bl	8006d5e <_Bfree>
 8006aea:	465d      	mov	r5, fp
 8006aec:	692b      	ldr	r3, [r5, #16]
 8006aee:	1c5a      	adds	r2, r3, #1
 8006af0:	612a      	str	r2, [r5, #16]
 8006af2:	2201      	movs	r2, #1
 8006af4:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8006af8:	615a      	str	r2, [r3, #20]
 8006afa:	e7c2      	b.n	8006a82 <__gethex+0x392>
 8006afc:	692a      	ldr	r2, [r5, #16]
 8006afe:	454a      	cmp	r2, r9
 8006b00:	dd0b      	ble.n	8006b1a <__gethex+0x42a>
 8006b02:	2101      	movs	r1, #1
 8006b04:	4628      	mov	r0, r5
 8006b06:	f7ff fda3 	bl	8006650 <rshift>
 8006b0a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006b0e:	3401      	adds	r4, #1
 8006b10:	42a3      	cmp	r3, r4
 8006b12:	f6ff aed8 	blt.w	80068c6 <__gethex+0x1d6>
 8006b16:	2701      	movs	r7, #1
 8006b18:	e7c7      	b.n	8006aaa <__gethex+0x3ba>
 8006b1a:	f016 061f 	ands.w	r6, r6, #31
 8006b1e:	d0fa      	beq.n	8006b16 <__gethex+0x426>
 8006b20:	449a      	add	sl, r3
 8006b22:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8006b26:	f000 f9aa 	bl	8006e7e <__hi0bits>
 8006b2a:	f1c6 0620 	rsb	r6, r6, #32
 8006b2e:	42b0      	cmp	r0, r6
 8006b30:	dbe7      	blt.n	8006b02 <__gethex+0x412>
 8006b32:	e7f0      	b.n	8006b16 <__gethex+0x426>

08006b34 <L_shift>:
 8006b34:	f1c2 0208 	rsb	r2, r2, #8
 8006b38:	0092      	lsls	r2, r2, #2
 8006b3a:	b570      	push	{r4, r5, r6, lr}
 8006b3c:	f1c2 0620 	rsb	r6, r2, #32
 8006b40:	6843      	ldr	r3, [r0, #4]
 8006b42:	6804      	ldr	r4, [r0, #0]
 8006b44:	fa03 f506 	lsl.w	r5, r3, r6
 8006b48:	432c      	orrs	r4, r5
 8006b4a:	40d3      	lsrs	r3, r2
 8006b4c:	6004      	str	r4, [r0, #0]
 8006b4e:	f840 3f04 	str.w	r3, [r0, #4]!
 8006b52:	4288      	cmp	r0, r1
 8006b54:	d3f4      	bcc.n	8006b40 <L_shift+0xc>
 8006b56:	bd70      	pop	{r4, r5, r6, pc}

08006b58 <__match>:
 8006b58:	b530      	push	{r4, r5, lr}
 8006b5a:	6803      	ldr	r3, [r0, #0]
 8006b5c:	3301      	adds	r3, #1
 8006b5e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006b62:	b914      	cbnz	r4, 8006b6a <__match+0x12>
 8006b64:	6003      	str	r3, [r0, #0]
 8006b66:	2001      	movs	r0, #1
 8006b68:	bd30      	pop	{r4, r5, pc}
 8006b6a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006b6e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8006b72:	2d19      	cmp	r5, #25
 8006b74:	bf98      	it	ls
 8006b76:	3220      	addls	r2, #32
 8006b78:	42a2      	cmp	r2, r4
 8006b7a:	d0f0      	beq.n	8006b5e <__match+0x6>
 8006b7c:	2000      	movs	r0, #0
 8006b7e:	e7f3      	b.n	8006b68 <__match+0x10>

08006b80 <__hexnan>:
 8006b80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b84:	2500      	movs	r5, #0
 8006b86:	680b      	ldr	r3, [r1, #0]
 8006b88:	4682      	mov	sl, r0
 8006b8a:	115f      	asrs	r7, r3, #5
 8006b8c:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8006b90:	f013 031f 	ands.w	r3, r3, #31
 8006b94:	bf18      	it	ne
 8006b96:	3704      	addne	r7, #4
 8006b98:	1f3e      	subs	r6, r7, #4
 8006b9a:	4690      	mov	r8, r2
 8006b9c:	46b1      	mov	r9, r6
 8006b9e:	4634      	mov	r4, r6
 8006ba0:	46ab      	mov	fp, r5
 8006ba2:	b087      	sub	sp, #28
 8006ba4:	6801      	ldr	r1, [r0, #0]
 8006ba6:	9301      	str	r3, [sp, #4]
 8006ba8:	f847 5c04 	str.w	r5, [r7, #-4]
 8006bac:	9502      	str	r5, [sp, #8]
 8006bae:	784a      	ldrb	r2, [r1, #1]
 8006bb0:	1c4b      	adds	r3, r1, #1
 8006bb2:	9303      	str	r3, [sp, #12]
 8006bb4:	b342      	cbz	r2, 8006c08 <__hexnan+0x88>
 8006bb6:	4610      	mov	r0, r2
 8006bb8:	9105      	str	r1, [sp, #20]
 8006bba:	9204      	str	r2, [sp, #16]
 8006bbc:	f7ff fd83 	bl	80066c6 <__hexdig_fun>
 8006bc0:	2800      	cmp	r0, #0
 8006bc2:	d143      	bne.n	8006c4c <__hexnan+0xcc>
 8006bc4:	9a04      	ldr	r2, [sp, #16]
 8006bc6:	9905      	ldr	r1, [sp, #20]
 8006bc8:	2a20      	cmp	r2, #32
 8006bca:	d818      	bhi.n	8006bfe <__hexnan+0x7e>
 8006bcc:	9b02      	ldr	r3, [sp, #8]
 8006bce:	459b      	cmp	fp, r3
 8006bd0:	dd13      	ble.n	8006bfa <__hexnan+0x7a>
 8006bd2:	454c      	cmp	r4, r9
 8006bd4:	d206      	bcs.n	8006be4 <__hexnan+0x64>
 8006bd6:	2d07      	cmp	r5, #7
 8006bd8:	dc04      	bgt.n	8006be4 <__hexnan+0x64>
 8006bda:	462a      	mov	r2, r5
 8006bdc:	4649      	mov	r1, r9
 8006bde:	4620      	mov	r0, r4
 8006be0:	f7ff ffa8 	bl	8006b34 <L_shift>
 8006be4:	4544      	cmp	r4, r8
 8006be6:	d944      	bls.n	8006c72 <__hexnan+0xf2>
 8006be8:	2300      	movs	r3, #0
 8006bea:	f1a4 0904 	sub.w	r9, r4, #4
 8006bee:	f844 3c04 	str.w	r3, [r4, #-4]
 8006bf2:	461d      	mov	r5, r3
 8006bf4:	464c      	mov	r4, r9
 8006bf6:	f8cd b008 	str.w	fp, [sp, #8]
 8006bfa:	9903      	ldr	r1, [sp, #12]
 8006bfc:	e7d7      	b.n	8006bae <__hexnan+0x2e>
 8006bfe:	2a29      	cmp	r2, #41	; 0x29
 8006c00:	d14a      	bne.n	8006c98 <__hexnan+0x118>
 8006c02:	3102      	adds	r1, #2
 8006c04:	f8ca 1000 	str.w	r1, [sl]
 8006c08:	f1bb 0f00 	cmp.w	fp, #0
 8006c0c:	d044      	beq.n	8006c98 <__hexnan+0x118>
 8006c0e:	454c      	cmp	r4, r9
 8006c10:	d206      	bcs.n	8006c20 <__hexnan+0xa0>
 8006c12:	2d07      	cmp	r5, #7
 8006c14:	dc04      	bgt.n	8006c20 <__hexnan+0xa0>
 8006c16:	462a      	mov	r2, r5
 8006c18:	4649      	mov	r1, r9
 8006c1a:	4620      	mov	r0, r4
 8006c1c:	f7ff ff8a 	bl	8006b34 <L_shift>
 8006c20:	4544      	cmp	r4, r8
 8006c22:	d928      	bls.n	8006c76 <__hexnan+0xf6>
 8006c24:	4643      	mov	r3, r8
 8006c26:	f854 2b04 	ldr.w	r2, [r4], #4
 8006c2a:	42a6      	cmp	r6, r4
 8006c2c:	f843 2b04 	str.w	r2, [r3], #4
 8006c30:	d2f9      	bcs.n	8006c26 <__hexnan+0xa6>
 8006c32:	2200      	movs	r2, #0
 8006c34:	f843 2b04 	str.w	r2, [r3], #4
 8006c38:	429e      	cmp	r6, r3
 8006c3a:	d2fb      	bcs.n	8006c34 <__hexnan+0xb4>
 8006c3c:	6833      	ldr	r3, [r6, #0]
 8006c3e:	b91b      	cbnz	r3, 8006c48 <__hexnan+0xc8>
 8006c40:	4546      	cmp	r6, r8
 8006c42:	d127      	bne.n	8006c94 <__hexnan+0x114>
 8006c44:	2301      	movs	r3, #1
 8006c46:	6033      	str	r3, [r6, #0]
 8006c48:	2005      	movs	r0, #5
 8006c4a:	e026      	b.n	8006c9a <__hexnan+0x11a>
 8006c4c:	3501      	adds	r5, #1
 8006c4e:	2d08      	cmp	r5, #8
 8006c50:	f10b 0b01 	add.w	fp, fp, #1
 8006c54:	dd06      	ble.n	8006c64 <__hexnan+0xe4>
 8006c56:	4544      	cmp	r4, r8
 8006c58:	d9cf      	bls.n	8006bfa <__hexnan+0x7a>
 8006c5a:	2300      	movs	r3, #0
 8006c5c:	2501      	movs	r5, #1
 8006c5e:	f844 3c04 	str.w	r3, [r4, #-4]
 8006c62:	3c04      	subs	r4, #4
 8006c64:	6822      	ldr	r2, [r4, #0]
 8006c66:	f000 000f 	and.w	r0, r0, #15
 8006c6a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8006c6e:	6020      	str	r0, [r4, #0]
 8006c70:	e7c3      	b.n	8006bfa <__hexnan+0x7a>
 8006c72:	2508      	movs	r5, #8
 8006c74:	e7c1      	b.n	8006bfa <__hexnan+0x7a>
 8006c76:	9b01      	ldr	r3, [sp, #4]
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d0df      	beq.n	8006c3c <__hexnan+0xbc>
 8006c7c:	f04f 32ff 	mov.w	r2, #4294967295
 8006c80:	f1c3 0320 	rsb	r3, r3, #32
 8006c84:	fa22 f303 	lsr.w	r3, r2, r3
 8006c88:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8006c8c:	401a      	ands	r2, r3
 8006c8e:	f847 2c04 	str.w	r2, [r7, #-4]
 8006c92:	e7d3      	b.n	8006c3c <__hexnan+0xbc>
 8006c94:	3e04      	subs	r6, #4
 8006c96:	e7d1      	b.n	8006c3c <__hexnan+0xbc>
 8006c98:	2004      	movs	r0, #4
 8006c9a:	b007      	add	sp, #28
 8006c9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006ca0 <__localeconv_l>:
 8006ca0:	30f0      	adds	r0, #240	; 0xf0
 8006ca2:	4770      	bx	lr

08006ca4 <_localeconv_r>:
 8006ca4:	4b04      	ldr	r3, [pc, #16]	; (8006cb8 <_localeconv_r+0x14>)
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	6a18      	ldr	r0, [r3, #32]
 8006caa:	4b04      	ldr	r3, [pc, #16]	; (8006cbc <_localeconv_r+0x18>)
 8006cac:	2800      	cmp	r0, #0
 8006cae:	bf08      	it	eq
 8006cb0:	4618      	moveq	r0, r3
 8006cb2:	30f0      	adds	r0, #240	; 0xf0
 8006cb4:	4770      	bx	lr
 8006cb6:	bf00      	nop
 8006cb8:	2000000c 	.word	0x2000000c
 8006cbc:	20000070 	.word	0x20000070

08006cc0 <memchr>:
 8006cc0:	b510      	push	{r4, lr}
 8006cc2:	b2c9      	uxtb	r1, r1
 8006cc4:	4402      	add	r2, r0
 8006cc6:	4290      	cmp	r0, r2
 8006cc8:	4603      	mov	r3, r0
 8006cca:	d101      	bne.n	8006cd0 <memchr+0x10>
 8006ccc:	2300      	movs	r3, #0
 8006cce:	e003      	b.n	8006cd8 <memchr+0x18>
 8006cd0:	781c      	ldrb	r4, [r3, #0]
 8006cd2:	3001      	adds	r0, #1
 8006cd4:	428c      	cmp	r4, r1
 8006cd6:	d1f6      	bne.n	8006cc6 <memchr+0x6>
 8006cd8:	4618      	mov	r0, r3
 8006cda:	bd10      	pop	{r4, pc}

08006cdc <memcpy>:
 8006cdc:	b510      	push	{r4, lr}
 8006cde:	1e43      	subs	r3, r0, #1
 8006ce0:	440a      	add	r2, r1
 8006ce2:	4291      	cmp	r1, r2
 8006ce4:	d100      	bne.n	8006ce8 <memcpy+0xc>
 8006ce6:	bd10      	pop	{r4, pc}
 8006ce8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006cec:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006cf0:	e7f7      	b.n	8006ce2 <memcpy+0x6>

08006cf2 <__malloc_lock>:
 8006cf2:	4770      	bx	lr

08006cf4 <__malloc_unlock>:
 8006cf4:	4770      	bx	lr

08006cf6 <_Balloc>:
 8006cf6:	b570      	push	{r4, r5, r6, lr}
 8006cf8:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006cfa:	4604      	mov	r4, r0
 8006cfc:	460e      	mov	r6, r1
 8006cfe:	b93d      	cbnz	r5, 8006d10 <_Balloc+0x1a>
 8006d00:	2010      	movs	r0, #16
 8006d02:	f7fd fa11 	bl	8004128 <malloc>
 8006d06:	6260      	str	r0, [r4, #36]	; 0x24
 8006d08:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006d0c:	6005      	str	r5, [r0, #0]
 8006d0e:	60c5      	str	r5, [r0, #12]
 8006d10:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8006d12:	68eb      	ldr	r3, [r5, #12]
 8006d14:	b183      	cbz	r3, 8006d38 <_Balloc+0x42>
 8006d16:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006d18:	68db      	ldr	r3, [r3, #12]
 8006d1a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8006d1e:	b9b8      	cbnz	r0, 8006d50 <_Balloc+0x5a>
 8006d20:	2101      	movs	r1, #1
 8006d22:	fa01 f506 	lsl.w	r5, r1, r6
 8006d26:	1d6a      	adds	r2, r5, #5
 8006d28:	0092      	lsls	r2, r2, #2
 8006d2a:	4620      	mov	r0, r4
 8006d2c:	f000 fbdc 	bl	80074e8 <_calloc_r>
 8006d30:	b160      	cbz	r0, 8006d4c <_Balloc+0x56>
 8006d32:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8006d36:	e00e      	b.n	8006d56 <_Balloc+0x60>
 8006d38:	2221      	movs	r2, #33	; 0x21
 8006d3a:	2104      	movs	r1, #4
 8006d3c:	4620      	mov	r0, r4
 8006d3e:	f000 fbd3 	bl	80074e8 <_calloc_r>
 8006d42:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006d44:	60e8      	str	r0, [r5, #12]
 8006d46:	68db      	ldr	r3, [r3, #12]
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d1e4      	bne.n	8006d16 <_Balloc+0x20>
 8006d4c:	2000      	movs	r0, #0
 8006d4e:	bd70      	pop	{r4, r5, r6, pc}
 8006d50:	6802      	ldr	r2, [r0, #0]
 8006d52:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8006d56:	2300      	movs	r3, #0
 8006d58:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006d5c:	e7f7      	b.n	8006d4e <_Balloc+0x58>

08006d5e <_Bfree>:
 8006d5e:	b570      	push	{r4, r5, r6, lr}
 8006d60:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8006d62:	4606      	mov	r6, r0
 8006d64:	460d      	mov	r5, r1
 8006d66:	b93c      	cbnz	r4, 8006d78 <_Bfree+0x1a>
 8006d68:	2010      	movs	r0, #16
 8006d6a:	f7fd f9dd 	bl	8004128 <malloc>
 8006d6e:	6270      	str	r0, [r6, #36]	; 0x24
 8006d70:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006d74:	6004      	str	r4, [r0, #0]
 8006d76:	60c4      	str	r4, [r0, #12]
 8006d78:	b13d      	cbz	r5, 8006d8a <_Bfree+0x2c>
 8006d7a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8006d7c:	686a      	ldr	r2, [r5, #4]
 8006d7e:	68db      	ldr	r3, [r3, #12]
 8006d80:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006d84:	6029      	str	r1, [r5, #0]
 8006d86:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8006d8a:	bd70      	pop	{r4, r5, r6, pc}

08006d8c <__multadd>:
 8006d8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d90:	461f      	mov	r7, r3
 8006d92:	4606      	mov	r6, r0
 8006d94:	460c      	mov	r4, r1
 8006d96:	2300      	movs	r3, #0
 8006d98:	690d      	ldr	r5, [r1, #16]
 8006d9a:	f101 0c14 	add.w	ip, r1, #20
 8006d9e:	f8dc 0000 	ldr.w	r0, [ip]
 8006da2:	3301      	adds	r3, #1
 8006da4:	b281      	uxth	r1, r0
 8006da6:	fb02 7101 	mla	r1, r2, r1, r7
 8006daa:	0c00      	lsrs	r0, r0, #16
 8006dac:	0c0f      	lsrs	r7, r1, #16
 8006dae:	fb02 7000 	mla	r0, r2, r0, r7
 8006db2:	b289      	uxth	r1, r1
 8006db4:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8006db8:	429d      	cmp	r5, r3
 8006dba:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8006dbe:	f84c 1b04 	str.w	r1, [ip], #4
 8006dc2:	dcec      	bgt.n	8006d9e <__multadd+0x12>
 8006dc4:	b1d7      	cbz	r7, 8006dfc <__multadd+0x70>
 8006dc6:	68a3      	ldr	r3, [r4, #8]
 8006dc8:	42ab      	cmp	r3, r5
 8006dca:	dc12      	bgt.n	8006df2 <__multadd+0x66>
 8006dcc:	6861      	ldr	r1, [r4, #4]
 8006dce:	4630      	mov	r0, r6
 8006dd0:	3101      	adds	r1, #1
 8006dd2:	f7ff ff90 	bl	8006cf6 <_Balloc>
 8006dd6:	4680      	mov	r8, r0
 8006dd8:	6922      	ldr	r2, [r4, #16]
 8006dda:	f104 010c 	add.w	r1, r4, #12
 8006dde:	3202      	adds	r2, #2
 8006de0:	0092      	lsls	r2, r2, #2
 8006de2:	300c      	adds	r0, #12
 8006de4:	f7ff ff7a 	bl	8006cdc <memcpy>
 8006de8:	4621      	mov	r1, r4
 8006dea:	4630      	mov	r0, r6
 8006dec:	f7ff ffb7 	bl	8006d5e <_Bfree>
 8006df0:	4644      	mov	r4, r8
 8006df2:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006df6:	3501      	adds	r5, #1
 8006df8:	615f      	str	r7, [r3, #20]
 8006dfa:	6125      	str	r5, [r4, #16]
 8006dfc:	4620      	mov	r0, r4
 8006dfe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08006e02 <__s2b>:
 8006e02:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006e06:	4615      	mov	r5, r2
 8006e08:	2209      	movs	r2, #9
 8006e0a:	461f      	mov	r7, r3
 8006e0c:	3308      	adds	r3, #8
 8006e0e:	460c      	mov	r4, r1
 8006e10:	fb93 f3f2 	sdiv	r3, r3, r2
 8006e14:	4606      	mov	r6, r0
 8006e16:	2201      	movs	r2, #1
 8006e18:	2100      	movs	r1, #0
 8006e1a:	429a      	cmp	r2, r3
 8006e1c:	db20      	blt.n	8006e60 <__s2b+0x5e>
 8006e1e:	4630      	mov	r0, r6
 8006e20:	f7ff ff69 	bl	8006cf6 <_Balloc>
 8006e24:	9b08      	ldr	r3, [sp, #32]
 8006e26:	2d09      	cmp	r5, #9
 8006e28:	6143      	str	r3, [r0, #20]
 8006e2a:	f04f 0301 	mov.w	r3, #1
 8006e2e:	6103      	str	r3, [r0, #16]
 8006e30:	dd19      	ble.n	8006e66 <__s2b+0x64>
 8006e32:	f104 0809 	add.w	r8, r4, #9
 8006e36:	46c1      	mov	r9, r8
 8006e38:	442c      	add	r4, r5
 8006e3a:	f819 3b01 	ldrb.w	r3, [r9], #1
 8006e3e:	4601      	mov	r1, r0
 8006e40:	3b30      	subs	r3, #48	; 0x30
 8006e42:	220a      	movs	r2, #10
 8006e44:	4630      	mov	r0, r6
 8006e46:	f7ff ffa1 	bl	8006d8c <__multadd>
 8006e4a:	45a1      	cmp	r9, r4
 8006e4c:	d1f5      	bne.n	8006e3a <__s2b+0x38>
 8006e4e:	eb08 0405 	add.w	r4, r8, r5
 8006e52:	3c08      	subs	r4, #8
 8006e54:	1b2d      	subs	r5, r5, r4
 8006e56:	1963      	adds	r3, r4, r5
 8006e58:	42bb      	cmp	r3, r7
 8006e5a:	db07      	blt.n	8006e6c <__s2b+0x6a>
 8006e5c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006e60:	0052      	lsls	r2, r2, #1
 8006e62:	3101      	adds	r1, #1
 8006e64:	e7d9      	b.n	8006e1a <__s2b+0x18>
 8006e66:	340a      	adds	r4, #10
 8006e68:	2509      	movs	r5, #9
 8006e6a:	e7f3      	b.n	8006e54 <__s2b+0x52>
 8006e6c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006e70:	4601      	mov	r1, r0
 8006e72:	3b30      	subs	r3, #48	; 0x30
 8006e74:	220a      	movs	r2, #10
 8006e76:	4630      	mov	r0, r6
 8006e78:	f7ff ff88 	bl	8006d8c <__multadd>
 8006e7c:	e7eb      	b.n	8006e56 <__s2b+0x54>

08006e7e <__hi0bits>:
 8006e7e:	0c02      	lsrs	r2, r0, #16
 8006e80:	0412      	lsls	r2, r2, #16
 8006e82:	4603      	mov	r3, r0
 8006e84:	b9b2      	cbnz	r2, 8006eb4 <__hi0bits+0x36>
 8006e86:	0403      	lsls	r3, r0, #16
 8006e88:	2010      	movs	r0, #16
 8006e8a:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8006e8e:	bf04      	itt	eq
 8006e90:	021b      	lsleq	r3, r3, #8
 8006e92:	3008      	addeq	r0, #8
 8006e94:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8006e98:	bf04      	itt	eq
 8006e9a:	011b      	lsleq	r3, r3, #4
 8006e9c:	3004      	addeq	r0, #4
 8006e9e:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8006ea2:	bf04      	itt	eq
 8006ea4:	009b      	lsleq	r3, r3, #2
 8006ea6:	3002      	addeq	r0, #2
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	db06      	blt.n	8006eba <__hi0bits+0x3c>
 8006eac:	005b      	lsls	r3, r3, #1
 8006eae:	d503      	bpl.n	8006eb8 <__hi0bits+0x3a>
 8006eb0:	3001      	adds	r0, #1
 8006eb2:	4770      	bx	lr
 8006eb4:	2000      	movs	r0, #0
 8006eb6:	e7e8      	b.n	8006e8a <__hi0bits+0xc>
 8006eb8:	2020      	movs	r0, #32
 8006eba:	4770      	bx	lr

08006ebc <__lo0bits>:
 8006ebc:	6803      	ldr	r3, [r0, #0]
 8006ebe:	4601      	mov	r1, r0
 8006ec0:	f013 0207 	ands.w	r2, r3, #7
 8006ec4:	d00b      	beq.n	8006ede <__lo0bits+0x22>
 8006ec6:	07da      	lsls	r2, r3, #31
 8006ec8:	d423      	bmi.n	8006f12 <__lo0bits+0x56>
 8006eca:	0798      	lsls	r0, r3, #30
 8006ecc:	bf49      	itett	mi
 8006ece:	085b      	lsrmi	r3, r3, #1
 8006ed0:	089b      	lsrpl	r3, r3, #2
 8006ed2:	2001      	movmi	r0, #1
 8006ed4:	600b      	strmi	r3, [r1, #0]
 8006ed6:	bf5c      	itt	pl
 8006ed8:	600b      	strpl	r3, [r1, #0]
 8006eda:	2002      	movpl	r0, #2
 8006edc:	4770      	bx	lr
 8006ede:	b298      	uxth	r0, r3
 8006ee0:	b9a8      	cbnz	r0, 8006f0e <__lo0bits+0x52>
 8006ee2:	2010      	movs	r0, #16
 8006ee4:	0c1b      	lsrs	r3, r3, #16
 8006ee6:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006eea:	bf04      	itt	eq
 8006eec:	0a1b      	lsreq	r3, r3, #8
 8006eee:	3008      	addeq	r0, #8
 8006ef0:	071a      	lsls	r2, r3, #28
 8006ef2:	bf04      	itt	eq
 8006ef4:	091b      	lsreq	r3, r3, #4
 8006ef6:	3004      	addeq	r0, #4
 8006ef8:	079a      	lsls	r2, r3, #30
 8006efa:	bf04      	itt	eq
 8006efc:	089b      	lsreq	r3, r3, #2
 8006efe:	3002      	addeq	r0, #2
 8006f00:	07da      	lsls	r2, r3, #31
 8006f02:	d402      	bmi.n	8006f0a <__lo0bits+0x4e>
 8006f04:	085b      	lsrs	r3, r3, #1
 8006f06:	d006      	beq.n	8006f16 <__lo0bits+0x5a>
 8006f08:	3001      	adds	r0, #1
 8006f0a:	600b      	str	r3, [r1, #0]
 8006f0c:	4770      	bx	lr
 8006f0e:	4610      	mov	r0, r2
 8006f10:	e7e9      	b.n	8006ee6 <__lo0bits+0x2a>
 8006f12:	2000      	movs	r0, #0
 8006f14:	4770      	bx	lr
 8006f16:	2020      	movs	r0, #32
 8006f18:	4770      	bx	lr

08006f1a <__i2b>:
 8006f1a:	b510      	push	{r4, lr}
 8006f1c:	460c      	mov	r4, r1
 8006f1e:	2101      	movs	r1, #1
 8006f20:	f7ff fee9 	bl	8006cf6 <_Balloc>
 8006f24:	2201      	movs	r2, #1
 8006f26:	6144      	str	r4, [r0, #20]
 8006f28:	6102      	str	r2, [r0, #16]
 8006f2a:	bd10      	pop	{r4, pc}

08006f2c <__multiply>:
 8006f2c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f30:	4614      	mov	r4, r2
 8006f32:	690a      	ldr	r2, [r1, #16]
 8006f34:	6923      	ldr	r3, [r4, #16]
 8006f36:	4688      	mov	r8, r1
 8006f38:	429a      	cmp	r2, r3
 8006f3a:	bfbe      	ittt	lt
 8006f3c:	460b      	movlt	r3, r1
 8006f3e:	46a0      	movlt	r8, r4
 8006f40:	461c      	movlt	r4, r3
 8006f42:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006f46:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8006f4a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006f4e:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006f52:	eb07 0609 	add.w	r6, r7, r9
 8006f56:	42b3      	cmp	r3, r6
 8006f58:	bfb8      	it	lt
 8006f5a:	3101      	addlt	r1, #1
 8006f5c:	f7ff fecb 	bl	8006cf6 <_Balloc>
 8006f60:	f100 0514 	add.w	r5, r0, #20
 8006f64:	462b      	mov	r3, r5
 8006f66:	2200      	movs	r2, #0
 8006f68:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8006f6c:	4573      	cmp	r3, lr
 8006f6e:	d316      	bcc.n	8006f9e <__multiply+0x72>
 8006f70:	f104 0214 	add.w	r2, r4, #20
 8006f74:	f108 0114 	add.w	r1, r8, #20
 8006f78:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8006f7c:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8006f80:	9300      	str	r3, [sp, #0]
 8006f82:	9b00      	ldr	r3, [sp, #0]
 8006f84:	9201      	str	r2, [sp, #4]
 8006f86:	4293      	cmp	r3, r2
 8006f88:	d80c      	bhi.n	8006fa4 <__multiply+0x78>
 8006f8a:	2e00      	cmp	r6, #0
 8006f8c:	dd03      	ble.n	8006f96 <__multiply+0x6a>
 8006f8e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d05d      	beq.n	8007052 <__multiply+0x126>
 8006f96:	6106      	str	r6, [r0, #16]
 8006f98:	b003      	add	sp, #12
 8006f9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f9e:	f843 2b04 	str.w	r2, [r3], #4
 8006fa2:	e7e3      	b.n	8006f6c <__multiply+0x40>
 8006fa4:	f8b2 b000 	ldrh.w	fp, [r2]
 8006fa8:	f1bb 0f00 	cmp.w	fp, #0
 8006fac:	d023      	beq.n	8006ff6 <__multiply+0xca>
 8006fae:	4689      	mov	r9, r1
 8006fb0:	46ac      	mov	ip, r5
 8006fb2:	f04f 0800 	mov.w	r8, #0
 8006fb6:	f859 4b04 	ldr.w	r4, [r9], #4
 8006fba:	f8dc a000 	ldr.w	sl, [ip]
 8006fbe:	b2a3      	uxth	r3, r4
 8006fc0:	fa1f fa8a 	uxth.w	sl, sl
 8006fc4:	fb0b a303 	mla	r3, fp, r3, sl
 8006fc8:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8006fcc:	f8dc 4000 	ldr.w	r4, [ip]
 8006fd0:	4443      	add	r3, r8
 8006fd2:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8006fd6:	fb0b 840a 	mla	r4, fp, sl, r8
 8006fda:	46e2      	mov	sl, ip
 8006fdc:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8006fe0:	b29b      	uxth	r3, r3
 8006fe2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8006fe6:	454f      	cmp	r7, r9
 8006fe8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8006fec:	f84a 3b04 	str.w	r3, [sl], #4
 8006ff0:	d82b      	bhi.n	800704a <__multiply+0x11e>
 8006ff2:	f8cc 8004 	str.w	r8, [ip, #4]
 8006ff6:	9b01      	ldr	r3, [sp, #4]
 8006ff8:	3204      	adds	r2, #4
 8006ffa:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8006ffe:	f1ba 0f00 	cmp.w	sl, #0
 8007002:	d020      	beq.n	8007046 <__multiply+0x11a>
 8007004:	4689      	mov	r9, r1
 8007006:	46a8      	mov	r8, r5
 8007008:	f04f 0b00 	mov.w	fp, #0
 800700c:	682b      	ldr	r3, [r5, #0]
 800700e:	f8b9 c000 	ldrh.w	ip, [r9]
 8007012:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8007016:	b29b      	uxth	r3, r3
 8007018:	fb0a 440c 	mla	r4, sl, ip, r4
 800701c:	46c4      	mov	ip, r8
 800701e:	445c      	add	r4, fp
 8007020:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007024:	f84c 3b04 	str.w	r3, [ip], #4
 8007028:	f859 3b04 	ldr.w	r3, [r9], #4
 800702c:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8007030:	0c1b      	lsrs	r3, r3, #16
 8007032:	fb0a b303 	mla	r3, sl, r3, fp
 8007036:	454f      	cmp	r7, r9
 8007038:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800703c:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8007040:	d805      	bhi.n	800704e <__multiply+0x122>
 8007042:	f8c8 3004 	str.w	r3, [r8, #4]
 8007046:	3504      	adds	r5, #4
 8007048:	e79b      	b.n	8006f82 <__multiply+0x56>
 800704a:	46d4      	mov	ip, sl
 800704c:	e7b3      	b.n	8006fb6 <__multiply+0x8a>
 800704e:	46e0      	mov	r8, ip
 8007050:	e7dd      	b.n	800700e <__multiply+0xe2>
 8007052:	3e01      	subs	r6, #1
 8007054:	e799      	b.n	8006f8a <__multiply+0x5e>
	...

08007058 <__pow5mult>:
 8007058:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800705c:	4615      	mov	r5, r2
 800705e:	f012 0203 	ands.w	r2, r2, #3
 8007062:	4606      	mov	r6, r0
 8007064:	460f      	mov	r7, r1
 8007066:	d007      	beq.n	8007078 <__pow5mult+0x20>
 8007068:	4c21      	ldr	r4, [pc, #132]	; (80070f0 <__pow5mult+0x98>)
 800706a:	3a01      	subs	r2, #1
 800706c:	2300      	movs	r3, #0
 800706e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007072:	f7ff fe8b 	bl	8006d8c <__multadd>
 8007076:	4607      	mov	r7, r0
 8007078:	10ad      	asrs	r5, r5, #2
 800707a:	d035      	beq.n	80070e8 <__pow5mult+0x90>
 800707c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800707e:	b93c      	cbnz	r4, 8007090 <__pow5mult+0x38>
 8007080:	2010      	movs	r0, #16
 8007082:	f7fd f851 	bl	8004128 <malloc>
 8007086:	6270      	str	r0, [r6, #36]	; 0x24
 8007088:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800708c:	6004      	str	r4, [r0, #0]
 800708e:	60c4      	str	r4, [r0, #12]
 8007090:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007094:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007098:	b94c      	cbnz	r4, 80070ae <__pow5mult+0x56>
 800709a:	f240 2171 	movw	r1, #625	; 0x271
 800709e:	4630      	mov	r0, r6
 80070a0:	f7ff ff3b 	bl	8006f1a <__i2b>
 80070a4:	2300      	movs	r3, #0
 80070a6:	4604      	mov	r4, r0
 80070a8:	f8c8 0008 	str.w	r0, [r8, #8]
 80070ac:	6003      	str	r3, [r0, #0]
 80070ae:	f04f 0800 	mov.w	r8, #0
 80070b2:	07eb      	lsls	r3, r5, #31
 80070b4:	d50a      	bpl.n	80070cc <__pow5mult+0x74>
 80070b6:	4639      	mov	r1, r7
 80070b8:	4622      	mov	r2, r4
 80070ba:	4630      	mov	r0, r6
 80070bc:	f7ff ff36 	bl	8006f2c <__multiply>
 80070c0:	4681      	mov	r9, r0
 80070c2:	4639      	mov	r1, r7
 80070c4:	4630      	mov	r0, r6
 80070c6:	f7ff fe4a 	bl	8006d5e <_Bfree>
 80070ca:	464f      	mov	r7, r9
 80070cc:	106d      	asrs	r5, r5, #1
 80070ce:	d00b      	beq.n	80070e8 <__pow5mult+0x90>
 80070d0:	6820      	ldr	r0, [r4, #0]
 80070d2:	b938      	cbnz	r0, 80070e4 <__pow5mult+0x8c>
 80070d4:	4622      	mov	r2, r4
 80070d6:	4621      	mov	r1, r4
 80070d8:	4630      	mov	r0, r6
 80070da:	f7ff ff27 	bl	8006f2c <__multiply>
 80070de:	6020      	str	r0, [r4, #0]
 80070e0:	f8c0 8000 	str.w	r8, [r0]
 80070e4:	4604      	mov	r4, r0
 80070e6:	e7e4      	b.n	80070b2 <__pow5mult+0x5a>
 80070e8:	4638      	mov	r0, r7
 80070ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80070ee:	bf00      	nop
 80070f0:	08007b58 	.word	0x08007b58

080070f4 <__lshift>:
 80070f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80070f8:	460c      	mov	r4, r1
 80070fa:	4607      	mov	r7, r0
 80070fc:	4616      	mov	r6, r2
 80070fe:	6923      	ldr	r3, [r4, #16]
 8007100:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007104:	eb0a 0903 	add.w	r9, sl, r3
 8007108:	6849      	ldr	r1, [r1, #4]
 800710a:	68a3      	ldr	r3, [r4, #8]
 800710c:	f109 0501 	add.w	r5, r9, #1
 8007110:	42ab      	cmp	r3, r5
 8007112:	db32      	blt.n	800717a <__lshift+0x86>
 8007114:	4638      	mov	r0, r7
 8007116:	f7ff fdee 	bl	8006cf6 <_Balloc>
 800711a:	2300      	movs	r3, #0
 800711c:	4680      	mov	r8, r0
 800711e:	461a      	mov	r2, r3
 8007120:	f100 0114 	add.w	r1, r0, #20
 8007124:	4553      	cmp	r3, sl
 8007126:	db2b      	blt.n	8007180 <__lshift+0x8c>
 8007128:	6920      	ldr	r0, [r4, #16]
 800712a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800712e:	f104 0314 	add.w	r3, r4, #20
 8007132:	f016 021f 	ands.w	r2, r6, #31
 8007136:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800713a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800713e:	d025      	beq.n	800718c <__lshift+0x98>
 8007140:	2000      	movs	r0, #0
 8007142:	f1c2 0e20 	rsb	lr, r2, #32
 8007146:	468a      	mov	sl, r1
 8007148:	681e      	ldr	r6, [r3, #0]
 800714a:	4096      	lsls	r6, r2
 800714c:	4330      	orrs	r0, r6
 800714e:	f84a 0b04 	str.w	r0, [sl], #4
 8007152:	f853 0b04 	ldr.w	r0, [r3], #4
 8007156:	459c      	cmp	ip, r3
 8007158:	fa20 f00e 	lsr.w	r0, r0, lr
 800715c:	d814      	bhi.n	8007188 <__lshift+0x94>
 800715e:	6048      	str	r0, [r1, #4]
 8007160:	b108      	cbz	r0, 8007166 <__lshift+0x72>
 8007162:	f109 0502 	add.w	r5, r9, #2
 8007166:	3d01      	subs	r5, #1
 8007168:	4638      	mov	r0, r7
 800716a:	f8c8 5010 	str.w	r5, [r8, #16]
 800716e:	4621      	mov	r1, r4
 8007170:	f7ff fdf5 	bl	8006d5e <_Bfree>
 8007174:	4640      	mov	r0, r8
 8007176:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800717a:	3101      	adds	r1, #1
 800717c:	005b      	lsls	r3, r3, #1
 800717e:	e7c7      	b.n	8007110 <__lshift+0x1c>
 8007180:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8007184:	3301      	adds	r3, #1
 8007186:	e7cd      	b.n	8007124 <__lshift+0x30>
 8007188:	4651      	mov	r1, sl
 800718a:	e7dc      	b.n	8007146 <__lshift+0x52>
 800718c:	3904      	subs	r1, #4
 800718e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007192:	459c      	cmp	ip, r3
 8007194:	f841 2f04 	str.w	r2, [r1, #4]!
 8007198:	d8f9      	bhi.n	800718e <__lshift+0x9a>
 800719a:	e7e4      	b.n	8007166 <__lshift+0x72>

0800719c <__mcmp>:
 800719c:	6903      	ldr	r3, [r0, #16]
 800719e:	690a      	ldr	r2, [r1, #16]
 80071a0:	b530      	push	{r4, r5, lr}
 80071a2:	1a9b      	subs	r3, r3, r2
 80071a4:	d10c      	bne.n	80071c0 <__mcmp+0x24>
 80071a6:	0092      	lsls	r2, r2, #2
 80071a8:	3014      	adds	r0, #20
 80071aa:	3114      	adds	r1, #20
 80071ac:	1884      	adds	r4, r0, r2
 80071ae:	4411      	add	r1, r2
 80071b0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80071b4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80071b8:	4295      	cmp	r5, r2
 80071ba:	d003      	beq.n	80071c4 <__mcmp+0x28>
 80071bc:	d305      	bcc.n	80071ca <__mcmp+0x2e>
 80071be:	2301      	movs	r3, #1
 80071c0:	4618      	mov	r0, r3
 80071c2:	bd30      	pop	{r4, r5, pc}
 80071c4:	42a0      	cmp	r0, r4
 80071c6:	d3f3      	bcc.n	80071b0 <__mcmp+0x14>
 80071c8:	e7fa      	b.n	80071c0 <__mcmp+0x24>
 80071ca:	f04f 33ff 	mov.w	r3, #4294967295
 80071ce:	e7f7      	b.n	80071c0 <__mcmp+0x24>

080071d0 <__mdiff>:
 80071d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80071d4:	460d      	mov	r5, r1
 80071d6:	4607      	mov	r7, r0
 80071d8:	4611      	mov	r1, r2
 80071da:	4628      	mov	r0, r5
 80071dc:	4614      	mov	r4, r2
 80071de:	f7ff ffdd 	bl	800719c <__mcmp>
 80071e2:	1e06      	subs	r6, r0, #0
 80071e4:	d108      	bne.n	80071f8 <__mdiff+0x28>
 80071e6:	4631      	mov	r1, r6
 80071e8:	4638      	mov	r0, r7
 80071ea:	f7ff fd84 	bl	8006cf6 <_Balloc>
 80071ee:	2301      	movs	r3, #1
 80071f0:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80071f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071f8:	bfa4      	itt	ge
 80071fa:	4623      	movge	r3, r4
 80071fc:	462c      	movge	r4, r5
 80071fe:	4638      	mov	r0, r7
 8007200:	6861      	ldr	r1, [r4, #4]
 8007202:	bfa6      	itte	ge
 8007204:	461d      	movge	r5, r3
 8007206:	2600      	movge	r6, #0
 8007208:	2601      	movlt	r6, #1
 800720a:	f7ff fd74 	bl	8006cf6 <_Balloc>
 800720e:	f04f 0e00 	mov.w	lr, #0
 8007212:	60c6      	str	r6, [r0, #12]
 8007214:	692b      	ldr	r3, [r5, #16]
 8007216:	6926      	ldr	r6, [r4, #16]
 8007218:	f104 0214 	add.w	r2, r4, #20
 800721c:	f105 0914 	add.w	r9, r5, #20
 8007220:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8007224:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8007228:	f100 0114 	add.w	r1, r0, #20
 800722c:	f852 ab04 	ldr.w	sl, [r2], #4
 8007230:	f859 5b04 	ldr.w	r5, [r9], #4
 8007234:	fa1f f38a 	uxth.w	r3, sl
 8007238:	4473      	add	r3, lr
 800723a:	b2ac      	uxth	r4, r5
 800723c:	1b1b      	subs	r3, r3, r4
 800723e:	0c2c      	lsrs	r4, r5, #16
 8007240:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 8007244:	eb04 4423 	add.w	r4, r4, r3, asr #16
 8007248:	b29b      	uxth	r3, r3
 800724a:	ea4f 4e24 	mov.w	lr, r4, asr #16
 800724e:	45c8      	cmp	r8, r9
 8007250:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8007254:	4694      	mov	ip, r2
 8007256:	f841 4b04 	str.w	r4, [r1], #4
 800725a:	d8e7      	bhi.n	800722c <__mdiff+0x5c>
 800725c:	45bc      	cmp	ip, r7
 800725e:	d304      	bcc.n	800726a <__mdiff+0x9a>
 8007260:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8007264:	b183      	cbz	r3, 8007288 <__mdiff+0xb8>
 8007266:	6106      	str	r6, [r0, #16]
 8007268:	e7c4      	b.n	80071f4 <__mdiff+0x24>
 800726a:	f85c 4b04 	ldr.w	r4, [ip], #4
 800726e:	b2a2      	uxth	r2, r4
 8007270:	4472      	add	r2, lr
 8007272:	1413      	asrs	r3, r2, #16
 8007274:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8007278:	b292      	uxth	r2, r2
 800727a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800727e:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8007282:	f841 2b04 	str.w	r2, [r1], #4
 8007286:	e7e9      	b.n	800725c <__mdiff+0x8c>
 8007288:	3e01      	subs	r6, #1
 800728a:	e7e9      	b.n	8007260 <__mdiff+0x90>

0800728c <__ulp>:
 800728c:	4b10      	ldr	r3, [pc, #64]	; (80072d0 <__ulp+0x44>)
 800728e:	400b      	ands	r3, r1
 8007290:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8007294:	2b00      	cmp	r3, #0
 8007296:	dd02      	ble.n	800729e <__ulp+0x12>
 8007298:	2000      	movs	r0, #0
 800729a:	4619      	mov	r1, r3
 800729c:	4770      	bx	lr
 800729e:	425b      	negs	r3, r3
 80072a0:	151b      	asrs	r3, r3, #20
 80072a2:	2b13      	cmp	r3, #19
 80072a4:	f04f 0000 	mov.w	r0, #0
 80072a8:	f04f 0100 	mov.w	r1, #0
 80072ac:	dc04      	bgt.n	80072b8 <__ulp+0x2c>
 80072ae:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80072b2:	fa42 f103 	asr.w	r1, r2, r3
 80072b6:	4770      	bx	lr
 80072b8:	2201      	movs	r2, #1
 80072ba:	3b14      	subs	r3, #20
 80072bc:	2b1e      	cmp	r3, #30
 80072be:	bfce      	itee	gt
 80072c0:	4613      	movgt	r3, r2
 80072c2:	f1c3 031f 	rsble	r3, r3, #31
 80072c6:	fa02 f303 	lslle.w	r3, r2, r3
 80072ca:	4618      	mov	r0, r3
 80072cc:	4770      	bx	lr
 80072ce:	bf00      	nop
 80072d0:	7ff00000 	.word	0x7ff00000

080072d4 <__b2d>:
 80072d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80072d8:	6907      	ldr	r7, [r0, #16]
 80072da:	f100 0914 	add.w	r9, r0, #20
 80072de:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 80072e2:	f857 6c04 	ldr.w	r6, [r7, #-4]
 80072e6:	f1a7 0804 	sub.w	r8, r7, #4
 80072ea:	4630      	mov	r0, r6
 80072ec:	f7ff fdc7 	bl	8006e7e <__hi0bits>
 80072f0:	f1c0 0320 	rsb	r3, r0, #32
 80072f4:	280a      	cmp	r0, #10
 80072f6:	600b      	str	r3, [r1, #0]
 80072f8:	491e      	ldr	r1, [pc, #120]	; (8007374 <__b2d+0xa0>)
 80072fa:	dc17      	bgt.n	800732c <__b2d+0x58>
 80072fc:	45c1      	cmp	r9, r8
 80072fe:	bf28      	it	cs
 8007300:	2200      	movcs	r2, #0
 8007302:	f1c0 0c0b 	rsb	ip, r0, #11
 8007306:	fa26 f30c 	lsr.w	r3, r6, ip
 800730a:	bf38      	it	cc
 800730c:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8007310:	ea43 0501 	orr.w	r5, r3, r1
 8007314:	f100 0315 	add.w	r3, r0, #21
 8007318:	fa06 f303 	lsl.w	r3, r6, r3
 800731c:	fa22 f20c 	lsr.w	r2, r2, ip
 8007320:	ea43 0402 	orr.w	r4, r3, r2
 8007324:	4620      	mov	r0, r4
 8007326:	4629      	mov	r1, r5
 8007328:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800732c:	45c1      	cmp	r9, r8
 800732e:	bf3a      	itte	cc
 8007330:	f1a7 0808 	subcc.w	r8, r7, #8
 8007334:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8007338:	2200      	movcs	r2, #0
 800733a:	f1b0 030b 	subs.w	r3, r0, #11
 800733e:	d015      	beq.n	800736c <__b2d+0x98>
 8007340:	409e      	lsls	r6, r3
 8007342:	f1c3 0720 	rsb	r7, r3, #32
 8007346:	f046 567f 	orr.w	r6, r6, #1069547520	; 0x3fc00000
 800734a:	fa22 f107 	lsr.w	r1, r2, r7
 800734e:	45c8      	cmp	r8, r9
 8007350:	f446 1640 	orr.w	r6, r6, #3145728	; 0x300000
 8007354:	ea46 0501 	orr.w	r5, r6, r1
 8007358:	bf94      	ite	ls
 800735a:	2100      	movls	r1, #0
 800735c:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 8007360:	fa02 f003 	lsl.w	r0, r2, r3
 8007364:	40f9      	lsrs	r1, r7
 8007366:	ea40 0401 	orr.w	r4, r0, r1
 800736a:	e7db      	b.n	8007324 <__b2d+0x50>
 800736c:	ea46 0501 	orr.w	r5, r6, r1
 8007370:	4614      	mov	r4, r2
 8007372:	e7d7      	b.n	8007324 <__b2d+0x50>
 8007374:	3ff00000 	.word	0x3ff00000

08007378 <__d2b>:
 8007378:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800737c:	461c      	mov	r4, r3
 800737e:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 8007382:	2101      	movs	r1, #1
 8007384:	4690      	mov	r8, r2
 8007386:	f7ff fcb6 	bl	8006cf6 <_Balloc>
 800738a:	f3c4 0213 	ubfx	r2, r4, #0, #20
 800738e:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8007392:	4607      	mov	r7, r0
 8007394:	bb34      	cbnz	r4, 80073e4 <__d2b+0x6c>
 8007396:	9201      	str	r2, [sp, #4]
 8007398:	f1b8 0200 	subs.w	r2, r8, #0
 800739c:	d027      	beq.n	80073ee <__d2b+0x76>
 800739e:	a802      	add	r0, sp, #8
 80073a0:	f840 2d08 	str.w	r2, [r0, #-8]!
 80073a4:	f7ff fd8a 	bl	8006ebc <__lo0bits>
 80073a8:	9900      	ldr	r1, [sp, #0]
 80073aa:	b1f0      	cbz	r0, 80073ea <__d2b+0x72>
 80073ac:	9a01      	ldr	r2, [sp, #4]
 80073ae:	f1c0 0320 	rsb	r3, r0, #32
 80073b2:	fa02 f303 	lsl.w	r3, r2, r3
 80073b6:	430b      	orrs	r3, r1
 80073b8:	40c2      	lsrs	r2, r0
 80073ba:	617b      	str	r3, [r7, #20]
 80073bc:	9201      	str	r2, [sp, #4]
 80073be:	9b01      	ldr	r3, [sp, #4]
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	bf14      	ite	ne
 80073c4:	2102      	movne	r1, #2
 80073c6:	2101      	moveq	r1, #1
 80073c8:	61bb      	str	r3, [r7, #24]
 80073ca:	6139      	str	r1, [r7, #16]
 80073cc:	b1c4      	cbz	r4, 8007400 <__d2b+0x88>
 80073ce:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80073d2:	4404      	add	r4, r0
 80073d4:	6034      	str	r4, [r6, #0]
 80073d6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80073da:	6028      	str	r0, [r5, #0]
 80073dc:	4638      	mov	r0, r7
 80073de:	b002      	add	sp, #8
 80073e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80073e4:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80073e8:	e7d5      	b.n	8007396 <__d2b+0x1e>
 80073ea:	6179      	str	r1, [r7, #20]
 80073ec:	e7e7      	b.n	80073be <__d2b+0x46>
 80073ee:	a801      	add	r0, sp, #4
 80073f0:	f7ff fd64 	bl	8006ebc <__lo0bits>
 80073f4:	2101      	movs	r1, #1
 80073f6:	9b01      	ldr	r3, [sp, #4]
 80073f8:	6139      	str	r1, [r7, #16]
 80073fa:	617b      	str	r3, [r7, #20]
 80073fc:	3020      	adds	r0, #32
 80073fe:	e7e5      	b.n	80073cc <__d2b+0x54>
 8007400:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007404:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8007408:	6030      	str	r0, [r6, #0]
 800740a:	6918      	ldr	r0, [r3, #16]
 800740c:	f7ff fd37 	bl	8006e7e <__hi0bits>
 8007410:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8007414:	e7e1      	b.n	80073da <__d2b+0x62>

08007416 <__ratio>:
 8007416:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800741a:	4688      	mov	r8, r1
 800741c:	4669      	mov	r1, sp
 800741e:	4681      	mov	r9, r0
 8007420:	f7ff ff58 	bl	80072d4 <__b2d>
 8007424:	468b      	mov	fp, r1
 8007426:	4606      	mov	r6, r0
 8007428:	460f      	mov	r7, r1
 800742a:	4640      	mov	r0, r8
 800742c:	a901      	add	r1, sp, #4
 800742e:	f7ff ff51 	bl	80072d4 <__b2d>
 8007432:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007436:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800743a:	460d      	mov	r5, r1
 800743c:	eba3 0c02 	sub.w	ip, r3, r2
 8007440:	e9dd 3200 	ldrd	r3, r2, [sp]
 8007444:	1a9b      	subs	r3, r3, r2
 8007446:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800744a:	2b00      	cmp	r3, #0
 800744c:	bfd5      	itete	le
 800744e:	460a      	movle	r2, r1
 8007450:	463a      	movgt	r2, r7
 8007452:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007456:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800745a:	bfd8      	it	le
 800745c:	eb02 5503 	addle.w	r5, r2, r3, lsl #20
 8007460:	462b      	mov	r3, r5
 8007462:	4602      	mov	r2, r0
 8007464:	4659      	mov	r1, fp
 8007466:	4630      	mov	r0, r6
 8007468:	f7f9 f960 	bl	800072c <__aeabi_ddiv>
 800746c:	b003      	add	sp, #12
 800746e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007472 <__copybits>:
 8007472:	3901      	subs	r1, #1
 8007474:	b510      	push	{r4, lr}
 8007476:	1149      	asrs	r1, r1, #5
 8007478:	6914      	ldr	r4, [r2, #16]
 800747a:	3101      	adds	r1, #1
 800747c:	f102 0314 	add.w	r3, r2, #20
 8007480:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007484:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007488:	42a3      	cmp	r3, r4
 800748a:	4602      	mov	r2, r0
 800748c:	d303      	bcc.n	8007496 <__copybits+0x24>
 800748e:	2300      	movs	r3, #0
 8007490:	428a      	cmp	r2, r1
 8007492:	d305      	bcc.n	80074a0 <__copybits+0x2e>
 8007494:	bd10      	pop	{r4, pc}
 8007496:	f853 2b04 	ldr.w	r2, [r3], #4
 800749a:	f840 2b04 	str.w	r2, [r0], #4
 800749e:	e7f3      	b.n	8007488 <__copybits+0x16>
 80074a0:	f842 3b04 	str.w	r3, [r2], #4
 80074a4:	e7f4      	b.n	8007490 <__copybits+0x1e>

080074a6 <__any_on>:
 80074a6:	f100 0214 	add.w	r2, r0, #20
 80074aa:	6900      	ldr	r0, [r0, #16]
 80074ac:	114b      	asrs	r3, r1, #5
 80074ae:	4298      	cmp	r0, r3
 80074b0:	b510      	push	{r4, lr}
 80074b2:	db11      	blt.n	80074d8 <__any_on+0x32>
 80074b4:	dd0a      	ble.n	80074cc <__any_on+0x26>
 80074b6:	f011 011f 	ands.w	r1, r1, #31
 80074ba:	d007      	beq.n	80074cc <__any_on+0x26>
 80074bc:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80074c0:	fa24 f001 	lsr.w	r0, r4, r1
 80074c4:	fa00 f101 	lsl.w	r1, r0, r1
 80074c8:	428c      	cmp	r4, r1
 80074ca:	d10b      	bne.n	80074e4 <__any_on+0x3e>
 80074cc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80074d0:	4293      	cmp	r3, r2
 80074d2:	d803      	bhi.n	80074dc <__any_on+0x36>
 80074d4:	2000      	movs	r0, #0
 80074d6:	bd10      	pop	{r4, pc}
 80074d8:	4603      	mov	r3, r0
 80074da:	e7f7      	b.n	80074cc <__any_on+0x26>
 80074dc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80074e0:	2900      	cmp	r1, #0
 80074e2:	d0f5      	beq.n	80074d0 <__any_on+0x2a>
 80074e4:	2001      	movs	r0, #1
 80074e6:	e7f6      	b.n	80074d6 <__any_on+0x30>

080074e8 <_calloc_r>:
 80074e8:	b538      	push	{r3, r4, r5, lr}
 80074ea:	fb02 f401 	mul.w	r4, r2, r1
 80074ee:	4621      	mov	r1, r4
 80074f0:	f7fc fe88 	bl	8004204 <_malloc_r>
 80074f4:	4605      	mov	r5, r0
 80074f6:	b118      	cbz	r0, 8007500 <_calloc_r+0x18>
 80074f8:	4622      	mov	r2, r4
 80074fa:	2100      	movs	r1, #0
 80074fc:	f7fc fe2e 	bl	800415c <memset>
 8007500:	4628      	mov	r0, r5
 8007502:	bd38      	pop	{r3, r4, r5, pc}

08007504 <__ssputs_r>:
 8007504:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007508:	688e      	ldr	r6, [r1, #8]
 800750a:	4682      	mov	sl, r0
 800750c:	429e      	cmp	r6, r3
 800750e:	460c      	mov	r4, r1
 8007510:	4690      	mov	r8, r2
 8007512:	4699      	mov	r9, r3
 8007514:	d837      	bhi.n	8007586 <__ssputs_r+0x82>
 8007516:	898a      	ldrh	r2, [r1, #12]
 8007518:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800751c:	d031      	beq.n	8007582 <__ssputs_r+0x7e>
 800751e:	2302      	movs	r3, #2
 8007520:	6825      	ldr	r5, [r4, #0]
 8007522:	6909      	ldr	r1, [r1, #16]
 8007524:	1a6f      	subs	r7, r5, r1
 8007526:	6965      	ldr	r5, [r4, #20]
 8007528:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800752c:	fb95 f5f3 	sdiv	r5, r5, r3
 8007530:	f109 0301 	add.w	r3, r9, #1
 8007534:	443b      	add	r3, r7
 8007536:	429d      	cmp	r5, r3
 8007538:	bf38      	it	cc
 800753a:	461d      	movcc	r5, r3
 800753c:	0553      	lsls	r3, r2, #21
 800753e:	d530      	bpl.n	80075a2 <__ssputs_r+0x9e>
 8007540:	4629      	mov	r1, r5
 8007542:	f7fc fe5f 	bl	8004204 <_malloc_r>
 8007546:	4606      	mov	r6, r0
 8007548:	b950      	cbnz	r0, 8007560 <__ssputs_r+0x5c>
 800754a:	230c      	movs	r3, #12
 800754c:	f04f 30ff 	mov.w	r0, #4294967295
 8007550:	f8ca 3000 	str.w	r3, [sl]
 8007554:	89a3      	ldrh	r3, [r4, #12]
 8007556:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800755a:	81a3      	strh	r3, [r4, #12]
 800755c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007560:	463a      	mov	r2, r7
 8007562:	6921      	ldr	r1, [r4, #16]
 8007564:	f7ff fbba 	bl	8006cdc <memcpy>
 8007568:	89a3      	ldrh	r3, [r4, #12]
 800756a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800756e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007572:	81a3      	strh	r3, [r4, #12]
 8007574:	6126      	str	r6, [r4, #16]
 8007576:	443e      	add	r6, r7
 8007578:	6026      	str	r6, [r4, #0]
 800757a:	464e      	mov	r6, r9
 800757c:	6165      	str	r5, [r4, #20]
 800757e:	1bed      	subs	r5, r5, r7
 8007580:	60a5      	str	r5, [r4, #8]
 8007582:	454e      	cmp	r6, r9
 8007584:	d900      	bls.n	8007588 <__ssputs_r+0x84>
 8007586:	464e      	mov	r6, r9
 8007588:	4632      	mov	r2, r6
 800758a:	4641      	mov	r1, r8
 800758c:	6820      	ldr	r0, [r4, #0]
 800758e:	f000 f90b 	bl	80077a8 <memmove>
 8007592:	68a3      	ldr	r3, [r4, #8]
 8007594:	2000      	movs	r0, #0
 8007596:	1b9b      	subs	r3, r3, r6
 8007598:	60a3      	str	r3, [r4, #8]
 800759a:	6823      	ldr	r3, [r4, #0]
 800759c:	441e      	add	r6, r3
 800759e:	6026      	str	r6, [r4, #0]
 80075a0:	e7dc      	b.n	800755c <__ssputs_r+0x58>
 80075a2:	462a      	mov	r2, r5
 80075a4:	f000 f919 	bl	80077da <_realloc_r>
 80075a8:	4606      	mov	r6, r0
 80075aa:	2800      	cmp	r0, #0
 80075ac:	d1e2      	bne.n	8007574 <__ssputs_r+0x70>
 80075ae:	6921      	ldr	r1, [r4, #16]
 80075b0:	4650      	mov	r0, sl
 80075b2:	f7fc fddb 	bl	800416c <_free_r>
 80075b6:	e7c8      	b.n	800754a <__ssputs_r+0x46>

080075b8 <_svfiprintf_r>:
 80075b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075bc:	461d      	mov	r5, r3
 80075be:	898b      	ldrh	r3, [r1, #12]
 80075c0:	b09d      	sub	sp, #116	; 0x74
 80075c2:	061f      	lsls	r7, r3, #24
 80075c4:	4680      	mov	r8, r0
 80075c6:	460c      	mov	r4, r1
 80075c8:	4616      	mov	r6, r2
 80075ca:	d50f      	bpl.n	80075ec <_svfiprintf_r+0x34>
 80075cc:	690b      	ldr	r3, [r1, #16]
 80075ce:	b96b      	cbnz	r3, 80075ec <_svfiprintf_r+0x34>
 80075d0:	2140      	movs	r1, #64	; 0x40
 80075d2:	f7fc fe17 	bl	8004204 <_malloc_r>
 80075d6:	6020      	str	r0, [r4, #0]
 80075d8:	6120      	str	r0, [r4, #16]
 80075da:	b928      	cbnz	r0, 80075e8 <_svfiprintf_r+0x30>
 80075dc:	230c      	movs	r3, #12
 80075de:	f8c8 3000 	str.w	r3, [r8]
 80075e2:	f04f 30ff 	mov.w	r0, #4294967295
 80075e6:	e0c8      	b.n	800777a <_svfiprintf_r+0x1c2>
 80075e8:	2340      	movs	r3, #64	; 0x40
 80075ea:	6163      	str	r3, [r4, #20]
 80075ec:	2300      	movs	r3, #0
 80075ee:	9309      	str	r3, [sp, #36]	; 0x24
 80075f0:	2320      	movs	r3, #32
 80075f2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80075f6:	2330      	movs	r3, #48	; 0x30
 80075f8:	f04f 0b01 	mov.w	fp, #1
 80075fc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007600:	9503      	str	r5, [sp, #12]
 8007602:	4637      	mov	r7, r6
 8007604:	463d      	mov	r5, r7
 8007606:	f815 3b01 	ldrb.w	r3, [r5], #1
 800760a:	b10b      	cbz	r3, 8007610 <_svfiprintf_r+0x58>
 800760c:	2b25      	cmp	r3, #37	; 0x25
 800760e:	d13e      	bne.n	800768e <_svfiprintf_r+0xd6>
 8007610:	ebb7 0a06 	subs.w	sl, r7, r6
 8007614:	d00b      	beq.n	800762e <_svfiprintf_r+0x76>
 8007616:	4653      	mov	r3, sl
 8007618:	4632      	mov	r2, r6
 800761a:	4621      	mov	r1, r4
 800761c:	4640      	mov	r0, r8
 800761e:	f7ff ff71 	bl	8007504 <__ssputs_r>
 8007622:	3001      	adds	r0, #1
 8007624:	f000 80a4 	beq.w	8007770 <_svfiprintf_r+0x1b8>
 8007628:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800762a:	4453      	add	r3, sl
 800762c:	9309      	str	r3, [sp, #36]	; 0x24
 800762e:	783b      	ldrb	r3, [r7, #0]
 8007630:	2b00      	cmp	r3, #0
 8007632:	f000 809d 	beq.w	8007770 <_svfiprintf_r+0x1b8>
 8007636:	2300      	movs	r3, #0
 8007638:	f04f 32ff 	mov.w	r2, #4294967295
 800763c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007640:	9304      	str	r3, [sp, #16]
 8007642:	9307      	str	r3, [sp, #28]
 8007644:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007648:	931a      	str	r3, [sp, #104]	; 0x68
 800764a:	462f      	mov	r7, r5
 800764c:	2205      	movs	r2, #5
 800764e:	f817 1b01 	ldrb.w	r1, [r7], #1
 8007652:	4850      	ldr	r0, [pc, #320]	; (8007794 <_svfiprintf_r+0x1dc>)
 8007654:	f7ff fb34 	bl	8006cc0 <memchr>
 8007658:	9b04      	ldr	r3, [sp, #16]
 800765a:	b9d0      	cbnz	r0, 8007692 <_svfiprintf_r+0xda>
 800765c:	06d9      	lsls	r1, r3, #27
 800765e:	bf44      	itt	mi
 8007660:	2220      	movmi	r2, #32
 8007662:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007666:	071a      	lsls	r2, r3, #28
 8007668:	bf44      	itt	mi
 800766a:	222b      	movmi	r2, #43	; 0x2b
 800766c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007670:	782a      	ldrb	r2, [r5, #0]
 8007672:	2a2a      	cmp	r2, #42	; 0x2a
 8007674:	d015      	beq.n	80076a2 <_svfiprintf_r+0xea>
 8007676:	462f      	mov	r7, r5
 8007678:	2000      	movs	r0, #0
 800767a:	250a      	movs	r5, #10
 800767c:	9a07      	ldr	r2, [sp, #28]
 800767e:	4639      	mov	r1, r7
 8007680:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007684:	3b30      	subs	r3, #48	; 0x30
 8007686:	2b09      	cmp	r3, #9
 8007688:	d94d      	bls.n	8007726 <_svfiprintf_r+0x16e>
 800768a:	b1b8      	cbz	r0, 80076bc <_svfiprintf_r+0x104>
 800768c:	e00f      	b.n	80076ae <_svfiprintf_r+0xf6>
 800768e:	462f      	mov	r7, r5
 8007690:	e7b8      	b.n	8007604 <_svfiprintf_r+0x4c>
 8007692:	4a40      	ldr	r2, [pc, #256]	; (8007794 <_svfiprintf_r+0x1dc>)
 8007694:	463d      	mov	r5, r7
 8007696:	1a80      	subs	r0, r0, r2
 8007698:	fa0b f000 	lsl.w	r0, fp, r0
 800769c:	4318      	orrs	r0, r3
 800769e:	9004      	str	r0, [sp, #16]
 80076a0:	e7d3      	b.n	800764a <_svfiprintf_r+0x92>
 80076a2:	9a03      	ldr	r2, [sp, #12]
 80076a4:	1d11      	adds	r1, r2, #4
 80076a6:	6812      	ldr	r2, [r2, #0]
 80076a8:	9103      	str	r1, [sp, #12]
 80076aa:	2a00      	cmp	r2, #0
 80076ac:	db01      	blt.n	80076b2 <_svfiprintf_r+0xfa>
 80076ae:	9207      	str	r2, [sp, #28]
 80076b0:	e004      	b.n	80076bc <_svfiprintf_r+0x104>
 80076b2:	4252      	negs	r2, r2
 80076b4:	f043 0302 	orr.w	r3, r3, #2
 80076b8:	9207      	str	r2, [sp, #28]
 80076ba:	9304      	str	r3, [sp, #16]
 80076bc:	783b      	ldrb	r3, [r7, #0]
 80076be:	2b2e      	cmp	r3, #46	; 0x2e
 80076c0:	d10c      	bne.n	80076dc <_svfiprintf_r+0x124>
 80076c2:	787b      	ldrb	r3, [r7, #1]
 80076c4:	2b2a      	cmp	r3, #42	; 0x2a
 80076c6:	d133      	bne.n	8007730 <_svfiprintf_r+0x178>
 80076c8:	9b03      	ldr	r3, [sp, #12]
 80076ca:	3702      	adds	r7, #2
 80076cc:	1d1a      	adds	r2, r3, #4
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	9203      	str	r2, [sp, #12]
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	bfb8      	it	lt
 80076d6:	f04f 33ff 	movlt.w	r3, #4294967295
 80076da:	9305      	str	r3, [sp, #20]
 80076dc:	4d2e      	ldr	r5, [pc, #184]	; (8007798 <_svfiprintf_r+0x1e0>)
 80076de:	2203      	movs	r2, #3
 80076e0:	7839      	ldrb	r1, [r7, #0]
 80076e2:	4628      	mov	r0, r5
 80076e4:	f7ff faec 	bl	8006cc0 <memchr>
 80076e8:	b138      	cbz	r0, 80076fa <_svfiprintf_r+0x142>
 80076ea:	2340      	movs	r3, #64	; 0x40
 80076ec:	1b40      	subs	r0, r0, r5
 80076ee:	fa03 f000 	lsl.w	r0, r3, r0
 80076f2:	9b04      	ldr	r3, [sp, #16]
 80076f4:	3701      	adds	r7, #1
 80076f6:	4303      	orrs	r3, r0
 80076f8:	9304      	str	r3, [sp, #16]
 80076fa:	7839      	ldrb	r1, [r7, #0]
 80076fc:	2206      	movs	r2, #6
 80076fe:	4827      	ldr	r0, [pc, #156]	; (800779c <_svfiprintf_r+0x1e4>)
 8007700:	1c7e      	adds	r6, r7, #1
 8007702:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007706:	f7ff fadb 	bl	8006cc0 <memchr>
 800770a:	2800      	cmp	r0, #0
 800770c:	d038      	beq.n	8007780 <_svfiprintf_r+0x1c8>
 800770e:	4b24      	ldr	r3, [pc, #144]	; (80077a0 <_svfiprintf_r+0x1e8>)
 8007710:	bb13      	cbnz	r3, 8007758 <_svfiprintf_r+0x1a0>
 8007712:	9b03      	ldr	r3, [sp, #12]
 8007714:	3307      	adds	r3, #7
 8007716:	f023 0307 	bic.w	r3, r3, #7
 800771a:	3308      	adds	r3, #8
 800771c:	9303      	str	r3, [sp, #12]
 800771e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007720:	444b      	add	r3, r9
 8007722:	9309      	str	r3, [sp, #36]	; 0x24
 8007724:	e76d      	b.n	8007602 <_svfiprintf_r+0x4a>
 8007726:	fb05 3202 	mla	r2, r5, r2, r3
 800772a:	2001      	movs	r0, #1
 800772c:	460f      	mov	r7, r1
 800772e:	e7a6      	b.n	800767e <_svfiprintf_r+0xc6>
 8007730:	2300      	movs	r3, #0
 8007732:	250a      	movs	r5, #10
 8007734:	4619      	mov	r1, r3
 8007736:	3701      	adds	r7, #1
 8007738:	9305      	str	r3, [sp, #20]
 800773a:	4638      	mov	r0, r7
 800773c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007740:	3a30      	subs	r2, #48	; 0x30
 8007742:	2a09      	cmp	r2, #9
 8007744:	d903      	bls.n	800774e <_svfiprintf_r+0x196>
 8007746:	2b00      	cmp	r3, #0
 8007748:	d0c8      	beq.n	80076dc <_svfiprintf_r+0x124>
 800774a:	9105      	str	r1, [sp, #20]
 800774c:	e7c6      	b.n	80076dc <_svfiprintf_r+0x124>
 800774e:	fb05 2101 	mla	r1, r5, r1, r2
 8007752:	2301      	movs	r3, #1
 8007754:	4607      	mov	r7, r0
 8007756:	e7f0      	b.n	800773a <_svfiprintf_r+0x182>
 8007758:	ab03      	add	r3, sp, #12
 800775a:	9300      	str	r3, [sp, #0]
 800775c:	4622      	mov	r2, r4
 800775e:	4b11      	ldr	r3, [pc, #68]	; (80077a4 <_svfiprintf_r+0x1ec>)
 8007760:	a904      	add	r1, sp, #16
 8007762:	4640      	mov	r0, r8
 8007764:	f7fc fe3a 	bl	80043dc <_printf_float>
 8007768:	f1b0 3fff 	cmp.w	r0, #4294967295
 800776c:	4681      	mov	r9, r0
 800776e:	d1d6      	bne.n	800771e <_svfiprintf_r+0x166>
 8007770:	89a3      	ldrh	r3, [r4, #12]
 8007772:	065b      	lsls	r3, r3, #25
 8007774:	f53f af35 	bmi.w	80075e2 <_svfiprintf_r+0x2a>
 8007778:	9809      	ldr	r0, [sp, #36]	; 0x24
 800777a:	b01d      	add	sp, #116	; 0x74
 800777c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007780:	ab03      	add	r3, sp, #12
 8007782:	9300      	str	r3, [sp, #0]
 8007784:	4622      	mov	r2, r4
 8007786:	4b07      	ldr	r3, [pc, #28]	; (80077a4 <_svfiprintf_r+0x1ec>)
 8007788:	a904      	add	r1, sp, #16
 800778a:	4640      	mov	r0, r8
 800778c:	f7fd f8d2 	bl	8004934 <_printf_i>
 8007790:	e7ea      	b.n	8007768 <_svfiprintf_r+0x1b0>
 8007792:	bf00      	nop
 8007794:	08007b64 	.word	0x08007b64
 8007798:	08007b6a 	.word	0x08007b6a
 800779c:	08007b6e 	.word	0x08007b6e
 80077a0:	080043dd 	.word	0x080043dd
 80077a4:	08007505 	.word	0x08007505

080077a8 <memmove>:
 80077a8:	4288      	cmp	r0, r1
 80077aa:	b510      	push	{r4, lr}
 80077ac:	eb01 0302 	add.w	r3, r1, r2
 80077b0:	d807      	bhi.n	80077c2 <memmove+0x1a>
 80077b2:	1e42      	subs	r2, r0, #1
 80077b4:	4299      	cmp	r1, r3
 80077b6:	d00a      	beq.n	80077ce <memmove+0x26>
 80077b8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80077bc:	f802 4f01 	strb.w	r4, [r2, #1]!
 80077c0:	e7f8      	b.n	80077b4 <memmove+0xc>
 80077c2:	4283      	cmp	r3, r0
 80077c4:	d9f5      	bls.n	80077b2 <memmove+0xa>
 80077c6:	1881      	adds	r1, r0, r2
 80077c8:	1ad2      	subs	r2, r2, r3
 80077ca:	42d3      	cmn	r3, r2
 80077cc:	d100      	bne.n	80077d0 <memmove+0x28>
 80077ce:	bd10      	pop	{r4, pc}
 80077d0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80077d4:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80077d8:	e7f7      	b.n	80077ca <memmove+0x22>

080077da <_realloc_r>:
 80077da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077dc:	4607      	mov	r7, r0
 80077de:	4614      	mov	r4, r2
 80077e0:	460e      	mov	r6, r1
 80077e2:	b921      	cbnz	r1, 80077ee <_realloc_r+0x14>
 80077e4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80077e8:	4611      	mov	r1, r2
 80077ea:	f7fc bd0b 	b.w	8004204 <_malloc_r>
 80077ee:	b922      	cbnz	r2, 80077fa <_realloc_r+0x20>
 80077f0:	f7fc fcbc 	bl	800416c <_free_r>
 80077f4:	4625      	mov	r5, r4
 80077f6:	4628      	mov	r0, r5
 80077f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80077fa:	f000 f814 	bl	8007826 <_malloc_usable_size_r>
 80077fe:	42a0      	cmp	r0, r4
 8007800:	d20f      	bcs.n	8007822 <_realloc_r+0x48>
 8007802:	4621      	mov	r1, r4
 8007804:	4638      	mov	r0, r7
 8007806:	f7fc fcfd 	bl	8004204 <_malloc_r>
 800780a:	4605      	mov	r5, r0
 800780c:	2800      	cmp	r0, #0
 800780e:	d0f2      	beq.n	80077f6 <_realloc_r+0x1c>
 8007810:	4631      	mov	r1, r6
 8007812:	4622      	mov	r2, r4
 8007814:	f7ff fa62 	bl	8006cdc <memcpy>
 8007818:	4631      	mov	r1, r6
 800781a:	4638      	mov	r0, r7
 800781c:	f7fc fca6 	bl	800416c <_free_r>
 8007820:	e7e9      	b.n	80077f6 <_realloc_r+0x1c>
 8007822:	4635      	mov	r5, r6
 8007824:	e7e7      	b.n	80077f6 <_realloc_r+0x1c>

08007826 <_malloc_usable_size_r>:
 8007826:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800782a:	1f18      	subs	r0, r3, #4
 800782c:	2b00      	cmp	r3, #0
 800782e:	bfbc      	itt	lt
 8007830:	580b      	ldrlt	r3, [r1, r0]
 8007832:	18c0      	addlt	r0, r0, r3
 8007834:	4770      	bx	lr
	...

08007838 <_init>:
 8007838:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800783a:	bf00      	nop
 800783c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800783e:	bc08      	pop	{r3}
 8007840:	469e      	mov	lr, r3
 8007842:	4770      	bx	lr

08007844 <_fini>:
 8007844:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007846:	bf00      	nop
 8007848:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800784a:	bc08      	pop	{r3}
 800784c:	469e      	mov	lr, r3
 800784e:	4770      	bx	lr
