Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Oct  3 14:21:21 2023
| Host         : gs21-10 running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/mire_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.543ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/x_0_reg_84_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_forward_p_red_U/obuf_inst/odata_int_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.118ns  (logic 1.092ns (26.520%)  route 3.026ns (73.480%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X17Y34         FDRE                                         r  bd_0_i/hls_inst/U0/x_0_reg_84_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/x_0_reg_84_reg[6]/Q
                         net (fo=7, routed)           1.017     2.446    bd_0_i/hls_inst/U0/regslice_forward_p_blue_U/obuf_inst/Q[6]
    SLICE_X17Y34         LUT6 (Prop_lut6_I1_O)        0.124     2.570 r  bd_0_i/hls_inst/U0/regslice_forward_p_blue_U/obuf_inst/x_reg_187[9]_i_4/O
                         net (fo=4, routed)           0.835     3.405    bd_0_i/hls_inst/U0/regslice_forward_p_red_U/obuf_inst/odata_int_reg[8]_2
    SLICE_X17Y33         LUT5 (Prop_lut5_I1_O)        0.152     3.557 r  bd_0_i/hls_inst/U0/regslice_forward_p_red_U/obuf_inst/odata_int[8]_i_2/O
                         net (fo=3, routed)           0.838     4.395    bd_0_i/hls_inst/U0/regslice_forward_p_red_U/obuf_inst/vld_in
    SLICE_X18Y32         LUT3 (Prop_lut3_I0_O)        0.360     4.755 r  bd_0_i/hls_inst/U0/regslice_forward_p_red_U/obuf_inst/odata_int[8]_i_1/O
                         net (fo=1, routed)           0.336     5.091    bd_0_i/hls_inst/U0/regslice_forward_p_red_U/obuf_inst/odata_int[8]_i_1_n_0
    SLICE_X18Y32         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_forward_p_red_U/obuf_inst/odata_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.924    10.924    bd_0_i/hls_inst/U0/regslice_forward_p_red_U/obuf_inst/ap_clk
    SLICE_X18Y32         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_forward_p_red_U/obuf_inst/odata_int_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X18Y32         FDRE (Setup_fdre_C_D)       -0.255    10.634    bd_0_i/hls_inst/U0/regslice_forward_p_red_U/obuf_inst/odata_int_reg[8]
  -------------------------------------------------------------------
                         required time                         10.634    
                         arrival time                          -5.091    
  -------------------------------------------------------------------
                         slack                                  5.543    

Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/x_0_reg_84_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/y_0_reg_73_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 0.828ns (22.744%)  route 2.813ns (77.256%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X17Y34         FDRE                                         r  bd_0_i/hls_inst/U0/x_0_reg_84_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/x_0_reg_84_reg[6]/Q
                         net (fo=7, routed)           1.017     2.446    bd_0_i/hls_inst/U0/regslice_forward_p_blue_U/obuf_inst/Q[6]
    SLICE_X17Y34         LUT6 (Prop_lut6_I1_O)        0.124     2.570 r  bd_0_i/hls_inst/U0/regslice_forward_p_blue_U/obuf_inst/x_reg_187[9]_i_4/O
                         net (fo=4, routed)           0.431     3.001    bd_0_i/hls_inst/U0/regslice_forward_p_blue_U_n_1
    SLICE_X17Y33         LUT6 (Prop_lut6_I5_O)        0.124     3.125 f  bd_0_i/hls_inst/U0/y_0_reg_73[8]_i_2/O
                         net (fo=11, routed)          0.778     3.903    bd_0_i/hls_inst/U0/ap_NS_fsm10_out
    SLICE_X21Y32         LUT3 (Prop_lut3_I2_O)        0.124     4.027 r  bd_0_i/hls_inst/U0/y_0_reg_73[8]_i_1/O
                         net (fo=9, routed)           0.587     4.614    bd_0_i/hls_inst/U0/y_0_reg_73
    SLICE_X20Y31         FDRE                                         r  bd_0_i/hls_inst/U0/y_0_reg_73_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X20Y31         FDRE                                         r  bd_0_i/hls_inst/U0/y_0_reg_73_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X20Y31         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/U0/y_0_reg_73_reg[6]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -4.614    
  -------------------------------------------------------------------
                         slack                                  5.751    

Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/x_0_reg_84_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/y_0_reg_73_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 0.828ns (22.744%)  route 2.813ns (77.256%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X17Y34         FDRE                                         r  bd_0_i/hls_inst/U0/x_0_reg_84_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/x_0_reg_84_reg[6]/Q
                         net (fo=7, routed)           1.017     2.446    bd_0_i/hls_inst/U0/regslice_forward_p_blue_U/obuf_inst/Q[6]
    SLICE_X17Y34         LUT6 (Prop_lut6_I1_O)        0.124     2.570 r  bd_0_i/hls_inst/U0/regslice_forward_p_blue_U/obuf_inst/x_reg_187[9]_i_4/O
                         net (fo=4, routed)           0.431     3.001    bd_0_i/hls_inst/U0/regslice_forward_p_blue_U_n_1
    SLICE_X17Y33         LUT6 (Prop_lut6_I5_O)        0.124     3.125 f  bd_0_i/hls_inst/U0/y_0_reg_73[8]_i_2/O
                         net (fo=11, routed)          0.778     3.903    bd_0_i/hls_inst/U0/ap_NS_fsm10_out
    SLICE_X21Y32         LUT3 (Prop_lut3_I2_O)        0.124     4.027 r  bd_0_i/hls_inst/U0/y_0_reg_73[8]_i_1/O
                         net (fo=9, routed)           0.587     4.614    bd_0_i/hls_inst/U0/y_0_reg_73
    SLICE_X20Y31         FDRE                                         r  bd_0_i/hls_inst/U0/y_0_reg_73_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X20Y31         FDRE                                         r  bd_0_i/hls_inst/U0/y_0_reg_73_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X20Y31         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/U0/y_0_reg_73_reg[7]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -4.614    
  -------------------------------------------------------------------
                         slack                                  5.751    

Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/x_0_reg_84_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/y_0_reg_73_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 0.828ns (22.744%)  route 2.813ns (77.256%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X17Y34         FDRE                                         r  bd_0_i/hls_inst/U0/x_0_reg_84_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/x_0_reg_84_reg[6]/Q
                         net (fo=7, routed)           1.017     2.446    bd_0_i/hls_inst/U0/regslice_forward_p_blue_U/obuf_inst/Q[6]
    SLICE_X17Y34         LUT6 (Prop_lut6_I1_O)        0.124     2.570 r  bd_0_i/hls_inst/U0/regslice_forward_p_blue_U/obuf_inst/x_reg_187[9]_i_4/O
                         net (fo=4, routed)           0.431     3.001    bd_0_i/hls_inst/U0/regslice_forward_p_blue_U_n_1
    SLICE_X17Y33         LUT6 (Prop_lut6_I5_O)        0.124     3.125 f  bd_0_i/hls_inst/U0/y_0_reg_73[8]_i_2/O
                         net (fo=11, routed)          0.778     3.903    bd_0_i/hls_inst/U0/ap_NS_fsm10_out
    SLICE_X21Y32         LUT3 (Prop_lut3_I2_O)        0.124     4.027 r  bd_0_i/hls_inst/U0/y_0_reg_73[8]_i_1/O
                         net (fo=9, routed)           0.587     4.614    bd_0_i/hls_inst/U0/y_0_reg_73
    SLICE_X20Y31         FDRE                                         r  bd_0_i/hls_inst/U0/y_0_reg_73_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X20Y31         FDRE                                         r  bd_0_i/hls_inst/U0/y_0_reg_73_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X20Y31         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/U0/y_0_reg_73_reg[8]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -4.614    
  -------------------------------------------------------------------
                         slack                                  5.751    

Slack (MET) :             5.896ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/x_0_reg_84_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/y_0_reg_73_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 0.828ns (23.056%)  route 2.763ns (76.944%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X17Y34         FDRE                                         r  bd_0_i/hls_inst/U0/x_0_reg_84_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/x_0_reg_84_reg[6]/Q
                         net (fo=7, routed)           1.017     2.446    bd_0_i/hls_inst/U0/regslice_forward_p_blue_U/obuf_inst/Q[6]
    SLICE_X17Y34         LUT6 (Prop_lut6_I1_O)        0.124     2.570 r  bd_0_i/hls_inst/U0/regslice_forward_p_blue_U/obuf_inst/x_reg_187[9]_i_4/O
                         net (fo=4, routed)           0.431     3.001    bd_0_i/hls_inst/U0/regslice_forward_p_blue_U_n_1
    SLICE_X17Y33         LUT6 (Prop_lut6_I5_O)        0.124     3.125 f  bd_0_i/hls_inst/U0/y_0_reg_73[8]_i_2/O
                         net (fo=11, routed)          0.778     3.903    bd_0_i/hls_inst/U0/ap_NS_fsm10_out
    SLICE_X21Y32         LUT3 (Prop_lut3_I2_O)        0.124     4.027 r  bd_0_i/hls_inst/U0/y_0_reg_73[8]_i_1/O
                         net (fo=9, routed)           0.538     4.564    bd_0_i/hls_inst/U0/y_0_reg_73
    SLICE_X21Y32         FDRE                                         r  bd_0_i/hls_inst/U0/y_0_reg_73_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X21Y32         FDRE                                         r  bd_0_i/hls_inst/U0/y_0_reg_73_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X21Y32         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/U0/y_0_reg_73_reg[0]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -4.564    
  -------------------------------------------------------------------
                         slack                                  5.896    

Slack (MET) :             5.896ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/x_0_reg_84_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/y_0_reg_73_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 0.828ns (23.056%)  route 2.763ns (76.944%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X17Y34         FDRE                                         r  bd_0_i/hls_inst/U0/x_0_reg_84_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/x_0_reg_84_reg[6]/Q
                         net (fo=7, routed)           1.017     2.446    bd_0_i/hls_inst/U0/regslice_forward_p_blue_U/obuf_inst/Q[6]
    SLICE_X17Y34         LUT6 (Prop_lut6_I1_O)        0.124     2.570 r  bd_0_i/hls_inst/U0/regslice_forward_p_blue_U/obuf_inst/x_reg_187[9]_i_4/O
                         net (fo=4, routed)           0.431     3.001    bd_0_i/hls_inst/U0/regslice_forward_p_blue_U_n_1
    SLICE_X17Y33         LUT6 (Prop_lut6_I5_O)        0.124     3.125 f  bd_0_i/hls_inst/U0/y_0_reg_73[8]_i_2/O
                         net (fo=11, routed)          0.778     3.903    bd_0_i/hls_inst/U0/ap_NS_fsm10_out
    SLICE_X21Y32         LUT3 (Prop_lut3_I2_O)        0.124     4.027 r  bd_0_i/hls_inst/U0/y_0_reg_73[8]_i_1/O
                         net (fo=9, routed)           0.538     4.564    bd_0_i/hls_inst/U0/y_0_reg_73
    SLICE_X21Y32         FDRE                                         r  bd_0_i/hls_inst/U0/y_0_reg_73_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X21Y32         FDRE                                         r  bd_0_i/hls_inst/U0/y_0_reg_73_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X21Y32         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/U0/y_0_reg_73_reg[1]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -4.564    
  -------------------------------------------------------------------
                         slack                                  5.896    

Slack (MET) :             5.896ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/x_0_reg_84_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/y_0_reg_73_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 0.828ns (23.056%)  route 2.763ns (76.944%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X17Y34         FDRE                                         r  bd_0_i/hls_inst/U0/x_0_reg_84_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/x_0_reg_84_reg[6]/Q
                         net (fo=7, routed)           1.017     2.446    bd_0_i/hls_inst/U0/regslice_forward_p_blue_U/obuf_inst/Q[6]
    SLICE_X17Y34         LUT6 (Prop_lut6_I1_O)        0.124     2.570 r  bd_0_i/hls_inst/U0/regslice_forward_p_blue_U/obuf_inst/x_reg_187[9]_i_4/O
                         net (fo=4, routed)           0.431     3.001    bd_0_i/hls_inst/U0/regslice_forward_p_blue_U_n_1
    SLICE_X17Y33         LUT6 (Prop_lut6_I5_O)        0.124     3.125 f  bd_0_i/hls_inst/U0/y_0_reg_73[8]_i_2/O
                         net (fo=11, routed)          0.778     3.903    bd_0_i/hls_inst/U0/ap_NS_fsm10_out
    SLICE_X21Y32         LUT3 (Prop_lut3_I2_O)        0.124     4.027 r  bd_0_i/hls_inst/U0/y_0_reg_73[8]_i_1/O
                         net (fo=9, routed)           0.538     4.564    bd_0_i/hls_inst/U0/y_0_reg_73
    SLICE_X21Y32         FDRE                                         r  bd_0_i/hls_inst/U0/y_0_reg_73_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X21Y32         FDRE                                         r  bd_0_i/hls_inst/U0/y_0_reg_73_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X21Y32         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/U0/y_0_reg_73_reg[2]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -4.564    
  -------------------------------------------------------------------
                         slack                                  5.896    

Slack (MET) :             5.896ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/x_0_reg_84_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/y_0_reg_73_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 0.828ns (23.056%)  route 2.763ns (76.944%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X17Y34         FDRE                                         r  bd_0_i/hls_inst/U0/x_0_reg_84_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/x_0_reg_84_reg[6]/Q
                         net (fo=7, routed)           1.017     2.446    bd_0_i/hls_inst/U0/regslice_forward_p_blue_U/obuf_inst/Q[6]
    SLICE_X17Y34         LUT6 (Prop_lut6_I1_O)        0.124     2.570 r  bd_0_i/hls_inst/U0/regslice_forward_p_blue_U/obuf_inst/x_reg_187[9]_i_4/O
                         net (fo=4, routed)           0.431     3.001    bd_0_i/hls_inst/U0/regslice_forward_p_blue_U_n_1
    SLICE_X17Y33         LUT6 (Prop_lut6_I5_O)        0.124     3.125 f  bd_0_i/hls_inst/U0/y_0_reg_73[8]_i_2/O
                         net (fo=11, routed)          0.778     3.903    bd_0_i/hls_inst/U0/ap_NS_fsm10_out
    SLICE_X21Y32         LUT3 (Prop_lut3_I2_O)        0.124     4.027 r  bd_0_i/hls_inst/U0/y_0_reg_73[8]_i_1/O
                         net (fo=9, routed)           0.538     4.564    bd_0_i/hls_inst/U0/y_0_reg_73
    SLICE_X21Y32         FDRE                                         r  bd_0_i/hls_inst/U0/y_0_reg_73_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X21Y32         FDRE                                         r  bd_0_i/hls_inst/U0/y_0_reg_73_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X21Y32         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/U0/y_0_reg_73_reg[3]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -4.564    
  -------------------------------------------------------------------
                         slack                                  5.896    

Slack (MET) :             5.896ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/x_0_reg_84_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/y_0_reg_73_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 0.828ns (23.056%)  route 2.763ns (76.944%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X17Y34         FDRE                                         r  bd_0_i/hls_inst/U0/x_0_reg_84_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/x_0_reg_84_reg[6]/Q
                         net (fo=7, routed)           1.017     2.446    bd_0_i/hls_inst/U0/regslice_forward_p_blue_U/obuf_inst/Q[6]
    SLICE_X17Y34         LUT6 (Prop_lut6_I1_O)        0.124     2.570 r  bd_0_i/hls_inst/U0/regslice_forward_p_blue_U/obuf_inst/x_reg_187[9]_i_4/O
                         net (fo=4, routed)           0.431     3.001    bd_0_i/hls_inst/U0/regslice_forward_p_blue_U_n_1
    SLICE_X17Y33         LUT6 (Prop_lut6_I5_O)        0.124     3.125 f  bd_0_i/hls_inst/U0/y_0_reg_73[8]_i_2/O
                         net (fo=11, routed)          0.778     3.903    bd_0_i/hls_inst/U0/ap_NS_fsm10_out
    SLICE_X21Y32         LUT3 (Prop_lut3_I2_O)        0.124     4.027 r  bd_0_i/hls_inst/U0/y_0_reg_73[8]_i_1/O
                         net (fo=9, routed)           0.538     4.564    bd_0_i/hls_inst/U0/y_0_reg_73
    SLICE_X21Y32         FDRE                                         r  bd_0_i/hls_inst/U0/y_0_reg_73_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X21Y32         FDRE                                         r  bd_0_i/hls_inst/U0/y_0_reg_73_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X21Y32         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/U0/y_0_reg_73_reg[4]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -4.564    
  -------------------------------------------------------------------
                         slack                                  5.896    

Slack (MET) :             5.896ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/x_0_reg_84_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/y_0_reg_73_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 0.828ns (23.056%)  route 2.763ns (76.944%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X17Y34         FDRE                                         r  bd_0_i/hls_inst/U0/x_0_reg_84_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/x_0_reg_84_reg[6]/Q
                         net (fo=7, routed)           1.017     2.446    bd_0_i/hls_inst/U0/regslice_forward_p_blue_U/obuf_inst/Q[6]
    SLICE_X17Y34         LUT6 (Prop_lut6_I1_O)        0.124     2.570 r  bd_0_i/hls_inst/U0/regslice_forward_p_blue_U/obuf_inst/x_reg_187[9]_i_4/O
                         net (fo=4, routed)           0.431     3.001    bd_0_i/hls_inst/U0/regslice_forward_p_blue_U_n_1
    SLICE_X17Y33         LUT6 (Prop_lut6_I5_O)        0.124     3.125 f  bd_0_i/hls_inst/U0/y_0_reg_73[8]_i_2/O
                         net (fo=11, routed)          0.778     3.903    bd_0_i/hls_inst/U0/ap_NS_fsm10_out
    SLICE_X21Y32         LUT3 (Prop_lut3_I2_O)        0.124     4.027 r  bd_0_i/hls_inst/U0/y_0_reg_73[8]_i_1/O
                         net (fo=9, routed)           0.538     4.564    bd_0_i/hls_inst/U0/y_0_reg_73
    SLICE_X21Y32         FDRE                                         r  bd_0_i/hls_inst/U0/y_0_reg_73_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=47, unset)           0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X21Y32         FDRE                                         r  bd_0_i/hls_inst/U0/y_0_reg_73_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X21Y32         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/U0/y_0_reg_73_reg[5]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -4.564    
  -------------------------------------------------------------------
                         slack                                  5.896    




