# Motor_Test
# 2025-05-02 11:33:33Z

# IO_0@[IOP=(1)][IoId=(0)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 0
# IO_1@[IOP=(1)][IoId=(1)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 1
# IO_3@[IOP=(1)][IoId=(3)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 3
set_location "ClockBlock" clockblockcell -1 -1 0
set_io "Rx_PC(0)" iocell 12 6
set_io "Tx_PC(0)" iocell 12 7
set_io "IN4(0)" iocell 1 4
set_io "IN3(0)" iocell 1 5
set_io "DirPin(0)" iocell 1 6
set_io "StepPin(0)" iocell 1 7
set_io "Rx_BT(0)" iocell 0 0
set_io "Tx_BT(0)" iocell 0 1
set_io "IN2(0)" iocell 3 3
set_io "IN1(0)" iocell 3 4
set_io "Trigger(0)" iocell 2 3
set_io "Echo(0)" iocell 2 4
set_location "Net_8" 2 0 1 0
set_location "\UART_PC:BUART:counter_load_not\" 2 2 0 1
set_location "\UART_PC:BUART:tx_status_0\" 2 1 0 1
set_location "\UART_PC:BUART:tx_status_2\" 2 1 1 3
set_location "\UART_PC:BUART:rx_counter_load\" 2 2 1 1
set_location "\UART_PC:BUART:rx_postpoll\" 2 0 0 1
set_location "\UART_PC:BUART:rx_status_4\" 2 4 0 3
set_location "\UART_PC:BUART:rx_status_5\" 2 3 0 2
set_location "\PWM_B:PWMUDB:status_2\" 3 0 0 3
set_location "\PWM_A:PWMUDB:status_2\" 2 5 0 3
set_location "Net_232" 3 3 1 1
set_location "\UART_BT:BUART:counter_load_not\" 3 2 1 2
set_location "\UART_BT:BUART:tx_status_0\" 3 2 0 1
set_location "\UART_BT:BUART:tx_status_2\" 3 3 1 0
set_location "\UART_BT:BUART:rx_counter_load\" 2 4 0 0
set_location "\UART_BT:BUART:rx_postpoll\" 3 4 1 1
set_location "\UART_BT:BUART:rx_status_4\" 3 3 1 2
set_location "\UART_BT:BUART:rx_status_5\" 2 5 0 1
set_location "\Counter:CounterUDB:hwCapture\" 2 4 0 1
set_location "\Counter:CounterUDB:reload\" 1 4 0 0
set_location "\Counter:CounterUDB:status_0\" 0 4 0 2
set_location "\Counter:CounterUDB:overflow_status\" 1 4 0 3
set_location "\Counter:CounterUDB:count_enable\" 1 4 0 2
set_location "__ONE__" 0 3 1 0
set_location "\UART_PC:BUART:sTX:TxShifter:u0\" 2 1 2
set_location "\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\" 2 3 2
set_location "\UART_PC:BUART:sTX:TxSts\" 2 1 4
set_location "\UART_PC:BUART:sRX:RxShifter:u0\" 2 0 2
set_location "\UART_PC:BUART:sRX:RxBitCounter\" 2 4 7
set_location "\UART_PC:BUART:sRX:RxSts\" 2 3 4
set_location "isr_uart_rx_PC" interrupt -1 -1 4
set_location "\PWM_B:PWMUDB:genblk1:ctrlreg\" 3 0 6
set_location "\PWM_B:PWMUDB:genblk8:stsreg\" 3 0 4
set_location "\PWM_B:PWMUDB:sP8:pwmdp:u0\" 3 0 2
set_location "\PWM_A:PWMUDB:genblk1:ctrlreg\" 3 3 6
set_location "\PWM_A:PWMUDB:genblk8:stsreg\" 2 2 4
set_location "\PWM_A:PWMUDB:sP8:pwmdp:u0\" 2 5 2
set_location "\UART_BT:TXInternalInterrupt\" interrupt -1 -1 1
set_location "\UART_BT:RXInternalInterrupt\" interrupt -1 -1 0
set_location "\UART_BT:BUART:sTX:TxShifter:u0\" 3 3 2
set_location "\UART_BT:BUART:sTX:sCLOCK:TxBitClkGen\" 3 2 2
set_location "\UART_BT:BUART:sTX:TxSts\" 3 1 4
set_location "\UART_BT:BUART:sRX:RxShifter:u0\" 3 4 2
set_location "\UART_BT:BUART:sRX:RxBitCounter\" 2 5 7
set_location "\UART_BT:BUART:sRX:RxSts\" 1 4 4
set_location "isr_uart_rx_BT" interrupt -1 -1 3
set_location "isr_echo_int" interrupt -1 -1 2
set_location "\Counter:CounterUDB:sCTRLReg:ctrlreg\" 0 4 6
set_location "\Counter:CounterUDB:sSTSReg:stsreg\" 0 4 4
set_location "\Counter:CounterUDB:sC16:counterdp:u0\" 1 4 2
set_location "\Counter:CounterUDB:sC16:counterdp:u1\" 0 4 2
set_location "\Counter_Reset:Sync:ctrl_reg\" 1 4 6
set_location "\Timer_1:TimerHW\" timercell -1 -1 0
set_location "\UART_PC:BUART:txn\" 2 2 0 0
set_location "\UART_PC:BUART:tx_state_1\" 2 1 1 1
set_location "\UART_PC:BUART:tx_state_0\" 2 1 0 0
set_location "\UART_PC:BUART:tx_state_2\" 2 1 1 0
set_location "\UART_PC:BUART:tx_bitclk\" 2 1 1 2
set_location "\UART_PC:BUART:tx_ctrl_mark_last\" 2 2 0 2
set_location "\UART_PC:BUART:rx_state_0\" 2 2 1 0
set_location "\UART_PC:BUART:rx_load_fifo\" 2 2 1 3
set_location "\UART_PC:BUART:rx_state_3\" 2 2 1 2
set_location "\UART_PC:BUART:rx_state_2\" 2 4 1 0
set_location "\UART_PC:BUART:rx_bitclk_enable\" 2 3 1 3
set_location "\UART_PC:BUART:rx_state_stop1_reg\" 2 0 0 0
set_location "MODIN1_1" 2 1 0 3
set_location "MODIN1_0" 2 3 1 2
set_location "\UART_PC:BUART:rx_status_3\" 2 4 1 2
set_location "\UART_PC:BUART:rx_last\" 2 0 0 2
set_location "\PWM_B:PWMUDB:runmode_enable\" 3 3 1 3
set_location "\PWM_B:PWMUDB:prevCompare1\" 3 0 1 1
set_location "\PWM_B:PWMUDB:prevCompare2\" 3 0 0 0
set_location "\PWM_B:PWMUDB:status_0\" 3 0 1 2
set_location "\PWM_B:PWMUDB:status_1\" 3 0 0 1
set_location "Net_422" 3 0 1 0
set_location "Net_423" 3 0 1 3
set_location "\PWM_A:PWMUDB:runmode_enable\" 3 1 0 2
set_location "\PWM_A:PWMUDB:prevCompare1\" 2 0 1 1
set_location "\PWM_A:PWMUDB:prevCompare2\" 3 1 1 1
set_location "\PWM_A:PWMUDB:status_0\" 2 0 1 2
set_location "\PWM_A:PWMUDB:status_1\" 3 1 1 2
set_location "Net_72" 3 1 1 3
set_location "Net_100" 3 1 1 0
set_location "\UART_BT:BUART:txn\" 3 3 0 0
set_location "\UART_BT:BUART:tx_state_1\" 3 3 0 1
set_location "\UART_BT:BUART:tx_state_0\" 3 2 0 0
set_location "\UART_BT:BUART:tx_state_2\" 3 2 1 0
set_location "\UART_BT:BUART:tx_bitclk\" 3 2 0 2
set_location "\UART_BT:BUART:tx_ctrl_mark_last\" 2 5 1 1
set_location "\UART_BT:BUART:rx_state_0\" 3 5 1 1
set_location "\UART_BT:BUART:rx_load_fifo\" 3 5 1 2
set_location "\UART_BT:BUART:rx_state_3\" 2 5 1 0
set_location "\UART_BT:BUART:rx_state_2\" 2 5 1 2
set_location "\UART_BT:BUART:rx_bitclk_enable\" 2 3 0 3
set_location "\UART_BT:BUART:rx_state_stop1_reg\" 2 5 1 3
set_location "\UART_BT:BUART:pollcount_1\" 3 4 1 3
set_location "\UART_BT:BUART:pollcount_0\" 3 4 1 2
set_location "\UART_BT:BUART:rx_status_3\" 3 5 1 0
set_location "\UART_BT:BUART:rx_last\" 2 3 0 0
set_location "\Counter:CounterUDB:prevCapture\" 3 4 0 3
set_location "\Counter:CounterUDB:disable_run_i\" 1 4 0 1
set_location "\Counter:CounterUDB:overflow_reg_i\" 2 5 0 2
set_location "\Counter:CounterUDB:prevCompare\" 0 4 0 3
set_location "\Counter:CounterUDB:count_stored_i\" 1 4 1 3
set_location "Net_274" 1 4 1 0
set_location "\FreqDiv:not_last_reset\" 1 4 1 2
set_location "\FreqDiv:count_0\" 1 4 1 1
