Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Wed Mar 16 07:21:13 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc3_9/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.098        0.000                      0                  956       -0.053       -0.515                     27                  956        1.725        0.000                       0                   957  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock        0.098        0.000                      0                  956       -0.053       -0.515                     27                  956        1.725        0.000                       0                   957  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
Hold  :           27  Failing Endpoints,  Worst Slack       -0.053ns,  Total Violation       -0.515ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 genblk1[75].reg_in/reg_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 1.698ns (45.830%)  route 2.007ns (54.170%))
  Logic Levels:           17  (CARRY8=10 LUT2=6 LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns = ( 5.710 - 4.000 ) 
    Source Clock Delay      (SCD):    2.274ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.313ns (routing 0.210ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.190ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=956, estimated)      1.313     2.274    genblk1[75].reg_in/CLK
    SLICE_X108Y482       FDRE                                         r  genblk1[75].reg_in/reg_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y482       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.351 r  genblk1[75].reg_in/reg_out_reg[3]/Q
                         net (fo=3, estimated)        0.146     2.497    conv/mul52/O76[3]
    SLICE_X109Y482       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     2.585 r  conv/mul52/i__i_10/O
                         net (fo=1, routed)           0.010     2.595    conv/mul52/i__i_10_n_0
    SLICE_X109Y482       CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.196     2.791 r  conv/mul52/i__i_2/O[5]
                         net (fo=2, estimated)        0.178     2.969    genblk1[77].reg_in/out0[4]
    SLICE_X110Y481       LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     3.006 r  genblk1[77].reg_in/reg_out[8]_i_176/O
                         net (fo=1, routed)           0.022     3.028    conv/add000056/reg_out_reg[8]_i_43_0[4]
    SLICE_X110Y481       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.187 r  conv/add000056/reg_out_reg[8]_i_88/CO[7]
                         net (fo=1, estimated)        0.026     3.213    conv/add000056/reg_out_reg[8]_i_88_n_0
    SLICE_X110Y482       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.289 r  conv/add000056/reg_out_reg[8]_i_325/O[1]
                         net (fo=2, estimated)        0.550     3.839    conv/add000056/reg_out_reg[8]_i_325_n_14
    SLICE_X114Y480       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     3.889 r  conv/add000056/reg_out[8]_i_330/O
                         net (fo=1, routed)           0.009     3.898    conv/add000056/reg_out[8]_i_330_n_0
    SLICE_X114Y480       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.180     4.078 r  conv/add000056/reg_out_reg[8]_i_235/O[5]
                         net (fo=1, estimated)        0.282     4.360    conv/add000056/reg_out_reg[8]_i_235_n_10
    SLICE_X115Y481       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     4.395 r  conv/add000056/reg_out[8]_i_159/O
                         net (fo=1, routed)           0.011     4.406    conv/add000056/reg_out[8]_i_159_n_0
    SLICE_X115Y481       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.561 r  conv/add000056/reg_out_reg[8]_i_63/CO[7]
                         net (fo=1, estimated)        0.026     4.587    conv/add000056/reg_out_reg[8]_i_63_n_0
    SLICE_X115Y482       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.639 r  conv/add000056/reg_out_reg[21]_i_158/CO[0]
                         net (fo=1, estimated)        0.177     4.816    conv/add000056/reg_out_reg[21]_i_158_n_7
    SLICE_X116Y482       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     4.855 r  conv/add000056/reg_out[21]_i_94/O
                         net (fo=1, routed)           0.015     4.870    conv/add000056/reg_out[21]_i_94_n_0
    SLICE_X116Y482       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.987 r  conv/add000056/reg_out_reg[21]_i_56/CO[7]
                         net (fo=1, estimated)        0.026     5.013    conv/add000056/reg_out_reg[21]_i_56_n_0
    SLICE_X116Y483       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     5.065 r  conv/add000056/reg_out_reg[21]_i_55/CO[0]
                         net (fo=1, estimated)        0.239     5.304    conv/add000056/reg_out_reg[21]_i_55_n_7
    SLICE_X117Y485       LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037     5.341 r  conv/add000056/reg_out[21]_i_20/O
                         net (fo=1, routed)           0.021     5.362    conv/add000056/reg_out[21]_i_20_n_0
    SLICE_X117Y485       CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[3])
                                                      0.148     5.510 r  conv/add000056/reg_out_reg[21]_i_11/CO[3]
                         net (fo=1, estimated)        0.219     5.729    conv/add000056/reg_out_reg[21]_i_11_n_4
    SLICE_X117Y488       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     5.780 r  conv/add000056/reg_out[21]_i_3/O
                         net (fo=1, routed)           0.025     5.805    conv/add000056/reg_out[21]_i_3_n_0
    SLICE_X117Y488       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[4])
                                                      0.149     5.954 r  conv/add000056/reg_out_reg[21]_i_1/O[4]
                         net (fo=1, routed)           0.025     5.979    reg_out/D[20]
    SLICE_X117Y488       FDRE                                         r  reg_out/reg_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.646    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=956, estimated)      1.040     5.710    reg_out/CLK
    SLICE_X117Y488       FDRE                                         r  reg_out/reg_out_reg[21]/C
                         clock pessimism              0.377     6.088    
                         clock uncertainty           -0.035     6.052    
    SLICE_X117Y488       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     6.077    reg_out/reg_out_reg[21]
  -------------------------------------------------------------------
                         required time                          6.077    
                         arrival time                          -5.979    
  -------------------------------------------------------------------
                         slack                                  0.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.053ns  (arrival time - required time)
  Source:                 demux/genblk1[72].z_reg[72][5]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[72].reg_in/reg_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.060ns (33.333%)  route 0.120ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.177ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      1.025ns (routing 0.190ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.216ns (routing 0.210ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.646    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=956, estimated)      1.025     1.695    demux/CLK
    SLICE_X113Y480       FDRE                                         r  demux/genblk1[72].z_reg[72][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y480       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     1.755 r  demux/genblk1[72].z_reg[72][5]/Q
                         net (fo=1, estimated)        0.120     1.875    genblk1[72].reg_in/D[5]
    SLICE_X113Y476       FDRE                                         r  genblk1[72].reg_in/reg_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=956, estimated)      1.216     2.177    genblk1[72].reg_in/CLK
    SLICE_X113Y476       FDRE                                         r  genblk1[72].reg_in/reg_out_reg[5]/C
                         clock pessimism             -0.311     1.866    
    SLICE_X113Y476       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     1.928    genblk1[72].reg_in/reg_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                 -0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X114Y476  genblk1[60].reg_in/reg_out_reg[2]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X118Y498  demux/genblk1[40].z_reg[40][1]/C



