{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1575008745426 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1575008745426 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 01:25:45 2019 " "Processing started: Fri Nov 29 01:25:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1575008745426 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1575008745426 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LTPractice2 -c LTPractice2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LTPractice2 -c LTPractice2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1575008745426 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1575008746102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltpractice2.v 0 0 " "Found 0 design units, including 0 entities, in source file ltpractice2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1575008746168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tff_resetn.v 1 1 " "Found 1 design units, including 1 entities, in source file tff_resetn.v" { { "Info" "ISGN_ENTITY_NAME" "1 TFF_resetn " "Found entity 1: TFF_resetn" {  } { { "TFF_resetn.v" "" { Text "C:/GitHubRepo/Quartos/LTPractice2/TFF_resetn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1575008746175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1575008746175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jkflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file jkflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 JKFlipFlop " "Found entity 1: JKFlipFlop" {  } { { "JKFlipFlop.v" "" { Text "C:/GitHubRepo/Quartos/LTPractice2/JKFlipFlop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1575008746176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1575008746176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftnbits.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftnbits.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftnbits " "Found entity 1: shiftnbits" {  } { { "shiftnbits.v" "" { Text "C:/GitHubRepo/Quartos/LTPractice2/shiftnbits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1575008746187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1575008746187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift4.v 1 1 " "Found 1 design units, including 1 entities, in source file shift4.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift4 " "Found entity 1: shift4" {  } { { "shift4.v" "" { Text "C:/GitHubRepo/Quartos/LTPractice2/shift4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1575008746192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1575008746192 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "upcount12.v(7) " "Verilog HDL information at upcount12.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "upcount12.v" "" { Text "C:/GitHubRepo/Quartos/LTPractice2/upcount12.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1575008746199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upcount12.v 1 1 " "Found 1 design units, including 1 entities, in source file upcount12.v" { { "Info" "ISGN_ENTITY_NAME" "1 upcount12 " "Found entity 1: upcount12" {  } { { "upcount12.v" "" { Text "C:/GitHubRepo/Quartos/LTPractice2/upcount12.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1575008746200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1575008746200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upcount12p.v 1 1 " "Found 1 design units, including 1 entities, in source file upcount12p.v" { { "Info" "ISGN_ENTITY_NAME" "1 upcount12p " "Found entity 1: upcount12p" {  } { { "upcount12p.v" "" { Text "C:/GitHubRepo/Quartos/LTPractice2/upcount12p.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1575008746209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1575008746209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftnbitp.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftnbitp.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftnbitp " "Found entity 1: shiftnbitp" {  } { { "shiftnbitp.v" "" { Text "C:/GitHubRepo/Quartos/LTPractice2/shiftnbitp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1575008746216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1575008746216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countupdown.v 1 1 " "Found 1 design units, including 1 entities, in source file countupdown.v" { { "Info" "ISGN_ENTITY_NAME" "1 countupdown " "Found entity 1: countupdown" {  } { { "countupdown.v" "" { Text "C:/GitHubRepo/Quartos/LTPractice2/countupdown.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1575008746219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1575008746219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nreg.v 1 1 " "Found 1 design units, including 1 entities, in source file nreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 nreg " "Found entity 1: nreg" {  } { { "nreg.v" "" { Text "C:/GitHubRepo/Quartos/LTPractice2/nreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1575008746231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1575008746231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsmsimple.v 1 1 " "Found 1 design units, including 1 entities, in source file fsmsimple.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSMSimple " "Found entity 1: FSMSimple" {  } { { "FSMSimple.v" "" { Text "C:/GitHubRepo/Quartos/LTPractice2/FSMSimple.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1575008746238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1575008746238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file tflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 TFlipflop " "Found entity 1: TFlipflop" {  } { { "TFlipFlop.v" "" { Text "C:/GitHubRepo/Quartos/LTPractice2/TFlipFlop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1575008746249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1575008746249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upcounttff.v 1 1 " "Found 1 design units, including 1 entities, in source file upcounttff.v" { { "Info" "ISGN_ENTITY_NAME" "1 upcountTFF " "Found entity 1: upcountTFF" {  } { { "upcountTFF.v" "" { Text "C:/GitHubRepo/Quartos/LTPractice2/upcountTFF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1575008746255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1575008746255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tffupcountsyn.v 1 1 " "Found 1 design units, including 1 entities, in source file tffupcountsyn.v" { { "Info" "ISGN_ENTITY_NAME" "1 TFFupcountSyn " "Found entity 1: TFFupcountSyn" {  } { { "TFFupcountSyn.v" "" { Text "C:/GitHubRepo/Quartos/LTPractice2/TFFupcountSyn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1575008746257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1575008746257 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting \"endmodule\" testeverything.v(6) " "Verilog HDL syntax error at testeverything.v(6) near text \"begin\";  expecting \"endmodule\"" {  } { { "testeverything.v" "" { Text "C:/GitHubRepo/Quartos/LTPractice2/testeverything.v" 6 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1575008746269 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "testeverything testeverything.v(1) " "Ignored design unit \"testeverything\" at testeverything.v(1) due to previous errors" {  } { { "testeverything.v" "" { Text "C:/GitHubRepo/Quartos/LTPractice2/testeverything.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1 1575008746269 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "nbitreg testeverything.v(17) " "Ignored design unit \"nbitreg\" at testeverything.v(17) due to previous errors" {  } { { "testeverything.v" "" { Text "C:/GitHubRepo/Quartos/LTPractice2/testeverything.v" 17 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1 1575008746271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testeverything.v 0 0 " "Found 0 design units, including 0 entities, in source file testeverything.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1575008746271 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/GitHubRepo/Quartos/LTPractice2/output_files/LTPractice2.map.smsg " "Generated suppressed messages file C:/GitHubRepo/Quartos/LTPractice2/output_files/LTPractice2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1575008746340 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "375 " "Peak virtual memory: 375 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1575008746438 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 29 01:25:46 2019 " "Processing ended: Fri Nov 29 01:25:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1575008746438 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1575008746438 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1575008746438 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1575008746438 ""}
