 
****************************************
Report : area
Design : top
Version: G-2012.06-SP2
Date   : Fri Oct 12 06:13:00 2018
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary_ff1p25v0c (File: /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Front_End/Liberty/NLDM/NangateOpenCellLibrary_ff1p25v0c.db)

Number of ports:                          163
Number of nets:                           186
Number of cells:                           13
Number of combinational cells:             11
Number of sequential cells:                 0
Number of macros:                           0
Number of buf/inv:                         11
Number of references:                       4

Combinational area:       6964.411971
Buf/Inv area:              343.139996
Noncombinational area:    5617.920181
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:          12582.332152
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area           Local cell area
                                  -------------------  ---------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-     Noncombi-  Black
                                  Total       Total    national   national   boxes   Design
--------------------------------  ----------  -------  ---------  ---------  ------  --------------------------
top                               12582.3322    100.0     7.1820     0.0000  0.0000  top
Con_Uni                              30.3240      0.2     0.0000     0.0000  0.0000  control_path
Con_Uni/alu_dec_inst                  9.3100      0.1     9.3100     0.0000  0.0000  ALU_decoder
Con_Uni/main_dec_inst                21.0140      0.2    21.0140     0.0000  0.0000  main_decoder
D_Path                            12544.8262     99.7     0.0000     0.0000  0.0000  data_path
D_Path/ALU_inst                     543.4380      4.3   256.9560     0.0000  0.0000  ALU
D_Path/ALU_inst/add_8               134.5960      1.1   134.5960     0.0000  0.0000  ALU_DW01_add_0
D_Path/ALU_inst/sub_9               151.8860      1.2   151.8860     0.0000  0.0000  ALU_DW01_sub_0
D_Path/adder_inst_pcplus4           134.5960      1.1     0.0000     0.0000  0.0000  adder_32_bits_0
D_Path/adder_inst_pcplus4/add_4     134.5960      1.1   134.5960     0.0000  0.0000  adder_32_bits_0_DW01_add_0
D_Path/adder_inst_pctarget          134.5960      1.1     0.0000     0.0000  0.0000  adder_32_bits_1
D_Path/adder_inst_pctarget/add_4    134.5960      1.1   134.5960     0.0000  0.0000  adder_32_bits_1_DW01_add_0
D_Path/imm_gen_inst                  30.8560      0.2    30.8560     0.0000  0.0000  immediate_generate
D_Path/mux2_1_inst                   61.4460      0.5    61.4460     0.0000  0.0000  mux2_1
D_Path/mux3_1_inst                   90.4400      0.7    90.4400     0.0000  0.0000  mux3_1_1
D_Path/pc_next_mux                   88.8440      0.7    88.8440     0.0000  0.0000  mux3_1_0
D_Path/pc_reg_inst                  171.0380      1.4     0.7980   170.2400  0.0000  register_32_bits
D_Path/reg_file_inst              11289.5721     89.7  5841.8920  5447.6802  0.0000  regfile_32_bits
--------------------------------  ----------  -------  ---------  ---------  ------  --------------------------
Total                                                  6964.4120  5617.9202  0.0000

1
