============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.17-s066_1
  Generated on:           Apr 29 2025  04:09:19 pm
  Module:                 dcache_wrapper
  Technology libraries:   asap7sc7p5t_AO_LVT_TT_nldm_211120 1.0
                          asap7sc7p5t_INVBUF_LVT_TT_nldm_211120 1.0
                          asap7sc7p5t_OA_LVT_TT_nldm_211120 1.0
                          asap7sc7p5t_SEQ_LVT_TT_nldm_220123 1.0
                          asap7sc7p5t_SIMPLE_LVT_TT_nldm_211120 1.0
                          physical_cells 
  Operating conditions:   PVT_0P7V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                 Instance                       Module       Cell Count  Cell Area  Net Area   Total Area 
----------------------------------------------------------------------------------------------------------
dcache_wrapper                                                   467601  72268.846 25710.904    97979.750 
  dcache                                   cache                 467601  72268.846 25659.236    97928.082 
    CacheWays[0]                           cacheway              108882  17253.841  5961.094    23214.935 
      word[1].wordram.CacheDataMem         ram1p1rwbe_13          24497   3854.515  1275.674     5130.188 
        ram.adrreg                         flopen_17                 14      2.464     0.416        2.880 
      word[0].wordram.CacheDataMem         ram1p1rwbe             24587   3910.166  1398.969     5309.136 
        ram.adrreg                         flopen_16                 15      2.479     0.448        2.926 
      word[3].wordram.CacheDataMem         ram1p1rwbe_12          24741   3914.978  1405.213     5320.190 
        ram.adrreg                         flopen_15                 15      2.479     0.448        2.926 
      CacheTagMem                          ram1p1rwe              10111   1462.768   526.559     1989.326 
        ram.adrreg                         flopen                    21      3.295     0.574        3.869 
      word[2].wordram.CacheDataMem         ram1p1rwbe_14          23394   3947.520  1236.294     5183.815 
        ram.adrreg                         flopen_18                 15      2.508     0.448        2.955 
      InvalidateCacheReg                   flop                       1      0.364     0.000        0.364 
      flushlogic.seltagmux                 mux2                       3      0.175     0.062        0.237 
      flushlogic.selectedmux               mux3_0                     4      0.364     0.094        0.458 
    CacheWays[1]                           cacheway_2            119103  18336.187  6399.919    24736.107 
      word[0].wordram.CacheDataMem         ram1p1rwbe_8           24461   3968.574  1394.723     5363.297 
        ram.adrreg                         flopen_11                 15      2.493     0.448        2.941 
      word[3].wordram.CacheDataMem         ram1p1rwbe_11          24454   3942.899  1394.748     5337.646 
        ram.adrreg                         flopen_14                 15      2.493     0.448        2.941 
      CacheTagMem                          ram1p1rwe_2            11395   1600.155   567.935     2168.090 
        ram.adrreg                         flopen_10                 18      2.989     0.480        3.469 
      word[1].wordram.CacheDataMem         ram1p1rwbe_9           33628   4630.346  1560.274     6190.620 
        ram.adrreg                         flopen_12                 15      2.595     0.448        3.043 
      word[2].wordram.CacheDataMem         ram1p1rwbe_10          23406   3969.157  1233.707     5202.864 
        ram.adrreg                         flopen_13                 16      2.595     0.479        3.074 
      InvalidateCacheReg                   flop_3                     1      0.364     0.000        0.364 
      flushlogic.seltagmux                 mux2_8                     3      0.233     0.062        0.296 
      flushlogic.selectedmux               mux3_0_2                   5      0.379     0.125        0.504 
    CacheWays[2]                           cacheway_1            116092  18049.807  6311.755    24361.562 
      CacheTagMem                          ram1p1rwe_1            11512   1571.870   570.595     2142.465 
        ram.adrreg                         flopen_5                  18      2.989     0.480        3.469 
      word[1].wordram.CacheDataMem         ram1p1rwbe_5           30934   4476.308  1507.308     5983.616 
        ram.adrreg                         flopen_7                  16      2.551     0.479        3.030 
      word[0].wordram.CacheDataMem         ram1p1rwbe_4           24359   3913.826  1392.257     5306.083 
        ram.adrreg                         flopen_6                  16      2.551     0.479        3.030 
      word[3].wordram.CacheDataMem         ram1p1rwbe_7           24122   3894.945  1385.947     5280.892 
        ram.adrreg                         flopen_9                  15      2.493     0.448        2.941 
      word[2].wordram.CacheDataMem         ram1p1rwbe_6           23404   3968.938  1233.735     5202.674 
        ram.adrreg                         flopen_8                  15      2.479     0.448        2.926 
      flushlogic.selectedmux               mux3_0_1                   6      0.379     0.156        0.535 
      InvalidateCacheReg                   flop_2                     1      0.364     0.000        0.364 
      flushlogic.seltagmux                 mux2_7                     3      0.190     0.062        0.252 
    CacheWays[3]                           cacheway_3            118596  18101.041  6505.821    24606.862 
      word[0].wordram.CacheDataMem         ram1p1rwbe_15          24568   3959.986  1397.314     5357.300 
        ram.adrreg                         flopen_1                  15      2.493     0.448        2.941 
      word[3].wordram.CacheDataMem         ram1p1rwbe_3           24449   3943.526  1394.561     5338.087 
        ram.adrreg                         flopen_4                  15      2.493     0.448        2.941 
      word[1].wordram.CacheDataMem         ram1p1rwbe_1           33621   4630.039  1559.904     6189.944 
        ram.adrreg                         flopen_2                  14      2.522     0.416        2.939 
      CacheTagMem                          ram1p1rwe_3            10057   1488.137   525.179     2013.316 
        ram.adrreg                         flopen_19                 19      3.047     0.512        3.559 
      word[2].wordram.CacheDataMem         ram1p1rwbe_2           24126   3856.323  1270.943     5127.266 
        ram.adrreg                         flopen_3                  14      2.464     0.416        2.880 
      flushlogic.selectedmux               mux3_0_3                   6      0.423     0.171        0.594 
      InvalidateCacheReg                   flop_4                     1      0.364     0.000        0.364 
      flushlogic.seltagmux                 mux2_9                     3      0.190     0.062        0.252 
    genblk2.WordAdrrMux                    mux2_1                     5      0.496     0.078        0.573 
    subcachelineread                       subcachelineread         459     43.959    22.923       66.882 
    CacheBusAdrMux                         mux3_1                    53      6.736     1.491        8.227 
    EarlyReturnMux                         mux2_4                   546     72.215    16.353       88.567 
    ReadDataAOMux                          or_rows                  512     52.255     0.000       52.255 
    TagAOMux                               or_rows_0                 44      4.491     0.000        4.491 
    WriteSelLogic.genblk1[16].WriteDataMux mux2_5_16                 33      2.741     0.886        3.627 
    WriteSelLogic.genblk1[17].WriteDataMux mux2_5_17                 33      2.741     0.886        3.627 
    WriteSelLogic.genblk1[18].WriteDataMux mux2_5_18                 33      2.741     0.886        3.627 
    WriteSelLogic.genblk1[19].WriteDataMux mux2_5_19                 33      2.741     0.886        3.627 
    WriteSelLogic.genblk1[20].WriteDataMux mux2_5_20                 33      2.741     0.886        3.627 
    WriteSelLogic.genblk1[21].WriteDataMux mux2_5_21                 33      2.741     0.886        3.627 
    WriteSelLogic.genblk1[22].WriteDataMux mux2_5_22                 33      2.741     0.886        3.627 
    WriteSelLogic.genblk1[23].WriteDataMux mux2_5_23                 33      2.741     0.886        3.627 
    WriteSelLogic.genblk1[24].WriteDataMux mux2_5_24                 32      2.449     0.748        3.198 
    WriteSelLogic.genblk1[25].WriteDataMux mux2_5_25                 32      2.449     0.748        3.198 
    WriteSelLogic.genblk1[26].WriteDataMux mux2_5_26                 32      2.449     0.748        3.198 
    WriteSelLogic.genblk1[27].WriteDataMux mux2_5_27                 32      2.449     0.748        3.198 
    WriteSelLogic.genblk1[28].WriteDataMux mux2_5_28                 32      2.449     0.748        3.198 
    WriteSelLogic.genblk1[29].WriteDataMux mux2_5_29                 32      2.449     0.748        3.198 
    WriteSelLogic.genblk1[30].WriteDataMux mux2_5_30                 32      2.449     0.748        3.198 
    WriteSelLogic.genblk1[31].WriteDataMux mux2_5_31                 32      2.449     0.748        3.198 
    vict.cacheLRU                          cacheLRU                 819    108.854    43.553      152.408 
      CurrLRUReg                           flop_0                     3      1.093     0.000        1.093 
      FirstZeroEncoder                     priorityonehot             6      0.598     0.094        0.691 
      FirstZeroWayEncoder                  binencoder                 4      0.306     0.062        0.369 
      ReadLRUmux                           mux2_1_1                   4      0.437     0.062        0.499 
      VictimMux                            mux2_0                     5      0.423     0.109        0.532 
      WayMuxEnc                            mux2_0_1                   3      0.306     0.046        0.353 
      decoder                              decoder                    6      0.452     0.062        0.514 
      genblk3.LRUMuxes[0]                  mux2_3                     2      0.175     0.031        0.206 
      genblk3.LRUMuxes[1]                  mux2_2                     2      0.175     0.031        0.206 
      hitwayencoder                        binencoder_1               5      0.364     0.124        0.488 
    cachefsm                               cachefsm                 113      9.856     4.463       14.319 
      resetDelayReg                        flop_1                     1      0.364     0.000        0.364 
    flushlogic.FlushAdrReg                 flopenr                   19      2.887     0.466        3.353 
    flushlogic.FlushWayReg                 flopenl                   10      1.662     0.217        1.880 
    WriteSelLogic.genblk1[0].WriteDataMux  mux2_5                    27      3.018     0.820        3.838 
    WriteSelLogic.genblk1[1].WriteDataMux  mux2_5_1                  26      3.091     0.789        3.880 
    WriteSelLogic.genblk1[2].WriteDataMux  mux2_5_2                  26      3.091     0.789        3.880 
    WriteSelLogic.genblk1[3].WriteDataMux  mux2_5_3                  26      3.091     0.789        3.880 
    WriteSelLogic.genblk1[4].WriteDataMux  mux2_5_4                  26      3.091     0.789        3.880 
    WriteSelLogic.genblk1[5].WriteDataMux  mux2_5_5                  26      3.091     0.789        3.880 
    WriteSelLogic.genblk1[6].WriteDataMux  mux2_5_6                  26      3.091     0.789        3.880 
    WriteSelLogic.genblk1[7].WriteDataMux  mux2_5_7                  26      3.091     0.789        3.880 
    WriteSelLogic.genblk1[8].WriteDataMux  mux2_5_8                  25      2.391     0.636        3.027 
    WriteSelLogic.genblk1[9].WriteDataMux  mux2_5_9                  25      2.391     0.636        3.027 
    WriteSelLogic.genblk1[10].WriteDataMux mux2_5_10                 25      2.391     0.636        3.027 
    WriteSelLogic.genblk1[11].WriteDataMux mux2_5_11                 25      2.391     0.636        3.027 
    WriteSelLogic.genblk1[12].WriteDataMux mux2_5_12                 25      2.391     0.636        3.027 
    WriteSelLogic.genblk1[13].WriteDataMux mux2_5_13                 25      2.391     0.636        3.027 
    WriteSelLogic.genblk1[14].WriteDataMux mux2_5_14                 25      2.391     0.636        3.027 
    WriteSelLogic.genblk1[15].WriteDataMux mux2_5_15                 25      2.391     0.636        3.027 
    WriteSelLogic.genblk1[48].WriteDataMux mux2_5_48                 25      2.391     0.636        3.027 
    WriteSelLogic.genblk1[49].WriteDataMux mux2_5_49                 25      2.391     0.636        3.027 
    WriteSelLogic.genblk1[50].WriteDataMux mux2_5_50                 25      2.391     0.636        3.027 
    WriteSelLogic.genblk1[51].WriteDataMux mux2_5_51                 25      2.391     0.636        3.027 
    WriteSelLogic.genblk1[52].WriteDataMux mux2_5_52                 25      2.391     0.636        3.027 
    WriteSelLogic.genblk1[53].WriteDataMux mux2_5_53                 25      2.391     0.636        3.027 
    WriteSelLogic.genblk1[54].WriteDataMux mux2_5_54                 25      2.391     0.636        3.027 
    WriteSelLogic.genblk1[55].WriteDataMux mux2_5_55                 25      2.391     0.636        3.027 
    WriteSelLogic.genblk1[56].WriteDataMux mux2_5_56                 25      2.391     0.636        3.027 
    WriteSelLogic.genblk1[57].WriteDataMux mux2_5_57                 25      2.391     0.636        3.027 
    WriteSelLogic.genblk1[58].WriteDataMux mux2_5_58                 25      2.391     0.636        3.027 
    WriteSelLogic.genblk1[59].WriteDataMux mux2_5_59                 25      2.391     0.636        3.027 
    WriteSelLogic.genblk1[60].WriteDataMux mux2_5_60                 25      2.391     0.636        3.027 
    WriteSelLogic.genblk1[61].WriteDataMux mux2_5_61                 25      2.391     0.636        3.027 
    WriteSelLogic.genblk1[62].WriteDataMux mux2_5_62                 25      2.391     0.636        3.027 
    WriteSelLogic.genblk1[63].WriteDataMux mux2_5_63                 25      2.391     0.636        3.027 
    AdrSelMuxLRU                           mux3_3                    23      2.537     0.682        3.219 
    AdrSelMuxTag                           mux3_2                    20      2.231     0.588        2.819 
    AdrSelMuxData                          mux3                      26      2.654     0.775        3.429 
    WriteSelLogic.genblk1[32].WriteDataMux mux2_5_32                 32      3.149     0.748        3.897 
    WriteSelLogic.genblk1[33].WriteDataMux mux2_5_33                 32      3.149     0.748        3.897 
    WriteSelLogic.genblk1[34].WriteDataMux mux2_5_34                 32      3.149     0.748        3.897 
    WriteSelLogic.genblk1[35].WriteDataMux mux2_5_35                 32      3.149     0.748        3.897 
    WriteSelLogic.genblk1[36].WriteDataMux mux2_5_36                 32      3.149     0.748        3.897 
    WriteSelLogic.genblk1[37].WriteDataMux mux2_5_37                 32      3.149     0.748        3.897 
    WriteSelLogic.genblk1[38].WriteDataMux mux2_5_38                 32      3.149     0.748        3.897 
    WriteSelLogic.genblk1[39].WriteDataMux mux2_5_39                 32      3.149     0.748        3.897 
    WriteSelLogic.genblk1[40].WriteDataMux mux2_5_40                 34      2.829     1.023        3.852 
    WriteSelLogic.genblk1[41].WriteDataMux mux2_5_41                 34      2.829     1.023        3.852 
    WriteSelLogic.genblk1[42].WriteDataMux mux2_5_42                 34      2.829     1.023        3.852 
    WriteSelLogic.genblk1[43].WriteDataMux mux2_5_43                 34      2.829     1.023        3.852 
    WriteSelLogic.genblk1[44].WriteDataMux mux2_5_44                 34      2.829     1.023        3.852 
    WriteSelLogic.genblk1[45].WriteDataMux mux2_5_45                 34      2.829     1.023        3.852 
    WriteSelLogic.genblk1[46].WriteDataMux mux2_5_46                 34      2.829     1.023        3.852 
    WriteSelLogic.genblk1[47].WriteDataMux mux2_5_47                 34      2.829     1.023        3.852 
    flushlogic.FlushAdrMux                 mux2_6                     7      0.831     0.092        0.923 
