# ðŸ§© TLB / Memory Papers

This section collects papers related to **GPU memory systems**, including **address translation**, **page walks**, and **TLB (Translation Lookaside Buffer)** design.

---

| Title | Authors | Venue | Year | Summary |
|---|---|---:|---:|---|
| Supporting x86-64 Address Translation for 100s of GPU Lanes | J. Power, et al. | HPCA | 2014 | [Link](../summaries/tlb/power2014-shared-tlb.md) |
| Marching Page Walks: Batching and Concurrent Page Table Walks for Enhancing GPU Throughput | J. Kim, et al. | HPCA | 2025 | [Link](../summaries/tlb/kim2025-marching-page-walks.md) |

---

**Tags:** `#tlb` `#gpu` `#memory-hierarchy` `#page-walk`

---

ðŸ“˜ *Notes:*  
I use this section to organize and reflect on papers about memory translation and GPU MMU design.  
Each summary focuses on key ideas, system design insights, and open research directions.
