

================================================================
== Vivado HLS Report for 'matrix_plus_SNR'
================================================================
* Date:           Sat Aug  1 17:20:23 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        deblur_IP
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    10.890|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  393729|  393729|  393729|  393729|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------+---------+-----+-----+-----+-----+---------+
        |                           |         |  Latency  |  Interval | Pipeline|
        |          Instance         |  Module | min | max | min | max |   Type  |
        +---------------------------+---------+-----+-----+-----+-----+---------+
        |StgValue_28_imag380_fu_70  |imag380  |    0|    0|    0|    0|   none  |
        |StgValue_33_real379_fu_77  |real379  |    0|    0|    0|    0|   none  |
        +---------------------------+---------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  393728|  393728|      1538|          -|          -|   256|    no    |
        | + Loop 1.1  |    1536|    1536|         6|          -|          -|   256|    no    |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     58|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      2|     207|    412|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    116|
|Register         |        -|      -|     108|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      2|     315|    586|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+----------------------+---------+-------+-----+-----+
    |WienerDeblur_faddibs_U136  |WienerDeblur_faddibs  |        0|      2|  205|  390|
    |StgValue_28_imag380_fu_70  |imag380               |        0|      0|    1|   11|
    |StgValue_33_real379_fu_77  |real379               |        0|      0|    1|   11|
    +---------------------------+----------------------+---------+-------+-----+-----+
    |Total                      |                      |        0|      2|  207|  412|
    +---------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |c_1_fu_108_p2       |     +    |      0|  0|  15|           9|           1|
    |r_1_fu_96_p2        |     +    |      0|  0|  15|           9|           1|
    |exitcond1_fu_90_p2  |   icmp   |      0|  0|  13|           9|          10|
    |exitcond_fu_102_p2  |   icmp   |      0|  0|  13|           9|          10|
    |ap_block_state3     |    or    |      0|  0|   2|           1|           1|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  58|          37|          23|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |G1_M_imag_blk_n             |   9|          2|    1|          2|
    |G1_M_imag_write             |   9|          2|    1|          2|
    |G1_M_real_blk_n             |   9|          2|    1|          2|
    |G1_M_real_write             |   9|          2|    1|          2|
    |ap_NS_fsm                   |  44|          9|    1|          9|
    |c_reg_59                    |   9|          2|    9|         18|
    |fft_kernel_modu2_M_1_blk_n  |   9|          2|    1|          2|
    |fft_kernel_modu2_M_s_blk_n  |   9|          2|    1|          2|
    |r_reg_48                    |   9|          2|    9|         18|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 116|         25|   25|         57|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   8|   0|    8|          0|
    |c_1_reg_125                   |   9|   0|    9|          0|
    |c_reg_59                      |   9|   0|    9|          0|
    |fft_kernel_modu2_M_2_reg_130  |  32|   0|   32|          0|
    |fft_kernel_modu2_M_3_reg_135  |  32|   0|   32|          0|
    |r_1_reg_117                   |   9|   0|    9|          0|
    |r_reg_48                      |   9|   0|    9|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 108|   0|  108|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs |    matrix_plus_SNR   | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs |    matrix_plus_SNR   | return value |
|ap_start                      |  in |    1| ap_ctrl_hs |    matrix_plus_SNR   | return value |
|ap_done                       | out |    1| ap_ctrl_hs |    matrix_plus_SNR   | return value |
|ap_idle                       | out |    1| ap_ctrl_hs |    matrix_plus_SNR   | return value |
|ap_ready                      | out |    1| ap_ctrl_hs |    matrix_plus_SNR   | return value |
|fft_kernel_modu2_M_s_dout     |  in |   32|   ap_fifo  | fft_kernel_modu2_M_s |    pointer   |
|fft_kernel_modu2_M_s_empty_n  |  in |    1|   ap_fifo  | fft_kernel_modu2_M_s |    pointer   |
|fft_kernel_modu2_M_s_read     | out |    1|   ap_fifo  | fft_kernel_modu2_M_s |    pointer   |
|G1_M_real_din                 | out |   32|   ap_fifo  |       G1_M_real      |    pointer   |
|G1_M_real_full_n              |  in |    1|   ap_fifo  |       G1_M_real      |    pointer   |
|G1_M_real_write               | out |    1|   ap_fifo  |       G1_M_real      |    pointer   |
|fft_kernel_modu2_M_1_dout     |  in |   32|   ap_fifo  | fft_kernel_modu2_M_1 |    pointer   |
|fft_kernel_modu2_M_1_empty_n  |  in |    1|   ap_fifo  | fft_kernel_modu2_M_1 |    pointer   |
|fft_kernel_modu2_M_1_read     | out |    1|   ap_fifo  | fft_kernel_modu2_M_1 |    pointer   |
|G1_M_imag_din                 | out |   32|   ap_fifo  |       G1_M_imag      |    pointer   |
|G1_M_imag_full_n              |  in |    1|   ap_fifo  |       G1_M_imag      |    pointer   |
|G1_M_imag_write               | out |    1|   ap_fifo  |       G1_M_imag      |    pointer   |
+------------------------------+-----+-----+------------+----------------------+--------------+

