<stg><name>BlackBoxJam</name>


<trans_list>

<trans id="649" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="1" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="!0"/>
<literal name="targetLayer_read" val="!1"/>
<literal name="targetLayer_read" val="!2"/>
<literal name="targetLayer_read" val="!3"/>
<literal name="targetLayer_read" val="!4"/>
<literal name="targetLayer_read" val="!5"/>
<literal name="targetLayer_read" val="!6"/>
<literal name="targetLayer_read" val="!7"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="1" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="1" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="1" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="1" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="1" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="1" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="1" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="1" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="5" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="6" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="7" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="8" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="9" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="10" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="11" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:0 %spectopmodule_ln152 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5

]]></Node>
<StgValue><ssdm name="spectopmodule_ln152"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %hostmem, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 512, void @empty_23, void @empty_24, void @empty_22, i32 16, i32 16, i32 16, i32 16, void @empty_22, void @empty_22, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %hostmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_r, void @empty_25, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_26, void @empty_8, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_20, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_r, void @empty_15, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_20, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_25, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_26, void @empty_19, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_20, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_15, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_20, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %doInit

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %doInit, void @empty_25, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_26, void @empty_18, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %doInit, void @empty_15, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %targetLayer

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %targetLayer, void @empty_25, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_26, void @empty_17, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %targetLayer, void @empty_15, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %targetMem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %targetMem, void @empty_25, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_26, void @empty_12, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %targetMem, void @empty_15, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %targetInd

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %targetInd, void @empty_25, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_26, void @empty_16, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %targetInd, void @empty_15, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %targetThresh

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %targetThresh, void @empty_25, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_26, void @empty_14, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %targetThresh, void @empty_15, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:22 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %val_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %val_r, void @empty_25, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_26, void @empty_13, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %val_r, void @empty_15, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:25 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %numReps

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numReps, void @empty_25, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_26, void @empty_27, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numReps, void @empty_15, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_25, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_26, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:29 %numReps_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %numReps

]]></Node>
<StgValue><ssdm name="numReps_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:30 %val_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %val_r

]]></Node>
<StgValue><ssdm name="val_r_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:31 %targetInd_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %targetInd

]]></Node>
<StgValue><ssdm name="targetInd_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:32 %targetMem_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %targetMem

]]></Node>
<StgValue><ssdm name="targetMem_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:33 %targetLayer_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %targetLayer

]]></Node>
<StgValue><ssdm name="targetLayer_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:34 %doInit_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %doInit

]]></Node>
<StgValue><ssdm name="doInit_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:35 %out_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_r

]]></Node>
<StgValue><ssdm name="out_r_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:36 %in_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in_r

]]></Node>
<StgValue><ssdm name="in_r_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="4" op_0_bw="32">
<![CDATA[
entry:37 %trunc_ln154 = trunc i32 %targetMem_read

]]></Node>
<StgValue><ssdm name="trunc_ln154"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="5" op_0_bw="32">
<![CDATA[
entry:38 %trunc_ln154_1 = trunc i32 %targetMem_read

]]></Node>
<StgValue><ssdm name="trunc_ln154_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="2" op_0_bw="32">
<![CDATA[
entry:39 %trunc_ln154_2 = trunc i32 %targetMem_read

]]></Node>
<StgValue><ssdm name="trunc_ln154_2"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:40 %br_ln198 = br i1 %doInit_read, void %if.else, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln198"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0">
<![CDATA[
if.then:0 %switch_ln37 = switch i32 %targetLayer_read, void %_Z9DoMemInitjjjj7ap_uintILi64EE.exit, i32 0, void %sw.bb.i, i32 1, void %sw.bb3.i, i32 2, void %sw.bb11.i, i32 3, void %sw.bb17.i, i32 4, void %sw.bb25.i, i32 5, void %sw.bb31.i, i32 6, void %sw.bb39.i, i32 7, void %sw.bb45.i, i32 8, void %sw.bb53.i, i32 9, void %sw.bb59.i, i32 10, void %sw.bb67.i, i32 11, void %sw.bb73.i, i32 12, void %sw.bb81.i, i32 13, void %sw.bb87.i, i32 14, void %sw.bb95.i, i32 15, void %sw.bb101.i, i32 16, void %sw.bb109.i

]]></Node>
<StgValue><ssdm name="switch_ln37"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="64">
<![CDATA[
sw.bb109.i:0 %trunc_ln87 = trunc i64 %val_r_read

]]></Node>
<StgValue><ssdm name="trunc_ln87"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="32">
<![CDATA[
sw.bb109.i:1 %zext_ln87 = zext i32 %targetInd_read

]]></Node>
<StgValue><ssdm name="zext_ln87"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb109.i:2 %p_ZL8weights8_0_addr = getelementptr i1 %p_ZL8weights8_0, i64 0, i64 %zext_ln87

]]></Node>
<StgValue><ssdm name="p_ZL8weights8_0_addr"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb109.i:3 %p_ZL8weights8_1_addr = getelementptr i1 %p_ZL8weights8_1, i64 0, i64 %zext_ln87

]]></Node>
<StgValue><ssdm name="p_ZL8weights8_1_addr"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb109.i:4 %p_ZL8weights8_2_addr = getelementptr i1 %p_ZL8weights8_2, i64 0, i64 %zext_ln87

]]></Node>
<StgValue><ssdm name="p_ZL8weights8_2_addr"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb109.i:5 %p_ZL8weights8_3_addr = getelementptr i1 %p_ZL8weights8_3, i64 0, i64 %zext_ln87

]]></Node>
<StgValue><ssdm name="p_ZL8weights8_3_addr"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
sw.bb109.i:6 %switch_ln87 = switch i2 %trunc_ln154_2, void %arrayidx1142.i.case.3, i2 0, void %arrayidx1142.i.case.0, i2 1, void %arrayidx1142.i.case.1, i2 2, void %arrayidx1142.i.case.2

]]></Node>
<StgValue><ssdm name="switch_ln87"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="16"/>
<literal name="trunc_ln154_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="1" op_1_bw="13">
<![CDATA[
arrayidx1142.i.case.2:0 %store_ln87 = store i1 %trunc_ln87, i13 %p_ZL8weights8_2_addr

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="16"/>
<literal name="trunc_ln154_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1142.i.case.2:1 %br_ln87 = br void %arrayidx1142.i.exit

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="16"/>
<literal name="trunc_ln154_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="1" op_1_bw="13">
<![CDATA[
arrayidx1142.i.case.1:0 %store_ln87 = store i1 %trunc_ln87, i13 %p_ZL8weights8_1_addr

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="16"/>
<literal name="trunc_ln154_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1142.i.case.1:1 %br_ln87 = br void %arrayidx1142.i.exit

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="16"/>
<literal name="trunc_ln154_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="1" op_1_bw="13">
<![CDATA[
arrayidx1142.i.case.0:0 %store_ln87 = store i1 %trunc_ln87, i13 %p_ZL8weights8_0_addr

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="16"/>
<literal name="trunc_ln154_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1142.i.case.0:1 %br_ln87 = br void %arrayidx1142.i.exit

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="16"/>
<literal name="trunc_ln154_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="1" op_1_bw="13">
<![CDATA[
arrayidx1142.i.case.3:0 %store_ln87 = store i1 %trunc_ln87, i13 %p_ZL8weights8_3_addr

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="16"/>
<literal name="trunc_ln154_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1142.i.case.3:1 %br_ln87 = br void %arrayidx1142.i.exit

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1142.i.exit:0 %br_ln88 = br void %_Z9DoMemInitjjjj7ap_uintILi64EE.exit

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="64">
<![CDATA[
sw.bb101.i:0 %trunc_ln84 = trunc i64 %val_r_read

]]></Node>
<StgValue><ssdm name="trunc_ln84"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="32">
<![CDATA[
sw.bb101.i:1 %zext_ln84 = zext i32 %targetInd_read

]]></Node>
<StgValue><ssdm name="zext_ln84"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb101.i:2 %threshs7_addr = getelementptr i16 %threshs7, i64 0, i64 %zext_ln84

]]></Node>
<StgValue><ssdm name="threshs7_addr"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
sw.bb101.i:3 %store_ln84 = store i16 %trunc_ln84, i9 %threshs7_addr

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
sw.bb101.i:4 %br_ln85 = br void %_Z9DoMemInitjjjj7ap_uintILi64EE.exit

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="64">
<![CDATA[
sw.bb95.i:0 %trunc_ln81 = trunc i64 %val_r_read

]]></Node>
<StgValue><ssdm name="trunc_ln81"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="32">
<![CDATA[
sw.bb95.i:1 %zext_ln81 = zext i32 %targetInd_read

]]></Node>
<StgValue><ssdm name="zext_ln81"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb95.i:2 %weights7_addr = getelementptr i8 %weights7, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="weights7_addr"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
sw.bb95.i:3 %store_ln81 = store i8 %trunc_ln81, i15 %weights7_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
sw.bb95.i:4 %br_ln82 = br void %_Z9DoMemInitjjjj7ap_uintILi64EE.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="64">
<![CDATA[
sw.bb87.i:0 %trunc_ln78 = trunc i64 %val_r_read

]]></Node>
<StgValue><ssdm name="trunc_ln78"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="32">
<![CDATA[
sw.bb87.i:1 %zext_ln78 = zext i32 %targetInd_read

]]></Node>
<StgValue><ssdm name="zext_ln78"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb87.i:2 %threshs6_addr = getelementptr i16 %threshs6, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="threshs6_addr"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
sw.bb87.i:3 %store_ln78 = store i16 %trunc_ln78, i9 %threshs6_addr

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0">
<![CDATA[
sw.bb87.i:4 %br_ln79 = br void %_Z9DoMemInitjjjj7ap_uintILi64EE.exit

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="4" op_0_bw="64">
<![CDATA[
sw.bb81.i:0 %trunc_ln75 = trunc i64 %val_r_read

]]></Node>
<StgValue><ssdm name="trunc_ln75"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="32">
<![CDATA[
sw.bb81.i:1 %zext_ln75 = zext i32 %targetInd_read

]]></Node>
<StgValue><ssdm name="zext_ln75"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="15" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb81.i:2 %weights6_addr = getelementptr i4 %weights6, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="weights6_addr"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="4" op_1_bw="15">
<![CDATA[
sw.bb81.i:3 %store_ln75 = store i4 %trunc_ln75, i15 %weights6_addr

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0">
<![CDATA[
sw.bb81.i:4 %br_ln76 = br void %_Z9DoMemInitjjjj7ap_uintILi64EE.exit

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="64">
<![CDATA[
sw.bb73.i:0 %trunc_ln72 = trunc i64 %val_r_read

]]></Node>
<StgValue><ssdm name="trunc_ln72"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="32">
<![CDATA[
sw.bb73.i:1 %zext_ln72 = zext i32 %targetInd_read

]]></Node>
<StgValue><ssdm name="zext_ln72"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb73.i:2 %threshs5_addr = getelementptr i16 %threshs5, i64 0, i64 %zext_ln72

]]></Node>
<StgValue><ssdm name="threshs5_addr"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
sw.bb73.i:3 %store_ln72 = store i16 %trunc_ln72, i8 %threshs5_addr

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0">
<![CDATA[
sw.bb73.i:4 %br_ln73 = br void %_Z9DoMemInitjjjj7ap_uintILi64EE.exit

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="64">
<![CDATA[
sw.bb67.i:0 %trunc_ln69 = trunc i64 %val_r_read

]]></Node>
<StgValue><ssdm name="trunc_ln69"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="32">
<![CDATA[
sw.bb67.i:1 %zext_ln69 = zext i32 %targetInd_read

]]></Node>
<StgValue><ssdm name="zext_ln69"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb67.i:2 %weights5_addr = getelementptr i32 %weights5, i64 0, i64 %zext_ln69

]]></Node>
<StgValue><ssdm name="weights5_addr"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="32" op_1_bw="15">
<![CDATA[
sw.bb67.i:3 %store_ln69 = store i32 %trunc_ln69, i15 %weights5_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0">
<![CDATA[
sw.bb67.i:4 %br_ln70 = br void %_Z9DoMemInitjjjj7ap_uintILi64EE.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="64">
<![CDATA[
sw.bb59.i:0 %trunc_ln66 = trunc i64 %val_r_read

]]></Node>
<StgValue><ssdm name="trunc_ln66"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="32">
<![CDATA[
sw.bb59.i:1 %zext_ln66 = zext i32 %targetInd_read

]]></Node>
<StgValue><ssdm name="zext_ln66"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb59.i:2 %p_ZL8threshs4_0_addr = getelementptr i16 %p_ZL8threshs4_0, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="p_ZL8threshs4_0_addr"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb59.i:3 %p_ZL8threshs4_1_addr = getelementptr i16 %p_ZL8threshs4_1, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="p_ZL8threshs4_1_addr"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb59.i:4 %p_ZL8threshs4_2_addr = getelementptr i16 %p_ZL8threshs4_2, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="p_ZL8threshs4_2_addr"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb59.i:5 %p_ZL8threshs4_3_addr = getelementptr i16 %p_ZL8threshs4_3, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="p_ZL8threshs4_3_addr"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
sw.bb59.i:6 %switch_ln66 = switch i2 %trunc_ln154_2, void %arrayidx6620.i.case.3, i2 0, void %arrayidx6620.i.case.0, i2 1, void %arrayidx6620.i.case.1, i2 2, void %arrayidx6620.i.case.2

]]></Node>
<StgValue><ssdm name="switch_ln66"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="9"/>
<literal name="trunc_ln154_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx6620.i.case.2:0 %store_ln66 = store i16 %trunc_ln66, i6 %p_ZL8threshs4_2_addr

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="9"/>
<literal name="trunc_ln154_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6620.i.case.2:1 %br_ln66 = br void %arrayidx6620.i.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="9"/>
<literal name="trunc_ln154_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx6620.i.case.1:0 %store_ln66 = store i16 %trunc_ln66, i6 %p_ZL8threshs4_1_addr

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="9"/>
<literal name="trunc_ln154_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6620.i.case.1:1 %br_ln66 = br void %arrayidx6620.i.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="9"/>
<literal name="trunc_ln154_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx6620.i.case.0:0 %store_ln66 = store i16 %trunc_ln66, i6 %p_ZL8threshs4_0_addr

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="9"/>
<literal name="trunc_ln154_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6620.i.case.0:1 %br_ln66 = br void %arrayidx6620.i.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="9"/>
<literal name="trunc_ln154_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
arrayidx6620.i.case.3:0 %store_ln66 = store i16 %trunc_ln66, i6 %p_ZL8threshs4_3_addr

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="9"/>
<literal name="trunc_ln154_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6620.i.case.3:1 %br_ln66 = br void %arrayidx6620.i.exit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6620.i.exit:0 %br_ln67 = br void %_Z9DoMemInitjjjj7ap_uintILi64EE.exit

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="64">
<![CDATA[
sw.bb53.i:0 %trunc_ln63 = trunc i64 %val_r_read

]]></Node>
<StgValue><ssdm name="trunc_ln63"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="32">
<![CDATA[
sw.bb53.i:1 %zext_ln63 = zext i32 %targetInd_read

]]></Node>
<StgValue><ssdm name="zext_ln63"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb53.i:2 %p_ZL8weights4_0_addr = getelementptr i32 %p_ZL8weights4_0, i64 0, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="p_ZL8weights4_0_addr"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb53.i:3 %p_ZL8weights4_1_addr = getelementptr i32 %p_ZL8weights4_1, i64 0, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="p_ZL8weights4_1_addr"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb53.i:4 %p_ZL8weights4_2_addr = getelementptr i32 %p_ZL8weights4_2, i64 0, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="p_ZL8weights4_2_addr"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb53.i:5 %p_ZL8weights4_3_addr = getelementptr i32 %p_ZL8weights4_3, i64 0, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="p_ZL8weights4_3_addr"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
sw.bb53.i:6 %switch_ln63 = switch i2 %trunc_ln154_2, void %arrayidx5822.i.case.3, i2 0, void %arrayidx5822.i.case.0, i2 1, void %arrayidx5822.i.case.1, i2 2, void %arrayidx5822.i.case.2

]]></Node>
<StgValue><ssdm name="switch_ln63"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="8"/>
<literal name="trunc_ln154_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx5822.i.case.2:0 %store_ln63 = store i32 %trunc_ln63, i12 %p_ZL8weights4_2_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="8"/>
<literal name="trunc_ln154_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5822.i.case.2:1 %br_ln63 = br void %arrayidx5822.i.exit

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="8"/>
<literal name="trunc_ln154_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx5822.i.case.1:0 %store_ln63 = store i32 %trunc_ln63, i12 %p_ZL8weights4_1_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="8"/>
<literal name="trunc_ln154_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5822.i.case.1:1 %br_ln63 = br void %arrayidx5822.i.exit

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="8"/>
<literal name="trunc_ln154_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx5822.i.case.0:0 %store_ln63 = store i32 %trunc_ln63, i12 %p_ZL8weights4_0_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="8"/>
<literal name="trunc_ln154_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5822.i.case.0:1 %br_ln63 = br void %arrayidx5822.i.exit

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="8"/>
<literal name="trunc_ln154_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx5822.i.case.3:0 %store_ln63 = store i32 %trunc_ln63, i12 %p_ZL8weights4_3_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="8"/>
<literal name="trunc_ln154_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5822.i.case.3:1 %br_ln63 = br void %arrayidx5822.i.exit

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5822.i.exit:0 %br_ln64 = br void %_Z9DoMemInitjjjj7ap_uintILi64EE.exit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="64">
<![CDATA[
sw.bb45.i:0 %trunc_ln60 = trunc i64 %val_r_read

]]></Node>
<StgValue><ssdm name="trunc_ln60"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="32">
<![CDATA[
sw.bb45.i:1 %zext_ln60 = zext i32 %targetInd_read

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb45.i:2 %p_ZL8threshs3_0_addr = getelementptr i16 %p_ZL8threshs3_0, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="p_ZL8threshs3_0_addr"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb45.i:3 %p_ZL8threshs3_1_addr = getelementptr i16 %p_ZL8threshs3_1, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="p_ZL8threshs3_1_addr"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb45.i:4 %p_ZL8threshs3_2_addr = getelementptr i16 %p_ZL8threshs3_2, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="p_ZL8threshs3_2_addr"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb45.i:5 %p_ZL8threshs3_3_addr = getelementptr i16 %p_ZL8threshs3_3, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="p_ZL8threshs3_3_addr"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb45.i:6 %p_ZL8threshs3_4_addr = getelementptr i16 %p_ZL8threshs3_4, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="p_ZL8threshs3_4_addr"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb45.i:7 %p_ZL8threshs3_5_addr = getelementptr i16 %p_ZL8threshs3_5, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="p_ZL8threshs3_5_addr"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb45.i:8 %p_ZL8threshs3_6_addr = getelementptr i16 %p_ZL8threshs3_6, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="p_ZL8threshs3_6_addr"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb45.i:9 %p_ZL8threshs3_7_addr = getelementptr i16 %p_ZL8threshs3_7, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="p_ZL8threshs3_7_addr"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb45.i:10 %p_ZL8threshs3_8_addr = getelementptr i16 %p_ZL8threshs3_8, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="p_ZL8threshs3_8_addr"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb45.i:11 %p_ZL8threshs3_9_addr = getelementptr i16 %p_ZL8threshs3_9, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="p_ZL8threshs3_9_addr"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb45.i:12 %p_ZL8threshs3_10_addr = getelementptr i16 %p_ZL8threshs3_10, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="p_ZL8threshs3_10_addr"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb45.i:13 %p_ZL8threshs3_11_addr = getelementptr i16 %p_ZL8threshs3_11, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="p_ZL8threshs3_11_addr"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb45.i:14 %p_ZL8threshs3_12_addr = getelementptr i16 %p_ZL8threshs3_12, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="p_ZL8threshs3_12_addr"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb45.i:15 %p_ZL8threshs3_13_addr = getelementptr i16 %p_ZL8threshs3_13, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="p_ZL8threshs3_13_addr"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb45.i:16 %p_ZL8threshs3_14_addr = getelementptr i16 %p_ZL8threshs3_14, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="p_ZL8threshs3_14_addr"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb45.i:17 %p_ZL8threshs3_15_addr = getelementptr i16 %p_ZL8threshs3_15, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="p_ZL8threshs3_15_addr"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
sw.bb45.i:18 %switch_ln60 = switch i4 %trunc_ln154, void %arrayidx5225.i.case.15, i4 0, void %arrayidx5225.i.case.0, i4 1, void %arrayidx5225.i.case.1, i4 2, void %arrayidx5225.i.case.2, i4 3, void %arrayidx5225.i.case.3, i4 4, void %arrayidx5225.i.case.4, i4 5, void %arrayidx5225.i.case.5, i4 6, void %arrayidx5225.i.case.6, i4 7, void %arrayidx5225.i.case.7, i4 8, void %arrayidx5225.i.case.8, i4 9, void %arrayidx5225.i.case.9, i4 10, void %arrayidx5225.i.case.10, i4 11, void %arrayidx5225.i.case.11, i4 12, void %arrayidx5225.i.case.12, i4 13, void %arrayidx5225.i.case.13, i4 14, void %arrayidx5225.i.case.14

]]></Node>
<StgValue><ssdm name="switch_ln60"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="7"/>
<literal name="trunc_ln154" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx5225.i.case.14:0 %store_ln60 = store i16 %trunc_ln60, i3 %p_ZL8threshs3_14_addr

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="7"/>
<literal name="trunc_ln154" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5225.i.case.14:1 %br_ln60 = br void %arrayidx5225.i.exit

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="7"/>
<literal name="trunc_ln154" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx5225.i.case.13:0 %store_ln60 = store i16 %trunc_ln60, i3 %p_ZL8threshs3_13_addr

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="7"/>
<literal name="trunc_ln154" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5225.i.case.13:1 %br_ln60 = br void %arrayidx5225.i.exit

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="7"/>
<literal name="trunc_ln154" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx5225.i.case.12:0 %store_ln60 = store i16 %trunc_ln60, i3 %p_ZL8threshs3_12_addr

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="7"/>
<literal name="trunc_ln154" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5225.i.case.12:1 %br_ln60 = br void %arrayidx5225.i.exit

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="7"/>
<literal name="trunc_ln154" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx5225.i.case.11:0 %store_ln60 = store i16 %trunc_ln60, i3 %p_ZL8threshs3_11_addr

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="7"/>
<literal name="trunc_ln154" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5225.i.case.11:1 %br_ln60 = br void %arrayidx5225.i.exit

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="7"/>
<literal name="trunc_ln154" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx5225.i.case.10:0 %store_ln60 = store i16 %trunc_ln60, i3 %p_ZL8threshs3_10_addr

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="7"/>
<literal name="trunc_ln154" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5225.i.case.10:1 %br_ln60 = br void %arrayidx5225.i.exit

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="7"/>
<literal name="trunc_ln154" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx5225.i.case.9:0 %store_ln60 = store i16 %trunc_ln60, i3 %p_ZL8threshs3_9_addr

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="7"/>
<literal name="trunc_ln154" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5225.i.case.9:1 %br_ln60 = br void %arrayidx5225.i.exit

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="7"/>
<literal name="trunc_ln154" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx5225.i.case.8:0 %store_ln60 = store i16 %trunc_ln60, i3 %p_ZL8threshs3_8_addr

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="7"/>
<literal name="trunc_ln154" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5225.i.case.8:1 %br_ln60 = br void %arrayidx5225.i.exit

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="7"/>
<literal name="trunc_ln154" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx5225.i.case.7:0 %store_ln60 = store i16 %trunc_ln60, i3 %p_ZL8threshs3_7_addr

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="7"/>
<literal name="trunc_ln154" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5225.i.case.7:1 %br_ln60 = br void %arrayidx5225.i.exit

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="7"/>
<literal name="trunc_ln154" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx5225.i.case.6:0 %store_ln60 = store i16 %trunc_ln60, i3 %p_ZL8threshs3_6_addr

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="7"/>
<literal name="trunc_ln154" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5225.i.case.6:1 %br_ln60 = br void %arrayidx5225.i.exit

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="7"/>
<literal name="trunc_ln154" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx5225.i.case.5:0 %store_ln60 = store i16 %trunc_ln60, i3 %p_ZL8threshs3_5_addr

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="7"/>
<literal name="trunc_ln154" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5225.i.case.5:1 %br_ln60 = br void %arrayidx5225.i.exit

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="7"/>
<literal name="trunc_ln154" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx5225.i.case.4:0 %store_ln60 = store i16 %trunc_ln60, i3 %p_ZL8threshs3_4_addr

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="7"/>
<literal name="trunc_ln154" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5225.i.case.4:1 %br_ln60 = br void %arrayidx5225.i.exit

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="7"/>
<literal name="trunc_ln154" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx5225.i.case.3:0 %store_ln60 = store i16 %trunc_ln60, i3 %p_ZL8threshs3_3_addr

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="7"/>
<literal name="trunc_ln154" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5225.i.case.3:1 %br_ln60 = br void %arrayidx5225.i.exit

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="7"/>
<literal name="trunc_ln154" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx5225.i.case.2:0 %store_ln60 = store i16 %trunc_ln60, i3 %p_ZL8threshs3_2_addr

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="7"/>
<literal name="trunc_ln154" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5225.i.case.2:1 %br_ln60 = br void %arrayidx5225.i.exit

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="7"/>
<literal name="trunc_ln154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx5225.i.case.1:0 %store_ln60 = store i16 %trunc_ln60, i3 %p_ZL8threshs3_1_addr

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="7"/>
<literal name="trunc_ln154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5225.i.case.1:1 %br_ln60 = br void %arrayidx5225.i.exit

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="7"/>
<literal name="trunc_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx5225.i.case.0:0 %store_ln60 = store i16 %trunc_ln60, i3 %p_ZL8threshs3_0_addr

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="7"/>
<literal name="trunc_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5225.i.case.0:1 %br_ln60 = br void %arrayidx5225.i.exit

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="7"/>
<literal name="trunc_ln154" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx5225.i.case.15:0 %store_ln60 = store i16 %trunc_ln60, i3 %p_ZL8threshs3_15_addr

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="7"/>
<literal name="trunc_ln154" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5225.i.case.15:1 %br_ln60 = br void %arrayidx5225.i.exit

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="64">
<![CDATA[
sw.bb39.i:0 %trunc_ln57 = trunc i64 %val_r_read

]]></Node>
<StgValue><ssdm name="trunc_ln57"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="32">
<![CDATA[
sw.bb39.i:1 %zext_ln57 = zext i32 %targetInd_read

]]></Node>
<StgValue><ssdm name="zext_ln57"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb39.i:2 %p_ZL8weights3_0_addr = getelementptr i32 %p_ZL8weights3_0, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="p_ZL8weights3_0_addr"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb39.i:3 %p_ZL8weights3_1_addr = getelementptr i32 %p_ZL8weights3_1, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="p_ZL8weights3_1_addr"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb39.i:4 %p_ZL8weights3_2_addr = getelementptr i32 %p_ZL8weights3_2, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="p_ZL8weights3_2_addr"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb39.i:5 %p_ZL8weights3_3_addr = getelementptr i32 %p_ZL8weights3_3, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="p_ZL8weights3_3_addr"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb39.i:6 %p_ZL8weights3_4_addr = getelementptr i32 %p_ZL8weights3_4, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="p_ZL8weights3_4_addr"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb39.i:7 %p_ZL8weights3_5_addr = getelementptr i32 %p_ZL8weights3_5, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="p_ZL8weights3_5_addr"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb39.i:8 %p_ZL8weights3_6_addr = getelementptr i32 %p_ZL8weights3_6, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="p_ZL8weights3_6_addr"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb39.i:9 %p_ZL8weights3_7_addr = getelementptr i32 %p_ZL8weights3_7, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="p_ZL8weights3_7_addr"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb39.i:10 %p_ZL8weights3_8_addr = getelementptr i32 %p_ZL8weights3_8, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="p_ZL8weights3_8_addr"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb39.i:11 %p_ZL8weights3_9_addr = getelementptr i32 %p_ZL8weights3_9, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="p_ZL8weights3_9_addr"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb39.i:12 %p_ZL8weights3_10_addr = getelementptr i32 %p_ZL8weights3_10, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="p_ZL8weights3_10_addr"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb39.i:13 %p_ZL8weights3_11_addr = getelementptr i32 %p_ZL8weights3_11, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="p_ZL8weights3_11_addr"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb39.i:14 %p_ZL8weights3_12_addr = getelementptr i32 %p_ZL8weights3_12, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="p_ZL8weights3_12_addr"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb39.i:15 %p_ZL8weights3_13_addr = getelementptr i32 %p_ZL8weights3_13, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="p_ZL8weights3_13_addr"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb39.i:16 %p_ZL8weights3_14_addr = getelementptr i32 %p_ZL8weights3_14, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="p_ZL8weights3_14_addr"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb39.i:17 %p_ZL8weights3_15_addr = getelementptr i32 %p_ZL8weights3_15, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="p_ZL8weights3_15_addr"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
sw.bb39.i:18 %switch_ln57 = switch i4 %trunc_ln154, void %arrayidx4427.i.case.15, i4 0, void %arrayidx4427.i.case.0, i4 1, void %arrayidx4427.i.case.1, i4 2, void %arrayidx4427.i.case.2, i4 3, void %arrayidx4427.i.case.3, i4 4, void %arrayidx4427.i.case.4, i4 5, void %arrayidx4427.i.case.5, i4 6, void %arrayidx4427.i.case.6, i4 7, void %arrayidx4427.i.case.7, i4 8, void %arrayidx4427.i.case.8, i4 9, void %arrayidx4427.i.case.9, i4 10, void %arrayidx4427.i.case.10, i4 11, void %arrayidx4427.i.case.11, i4 12, void %arrayidx4427.i.case.12, i4 13, void %arrayidx4427.i.case.13, i4 14, void %arrayidx4427.i.case.14

]]></Node>
<StgValue><ssdm name="switch_ln57"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="6"/>
<literal name="trunc_ln154" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx4427.i.case.14:0 %store_ln57 = store i32 %trunc_ln57, i9 %p_ZL8weights3_14_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="6"/>
<literal name="trunc_ln154" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4427.i.case.14:1 %br_ln57 = br void %arrayidx4427.i.exit

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="6"/>
<literal name="trunc_ln154" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx4427.i.case.13:0 %store_ln57 = store i32 %trunc_ln57, i9 %p_ZL8weights3_13_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="6"/>
<literal name="trunc_ln154" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4427.i.case.13:1 %br_ln57 = br void %arrayidx4427.i.exit

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="6"/>
<literal name="trunc_ln154" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx4427.i.case.12:0 %store_ln57 = store i32 %trunc_ln57, i9 %p_ZL8weights3_12_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="6"/>
<literal name="trunc_ln154" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4427.i.case.12:1 %br_ln57 = br void %arrayidx4427.i.exit

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="6"/>
<literal name="trunc_ln154" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx4427.i.case.11:0 %store_ln57 = store i32 %trunc_ln57, i9 %p_ZL8weights3_11_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="6"/>
<literal name="trunc_ln154" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4427.i.case.11:1 %br_ln57 = br void %arrayidx4427.i.exit

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="6"/>
<literal name="trunc_ln154" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx4427.i.case.10:0 %store_ln57 = store i32 %trunc_ln57, i9 %p_ZL8weights3_10_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="6"/>
<literal name="trunc_ln154" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4427.i.case.10:1 %br_ln57 = br void %arrayidx4427.i.exit

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="6"/>
<literal name="trunc_ln154" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx4427.i.case.9:0 %store_ln57 = store i32 %trunc_ln57, i9 %p_ZL8weights3_9_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="6"/>
<literal name="trunc_ln154" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4427.i.case.9:1 %br_ln57 = br void %arrayidx4427.i.exit

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="6"/>
<literal name="trunc_ln154" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx4427.i.case.8:0 %store_ln57 = store i32 %trunc_ln57, i9 %p_ZL8weights3_8_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="6"/>
<literal name="trunc_ln154" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4427.i.case.8:1 %br_ln57 = br void %arrayidx4427.i.exit

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="6"/>
<literal name="trunc_ln154" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx4427.i.case.7:0 %store_ln57 = store i32 %trunc_ln57, i9 %p_ZL8weights3_7_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="6"/>
<literal name="trunc_ln154" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4427.i.case.7:1 %br_ln57 = br void %arrayidx4427.i.exit

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="6"/>
<literal name="trunc_ln154" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx4427.i.case.6:0 %store_ln57 = store i32 %trunc_ln57, i9 %p_ZL8weights3_6_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="6"/>
<literal name="trunc_ln154" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4427.i.case.6:1 %br_ln57 = br void %arrayidx4427.i.exit

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="6"/>
<literal name="trunc_ln154" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx4427.i.case.5:0 %store_ln57 = store i32 %trunc_ln57, i9 %p_ZL8weights3_5_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="6"/>
<literal name="trunc_ln154" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4427.i.case.5:1 %br_ln57 = br void %arrayidx4427.i.exit

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="6"/>
<literal name="trunc_ln154" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx4427.i.case.4:0 %store_ln57 = store i32 %trunc_ln57, i9 %p_ZL8weights3_4_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="6"/>
<literal name="trunc_ln154" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4427.i.case.4:1 %br_ln57 = br void %arrayidx4427.i.exit

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="6"/>
<literal name="trunc_ln154" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx4427.i.case.3:0 %store_ln57 = store i32 %trunc_ln57, i9 %p_ZL8weights3_3_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="6"/>
<literal name="trunc_ln154" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4427.i.case.3:1 %br_ln57 = br void %arrayidx4427.i.exit

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="6"/>
<literal name="trunc_ln154" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx4427.i.case.2:0 %store_ln57 = store i32 %trunc_ln57, i9 %p_ZL8weights3_2_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="6"/>
<literal name="trunc_ln154" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4427.i.case.2:1 %br_ln57 = br void %arrayidx4427.i.exit

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="6"/>
<literal name="trunc_ln154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx4427.i.case.1:0 %store_ln57 = store i32 %trunc_ln57, i9 %p_ZL8weights3_1_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="6"/>
<literal name="trunc_ln154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4427.i.case.1:1 %br_ln57 = br void %arrayidx4427.i.exit

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="6"/>
<literal name="trunc_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx4427.i.case.0:0 %store_ln57 = store i32 %trunc_ln57, i9 %p_ZL8weights3_0_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="6"/>
<literal name="trunc_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4427.i.case.0:1 %br_ln57 = br void %arrayidx4427.i.exit

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="6"/>
<literal name="trunc_ln154" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx4427.i.case.15:0 %store_ln57 = store i32 %trunc_ln57, i9 %p_ZL8weights3_15_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="6"/>
<literal name="trunc_ln154" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4427.i.case.15:1 %br_ln57 = br void %arrayidx4427.i.exit

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="16" op_0_bw="64">
<![CDATA[
sw.bb31.i:0 %trunc_ln54 = trunc i64 %val_r_read

]]></Node>
<StgValue><ssdm name="trunc_ln54"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="32">
<![CDATA[
sw.bb31.i:1 %zext_ln54 = zext i32 %targetInd_read

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb31.i:2 %p_ZL8threshs2_0_addr = getelementptr i16 %p_ZL8threshs2_0, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="p_ZL8threshs2_0_addr"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb31.i:3 %p_ZL8threshs2_1_addr = getelementptr i16 %p_ZL8threshs2_1, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="p_ZL8threshs2_1_addr"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb31.i:4 %p_ZL8threshs2_2_addr = getelementptr i16 %p_ZL8threshs2_2, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="p_ZL8threshs2_2_addr"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb31.i:5 %p_ZL8threshs2_3_addr = getelementptr i16 %p_ZL8threshs2_3, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="p_ZL8threshs2_3_addr"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb31.i:6 %p_ZL8threshs2_4_addr = getelementptr i16 %p_ZL8threshs2_4, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="p_ZL8threshs2_4_addr"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb31.i:7 %p_ZL8threshs2_5_addr = getelementptr i16 %p_ZL8threshs2_5, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="p_ZL8threshs2_5_addr"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb31.i:8 %p_ZL8threshs2_6_addr = getelementptr i16 %p_ZL8threshs2_6, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="p_ZL8threshs2_6_addr"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb31.i:9 %p_ZL8threshs2_7_addr = getelementptr i16 %p_ZL8threshs2_7, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="p_ZL8threshs2_7_addr"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb31.i:10 %p_ZL8threshs2_8_addr = getelementptr i16 %p_ZL8threshs2_8, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="p_ZL8threshs2_8_addr"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb31.i:11 %p_ZL8threshs2_9_addr = getelementptr i16 %p_ZL8threshs2_9, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="p_ZL8threshs2_9_addr"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb31.i:12 %p_ZL8threshs2_10_addr = getelementptr i16 %p_ZL8threshs2_10, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="p_ZL8threshs2_10_addr"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb31.i:13 %p_ZL8threshs2_11_addr = getelementptr i16 %p_ZL8threshs2_11, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="p_ZL8threshs2_11_addr"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb31.i:14 %p_ZL8threshs2_12_addr = getelementptr i16 %p_ZL8threshs2_12, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="p_ZL8threshs2_12_addr"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb31.i:15 %p_ZL8threshs2_13_addr = getelementptr i16 %p_ZL8threshs2_13, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="p_ZL8threshs2_13_addr"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb31.i:16 %p_ZL8threshs2_14_addr = getelementptr i16 %p_ZL8threshs2_14, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="p_ZL8threshs2_14_addr"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb31.i:17 %p_ZL8threshs2_15_addr = getelementptr i16 %p_ZL8threshs2_15, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="p_ZL8threshs2_15_addr"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
sw.bb31.i:18 %switch_ln54 = switch i4 %trunc_ln154, void %arrayidx3830.i.case.15, i4 0, void %arrayidx3830.i.case.0, i4 1, void %arrayidx3830.i.case.1, i4 2, void %arrayidx3830.i.case.2, i4 3, void %arrayidx3830.i.case.3, i4 4, void %arrayidx3830.i.case.4, i4 5, void %arrayidx3830.i.case.5, i4 6, void %arrayidx3830.i.case.6, i4 7, void %arrayidx3830.i.case.7, i4 8, void %arrayidx3830.i.case.8, i4 9, void %arrayidx3830.i.case.9, i4 10, void %arrayidx3830.i.case.10, i4 11, void %arrayidx3830.i.case.11, i4 12, void %arrayidx3830.i.case.12, i4 13, void %arrayidx3830.i.case.13, i4 14, void %arrayidx3830.i.case.14

]]></Node>
<StgValue><ssdm name="switch_ln54"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="5"/>
<literal name="trunc_ln154" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx3830.i.case.14:0 %store_ln54 = store i16 %trunc_ln54, i3 %p_ZL8threshs2_14_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="5"/>
<literal name="trunc_ln154" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3830.i.case.14:1 %br_ln54 = br void %arrayidx3830.i.exit

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="5"/>
<literal name="trunc_ln154" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx3830.i.case.13:0 %store_ln54 = store i16 %trunc_ln54, i3 %p_ZL8threshs2_13_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="5"/>
<literal name="trunc_ln154" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3830.i.case.13:1 %br_ln54 = br void %arrayidx3830.i.exit

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="5"/>
<literal name="trunc_ln154" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx3830.i.case.12:0 %store_ln54 = store i16 %trunc_ln54, i3 %p_ZL8threshs2_12_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="5"/>
<literal name="trunc_ln154" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3830.i.case.12:1 %br_ln54 = br void %arrayidx3830.i.exit

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="5"/>
<literal name="trunc_ln154" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx3830.i.case.11:0 %store_ln54 = store i16 %trunc_ln54, i3 %p_ZL8threshs2_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="5"/>
<literal name="trunc_ln154" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3830.i.case.11:1 %br_ln54 = br void %arrayidx3830.i.exit

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="5"/>
<literal name="trunc_ln154" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx3830.i.case.10:0 %store_ln54 = store i16 %trunc_ln54, i3 %p_ZL8threshs2_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="5"/>
<literal name="trunc_ln154" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3830.i.case.10:1 %br_ln54 = br void %arrayidx3830.i.exit

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="5"/>
<literal name="trunc_ln154" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx3830.i.case.9:0 %store_ln54 = store i16 %trunc_ln54, i3 %p_ZL8threshs2_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="5"/>
<literal name="trunc_ln154" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3830.i.case.9:1 %br_ln54 = br void %arrayidx3830.i.exit

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="5"/>
<literal name="trunc_ln154" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx3830.i.case.8:0 %store_ln54 = store i16 %trunc_ln54, i3 %p_ZL8threshs2_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="5"/>
<literal name="trunc_ln154" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3830.i.case.8:1 %br_ln54 = br void %arrayidx3830.i.exit

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="5"/>
<literal name="trunc_ln154" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx3830.i.case.7:0 %store_ln54 = store i16 %trunc_ln54, i3 %p_ZL8threshs2_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="5"/>
<literal name="trunc_ln154" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3830.i.case.7:1 %br_ln54 = br void %arrayidx3830.i.exit

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="5"/>
<literal name="trunc_ln154" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx3830.i.case.6:0 %store_ln54 = store i16 %trunc_ln54, i3 %p_ZL8threshs2_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="5"/>
<literal name="trunc_ln154" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3830.i.case.6:1 %br_ln54 = br void %arrayidx3830.i.exit

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="5"/>
<literal name="trunc_ln154" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx3830.i.case.5:0 %store_ln54 = store i16 %trunc_ln54, i3 %p_ZL8threshs2_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="5"/>
<literal name="trunc_ln154" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3830.i.case.5:1 %br_ln54 = br void %arrayidx3830.i.exit

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="5"/>
<literal name="trunc_ln154" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx3830.i.case.4:0 %store_ln54 = store i16 %trunc_ln54, i3 %p_ZL8threshs2_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="5"/>
<literal name="trunc_ln154" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3830.i.case.4:1 %br_ln54 = br void %arrayidx3830.i.exit

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="5"/>
<literal name="trunc_ln154" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx3830.i.case.3:0 %store_ln54 = store i16 %trunc_ln54, i3 %p_ZL8threshs2_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="5"/>
<literal name="trunc_ln154" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3830.i.case.3:1 %br_ln54 = br void %arrayidx3830.i.exit

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="5"/>
<literal name="trunc_ln154" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx3830.i.case.2:0 %store_ln54 = store i16 %trunc_ln54, i3 %p_ZL8threshs2_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="5"/>
<literal name="trunc_ln154" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3830.i.case.2:1 %br_ln54 = br void %arrayidx3830.i.exit

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="5"/>
<literal name="trunc_ln154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx3830.i.case.1:0 %store_ln54 = store i16 %trunc_ln54, i3 %p_ZL8threshs2_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="5"/>
<literal name="trunc_ln154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3830.i.case.1:1 %br_ln54 = br void %arrayidx3830.i.exit

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="5"/>
<literal name="trunc_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx3830.i.case.0:0 %store_ln54 = store i16 %trunc_ln54, i3 %p_ZL8threshs2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="5"/>
<literal name="trunc_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3830.i.case.0:1 %br_ln54 = br void %arrayidx3830.i.exit

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="5"/>
<literal name="trunc_ln154" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx3830.i.case.15:0 %store_ln54 = store i16 %trunc_ln54, i3 %p_ZL8threshs2_15_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="5"/>
<literal name="trunc_ln154" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3830.i.case.15:1 %br_ln54 = br void %arrayidx3830.i.exit

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="64">
<![CDATA[
sw.bb25.i:0 %trunc_ln51 = trunc i64 %val_r_read

]]></Node>
<StgValue><ssdm name="trunc_ln51"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="32">
<![CDATA[
sw.bb25.i:1 %zext_ln51 = zext i32 %targetInd_read

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb25.i:2 %p_ZL8weights2_0_addr = getelementptr i32 %p_ZL8weights2_0, i64 0, i64 %zext_ln51

]]></Node>
<StgValue><ssdm name="p_ZL8weights2_0_addr"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb25.i:3 %p_ZL8weights2_1_addr = getelementptr i32 %p_ZL8weights2_1, i64 0, i64 %zext_ln51

]]></Node>
<StgValue><ssdm name="p_ZL8weights2_1_addr"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb25.i:4 %p_ZL8weights2_2_addr = getelementptr i32 %p_ZL8weights2_2, i64 0, i64 %zext_ln51

]]></Node>
<StgValue><ssdm name="p_ZL8weights2_2_addr"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb25.i:5 %p_ZL8weights2_3_addr = getelementptr i32 %p_ZL8weights2_3, i64 0, i64 %zext_ln51

]]></Node>
<StgValue><ssdm name="p_ZL8weights2_3_addr"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb25.i:6 %p_ZL8weights2_4_addr = getelementptr i32 %p_ZL8weights2_4, i64 0, i64 %zext_ln51

]]></Node>
<StgValue><ssdm name="p_ZL8weights2_4_addr"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb25.i:7 %p_ZL8weights2_5_addr = getelementptr i32 %p_ZL8weights2_5, i64 0, i64 %zext_ln51

]]></Node>
<StgValue><ssdm name="p_ZL8weights2_5_addr"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb25.i:8 %p_ZL8weights2_6_addr = getelementptr i32 %p_ZL8weights2_6, i64 0, i64 %zext_ln51

]]></Node>
<StgValue><ssdm name="p_ZL8weights2_6_addr"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb25.i:9 %p_ZL8weights2_7_addr = getelementptr i32 %p_ZL8weights2_7, i64 0, i64 %zext_ln51

]]></Node>
<StgValue><ssdm name="p_ZL8weights2_7_addr"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb25.i:10 %p_ZL8weights2_8_addr = getelementptr i32 %p_ZL8weights2_8, i64 0, i64 %zext_ln51

]]></Node>
<StgValue><ssdm name="p_ZL8weights2_8_addr"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb25.i:11 %p_ZL8weights2_9_addr = getelementptr i32 %p_ZL8weights2_9, i64 0, i64 %zext_ln51

]]></Node>
<StgValue><ssdm name="p_ZL8weights2_9_addr"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb25.i:12 %p_ZL8weights2_10_addr = getelementptr i32 %p_ZL8weights2_10, i64 0, i64 %zext_ln51

]]></Node>
<StgValue><ssdm name="p_ZL8weights2_10_addr"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb25.i:13 %p_ZL8weights2_11_addr = getelementptr i32 %p_ZL8weights2_11, i64 0, i64 %zext_ln51

]]></Node>
<StgValue><ssdm name="p_ZL8weights2_11_addr"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb25.i:14 %p_ZL8weights2_12_addr = getelementptr i32 %p_ZL8weights2_12, i64 0, i64 %zext_ln51

]]></Node>
<StgValue><ssdm name="p_ZL8weights2_12_addr"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb25.i:15 %p_ZL8weights2_13_addr = getelementptr i32 %p_ZL8weights2_13, i64 0, i64 %zext_ln51

]]></Node>
<StgValue><ssdm name="p_ZL8weights2_13_addr"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb25.i:16 %p_ZL8weights2_14_addr = getelementptr i32 %p_ZL8weights2_14, i64 0, i64 %zext_ln51

]]></Node>
<StgValue><ssdm name="p_ZL8weights2_14_addr"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb25.i:17 %p_ZL8weights2_15_addr = getelementptr i32 %p_ZL8weights2_15, i64 0, i64 %zext_ln51

]]></Node>
<StgValue><ssdm name="p_ZL8weights2_15_addr"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
sw.bb25.i:18 %switch_ln51 = switch i4 %trunc_ln154, void %arrayidx3032.i.case.15, i4 0, void %arrayidx3032.i.case.0, i4 1, void %arrayidx3032.i.case.1, i4 2, void %arrayidx3032.i.case.2, i4 3, void %arrayidx3032.i.case.3, i4 4, void %arrayidx3032.i.case.4, i4 5, void %arrayidx3032.i.case.5, i4 6, void %arrayidx3032.i.case.6, i4 7, void %arrayidx3032.i.case.7, i4 8, void %arrayidx3032.i.case.8, i4 9, void %arrayidx3032.i.case.9, i4 10, void %arrayidx3032.i.case.10, i4 11, void %arrayidx3032.i.case.11, i4 12, void %arrayidx3032.i.case.12, i4 13, void %arrayidx3032.i.case.13, i4 14, void %arrayidx3032.i.case.14

]]></Node>
<StgValue><ssdm name="switch_ln51"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="4"/>
<literal name="trunc_ln154" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx3032.i.case.14:0 %store_ln51 = store i32 %trunc_ln51, i8 %p_ZL8weights2_14_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="4"/>
<literal name="trunc_ln154" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3032.i.case.14:1 %br_ln51 = br void %arrayidx3032.i.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="4"/>
<literal name="trunc_ln154" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx3032.i.case.13:0 %store_ln51 = store i32 %trunc_ln51, i8 %p_ZL8weights2_13_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="4"/>
<literal name="trunc_ln154" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3032.i.case.13:1 %br_ln51 = br void %arrayidx3032.i.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="4"/>
<literal name="trunc_ln154" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx3032.i.case.12:0 %store_ln51 = store i32 %trunc_ln51, i8 %p_ZL8weights2_12_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="4"/>
<literal name="trunc_ln154" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3032.i.case.12:1 %br_ln51 = br void %arrayidx3032.i.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="4"/>
<literal name="trunc_ln154" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx3032.i.case.11:0 %store_ln51 = store i32 %trunc_ln51, i8 %p_ZL8weights2_11_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="4"/>
<literal name="trunc_ln154" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3032.i.case.11:1 %br_ln51 = br void %arrayidx3032.i.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="4"/>
<literal name="trunc_ln154" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx3032.i.case.10:0 %store_ln51 = store i32 %trunc_ln51, i8 %p_ZL8weights2_10_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="4"/>
<literal name="trunc_ln154" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3032.i.case.10:1 %br_ln51 = br void %arrayidx3032.i.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="4"/>
<literal name="trunc_ln154" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx3032.i.case.9:0 %store_ln51 = store i32 %trunc_ln51, i8 %p_ZL8weights2_9_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="4"/>
<literal name="trunc_ln154" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3032.i.case.9:1 %br_ln51 = br void %arrayidx3032.i.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="4"/>
<literal name="trunc_ln154" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx3032.i.case.8:0 %store_ln51 = store i32 %trunc_ln51, i8 %p_ZL8weights2_8_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="4"/>
<literal name="trunc_ln154" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3032.i.case.8:1 %br_ln51 = br void %arrayidx3032.i.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="4"/>
<literal name="trunc_ln154" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx3032.i.case.7:0 %store_ln51 = store i32 %trunc_ln51, i8 %p_ZL8weights2_7_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="4"/>
<literal name="trunc_ln154" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3032.i.case.7:1 %br_ln51 = br void %arrayidx3032.i.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="4"/>
<literal name="trunc_ln154" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx3032.i.case.6:0 %store_ln51 = store i32 %trunc_ln51, i8 %p_ZL8weights2_6_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="4"/>
<literal name="trunc_ln154" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3032.i.case.6:1 %br_ln51 = br void %arrayidx3032.i.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="4"/>
<literal name="trunc_ln154" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx3032.i.case.5:0 %store_ln51 = store i32 %trunc_ln51, i8 %p_ZL8weights2_5_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="4"/>
<literal name="trunc_ln154" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3032.i.case.5:1 %br_ln51 = br void %arrayidx3032.i.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="4"/>
<literal name="trunc_ln154" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx3032.i.case.4:0 %store_ln51 = store i32 %trunc_ln51, i8 %p_ZL8weights2_4_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="4"/>
<literal name="trunc_ln154" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3032.i.case.4:1 %br_ln51 = br void %arrayidx3032.i.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="4"/>
<literal name="trunc_ln154" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx3032.i.case.3:0 %store_ln51 = store i32 %trunc_ln51, i8 %p_ZL8weights2_3_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="4"/>
<literal name="trunc_ln154" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3032.i.case.3:1 %br_ln51 = br void %arrayidx3032.i.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="4"/>
<literal name="trunc_ln154" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx3032.i.case.2:0 %store_ln51 = store i32 %trunc_ln51, i8 %p_ZL8weights2_2_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="4"/>
<literal name="trunc_ln154" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3032.i.case.2:1 %br_ln51 = br void %arrayidx3032.i.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="4"/>
<literal name="trunc_ln154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx3032.i.case.1:0 %store_ln51 = store i32 %trunc_ln51, i8 %p_ZL8weights2_1_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="4"/>
<literal name="trunc_ln154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3032.i.case.1:1 %br_ln51 = br void %arrayidx3032.i.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="4"/>
<literal name="trunc_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx3032.i.case.0:0 %store_ln51 = store i32 %trunc_ln51, i8 %p_ZL8weights2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="4"/>
<literal name="trunc_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3032.i.case.0:1 %br_ln51 = br void %arrayidx3032.i.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="4"/>
<literal name="trunc_ln154" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx3032.i.case.15:0 %store_ln51 = store i32 %trunc_ln51, i8 %p_ZL8weights2_15_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="4"/>
<literal name="trunc_ln154" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3032.i.case.15:1 %br_ln51 = br void %arrayidx3032.i.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="16" op_0_bw="64">
<![CDATA[
sw.bb17.i:0 %trunc_ln48 = trunc i64 %val_r_read

]]></Node>
<StgValue><ssdm name="trunc_ln48"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="64" op_0_bw="32">
<![CDATA[
sw.bb17.i:1 %zext_ln48 = zext i32 %targetInd_read

]]></Node>
<StgValue><ssdm name="zext_ln48"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb17.i:2 %p_ZL8threshs1_0_addr = getelementptr i16 %p_ZL8threshs1_0, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="p_ZL8threshs1_0_addr"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb17.i:3 %p_ZL8threshs1_1_addr = getelementptr i16 %p_ZL8threshs1_1, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="p_ZL8threshs1_1_addr"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb17.i:4 %p_ZL8threshs1_2_addr = getelementptr i16 %p_ZL8threshs1_2, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="p_ZL8threshs1_2_addr"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb17.i:5 %p_ZL8threshs1_3_addr = getelementptr i16 %p_ZL8threshs1_3, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="p_ZL8threshs1_3_addr"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb17.i:6 %p_ZL8threshs1_4_addr = getelementptr i16 %p_ZL8threshs1_4, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="p_ZL8threshs1_4_addr"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb17.i:7 %p_ZL8threshs1_5_addr = getelementptr i16 %p_ZL8threshs1_5, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="p_ZL8threshs1_5_addr"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb17.i:8 %p_ZL8threshs1_6_addr = getelementptr i16 %p_ZL8threshs1_6, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="p_ZL8threshs1_6_addr"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb17.i:9 %p_ZL8threshs1_7_addr = getelementptr i16 %p_ZL8threshs1_7, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="p_ZL8threshs1_7_addr"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb17.i:10 %p_ZL8threshs1_8_addr = getelementptr i16 %p_ZL8threshs1_8, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="p_ZL8threshs1_8_addr"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb17.i:11 %p_ZL8threshs1_9_addr = getelementptr i16 %p_ZL8threshs1_9, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="p_ZL8threshs1_9_addr"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb17.i:12 %p_ZL8threshs1_10_addr = getelementptr i16 %p_ZL8threshs1_10, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="p_ZL8threshs1_10_addr"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb17.i:13 %p_ZL8threshs1_11_addr = getelementptr i16 %p_ZL8threshs1_11, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="p_ZL8threshs1_11_addr"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb17.i:14 %p_ZL8threshs1_12_addr = getelementptr i16 %p_ZL8threshs1_12, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="p_ZL8threshs1_12_addr"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb17.i:15 %p_ZL8threshs1_13_addr = getelementptr i16 %p_ZL8threshs1_13, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="p_ZL8threshs1_13_addr"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb17.i:16 %p_ZL8threshs1_14_addr = getelementptr i16 %p_ZL8threshs1_14, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="p_ZL8threshs1_14_addr"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb17.i:17 %p_ZL8threshs1_15_addr = getelementptr i16 %p_ZL8threshs1_15, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="p_ZL8threshs1_15_addr"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb17.i:18 %p_ZL8threshs1_16_addr = getelementptr i16 %p_ZL8threshs1_16, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="p_ZL8threshs1_16_addr"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb17.i:19 %p_ZL8threshs1_17_addr = getelementptr i16 %p_ZL8threshs1_17, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="p_ZL8threshs1_17_addr"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb17.i:20 %p_ZL8threshs1_18_addr = getelementptr i16 %p_ZL8threshs1_18, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="p_ZL8threshs1_18_addr"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb17.i:21 %p_ZL8threshs1_19_addr = getelementptr i16 %p_ZL8threshs1_19, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="p_ZL8threshs1_19_addr"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb17.i:22 %p_ZL8threshs1_20_addr = getelementptr i16 %p_ZL8threshs1_20, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="p_ZL8threshs1_20_addr"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb17.i:23 %p_ZL8threshs1_21_addr = getelementptr i16 %p_ZL8threshs1_21, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="p_ZL8threshs1_21_addr"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb17.i:24 %p_ZL8threshs1_22_addr = getelementptr i16 %p_ZL8threshs1_22, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="p_ZL8threshs1_22_addr"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb17.i:25 %p_ZL8threshs1_23_addr = getelementptr i16 %p_ZL8threshs1_23, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="p_ZL8threshs1_23_addr"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb17.i:26 %p_ZL8threshs1_24_addr = getelementptr i16 %p_ZL8threshs1_24, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="p_ZL8threshs1_24_addr"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb17.i:27 %p_ZL8threshs1_25_addr = getelementptr i16 %p_ZL8threshs1_25, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="p_ZL8threshs1_25_addr"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb17.i:28 %p_ZL8threshs1_26_addr = getelementptr i16 %p_ZL8threshs1_26, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="p_ZL8threshs1_26_addr"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb17.i:29 %p_ZL8threshs1_27_addr = getelementptr i16 %p_ZL8threshs1_27, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="p_ZL8threshs1_27_addr"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb17.i:30 %p_ZL8threshs1_28_addr = getelementptr i16 %p_ZL8threshs1_28, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="p_ZL8threshs1_28_addr"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb17.i:31 %p_ZL8threshs1_29_addr = getelementptr i16 %p_ZL8threshs1_29, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="p_ZL8threshs1_29_addr"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb17.i:32 %p_ZL8threshs1_30_addr = getelementptr i16 %p_ZL8threshs1_30, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="p_ZL8threshs1_30_addr"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb17.i:33 %p_ZL8threshs1_31_addr = getelementptr i16 %p_ZL8threshs1_31, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="p_ZL8threshs1_31_addr"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0" op_52_bw="5" op_53_bw="0" op_54_bw="5" op_55_bw="0" op_56_bw="5" op_57_bw="0" op_58_bw="5" op_59_bw="0" op_60_bw="5" op_61_bw="0" op_62_bw="5" op_63_bw="0">
<![CDATA[
sw.bb17.i:34 %switch_ln48 = switch i5 %trunc_ln154_1, void %arrayidx2435.i.case.31, i5 0, void %arrayidx2435.i.case.0, i5 1, void %arrayidx2435.i.case.1, i5 2, void %arrayidx2435.i.case.2, i5 3, void %arrayidx2435.i.case.3, i5 4, void %arrayidx2435.i.case.4, i5 5, void %arrayidx2435.i.case.5, i5 6, void %arrayidx2435.i.case.6, i5 7, void %arrayidx2435.i.case.7, i5 8, void %arrayidx2435.i.case.8, i5 9, void %arrayidx2435.i.case.9, i5 10, void %arrayidx2435.i.case.10, i5 11, void %arrayidx2435.i.case.11, i5 12, void %arrayidx2435.i.case.12, i5 13, void %arrayidx2435.i.case.13, i5 14, void %arrayidx2435.i.case.14, i5 15, void %arrayidx2435.i.case.15, i5 16, void %arrayidx2435.i.case.16, i5 17, void %arrayidx2435.i.case.17, i5 18, void %arrayidx2435.i.case.18, i5 19, void %arrayidx2435.i.case.19, i5 20, void %arrayidx2435.i.case.20, i5 21, void %arrayidx2435.i.case.21, i5 22, void %arrayidx2435.i.case.22, i5 23, void %arrayidx2435.i.case.23, i5 24, void %arrayidx2435.i.case.24, i5 25, void %arrayidx2435.i.case.25, i5 26, void %arrayidx2435.i.case.26, i5 27, void %arrayidx2435.i.case.27, i5 28, void %arrayidx2435.i.case.28, i5 29, void %arrayidx2435.i.case.29, i5 30, void %arrayidx2435.i.case.30

]]></Node>
<StgValue><ssdm name="switch_ln48"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
arrayidx2435.i.case.30:0 %store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_30_addr

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2435.i.case.30:1 %br_ln48 = br void %arrayidx2435.i.exit

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
arrayidx2435.i.case.29:0 %store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_29_addr

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2435.i.case.29:1 %br_ln48 = br void %arrayidx2435.i.exit

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
arrayidx2435.i.case.28:0 %store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_28_addr

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="376" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2435.i.case.28:1 %br_ln48 = br void %arrayidx2435.i.exit

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="377" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
arrayidx2435.i.case.27:0 %store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_27_addr

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="378" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2435.i.case.27:1 %br_ln48 = br void %arrayidx2435.i.exit

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="379" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
arrayidx2435.i.case.26:0 %store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_26_addr

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2435.i.case.26:1 %br_ln48 = br void %arrayidx2435.i.exit

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="381" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
arrayidx2435.i.case.25:0 %store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_25_addr

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="382" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2435.i.case.25:1 %br_ln48 = br void %arrayidx2435.i.exit

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="383" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
arrayidx2435.i.case.24:0 %store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_24_addr

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="384" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2435.i.case.24:1 %br_ln48 = br void %arrayidx2435.i.exit

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="385" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
arrayidx2435.i.case.23:0 %store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_23_addr

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="386" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2435.i.case.23:1 %br_ln48 = br void %arrayidx2435.i.exit

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="387" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
arrayidx2435.i.case.22:0 %store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_22_addr

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="388" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2435.i.case.22:1 %br_ln48 = br void %arrayidx2435.i.exit

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="389" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
arrayidx2435.i.case.21:0 %store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_21_addr

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="390" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2435.i.case.21:1 %br_ln48 = br void %arrayidx2435.i.exit

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="391" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
arrayidx2435.i.case.20:0 %store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_20_addr

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="392" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2435.i.case.20:1 %br_ln48 = br void %arrayidx2435.i.exit

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="393" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
arrayidx2435.i.case.19:0 %store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_19_addr

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="394" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2435.i.case.19:1 %br_ln48 = br void %arrayidx2435.i.exit

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="395" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
arrayidx2435.i.case.18:0 %store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_18_addr

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="396" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2435.i.case.18:1 %br_ln48 = br void %arrayidx2435.i.exit

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="397" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
arrayidx2435.i.case.17:0 %store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_17_addr

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="398" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2435.i.case.17:1 %br_ln48 = br void %arrayidx2435.i.exit

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="399" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
arrayidx2435.i.case.16:0 %store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_16_addr

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="400" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2435.i.case.16:1 %br_ln48 = br void %arrayidx2435.i.exit

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="401" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
arrayidx2435.i.case.15:0 %store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_15_addr

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="402" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2435.i.case.15:1 %br_ln48 = br void %arrayidx2435.i.exit

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="403" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
arrayidx2435.i.case.14:0 %store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_14_addr

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="404" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2435.i.case.14:1 %br_ln48 = br void %arrayidx2435.i.exit

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="405" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
arrayidx2435.i.case.13:0 %store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_13_addr

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="406" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2435.i.case.13:1 %br_ln48 = br void %arrayidx2435.i.exit

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="407" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
arrayidx2435.i.case.12:0 %store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_12_addr

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="408" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2435.i.case.12:1 %br_ln48 = br void %arrayidx2435.i.exit

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="409" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
arrayidx2435.i.case.11:0 %store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_11_addr

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="410" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2435.i.case.11:1 %br_ln48 = br void %arrayidx2435.i.exit

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="411" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
arrayidx2435.i.case.10:0 %store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_10_addr

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="412" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2435.i.case.10:1 %br_ln48 = br void %arrayidx2435.i.exit

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="413" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
arrayidx2435.i.case.9:0 %store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_9_addr

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="414" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2435.i.case.9:1 %br_ln48 = br void %arrayidx2435.i.exit

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="415" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
arrayidx2435.i.case.8:0 %store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_8_addr

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="416" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2435.i.case.8:1 %br_ln48 = br void %arrayidx2435.i.exit

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="417" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
arrayidx2435.i.case.7:0 %store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_7_addr

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="418" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2435.i.case.7:1 %br_ln48 = br void %arrayidx2435.i.exit

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="419" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
arrayidx2435.i.case.6:0 %store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_6_addr

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="420" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2435.i.case.6:1 %br_ln48 = br void %arrayidx2435.i.exit

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="421" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
arrayidx2435.i.case.5:0 %store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_5_addr

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="422" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2435.i.case.5:1 %br_ln48 = br void %arrayidx2435.i.exit

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="423" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
arrayidx2435.i.case.4:0 %store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_4_addr

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="424" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2435.i.case.4:1 %br_ln48 = br void %arrayidx2435.i.exit

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="425" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
arrayidx2435.i.case.3:0 %store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_3_addr

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="426" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2435.i.case.3:1 %br_ln48 = br void %arrayidx2435.i.exit

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="427" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
arrayidx2435.i.case.2:0 %store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_2_addr

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="428" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2435.i.case.2:1 %br_ln48 = br void %arrayidx2435.i.exit

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="429" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
arrayidx2435.i.case.1:0 %store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_1_addr

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="430" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2435.i.case.1:1 %br_ln48 = br void %arrayidx2435.i.exit

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="431" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
arrayidx2435.i.case.0:0 %store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="432" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2435.i.case.0:1 %br_ln48 = br void %arrayidx2435.i.exit

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="433" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
arrayidx2435.i.case.31:0 %store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_31_addr

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="434" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="3"/>
<literal name="trunc_ln154_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2435.i.case.31:1 %br_ln48 = br void %arrayidx2435.i.exit

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="435" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="64">
<![CDATA[
sw.bb11.i:0 %trunc_ln45 = trunc i64 %val_r_read

]]></Node>
<StgValue><ssdm name="trunc_ln45"/></StgValue>
</operation>

<operation id="436" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="64" op_0_bw="32">
<![CDATA[
sw.bb11.i:1 %zext_ln45 = zext i32 %targetInd_read

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="437" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb11.i:2 %p_ZL8weights1_0_addr = getelementptr i32 %p_ZL8weights1_0, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="p_ZL8weights1_0_addr"/></StgValue>
</operation>

<operation id="438" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb11.i:3 %p_ZL8weights1_1_addr = getelementptr i32 %p_ZL8weights1_1, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="p_ZL8weights1_1_addr"/></StgValue>
</operation>

<operation id="439" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb11.i:4 %p_ZL8weights1_2_addr = getelementptr i32 %p_ZL8weights1_2, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="p_ZL8weights1_2_addr"/></StgValue>
</operation>

<operation id="440" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb11.i:5 %p_ZL8weights1_3_addr = getelementptr i32 %p_ZL8weights1_3, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="p_ZL8weights1_3_addr"/></StgValue>
</operation>

<operation id="441" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb11.i:6 %p_ZL8weights1_4_addr = getelementptr i32 %p_ZL8weights1_4, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="p_ZL8weights1_4_addr"/></StgValue>
</operation>

<operation id="442" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb11.i:7 %p_ZL8weights1_5_addr = getelementptr i32 %p_ZL8weights1_5, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="p_ZL8weights1_5_addr"/></StgValue>
</operation>

<operation id="443" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb11.i:8 %p_ZL8weights1_6_addr = getelementptr i32 %p_ZL8weights1_6, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="p_ZL8weights1_6_addr"/></StgValue>
</operation>

<operation id="444" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb11.i:9 %p_ZL8weights1_7_addr = getelementptr i32 %p_ZL8weights1_7, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="p_ZL8weights1_7_addr"/></StgValue>
</operation>

<operation id="445" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb11.i:10 %p_ZL8weights1_8_addr = getelementptr i32 %p_ZL8weights1_8, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="p_ZL8weights1_8_addr"/></StgValue>
</operation>

<operation id="446" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb11.i:11 %p_ZL8weights1_9_addr = getelementptr i32 %p_ZL8weights1_9, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="p_ZL8weights1_9_addr"/></StgValue>
</operation>

<operation id="447" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb11.i:12 %p_ZL8weights1_10_addr = getelementptr i32 %p_ZL8weights1_10, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="p_ZL8weights1_10_addr"/></StgValue>
</operation>

<operation id="448" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb11.i:13 %p_ZL8weights1_11_addr = getelementptr i32 %p_ZL8weights1_11, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="p_ZL8weights1_11_addr"/></StgValue>
</operation>

<operation id="449" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb11.i:14 %p_ZL8weights1_12_addr = getelementptr i32 %p_ZL8weights1_12, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="p_ZL8weights1_12_addr"/></StgValue>
</operation>

<operation id="450" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb11.i:15 %p_ZL8weights1_13_addr = getelementptr i32 %p_ZL8weights1_13, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="p_ZL8weights1_13_addr"/></StgValue>
</operation>

<operation id="451" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb11.i:16 %p_ZL8weights1_14_addr = getelementptr i32 %p_ZL8weights1_14, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="p_ZL8weights1_14_addr"/></StgValue>
</operation>

<operation id="452" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb11.i:17 %p_ZL8weights1_15_addr = getelementptr i32 %p_ZL8weights1_15, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="p_ZL8weights1_15_addr"/></StgValue>
</operation>

<operation id="453" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb11.i:18 %p_ZL8weights1_16_addr = getelementptr i32 %p_ZL8weights1_16, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="p_ZL8weights1_16_addr"/></StgValue>
</operation>

<operation id="454" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb11.i:19 %p_ZL8weights1_17_addr = getelementptr i32 %p_ZL8weights1_17, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="p_ZL8weights1_17_addr"/></StgValue>
</operation>

<operation id="455" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb11.i:20 %p_ZL8weights1_18_addr = getelementptr i32 %p_ZL8weights1_18, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="p_ZL8weights1_18_addr"/></StgValue>
</operation>

<operation id="456" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb11.i:21 %p_ZL8weights1_19_addr = getelementptr i32 %p_ZL8weights1_19, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="p_ZL8weights1_19_addr"/></StgValue>
</operation>

<operation id="457" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb11.i:22 %p_ZL8weights1_20_addr = getelementptr i32 %p_ZL8weights1_20, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="p_ZL8weights1_20_addr"/></StgValue>
</operation>

<operation id="458" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb11.i:23 %p_ZL8weights1_21_addr = getelementptr i32 %p_ZL8weights1_21, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="p_ZL8weights1_21_addr"/></StgValue>
</operation>

<operation id="459" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb11.i:24 %p_ZL8weights1_22_addr = getelementptr i32 %p_ZL8weights1_22, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="p_ZL8weights1_22_addr"/></StgValue>
</operation>

<operation id="460" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb11.i:25 %p_ZL8weights1_23_addr = getelementptr i32 %p_ZL8weights1_23, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="p_ZL8weights1_23_addr"/></StgValue>
</operation>

<operation id="461" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb11.i:26 %p_ZL8weights1_24_addr = getelementptr i32 %p_ZL8weights1_24, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="p_ZL8weights1_24_addr"/></StgValue>
</operation>

<operation id="462" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb11.i:27 %p_ZL8weights1_25_addr = getelementptr i32 %p_ZL8weights1_25, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="p_ZL8weights1_25_addr"/></StgValue>
</operation>

<operation id="463" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb11.i:28 %p_ZL8weights1_26_addr = getelementptr i32 %p_ZL8weights1_26, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="p_ZL8weights1_26_addr"/></StgValue>
</operation>

<operation id="464" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb11.i:29 %p_ZL8weights1_27_addr = getelementptr i32 %p_ZL8weights1_27, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="p_ZL8weights1_27_addr"/></StgValue>
</operation>

<operation id="465" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb11.i:30 %p_ZL8weights1_28_addr = getelementptr i32 %p_ZL8weights1_28, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="p_ZL8weights1_28_addr"/></StgValue>
</operation>

<operation id="466" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb11.i:31 %p_ZL8weights1_29_addr = getelementptr i32 %p_ZL8weights1_29, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="p_ZL8weights1_29_addr"/></StgValue>
</operation>

<operation id="467" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb11.i:32 %p_ZL8weights1_30_addr = getelementptr i32 %p_ZL8weights1_30, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="p_ZL8weights1_30_addr"/></StgValue>
</operation>

<operation id="468" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb11.i:33 %p_ZL8weights1_31_addr = getelementptr i32 %p_ZL8weights1_31, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="p_ZL8weights1_31_addr"/></StgValue>
</operation>

<operation id="469" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0" op_52_bw="5" op_53_bw="0" op_54_bw="5" op_55_bw="0" op_56_bw="5" op_57_bw="0" op_58_bw="5" op_59_bw="0" op_60_bw="5" op_61_bw="0" op_62_bw="5" op_63_bw="0">
<![CDATA[
sw.bb11.i:34 %switch_ln45 = switch i5 %trunc_ln154_1, void %arrayidx1637.i.case.31, i5 0, void %arrayidx1637.i.case.0, i5 1, void %arrayidx1637.i.case.1, i5 2, void %arrayidx1637.i.case.2, i5 3, void %arrayidx1637.i.case.3, i5 4, void %arrayidx1637.i.case.4, i5 5, void %arrayidx1637.i.case.5, i5 6, void %arrayidx1637.i.case.6, i5 7, void %arrayidx1637.i.case.7, i5 8, void %arrayidx1637.i.case.8, i5 9, void %arrayidx1637.i.case.9, i5 10, void %arrayidx1637.i.case.10, i5 11, void %arrayidx1637.i.case.11, i5 12, void %arrayidx1637.i.case.12, i5 13, void %arrayidx1637.i.case.13, i5 14, void %arrayidx1637.i.case.14, i5 15, void %arrayidx1637.i.case.15, i5 16, void %arrayidx1637.i.case.16, i5 17, void %arrayidx1637.i.case.17, i5 18, void %arrayidx1637.i.case.18, i5 19, void %arrayidx1637.i.case.19, i5 20, void %arrayidx1637.i.case.20, i5 21, void %arrayidx1637.i.case.21, i5 22, void %arrayidx1637.i.case.22, i5 23, void %arrayidx1637.i.case.23, i5 24, void %arrayidx1637.i.case.24, i5 25, void %arrayidx1637.i.case.25, i5 26, void %arrayidx1637.i.case.26, i5 27, void %arrayidx1637.i.case.27, i5 28, void %arrayidx1637.i.case.28, i5 29, void %arrayidx1637.i.case.29, i5 30, void %arrayidx1637.i.case.30

]]></Node>
<StgValue><ssdm name="switch_ln45"/></StgValue>
</operation>

<operation id="470" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1637.i.case.30:0 %store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_30_addr

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="471" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1637.i.case.30:1 %br_ln45 = br void %arrayidx1637.i.exit

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="472" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1637.i.case.29:0 %store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_29_addr

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="473" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1637.i.case.29:1 %br_ln45 = br void %arrayidx1637.i.exit

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="474" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1637.i.case.28:0 %store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_28_addr

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="475" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1637.i.case.28:1 %br_ln45 = br void %arrayidx1637.i.exit

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="476" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1637.i.case.27:0 %store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_27_addr

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="477" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1637.i.case.27:1 %br_ln45 = br void %arrayidx1637.i.exit

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="478" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1637.i.case.26:0 %store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_26_addr

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="479" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1637.i.case.26:1 %br_ln45 = br void %arrayidx1637.i.exit

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="480" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1637.i.case.25:0 %store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_25_addr

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="481" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1637.i.case.25:1 %br_ln45 = br void %arrayidx1637.i.exit

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="482" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1637.i.case.24:0 %store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_24_addr

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="483" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1637.i.case.24:1 %br_ln45 = br void %arrayidx1637.i.exit

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="484" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1637.i.case.23:0 %store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_23_addr

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="485" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1637.i.case.23:1 %br_ln45 = br void %arrayidx1637.i.exit

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="486" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1637.i.case.22:0 %store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_22_addr

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="487" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1637.i.case.22:1 %br_ln45 = br void %arrayidx1637.i.exit

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="488" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1637.i.case.21:0 %store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_21_addr

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="489" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1637.i.case.21:1 %br_ln45 = br void %arrayidx1637.i.exit

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="490" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1637.i.case.20:0 %store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_20_addr

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="491" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1637.i.case.20:1 %br_ln45 = br void %arrayidx1637.i.exit

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="492" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1637.i.case.19:0 %store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_19_addr

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="493" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1637.i.case.19:1 %br_ln45 = br void %arrayidx1637.i.exit

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="494" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1637.i.case.18:0 %store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_18_addr

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="495" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1637.i.case.18:1 %br_ln45 = br void %arrayidx1637.i.exit

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="496" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1637.i.case.17:0 %store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_17_addr

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="497" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1637.i.case.17:1 %br_ln45 = br void %arrayidx1637.i.exit

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="498" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1637.i.case.16:0 %store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_16_addr

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="499" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1637.i.case.16:1 %br_ln45 = br void %arrayidx1637.i.exit

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="500" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1637.i.case.15:0 %store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_15_addr

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="501" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1637.i.case.15:1 %br_ln45 = br void %arrayidx1637.i.exit

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="502" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1637.i.case.14:0 %store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_14_addr

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="503" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1637.i.case.14:1 %br_ln45 = br void %arrayidx1637.i.exit

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="504" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1637.i.case.13:0 %store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_13_addr

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="505" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1637.i.case.13:1 %br_ln45 = br void %arrayidx1637.i.exit

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="506" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1637.i.case.12:0 %store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_12_addr

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="507" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1637.i.case.12:1 %br_ln45 = br void %arrayidx1637.i.exit

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="508" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1637.i.case.11:0 %store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_11_addr

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="509" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1637.i.case.11:1 %br_ln45 = br void %arrayidx1637.i.exit

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="510" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1637.i.case.10:0 %store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_10_addr

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="511" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1637.i.case.10:1 %br_ln45 = br void %arrayidx1637.i.exit

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="512" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1637.i.case.9:0 %store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_9_addr

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="513" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1637.i.case.9:1 %br_ln45 = br void %arrayidx1637.i.exit

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="514" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1637.i.case.8:0 %store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_8_addr

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="515" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1637.i.case.8:1 %br_ln45 = br void %arrayidx1637.i.exit

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="516" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1637.i.case.7:0 %store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_7_addr

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="517" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1637.i.case.7:1 %br_ln45 = br void %arrayidx1637.i.exit

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="518" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1637.i.case.6:0 %store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_6_addr

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="519" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1637.i.case.6:1 %br_ln45 = br void %arrayidx1637.i.exit

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="520" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1637.i.case.5:0 %store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_5_addr

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="521" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1637.i.case.5:1 %br_ln45 = br void %arrayidx1637.i.exit

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="522" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1637.i.case.4:0 %store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_4_addr

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="523" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1637.i.case.4:1 %br_ln45 = br void %arrayidx1637.i.exit

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="524" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1637.i.case.3:0 %store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_3_addr

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="525" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1637.i.case.3:1 %br_ln45 = br void %arrayidx1637.i.exit

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="526" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1637.i.case.2:0 %store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_2_addr

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="527" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1637.i.case.2:1 %br_ln45 = br void %arrayidx1637.i.exit

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="528" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1637.i.case.1:0 %store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_1_addr

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="529" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1637.i.case.1:1 %br_ln45 = br void %arrayidx1637.i.exit

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="530" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1637.i.case.0:0 %store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="531" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1637.i.case.0:1 %br_ln45 = br void %arrayidx1637.i.exit

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="532" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx1637.i.case.31:0 %store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_31_addr

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="533" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="2"/>
<literal name="trunc_ln154_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1637.i.case.31:1 %br_ln45 = br void %arrayidx1637.i.exit

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="534" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="24" op_0_bw="64">
<![CDATA[
sw.bb3.i:0 %trunc_ln42 = trunc i64 %val_r_read

]]></Node>
<StgValue><ssdm name="trunc_ln42"/></StgValue>
</operation>

<operation id="535" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="64" op_0_bw="32">
<![CDATA[
sw.bb3.i:1 %zext_ln42 = zext i32 %targetInd_read

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="536" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb3.i:2 %p_ZL8threshs0_0_addr = getelementptr i24 %p_ZL8threshs0_0, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_0_addr"/></StgValue>
</operation>

<operation id="537" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb3.i:3 %p_ZL8threshs0_1_addr = getelementptr i24 %p_ZL8threshs0_1, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_1_addr"/></StgValue>
</operation>

<operation id="538" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb3.i:4 %p_ZL8threshs0_2_addr = getelementptr i24 %p_ZL8threshs0_2, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_2_addr"/></StgValue>
</operation>

<operation id="539" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb3.i:5 %p_ZL8threshs0_3_addr = getelementptr i24 %p_ZL8threshs0_3, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_3_addr"/></StgValue>
</operation>

<operation id="540" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb3.i:6 %p_ZL8threshs0_4_addr = getelementptr i24 %p_ZL8threshs0_4, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_4_addr"/></StgValue>
</operation>

<operation id="541" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb3.i:7 %p_ZL8threshs0_5_addr = getelementptr i24 %p_ZL8threshs0_5, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_5_addr"/></StgValue>
</operation>

<operation id="542" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb3.i:8 %p_ZL8threshs0_6_addr = getelementptr i24 %p_ZL8threshs0_6, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_6_addr"/></StgValue>
</operation>

<operation id="543" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb3.i:9 %p_ZL8threshs0_7_addr = getelementptr i24 %p_ZL8threshs0_7, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_7_addr"/></StgValue>
</operation>

<operation id="544" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb3.i:10 %p_ZL8threshs0_8_addr = getelementptr i24 %p_ZL8threshs0_8, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_8_addr"/></StgValue>
</operation>

<operation id="545" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb3.i:11 %p_ZL8threshs0_9_addr = getelementptr i24 %p_ZL8threshs0_9, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_9_addr"/></StgValue>
</operation>

<operation id="546" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb3.i:12 %p_ZL8threshs0_10_addr = getelementptr i24 %p_ZL8threshs0_10, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_10_addr"/></StgValue>
</operation>

<operation id="547" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb3.i:13 %p_ZL8threshs0_11_addr = getelementptr i24 %p_ZL8threshs0_11, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_11_addr"/></StgValue>
</operation>

<operation id="548" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb3.i:14 %p_ZL8threshs0_12_addr = getelementptr i24 %p_ZL8threshs0_12, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_12_addr"/></StgValue>
</operation>

<operation id="549" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb3.i:15 %p_ZL8threshs0_13_addr = getelementptr i24 %p_ZL8threshs0_13, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_13_addr"/></StgValue>
</operation>

<operation id="550" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb3.i:16 %p_ZL8threshs0_14_addr = getelementptr i24 %p_ZL8threshs0_14, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_14_addr"/></StgValue>
</operation>

<operation id="551" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb3.i:17 %p_ZL8threshs0_15_addr = getelementptr i24 %p_ZL8threshs0_15, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="p_ZL8threshs0_15_addr"/></StgValue>
</operation>

<operation id="552" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
sw.bb3.i:18 %switch_ln42 = switch i4 %trunc_ln154, void %arrayidx1040.i.case.15, i4 0, void %arrayidx1040.i.case.0, i4 1, void %arrayidx1040.i.case.1, i4 2, void %arrayidx1040.i.case.2, i4 3, void %arrayidx1040.i.case.3, i4 4, void %arrayidx1040.i.case.4, i4 5, void %arrayidx1040.i.case.5, i4 6, void %arrayidx1040.i.case.6, i4 7, void %arrayidx1040.i.case.7, i4 8, void %arrayidx1040.i.case.8, i4 9, void %arrayidx1040.i.case.9, i4 10, void %arrayidx1040.i.case.10, i4 11, void %arrayidx1040.i.case.11, i4 12, void %arrayidx1040.i.case.12, i4 13, void %arrayidx1040.i.case.13, i4 14, void %arrayidx1040.i.case.14

]]></Node>
<StgValue><ssdm name="switch_ln42"/></StgValue>
</operation>

<operation id="553" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="1"/>
<literal name="trunc_ln154" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
arrayidx1040.i.case.14:0 %store_ln42 = store i24 %trunc_ln42, i2 %p_ZL8threshs0_14_addr

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="554" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="1"/>
<literal name="trunc_ln154" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1040.i.case.14:1 %br_ln42 = br void %arrayidx1040.i.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="555" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="1"/>
<literal name="trunc_ln154" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
arrayidx1040.i.case.13:0 %store_ln42 = store i24 %trunc_ln42, i2 %p_ZL8threshs0_13_addr

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="556" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="1"/>
<literal name="trunc_ln154" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1040.i.case.13:1 %br_ln42 = br void %arrayidx1040.i.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="557" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="1"/>
<literal name="trunc_ln154" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
arrayidx1040.i.case.12:0 %store_ln42 = store i24 %trunc_ln42, i2 %p_ZL8threshs0_12_addr

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="558" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="1"/>
<literal name="trunc_ln154" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1040.i.case.12:1 %br_ln42 = br void %arrayidx1040.i.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="559" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="1"/>
<literal name="trunc_ln154" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
arrayidx1040.i.case.11:0 %store_ln42 = store i24 %trunc_ln42, i2 %p_ZL8threshs0_11_addr

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="560" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="1"/>
<literal name="trunc_ln154" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1040.i.case.11:1 %br_ln42 = br void %arrayidx1040.i.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="561" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="1"/>
<literal name="trunc_ln154" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
arrayidx1040.i.case.10:0 %store_ln42 = store i24 %trunc_ln42, i2 %p_ZL8threshs0_10_addr

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="562" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="1"/>
<literal name="trunc_ln154" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1040.i.case.10:1 %br_ln42 = br void %arrayidx1040.i.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="563" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="1"/>
<literal name="trunc_ln154" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
arrayidx1040.i.case.9:0 %store_ln42 = store i24 %trunc_ln42, i2 %p_ZL8threshs0_9_addr

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="564" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="1"/>
<literal name="trunc_ln154" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1040.i.case.9:1 %br_ln42 = br void %arrayidx1040.i.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="565" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="1"/>
<literal name="trunc_ln154" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
arrayidx1040.i.case.8:0 %store_ln42 = store i24 %trunc_ln42, i2 %p_ZL8threshs0_8_addr

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="566" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="1"/>
<literal name="trunc_ln154" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1040.i.case.8:1 %br_ln42 = br void %arrayidx1040.i.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="567" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="1"/>
<literal name="trunc_ln154" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
arrayidx1040.i.case.7:0 %store_ln42 = store i24 %trunc_ln42, i2 %p_ZL8threshs0_7_addr

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="568" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="1"/>
<literal name="trunc_ln154" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1040.i.case.7:1 %br_ln42 = br void %arrayidx1040.i.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="569" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="1"/>
<literal name="trunc_ln154" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
arrayidx1040.i.case.6:0 %store_ln42 = store i24 %trunc_ln42, i2 %p_ZL8threshs0_6_addr

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="570" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="1"/>
<literal name="trunc_ln154" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1040.i.case.6:1 %br_ln42 = br void %arrayidx1040.i.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="571" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="1"/>
<literal name="trunc_ln154" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
arrayidx1040.i.case.5:0 %store_ln42 = store i24 %trunc_ln42, i2 %p_ZL8threshs0_5_addr

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="572" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="1"/>
<literal name="trunc_ln154" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1040.i.case.5:1 %br_ln42 = br void %arrayidx1040.i.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="573" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="1"/>
<literal name="trunc_ln154" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
arrayidx1040.i.case.4:0 %store_ln42 = store i24 %trunc_ln42, i2 %p_ZL8threshs0_4_addr

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="574" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="1"/>
<literal name="trunc_ln154" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1040.i.case.4:1 %br_ln42 = br void %arrayidx1040.i.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="575" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="1"/>
<literal name="trunc_ln154" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
arrayidx1040.i.case.3:0 %store_ln42 = store i24 %trunc_ln42, i2 %p_ZL8threshs0_3_addr

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="576" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="1"/>
<literal name="trunc_ln154" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1040.i.case.3:1 %br_ln42 = br void %arrayidx1040.i.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="577" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="1"/>
<literal name="trunc_ln154" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
arrayidx1040.i.case.2:0 %store_ln42 = store i24 %trunc_ln42, i2 %p_ZL8threshs0_2_addr

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="578" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="1"/>
<literal name="trunc_ln154" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1040.i.case.2:1 %br_ln42 = br void %arrayidx1040.i.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="579" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="1"/>
<literal name="trunc_ln154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
arrayidx1040.i.case.1:0 %store_ln42 = store i24 %trunc_ln42, i2 %p_ZL8threshs0_1_addr

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="580" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="1"/>
<literal name="trunc_ln154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1040.i.case.1:1 %br_ln42 = br void %arrayidx1040.i.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="581" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="1"/>
<literal name="trunc_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
arrayidx1040.i.case.0:0 %store_ln42 = store i24 %trunc_ln42, i2 %p_ZL8threshs0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="582" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="1"/>
<literal name="trunc_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1040.i.case.0:1 %br_ln42 = br void %arrayidx1040.i.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="583" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="1"/>
<literal name="trunc_ln154" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="0" op_0_bw="24" op_1_bw="2">
<![CDATA[
arrayidx1040.i.case.15:0 %store_ln42 = store i24 %trunc_ln42, i2 %p_ZL8threshs0_15_addr

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="584" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="1"/>
<literal name="trunc_ln154" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1040.i.case.15:1 %br_ln42 = br void %arrayidx1040.i.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="585" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="3" op_0_bw="64">
<![CDATA[
sw.bb.i:0 %trunc_ln39 = trunc i64 %val_r_read

]]></Node>
<StgValue><ssdm name="trunc_ln39"/></StgValue>
</operation>

<operation id="586" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="64" op_0_bw="32">
<![CDATA[
sw.bb.i:1 %zext_ln39 = zext i32 %targetInd_read

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="587" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb.i:2 %p_ZL8weights0_0_addr = getelementptr i3 %p_ZL8weights0_0, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="p_ZL8weights0_0_addr"/></StgValue>
</operation>

<operation id="588" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb.i:3 %p_ZL8weights0_1_addr = getelementptr i3 %p_ZL8weights0_1, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="p_ZL8weights0_1_addr"/></StgValue>
</operation>

<operation id="589" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb.i:4 %p_ZL8weights0_2_addr = getelementptr i3 %p_ZL8weights0_2, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="p_ZL8weights0_2_addr"/></StgValue>
</operation>

<operation id="590" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb.i:5 %p_ZL8weights0_3_addr = getelementptr i3 %p_ZL8weights0_3, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="p_ZL8weights0_3_addr"/></StgValue>
</operation>

<operation id="591" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb.i:6 %p_ZL8weights0_4_addr = getelementptr i3 %p_ZL8weights0_4, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="p_ZL8weights0_4_addr"/></StgValue>
</operation>

<operation id="592" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb.i:7 %p_ZL8weights0_5_addr = getelementptr i3 %p_ZL8weights0_5, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="p_ZL8weights0_5_addr"/></StgValue>
</operation>

<operation id="593" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb.i:8 %p_ZL8weights0_6_addr = getelementptr i3 %p_ZL8weights0_6, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="p_ZL8weights0_6_addr"/></StgValue>
</operation>

<operation id="594" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb.i:9 %p_ZL8weights0_7_addr = getelementptr i3 %p_ZL8weights0_7, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="p_ZL8weights0_7_addr"/></StgValue>
</operation>

<operation id="595" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb.i:10 %p_ZL8weights0_8_addr = getelementptr i3 %p_ZL8weights0_8, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="p_ZL8weights0_8_addr"/></StgValue>
</operation>

<operation id="596" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb.i:11 %p_ZL8weights0_9_addr = getelementptr i3 %p_ZL8weights0_9, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="p_ZL8weights0_9_addr"/></StgValue>
</operation>

<operation id="597" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb.i:12 %p_ZL8weights0_10_addr = getelementptr i3 %p_ZL8weights0_10, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="p_ZL8weights0_10_addr"/></StgValue>
</operation>

<operation id="598" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb.i:13 %p_ZL8weights0_11_addr = getelementptr i3 %p_ZL8weights0_11, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="p_ZL8weights0_11_addr"/></StgValue>
</operation>

<operation id="599" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb.i:14 %p_ZL8weights0_12_addr = getelementptr i3 %p_ZL8weights0_12, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="p_ZL8weights0_12_addr"/></StgValue>
</operation>

<operation id="600" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb.i:15 %p_ZL8weights0_13_addr = getelementptr i3 %p_ZL8weights0_13, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="p_ZL8weights0_13_addr"/></StgValue>
</operation>

<operation id="601" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb.i:16 %p_ZL8weights0_14_addr = getelementptr i3 %p_ZL8weights0_14, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="p_ZL8weights0_14_addr"/></StgValue>
</operation>

<operation id="602" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb.i:17 %p_ZL8weights0_15_addr = getelementptr i3 %p_ZL8weights0_15, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="p_ZL8weights0_15_addr"/></StgValue>
</operation>

<operation id="603" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
sw.bb.i:18 %switch_ln39 = switch i4 %trunc_ln154, void %arrayidx242.i.case.15, i4 0, void %arrayidx242.i.case.0, i4 1, void %arrayidx242.i.case.1, i4 2, void %arrayidx242.i.case.2, i4 3, void %arrayidx242.i.case.3, i4 4, void %arrayidx242.i.case.4, i4 5, void %arrayidx242.i.case.5, i4 6, void %arrayidx242.i.case.6, i4 7, void %arrayidx242.i.case.7, i4 8, void %arrayidx242.i.case.8, i4 9, void %arrayidx242.i.case.9, i4 10, void %arrayidx242.i.case.10, i4 11, void %arrayidx242.i.case.11, i4 12, void %arrayidx242.i.case.12, i4 13, void %arrayidx242.i.case.13, i4 14, void %arrayidx242.i.case.14

]]></Node>
<StgValue><ssdm name="switch_ln39"/></StgValue>
</operation>

<operation id="604" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="0"/>
<literal name="trunc_ln154" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
arrayidx242.i.case.14:0 %store_ln39 = store i3 %trunc_ln39, i6 %p_ZL8weights0_14_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="605" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="0"/>
<literal name="trunc_ln154" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="0" op_0_bw="0">
<![CDATA[
arrayidx242.i.case.14:1 %br_ln39 = br void %arrayidx242.i.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="606" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="0"/>
<literal name="trunc_ln154" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
arrayidx242.i.case.13:0 %store_ln39 = store i3 %trunc_ln39, i6 %p_ZL8weights0_13_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="607" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="0"/>
<literal name="trunc_ln154" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="0" op_0_bw="0">
<![CDATA[
arrayidx242.i.case.13:1 %br_ln39 = br void %arrayidx242.i.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="608" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="0"/>
<literal name="trunc_ln154" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
arrayidx242.i.case.12:0 %store_ln39 = store i3 %trunc_ln39, i6 %p_ZL8weights0_12_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="609" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="0"/>
<literal name="trunc_ln154" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="0" op_0_bw="0">
<![CDATA[
arrayidx242.i.case.12:1 %br_ln39 = br void %arrayidx242.i.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="610" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="0"/>
<literal name="trunc_ln154" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
arrayidx242.i.case.11:0 %store_ln39 = store i3 %trunc_ln39, i6 %p_ZL8weights0_11_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="611" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="0"/>
<literal name="trunc_ln154" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="0" op_0_bw="0">
<![CDATA[
arrayidx242.i.case.11:1 %br_ln39 = br void %arrayidx242.i.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="612" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="0"/>
<literal name="trunc_ln154" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
arrayidx242.i.case.10:0 %store_ln39 = store i3 %trunc_ln39, i6 %p_ZL8weights0_10_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="613" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="0"/>
<literal name="trunc_ln154" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="0">
<![CDATA[
arrayidx242.i.case.10:1 %br_ln39 = br void %arrayidx242.i.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="614" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="0"/>
<literal name="trunc_ln154" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
arrayidx242.i.case.9:0 %store_ln39 = store i3 %trunc_ln39, i6 %p_ZL8weights0_9_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="615" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="0"/>
<literal name="trunc_ln154" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="0" op_0_bw="0">
<![CDATA[
arrayidx242.i.case.9:1 %br_ln39 = br void %arrayidx242.i.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="616" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="0"/>
<literal name="trunc_ln154" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
arrayidx242.i.case.8:0 %store_ln39 = store i3 %trunc_ln39, i6 %p_ZL8weights0_8_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="617" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="0"/>
<literal name="trunc_ln154" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="0" op_0_bw="0">
<![CDATA[
arrayidx242.i.case.8:1 %br_ln39 = br void %arrayidx242.i.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="618" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="0"/>
<literal name="trunc_ln154" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
arrayidx242.i.case.7:0 %store_ln39 = store i3 %trunc_ln39, i6 %p_ZL8weights0_7_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="619" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="0"/>
<literal name="trunc_ln154" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="0" op_0_bw="0">
<![CDATA[
arrayidx242.i.case.7:1 %br_ln39 = br void %arrayidx242.i.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="620" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="0"/>
<literal name="trunc_ln154" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
arrayidx242.i.case.6:0 %store_ln39 = store i3 %trunc_ln39, i6 %p_ZL8weights0_6_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="621" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="0"/>
<literal name="trunc_ln154" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="0" op_0_bw="0">
<![CDATA[
arrayidx242.i.case.6:1 %br_ln39 = br void %arrayidx242.i.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="622" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="0"/>
<literal name="trunc_ln154" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
arrayidx242.i.case.5:0 %store_ln39 = store i3 %trunc_ln39, i6 %p_ZL8weights0_5_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="623" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="0"/>
<literal name="trunc_ln154" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="0">
<![CDATA[
arrayidx242.i.case.5:1 %br_ln39 = br void %arrayidx242.i.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="624" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="0"/>
<literal name="trunc_ln154" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
arrayidx242.i.case.4:0 %store_ln39 = store i3 %trunc_ln39, i6 %p_ZL8weights0_4_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="625" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="0"/>
<literal name="trunc_ln154" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="0" op_0_bw="0">
<![CDATA[
arrayidx242.i.case.4:1 %br_ln39 = br void %arrayidx242.i.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="626" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="0"/>
<literal name="trunc_ln154" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
arrayidx242.i.case.3:0 %store_ln39 = store i3 %trunc_ln39, i6 %p_ZL8weights0_3_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="627" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="0"/>
<literal name="trunc_ln154" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="0">
<![CDATA[
arrayidx242.i.case.3:1 %br_ln39 = br void %arrayidx242.i.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="628" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="0"/>
<literal name="trunc_ln154" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
arrayidx242.i.case.2:0 %store_ln39 = store i3 %trunc_ln39, i6 %p_ZL8weights0_2_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="629" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="0"/>
<literal name="trunc_ln154" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="0">
<![CDATA[
arrayidx242.i.case.2:1 %br_ln39 = br void %arrayidx242.i.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="630" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="0"/>
<literal name="trunc_ln154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
arrayidx242.i.case.1:0 %store_ln39 = store i3 %trunc_ln39, i6 %p_ZL8weights0_1_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="631" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="0"/>
<literal name="trunc_ln154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="0" op_0_bw="0">
<![CDATA[
arrayidx242.i.case.1:1 %br_ln39 = br void %arrayidx242.i.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="632" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="0"/>
<literal name="trunc_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
arrayidx242.i.case.0:0 %store_ln39 = store i3 %trunc_ln39, i6 %p_ZL8weights0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="633" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="0"/>
<literal name="trunc_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="0" op_0_bw="0">
<![CDATA[
arrayidx242.i.case.0:1 %br_ln39 = br void %arrayidx242.i.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="634" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="0"/>
<literal name="trunc_ln154" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
arrayidx242.i.case.15:0 %store_ln39 = store i3 %trunc_ln39, i6 %p_ZL8weights0_15_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="635" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
<literal name="targetLayer_read" val="0"/>
<literal name="trunc_ln154" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="0" op_0_bw="0">
<![CDATA[
arrayidx242.i.case.15:1 %br_ln39 = br void %arrayidx242.i.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="636" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="32" op_5_bw="3" op_6_bw="3" op_7_bw="3" op_8_bw="3" op_9_bw="3" op_10_bw="3" op_11_bw="3" op_12_bw="3" op_13_bw="3" op_14_bw="3" op_15_bw="3" op_16_bw="3" op_17_bw="3" op_18_bw="3" op_19_bw="3" op_20_bw="3" op_21_bw="24" op_22_bw="24" op_23_bw="24" op_24_bw="24" op_25_bw="24" op_26_bw="24" op_27_bw="24" op_28_bw="24" op_29_bw="24" op_30_bw="24" op_31_bw="24" op_32_bw="24" op_33_bw="24" op_34_bw="24" op_35_bw="24" op_36_bw="24" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="32" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="32" op_108_bw="32" op_109_bw="32" op_110_bw="32" op_111_bw="32" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="32" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16" op_131_bw="16" op_132_bw="16" op_133_bw="32" op_134_bw="32" op_135_bw="32" op_136_bw="32" op_137_bw="32" op_138_bw="32" op_139_bw="32" op_140_bw="32" op_141_bw="32" op_142_bw="32" op_143_bw="32" op_144_bw="32" op_145_bw="32" op_146_bw="32" op_147_bw="32" op_148_bw="32" op_149_bw="16" op_150_bw="16" op_151_bw="16" op_152_bw="16" op_153_bw="16" op_154_bw="16" op_155_bw="16" op_156_bw="16" op_157_bw="16" op_158_bw="16" op_159_bw="16" op_160_bw="16" op_161_bw="16" op_162_bw="16" op_163_bw="16" op_164_bw="16" op_165_bw="32" op_166_bw="32" op_167_bw="32" op_168_bw="32" op_169_bw="16" op_170_bw="16" op_171_bw="16" op_172_bw="16" op_173_bw="32" op_174_bw="16" op_175_bw="4" op_176_bw="16" op_177_bw="8" op_178_bw="16" op_179_bw="1" op_180_bw="1" op_181_bw="1" op_182_bw="1">
<![CDATA[
if.else:0 %call_ln201 = call void @DoCompute, i64 %hostmem, i64 %in_r_read, i64 %out_r_read, i32 %numReps_read, i3 %p_ZL8weights0_0, i3 %p_ZL8weights0_1, i3 %p_ZL8weights0_2, i3 %p_ZL8weights0_3, i3 %p_ZL8weights0_4, i3 %p_ZL8weights0_5, i3 %p_ZL8weights0_6, i3 %p_ZL8weights0_7, i3 %p_ZL8weights0_8, i3 %p_ZL8weights0_9, i3 %p_ZL8weights0_10, i3 %p_ZL8weights0_11, i3 %p_ZL8weights0_12, i3 %p_ZL8weights0_13, i3 %p_ZL8weights0_14, i3 %p_ZL8weights0_15, i24 %p_ZL8threshs0_0, i24 %p_ZL8threshs0_1, i24 %p_ZL8threshs0_2, i24 %p_ZL8threshs0_3, i24 %p_ZL8threshs0_4, i24 %p_ZL8threshs0_5, i24 %p_ZL8threshs0_6, i24 %p_ZL8threshs0_7, i24 %p_ZL8threshs0_8, i24 %p_ZL8threshs0_9, i24 %p_ZL8threshs0_10, i24 %p_ZL8threshs0_11, i24 %p_ZL8threshs0_12, i24 %p_ZL8threshs0_13, i24 %p_ZL8threshs0_14, i24 %p_ZL8threshs0_15, i32 %p_ZL8weights1_0, i32 %p_ZL8weights1_1, i32 %p_ZL8weights1_2, i32 %p_ZL8weights1_3, i32 %p_ZL8weights1_4, i32 %p_ZL8weights1_5, i32 %p_ZL8weights1_6, i32 %p_ZL8weights1_7, i32 %p_ZL8weights1_8, i32 %p_ZL8weights1_9, i32 %p_ZL8weights1_10, i32 %p_ZL8weights1_11, i32 %p_ZL8weights1_12, i32 %p_ZL8weights1_13, i32 %p_ZL8weights1_14, i32 %p_ZL8weights1_15, i32 %p_ZL8weights1_16, i32 %p_ZL8weights1_17, i32 %p_ZL8weights1_18, i32 %p_ZL8weights1_19, i32 %p_ZL8weights1_20, i32 %p_ZL8weights1_21, i32 %p_ZL8weights1_22, i32 %p_ZL8weights1_23, i32 %p_ZL8weights1_24, i32 %p_ZL8weights1_25, i32 %p_ZL8weights1_26, i32 %p_ZL8weights1_27, i32 %p_ZL8weights1_28, i32 %p_ZL8weights1_29, i32 %p_ZL8weights1_30, i32 %p_ZL8weights1_31, i16 %p_ZL8threshs1_0, i16 %p_ZL8threshs1_1, i16 %p_ZL8threshs1_2, i16 %p_ZL8threshs1_3, i16 %p_ZL8threshs1_4, i16 %p_ZL8threshs1_5, i16 %p_ZL8threshs1_6, i16 %p_ZL8threshs1_7, i16 %p_ZL8threshs1_8, i16 %p_ZL8threshs1_9, i16 %p_ZL8threshs1_10, i16 %p_ZL8threshs1_11, i16 %p_ZL8threshs1_12, i16 %p_ZL8threshs1_13, i16 %p_ZL8threshs1_14, i16 %p_ZL8threshs1_15, i16 %p_ZL8threshs1_16, i16 %p_ZL8threshs1_17, i16 %p_ZL8threshs1_18, i16 %p_ZL8threshs1_19, i16 %p_ZL8threshs1_20, i16 %p_ZL8threshs1_21, i16 %p_ZL8threshs1_22, i16 %p_ZL8threshs1_23, i16 %p_ZL8threshs1_24, i16 %p_ZL8threshs1_25, i16 %p_ZL8threshs1_26, i16 %p_ZL8threshs1_27, i16 %p_ZL8threshs1_28, i16 %p_ZL8threshs1_29, i16 %p_ZL8threshs1_30, i16 %p_ZL8threshs1_31, i32 %p_ZL8weights2_0, i32 %p_ZL8weights2_1, i32 %p_ZL8weights2_2, i32 %p_ZL8weights2_3, i32 %p_ZL8weights2_4, i32 %p_ZL8weights2_5, i32 %p_ZL8weights2_6, i32 %p_ZL8weights2_7, i32 %p_ZL8weights2_8, i32 %p_ZL8weights2_9, i32 %p_ZL8weights2_10, i32 %p_ZL8weights2_11, i32 %p_ZL8weights2_12, i32 %p_ZL8weights2_13, i32 %p_ZL8weights2_14, i32 %p_ZL8weights2_15, i16 %p_ZL8threshs2_0, i16 %p_ZL8threshs2_1, i16 %p_ZL8threshs2_2, i16 %p_ZL8threshs2_3, i16 %p_ZL8threshs2_4, i16 %p_ZL8threshs2_5, i16 %p_ZL8threshs2_6, i16 %p_ZL8threshs2_7, i16 %p_ZL8threshs2_8, i16 %p_ZL8threshs2_9, i16 %p_ZL8threshs2_10, i16 %p_ZL8threshs2_11, i16 %p_ZL8threshs2_12, i16 %p_ZL8threshs2_13, i16 %p_ZL8threshs2_14, i16 %p_ZL8threshs2_15, i32 %p_ZL8weights3_0, i32 %p_ZL8weights3_1, i32 %p_ZL8weights3_2, i32 %p_ZL8weights3_3, i32 %p_ZL8weights3_4, i32 %p_ZL8weights3_5, i32 %p_ZL8weights3_6, i32 %p_ZL8weights3_7, i32 %p_ZL8weights3_8, i32 %p_ZL8weights3_9, i32 %p_ZL8weights3_10, i32 %p_ZL8weights3_11, i32 %p_ZL8weights3_12, i32 %p_ZL8weights3_13, i32 %p_ZL8weights3_14, i32 %p_ZL8weights3_15, i16 %p_ZL8threshs3_0, i16 %p_ZL8threshs3_1, i16 %p_ZL8threshs3_2, i16 %p_ZL8threshs3_3, i16 %p_ZL8threshs3_4, i16 %p_ZL8threshs3_5, i16 %p_ZL8threshs3_6, i16 %p_ZL8threshs3_7, i16 %p_ZL8threshs3_8, i16 %p_ZL8threshs3_9, i16 %p_ZL8threshs3_10, i16 %p_ZL8threshs3_11, i16 %p_ZL8threshs3_12, i16 %p_ZL8threshs3_13, i16 %p_ZL8threshs3_14, i16 %p_ZL8threshs3_15, i32 %p_ZL8weights4_0, i32 %p_ZL8weights4_1, i32 %p_ZL8weights4_2, i32 %p_ZL8weights4_3, i16 %p_ZL8threshs4_0, i16 %p_ZL8threshs4_1, i16 %p_ZL8threshs4_2, i16 %p_ZL8threshs4_3, i32 %weights5, i16 %threshs5, i4 %weights6, i16 %threshs6, i8 %weights7, i16 %threshs7, i1 %p_ZL8weights8_0, i1 %p_ZL8weights8_1, i1 %p_ZL8weights8_2, i1 %p_ZL8weights8_3

]]></Node>
<StgValue><ssdm name="call_ln201"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="637" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="32" op_5_bw="3" op_6_bw="3" op_7_bw="3" op_8_bw="3" op_9_bw="3" op_10_bw="3" op_11_bw="3" op_12_bw="3" op_13_bw="3" op_14_bw="3" op_15_bw="3" op_16_bw="3" op_17_bw="3" op_18_bw="3" op_19_bw="3" op_20_bw="3" op_21_bw="24" op_22_bw="24" op_23_bw="24" op_24_bw="24" op_25_bw="24" op_26_bw="24" op_27_bw="24" op_28_bw="24" op_29_bw="24" op_30_bw="24" op_31_bw="24" op_32_bw="24" op_33_bw="24" op_34_bw="24" op_35_bw="24" op_36_bw="24" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="32" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="32" op_108_bw="32" op_109_bw="32" op_110_bw="32" op_111_bw="32" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="32" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16" op_131_bw="16" op_132_bw="16" op_133_bw="32" op_134_bw="32" op_135_bw="32" op_136_bw="32" op_137_bw="32" op_138_bw="32" op_139_bw="32" op_140_bw="32" op_141_bw="32" op_142_bw="32" op_143_bw="32" op_144_bw="32" op_145_bw="32" op_146_bw="32" op_147_bw="32" op_148_bw="32" op_149_bw="16" op_150_bw="16" op_151_bw="16" op_152_bw="16" op_153_bw="16" op_154_bw="16" op_155_bw="16" op_156_bw="16" op_157_bw="16" op_158_bw="16" op_159_bw="16" op_160_bw="16" op_161_bw="16" op_162_bw="16" op_163_bw="16" op_164_bw="16" op_165_bw="32" op_166_bw="32" op_167_bw="32" op_168_bw="32" op_169_bw="16" op_170_bw="16" op_171_bw="16" op_172_bw="16" op_173_bw="32" op_174_bw="16" op_175_bw="4" op_176_bw="16" op_177_bw="8" op_178_bw="16" op_179_bw="1" op_180_bw="1" op_181_bw="1" op_182_bw="1">
<![CDATA[
if.else:0 %call_ln201 = call void @DoCompute, i64 %hostmem, i64 %in_r_read, i64 %out_r_read, i32 %numReps_read, i3 %p_ZL8weights0_0, i3 %p_ZL8weights0_1, i3 %p_ZL8weights0_2, i3 %p_ZL8weights0_3, i3 %p_ZL8weights0_4, i3 %p_ZL8weights0_5, i3 %p_ZL8weights0_6, i3 %p_ZL8weights0_7, i3 %p_ZL8weights0_8, i3 %p_ZL8weights0_9, i3 %p_ZL8weights0_10, i3 %p_ZL8weights0_11, i3 %p_ZL8weights0_12, i3 %p_ZL8weights0_13, i3 %p_ZL8weights0_14, i3 %p_ZL8weights0_15, i24 %p_ZL8threshs0_0, i24 %p_ZL8threshs0_1, i24 %p_ZL8threshs0_2, i24 %p_ZL8threshs0_3, i24 %p_ZL8threshs0_4, i24 %p_ZL8threshs0_5, i24 %p_ZL8threshs0_6, i24 %p_ZL8threshs0_7, i24 %p_ZL8threshs0_8, i24 %p_ZL8threshs0_9, i24 %p_ZL8threshs0_10, i24 %p_ZL8threshs0_11, i24 %p_ZL8threshs0_12, i24 %p_ZL8threshs0_13, i24 %p_ZL8threshs0_14, i24 %p_ZL8threshs0_15, i32 %p_ZL8weights1_0, i32 %p_ZL8weights1_1, i32 %p_ZL8weights1_2, i32 %p_ZL8weights1_3, i32 %p_ZL8weights1_4, i32 %p_ZL8weights1_5, i32 %p_ZL8weights1_6, i32 %p_ZL8weights1_7, i32 %p_ZL8weights1_8, i32 %p_ZL8weights1_9, i32 %p_ZL8weights1_10, i32 %p_ZL8weights1_11, i32 %p_ZL8weights1_12, i32 %p_ZL8weights1_13, i32 %p_ZL8weights1_14, i32 %p_ZL8weights1_15, i32 %p_ZL8weights1_16, i32 %p_ZL8weights1_17, i32 %p_ZL8weights1_18, i32 %p_ZL8weights1_19, i32 %p_ZL8weights1_20, i32 %p_ZL8weights1_21, i32 %p_ZL8weights1_22, i32 %p_ZL8weights1_23, i32 %p_ZL8weights1_24, i32 %p_ZL8weights1_25, i32 %p_ZL8weights1_26, i32 %p_ZL8weights1_27, i32 %p_ZL8weights1_28, i32 %p_ZL8weights1_29, i32 %p_ZL8weights1_30, i32 %p_ZL8weights1_31, i16 %p_ZL8threshs1_0, i16 %p_ZL8threshs1_1, i16 %p_ZL8threshs1_2, i16 %p_ZL8threshs1_3, i16 %p_ZL8threshs1_4, i16 %p_ZL8threshs1_5, i16 %p_ZL8threshs1_6, i16 %p_ZL8threshs1_7, i16 %p_ZL8threshs1_8, i16 %p_ZL8threshs1_9, i16 %p_ZL8threshs1_10, i16 %p_ZL8threshs1_11, i16 %p_ZL8threshs1_12, i16 %p_ZL8threshs1_13, i16 %p_ZL8threshs1_14, i16 %p_ZL8threshs1_15, i16 %p_ZL8threshs1_16, i16 %p_ZL8threshs1_17, i16 %p_ZL8threshs1_18, i16 %p_ZL8threshs1_19, i16 %p_ZL8threshs1_20, i16 %p_ZL8threshs1_21, i16 %p_ZL8threshs1_22, i16 %p_ZL8threshs1_23, i16 %p_ZL8threshs1_24, i16 %p_ZL8threshs1_25, i16 %p_ZL8threshs1_26, i16 %p_ZL8threshs1_27, i16 %p_ZL8threshs1_28, i16 %p_ZL8threshs1_29, i16 %p_ZL8threshs1_30, i16 %p_ZL8threshs1_31, i32 %p_ZL8weights2_0, i32 %p_ZL8weights2_1, i32 %p_ZL8weights2_2, i32 %p_ZL8weights2_3, i32 %p_ZL8weights2_4, i32 %p_ZL8weights2_5, i32 %p_ZL8weights2_6, i32 %p_ZL8weights2_7, i32 %p_ZL8weights2_8, i32 %p_ZL8weights2_9, i32 %p_ZL8weights2_10, i32 %p_ZL8weights2_11, i32 %p_ZL8weights2_12, i32 %p_ZL8weights2_13, i32 %p_ZL8weights2_14, i32 %p_ZL8weights2_15, i16 %p_ZL8threshs2_0, i16 %p_ZL8threshs2_1, i16 %p_ZL8threshs2_2, i16 %p_ZL8threshs2_3, i16 %p_ZL8threshs2_4, i16 %p_ZL8threshs2_5, i16 %p_ZL8threshs2_6, i16 %p_ZL8threshs2_7, i16 %p_ZL8threshs2_8, i16 %p_ZL8threshs2_9, i16 %p_ZL8threshs2_10, i16 %p_ZL8threshs2_11, i16 %p_ZL8threshs2_12, i16 %p_ZL8threshs2_13, i16 %p_ZL8threshs2_14, i16 %p_ZL8threshs2_15, i32 %p_ZL8weights3_0, i32 %p_ZL8weights3_1, i32 %p_ZL8weights3_2, i32 %p_ZL8weights3_3, i32 %p_ZL8weights3_4, i32 %p_ZL8weights3_5, i32 %p_ZL8weights3_6, i32 %p_ZL8weights3_7, i32 %p_ZL8weights3_8, i32 %p_ZL8weights3_9, i32 %p_ZL8weights3_10, i32 %p_ZL8weights3_11, i32 %p_ZL8weights3_12, i32 %p_ZL8weights3_13, i32 %p_ZL8weights3_14, i32 %p_ZL8weights3_15, i16 %p_ZL8threshs3_0, i16 %p_ZL8threshs3_1, i16 %p_ZL8threshs3_2, i16 %p_ZL8threshs3_3, i16 %p_ZL8threshs3_4, i16 %p_ZL8threshs3_5, i16 %p_ZL8threshs3_6, i16 %p_ZL8threshs3_7, i16 %p_ZL8threshs3_8, i16 %p_ZL8threshs3_9, i16 %p_ZL8threshs3_10, i16 %p_ZL8threshs3_11, i16 %p_ZL8threshs3_12, i16 %p_ZL8threshs3_13, i16 %p_ZL8threshs3_14, i16 %p_ZL8threshs3_15, i32 %p_ZL8weights4_0, i32 %p_ZL8weights4_1, i32 %p_ZL8weights4_2, i32 %p_ZL8weights4_3, i16 %p_ZL8threshs4_0, i16 %p_ZL8threshs4_1, i16 %p_ZL8threshs4_2, i16 %p_ZL8threshs4_3, i32 %weights5, i16 %threshs5, i4 %weights6, i16 %threshs6, i8 %weights7, i16 %threshs7, i1 %p_ZL8weights8_0, i1 %p_ZL8weights8_1, i1 %p_ZL8weights8_2, i1 %p_ZL8weights8_3

]]></Node>
<StgValue><ssdm name="call_ln201"/></StgValue>
</operation>

<operation id="638" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
if.else:1 %br_ln0 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="639" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doInit_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="0" op_0_bw="0">
<![CDATA[
_Z9DoMemInitjjjj7ap_uintILi64EE.exit:0 %br_ln200 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln200"/></StgValue>
</operation>

<operation id="640" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="0">
<![CDATA[
if.end:0 %ret_ln203 = ret

]]></Node>
<StgValue><ssdm name="ret_ln203"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="641" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5225.i.exit:0 %br_ln61 = br void %_Z9DoMemInitjjjj7ap_uintILi64EE.exit

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="642" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4427.i.exit:0 %br_ln58 = br void %_Z9DoMemInitjjjj7ap_uintILi64EE.exit

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="643" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3830.i.exit:0 %br_ln55 = br void %_Z9DoMemInitjjjj7ap_uintILi64EE.exit

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="644" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3032.i.exit:0 %br_ln52 = br void %_Z9DoMemInitjjjj7ap_uintILi64EE.exit

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="645" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2435.i.exit:0 %br_ln49 = br void %_Z9DoMemInitjjjj7ap_uintILi64EE.exit

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="646" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1637.i.exit:0 %br_ln46 = br void %_Z9DoMemInitjjjj7ap_uintILi64EE.exit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="647" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1040.i.exit:0 %br_ln43 = br void %_Z9DoMemInitjjjj7ap_uintILi64EE.exit

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="648" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="0" op_0_bw="0">
<![CDATA[
arrayidx242.i.exit:0 %br_ln40 = br void %_Z9DoMemInitjjjj7ap_uintILi64EE.exit

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
