// Seed: 3055962694
module module_0;
  logic id_0;
  reg   id_2;
  logic id_3;
  assign id_3 = id_0;
  logic id_4;
  always @(posedge ~id_2, posedge 1) id_1 = 1'h0;
  logic id_5 = id_5;
  reg   id_6;
  initial begin
    id_6 <= id_2;
  end
  logic id_7 = 1'b0;
endmodule
