

================================================================
== Vitis HLS Report for 'mult_mxint_mant'
================================================================
* Date:           Wed Oct 15 16:23:27 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        solution_multiplication_mant_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.894 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  8.000 ns|  8.000 ns|    3|    3|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     39|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|     13|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     20|    -|
|Register         |        -|    -|      33|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      33|     72|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+-----------------+---------+----+---+----+-----+
    |      Instance      |      Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+-----------------+---------+----+---+----+-----+
    |mul_4s_4s_8_1_1_U1  |mul_4s_4s_8_1_1  |        0|   0|  0|  13|    0|
    +--------------------+-----------------+---------+----+---+----+-----+
    |Total               |                 |        0|   0|  0|  13|    0|
    +--------------------+-----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |sub_ln5_fu_92_p2      |         -|   0|  0|  14|           1|           7|
    |icmp_ln5_fu_110_p2    |      icmp|   0|  0|  14|           7|           6|
    |ap_return             |    select|   0|  0|   4|           1|           4|
    |select_ln5_fu_104_p3  |    select|   0|  0|   7|           1|           7|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  39|          10|          24|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  20|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+
    |Total      |  20|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+---+----+-----+-----------+
    |        Name       | FF| LUT| Bits| Const Bits|
    +-------------------+---+----+-----+-----------+
    |ap_CS_fsm          |  3|   0|    3|          0|
    |mul_ln5_reg_122    |  8|   0|    8|          0|
    |sub_ln5_reg_143    |  7|   0|    7|          0|
    |tmp_1_reg_138      |  4|   0|    4|          0|
    |tmp_reg_133        |  4|   0|    4|          0|
    |trunc_ln5_reg_127  |  7|   0|    7|          0|
    +-------------------+---+----+-----+-----------+
    |Total              | 33|   0|   33|          0|
    +-------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-----------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------+-----+-----+------------+-----------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  mult_mxint_mant|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  mult_mxint_mant|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  mult_mxint_mant|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  mult_mxint_mant|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  mult_mxint_mant|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  mult_mxint_mant|  return value|
|ap_return  |  out|    4|  ap_ctrl_hs|  mult_mxint_mant|  return value|
|m1         |   in|    4|     ap_none|               m1|        scalar|
|m2         |   in|    4|     ap_none|               m2|        scalar|
+-----------+-----+-----+------------+-----------------+--------------+

