<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\PROJECT\temp\gowin\hdmi_colorbar\impl\synthesize\rev_1\hdmi_colorbar.vm</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\PROJECT\temp\gowin\hdmi_colorbar\src\tangnano_hdmi.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\PROJECT\temp\gowin\hdmi_colorbar\src\tangnano_hdmi.sdc</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.2.02Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Feb 13 01:27:00 2020
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2019 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>493</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>791</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>video_clock</td>
<td>Base</td>
<td>39.683</td>
<td>25.200
<td>0.000</td>
<td>15.873</td>
<td></td>
<td></td>
<td>vclk_out_reg </td>
</tr>
<tr>
<td>CLOCK_24M</td>
<td>Base</td>
<td>41.666</td>
<td>24.000
<td>0.000</td>
<td>20.833</td>
<td></td>
<td></td>
<td>XTAL_IN </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>7.936</td>
<td>126.002
<td>0.000</td>
<td>3.968</td>
<td></td>
<td>CLOCK_24M</td>
<td></td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>3.968</td>
<td>252.004
<td>0.000</td>
<td>1.984</td>
<td></td>
<td>CLOCK_24M</td>
<td></td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>3.968</td>
<td>252.004
<td>0.000</td>
<td>1.984</td>
<td></td>
<td>CLOCK_24M</td>
<td></td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>11.905</td>
<td>84.001
<td>0.000</td>
<td>5.952</td>
<td></td>
<td>CLOCK_24M</td>
<td></td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Fmax</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>video_clock</td>
<td>65.087(MHz)</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>398.342(MHz)</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of CLOCK_24M!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>video_clock</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>video_clock</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLOCK_24M</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLOCK_24M</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>5.426</td>
<td>vclk_reg_Z[1]/Q</td>
<td>vclk_reg_Z[2]/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>7.936</td>
<td>0.000</td>
<td>1.910</td>
</tr>
<tr>
<td>2</td>
<td>6.054</td>
<td>vclk_reg_Z[4]/Q</td>
<td>vclk_out_reg_Z/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>7.936</td>
<td>0.000</td>
<td>1.282</td>
</tr>
<tr>
<td>3</td>
<td>6.539</td>
<td>vclk_reg_Z[4]/Q</td>
<td>vclk_reg_Z[0]/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>7.936</td>
<td>0.000</td>
<td>0.797</td>
</tr>
<tr>
<td>4</td>
<td>6.542</td>
<td>vclk_reg_Z[0]/Q</td>
<td>vclk_reg_Z[1]/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>7.936</td>
<td>0.000</td>
<td>0.794</td>
</tr>
<tr>
<td>5</td>
<td>6.542</td>
<td>vclk_reg_Z[2]/Q</td>
<td>vclk_reg_Z[3]/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>7.936</td>
<td>0.000</td>
<td>0.794</td>
</tr>
<tr>
<td>6</td>
<td>6.542</td>
<td>vclk_reg_Z[3]/Q</td>
<td>vclk_reg_Z[4]/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>7.936</td>
<td>0.000</td>
<td>0.794</td>
</tr>
<tr>
<td>7</td>
<td>24.319</td>
<td>u3/u_enc_g/qm_reg_Z[1]/Q</td>
<td>u3/u_enc_g/cnt_Z[3]/D</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>14.764</td>
</tr>
<tr>
<td>8</td>
<td>24.519</td>
<td>u3/u_enc_g/qm_reg_Z[1]/Q</td>
<td>u3/u_enc_g/cnt_Z[4]/D</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>14.564</td>
</tr>
<tr>
<td>9</td>
<td>24.644</td>
<td>u3/u_enc_b/qm_reg_Z[6]/Q</td>
<td>u3/u_enc_b/cnt_Z[4]/D</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>14.439</td>
</tr>
<tr>
<td>10</td>
<td>25.171</td>
<td>u3/u_enc_g/qm_reg_Z[1]/Q</td>
<td>u3/u_enc_g/cnt_Z[2]/D</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>13.912</td>
</tr>
<tr>
<td>11</td>
<td>25.594</td>
<td>u1/hcount_Z[1]/Q</td>
<td>u1/cb_bout_reg_Z[7]/D</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>13.489</td>
</tr>
<tr>
<td>12</td>
<td>26.133</td>
<td>u3/u_enc_r/qm_reg_fast_Z[1]/Q</td>
<td>u3/u_enc_r/cnt_Z[3]/D</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>12.950</td>
</tr>
<tr>
<td>13</td>
<td>26.141</td>
<td>u3/u_enc_r/qm_reg_fast_Z[1]/Q</td>
<td>u3/u_enc_r/cnt_Z[4]/D</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>12.942</td>
</tr>
<tr>
<td>14</td>
<td>26.159</td>
<td>u1/hcount_Z[1]/Q</td>
<td>u1/cb_gout_reg_Z[0]/CE</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>13.281</td>
</tr>
<tr>
<td>15</td>
<td>26.207</td>
<td>u1/hcount_Z[1]/Q</td>
<td>u1/cb_gout_reg_Z[5]/CE</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>13.233</td>
</tr>
<tr>
<td>16</td>
<td>26.207</td>
<td>u1/hcount_Z[1]/Q</td>
<td>u1/cb_gout_reg_Z[6]/CE</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>13.233</td>
</tr>
<tr>
<td>17</td>
<td>26.238</td>
<td>u1/hcount_Z[1]/Q</td>
<td>u1/cb_gout_reg_Z[7]/CE</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>13.202</td>
</tr>
<tr>
<td>18</td>
<td>26.331</td>
<td>u1/hcount_Z[4]/Q</td>
<td>u1/cb_gout_reg_Z[0]/D</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>12.752</td>
</tr>
<tr>
<td>19</td>
<td>26.378</td>
<td>u3/u_enc_b/qm_reg_Z[6]/Q</td>
<td>u3/u_enc_b/cnt_Z[2]/D</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>12.705</td>
</tr>
<tr>
<td>20</td>
<td>26.462</td>
<td>u1/hcount_Z[1]/Q</td>
<td>u1/cb_bout_reg_Z[0]/CE</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>12.978</td>
</tr>
<tr>
<td>21</td>
<td>26.462</td>
<td>u1/hcount_Z[1]/Q</td>
<td>u1/cb_bout_reg_Z[3]/CE</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>12.978</td>
</tr>
<tr>
<td>22</td>
<td>26.462</td>
<td>u1/hcount_Z[1]/Q</td>
<td>u1/cb_bout_reg_Z[4]/CE</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>12.978</td>
</tr>
<tr>
<td>23</td>
<td>26.462</td>
<td>u1/hcount_Z[1]/Q</td>
<td>u1/cb_bout_reg_Z[6]/CE</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>12.978</td>
</tr>
<tr>
<td>24</td>
<td>26.511</td>
<td>u1/hcount_Z[1]/Q</td>
<td>u1/cb_bout_reg_Z[1]/D</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>12.572</td>
</tr>
<tr>
<td>25</td>
<td>26.511</td>
<td>u1/hcount_Z[1]/Q</td>
<td>u1/cb_bout_reg_Z[2]/D</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>12.572</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.550</td>
<td>u3/u_enc_g/qout_reg[8]/Q</td>
<td>u3/u_ser_dat1/D8</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>2</td>
<td>0.550</td>
<td>u3/u_enc_r/qout_reg[7]/Q</td>
<td>u3/u_ser_dat2/D7</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>3</td>
<td>0.550</td>
<td>u3/u_enc_r/qout_reg[5]/Q</td>
<td>u3/u_ser_dat2/D5</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>4</td>
<td>0.550</td>
<td>u3/u_enc_r/qout_reg[3]/Q</td>
<td>u3/u_ser_dat2/D3</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>5</td>
<td>0.570</td>
<td>vclk_reg_Z[0]/Q</td>
<td>vclk_reg_Z[1]/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>6</td>
<td>0.570</td>
<td>vclk_reg_Z[2]/Q</td>
<td>vclk_reg_Z[3]/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>7</td>
<td>0.570</td>
<td>vclk_reg_Z[3]/Q</td>
<td>vclk_reg_Z[4]/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>8</td>
<td>0.571</td>
<td>vclk_reg_Z[4]/Q</td>
<td>vclk_reg_Z[0]/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>9</td>
<td>0.576</td>
<td>u2/delay_de_reg[1]/Q</td>
<td>u3/u_enc_b/de_reg/D</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>10</td>
<td>0.576</td>
<td>u2/delay_de_reg_Z[0]/Q</td>
<td>u2/delay_de_reg[1]/D</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>u1/vsync_reg/Q</td>
<td>u1/vsync_reg/D</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>u1/lampcount_Z[3]/Q</td>
<td>u1/lampcount_Z[3]/D</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>u1/areastate_Z[5]/Q</td>
<td>u1/areastate_Z[5]/D</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>u1/areastate_Z[17]/Q</td>
<td>u1/areastate_Z[17]/D</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>u1/areastate_Z[21]/Q</td>
<td>u1/areastate_Z[21]/D</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>u0/b_out_reg/Q</td>
<td>u0/b_out_reg/D</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>u1/areastate_Z[6]/Q</td>
<td>u1/areastate_Z[6]/D</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>u0/r_out_reg/Q</td>
<td>u0/r_out_reg/D</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>u1/areastate_Z[20]/Q</td>
<td>u1/areastate_Z[20]/D</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>u1/areastate_Z[18]/Q</td>
<td>u1/areastate_Z[18]/D</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.709</td>
<td>u1/areastate_Z[8]/Q</td>
<td>u1/areastate_Z[8]/D</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>22</td>
<td>0.709</td>
<td>u1/areastate_Z[23]/Q</td>
<td>u1/areastate_Z[23]/D</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>23</td>
<td>0.710</td>
<td>u1/areastate_Z[15]/Q</td>
<td>u1/areastate_Z[15]/D</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>24</td>
<td>0.710</td>
<td>u1/areastate_Z[22]/Q</td>
<td>u1/areastate_Z[22]/D</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>25</td>
<td>0.710</td>
<td>u2/vec_x_reg_Z/Q</td>
<td>u2/vec_x_reg_Z/D</td>
<td>video_clock:[R]</td>
<td>video_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.195</td>
<td>3.445</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>vclk_reg_Z[4]</td>
</tr>
<tr>
<td>2</td>
<td>2.195</td>
<td>3.445</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>vclk_reg_Z[2]</td>
</tr>
<tr>
<td>3</td>
<td>2.195</td>
<td>3.445</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>vclk_out_reg_Z</td>
</tr>
<tr>
<td>4</td>
<td>2.195</td>
<td>3.445</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>vclk_reg_Z[3]</td>
</tr>
<tr>
<td>5</td>
<td>2.195</td>
<td>3.445</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>vclk_reg_Z[0]</td>
</tr>
<tr>
<td>6</td>
<td>2.195</td>
<td>3.445</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>vclk_reg_Z[1]</td>
</tr>
<tr>
<td>7</td>
<td>2.254</td>
<td>3.504</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>vclk_reg_Z[1]</td>
</tr>
<tr>
<td>8</td>
<td>2.254</td>
<td>3.504</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>vclk_reg_Z[3]</td>
</tr>
<tr>
<td>9</td>
<td>2.254</td>
<td>3.504</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>vclk_out_reg_Z</td>
</tr>
<tr>
<td>10</td>
<td>2.254</td>
<td>3.504</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>vclk_reg_Z[2]</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.426</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.821</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>vclk_reg_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>vclk_reg_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[2][A]</td>
<td>vclk_reg_Z[1]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C9[2][A]</td>
<td style=" font-weight:bold;">vclk_reg_Z[1]/Q</td>
</tr>
<tr>
<td>3.821</td>
<td>1.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[1][B]</td>
<td style=" font-weight:bold;">vclk_reg_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.936</td>
<td>7.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>9.847</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[1][B]</td>
<td>vclk_reg_Z[2]/CLK</td>
</tr>
<tr>
<td>9.647</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vclk_reg_Z[2]</td>
</tr>
<tr>
<td>9.247</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C9[1][B]</td>
<td>vclk_reg_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.936</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.452, 76.009%; tC2Q: 0.458, 23.991%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.193</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>vclk_reg_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>vclk_out_reg_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[2][B]</td>
<td>vclk_reg_Z[4]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R3C9[2][B]</td>
<td style=" font-weight:bold;">vclk_reg_Z[4]/Q</td>
</tr>
<tr>
<td>3.193</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[0][A]</td>
<td style=" font-weight:bold;">vclk_out_reg_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.936</td>
<td>7.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>9.847</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/CLK</td>
</tr>
<tr>
<td>9.647</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vclk_out_reg_Z</td>
</tr>
<tr>
<td>9.247</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.936</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.824, 64.246%; tC2Q: 0.458, 35.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.708</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>vclk_reg_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>vclk_reg_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[2][B]</td>
<td>vclk_reg_Z[4]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R3C9[2][B]</td>
<td style=" font-weight:bold;">vclk_reg_Z[4]/Q</td>
</tr>
<tr>
<td>2.708</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td style=" font-weight:bold;">vclk_reg_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.936</td>
<td>7.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>9.847</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td>vclk_reg_Z[0]/CLK</td>
</tr>
<tr>
<td>9.647</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vclk_reg_Z[0]</td>
</tr>
<tr>
<td>9.247</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C9[0][A]</td>
<td>vclk_reg_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.936</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.339, 42.517%; tC2Q: 0.458, 57.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.705</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>vclk_reg_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>vclk_reg_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td>vclk_reg_Z[0]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td style=" font-weight:bold;">vclk_reg_Z[0]/Q</td>
</tr>
<tr>
<td>2.705</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[2][A]</td>
<td style=" font-weight:bold;">vclk_reg_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.936</td>
<td>7.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>9.847</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[2][A]</td>
<td>vclk_reg_Z[1]/CLK</td>
</tr>
<tr>
<td>9.647</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vclk_reg_Z[1]</td>
</tr>
<tr>
<td>9.247</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C9[2][A]</td>
<td>vclk_reg_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.936</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.336, 42.293%; tC2Q: 0.458, 57.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.705</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>vclk_reg_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>vclk_reg_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[1][B]</td>
<td>vclk_reg_Z[2]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C9[1][B]</td>
<td style=" font-weight:bold;">vclk_reg_Z[2]/Q</td>
</tr>
<tr>
<td>2.705</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[1][A]</td>
<td style=" font-weight:bold;">vclk_reg_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.936</td>
<td>7.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>9.847</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[1][A]</td>
<td>vclk_reg_Z[3]/CLK</td>
</tr>
<tr>
<td>9.647</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vclk_reg_Z[3]</td>
</tr>
<tr>
<td>9.247</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C9[1][A]</td>
<td>vclk_reg_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.936</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.336, 42.293%; tC2Q: 0.458, 57.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.705</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>vclk_reg_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>vclk_reg_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[1][A]</td>
<td>vclk_reg_Z[3]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C9[1][A]</td>
<td style=" font-weight:bold;">vclk_reg_Z[3]/Q</td>
</tr>
<tr>
<td>2.705</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[2][B]</td>
<td style=" font-weight:bold;">vclk_reg_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.936</td>
<td>7.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>9.847</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[2][B]</td>
<td>vclk_reg_Z[4]/CLK</td>
</tr>
<tr>
<td>9.647</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vclk_reg_Z[4]</td>
</tr>
<tr>
<td>9.247</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C9[2][B]</td>
<td>vclk_reg_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.936</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.336, 42.293%; tC2Q: 0.458, 57.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.506</td>
</tr>
<tr>
<td class="label">From</td>
<td>u3/u_enc_g/qm_reg_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u3/u_enc_g/cnt_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>3.423</td>
<td>3.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[0][A]</td>
<td>u3/u_enc_g/qm_reg_Z[1]/CLK</td>
</tr>
<tr>
<td>3.881</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R2C14[0][A]</td>
<td style=" font-weight:bold;">u3/u_enc_g/qm_reg_Z[1]/Q</td>
</tr>
<tr>
<td>4.258</td>
<td>0.377</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C14[3][A]</td>
<td>u3/u_enc_g/SUM_i[2]/I1</td>
</tr>
<tr>
<td>5.357</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C14[3][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_g/SUM_i[2]/F</td>
</tr>
<tr>
<td>5.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C14[3][A]</td>
<td>u3/u_enc_g/num_9_cZ[1]/I0</td>
</tr>
<tr>
<td>5.506</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C14[3][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_g/num_9_cZ[1]/O</td>
</tr>
<tr>
<td>6.984</td>
<td>1.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C14[1][B]</td>
<td>u3/u_enc_g/num_13_cZ[1]/I1</td>
</tr>
<tr>
<td>8.083</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R2C14[1][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_g/num_13_cZ[1]/F</td>
</tr>
<tr>
<td>9.239</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[3][B]</td>
<td>u3/u_enc_g/un61_de_reg/I1</td>
</tr>
<tr>
<td>10.271</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R2C19[3][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_g/un61_de_reg/F</td>
</tr>
<tr>
<td>11.101</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C18[2][A]</td>
<td>u3/u_enc_g/un10_de_reg_cZ/I1</td>
</tr>
<tr>
<td>12.127</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R3C18[2][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_g/un10_de_reg_cZ/F</td>
</tr>
<tr>
<td>12.550</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td>u3/u_enc_g/un1_cnt_2_sqmuxa_cZ/I2</td>
</tr>
<tr>
<td>13.576</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C18[2][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_g/un1_cnt_2_sqmuxa_cZ/F</td>
</tr>
<tr>
<td>13.997</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td>u3/u_enc_g/un8_axbxc2_0_0_0_N_2L1_cZ/I3</td>
</tr>
<tr>
<td>14.799</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_g/un8_axbxc2_0_0_0_N_2L1_cZ/F</td>
</tr>
<tr>
<td>15.218</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[2][B]</td>
<td>u3/u_enc_g/un8_axbxc2_0_0_0/I3</td>
</tr>
<tr>
<td>16.250</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R2C18[2][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_g/un8_axbxc2_0_0_0/F</td>
</tr>
<tr>
<td>17.561</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[1][B]</td>
<td>u3/u_enc_g/un8_axbxc2_0/I2</td>
</tr>
<tr>
<td>18.187</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C17[1][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_g/un8_axbxc2_0/F</td>
</tr>
<tr>
<td>18.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[1][B]</td>
<td style=" font-weight:bold;">u3/u_enc_g/cnt_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>43.106</td>
<td>3.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[1][B]</td>
<td>u3/u_enc_g/cnt_Z[3]/CLK</td>
</tr>
<tr>
<td>42.906</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u3/u_enc_g/cnt_Z[3]</td>
</tr>
<tr>
<td>42.506</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C17[1][B]</td>
<td>u3/u_enc_g/cnt_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.423, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.891, 53.447%; route: 6.415, 43.448%; tC2Q: 0.458, 3.104%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.423, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.519</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.506</td>
</tr>
<tr>
<td class="label">From</td>
<td>u3/u_enc_g/qm_reg_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u3/u_enc_g/cnt_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>3.423</td>
<td>3.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[0][A]</td>
<td>u3/u_enc_g/qm_reg_Z[1]/CLK</td>
</tr>
<tr>
<td>3.881</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R2C14[0][A]</td>
<td style=" font-weight:bold;">u3/u_enc_g/qm_reg_Z[1]/Q</td>
</tr>
<tr>
<td>4.258</td>
<td>0.377</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C14[3][A]</td>
<td>u3/u_enc_g/SUM_i[2]/I1</td>
</tr>
<tr>
<td>5.357</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C14[3][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_g/SUM_i[2]/F</td>
</tr>
<tr>
<td>5.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C14[3][A]</td>
<td>u3/u_enc_g/num_9_cZ[1]/I0</td>
</tr>
<tr>
<td>5.506</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C14[3][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_g/num_9_cZ[1]/O</td>
</tr>
<tr>
<td>6.984</td>
<td>1.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C14[1][B]</td>
<td>u3/u_enc_g/num_13_cZ[1]/I1</td>
</tr>
<tr>
<td>8.083</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R2C14[1][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_g/num_13_cZ[1]/F</td>
</tr>
<tr>
<td>9.239</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[3][B]</td>
<td>u3/u_enc_g/un61_de_reg/I1</td>
</tr>
<tr>
<td>10.271</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R2C19[3][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_g/un61_de_reg/F</td>
</tr>
<tr>
<td>11.101</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C18[2][A]</td>
<td>u3/u_enc_g/un10_de_reg_cZ/I1</td>
</tr>
<tr>
<td>12.127</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R3C18[2][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_g/un10_de_reg_cZ/F</td>
</tr>
<tr>
<td>12.550</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td>u3/u_enc_g/un1_cnt_2_sqmuxa_cZ/I2</td>
</tr>
<tr>
<td>13.576</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C18[2][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_g/un1_cnt_2_sqmuxa_cZ/F</td>
</tr>
<tr>
<td>13.997</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[3][A]</td>
<td>u3/u_enc_g/un8_m7_0_1_cZ/I2</td>
</tr>
<tr>
<td>15.029</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C19[3][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_g/un8_m7_0_1_cZ/F</td>
</tr>
<tr>
<td>15.850</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[3][B]</td>
<td>u3/u_enc_g/un8_m7_0_cZ/I2</td>
</tr>
<tr>
<td>16.949</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[3][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_g/un8_m7_0_cZ/F</td>
</tr>
<tr>
<td>16.954</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][A]</td>
<td>u3/u_enc_g/un8_m7/I3</td>
</tr>
<tr>
<td>17.986</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_g/un8_m7/F</td>
</tr>
<tr>
<td>17.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][A]</td>
<td style=" font-weight:bold;">u3/u_enc_g/cnt_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>43.106</td>
<td>3.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[0][A]</td>
<td>u3/u_enc_g/cnt_Z[4]/CLK</td>
</tr>
<tr>
<td>42.906</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u3/u_enc_g/cnt_Z[4]</td>
</tr>
<tr>
<td>42.506</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C17[0][A]</td>
<td>u3/u_enc_g/cnt_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.423, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.594, 59.010%; route: 5.511, 37.843%; tC2Q: 0.458, 3.147%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.423, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.644</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.862</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.506</td>
</tr>
<tr>
<td class="label">From</td>
<td>u3/u_enc_b/qm_reg_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u3/u_enc_b/cnt_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>3.423</td>
<td>3.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td>u3/u_enc_b/qm_reg_Z[6]/CLK</td>
</tr>
<tr>
<td>3.881</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R3C10[1][B]</td>
<td style=" font-weight:bold;">u3/u_enc_b/qm_reg_Z[6]/Q</td>
</tr>
<tr>
<td>4.378</td>
<td>0.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[0][B]</td>
<td>u3/u_enc_b/num_11_1[1]/I1</td>
</tr>
<tr>
<td>5.477</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C10[0][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_b/num_11_1[1]/F</td>
</tr>
<tr>
<td>6.297</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>u3/u_enc_b/num_13_x_cZ[1]/I0</td>
</tr>
<tr>
<td>7.119</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C9[0][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_b/num_13_x_cZ[1]/F</td>
</tr>
<tr>
<td>7.928</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[0][B]</td>
<td>u3/u_enc_b/un10_de_reg_a1_1_cZ/I0</td>
</tr>
<tr>
<td>8.989</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R3C10[0][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_b/un10_de_reg_a1_1_cZ/F</td>
</tr>
<tr>
<td>9.421</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[3][A]</td>
<td>u3/u_enc_b/un122_de_reg_mb_0_0_cZ/I2</td>
</tr>
<tr>
<td>10.520</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C11[3][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_b/un122_de_reg_mb_0_0_cZ/F</td>
</tr>
<tr>
<td>10.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[3][A]</td>
<td>u3/u_enc_b/un122_de_reg_mb_0_cZ/I0</td>
</tr>
<tr>
<td>10.669</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C11[3][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_b/un122_de_reg_mb_0_cZ/O</td>
</tr>
<tr>
<td>10.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[2][B]</td>
<td>u3/u_enc_b/un122_de_reg_mb/I0</td>
</tr>
<tr>
<td>10.832</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R3C11[2][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_b/un122_de_reg_mb/O</td>
</tr>
<tr>
<td>11.708</td>
<td>0.875</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>u3/u_enc_b/un1_de_reg_cZ[0]/I2</td>
</tr>
<tr>
<td>12.734</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_b/un1_de_reg_cZ[0]/F</td>
</tr>
<tr>
<td>13.166</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>u3/u_enc_b/un8_m3_1_cZ/I2</td>
</tr>
<tr>
<td>14.265</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_b/un8_m3_1_cZ/F</td>
</tr>
<tr>
<td>15.070</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td>u3/u_enc_b/un8_m3/I2</td>
</tr>
<tr>
<td>15.892</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_b/un8_m3/F</td>
</tr>
<tr>
<td>17.345</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[2][B]</td>
<td>u3/u_enc_b/un8_i_cZ[4]/S0</td>
</tr>
<tr>
<td>17.847</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C11[2][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_b/un8_i_cZ[4]/O</td>
</tr>
<tr>
<td>17.862</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[2][B]</td>
<td style=" font-weight:bold;">u3/u_enc_b/cnt_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>43.106</td>
<td>3.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][B]</td>
<td>u3/u_enc_b/cnt_Z[4]/CLK</td>
</tr>
<tr>
<td>42.906</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u3/u_enc_b/cnt_Z[4]</td>
</tr>
<tr>
<td>42.506</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C11[2][B]</td>
<td>u3/u_enc_b/cnt_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.423, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.842, 54.310%; route: 6.139, 42.516%; tC2Q: 0.458, 3.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.423, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.171</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.334</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.506</td>
</tr>
<tr>
<td class="label">From</td>
<td>u3/u_enc_g/qm_reg_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u3/u_enc_g/cnt_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>3.423</td>
<td>3.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[0][A]</td>
<td>u3/u_enc_g/qm_reg_Z[1]/CLK</td>
</tr>
<tr>
<td>3.881</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R2C14[0][A]</td>
<td style=" font-weight:bold;">u3/u_enc_g/qm_reg_Z[1]/Q</td>
</tr>
<tr>
<td>4.258</td>
<td>0.377</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C14[3][A]</td>
<td>u3/u_enc_g/SUM_i[2]/I1</td>
</tr>
<tr>
<td>5.357</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C14[3][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_g/SUM_i[2]/F</td>
</tr>
<tr>
<td>5.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C14[3][A]</td>
<td>u3/u_enc_g/num_9_cZ[1]/I0</td>
</tr>
<tr>
<td>5.506</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C14[3][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_g/num_9_cZ[1]/O</td>
</tr>
<tr>
<td>6.984</td>
<td>1.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C14[1][B]</td>
<td>u3/u_enc_g/num_13_cZ[1]/I1</td>
</tr>
<tr>
<td>8.083</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R2C14[1][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_g/num_13_cZ[1]/F</td>
</tr>
<tr>
<td>9.239</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[3][B]</td>
<td>u3/u_enc_g/un61_de_reg/I1</td>
</tr>
<tr>
<td>10.271</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R2C19[3][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_g/un61_de_reg/F</td>
</tr>
<tr>
<td>11.101</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C18[2][A]</td>
<td>u3/u_enc_g/un10_de_reg_cZ/I1</td>
</tr>
<tr>
<td>12.133</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R3C18[2][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_g/un10_de_reg_cZ/F</td>
</tr>
<tr>
<td>12.639</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[3][B]</td>
<td>u3/u_enc_g/un1_de_reg_cZ[0]/I2</td>
</tr>
<tr>
<td>13.461</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R3C16[3][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_g/un1_de_reg_cZ[0]/F</td>
</tr>
<tr>
<td>14.309</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td>u3/u_enc_g/un1_num_2_xx_mm[2]/I3</td>
</tr>
<tr>
<td>15.408</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R2C18[1][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_g/un1_num_2_xx_mm[2]/F</td>
</tr>
<tr>
<td>16.235</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[2][A]</td>
<td>u3/u_enc_g/un8_axbxc1_0/I0</td>
</tr>
<tr>
<td>17.334</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C17[2][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_g/un8_axbxc1_0/F</td>
</tr>
<tr>
<td>17.334</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[2][A]</td>
<td style=" font-weight:bold;">u3/u_enc_g/cnt_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>43.106</td>
<td>3.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[2][A]</td>
<td>u3/u_enc_g/cnt_Z[2]/CLK</td>
</tr>
<tr>
<td>42.906</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u3/u_enc_g/cnt_Z[2]</td>
</tr>
<tr>
<td>42.506</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C17[2][A]</td>
<td>u3/u_enc_g/cnt_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.423, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.431, 53.415%; route: 6.022, 43.290%; tC2Q: 0.458, 3.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.423, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.594</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.506</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/hcount_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/cb_bout_reg_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>3.423</td>
<td>3.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[1][B]</td>
<td>u1/hcount_Z[1]/CLK</td>
</tr>
<tr>
<td>3.881</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R8C12[1][B]</td>
<td style=" font-weight:bold;">u1/hcount_Z[1]/Q</td>
</tr>
<tr>
<td>5.219</td>
<td>1.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C12[1][B]</td>
<td>u1/un25_hcount_6/I1</td>
</tr>
<tr>
<td>6.318</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R10C12[1][B]</td>
<td style=" background: #97FFFF;">u1/un25_hcount_6/F</td>
</tr>
<tr>
<td>8.144</td>
<td>1.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][B]</td>
<td>u1/un79_hcount_cZ/I0</td>
</tr>
<tr>
<td>9.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C10[3][B]</td>
<td style=" background: #97FFFF;">u1/un79_hcount_cZ/F</td>
</tr>
<tr>
<td>10.581</td>
<td>1.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[2][A]</td>
<td>u1/cb_bout_reg_cnst_0_o7_0_cZ[0]/I2</td>
</tr>
<tr>
<td>11.383</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C11[2][A]</td>
<td style=" background: #97FFFF;">u1/cb_bout_reg_cnst_0_o7_0_cZ[0]/F</td>
</tr>
<tr>
<td>11.802</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[3][A]</td>
<td>u1/cb_bout_reg_cnst_0_o7[0]/I2</td>
</tr>
<tr>
<td>12.901</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R7C12[3][A]</td>
<td style=" background: #97FFFF;">u1/cb_bout_reg_cnst_0_o7[0]/F</td>
</tr>
<tr>
<td>14.366</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[3][A]</td>
<td>u1/cb_bout_reg_cnst_0[7]/I1</td>
</tr>
<tr>
<td>14.992</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[3][A]</td>
<td style=" background: #97FFFF;">u1/cb_bout_reg_cnst_0[7]/F</td>
</tr>
<tr>
<td>15.813</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td>u1/cb_bout_reg_23_cZ[7]/I0</td>
</tr>
<tr>
<td>16.912</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td style=" background: #97FFFF;">u1/cb_bout_reg_23_cZ[7]/F</td>
</tr>
<tr>
<td>16.912</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td style=" font-weight:bold;">u1/cb_bout_reg_Z[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>43.106</td>
<td>3.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td>u1/cb_bout_reg_Z[7]/CLK</td>
</tr>
<tr>
<td>42.906</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u1/cb_bout_reg_Z[7]</td>
</tr>
<tr>
<td>42.506</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C9[2][B]</td>
<td>u1/cb_bout_reg_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.423, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.824, 43.176%; route: 7.207, 53.426%; tC2Q: 0.458, 3.398%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.423, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.133</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.506</td>
</tr>
<tr>
<td class="label">From</td>
<td>u3/u_enc_r/qm_reg_fast_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u3/u_enc_r/cnt_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>3.423</td>
<td>3.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[2][B]</td>
<td>u3/u_enc_r/qm_reg_fast_Z[1]/CLK</td>
</tr>
<tr>
<td>3.881</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R2C6[2][B]</td>
<td style=" font-weight:bold;">u3/u_enc_r/qm_reg_fast_Z[1]/Q</td>
</tr>
<tr>
<td>4.704</td>
<td>0.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[3][B]</td>
<td>u3/u_enc_r/g0_13/I1</td>
</tr>
<tr>
<td>5.526</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C5[3][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/g0_13/F</td>
</tr>
<tr>
<td>6.346</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td>u3/u_enc_r/g0_6_1_cZ/I2</td>
</tr>
<tr>
<td>7.445</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/g0_6_1_cZ/F</td>
</tr>
<tr>
<td>7.451</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td>u3/u_enc_r/g0_6/I1</td>
</tr>
<tr>
<td>8.273</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R3C4[1][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/g0_6/F</td>
</tr>
<tr>
<td>8.289</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>u3/u_enc_r/un122_de_reg_N_2L1_cZ/I2</td>
</tr>
<tr>
<td>9.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/un122_de_reg_N_2L1_cZ/F</td>
</tr>
<tr>
<td>9.394</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[0][B]</td>
<td>u3/u_enc_r/un122_de_reg/I3</td>
</tr>
<tr>
<td>10.020</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R3C4[0][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/un122_de_reg/F</td>
</tr>
<tr>
<td>10.869</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[1][A]</td>
<td>u3/u_enc_r/un1_de_reg_cZ[0]/I0</td>
</tr>
<tr>
<td>11.895</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R2C5[1][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/un1_de_reg_cZ[0]/F</td>
</tr>
<tr>
<td>12.321</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[3][A]</td>
<td>u3/u_enc_r/un1_num_2_xx_mm[2]/I3</td>
</tr>
<tr>
<td>12.947</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R2C6[3][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/un1_num_2_xx_mm[2]/F</td>
</tr>
<tr>
<td>14.236</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[3][B]</td>
<td>u3/u_enc_r/un8_axbxc2_0_1_cZ/I0</td>
</tr>
<tr>
<td>15.335</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C3[3][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/un8_axbxc2_0_1_cZ/F</td>
</tr>
<tr>
<td>15.341</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[0][B]</td>
<td>u3/u_enc_r/un8_axbxc2_0_cZ/I2</td>
</tr>
<tr>
<td>16.373</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C3[0][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/un8_axbxc2_0_cZ/F</td>
</tr>
<tr>
<td>16.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[0][B]</td>
<td style=" font-weight:bold;">u3/u_enc_r/cnt_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>43.106</td>
<td>3.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][B]</td>
<td>u3/u_enc_r/cnt_Z[3]/CLK</td>
</tr>
<tr>
<td>42.906</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u3/u_enc_r/cnt_Z[3]</td>
</tr>
<tr>
<td>42.506</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C3[0][B]</td>
<td>u3/u_enc_r/cnt_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.423, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.251, 63.715%; route: 4.240, 32.746%; tC2Q: 0.458, 3.539%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.423, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.141</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.506</td>
</tr>
<tr>
<td class="label">From</td>
<td>u3/u_enc_r/qm_reg_fast_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u3/u_enc_r/cnt_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>3.423</td>
<td>3.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[2][B]</td>
<td>u3/u_enc_r/qm_reg_fast_Z[1]/CLK</td>
</tr>
<tr>
<td>3.881</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R2C6[2][B]</td>
<td style=" font-weight:bold;">u3/u_enc_r/qm_reg_fast_Z[1]/Q</td>
</tr>
<tr>
<td>4.704</td>
<td>0.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[3][B]</td>
<td>u3/u_enc_r/g0_13/I1</td>
</tr>
<tr>
<td>5.526</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C5[3][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/g0_13/F</td>
</tr>
<tr>
<td>6.346</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td>u3/u_enc_r/g0_6_1_cZ/I2</td>
</tr>
<tr>
<td>7.445</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/g0_6_1_cZ/F</td>
</tr>
<tr>
<td>7.451</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td>u3/u_enc_r/g0_6/I1</td>
</tr>
<tr>
<td>8.273</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R3C4[1][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/g0_6/F</td>
</tr>
<tr>
<td>8.289</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>u3/u_enc_r/un122_de_reg_N_2L1_cZ/I2</td>
</tr>
<tr>
<td>9.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/un122_de_reg_N_2L1_cZ/F</td>
</tr>
<tr>
<td>9.394</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[0][B]</td>
<td>u3/u_enc_r/un122_de_reg/I3</td>
</tr>
<tr>
<td>10.020</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R3C4[0][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/un122_de_reg/F</td>
</tr>
<tr>
<td>10.869</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[1][A]</td>
<td>u3/u_enc_r/un1_de_reg_cZ[0]/I0</td>
</tr>
<tr>
<td>11.895</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R2C5[1][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/un1_de_reg_cZ[0]/F</td>
</tr>
<tr>
<td>12.321</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[3][A]</td>
<td>u3/u_enc_r/un1_num_2_xx_mm[2]/I3</td>
</tr>
<tr>
<td>12.947</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R2C6[3][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/un1_num_2_xx_mm[2]/F</td>
</tr>
<tr>
<td>14.098</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[2][B]</td>
<td>u3/u_enc_r/un8_m3/I0</td>
</tr>
<tr>
<td>15.124</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C2[2][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/un8_m3/F</td>
</tr>
<tr>
<td>15.543</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>u3/u_enc_r/un8_m7_cZ/I3</td>
</tr>
<tr>
<td>16.365</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_r/un8_m7_cZ/F</td>
</tr>
<tr>
<td>16.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">u3/u_enc_r/cnt_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>43.106</td>
<td>3.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>u3/u_enc_r/cnt_Z[4]/CLK</td>
</tr>
<tr>
<td>42.906</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u3/u_enc_r/cnt_Z[4]</td>
</tr>
<tr>
<td>42.506</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>u3/u_enc_r/cnt_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.423, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.968, 61.566%; route: 4.516, 34.893%; tC2Q: 0.458, 3.541%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.423, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.159</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/hcount_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/cb_gout_reg_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>3.423</td>
<td>3.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[1][B]</td>
<td>u1/hcount_Z[1]/CLK</td>
</tr>
<tr>
<td>3.881</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R8C12[1][B]</td>
<td style=" font-weight:bold;">u1/hcount_Z[1]/Q</td>
</tr>
<tr>
<td>5.219</td>
<td>1.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C12[1][B]</td>
<td>u1/un25_hcount_6/I1</td>
</tr>
<tr>
<td>6.318</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R10C12[1][B]</td>
<td style=" background: #97FFFF;">u1/un25_hcount_6/F</td>
</tr>
<tr>
<td>8.144</td>
<td>1.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][B]</td>
<td>u1/un79_hcount_cZ/I0</td>
</tr>
<tr>
<td>9.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C10[3][B]</td>
<td style=" background: #97FFFF;">u1/un79_hcount_cZ/F</td>
</tr>
<tr>
<td>10.101</td>
<td>0.858</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td>u1/cb_bout_reg_0_sqmuxa_cZ/I3</td>
</tr>
<tr>
<td>10.727</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C12[0][B]</td>
<td style=" background: #97FFFF;">u1/cb_bout_reg_0_sqmuxa_cZ/F</td>
</tr>
<tr>
<td>11.719</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[2][B]</td>
<td>u1/un1_areastate_9_3_cZ/I1</td>
</tr>
<tr>
<td>12.751</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C10[2][B]</td>
<td style=" background: #97FFFF;">u1/un1_areastate_9_3_cZ/F</td>
</tr>
<tr>
<td>13.725</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[3][A]</td>
<td>u1/un1_areastate_9_cZ/I1</td>
</tr>
<tr>
<td>14.751</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R7C14[3][A]</td>
<td style=" background: #97FFFF;">u1/un1_areastate_9_cZ/F</td>
</tr>
<tr>
<td>16.703</td>
<td>1.952</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][B]</td>
<td style=" font-weight:bold;">u1/cb_gout_reg_Z[0]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>43.106</td>
<td>3.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][B]</td>
<td>u1/cb_gout_reg_Z[0]/CLK</td>
</tr>
<tr>
<td>42.906</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u1/cb_gout_reg_Z[0]</td>
</tr>
<tr>
<td>42.862</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C9[0][B]</td>
<td>u1/cb_gout_reg_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.423, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.882, 36.760%; route: 7.940, 59.789%; tC2Q: 0.458, 3.451%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.423, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/hcount_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/cb_gout_reg_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>3.423</td>
<td>3.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[1][B]</td>
<td>u1/hcount_Z[1]/CLK</td>
</tr>
<tr>
<td>3.881</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R8C12[1][B]</td>
<td style=" font-weight:bold;">u1/hcount_Z[1]/Q</td>
</tr>
<tr>
<td>5.219</td>
<td>1.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C12[1][B]</td>
<td>u1/un25_hcount_6/I1</td>
</tr>
<tr>
<td>6.318</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R10C12[1][B]</td>
<td style=" background: #97FFFF;">u1/un25_hcount_6/F</td>
</tr>
<tr>
<td>8.144</td>
<td>1.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][B]</td>
<td>u1/un79_hcount_cZ/I0</td>
</tr>
<tr>
<td>9.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C10[3][B]</td>
<td style=" background: #97FFFF;">u1/un79_hcount_cZ/F</td>
</tr>
<tr>
<td>10.101</td>
<td>0.858</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td>u1/cb_bout_reg_0_sqmuxa_cZ/I3</td>
</tr>
<tr>
<td>10.727</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C12[0][B]</td>
<td style=" background: #97FFFF;">u1/cb_bout_reg_0_sqmuxa_cZ/F</td>
</tr>
<tr>
<td>11.719</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[2][B]</td>
<td>u1/un1_areastate_9_3_cZ/I1</td>
</tr>
<tr>
<td>12.751</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C10[2][B]</td>
<td style=" background: #97FFFF;">u1/un1_areastate_9_3_cZ/F</td>
</tr>
<tr>
<td>13.725</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[3][A]</td>
<td>u1/un1_areastate_9_cZ/I1</td>
</tr>
<tr>
<td>14.751</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R7C14[3][A]</td>
<td style=" background: #97FFFF;">u1/un1_areastate_9_cZ/F</td>
</tr>
<tr>
<td>16.656</td>
<td>1.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[2][A]</td>
<td style=" font-weight:bold;">u1/cb_gout_reg_Z[5]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>43.106</td>
<td>3.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[2][A]</td>
<td>u1/cb_gout_reg_Z[5]/CLK</td>
</tr>
<tr>
<td>42.906</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u1/cb_gout_reg_Z[5]</td>
</tr>
<tr>
<td>42.862</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C9[2][A]</td>
<td>u1/cb_gout_reg_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.423, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.882, 36.893%; route: 7.893, 59.644%; tC2Q: 0.458, 3.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.423, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/hcount_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/cb_gout_reg_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>3.423</td>
<td>3.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[1][B]</td>
<td>u1/hcount_Z[1]/CLK</td>
</tr>
<tr>
<td>3.881</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R8C12[1][B]</td>
<td style=" font-weight:bold;">u1/hcount_Z[1]/Q</td>
</tr>
<tr>
<td>5.219</td>
<td>1.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C12[1][B]</td>
<td>u1/un25_hcount_6/I1</td>
</tr>
<tr>
<td>6.318</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R10C12[1][B]</td>
<td style=" background: #97FFFF;">u1/un25_hcount_6/F</td>
</tr>
<tr>
<td>8.144</td>
<td>1.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][B]</td>
<td>u1/un79_hcount_cZ/I0</td>
</tr>
<tr>
<td>9.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C10[3][B]</td>
<td style=" background: #97FFFF;">u1/un79_hcount_cZ/F</td>
</tr>
<tr>
<td>10.101</td>
<td>0.858</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td>u1/cb_bout_reg_0_sqmuxa_cZ/I3</td>
</tr>
<tr>
<td>10.727</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C12[0][B]</td>
<td style=" background: #97FFFF;">u1/cb_bout_reg_0_sqmuxa_cZ/F</td>
</tr>
<tr>
<td>11.719</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[2][B]</td>
<td>u1/un1_areastate_9_3_cZ/I1</td>
</tr>
<tr>
<td>12.751</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C10[2][B]</td>
<td style=" background: #97FFFF;">u1/un1_areastate_9_3_cZ/F</td>
</tr>
<tr>
<td>13.725</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[3][A]</td>
<td>u1/un1_areastate_9_cZ/I1</td>
</tr>
<tr>
<td>14.751</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R7C14[3][A]</td>
<td style=" background: #97FFFF;">u1/un1_areastate_9_cZ/F</td>
</tr>
<tr>
<td>16.656</td>
<td>1.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[2][B]</td>
<td style=" font-weight:bold;">u1/cb_gout_reg_Z[6]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>43.106</td>
<td>3.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[2][B]</td>
<td>u1/cb_gout_reg_Z[6]/CLK</td>
</tr>
<tr>
<td>42.906</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u1/cb_gout_reg_Z[6]</td>
</tr>
<tr>
<td>42.862</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C9[2][B]</td>
<td>u1/cb_gout_reg_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.423, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.882, 36.893%; route: 7.893, 59.644%; tC2Q: 0.458, 3.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.423, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.238</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/hcount_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/cb_gout_reg_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>3.423</td>
<td>3.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[1][B]</td>
<td>u1/hcount_Z[1]/CLK</td>
</tr>
<tr>
<td>3.881</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R8C12[1][B]</td>
<td style=" font-weight:bold;">u1/hcount_Z[1]/Q</td>
</tr>
<tr>
<td>5.219</td>
<td>1.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C12[1][B]</td>
<td>u1/un25_hcount_6/I1</td>
</tr>
<tr>
<td>6.318</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R10C12[1][B]</td>
<td style=" background: #97FFFF;">u1/un25_hcount_6/F</td>
</tr>
<tr>
<td>8.144</td>
<td>1.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][B]</td>
<td>u1/un79_hcount_cZ/I0</td>
</tr>
<tr>
<td>9.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C10[3][B]</td>
<td style=" background: #97FFFF;">u1/un79_hcount_cZ/F</td>
</tr>
<tr>
<td>10.101</td>
<td>0.858</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td>u1/cb_bout_reg_0_sqmuxa_cZ/I3</td>
</tr>
<tr>
<td>10.727</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C12[0][B]</td>
<td style=" background: #97FFFF;">u1/cb_bout_reg_0_sqmuxa_cZ/F</td>
</tr>
<tr>
<td>11.719</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[2][B]</td>
<td>u1/un1_areastate_9_3_cZ/I1</td>
</tr>
<tr>
<td>12.751</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C10[2][B]</td>
<td style=" background: #97FFFF;">u1/un1_areastate_9_3_cZ/F</td>
</tr>
<tr>
<td>13.725</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[3][A]</td>
<td>u1/un1_areastate_9_cZ/I1</td>
</tr>
<tr>
<td>14.751</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R7C14[3][A]</td>
<td style=" background: #97FFFF;">u1/un1_areastate_9_cZ/F</td>
</tr>
<tr>
<td>16.624</td>
<td>1.873</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][B]</td>
<td style=" font-weight:bold;">u1/cb_gout_reg_Z[7]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>43.106</td>
<td>3.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][B]</td>
<td>u1/cb_gout_reg_Z[7]/CLK</td>
</tr>
<tr>
<td>42.906</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u1/cb_gout_reg_Z[7]</td>
</tr>
<tr>
<td>42.862</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C9[0][B]</td>
<td>u1/cb_gout_reg_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.423, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.882, 36.980%; route: 7.861, 59.548%; tC2Q: 0.458, 3.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.423, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.175</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.506</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/hcount_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/cb_gout_reg_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>3.423</td>
<td>3.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>u1/hcount_Z[4]/CLK</td>
</tr>
<tr>
<td>3.881</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R8C13[0][A]</td>
<td style=" font-weight:bold;">u1/hcount_Z[4]/Q</td>
</tr>
<tr>
<td>5.215</td>
<td>1.334</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[2][B]</td>
<td>u1/areastate_ns_i_o3_3[0]/I0</td>
</tr>
<tr>
<td>6.314</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C11[2][B]</td>
<td style=" background: #97FFFF;">u1/areastate_ns_i_o3_3[0]/F</td>
</tr>
<tr>
<td>6.828</td>
<td>0.515</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][B]</td>
<td>u1/areastate_ns_i_o2[0]/I1</td>
</tr>
<tr>
<td>7.860</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R7C13[0][B]</td>
<td style=" background: #97FFFF;">u1/areastate_ns_i_o2[0]/F</td>
</tr>
<tr>
<td>8.879</td>
<td>1.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][A]</td>
<td>u1/cb_bout_reg_0_sqmuxa_3_cZ/I0</td>
</tr>
<tr>
<td>9.911</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C15[3][A]</td>
<td style=" background: #97FFFF;">u1/cb_bout_reg_0_sqmuxa_3_cZ/F</td>
</tr>
<tr>
<td>11.385</td>
<td>1.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>u1/cb_gout_reg_cnst_i_a2[0]/I2</td>
</tr>
<tr>
<td>12.011</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">u1/cb_gout_reg_cnst_i_a2[0]/F</td>
</tr>
<tr>
<td>13.161</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][B]</td>
<td>u1/cb_gout_reg_22_1[0]/I1</td>
</tr>
<tr>
<td>14.260</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C8[2][B]</td>
<td style=" background: #97FFFF;">u1/cb_gout_reg_22_1[0]/F</td>
</tr>
<tr>
<td>15.076</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[0][B]</td>
<td>u1/cb_gout_reg_22_cZ[0]/I0</td>
</tr>
<tr>
<td>16.175</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C9[0][B]</td>
<td style=" background: #97FFFF;">u1/cb_gout_reg_22_cZ[0]/F</td>
</tr>
<tr>
<td>16.175</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[0][B]</td>
<td style=" font-weight:bold;">u1/cb_gout_reg_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>43.106</td>
<td>3.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][B]</td>
<td>u1/cb_gout_reg_Z[0]/CLK</td>
</tr>
<tr>
<td>42.906</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u1/cb_gout_reg_Z[0]</td>
</tr>
<tr>
<td>42.506</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C9[0][B]</td>
<td>u1/cb_gout_reg_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.423, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.987, 46.949%; route: 6.307, 49.456%; tC2Q: 0.458, 3.594%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.423, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.128</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.506</td>
</tr>
<tr>
<td class="label">From</td>
<td>u3/u_enc_b/qm_reg_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u3/u_enc_b/cnt_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>3.423</td>
<td>3.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td>u3/u_enc_b/qm_reg_Z[6]/CLK</td>
</tr>
<tr>
<td>3.881</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R3C10[1][B]</td>
<td style=" font-weight:bold;">u3/u_enc_b/qm_reg_Z[6]/Q</td>
</tr>
<tr>
<td>4.378</td>
<td>0.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[0][B]</td>
<td>u3/u_enc_b/num_11_1[1]/I1</td>
</tr>
<tr>
<td>5.477</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C10[0][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_b/num_11_1[1]/F</td>
</tr>
<tr>
<td>6.297</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>u3/u_enc_b/num_13_x_cZ[1]/I0</td>
</tr>
<tr>
<td>7.119</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C9[0][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_b/num_13_x_cZ[1]/F</td>
</tr>
<tr>
<td>7.928</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[0][B]</td>
<td>u3/u_enc_b/un10_de_reg_a1_1_cZ/I0</td>
</tr>
<tr>
<td>8.989</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R3C10[0][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_b/un10_de_reg_a1_1_cZ/F</td>
</tr>
<tr>
<td>9.421</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[2][A]</td>
<td>u3/u_enc_b/un122_de_reg_mb_1_0_cZ/I2</td>
</tr>
<tr>
<td>10.520</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C11[2][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_b/un122_de_reg_mb_1_0_cZ/F</td>
</tr>
<tr>
<td>10.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[2][A]</td>
<td>u3/u_enc_b/un122_de_reg_mb_1_cZ/I0</td>
</tr>
<tr>
<td>10.669</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C11[2][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_b/un122_de_reg_mb_1_cZ/O</td>
</tr>
<tr>
<td>10.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[2][B]</td>
<td>u3/u_enc_b/un122_de_reg_mb/I1</td>
</tr>
<tr>
<td>10.832</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R3C11[2][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_b/un122_de_reg_mb/O</td>
</tr>
<tr>
<td>11.708</td>
<td>0.875</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>u3/u_enc_b/un1_de_reg_cZ[0]/I2</td>
</tr>
<tr>
<td>12.734</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_b/un1_de_reg_cZ[0]/F</td>
</tr>
<tr>
<td>13.166</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][B]</td>
<td>u3/u_enc_b/un1_num_2_xx_mm[2]/I2</td>
</tr>
<tr>
<td>14.265</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R3C12[0][B]</td>
<td style=" background: #97FFFF;">u3/u_enc_b/un1_num_2_xx_mm[2]/F</td>
</tr>
<tr>
<td>15.096</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>u3/u_enc_b/un8_axbxc1_0/I0</td>
</tr>
<tr>
<td>16.128</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" background: #97FFFF;">u3/u_enc_b/un8_axbxc1_0/F</td>
</tr>
<tr>
<td>16.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" font-weight:bold;">u3/u_enc_b/cnt_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>43.106</td>
<td>3.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>u3/u_enc_b/cnt_Z[2]/CLK</td>
</tr>
<tr>
<td>42.906</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u3/u_enc_b/cnt_Z[2]</td>
</tr>
<tr>
<td>42.506</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>u3/u_enc_b/cnt_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.423, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.550, 59.425%; route: 4.697, 36.968%; tC2Q: 0.458, 3.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.423, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.462</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.400</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/hcount_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/cb_bout_reg_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>3.423</td>
<td>3.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[1][B]</td>
<td>u1/hcount_Z[1]/CLK</td>
</tr>
<tr>
<td>3.881</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R8C12[1][B]</td>
<td style=" font-weight:bold;">u1/hcount_Z[1]/Q</td>
</tr>
<tr>
<td>5.219</td>
<td>1.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C12[1][B]</td>
<td>u1/un25_hcount_6/I1</td>
</tr>
<tr>
<td>6.318</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R10C12[1][B]</td>
<td style=" background: #97FFFF;">u1/un25_hcount_6/F</td>
</tr>
<tr>
<td>8.144</td>
<td>1.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][B]</td>
<td>u1/un79_hcount_cZ/I0</td>
</tr>
<tr>
<td>9.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C10[3][B]</td>
<td style=" background: #97FFFF;">u1/un79_hcount_cZ/F</td>
</tr>
<tr>
<td>10.570</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[3][B]</td>
<td>u1/cb_bout_reg_cnst_0_2[7]/I2</td>
</tr>
<tr>
<td>11.392</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C11[3][B]</td>
<td style=" background: #97FFFF;">u1/cb_bout_reg_cnst_0_2[7]/F</td>
</tr>
<tr>
<td>11.887</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td>u1/un1_areastate_10_6_cZ/I2</td>
</tr>
<tr>
<td>12.919</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td style=" background: #97FFFF;">u1/un1_areastate_10_6_cZ/F</td>
</tr>
<tr>
<td>12.925</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>u1/un1_areastate_10_12_cZ/I1</td>
</tr>
<tr>
<td>13.747</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">u1/un1_areastate_10_12_cZ/F</td>
</tr>
<tr>
<td>13.752</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>u1/un1_areastate_10_cZ/I3</td>
</tr>
<tr>
<td>14.813</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">u1/un1_areastate_10_cZ/F</td>
</tr>
<tr>
<td>16.400</td>
<td>1.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td style=" font-weight:bold;">u1/cb_bout_reg_Z[0]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>43.106</td>
<td>3.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>u1/cb_bout_reg_Z[0]/CLK</td>
</tr>
<tr>
<td>42.906</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u1/cb_bout_reg_Z[0]</td>
</tr>
<tr>
<td>42.862</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>u1/cb_bout_reg_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.423, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.935, 45.732%; route: 6.584, 50.736%; tC2Q: 0.458, 3.532%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.423, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.462</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.400</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/hcount_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/cb_bout_reg_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>3.423</td>
<td>3.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[1][B]</td>
<td>u1/hcount_Z[1]/CLK</td>
</tr>
<tr>
<td>3.881</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R8C12[1][B]</td>
<td style=" font-weight:bold;">u1/hcount_Z[1]/Q</td>
</tr>
<tr>
<td>5.219</td>
<td>1.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C12[1][B]</td>
<td>u1/un25_hcount_6/I1</td>
</tr>
<tr>
<td>6.318</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R10C12[1][B]</td>
<td style=" background: #97FFFF;">u1/un25_hcount_6/F</td>
</tr>
<tr>
<td>8.144</td>
<td>1.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][B]</td>
<td>u1/un79_hcount_cZ/I0</td>
</tr>
<tr>
<td>9.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C10[3][B]</td>
<td style=" background: #97FFFF;">u1/un79_hcount_cZ/F</td>
</tr>
<tr>
<td>10.570</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[3][B]</td>
<td>u1/cb_bout_reg_cnst_0_2[7]/I2</td>
</tr>
<tr>
<td>11.392</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C11[3][B]</td>
<td style=" background: #97FFFF;">u1/cb_bout_reg_cnst_0_2[7]/F</td>
</tr>
<tr>
<td>11.887</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td>u1/un1_areastate_10_6_cZ/I2</td>
</tr>
<tr>
<td>12.919</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td style=" background: #97FFFF;">u1/un1_areastate_10_6_cZ/F</td>
</tr>
<tr>
<td>12.925</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>u1/un1_areastate_10_12_cZ/I1</td>
</tr>
<tr>
<td>13.747</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">u1/un1_areastate_10_12_cZ/F</td>
</tr>
<tr>
<td>13.752</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>u1/un1_areastate_10_cZ/I3</td>
</tr>
<tr>
<td>14.813</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">u1/un1_areastate_10_cZ/F</td>
</tr>
<tr>
<td>16.400</td>
<td>1.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td style=" font-weight:bold;">u1/cb_bout_reg_Z[3]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>43.106</td>
<td>3.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td>u1/cb_bout_reg_Z[3]/CLK</td>
</tr>
<tr>
<td>42.906</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u1/cb_bout_reg_Z[3]</td>
</tr>
<tr>
<td>42.862</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C9[1][B]</td>
<td>u1/cb_bout_reg_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.423, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.935, 45.732%; route: 6.584, 50.736%; tC2Q: 0.458, 3.532%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.423, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.462</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.400</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/hcount_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/cb_bout_reg_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>3.423</td>
<td>3.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[1][B]</td>
<td>u1/hcount_Z[1]/CLK</td>
</tr>
<tr>
<td>3.881</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R8C12[1][B]</td>
<td style=" font-weight:bold;">u1/hcount_Z[1]/Q</td>
</tr>
<tr>
<td>5.219</td>
<td>1.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C12[1][B]</td>
<td>u1/un25_hcount_6/I1</td>
</tr>
<tr>
<td>6.318</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R10C12[1][B]</td>
<td style=" background: #97FFFF;">u1/un25_hcount_6/F</td>
</tr>
<tr>
<td>8.144</td>
<td>1.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][B]</td>
<td>u1/un79_hcount_cZ/I0</td>
</tr>
<tr>
<td>9.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C10[3][B]</td>
<td style=" background: #97FFFF;">u1/un79_hcount_cZ/F</td>
</tr>
<tr>
<td>10.570</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[3][B]</td>
<td>u1/cb_bout_reg_cnst_0_2[7]/I2</td>
</tr>
<tr>
<td>11.392</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C11[3][B]</td>
<td style=" background: #97FFFF;">u1/cb_bout_reg_cnst_0_2[7]/F</td>
</tr>
<tr>
<td>11.887</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td>u1/un1_areastate_10_6_cZ/I2</td>
</tr>
<tr>
<td>12.919</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td style=" background: #97FFFF;">u1/un1_areastate_10_6_cZ/F</td>
</tr>
<tr>
<td>12.925</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>u1/un1_areastate_10_12_cZ/I1</td>
</tr>
<tr>
<td>13.747</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">u1/un1_areastate_10_12_cZ/F</td>
</tr>
<tr>
<td>13.752</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>u1/un1_areastate_10_cZ/I3</td>
</tr>
<tr>
<td>14.813</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">u1/un1_areastate_10_cZ/F</td>
</tr>
<tr>
<td>16.400</td>
<td>1.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td style=" font-weight:bold;">u1/cb_bout_reg_Z[4]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>43.106</td>
<td>3.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td>u1/cb_bout_reg_Z[4]/CLK</td>
</tr>
<tr>
<td>42.906</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u1/cb_bout_reg_Z[4]</td>
</tr>
<tr>
<td>42.862</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C9[2][A]</td>
<td>u1/cb_bout_reg_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.423, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.935, 45.732%; route: 6.584, 50.736%; tC2Q: 0.458, 3.532%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.423, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.462</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.400</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/hcount_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/cb_bout_reg_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>3.423</td>
<td>3.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[1][B]</td>
<td>u1/hcount_Z[1]/CLK</td>
</tr>
<tr>
<td>3.881</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R8C12[1][B]</td>
<td style=" font-weight:bold;">u1/hcount_Z[1]/Q</td>
</tr>
<tr>
<td>5.219</td>
<td>1.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C12[1][B]</td>
<td>u1/un25_hcount_6/I1</td>
</tr>
<tr>
<td>6.318</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R10C12[1][B]</td>
<td style=" background: #97FFFF;">u1/un25_hcount_6/F</td>
</tr>
<tr>
<td>8.144</td>
<td>1.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][B]</td>
<td>u1/un79_hcount_cZ/I0</td>
</tr>
<tr>
<td>9.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C10[3][B]</td>
<td style=" background: #97FFFF;">u1/un79_hcount_cZ/F</td>
</tr>
<tr>
<td>10.570</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[3][B]</td>
<td>u1/cb_bout_reg_cnst_0_2[7]/I2</td>
</tr>
<tr>
<td>11.392</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C11[3][B]</td>
<td style=" background: #97FFFF;">u1/cb_bout_reg_cnst_0_2[7]/F</td>
</tr>
<tr>
<td>11.887</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td>u1/un1_areastate_10_6_cZ/I2</td>
</tr>
<tr>
<td>12.919</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][A]</td>
<td style=" background: #97FFFF;">u1/un1_areastate_10_6_cZ/F</td>
</tr>
<tr>
<td>12.925</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>u1/un1_areastate_10_12_cZ/I1</td>
</tr>
<tr>
<td>13.747</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">u1/un1_areastate_10_12_cZ/F</td>
</tr>
<tr>
<td>13.752</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>u1/un1_areastate_10_cZ/I3</td>
</tr>
<tr>
<td>14.813</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">u1/un1_areastate_10_cZ/F</td>
</tr>
<tr>
<td>16.400</td>
<td>1.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][B]</td>
<td style=" font-weight:bold;">u1/cb_bout_reg_Z[6]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>43.106</td>
<td>3.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][B]</td>
<td>u1/cb_bout_reg_Z[6]/CLK</td>
</tr>
<tr>
<td>42.906</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u1/cb_bout_reg_Z[6]</td>
</tr>
<tr>
<td>42.862</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C9[2][B]</td>
<td>u1/cb_bout_reg_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.423, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.935, 45.732%; route: 6.584, 50.736%; tC2Q: 0.458, 3.532%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.423, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.995</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.506</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/hcount_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/cb_bout_reg_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>3.423</td>
<td>3.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[1][B]</td>
<td>u1/hcount_Z[1]/CLK</td>
</tr>
<tr>
<td>3.881</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R8C12[1][B]</td>
<td style=" font-weight:bold;">u1/hcount_Z[1]/Q</td>
</tr>
<tr>
<td>5.219</td>
<td>1.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C12[1][B]</td>
<td>u1/un25_hcount_6/I1</td>
</tr>
<tr>
<td>6.318</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R10C12[1][B]</td>
<td style=" background: #97FFFF;">u1/un25_hcount_6/F</td>
</tr>
<tr>
<td>8.144</td>
<td>1.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][B]</td>
<td>u1/un79_hcount_cZ/I0</td>
</tr>
<tr>
<td>9.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C10[3][B]</td>
<td style=" background: #97FFFF;">u1/un79_hcount_cZ/F</td>
</tr>
<tr>
<td>10.581</td>
<td>1.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[2][A]</td>
<td>u1/cb_bout_reg_cnst_0_o7_0_cZ[0]/I2</td>
</tr>
<tr>
<td>11.383</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C11[2][A]</td>
<td style=" background: #97FFFF;">u1/cb_bout_reg_cnst_0_o7_0_cZ[0]/F</td>
</tr>
<tr>
<td>11.802</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[3][A]</td>
<td>u1/cb_bout_reg_cnst_0_o7[0]/I2</td>
</tr>
<tr>
<td>12.901</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R7C12[3][A]</td>
<td style=" background: #97FFFF;">u1/cb_bout_reg_cnst_0_o7[0]/F</td>
</tr>
<tr>
<td>14.047</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][A]</td>
<td>u1/cb_bout_reg_cnst_0_o7[1]/I2</td>
</tr>
<tr>
<td>14.673</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C11[3][A]</td>
<td style=" background: #97FFFF;">u1/cb_bout_reg_cnst_0_o7[1]/F</td>
</tr>
<tr>
<td>15.173</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>u1/cb_bout_reg_23_cZ[1]/I1</td>
</tr>
<tr>
<td>15.995</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td style=" background: #97FFFF;">u1/cb_bout_reg_23_cZ[1]/F</td>
</tr>
<tr>
<td>15.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td style=" font-weight:bold;">u1/cb_bout_reg_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>43.106</td>
<td>3.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>u1/cb_bout_reg_Z[1]/CLK</td>
</tr>
<tr>
<td>42.906</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u1/cb_bout_reg_Z[1]</td>
</tr>
<tr>
<td>42.506</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>u1/cb_bout_reg_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.423, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.547, 44.122%; route: 6.567, 52.232%; tC2Q: 0.458, 3.646%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.423, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.995</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.506</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/hcount_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/cb_bout_reg_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>3.423</td>
<td>3.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[1][B]</td>
<td>u1/hcount_Z[1]/CLK</td>
</tr>
<tr>
<td>3.881</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R8C12[1][B]</td>
<td style=" font-weight:bold;">u1/hcount_Z[1]/Q</td>
</tr>
<tr>
<td>5.219</td>
<td>1.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C12[1][B]</td>
<td>u1/un25_hcount_6/I1</td>
</tr>
<tr>
<td>6.318</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R10C12[1][B]</td>
<td style=" background: #97FFFF;">u1/un25_hcount_6/F</td>
</tr>
<tr>
<td>8.144</td>
<td>1.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][B]</td>
<td>u1/un79_hcount_cZ/I0</td>
</tr>
<tr>
<td>9.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C10[3][B]</td>
<td style=" background: #97FFFF;">u1/un79_hcount_cZ/F</td>
</tr>
<tr>
<td>10.581</td>
<td>1.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[2][A]</td>
<td>u1/cb_bout_reg_cnst_0_o7_0_cZ[0]/I2</td>
</tr>
<tr>
<td>11.383</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C11[2][A]</td>
<td style=" background: #97FFFF;">u1/cb_bout_reg_cnst_0_o7_0_cZ[0]/F</td>
</tr>
<tr>
<td>11.802</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[3][A]</td>
<td>u1/cb_bout_reg_cnst_0_o7[0]/I2</td>
</tr>
<tr>
<td>12.901</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R7C12[3][A]</td>
<td style=" background: #97FFFF;">u1/cb_bout_reg_cnst_0_o7[0]/F</td>
</tr>
<tr>
<td>14.047</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][A]</td>
<td>u1/cb_bout_reg_cnst_0_o7[1]/I2</td>
</tr>
<tr>
<td>14.673</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C11[3][A]</td>
<td style=" background: #97FFFF;">u1/cb_bout_reg_cnst_0_o7[1]/F</td>
</tr>
<tr>
<td>15.173</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>u1/cb_bout_reg_23_cZ[2]/I1</td>
</tr>
<tr>
<td>15.995</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td style=" background: #97FFFF;">u1/cb_bout_reg_23_cZ[2]/F</td>
</tr>
<tr>
<td>15.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td style=" font-weight:bold;">u1/cb_bout_reg_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>43.106</td>
<td>3.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>u1/cb_bout_reg_Z[2]/CLK</td>
</tr>
<tr>
<td>42.906</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u1/cb_bout_reg_Z[2]</td>
</tr>
<tr>
<td>42.506</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>u1/cb_bout_reg_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.423, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.547, 44.122%; route: 6.567, 52.232%; tC2Q: 0.458, 3.646%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.423, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.131</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.581</td>
</tr>
<tr>
<td class="label">From</td>
<td>u3/u_enc_g/qout_reg[8]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u3/u_ser_dat1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.566</td>
<td>2.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[1][B]</td>
<td>u3/u_enc_g/qout_reg[8]/CLK</td>
</tr>
<tr>
<td>2.899</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C10[1][B]</td>
<td style=" font-weight:bold;">u3/u_enc_g/qout_reg[8]/Q</td>
</tr>
<tr>
<td>3.131</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT10[A]</td>
<td style=" font-weight:bold;">u3/u_ser_dat1/D8</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.566</td>
<td>2.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>u3/u_ser_dat1/PCLK</td>
</tr>
<tr>
<td>2.566</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u3/u_ser_dat1</td>
</tr>
<tr>
<td>2.581</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT10[A]</td>
<td>u3/u_ser_dat1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.566, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.566, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.131</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.581</td>
</tr>
<tr>
<td class="label">From</td>
<td>u3/u_enc_r/qout_reg[7]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u3/u_ser_dat2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.566</td>
<td>2.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[2][B]</td>
<td>u3/u_enc_r/qout_reg[7]/CLK</td>
</tr>
<tr>
<td>2.899</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C7[2][B]</td>
<td style=" font-weight:bold;">u3/u_enc_r/qout_reg[7]/Q</td>
</tr>
<tr>
<td>3.131</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT7[A]</td>
<td style=" font-weight:bold;">u3/u_ser_dat2/D7</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.566</td>
<td>2.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>u3/u_ser_dat2/PCLK</td>
</tr>
<tr>
<td>2.566</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u3/u_ser_dat2</td>
</tr>
<tr>
<td>2.581</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT7[A]</td>
<td>u3/u_ser_dat2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.566, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.566, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.131</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.581</td>
</tr>
<tr>
<td class="label">From</td>
<td>u3/u_enc_r/qout_reg[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u3/u_ser_dat2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.566</td>
<td>2.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[1][B]</td>
<td>u3/u_enc_r/qout_reg[5]/CLK</td>
</tr>
<tr>
<td>2.899</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C7[1][B]</td>
<td style=" font-weight:bold;">u3/u_enc_r/qout_reg[5]/Q</td>
</tr>
<tr>
<td>3.131</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT7[A]</td>
<td style=" font-weight:bold;">u3/u_ser_dat2/D5</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.566</td>
<td>2.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>u3/u_ser_dat2/PCLK</td>
</tr>
<tr>
<td>2.566</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u3/u_ser_dat2</td>
</tr>
<tr>
<td>2.581</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT7[A]</td>
<td>u3/u_ser_dat2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.566, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.566, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.131</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.581</td>
</tr>
<tr>
<td class="label">From</td>
<td>u3/u_enc_r/qout_reg[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u3/u_ser_dat2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.566</td>
<td>2.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[0][B]</td>
<td>u3/u_enc_r/qout_reg[3]/CLK</td>
</tr>
<tr>
<td>2.899</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C7[0][B]</td>
<td style=" font-weight:bold;">u3/u_enc_r/qout_reg[3]/Q</td>
</tr>
<tr>
<td>3.131</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT7[A]</td>
<td style=" font-weight:bold;">u3/u_ser_dat2/D3</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.566</td>
<td>2.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>u3/u_ser_dat2/PCLK</td>
</tr>
<tr>
<td>2.566</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u3/u_ser_dat2</td>
</tr>
<tr>
<td>2.581</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT7[A]</td>
<td>u3/u_ser_dat2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.566, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.566, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.005</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>vclk_reg_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>vclk_reg_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td>vclk_reg_Z[0]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td style=" font-weight:bold;">vclk_reg_Z[0]/Q</td>
</tr>
<tr>
<td>2.005</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[2][A]</td>
<td style=" font-weight:bold;">vclk_reg_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[2][A]</td>
<td>vclk_reg_Z[1]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vclk_reg_Z[1]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C9[2][A]</td>
<td>vclk_reg_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.005</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>vclk_reg_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>vclk_reg_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[1][B]</td>
<td>vclk_reg_Z[2]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C9[1][B]</td>
<td style=" font-weight:bold;">vclk_reg_Z[2]/Q</td>
</tr>
<tr>
<td>2.005</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[1][A]</td>
<td style=" font-weight:bold;">vclk_reg_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[1][A]</td>
<td>vclk_reg_Z[3]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vclk_reg_Z[3]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C9[1][A]</td>
<td>vclk_reg_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.005</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>vclk_reg_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>vclk_reg_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[1][A]</td>
<td>vclk_reg_Z[3]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C9[1][A]</td>
<td style=" font-weight:bold;">vclk_reg_Z[3]/Q</td>
</tr>
<tr>
<td>2.005</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[2][B]</td>
<td style=" font-weight:bold;">vclk_reg_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[2][B]</td>
<td>vclk_reg_Z[4]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vclk_reg_Z[4]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C9[2][B]</td>
<td>vclk_reg_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.006</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>vclk_reg_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>vclk_reg_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[2][B]</td>
<td>vclk_reg_Z[4]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C9[2][B]</td>
<td style=" font-weight:bold;">vclk_reg_Z[4]/Q</td>
</tr>
<tr>
<td>2.006</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td style=" font-weight:bold;">vclk_reg_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td>vclk_reg_Z[0]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vclk_reg_Z[0]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C9[0][A]</td>
<td>vclk_reg_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.142</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>u2/delay_de_reg[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u3/u_enc_b/de_reg</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.566</td>
<td>2.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[2][B]</td>
<td>u2/delay_de_reg[1]/CLK</td>
</tr>
<tr>
<td>2.899</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C7[2][B]</td>
<td style=" font-weight:bold;">u2/delay_de_reg[1]/Q</td>
</tr>
<tr>
<td>3.142</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td style=" font-weight:bold;">u3/u_enc_b/de_reg/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.566</td>
<td>2.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>u3/u_enc_b/de_reg/CLK</td>
</tr>
<tr>
<td>2.566</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u3/u_enc_b/de_reg</td>
</tr>
<tr>
<td>2.566</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>u3/u_enc_b/de_reg</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.566, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 42.123%; tC2Q: 0.333, 57.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.566, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.142</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>u2/delay_de_reg_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u2/delay_de_reg[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.566</td>
<td>2.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][A]</td>
<td>u2/delay_de_reg_Z[0]/CLK</td>
</tr>
<tr>
<td>2.899</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C7[1][A]</td>
<td style=" font-weight:bold;">u2/delay_de_reg_Z[0]/Q</td>
</tr>
<tr>
<td>3.142</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[2][B]</td>
<td style=" font-weight:bold;">u2/delay_de_reg[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.566</td>
<td>2.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[2][B]</td>
<td>u2/delay_de_reg[1]/CLK</td>
</tr>
<tr>
<td>2.566</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u2/delay_de_reg[1]</td>
</tr>
<tr>
<td>2.566</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C7[2][B]</td>
<td>u2/delay_de_reg[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.566, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 42.123%; tC2Q: 0.333, 57.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.566, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.274</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/vsync_reg</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/vsync_reg</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.566</td>
<td>2.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>u1/vsync_reg/CLK</td>
</tr>
<tr>
<td>2.899</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">u1/vsync_reg/Q</td>
</tr>
<tr>
<td>2.902</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>u1/vsync_reg_1_f0/I3</td>
</tr>
<tr>
<td>3.274</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td style=" background: #97FFFF;">u1/vsync_reg_1_f0/F</td>
</tr>
<tr>
<td>3.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">u1/vsync_reg/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.566</td>
<td>2.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>u1/vsync_reg/CLK</td>
</tr>
<tr>
<td>2.566</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u1/vsync_reg</td>
</tr>
<tr>
<td>2.566</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>u1/vsync_reg</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.566, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.566, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.274</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/lampcount_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/lampcount_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.566</td>
<td>2.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>u1/lampcount_Z[3]/CLK</td>
</tr>
<tr>
<td>2.899</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td style=" font-weight:bold;">u1/lampcount_Z[3]/Q</td>
</tr>
<tr>
<td>2.902</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>u1/lampcount_3_cZ[3]/I0</td>
</tr>
<tr>
<td>3.274</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">u1/lampcount_3_cZ[3]/F</td>
</tr>
<tr>
<td>3.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" font-weight:bold;">u1/lampcount_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.566</td>
<td>2.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>u1/lampcount_Z[3]/CLK</td>
</tr>
<tr>
<td>2.566</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u1/lampcount_Z[3]</td>
</tr>
<tr>
<td>2.566</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>u1/lampcount_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.566, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.566, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.274</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/areastate_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/areastate_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.566</td>
<td>2.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u1/areastate_Z[5]/CLK</td>
</tr>
<tr>
<td>2.899</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">u1/areastate_Z[5]/Q</td>
</tr>
<tr>
<td>2.902</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u1/N_445_i_cZ/I2</td>
</tr>
<tr>
<td>3.274</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" background: #97FFFF;">u1/N_445_i_cZ/F</td>
</tr>
<tr>
<td>3.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">u1/areastate_Z[5]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.566</td>
<td>2.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u1/areastate_Z[5]/CLK</td>
</tr>
<tr>
<td>2.566</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u1/areastate_Z[5]</td>
</tr>
<tr>
<td>2.566</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u1/areastate_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.566, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.566, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.274</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/areastate_Z[17]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/areastate_Z[17]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.566</td>
<td>2.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>u1/areastate_Z[17]/CLK</td>
</tr>
<tr>
<td>2.899</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">u1/areastate_Z[17]/Q</td>
</tr>
<tr>
<td>2.902</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>u1/areastate_ns_0[7]/I0</td>
</tr>
<tr>
<td>3.274</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">u1/areastate_ns_0[7]/F</td>
</tr>
<tr>
<td>3.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">u1/areastate_Z[17]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.566</td>
<td>2.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>u1/areastate_Z[17]/CLK</td>
</tr>
<tr>
<td>2.566</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u1/areastate_Z[17]</td>
</tr>
<tr>
<td>2.566</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>u1/areastate_Z[17]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.566, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.566, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.274</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/areastate_Z[21]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/areastate_Z[21]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.566</td>
<td>2.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>u1/areastate_Z[21]/CLK</td>
</tr>
<tr>
<td>2.899</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C10[1][A]</td>
<td style=" font-weight:bold;">u1/areastate_Z[21]/Q</td>
</tr>
<tr>
<td>2.902</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>u1/areastate_ns_0[3]/I2</td>
</tr>
<tr>
<td>3.274</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td style=" background: #97FFFF;">u1/areastate_ns_0[3]/F</td>
</tr>
<tr>
<td>3.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td style=" font-weight:bold;">u1/areastate_Z[21]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.566</td>
<td>2.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>u1/areastate_Z[21]/CLK</td>
</tr>
<tr>
<td>2.566</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u1/areastate_Z[21]</td>
</tr>
<tr>
<td>2.566</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>u1/areastate_Z[21]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.566, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.566, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.274</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/b_out_reg</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/b_out_reg</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.566</td>
<td>2.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>u0/b_out_reg/CLK</td>
</tr>
<tr>
<td>2.899</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C19[1][A]</td>
<td style=" font-weight:bold;">u0/b_out_reg/Q</td>
</tr>
<tr>
<td>2.902</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>u0/b_out_reg_2_f0/I0</td>
</tr>
<tr>
<td>3.274</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td style=" background: #97FFFF;">u0/b_out_reg_2_f0/F</td>
</tr>
<tr>
<td>3.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td style=" font-weight:bold;">u0/b_out_reg/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.566</td>
<td>2.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>u0/b_out_reg/CLK</td>
</tr>
<tr>
<td>2.566</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/b_out_reg</td>
</tr>
<tr>
<td>2.566</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>u0/b_out_reg</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.566, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.566, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.274</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/areastate_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/areastate_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.566</td>
<td>2.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>u1/areastate_Z[6]/CLK</td>
</tr>
<tr>
<td>2.899</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">u1/areastate_Z[6]/Q</td>
</tr>
<tr>
<td>2.902</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>u1/areastate_ns_0[18]/I1</td>
</tr>
<tr>
<td>3.274</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" background: #97FFFF;">u1/areastate_ns_0[18]/F</td>
</tr>
<tr>
<td>3.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">u1/areastate_Z[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.566</td>
<td>2.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>u1/areastate_Z[6]/CLK</td>
</tr>
<tr>
<td>2.566</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u1/areastate_Z[6]</td>
</tr>
<tr>
<td>2.566</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>u1/areastate_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.566, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.566, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.274</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>u0/r_out_reg</td>
</tr>
<tr>
<td class="label">To</td>
<td>u0/r_out_reg</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.566</td>
<td>2.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[1][A]</td>
<td>u0/r_out_reg/CLK</td>
</tr>
<tr>
<td>2.899</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C19[1][A]</td>
<td style=" font-weight:bold;">u0/r_out_reg/Q</td>
</tr>
<tr>
<td>2.902</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[1][A]</td>
<td>u0/r_out_reg_2_f0/I0</td>
</tr>
<tr>
<td>3.274</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C19[1][A]</td>
<td style=" background: #97FFFF;">u0/r_out_reg_2_f0/F</td>
</tr>
<tr>
<td>3.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[1][A]</td>
<td style=" font-weight:bold;">u0/r_out_reg/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.566</td>
<td>2.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[1][A]</td>
<td>u0/r_out_reg/CLK</td>
</tr>
<tr>
<td>2.566</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u0/r_out_reg</td>
</tr>
<tr>
<td>2.566</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C19[1][A]</td>
<td>u0/r_out_reg</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.566, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.566, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.274</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/areastate_Z[20]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/areastate_Z[20]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.566</td>
<td>2.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td>u1/areastate_Z[20]/CLK</td>
</tr>
<tr>
<td>2.899</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R10C12[0][A]</td>
<td style=" font-weight:bold;">u1/areastate_Z[20]/Q</td>
</tr>
<tr>
<td>2.902</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td>u1/areastate_ns_0[4]/I1</td>
</tr>
<tr>
<td>3.274</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">u1/areastate_ns_0[4]/F</td>
</tr>
<tr>
<td>3.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td style=" font-weight:bold;">u1/areastate_Z[20]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.566</td>
<td>2.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td>u1/areastate_Z[20]/CLK</td>
</tr>
<tr>
<td>2.566</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u1/areastate_Z[20]</td>
</tr>
<tr>
<td>2.566</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C12[0][A]</td>
<td>u1/areastate_Z[20]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.566, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.566, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.274</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/areastate_Z[18]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/areastate_Z[18]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.566</td>
<td>2.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>u1/areastate_Z[18]/CLK</td>
</tr>
<tr>
<td>2.899</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C11[0][A]</td>
<td style=" font-weight:bold;">u1/areastate_Z[18]/Q</td>
</tr>
<tr>
<td>2.902</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>u1/areastate_ns_0[6]/I0</td>
</tr>
<tr>
<td>3.274</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td style=" background: #97FFFF;">u1/areastate_ns_0[6]/F</td>
</tr>
<tr>
<td>3.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td style=" font-weight:bold;">u1/areastate_Z[18]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.566</td>
<td>2.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>u1/areastate_Z[18]/CLK</td>
</tr>
<tr>
<td>2.566</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u1/areastate_Z[18]</td>
</tr>
<tr>
<td>2.566</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>u1/areastate_Z[18]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.566, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.566, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/areastate_Z[8]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/areastate_Z[8]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.566</td>
<td>2.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>u1/areastate_Z[8]/CLK</td>
</tr>
<tr>
<td>2.899</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C10[0][A]</td>
<td style=" font-weight:bold;">u1/areastate_Z[8]/Q</td>
</tr>
<tr>
<td>2.903</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>u1/N_441_i_cZ/I2</td>
</tr>
<tr>
<td>3.275</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td style=" background: #97FFFF;">u1/N_441_i_cZ/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td style=" font-weight:bold;">u1/areastate_Z[8]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.566</td>
<td>2.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>u1/areastate_Z[8]/CLK</td>
</tr>
<tr>
<td>2.566</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u1/areastate_Z[8]</td>
</tr>
<tr>
<td>2.566</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>u1/areastate_Z[8]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.566, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.566, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/areastate_Z[23]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/areastate_Z[23]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.566</td>
<td>2.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>u1/areastate_Z[23]/CLK</td>
</tr>
<tr>
<td>2.899</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C11[1][A]</td>
<td style=" font-weight:bold;">u1/areastate_Z[23]/Q</td>
</tr>
<tr>
<td>2.903</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>u1/areastate_ns_0[1]/I1</td>
</tr>
<tr>
<td>3.275</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" background: #97FFFF;">u1/areastate_ns_0[1]/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" font-weight:bold;">u1/areastate_Z[23]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.566</td>
<td>2.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>u1/areastate_Z[23]/CLK</td>
</tr>
<tr>
<td>2.566</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u1/areastate_Z[23]</td>
</tr>
<tr>
<td>2.566</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>u1/areastate_Z[23]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.566, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.566, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/areastate_Z[15]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/areastate_Z[15]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.566</td>
<td>2.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>u1/areastate_Z[15]/CLK</td>
</tr>
<tr>
<td>2.899</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">u1/areastate_Z[15]/Q</td>
</tr>
<tr>
<td>2.904</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>u1/N_425_i_cZ/I2</td>
</tr>
<tr>
<td>3.276</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td style=" background: #97FFFF;">u1/N_425_i_cZ/F</td>
</tr>
<tr>
<td>3.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">u1/areastate_Z[15]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.566</td>
<td>2.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>u1/areastate_Z[15]/CLK</td>
</tr>
<tr>
<td>2.566</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u1/areastate_Z[15]</td>
</tr>
<tr>
<td>2.566</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>u1/areastate_Z[15]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.566, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.566, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>u1/areastate_Z[22]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u1/areastate_Z[22]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.566</td>
<td>2.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>u1/areastate_Z[22]/CLK</td>
</tr>
<tr>
<td>2.899</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">u1/areastate_Z[22]/Q</td>
</tr>
<tr>
<td>2.904</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>u1/areastate_ns_0[2]/I1</td>
</tr>
<tr>
<td>3.276</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" background: #97FFFF;">u1/areastate_ns_0[2]/F</td>
</tr>
<tr>
<td>3.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">u1/areastate_Z[22]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.566</td>
<td>2.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>u1/areastate_Z[22]/CLK</td>
</tr>
<tr>
<td>2.566</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u1/areastate_Z[22]</td>
</tr>
<tr>
<td>2.566</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>u1/areastate_Z[22]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.566, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.566, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>u2/vec_x_reg_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u2/vec_x_reg_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.566</td>
<td>2.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C2[0][A]</td>
<td>u2/vec_x_reg_Z/CLK</td>
</tr>
<tr>
<td>2.899</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R10C2[0][A]</td>
<td style=" font-weight:bold;">u2/vec_x_reg_Z/Q</td>
</tr>
<tr>
<td>2.904</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C2[0][A]</td>
<td>u2/vec_x_reg_4_iv/I0</td>
</tr>
<tr>
<td>3.276</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C2[0][A]</td>
<td style=" background: #97FFFF;">u2/vec_x_reg_4_iv/F</td>
</tr>
<tr>
<td>3.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C2[0][A]</td>
<td style=" font-weight:bold;">u2/vec_x_reg_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clock(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>300</td>
<td>R3C8[0][A]</td>
<td>vclk_out_reg_Z/Q</td>
</tr>
<tr>
<td>2.566</td>
<td>2.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C2[0][A]</td>
<td>u2/vec_x_reg_Z/CLK</td>
</tr>
<tr>
<td>2.566</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u2/vec_x_reg_Z</td>
</tr>
<tr>
<td>2.566</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C2[0][A]</td>
<td>u2/vec_x_reg_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.566, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.566, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.195</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.445</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vclk_reg_Z[4]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.927</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>vclk_reg_Z[4]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>9.372</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>vclk_reg_Z[4]/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.195</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.445</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vclk_reg_Z[2]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.927</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>vclk_reg_Z[2]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>9.372</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>vclk_reg_Z[2]/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.195</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.445</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vclk_out_reg_Z</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.927</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>vclk_out_reg_Z/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>9.372</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>vclk_out_reg_Z/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.195</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.445</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vclk_reg_Z[3]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.927</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>vclk_reg_Z[3]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>9.372</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>vclk_reg_Z[3]/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.195</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.445</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vclk_reg_Z[0]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.927</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>vclk_reg_Z[0]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>9.372</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>vclk_reg_Z[0]/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.195</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.445</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vclk_reg_Z[1]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.927</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>vclk_reg_Z[1]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>9.372</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>vclk_reg_Z[1]/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.254</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.504</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vclk_reg_Z[1]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>vclk_reg_Z[1]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.415</td>
<td>1.446</td>
<td>tNET</td>
<td>FF</td>
<td>vclk_reg_Z[1]/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.254</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.504</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vclk_reg_Z[3]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>vclk_reg_Z[3]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.415</td>
<td>1.446</td>
<td>tNET</td>
<td>FF</td>
<td>vclk_reg_Z[3]/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.254</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.504</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vclk_out_reg_Z</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>vclk_out_reg_Z/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.415</td>
<td>1.446</td>
<td>tNET</td>
<td>FF</td>
<td>vclk_out_reg_Z/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.254</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.504</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vclk_reg_Z[2]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>vclk_reg_Z[2]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.415</td>
<td>1.446</td>
<td>tNET</td>
<td>FF</td>
<td>vclk_reg_Z[2]/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>300</td>
<td>vclk_out_reg</td>
<td>24.319</td>
<td>3.615</td>
</tr>
<tr>
<td>74</td>
<td>de_reg</td>
<td>28.071</td>
<td>3.811</td>
</tr>
<tr>
<td>41</td>
<td>un93_hcount</td>
<td>27.036</td>
<td>1.719</td>
</tr>
<tr>
<td>31</td>
<td>pos_x_reg13</td>
<td>30.551</td>
<td>2.200</td>
</tr>
<tr>
<td>27</td>
<td>de_sig</td>
<td>32.341</td>
<td>2.193</td>
</tr>
<tr>
<td>26</td>
<td>count_reg[24]</td>
<td>30.829</td>
<td>1.835</td>
</tr>
<tr>
<td>26</td>
<td>count_reg[26]</td>
<td>31.226</td>
<td>1.506</td>
</tr>
<tr>
<td>26</td>
<td>count_reg[25]</td>
<td>31.442</td>
<td>1.500</td>
</tr>
<tr>
<td>24</td>
<td>test_rom_q</td>
<td>32.897</td>
<td>1.180</td>
</tr>
<tr>
<td>24</td>
<td>x_enable_reg</td>
<td>36.223</td>
<td>1.514</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R9C12</td>
<td>0.708</td>
</tr>
<tr>
<td>R8C13</td>
<td>0.694</td>
</tr>
<tr>
<td>R7C13</td>
<td>0.653</td>
</tr>
<tr>
<td>R10C13</td>
<td>0.583</td>
</tr>
<tr>
<td>R8C12</td>
<td>0.583</td>
</tr>
<tr>
<td>R9C13</td>
<td>0.583</td>
</tr>
<tr>
<td>R7C11</td>
<td>0.556</td>
</tr>
<tr>
<td>R2C14</td>
<td>0.528</td>
</tr>
<tr>
<td>R9C14</td>
<td>0.528</td>
</tr>
<tr>
<td>R5C10</td>
<td>0.528</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name video_clock -period 39.683 -waveform {0 15.873} [get_nets {vclock_sig}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name CLOCK_24M -period 41.666 -waveform {0 20.833} [get_ports {XTAL_IN}]</td>
</tr>
<tr>
<td></td>
<td>Actived</td>
<td>report_timing -setup -from_clock [get_clocks {tx_clock}] -to_clock [get_clocks {tx_clock}] -max_paths 10 -max_common_paths 1</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
